
sdio_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dac8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a80  0800dc68  0800dc68  0001dc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6e8  0800e6e8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800e6e8  0800e6e8  0001e6e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e6f0  0800e6f0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6f0  0800e6f0  0001e6f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e6f4  0800e6f4  0001e6f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800e6f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006e0c  20000070  0800e768  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006e7c  0800e768  00026e7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f37a  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f0e  00000000  00000000  0003f45d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b28  00000000  00000000  00044370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014ed  00000000  00000000  00045e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007f2c  00000000  00000000  00047385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024ade  00000000  00000000  0004f2b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b1e7  00000000  00000000  00073d8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000079b4  00000000  00000000  0010ef78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  0011692c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800dc50 	.word	0x0800dc50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800dc50 	.word	0x0800dc50

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000584:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000588:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800058c:	f003 0301 	and.w	r3, r3, #1
 8000590:	2b00      	cmp	r3, #0
 8000592:	d013      	beq.n	80005bc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000594:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000598:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800059c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d00b      	beq.n	80005bc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005a4:	e000      	b.n	80005a8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005a6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d0f9      	beq.n	80005a6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005b2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	b2d2      	uxtb	r2, r2
 80005ba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005bc:	687b      	ldr	r3, [r7, #4]
}
 80005be:	4618      	mov	r0, r3
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
	...

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	HAL_Init();
 80005d0:	f001 f91a 	bl	8001808 <HAL_Init>
    SystemClock_Config();
 80005d4:	f000 f822 	bl	800061c <SystemClock_Config>
	MX_USART2_UART_Init();
 80005d8:	f000 f88c 	bl	80006f4 <MX_USART2_UART_Init>
    if(init_tasks()) printf("Tasks was initialized\n");
 80005dc:	f001 f876 	bl	80016cc <init_tasks>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d002      	beq.n	80005ec <main+0x20>
 80005e6:	480a      	ldr	r0, [pc, #40]	; (8000610 <main+0x44>)
 80005e8:	f00c faa8 	bl	800cb3c <puts>
	if(i2c_init()) printf("I2C1 was init success\n");
 80005ec:	f000 feee 	bl	80013cc <i2c_init>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d002      	beq.n	80005fc <main+0x30>
 80005f6:	4807      	ldr	r0, [pc, #28]	; (8000614 <main+0x48>)
 80005f8:	f00c faa0 	bl	800cb3c <puts>

	osKernelStart();
 80005fc:	f008 fd86 	bl	800910c <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8000600:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000604:	f001 f972 	bl	80018ec <HAL_Delay>
	  printf("test\n");
 8000608:	4803      	ldr	r0, [pc, #12]	; (8000618 <main+0x4c>)
 800060a:	f00c fa97 	bl	800cb3c <puts>
	  HAL_Delay(1000);
 800060e:	e7f7      	b.n	8000600 <main+0x34>
 8000610:	0800dc7c 	.word	0x0800dc7c
 8000614:	0800dc94 	.word	0x0800dc94
 8000618:	0800dcac 	.word	0x0800dcac

0800061c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b094      	sub	sp, #80	; 0x50
 8000620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000622:	f107 0320 	add.w	r3, r7, #32
 8000626:	2230      	movs	r2, #48	; 0x30
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f00c fb9a 	bl	800cd64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]
 800063e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	4b29      	ldr	r3, [pc, #164]	; (80006ec <SystemClock_Config+0xd0>)
 8000646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000648:	4a28      	ldr	r2, [pc, #160]	; (80006ec <SystemClock_Config+0xd0>)
 800064a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800064e:	6413      	str	r3, [r2, #64]	; 0x40
 8000650:	4b26      	ldr	r3, [pc, #152]	; (80006ec <SystemClock_Config+0xd0>)
 8000652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000658:	60bb      	str	r3, [r7, #8]
 800065a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	4b23      	ldr	r3, [pc, #140]	; (80006f0 <SystemClock_Config+0xd4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000668:	4a21      	ldr	r2, [pc, #132]	; (80006f0 <SystemClock_Config+0xd4>)
 800066a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800066e:	6013      	str	r3, [r2, #0]
 8000670:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <SystemClock_Config+0xd4>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800067c:	2302      	movs	r3, #2
 800067e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000680:	2301      	movs	r3, #1
 8000682:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000684:	2310      	movs	r3, #16
 8000686:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000688:	2302      	movs	r3, #2
 800068a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000690:	2308      	movs	r3, #8
 8000692:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000694:	2354      	movs	r3, #84	; 0x54
 8000696:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000698:	2302      	movs	r3, #2
 800069a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800069c:	2304      	movs	r3, #4
 800069e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a0:	f107 0320 	add.w	r3, r7, #32
 80006a4:	4618      	mov	r0, r3
 80006a6:	f002 fd03 	bl	80030b0 <HAL_RCC_OscConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006b0:	f000 f866 	bl	8000780 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b4:	230f      	movs	r3, #15
 80006b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b8:	2302      	movs	r3, #2
 80006ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006bc:	2300      	movs	r3, #0
 80006be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2102      	movs	r1, #2
 80006d2:	4618      	mov	r0, r3
 80006d4:	f002 ff64 	bl	80035a0 <HAL_RCC_ClockConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006de:	f000 f84f 	bl	8000780 <Error_Handler>
  }
}
 80006e2:	bf00      	nop
 80006e4:	3750      	adds	r7, #80	; 0x50
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f8:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 80006fa:	4a12      	ldr	r2, [pc, #72]	; (8000744 <MX_USART2_UART_Init+0x50>)
 80006fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006fe:	4b10      	ldr	r3, [pc, #64]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000700:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000704:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000706:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000712:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000718:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800071a:	220c      	movs	r2, #12
 800071c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071e:	4b08      	ldr	r3, [pc, #32]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 8000726:	2200      	movs	r2, #0
 8000728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_USART2_UART_Init+0x4c>)
 800072c:	f004 f9f1 	bl	8004b12 <HAL_UART_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000736:	f000 f823 	bl	8000780 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	2000008c 	.word	0x2000008c
 8000744:	40004400 	.word	0x40004400

08000748 <_write>:
/* USER CODE END MX_GPIO_Init_2 */
}

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	60f8      	str	r0, [r7, #12]
 8000750:	60b9      	str	r1, [r7, #8]
 8000752:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000754:	2300      	movs	r3, #0
 8000756:	617b      	str	r3, [r7, #20]
 8000758:	e009      	b.n	800076e <_write+0x26>
	{
		ITM_SendChar(*ptr ++); // Reset the printf function to ITM_SENDCHAR
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	1c5a      	adds	r2, r3, #1
 800075e:	60ba      	str	r2, [r7, #8]
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	4618      	mov	r0, r3
 8000764:	f7ff ff0a 	bl	800057c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	3301      	adds	r3, #1
 800076c:	617b      	str	r3, [r7, #20]
 800076e:	697a      	ldr	r2, [r7, #20]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	429a      	cmp	r2, r3
 8000774:	dbf1      	blt.n	800075a <_write+0x12>
	}
	return len;
 8000776:	687b      	ldr	r3, [r7, #4]
}
 8000778:	4618      	mov	r0, r3
 800077a:	3718      	adds	r7, #24
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000784:	b672      	cpsid	i
}
 8000786:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000788:	e7fe      	b.n	8000788 <Error_Handler+0x8>
	...

0800078c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	607b      	str	r3, [r7, #4]
 8000796:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <HAL_MspInit+0x54>)
 8000798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800079a:	4a11      	ldr	r2, [pc, #68]	; (80007e0 <HAL_MspInit+0x54>)
 800079c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007a0:	6453      	str	r3, [r2, #68]	; 0x44
 80007a2:	4b0f      	ldr	r3, [pc, #60]	; (80007e0 <HAL_MspInit+0x54>)
 80007a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	4b0b      	ldr	r3, [pc, #44]	; (80007e0 <HAL_MspInit+0x54>)
 80007b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b6:	4a0a      	ldr	r2, [pc, #40]	; (80007e0 <HAL_MspInit+0x54>)
 80007b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007bc:	6413      	str	r3, [r2, #64]	; 0x40
 80007be:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <HAL_MspInit+0x54>)
 80007c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007ca:	2200      	movs	r2, #0
 80007cc:	210f      	movs	r1, #15
 80007ce:	f06f 0001 	mvn.w	r0, #1
 80007d2:	f001 f98a 	bl	8001aea <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800

080007e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	; 0x28
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a19      	ldr	r2, [pc, #100]	; (8000868 <HAL_I2C_MspInit+0x84>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d12b      	bne.n	800085e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	613b      	str	r3, [r7, #16]
 800080a:	4b18      	ldr	r3, [pc, #96]	; (800086c <HAL_I2C_MspInit+0x88>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a17      	ldr	r2, [pc, #92]	; (800086c <HAL_I2C_MspInit+0x88>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b15      	ldr	r3, [pc, #84]	; (800086c <HAL_I2C_MspInit+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	613b      	str	r3, [r7, #16]
 8000820:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000822:	23c0      	movs	r3, #192	; 0xc0
 8000824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000826:	2312      	movs	r3, #18
 8000828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082e:	2303      	movs	r3, #3
 8000830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000832:	2304      	movs	r3, #4
 8000834:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	; (8000870 <HAL_I2C_MspInit+0x8c>)
 800083e:	f001 fd07 	bl	8002250 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b09      	ldr	r3, [pc, #36]	; (800086c <HAL_I2C_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084a:	4a08      	ldr	r2, [pc, #32]	; (800086c <HAL_I2C_MspInit+0x88>)
 800084c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000850:	6413      	str	r3, [r2, #64]	; 0x40
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <HAL_I2C_MspInit+0x88>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000856:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800085e:	bf00      	nop
 8000860:	3728      	adds	r7, #40	; 0x28
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40005400 	.word	0x40005400
 800086c:	40023800 	.word	0x40023800
 8000870:	40020400 	.word	0x40020400

08000874 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	; 0x28
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a65      	ldr	r2, [pc, #404]	; (8000a28 <HAL_SD_MspInit+0x1b4>)
 8000892:	4293      	cmp	r3, r2
 8000894:	f040 80c3 	bne.w	8000a1e <HAL_SD_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000898:	2300      	movs	r3, #0
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	4b63      	ldr	r3, [pc, #396]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 800089e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a0:	4a62      	ldr	r2, [pc, #392]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 80008a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80008a6:	6453      	str	r3, [r2, #68]	; 0x44
 80008a8:	4b60      	ldr	r3, [pc, #384]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 80008aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80008b0:	613b      	str	r3, [r7, #16]
 80008b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b4:	2300      	movs	r3, #0
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	4b5c      	ldr	r3, [pc, #368]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 80008ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008bc:	4a5b      	ldr	r2, [pc, #364]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 80008be:	f043 0304 	orr.w	r3, r3, #4
 80008c2:	6313      	str	r3, [r2, #48]	; 0x30
 80008c4:	4b59      	ldr	r3, [pc, #356]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 80008c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c8:	f003 0304 	and.w	r3, r3, #4
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d0:	2300      	movs	r3, #0
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	4b55      	ldr	r3, [pc, #340]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 80008d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d8:	4a54      	ldr	r2, [pc, #336]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 80008da:	f043 0308 	orr.w	r3, r3, #8
 80008de:	6313      	str	r3, [r2, #48]	; 0x30
 80008e0:	4b52      	ldr	r3, [pc, #328]	; (8000a2c <HAL_SD_MspInit+0x1b8>)
 80008e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e4:	f003 0308 	and.w	r3, r3, #8
 80008e8:	60bb      	str	r3, [r7, #8]
 80008ea:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80008ec:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80008f0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f2:	2302      	movs	r3, #2
 80008f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008fa:	2303      	movs	r3, #3
 80008fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80008fe:	230c      	movs	r3, #12
 8000900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4619      	mov	r1, r3
 8000908:	4849      	ldr	r0, [pc, #292]	; (8000a30 <HAL_SD_MspInit+0x1bc>)
 800090a:	f001 fca1 	bl	8002250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800090e:	2304      	movs	r3, #4
 8000910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000912:	2302      	movs	r3, #2
 8000914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000916:	2301      	movs	r3, #1
 8000918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800091a:	2303      	movs	r3, #3
 800091c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800091e:	230c      	movs	r3, #12
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000922:	f107 0314 	add.w	r3, r7, #20
 8000926:	4619      	mov	r1, r3
 8000928:	4842      	ldr	r0, [pc, #264]	; (8000a34 <HAL_SD_MspInit+0x1c0>)
 800092a:	f001 fc91 	bl	8002250 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800092e:	4b42      	ldr	r3, [pc, #264]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000930:	4a42      	ldr	r2, [pc, #264]	; (8000a3c <HAL_SD_MspInit+0x1c8>)
 8000932:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8000934:	4b40      	ldr	r3, [pc, #256]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000936:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800093a:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800093c:	4b3e      	ldr	r3, [pc, #248]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000942:	4b3d      	ldr	r3, [pc, #244]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000944:	2200      	movs	r2, #0
 8000946:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000948:	4b3b      	ldr	r3, [pc, #236]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 800094a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800094e:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000950:	4b39      	ldr	r3, [pc, #228]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000952:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000956:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000958:	4b37      	ldr	r3, [pc, #220]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 800095a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800095e:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8000960:	4b35      	ldr	r3, [pc, #212]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000962:	2220      	movs	r2, #32
 8000964:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000966:	4b34      	ldr	r3, [pc, #208]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000968:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800096c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800096e:	4b32      	ldr	r3, [pc, #200]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000970:	2204      	movs	r2, #4
 8000972:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000974:	4b30      	ldr	r3, [pc, #192]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000976:	2203      	movs	r2, #3
 8000978:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800097a:	4b2f      	ldr	r3, [pc, #188]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 800097c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000980:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000982:	4b2d      	ldr	r3, [pc, #180]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 8000984:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000988:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800098a:	482b      	ldr	r0, [pc, #172]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 800098c:	f001 f8e4 	bl	8001b58 <HAL_DMA_Init>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8000996:	f7ff fef3 	bl	8000780 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a26      	ldr	r2, [pc, #152]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 800099e:	641a      	str	r2, [r3, #64]	; 0x40
 80009a0:	4a25      	ldr	r2, [pc, #148]	; (8000a38 <HAL_SD_MspInit+0x1c4>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80009a6:	4b26      	ldr	r3, [pc, #152]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009a8:	4a26      	ldr	r2, [pc, #152]	; (8000a44 <HAL_SD_MspInit+0x1d0>)
 80009aa:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80009ac:	4b24      	ldr	r3, [pc, #144]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80009b2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80009b4:	4b22      	ldr	r3, [pc, #136]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009b6:	2240      	movs	r2, #64	; 0x40
 80009b8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009ba:	4b21      	ldr	r3, [pc, #132]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009bc:	2200      	movs	r2, #0
 80009be:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009c0:	4b1f      	ldr	r3, [pc, #124]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009c6:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80009c8:	4b1d      	ldr	r3, [pc, #116]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009ce:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009d6:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80009d8:	4b19      	ldr	r3, [pc, #100]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009da:	2220      	movs	r2, #32
 80009dc:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80009de:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009e0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009e4:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80009e6:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009e8:	2204      	movs	r2, #4
 80009ea:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80009ec:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009ee:	2203      	movs	r2, #3
 80009f0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80009f2:	4b13      	ldr	r3, [pc, #76]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009f4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80009f8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80009fa:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 80009fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000a00:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8000a02:	480f      	ldr	r0, [pc, #60]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 8000a04:	f001 f8a8 	bl	8001b58 <HAL_DMA_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8000a0e:	f7ff feb7 	bl	8000780 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a0a      	ldr	r2, [pc, #40]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 8000a16:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a18:	4a09      	ldr	r2, [pc, #36]	; (8000a40 <HAL_SD_MspInit+0x1cc>)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8000a1e:	bf00      	nop
 8000a20:	3728      	adds	r7, #40	; 0x28
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40012c00 	.word	0x40012c00
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020800 	.word	0x40020800
 8000a34:	40020c00 	.word	0x40020c00
 8000a38:	2000220c 	.word	0x2000220c
 8000a3c:	40026458 	.word	0x40026458
 8000a40:	2000226c 	.word	0x2000226c
 8000a44:	400264a0 	.word	0x400264a0

08000a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	; 0x28
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a19      	ldr	r2, [pc, #100]	; (8000acc <HAL_UART_MspInit+0x84>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d12b      	bne.n	8000ac2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	613b      	str	r3, [r7, #16]
 8000a6e:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a72:	4a17      	ldr	r2, [pc, #92]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a78:	6413      	str	r3, [r2, #64]	; 0x40
 8000a7a:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a82:	613b      	str	r3, [r7, #16]
 8000a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	4a10      	ldr	r2, [pc, #64]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	6313      	str	r3, [r2, #48]	; 0x30
 8000a96:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <HAL_UART_MspInit+0x88>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aa2:	230c      	movs	r3, #12
 8000aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ab2:	2307      	movs	r3, #7
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	4805      	ldr	r0, [pc, #20]	; (8000ad4 <HAL_UART_MspInit+0x8c>)
 8000abe:	f001 fbc7 	bl	8002250 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ac2:	bf00      	nop
 8000ac4:	3728      	adds	r7, #40	; 0x28
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40004400 	.word	0x40004400
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40020000 	.word	0x40020000

08000ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000adc:	e7fe      	b.n	8000adc <NMI_Handler+0x4>
	...

08000ae0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
   printf("HardFault_Handler\n");
 8000ae4:	4802      	ldr	r0, [pc, #8]	; (8000af0 <HardFault_Handler+0x10>)
 8000ae6:	f00c f829 	bl	800cb3c <puts>
  /* USER CODE END HardFault_IRQn 0 */
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	0800dcb4 	.word	0x0800dcb4

08000af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af8:	e7fe      	b.n	8000af8 <MemManage_Handler+0x4>

08000afa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000afe:	e7fe      	b.n	8000afe <BusFault_Handler+0x4>

08000b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b04:	e7fe      	b.n	8000b04 <UsageFault_Handler+0x4>

08000b06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b06:	b480      	push	{r7}
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr

08000b14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b18:	f000 fec8 	bl	80018ac <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b1c:	f00a fd7a 	bl	800b614 <xTaskGetSchedulerState>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d001      	beq.n	8000b2a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b26:	f00b fc5f 	bl	800c3e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
	...

08000b30 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8000b34:	4802      	ldr	r0, [pc, #8]	; (8000b40 <DMA2_Stream3_IRQHandler+0x10>)
 8000b36:	f001 f915 	bl	8001d64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	2000220c 	.word	0x2000220c

08000b44 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8000b48:	4802      	ldr	r0, [pc, #8]	; (8000b54 <DMA2_Stream6_IRQHandler+0x10>)
 8000b4a:	f001 f90b 	bl	8001d64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000226c 	.word	0x2000226c

08000b58 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	e00a      	b.n	8000b80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b6a:	f3af 8000 	nop.w
 8000b6e:	4601      	mov	r1, r0
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	1c5a      	adds	r2, r3, #1
 8000b74:	60ba      	str	r2, [r7, #8]
 8000b76:	b2ca      	uxtb	r2, r1
 8000b78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
 8000b80:	697a      	ldr	r2, [r7, #20]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	dbf0      	blt.n	8000b6a <_read+0x12>
  }

  return len;
 8000b88:	687b      	ldr	r3, [r7, #4]
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b92:	b480      	push	{r7}
 8000b94:	b083      	sub	sp, #12
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bba:	605a      	str	r2, [r3, #4]
  return 0;
 8000bbc:	2300      	movs	r3, #0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr

08000bca <_isatty>:

int _isatty(int file)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b083      	sub	sp, #12
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bd2:	2301      	movs	r3, #1
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bec:	2300      	movs	r3, #0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
	...

08000bfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c04:	4a14      	ldr	r2, [pc, #80]	; (8000c58 <_sbrk+0x5c>)
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <_sbrk+0x60>)
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c10:	4b13      	ldr	r3, [pc, #76]	; (8000c60 <_sbrk+0x64>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d102      	bne.n	8000c1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c18:	4b11      	ldr	r3, [pc, #68]	; (8000c60 <_sbrk+0x64>)
 8000c1a:	4a12      	ldr	r2, [pc, #72]	; (8000c64 <_sbrk+0x68>)
 8000c1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c1e:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <_sbrk+0x64>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d207      	bcs.n	8000c3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c2c:	f00c f8e8 	bl	800ce00 <__errno>
 8000c30:	4603      	mov	r3, r0
 8000c32:	220c      	movs	r2, #12
 8000c34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c36:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3a:	e009      	b.n	8000c50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c3c:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <_sbrk+0x64>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c42:	4b07      	ldr	r3, [pc, #28]	; (8000c60 <_sbrk+0x64>)
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4413      	add	r3, r2
 8000c4a:	4a05      	ldr	r2, [pc, #20]	; (8000c60 <_sbrk+0x64>)
 8000c4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c4e:	68fb      	ldr	r3, [r7, #12]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20018000 	.word	0x20018000
 8000c5c:	00000400 	.word	0x00000400
 8000c60:	200000d0 	.word	0x200000d0
 8000c64:	20006e80 	.word	0x20006e80

08000c68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <SystemInit+0x20>)
 8000c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c72:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <SystemInit+0x20>)
 8000c74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c90:	480d      	ldr	r0, [pc, #52]	; (8000cc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c92:	490e      	ldr	r1, [pc, #56]	; (8000ccc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c94:	4a0e      	ldr	r2, [pc, #56]	; (8000cd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c98:	e002      	b.n	8000ca0 <LoopCopyDataInit>

08000c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9e:	3304      	adds	r3, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca4:	d3f9      	bcc.n	8000c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca6:	4a0b      	ldr	r2, [pc, #44]	; (8000cd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ca8:	4c0b      	ldr	r4, [pc, #44]	; (8000cd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cac:	e001      	b.n	8000cb2 <LoopFillZerobss>

08000cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb0:	3204      	adds	r2, #4

08000cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb4:	d3fb      	bcc.n	8000cae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cb6:	f7ff ffd7 	bl	8000c68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cba:	f00c f8a7 	bl	800ce0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cbe:	f7ff fc85 	bl	80005cc <main>
  bx  lr    
 8000cc2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cc4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ccc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cd0:	0800e6f8 	.word	0x0800e6f8
  ldr r2, =_sbss
 8000cd4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cd8:	20006e7c 	.word	0x20006e7c

08000cdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC_IRQHandler>
	...

08000ce0 <init_sd>:

static BOOLEAN is_init = FALSE;
static BOOLEAN init_sd(void);
static BOOLEAN read_sd_and_firmware(void);

static BOOLEAN init_sd(void){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
	if(is_init == FALSE){
 8000ce4:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <init_sd+0x24>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d105      	bne.n	8000cf8 <init_sd+0x18>
	   MX_DMA_Init();
 8000cec:	f000 f9c0 	bl	8001070 <MX_DMA_Init>
	   MX_SDIO_SD_Init();
 8000cf0:	f000 f96e 	bl	8000fd0 <MX_SDIO_SD_Init>
	   MX_FATFS_Init();
 8000cf4:	f004 ff30 	bl	8005b58 <MX_FATFS_Init>
	}
	is_init = TRUE;
 8000cf8:	4b02      	ldr	r3, [pc, #8]	; (8000d04 <init_sd+0x24>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	701a      	strb	r2, [r3, #0]
}
 8000cfe:	bf00      	nop
 8000d00:	4618      	mov	r0, r3
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	200022cc 	.word	0x200022cc

08000d08 <read_sd_and_firmware>:

static BOOLEAN read_sd_and_firmware(void){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	  //  
	  fr = f_mount(&FatFs, "", 1);
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4925      	ldr	r1, [pc, #148]	; (8000da4 <read_sd_and_firmware+0x9c>)
 8000d10:	4825      	ldr	r0, [pc, #148]	; (8000da8 <read_sd_and_firmware+0xa0>)
 8000d12:	f007 fb6f 	bl	80083f4 <f_mount>
 8000d16:	4603      	mov	r3, r0
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4b24      	ldr	r3, [pc, #144]	; (8000dac <read_sd_and_firmware+0xa4>)
 8000d1c:	701a      	strb	r2, [r3, #0]
	  if(fr != FR_OK){
 8000d1e:	4b23      	ldr	r3, [pc, #140]	; (8000dac <read_sd_and_firmware+0xa4>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d007      	beq.n	8000d36 <read_sd_and_firmware+0x2e>
		  printf("SD card detection error %d\n", fr);
 8000d26:	4b21      	ldr	r3, [pc, #132]	; (8000dac <read_sd_and_firmware+0xa4>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4820      	ldr	r0, [pc, #128]	; (8000db0 <read_sd_and_firmware+0xa8>)
 8000d2e:	f00b fe97 	bl	800ca60 <iprintf>
		  return FALSE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	e034      	b.n	8000da0 <read_sd_and_firmware+0x98>
	  }
	  printf("SD card detected\n");
 8000d36:	481f      	ldr	r0, [pc, #124]	; (8000db4 <read_sd_and_firmware+0xac>)
 8000d38:	f00b ff00 	bl	800cb3c <puts>

      //  
	  fr = f_open(&fil, "senasic_app_snp736.bin", FA_READ);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	491e      	ldr	r1, [pc, #120]	; (8000db8 <read_sd_and_firmware+0xb0>)
 8000d40:	481e      	ldr	r0, [pc, #120]	; (8000dbc <read_sd_and_firmware+0xb4>)
 8000d42:	f007 fbbb 	bl	80084bc <f_open>
 8000d46:	4603      	mov	r3, r0
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <read_sd_and_firmware+0xa4>)
 8000d4c:	701a      	strb	r2, [r3, #0]
	  if(fr != FR_OK){
 8000d4e:	4b17      	ldr	r3, [pc, #92]	; (8000dac <read_sd_and_firmware+0xa4>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d007      	beq.n	8000d66 <read_sd_and_firmware+0x5e>
		  printf("Can't open file >senasic_app_snp736.bin<  %d\n", fr);
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <read_sd_and_firmware+0xa4>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4818      	ldr	r0, [pc, #96]	; (8000dc0 <read_sd_and_firmware+0xb8>)
 8000d5e:	f00b fe7f 	bl	800ca60 <iprintf>
		  return FALSE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	e01c      	b.n	8000da0 <read_sd_and_firmware+0x98>
	  }
	  printf("File >senasic_app_snp736.bin< was opened success\n");
 8000d66:	4817      	ldr	r0, [pc, #92]	; (8000dc4 <read_sd_and_firmware+0xbc>)
 8000d68:	f00b fee8 	bl	800cb3c <puts>

	  while(f_read(&fil, readBuff, 64, &bytesRead) == FR_OK){
 8000d6c:	e00a      	b.n	8000d84 <read_sd_and_firmware+0x7c>
		  if(bytesRead == 0) goto down;
 8000d6e:	4b16      	ldr	r3, [pc, #88]	; (8000dc8 <read_sd_and_firmware+0xc0>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d010      	beq.n	8000d98 <read_sd_and_firmware+0x90>
		  print_hex("READ: ", readBuff, bytesRead);
 8000d76:	4b14      	ldr	r3, [pc, #80]	; (8000dc8 <read_sd_and_firmware+0xc0>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	4913      	ldr	r1, [pc, #76]	; (8000dcc <read_sd_and_firmware+0xc4>)
 8000d7e:	4814      	ldr	r0, [pc, #80]	; (8000dd0 <read_sd_and_firmware+0xc8>)
 8000d80:	f000 fb56 	bl	8001430 <print_hex>
	  while(f_read(&fil, readBuff, 64, &bytesRead) == FR_OK){
 8000d84:	4b10      	ldr	r3, [pc, #64]	; (8000dc8 <read_sd_and_firmware+0xc0>)
 8000d86:	2240      	movs	r2, #64	; 0x40
 8000d88:	4910      	ldr	r1, [pc, #64]	; (8000dcc <read_sd_and_firmware+0xc4>)
 8000d8a:	480c      	ldr	r0, [pc, #48]	; (8000dbc <read_sd_and_firmware+0xb4>)
 8000d8c:	f007 fd7e 	bl	800888c <f_read>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d0eb      	beq.n	8000d6e <read_sd_and_firmware+0x66>
	  }
	  down:
 8000d96:	e000      	b.n	8000d9a <read_sd_and_firmware+0x92>
		  if(bytesRead == 0) goto down;
 8000d98:	bf00      	nop

	  //  
      f_close(&fil);
 8000d9a:	4808      	ldr	r0, [pc, #32]	; (8000dbc <read_sd_and_firmware+0xb4>)
 8000d9c:	f007 ff8d 	bl	8008cba <f_close>
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	0800dcc8 	.word	0x0800dcc8
 8000da8:	200000d4 	.word	0x200000d4
 8000dac:	20002140 	.word	0x20002140
 8000db0:	0800dccc 	.word	0x0800dccc
 8000db4:	0800dce8 	.word	0x0800dce8
 8000db8:	0800dcfc 	.word	0x0800dcfc
 8000dbc:	20001110 	.word	0x20001110
 8000dc0:	0800dd14 	.word	0x0800dd14
 8000dc4:	0800dd44 	.word	0x0800dd44
 8000dc8:	20002144 	.word	0x20002144
 8000dcc:	20002148 	.word	0x20002148
 8000dd0:	0800dd78 	.word	0x0800dd78

08000dd4 <reset_to_factory>:

static BOOLEAN reset_to_factory(void){
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0

     // 2) write to 0x36 ack data: 0xA2, 0x02, 0x46, 0x51
//     uint8_t reset_cmd_2[4] = {0xA2, 0x02, 0x46, 0x51};
//     if(!i2c_send_data_to_device(SNP_ADDR, reset_cmd_2, 4)) return FALSE;

     return TRUE;
 8000dd8:	2301      	movs	r3, #1
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <update_firmware>:

extern BOOLEAN update_firmware(void){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b09a      	sub	sp, #104	; 0x68
 8000de8:	af00      	add	r7, sp, #0
	init_sd(); //  SD 
 8000dea:	f7ff ff79 	bl	8000ce0 <init_sd>

	//   
    if(!prep_firmware()) {
 8000dee:	f000 f90f 	bl	8001010 <prep_firmware>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d104      	bne.n	8000e02 <update_firmware+0x1e>
    	printf("Can't switch SNP73X to programming mode\n");
 8000df8:	486e      	ldr	r0, [pc, #440]	; (8000fb4 <update_firmware+0x1d0>)
 8000dfa:	f00b fe9f 	bl	800cb3c <puts>
    	return FALSE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e0d4      	b.n	8000fac <update_firmware+0x1c8>
    }
    printf("Switch SNP73X to factory state was success\n");
 8000e02:	486d      	ldr	r0, [pc, #436]	; (8000fb8 <update_firmware+0x1d4>)
 8000e04:	f00b fe9a 	bl	800cb3c <puts>

    //   
    if(!reset_to_factory()) {
 8000e08:	f7ff ffe4 	bl	8000dd4 <reset_to_factory>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d104      	bne.n	8000e1c <update_firmware+0x38>
    	printf("Can't rollback SNP76X to factory state\n");
 8000e12:	486a      	ldr	r0, [pc, #424]	; (8000fbc <update_firmware+0x1d8>)
 8000e14:	f00b fe92 	bl	800cb3c <puts>
    	return FALSE;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	e0c7      	b.n	8000fac <update_firmware+0x1c8>
    }
    printf("Reset to factory was success\n");
 8000e1c:	4868      	ldr	r0, [pc, #416]	; (8000fc0 <update_firmware+0x1dc>)
 8000e1e:	f00b fe8d 	bl	800cb3c <puts>

    //    SD    
    if(!read_sd_and_firmware()){
 8000e22:	f7ff ff71 	bl	8000d08 <read_sd_and_firmware>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d104      	bne.n	8000e36 <update_firmware+0x52>
    	printf("Firmware error\n");
 8000e2c:	4865      	ldr	r0, [pc, #404]	; (8000fc4 <update_firmware+0x1e0>)
 8000e2e:	f00b fe85 	bl	800cb3c <puts>
    	return FALSE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	e0ba      	b.n	8000fac <update_firmware+0x1c8>




    // 4) write to 0x36 ack data: 0x40 0x00 0x00 0x00 0x00 0x08 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0x05 0x69
    char data_4[100] = {0x40, 0x00, sensor_number, 0x00, 0x00, 0x08, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x05, 0x69};
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	2264      	movs	r2, #100	; 0x64
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f00b ff91 	bl	800cd64 <memset>
 8000e42:	2340      	movs	r3, #64	; 0x40
 8000e44:	713b      	strb	r3, [r7, #4]
 8000e46:	4b60      	ldr	r3, [pc, #384]	; (8000fc8 <update_firmware+0x1e4>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	71bb      	strb	r3, [r7, #6]
 8000e4c:	2308      	movs	r3, #8
 8000e4e:	727b      	strb	r3, [r7, #9]
 8000e50:	23ff      	movs	r3, #255	; 0xff
 8000e52:	72bb      	strb	r3, [r7, #10]
 8000e54:	23ff      	movs	r3, #255	; 0xff
 8000e56:	72fb      	strb	r3, [r7, #11]
 8000e58:	23ff      	movs	r3, #255	; 0xff
 8000e5a:	733b      	strb	r3, [r7, #12]
 8000e5c:	23ff      	movs	r3, #255	; 0xff
 8000e5e:	737b      	strb	r3, [r7, #13]
 8000e60:	23ff      	movs	r3, #255	; 0xff
 8000e62:	73bb      	strb	r3, [r7, #14]
 8000e64:	23ff      	movs	r3, #255	; 0xff
 8000e66:	73fb      	strb	r3, [r7, #15]
 8000e68:	23ff      	movs	r3, #255	; 0xff
 8000e6a:	743b      	strb	r3, [r7, #16]
 8000e6c:	23ff      	movs	r3, #255	; 0xff
 8000e6e:	747b      	strb	r3, [r7, #17]
 8000e70:	23ff      	movs	r3, #255	; 0xff
 8000e72:	74bb      	strb	r3, [r7, #18]
 8000e74:	23ff      	movs	r3, #255	; 0xff
 8000e76:	74fb      	strb	r3, [r7, #19]
 8000e78:	23ff      	movs	r3, #255	; 0xff
 8000e7a:	753b      	strb	r3, [r7, #20]
 8000e7c:	23ff      	movs	r3, #255	; 0xff
 8000e7e:	757b      	strb	r3, [r7, #21]
 8000e80:	23ff      	movs	r3, #255	; 0xff
 8000e82:	75bb      	strb	r3, [r7, #22]
 8000e84:	23ff      	movs	r3, #255	; 0xff
 8000e86:	75fb      	strb	r3, [r7, #23]
 8000e88:	23ff      	movs	r3, #255	; 0xff
 8000e8a:	763b      	strb	r3, [r7, #24]
 8000e8c:	23ff      	movs	r3, #255	; 0xff
 8000e8e:	767b      	strb	r3, [r7, #25]
 8000e90:	23ff      	movs	r3, #255	; 0xff
 8000e92:	76bb      	strb	r3, [r7, #26]
 8000e94:	23ff      	movs	r3, #255	; 0xff
 8000e96:	76fb      	strb	r3, [r7, #27]
 8000e98:	23ff      	movs	r3, #255	; 0xff
 8000e9a:	773b      	strb	r3, [r7, #28]
 8000e9c:	23ff      	movs	r3, #255	; 0xff
 8000e9e:	777b      	strb	r3, [r7, #29]
 8000ea0:	23ff      	movs	r3, #255	; 0xff
 8000ea2:	77bb      	strb	r3, [r7, #30]
 8000ea4:	23ff      	movs	r3, #255	; 0xff
 8000ea6:	77fb      	strb	r3, [r7, #31]
 8000ea8:	23ff      	movs	r3, #255	; 0xff
 8000eaa:	f887 3020 	strb.w	r3, [r7, #32]
 8000eae:	23ff      	movs	r3, #255	; 0xff
 8000eb0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8000eb4:	23ff      	movs	r3, #255	; 0xff
 8000eb6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8000eba:	23ff      	movs	r3, #255	; 0xff
 8000ebc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8000ec0:	23ff      	movs	r3, #255	; 0xff
 8000ec2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8000ec6:	23ff      	movs	r3, #255	; 0xff
 8000ec8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000ecc:	23ff      	movs	r3, #255	; 0xff
 8000ece:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ed2:	23ff      	movs	r3, #255	; 0xff
 8000ed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ed8:	23ff      	movs	r3, #255	; 0xff
 8000eda:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8000ede:	23ff      	movs	r3, #255	; 0xff
 8000ee0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8000ee4:	23ff      	movs	r3, #255	; 0xff
 8000ee6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8000eea:	23ff      	movs	r3, #255	; 0xff
 8000eec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8000ef0:	23ff      	movs	r3, #255	; 0xff
 8000ef2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8000ef6:	23ff      	movs	r3, #255	; 0xff
 8000ef8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8000efc:	23ff      	movs	r3, #255	; 0xff
 8000efe:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000f02:	23ff      	movs	r3, #255	; 0xff
 8000f04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000f08:	23ff      	movs	r3, #255	; 0xff
 8000f0a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8000f0e:	23ff      	movs	r3, #255	; 0xff
 8000f10:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8000f14:	23ff      	movs	r3, #255	; 0xff
 8000f16:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8000f1a:	23ff      	movs	r3, #255	; 0xff
 8000f1c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8000f20:	23ff      	movs	r3, #255	; 0xff
 8000f22:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8000f26:	23ff      	movs	r3, #255	; 0xff
 8000f28:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000f2c:	23ff      	movs	r3, #255	; 0xff
 8000f2e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000f32:	23ff      	movs	r3, #255	; 0xff
 8000f34:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000f38:	23ff      	movs	r3, #255	; 0xff
 8000f3a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000f3e:	23ff      	movs	r3, #255	; 0xff
 8000f40:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000f44:	23ff      	movs	r3, #255	; 0xff
 8000f46:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000f4a:	23ff      	movs	r3, #255	; 0xff
 8000f4c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8000f50:	23ff      	movs	r3, #255	; 0xff
 8000f52:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000f56:	23ff      	movs	r3, #255	; 0xff
 8000f58:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8000f5c:	23ff      	movs	r3, #255	; 0xff
 8000f5e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000f62:	23ff      	movs	r3, #255	; 0xff
 8000f64:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000f68:	23ff      	movs	r3, #255	; 0xff
 8000f6a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 8000f6e:	23ff      	movs	r3, #255	; 0xff
 8000f70:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 8000f74:	23ff      	movs	r3, #255	; 0xff
 8000f76:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8000f7a:	23ff      	movs	r3, #255	; 0xff
 8000f7c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8000f80:	23ff      	movs	r3, #255	; 0xff
 8000f82:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8000f86:	23ff      	movs	r3, #255	; 0xff
 8000f88:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8000f8c:	2305      	movs	r3, #5
 8000f8e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000f92:	2369      	movs	r3, #105	; 0x69
 8000f94:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    i2c_send_data_to_device(0x36, data_4, 68);
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2244      	movs	r2, #68	; 0x44
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	2036      	movs	r0, #54	; 0x36
 8000fa0:	f000 faac 	bl	80014fc <i2c_send_data_to_device>
    //                        1     2    3   4    5    6    7    8    9    10   11   12   13   14   15   16   17   18   19   20   21   22   23   24   25   26   27   28   29   30   31   32   33   34   35   36   37   38   39   40   41   42   43   44   45   46   47   48   49   50   51   52   53   54   55   56   57   58   59   60   61   62   63   64   65   66
//    char buff[66];
//    memset(&buff[0], 0x00, 66);
//    i2c_read_data_from_device(0x36, 0x4000, buff, 66);

    printf("FW was finish\n");
 8000fa4:	4809      	ldr	r0, [pc, #36]	; (8000fcc <update_firmware+0x1e8>)
 8000fa6:	f00b fdc9 	bl	800cb3c <puts>
    return TRUE;
 8000faa:	2301      	movs	r3, #1
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3768      	adds	r7, #104	; 0x68
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	0800dd80 	.word	0x0800dd80
 8000fb8:	0800dda8 	.word	0x0800dda8
 8000fbc:	0800ddd4 	.word	0x0800ddd4
 8000fc0:	0800ddfc 	.word	0x0800ddfc
 8000fc4:	0800de1c 	.word	0x0800de1c
 8000fc8:	20000004 	.word	0x20000004
 8000fcc:	0800de2c 	.word	0x0800de2c

08000fd0 <MX_SDIO_SD_Init>:

/**
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */static void MX_SDIO_SD_Init(void) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
    hsd.Instance = SDIO;
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <MX_SDIO_SD_Init+0x38>)
 8000fd6:	4a0d      	ldr	r2, [pc, #52]	; (800100c <MX_SDIO_SD_Init+0x3c>)
 8000fd8:	601a      	str	r2, [r3, #0]
    hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000fda:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <MX_SDIO_SD_Init+0x38>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	605a      	str	r2, [r3, #4]
    hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000fe0:	4b09      	ldr	r3, [pc, #36]	; (8001008 <MX_SDIO_SD_Init+0x38>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
    hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000fe6:	4b08      	ldr	r3, [pc, #32]	; (8001008 <MX_SDIO_SD_Init+0x38>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	60da      	str	r2, [r3, #12]
    hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <MX_SDIO_SD_Init+0x38>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	611a      	str	r2, [r3, #16]
    hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000ff2:	4b05      	ldr	r3, [pc, #20]	; (8001008 <MX_SDIO_SD_Init+0x38>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	615a      	str	r2, [r3, #20]
    hsd.Init.ClockDiv = 0;
 8000ff8:	4b03      	ldr	r3, [pc, #12]	; (8001008 <MX_SDIO_SD_Init+0x38>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	619a      	str	r2, [r3, #24]
    HAL_SD_Init(&hsd);
 8000ffe:	4802      	ldr	r0, [pc, #8]	; (8001008 <MX_SDIO_SD_Init+0x38>)
 8001000:	f002 fcee 	bl	80039e0 <HAL_SD_Init>
  }
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20002188 	.word	0x20002188
 800100c:	40012c00 	.word	0x40012c00

08001010 <prep_firmware>:

static BOOLEAN prep_firmware(void){
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
	//  SDA/SCL    GPIO
	switch_mode_sda_scl(GPIO_M);
 8001014:	2000      	movs	r0, #0
 8001016:	f000 f869 	bl	80010ec <switch_mode_sda_scl>

	set_sda(GPIO_PIN_RESET);   // SDA off
 800101a:	2000      	movs	r0, #0
 800101c:	f000 f984 	bl	8001328 <set_sda>
	set_scl(GPIO_PIN_RESET);   // SCL off
 8001020:	2000      	movs	r0, #0
 8001022:	f000 f99b 	bl	800135c <set_scl>
	set_power(GPIO_PIN_RESET); // VDD off
 8001026:	2000      	movs	r0, #0
 8001028:	f000 f96c 	bl	8001304 <set_power>
	osDelay(1000);
 800102c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001030:	f008 f939 	bl	80092a6 <osDelay>
 	set_power(GPIO_PIN_SET);   // VDD on
 8001034:	2001      	movs	r0, #1
 8001036:	f000 f965 	bl	8001304 <set_power>

	// GPIO0(SCL) GPIO1(SDA)      GPIO1 = 1, GPIO0 = 0   256 
	set_sda(GPIO_PIN_RESET);    // SDA on
 800103a:	2000      	movs	r0, #0
 800103c:	f000 f974 	bl	8001328 <set_sda>
	set_scl(GPIO_PIN_SET);  // SCL off
 8001040:	2001      	movs	r0, #1
 8001042:	f000 f98b 	bl	800135c <set_scl>
	osDelay(2000);
 8001046:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800104a:	f008 f92c 	bl	80092a6 <osDelay>

	//  SDA/SCL    I2C
	switch_mode_sda_scl(I2C_M);
 800104e:	2001      	movs	r0, #1
 8001050:	f000 f84c 	bl	80010ec <switch_mode_sda_scl>
	osDelay(1000);
 8001054:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001058:	f008 f925 	bl	80092a6 <osDelay>

	// ,        0x36
    scan_bus_and_print();
 800105c:	f000 faa4 	bl	80015a8 <scan_bus_and_print>
	return has_device(SNP_ADDR);
 8001060:	2036      	movs	r0, #54	; 0x36
 8001062:	f000 fa77 	bl	8001554 <has_device>
 8001066:	4603      	mov	r3, r0
 8001068:	b2db      	uxtb	r3, r3
}
 800106a:	4618      	mov	r0, r3
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	4b10      	ldr	r3, [pc, #64]	; (80010bc <MX_DMA_Init+0x4c>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	4a0f      	ldr	r2, [pc, #60]	; (80010bc <MX_DMA_Init+0x4c>)
 8001080:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001084:	6313      	str	r3, [r2, #48]	; 0x30
 8001086:	4b0d      	ldr	r3, [pc, #52]	; (80010bc <MX_DMA_Init+0x4c>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001092:	2200      	movs	r2, #0
 8001094:	2105      	movs	r1, #5
 8001096:	203b      	movs	r0, #59	; 0x3b
 8001098:	f000 fd27 	bl	8001aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800109c:	203b      	movs	r0, #59	; 0x3b
 800109e:	f000 fd40 	bl	8001b22 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2105      	movs	r1, #5
 80010a6:	2045      	movs	r0, #69	; 0x45
 80010a8:	f000 fd1f 	bl	8001aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80010ac:	2045      	movs	r0, #69	; 0x45
 80010ae:	f000 fd38 	bl	8001b22 <HAL_NVIC_EnableIRQ>

}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40023800 	.word	0x40023800

080010c0 <gpio_start>:

static BOOLEAN init_io(void);
static void gpio_watcher(void);


extern BOOLEAN gpio_start(void){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
   if(is_init) return TRUE;
 80010c4:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <gpio_start+0x28>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <gpio_start+0x10>
 80010cc:	2301      	movs	r3, #1
 80010ce:	e008      	b.n	80010e2 <gpio_start+0x22>
   is_init = init_io();
 80010d0:	f000 f88c 	bl	80011ec <init_io>
 80010d4:	4603      	mov	r3, r0
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b03      	ldr	r3, [pc, #12]	; (80010e8 <gpio_start+0x28>)
 80010da:	701a      	strb	r2, [r3, #0]
   gpio_watcher();
 80010dc:	f000 f876 	bl	80011cc <gpio_watcher>
   return TRUE;
 80010e0:	2301      	movs	r3, #1
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200022cd 	.word	0x200022cd

080010ec <switch_mode_sda_scl>:


extern BOOLEAN switch_mode_sda_scl(SDA_SCL_MODE mode){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
	switch(mode){
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d002      	beq.n	8001102 <switch_mode_sda_scl+0x16>
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d00d      	beq.n	800111c <switch_mode_sda_scl+0x30>
 8001100:	e01f      	b.n	8001142 <switch_mode_sda_scl+0x56>
	case GPIO_M:
		printf("SDA/SCL has GPIO_MODE\n");
 8001102:	482a      	ldr	r0, [pc, #168]	; (80011ac <switch_mode_sda_scl+0xc0>)
 8001104:	f00b fd1a 	bl	800cb3c <puts>
		GPIO_InitStruct_i2c_scl.Mode = GPIO_MODE_OUTPUT_PP;
 8001108:	4b29      	ldr	r3, [pc, #164]	; (80011b0 <switch_mode_sda_scl+0xc4>)
 800110a:	2201      	movs	r2, #1
 800110c:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct_i2c_sda.Mode = GPIO_MODE_OUTPUT_PP;
 800110e:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <switch_mode_sda_scl+0xc8>)
 8001110:	2201      	movs	r2, #1
 8001112:	605a      	str	r2, [r3, #4]
		current_mode = GPIO_M;
 8001114:	4b28      	ldr	r3, [pc, #160]	; (80011b8 <switch_mode_sda_scl+0xcc>)
 8001116:	2200      	movs	r2, #0
 8001118:	701a      	strb	r2, [r3, #0]
		break;
 800111a:	e017      	b.n	800114c <switch_mode_sda_scl+0x60>
	case I2C_M:
		printf("SDA/SCL has I2C_MODE\n");
 800111c:	4827      	ldr	r0, [pc, #156]	; (80011bc <switch_mode_sda_scl+0xd0>)
 800111e:	f00b fd0d 	bl	800cb3c <puts>
	    GPIO_InitStruct_i2c_sda.Alternate = GPIO_AF4_I2C1;
 8001122:	4b24      	ldr	r3, [pc, #144]	; (80011b4 <switch_mode_sda_scl+0xc8>)
 8001124:	2204      	movs	r2, #4
 8001126:	611a      	str	r2, [r3, #16]
		GPIO_InitStruct_i2c_scl.Alternate = GPIO_AF4_I2C1;
 8001128:	4b21      	ldr	r3, [pc, #132]	; (80011b0 <switch_mode_sda_scl+0xc4>)
 800112a:	2204      	movs	r2, #4
 800112c:	611a      	str	r2, [r3, #16]
		GPIO_InitStruct_i2c_scl.Mode = GPIO_MODE_AF_OD;
 800112e:	4b20      	ldr	r3, [pc, #128]	; (80011b0 <switch_mode_sda_scl+0xc4>)
 8001130:	2212      	movs	r2, #18
 8001132:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct_i2c_sda.Mode = GPIO_MODE_AF_OD;
 8001134:	4b1f      	ldr	r3, [pc, #124]	; (80011b4 <switch_mode_sda_scl+0xc8>)
 8001136:	2212      	movs	r2, #18
 8001138:	605a      	str	r2, [r3, #4]
		current_mode = I2C_M;
 800113a:	4b1f      	ldr	r3, [pc, #124]	; (80011b8 <switch_mode_sda_scl+0xcc>)
 800113c:	2201      	movs	r2, #1
 800113e:	701a      	strb	r2, [r3, #0]
        break;
 8001140:	e004      	b.n	800114c <switch_mode_sda_scl+0x60>
	default:
		printf("Unknown state for SDA/SCL pins\n");
 8001142:	481f      	ldr	r0, [pc, #124]	; (80011c0 <switch_mode_sda_scl+0xd4>)
 8001144:	f00b fcfa 	bl	800cb3c <puts>
		return FALSE;
 8001148:	2300      	movs	r3, #0
 800114a:	e02a      	b.n	80011a2 <switch_mode_sda_scl+0xb6>
	}

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	4b1c      	ldr	r3, [pc, #112]	; (80011c4 <switch_mode_sda_scl+0xd8>)
 8001152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001154:	4a1b      	ldr	r2, [pc, #108]	; (80011c4 <switch_mode_sda_scl+0xd8>)
 8001156:	f043 0302 	orr.w	r3, r3, #2
 800115a:	6313      	str	r3, [r2, #48]	; 0x30
 800115c:	4b19      	ldr	r3, [pc, #100]	; (80011c4 <switch_mode_sda_scl+0xd8>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]

	GPIO_InitStruct_i2c_scl.Pin = SCL;
 8001168:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <switch_mode_sda_scl+0xc4>)
 800116a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800116e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct_i2c_sda.Pin = SDA;
 8001170:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <switch_mode_sda_scl+0xc8>)
 8001172:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001176:	601a      	str	r2, [r3, #0]

	GPIO_InitStruct_i2c_scl.Pull = GPIO_PULLUP;
 8001178:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <switch_mode_sda_scl+0xc4>)
 800117a:	2201      	movs	r2, #1
 800117c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct_i2c_sda.Pull = GPIO_PULLUP;
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <switch_mode_sda_scl+0xc8>)
 8001180:	2201      	movs	r2, #1
 8001182:	609a      	str	r2, [r3, #8]

	GPIO_InitStruct_i2c_scl.Speed = GPIO_SPEED_HIGH;
 8001184:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <switch_mode_sda_scl+0xc4>)
 8001186:	2203      	movs	r2, #3
 8001188:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct_i2c_sda.Speed = GPIO_SPEED_HIGH;
 800118a:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <switch_mode_sda_scl+0xc8>)
 800118c:	2203      	movs	r2, #3
 800118e:	60da      	str	r2, [r3, #12]

	HAL_GPIO_Init(SDA_PORT, &GPIO_InitStruct_i2c_sda);
 8001190:	4908      	ldr	r1, [pc, #32]	; (80011b4 <switch_mode_sda_scl+0xc8>)
 8001192:	480d      	ldr	r0, [pc, #52]	; (80011c8 <switch_mode_sda_scl+0xdc>)
 8001194:	f001 f85c 	bl	8002250 <HAL_GPIO_Init>
	HAL_GPIO_Init(SCL_PORT, &GPIO_InitStruct_i2c_scl);
 8001198:	4905      	ldr	r1, [pc, #20]	; (80011b0 <switch_mode_sda_scl+0xc4>)
 800119a:	480b      	ldr	r0, [pc, #44]	; (80011c8 <switch_mode_sda_scl+0xdc>)
 800119c:	f001 f858 	bl	8002250 <HAL_GPIO_Init>
	return TRUE;
 80011a0:	2301      	movs	r3, #1
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	0800dfd4 	.word	0x0800dfd4
 80011b0:	2000230c 	.word	0x2000230c
 80011b4:	200022f8 	.word	0x200022f8
 80011b8:	20000005 	.word	0x20000005
 80011bc:	0800dfec 	.word	0x0800dfec
 80011c0:	0800e004 	.word	0x0800e004
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40020400 	.word	0x40020400

080011cc <gpio_watcher>:

static void gpio_watcher(void){
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
	while(is_init){
 80011d0:	bf00      	nop
 80011d2:	4b05      	ldr	r3, [pc, #20]	; (80011e8 <gpio_watcher+0x1c>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d1fb      	bne.n	80011d2 <gpio_watcher+0x6>

	}
}
 80011da:	bf00      	nop
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	200022cd 	.word	0x200022cd

080011ec <init_io>:

extern void gpio_stop(void){
	is_init = FALSE;
}

static BOOLEAN init_io(void){
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
	__HAL_RCC_DMA2_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	4b3d      	ldr	r3, [pc, #244]	; (80012ec <init_io+0x100>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	4a3c      	ldr	r2, [pc, #240]	; (80012ec <init_io+0x100>)
 80011fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001200:	6313      	str	r3, [r2, #48]	; 0x30
 8001202:	4b3a      	ldr	r3, [pc, #232]	; (80012ec <init_io+0x100>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	613b      	str	r3, [r7, #16]
 8001212:	4b36      	ldr	r3, [pc, #216]	; (80012ec <init_io+0x100>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	4a35      	ldr	r2, [pc, #212]	; (80012ec <init_io+0x100>)
 8001218:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800121c:	6313      	str	r3, [r2, #48]	; 0x30
 800121e:	4b33      	ldr	r3, [pc, #204]	; (80012ec <init_io+0x100>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001226:	613b      	str	r3, [r7, #16]
 8001228:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_SDIO_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
 800122e:	4b2f      	ldr	r3, [pc, #188]	; (80012ec <init_io+0x100>)
 8001230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001232:	4a2e      	ldr	r2, [pc, #184]	; (80012ec <init_io+0x100>)
 8001234:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001238:	6453      	str	r3, [r2, #68]	; 0x44
 800123a:	4b2c      	ldr	r3, [pc, #176]	; (80012ec <init_io+0x100>)
 800123c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]

	 //  
	 __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	60bb      	str	r3, [r7, #8]
 800124a:	4b28      	ldr	r3, [pc, #160]	; (80012ec <init_io+0x100>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	4a27      	ldr	r2, [pc, #156]	; (80012ec <init_io+0x100>)
 8001250:	f043 0304 	orr.w	r3, r3, #4
 8001254:	6313      	str	r3, [r2, #48]	; 0x30
 8001256:	4b25      	ldr	r3, [pc, #148]	; (80012ec <init_io+0x100>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	f003 0304 	and.w	r3, r3, #4
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	68bb      	ldr	r3, [r7, #8]
	 GPIO_InitStruct_green_led.Pin = BLUE_BUTTON;
 8001262:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <init_io+0x104>)
 8001264:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001268:	601a      	str	r2, [r3, #0]
	 GPIO_InitStruct_green_led.Mode = GPIO_MODE_INPUT; // 
 800126a:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <init_io+0x104>)
 800126c:	2200      	movs	r2, #0
 800126e:	605a      	str	r2, [r3, #4]
	 GPIO_InitStruct_green_led.Pull = GPIO_PULLDOWN;
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <init_io+0x104>)
 8001272:	2202      	movs	r2, #2
 8001274:	609a      	str	r2, [r3, #8]
	 GPIO_InitStruct_green_led.Speed = GPIO_SPEED_HIGH;
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <init_io+0x104>)
 8001278:	2203      	movs	r2, #3
 800127a:	60da      	str	r2, [r3, #12]
	 HAL_GPIO_Init(BLUE_BUTTON_PORT, &GPIO_InitStruct_green_led);
 800127c:	491c      	ldr	r1, [pc, #112]	; (80012f0 <init_io+0x104>)
 800127e:	481d      	ldr	r0, [pc, #116]	; (80012f4 <init_io+0x108>)
 8001280:	f000 ffe6 	bl	8002250 <HAL_GPIO_Init>

	 //  
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
 8001288:	4b18      	ldr	r3, [pc, #96]	; (80012ec <init_io+0x100>)
 800128a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128c:	4a17      	ldr	r2, [pc, #92]	; (80012ec <init_io+0x100>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6313      	str	r3, [r2, #48]	; 0x30
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <init_io+0x100>)
 8001296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001298:	f003 0301 	and.w	r3, r3, #1
 800129c:	607b      	str	r3, [r7, #4]
 800129e:	687b      	ldr	r3, [r7, #4]
	 GPIO_InitStruct_blue_button.Pin = LED_GREEN;
 80012a0:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <init_io+0x10c>)
 80012a2:	2220      	movs	r2, #32
 80012a4:	601a      	str	r2, [r3, #0]
	 GPIO_InitStruct_blue_button.Mode = GPIO_MODE_OUTPUT_PP; // 
 80012a6:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <init_io+0x10c>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	605a      	str	r2, [r3, #4]
	 GPIO_InitStruct_blue_button.Pull = GPIO_NOPULL;
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <init_io+0x10c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
	 GPIO_InitStruct_blue_button.Speed = GPIO_SPEED_HIGH;
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <init_io+0x10c>)
 80012b4:	2203      	movs	r2, #3
 80012b6:	60da      	str	r2, [r3, #12]
	 HAL_GPIO_Init(LED_GREEN_PORT, &GPIO_InitStruct_blue_button);
 80012b8:	490f      	ldr	r1, [pc, #60]	; (80012f8 <init_io+0x10c>)
 80012ba:	4810      	ldr	r0, [pc, #64]	; (80012fc <init_io+0x110>)
 80012bc:	f000 ffc8 	bl	8002250 <HAL_GPIO_Init>


	 //  
	 GPIO_InitStruct_power.Pin = POWER;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <init_io+0x114>)
 80012c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012c6:	601a      	str	r2, [r3, #0]
	 GPIO_InitStruct_power.Mode = GPIO_MODE_OUTPUT_PP; // 
 80012c8:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <init_io+0x114>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	605a      	str	r2, [r3, #4]
	 GPIO_InitStruct_power.Pull = GPIO_PULLDOWN;
 80012ce:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <init_io+0x114>)
 80012d0:	2202      	movs	r2, #2
 80012d2:	609a      	str	r2, [r3, #8]
	 GPIO_InitStruct_power.Speed = GPIO_SPEED_HIGH;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	; (8001300 <init_io+0x114>)
 80012d6:	2203      	movs	r2, #3
 80012d8:	60da      	str	r2, [r3, #12]
	 HAL_GPIO_Init(POWER_PORT, &GPIO_InitStruct_power);
 80012da:	4909      	ldr	r1, [pc, #36]	; (8001300 <init_io+0x114>)
 80012dc:	4807      	ldr	r0, [pc, #28]	; (80012fc <init_io+0x110>)
 80012de:	f000 ffb7 	bl	8002250 <HAL_GPIO_Init>

	 return TRUE;
 80012e2:	2301      	movs	r3, #1
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3718      	adds	r7, #24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40023800 	.word	0x40023800
 80012f0:	200022d0 	.word	0x200022d0
 80012f4:	40020800 	.word	0x40020800
 80012f8:	200022e4 	.word	0x200022e4
 80012fc:	40020000 	.word	0x40020000
 8001300:	20002320 	.word	0x20002320

08001304 <set_power>:

extern void set_power(GPIO_PinState state){
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
     HAL_GPIO_WritePin(POWER_PORT, POWER, state);
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	461a      	mov	r2, r3
 8001312:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001316:	4803      	ldr	r0, [pc, #12]	; (8001324 <set_power+0x20>)
 8001318:	f001 f936 	bl	8002588 <HAL_GPIO_WritePin>
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40020000 	.word	0x40020000

08001328 <set_sda>:

extern void set_sda(GPIO_PinState state){
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]
     if(current_mode != GPIO_M) return;
 8001332:	4b08      	ldr	r3, [pc, #32]	; (8001354 <set_sda+0x2c>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d107      	bne.n	800134a <set_sda+0x22>
	 HAL_GPIO_WritePin(SDA_PORT, SDA, state);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	461a      	mov	r2, r3
 800133e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <set_sda+0x30>)
 8001344:	f001 f920 	bl	8002588 <HAL_GPIO_WritePin>
 8001348:	e000      	b.n	800134c <set_sda+0x24>
     if(current_mode != GPIO_M) return;
 800134a:	bf00      	nop
}
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000005 	.word	0x20000005
 8001358:	40020400 	.word	0x40020400

0800135c <set_scl>:

extern void set_scl(GPIO_PinState state){
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
	 if(current_mode != GPIO_M) return;
 8001366:	4b08      	ldr	r3, [pc, #32]	; (8001388 <set_scl+0x2c>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d107      	bne.n	800137e <set_scl+0x22>
	 HAL_GPIO_WritePin(SCL_PORT, SCL, state);
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	461a      	mov	r2, r3
 8001372:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001376:	4805      	ldr	r0, [pc, #20]	; (800138c <set_scl+0x30>)
 8001378:	f001 f906 	bl	8002588 <HAL_GPIO_WritePin>
 800137c:	e000      	b.n	8001380 <set_scl+0x24>
	 if(current_mode != GPIO_M) return;
 800137e:	bf00      	nop
}
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000005 	.word	0x20000005
 800138c:	40020400 	.word	0x40020400

08001390 <set_green_led>:

extern GPIO_PinState get_current_green_led(){
	 return HAL_GPIO_ReadPin(LED_GREEN_PORT, LED_GREEN);
}

extern void set_green_led(GPIO_PinState state){
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
	 HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN, state);
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	461a      	mov	r2, r3
 800139e:	2120      	movs	r1, #32
 80013a0:	4803      	ldr	r0, [pc, #12]	; (80013b0 <set_green_led+0x20>)
 80013a2:	f001 f8f1 	bl	8002588 <HAL_GPIO_WritePin>
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40020000 	.word	0x40020000

080013b4 <get_current_button_state>:

extern GPIO_PinState get_current_button_state(void){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(BLUE_BUTTON_PORT, BLUE_BUTTON);
 80013b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013bc:	4802      	ldr	r0, [pc, #8]	; (80013c8 <get_current_button_state+0x14>)
 80013be:	f001 f8cb 	bl	8002558 <HAL_GPIO_ReadPin>
 80013c2:	4603      	mov	r3, r0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40020800 	.word	0x40020800

080013cc <i2c_init>:
#include "i2c_manager.h"

static I2C_HandleTypeDef hi2c1;

extern BOOLEAN i2c_init(void){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
	  hi2c1.Instance = I2C1;
 80013d0:	4b14      	ldr	r3, [pc, #80]	; (8001424 <i2c_init+0x58>)
 80013d2:	4a15      	ldr	r2, [pc, #84]	; (8001428 <i2c_init+0x5c>)
 80013d4:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.ClockSpeed = 100000;
 80013d6:	4b13      	ldr	r3, [pc, #76]	; (8001424 <i2c_init+0x58>)
 80013d8:	4a14      	ldr	r2, [pc, #80]	; (800142c <i2c_init+0x60>)
 80013da:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <i2c_init+0x58>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.OwnAddress1 = 0x0;
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <i2c_init+0x58>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013e8:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <i2c_init+0x58>)
 80013ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013ee:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <i2c_init+0x58>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2 = 0;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <i2c_init+0x58>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <i2c_init+0x58>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001402:	4b08      	ldr	r3, [pc, #32]	; (8001424 <i2c_init+0x58>)
 8001404:	2200      	movs	r2, #0
 8001406:	621a      	str	r2, [r3, #32]


	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001408:	4806      	ldr	r0, [pc, #24]	; (8001424 <i2c_init+0x58>)
 800140a:	f001 f8d7 	bl	80025bc <HAL_I2C_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <i2c_init+0x4c>
	  {
	    return FALSE;
 8001414:	2300      	movs	r3, #0
 8001416:	e003      	b.n	8001420 <i2c_init+0x54>
	  }
	  switch_mode_sda_scl(I2C_M);
 8001418:	2001      	movs	r0, #1
 800141a:	f7ff fe67 	bl	80010ec <switch_mode_sda_scl>
      return TRUE;
 800141e:	2301      	movs	r3, #1
}
 8001420:	4618      	mov	r0, r3
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20002334 	.word	0x20002334
 8001428:	40005400 	.word	0x40005400
 800142c:	000186a0 	.word	0x000186a0

08001430 <print_hex>:

void print_hex(char *caption, unsigned char *m, int length) {
 8001430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001434:	b08d      	sub	sp, #52	; 0x34
 8001436:	af02      	add	r7, sp, #8
 8001438:	60f8      	str	r0, [r7, #12]
 800143a:	60b9      	str	r1, [r7, #8]
 800143c:	607a      	str	r2, [r7, #4]
 800143e:	466b      	mov	r3, sp
 8001440:	461e      	mov	r6, r3
    int size = sizeof(caption) + 30 + length * 3 + 1;
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	4613      	mov	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	4413      	add	r3, r2
 800144a:	3323      	adds	r3, #35	; 0x23
 800144c:	61fb      	str	r3, [r7, #28]
    char buf[size];
 800144e:	69f9      	ldr	r1, [r7, #28]
 8001450:	1e4b      	subs	r3, r1, #1
 8001452:	61bb      	str	r3, [r7, #24]
 8001454:	460a      	mov	r2, r1
 8001456:	2300      	movs	r3, #0
 8001458:	4690      	mov	r8, r2
 800145a:	4699      	mov	r9, r3
 800145c:	f04f 0200 	mov.w	r2, #0
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001468:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800146c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001470:	460a      	mov	r2, r1
 8001472:	2300      	movs	r3, #0
 8001474:	4614      	mov	r4, r2
 8001476:	461d      	mov	r5, r3
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	f04f 0300 	mov.w	r3, #0
 8001480:	00eb      	lsls	r3, r5, #3
 8001482:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001486:	00e2      	lsls	r2, r4, #3
 8001488:	460b      	mov	r3, r1
 800148a:	3307      	adds	r3, #7
 800148c:	08db      	lsrs	r3, r3, #3
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	ebad 0d03 	sub.w	sp, sp, r3
 8001494:	ab02      	add	r3, sp, #8
 8001496:	3300      	adds	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
    unsigned int pos = snprintf(buf, size, "%s [%i]: ", caption, length);
 800149a:	69f9      	ldr	r1, [r7, #28]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	4a14      	ldr	r2, [pc, #80]	; (80014f4 <print_hex+0xc4>)
 80014a4:	6978      	ldr	r0, [r7, #20]
 80014a6:	f00b fb51 	bl	800cb4c <sniprintf>
 80014aa:	4603      	mov	r3, r0
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24
    for (int i = 0; i < length; i++) pos += snprintf(buf + pos, 4, "%2.2X ", m[i]);
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
 80014b2:	e012      	b.n	80014da <print_hex+0xaa>
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b8:	18d0      	adds	r0, r2, r3
 80014ba:	6a3b      	ldr	r3, [r7, #32]
 80014bc:	68ba      	ldr	r2, [r7, #8]
 80014be:	4413      	add	r3, r2
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	4a0d      	ldr	r2, [pc, #52]	; (80014f8 <print_hex+0xc8>)
 80014c4:	2104      	movs	r1, #4
 80014c6:	f00b fb41 	bl	800cb4c <sniprintf>
 80014ca:	4603      	mov	r3, r0
 80014cc:	461a      	mov	r2, r3
 80014ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d0:	4413      	add	r3, r2
 80014d2:	627b      	str	r3, [r7, #36]	; 0x24
 80014d4:	6a3b      	ldr	r3, [r7, #32]
 80014d6:	3301      	adds	r3, #1
 80014d8:	623b      	str	r3, [r7, #32]
 80014da:	6a3a      	ldr	r2, [r7, #32]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	429a      	cmp	r2, r3
 80014e0:	dbe8      	blt.n	80014b4 <print_hex+0x84>
    printf("%s\n", buf);
 80014e2:	6978      	ldr	r0, [r7, #20]
 80014e4:	f00b fb2a 	bl	800cb3c <puts>
 80014e8:	46b5      	mov	sp, r6
}
 80014ea:	bf00      	nop
 80014ec:	372c      	adds	r7, #44	; 0x2c
 80014ee:	46bd      	mov	sp, r7
 80014f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80014f4:	0800e024 	.word	0x0800e024
 80014f8:	0800e030 	.word	0x0800e030

080014fc <i2c_send_data_to_device>:
     }
     print_hex("read data: ", buffer, buffer_size);
     return TRUE;
}

extern BOOLEAN i2c_send_data_to_device(uint16_t device_addr, uint8_t *data, uint16_t data_size){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af02      	add	r7, sp, #8
 8001502:	4603      	mov	r3, r0
 8001504:	6039      	str	r1, [r7, #0]
 8001506:	80fb      	strh	r3, [r7, #6]
 8001508:	4613      	mov	r3, r2
 800150a:	80bb      	strh	r3, [r7, #4]
    if(HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) device_addr << 1, &data[0], data_size, HAL_MAX_DELAY) != HAL_OK){
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	b299      	uxth	r1, r3
 8001512:	88bb      	ldrh	r3, [r7, #4]
 8001514:	f04f 32ff 	mov.w	r2, #4294967295
 8001518:	9200      	str	r2, [sp, #0]
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	480a      	ldr	r0, [pc, #40]	; (8001548 <i2c_send_data_to_device+0x4c>)
 800151e:	f001 f991 	bl	8002844 <HAL_I2C_Master_Transmit>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d004      	beq.n	8001532 <i2c_send_data_to_device+0x36>
    	printf("Error during data transfer\n");
 8001528:	4808      	ldr	r0, [pc, #32]	; (800154c <i2c_send_data_to_device+0x50>)
 800152a:	f00b fb07 	bl	800cb3c <puts>
    	return FALSE;
 800152e:	2300      	movs	r3, #0
 8001530:	e006      	b.n	8001540 <i2c_send_data_to_device+0x44>
    }
    print_hex("ack data: ", data, data_size);
 8001532:	88bb      	ldrh	r3, [r7, #4]
 8001534:	461a      	mov	r2, r3
 8001536:	6839      	ldr	r1, [r7, #0]
 8001538:	4805      	ldr	r0, [pc, #20]	; (8001550 <i2c_send_data_to_device+0x54>)
 800153a:	f7ff ff79 	bl	8001430 <print_hex>
	return TRUE;
 800153e:	2301      	movs	r3, #1
}
 8001540:	4618      	mov	r0, r3
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20002334 	.word	0x20002334
 800154c:	0800e08c 	.word	0x0800e08c
 8001550:	0800e064 	.word	0x0800e064

08001554 <has_device>:


extern BOOLEAN has_device(UINT16 addr){
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	80fb      	strh	r3, [r7, #6]
	UINT8 state = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	73fb      	strb	r3, [r7, #15]
	state = HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 30, 5000);
 8001562:	88fb      	ldrh	r3, [r7, #6]
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	b299      	uxth	r1, r3
 8001568:	f241 3388 	movw	r3, #5000	; 0x1388
 800156c:	221e      	movs	r2, #30
 800156e:	480b      	ldr	r0, [pc, #44]	; (800159c <has_device+0x48>)
 8001570:	f001 fa66 	bl	8002a40 <HAL_I2C_IsDeviceReady>
 8001574:	4603      	mov	r3, r0
 8001576:	73fb      	strb	r3, [r7, #15]
	if(state == HAL_OK){
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d105      	bne.n	800158a <has_device+0x36>
	    printf("Has device 0x%02X\n", addr);
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	4619      	mov	r1, r3
 8001582:	4807      	ldr	r0, [pc, #28]	; (80015a0 <has_device+0x4c>)
 8001584:	f00b fa6c 	bl	800ca60 <iprintf>
 8001588:	e002      	b.n	8001590 <has_device+0x3c>
	} else {
		printf("Device was not found\n");
 800158a:	4806      	ldr	r0, [pc, #24]	; (80015a4 <has_device+0x50>)
 800158c:	f00b fad6 	bl	800cb3c <puts>
	}
    return TRUE;
 8001590:	2301      	movs	r3, #1
}
 8001592:	4618      	mov	r0, r3
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20002334 	.word	0x20002334
 80015a0:	0800e0a8 	.word	0x0800e0a8
 80015a4:	0800e0bc 	.word	0x0800e0bc

080015a8 <scan_bus_and_print>:


extern void scan_bus_and_print(void){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
	UINT8 state = 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	70fb      	strb	r3, [r7, #3]
	printf("Start scanning slaves I2C:\n");
 80015b2:	481d      	ldr	r0, [pc, #116]	; (8001628 <scan_bus_and_print+0x80>)
 80015b4:	f00b fac2 	bl	800cb3c <puts>
	for(int  i = 0; i < 128; i++){
 80015b8:	2300      	movs	r3, #0
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	e02a      	b.n	8001614 <scan_bus_and_print+0x6c>
		state = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i << 1), 30, 5000);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	b299      	uxth	r1, r3
 80015c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80015ca:	221e      	movs	r2, #30
 80015cc:	4817      	ldr	r0, [pc, #92]	; (800162c <scan_bus_and_print+0x84>)
 80015ce:	f001 fa37 	bl	8002a40 <HAL_I2C_IsDeviceReady>
 80015d2:	4603      	mov	r3, r0
 80015d4:	70fb      	strb	r3, [r7, #3]
		if(state == HAL_OK){
 80015d6:	78fb      	ldrb	r3, [r7, #3]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d104      	bne.n	80015e6 <scan_bus_and_print+0x3e>
			printf(" 0x%02X", i);
 80015dc:	6879      	ldr	r1, [r7, #4]
 80015de:	4814      	ldr	r0, [pc, #80]	; (8001630 <scan_bus_and_print+0x88>)
 80015e0:	f00b fa3e 	bl	800ca60 <iprintf>
 80015e4:	e002      	b.n	80015ec <scan_bus_and_print+0x44>
		} else {
			printf("  .  ");
 80015e6:	4813      	ldr	r0, [pc, #76]	; (8001634 <scan_bus_and_print+0x8c>)
 80015e8:	f00b fa3a 	bl	800ca60 <iprintf>
		}

		if(i % 12 == 0){
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	4b12      	ldr	r3, [pc, #72]	; (8001638 <scan_bus_and_print+0x90>)
 80015f0:	fb83 2301 	smull	r2, r3, r3, r1
 80015f4:	105a      	asrs	r2, r3, #1
 80015f6:	17cb      	asrs	r3, r1, #31
 80015f8:	1ad2      	subs	r2, r2, r3
 80015fa:	4613      	mov	r3, r2
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	1aca      	subs	r2, r1, r3
 8001604:	2a00      	cmp	r2, #0
 8001606:	d102      	bne.n	800160e <scan_bus_and_print+0x66>
			printf("\n");
 8001608:	200a      	movs	r0, #10
 800160a:	f00b fa3b 	bl	800ca84 <putchar>
	for(int  i = 0; i < 128; i++){
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3301      	adds	r3, #1
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b7f      	cmp	r3, #127	; 0x7f
 8001618:	ddd1      	ble.n	80015be <scan_bus_and_print+0x16>
		}
	}
	printf("\nStop scanning.\n");
 800161a:	4808      	ldr	r0, [pc, #32]	; (800163c <scan_bus_and_print+0x94>)
 800161c:	f00b fa8e 	bl	800cb3c <puts>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	0800e0d4 	.word	0x0800e0d4
 800162c:	20002334 	.word	0x20002334
 8001630:	0800e0f0 	.word	0x0800e0f0
 8001634:	0800e0f8 	.word	0x0800e0f8
 8001638:	2aaaaaab 	.word	0x2aaaaaab
 800163c:	0800e100 	.word	0x0800e100

08001640 <start_indication>:
static UINT8 state = 0;
static void reset_task(void);
static void firmware_update(void);


extern void start_indication(void *argument){
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	while(1){
        switch(current_task){
 8001648:	4b04      	ldr	r3, [pc, #16]	; (800165c <start_indication+0x1c>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d102      	bne.n	8001656 <start_indication+0x16>
             case 1:
            	 firmware_update();
 8001650:	f000 f806 	bl	8001660 <firmware_update>
            	 break;
 8001654:	e000      	b.n	8001658 <start_indication+0x18>
             default:
            	 break;
 8001656:	bf00      	nop
        switch(current_task){
 8001658:	e7f6      	b.n	8001648 <start_indication+0x8>
 800165a:	bf00      	nop
 800165c:	20002388 	.word	0x20002388

08001660 <firmware_update>:
        }
	}
}

static void firmware_update(void){
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
	if(state == 0){
 8001664:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <firmware_update+0x30>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d106      	bne.n	800167a <firmware_update+0x1a>
		state = 1;
 800166c:	4b08      	ldr	r3, [pc, #32]	; (8001690 <firmware_update+0x30>)
 800166e:	2201      	movs	r2, #1
 8001670:	701a      	strb	r2, [r3, #0]
	    set_green_led(GPIO_PIN_RESET);
 8001672:	2000      	movs	r0, #0
 8001674:	f7ff fe8c 	bl	8001390 <set_green_led>
 8001678:	e005      	b.n	8001686 <firmware_update+0x26>
	} else {
	    state = 0;
 800167a:	4b05      	ldr	r3, [pc, #20]	; (8001690 <firmware_update+0x30>)
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
	    set_green_led(GPIO_PIN_SET);
 8001680:	2001      	movs	r0, #1
 8001682:	f7ff fe85 	bl	8001390 <set_green_led>
	}
	osDelay(50);
 8001686:	2032      	movs	r0, #50	; 0x32
 8001688:	f007 fe0d 	bl	80092a6 <osDelay>
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20002389 	.word	0x20002389

08001694 <set_indication_task>:

extern void set_indication_task(UINT8 cmd){
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
	reset_task();
 800169e:	f000 f809 	bl	80016b4 <reset_task>
	current_task = cmd;
 80016a2:	4a03      	ldr	r2, [pc, #12]	; (80016b0 <set_indication_task+0x1c>)
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	7013      	strb	r3, [r2, #0]
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20002388 	.word	0x20002388

080016b4 <reset_task>:

static void reset_task(void){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	state = 0;
 80016b8:	4b03      	ldr	r3, [pc, #12]	; (80016c8 <reset_task+0x14>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
	set_green_led(GPIO_PIN_RESET);
 80016be:	2000      	movs	r0, #0
 80016c0:	f7ff fe66 	bl	8001390 <set_green_led>
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20002389 	.word	0x20002389

080016cc <init_tasks>:
static void init_gpio_task(void *argument);
static void init_i2c_task(void *argument);
static void init_ind_task(void *argument);


extern BOOLEAN init_tasks(void){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
	  osKernelInitialize();
 80016d2:	f007 fcd5 	bl	8009080 <osKernelInitialize>

	  UINT8 fail_cnt = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	71fb      	strb	r3, [r7, #7]
	  gpio_taskHandle = osThreadNew(init_gpio_task, NULL, &gpio_task_attributes);
 80016da:	4a20      	ldr	r2, [pc, #128]	; (800175c <init_tasks+0x90>)
 80016dc:	2100      	movs	r1, #0
 80016de:	4820      	ldr	r0, [pc, #128]	; (8001760 <init_tasks+0x94>)
 80016e0:	f007 fd4f 	bl	8009182 <osThreadNew>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4a1f      	ldr	r2, [pc, #124]	; (8001764 <init_tasks+0x98>)
 80016e8:	6013      	str	r3, [r2, #0]
	  if(gpio_taskHandle == NULL){
 80016ea:	4b1e      	ldr	r3, [pc, #120]	; (8001764 <init_tasks+0x98>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d105      	bne.n	80016fe <init_tasks+0x32>
		 printf("Error init gpio task\n");
 80016f2:	481d      	ldr	r0, [pc, #116]	; (8001768 <init_tasks+0x9c>)
 80016f4:	f00b fa22 	bl	800cb3c <puts>
		 fail_cnt++;
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	3301      	adds	r3, #1
 80016fc:	71fb      	strb	r3, [r7, #7]
	  }

	  i2c_taskHandle = osThreadNew(init_i2c_task, NULL, &i2c_task_attributes);
 80016fe:	4a1b      	ldr	r2, [pc, #108]	; (800176c <init_tasks+0xa0>)
 8001700:	2100      	movs	r1, #0
 8001702:	481b      	ldr	r0, [pc, #108]	; (8001770 <init_tasks+0xa4>)
 8001704:	f007 fd3d 	bl	8009182 <osThreadNew>
 8001708:	4603      	mov	r3, r0
 800170a:	4a1a      	ldr	r2, [pc, #104]	; (8001774 <init_tasks+0xa8>)
 800170c:	6013      	str	r3, [r2, #0]
	  if(i2c_taskHandle == NULL){
 800170e:	4b19      	ldr	r3, [pc, #100]	; (8001774 <init_tasks+0xa8>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d105      	bne.n	8001722 <init_tasks+0x56>
		 printf("Error init i2c task\n");
 8001716:	4818      	ldr	r0, [pc, #96]	; (8001778 <init_tasks+0xac>)
 8001718:	f00b fa10 	bl	800cb3c <puts>
		 fail_cnt++;
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	3301      	adds	r3, #1
 8001720:	71fb      	strb	r3, [r7, #7]
	  }

	  ind_taskHandle = osThreadNew(init_ind_task, NULL, &ind_task_attributes);
 8001722:	4a16      	ldr	r2, [pc, #88]	; (800177c <init_tasks+0xb0>)
 8001724:	2100      	movs	r1, #0
 8001726:	4816      	ldr	r0, [pc, #88]	; (8001780 <init_tasks+0xb4>)
 8001728:	f007 fd2b 	bl	8009182 <osThreadNew>
 800172c:	4603      	mov	r3, r0
 800172e:	4a15      	ldr	r2, [pc, #84]	; (8001784 <init_tasks+0xb8>)
 8001730:	6013      	str	r3, [r2, #0]
	  if(ind_taskHandle == NULL){
 8001732:	4b14      	ldr	r3, [pc, #80]	; (8001784 <init_tasks+0xb8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d105      	bne.n	8001746 <init_tasks+0x7a>
	 	 printf("Error init ind task\n");
 800173a:	4813      	ldr	r0, [pc, #76]	; (8001788 <init_tasks+0xbc>)
 800173c:	f00b f9fe 	bl	800cb3c <puts>
	 	 fail_cnt++;
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	3301      	adds	r3, #1
 8001744:	71fb      	strb	r3, [r7, #7]
	  }

	  return (fail_cnt == 0) ? TRUE : FALSE;
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	2b00      	cmp	r3, #0
 800174a:	bf0c      	ite	eq
 800174c:	2301      	moveq	r3, #1
 800174e:	2300      	movne	r3, #0
 8001750:	b2db      	uxtb	r3, r3
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	0800e1ec 	.word	0x0800e1ec
 8001760:	0800178d 	.word	0x0800178d
 8001764:	2000238c 	.word	0x2000238c
 8001768:	0800e134 	.word	0x0800e134
 800176c:	0800e210 	.word	0x0800e210
 8001770:	080017b9 	.word	0x080017b9
 8001774:	20002390 	.word	0x20002390
 8001778:	0800e14c 	.word	0x0800e14c
 800177c:	0800e234 	.word	0x0800e234
 8001780:	080017a1 	.word	0x080017a1
 8001784:	20002394 	.word	0x20002394
 8001788:	0800e160 	.word	0x0800e160

0800178c <init_gpio_task>:


static void init_gpio_task(void *argument){
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
	gpio_start();
 8001794:	f7ff fc94 	bl	80010c0 <gpio_start>
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <init_ind_task>:

static void init_ind_task(void *argument){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
	start_indication(NULL);
 80017a8:	2000      	movs	r0, #0
 80017aa:	f7ff ff49 	bl	8001640 <start_indication>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <init_i2c_task>:



static BOOLEAN is_start = FALSE;

static void init_i2c_task(void *argument){
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
	set_power(GPIO_PIN_SET);
 80017c0:	2001      	movs	r0, #1
 80017c2:	f7ff fd9f 	bl	8001304 <set_power>
	osDelay(1000);
 80017c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ca:	f007 fd6c 	bl	80092a6 <osDelay>
	while(1){
		osDelay(100);
 80017ce:	2064      	movs	r0, #100	; 0x64
 80017d0:	f007 fd69 	bl	80092a6 <osDelay>
		if(get_current_button_state() == GPIO_PIN_RESET){
 80017d4:	f7ff fdee 	bl	80013b4 <get_current_button_state>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f7      	bne.n	80017ce <init_i2c_task+0x16>
			if(!is_start){
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <init_i2c_task+0x4c>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f3      	bne.n	80017ce <init_i2c_task+0x16>
				is_start = TRUE;
 80017e6:	4b07      	ldr	r3, [pc, #28]	; (8001804 <init_i2c_task+0x4c>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	701a      	strb	r2, [r3, #0]
				set_indication_task(1);
 80017ec:	2001      	movs	r0, #1
 80017ee:	f7ff ff51 	bl	8001694 <set_indication_task>
				update_firmware();
 80017f2:	f7ff faf7 	bl	8000de4 <update_firmware>
				is_start = FALSE;
 80017f6:	4b03      	ldr	r3, [pc, #12]	; (8001804 <init_i2c_task+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	701a      	strb	r2, [r3, #0]
				set_indication_task(0);
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7ff ff49 	bl	8001694 <set_indication_task>
		osDelay(100);
 8001802:	e7e4      	b.n	80017ce <init_i2c_task+0x16>
 8001804:	20002398 	.word	0x20002398

08001808 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800180c:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <HAL_Init+0x40>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a0d      	ldr	r2, [pc, #52]	; (8001848 <HAL_Init+0x40>)
 8001812:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001816:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001818:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <HAL_Init+0x40>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <HAL_Init+0x40>)
 800181e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001822:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001824:	4b08      	ldr	r3, [pc, #32]	; (8001848 <HAL_Init+0x40>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a07      	ldr	r2, [pc, #28]	; (8001848 <HAL_Init+0x40>)
 800182a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800182e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001830:	2003      	movs	r0, #3
 8001832:	f000 f94f 	bl	8001ad4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001836:	200f      	movs	r0, #15
 8001838:	f000 f808 	bl	800184c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800183c:	f7fe ffa6 	bl	800078c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40023c00 	.word	0x40023c00

0800184c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001854:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <HAL_InitTick+0x54>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_InitTick+0x58>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001862:	fbb3 f3f1 	udiv	r3, r3, r1
 8001866:	fbb2 f3f3 	udiv	r3, r2, r3
 800186a:	4618      	mov	r0, r3
 800186c:	f000 f967 	bl	8001b3e <HAL_SYSTICK_Config>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e00e      	b.n	8001898 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b0f      	cmp	r3, #15
 800187e:	d80a      	bhi.n	8001896 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001880:	2200      	movs	r2, #0
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	f04f 30ff 	mov.w	r0, #4294967295
 8001888:	f000 f92f 	bl	8001aea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800188c:	4a06      	ldr	r2, [pc, #24]	; (80018a8 <HAL_InitTick+0x5c>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001892:	2300      	movs	r3, #0
 8001894:	e000      	b.n	8001898 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000000 	.word	0x20000000
 80018a4:	2000000c 	.word	0x2000000c
 80018a8:	20000008 	.word	0x20000008

080018ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b0:	4b06      	ldr	r3, [pc, #24]	; (80018cc <HAL_IncTick+0x20>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	461a      	mov	r2, r3
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <HAL_IncTick+0x24>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4413      	add	r3, r2
 80018bc:	4a04      	ldr	r2, [pc, #16]	; (80018d0 <HAL_IncTick+0x24>)
 80018be:	6013      	str	r3, [r2, #0]
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	2000000c 	.word	0x2000000c
 80018d0:	2000239c 	.word	0x2000239c

080018d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return uwTick;
 80018d8:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <HAL_GetTick+0x14>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	2000239c 	.word	0x2000239c

080018ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018f4:	f7ff ffee 	bl	80018d4 <HAL_GetTick>
 80018f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001904:	d005      	beq.n	8001912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <HAL_Delay+0x44>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	4413      	add	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001912:	bf00      	nop
 8001914:	f7ff ffde 	bl	80018d4 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	429a      	cmp	r2, r3
 8001922:	d8f7      	bhi.n	8001914 <HAL_Delay+0x28>
  {
  }
}
 8001924:	bf00      	nop
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	2000000c 	.word	0x2000000c

08001934 <__NVIC_SetPriorityGrouping>:
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001944:	4b0c      	ldr	r3, [pc, #48]	; (8001978 <__NVIC_SetPriorityGrouping+0x44>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001950:	4013      	ands	r3, r2
 8001952:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800195c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001966:	4a04      	ldr	r2, [pc, #16]	; (8001978 <__NVIC_SetPriorityGrouping+0x44>)
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	60d3      	str	r3, [r2, #12]
}
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <__NVIC_GetPriorityGrouping>:
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001980:	4b04      	ldr	r3, [pc, #16]	; (8001994 <__NVIC_GetPriorityGrouping+0x18>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	0a1b      	lsrs	r3, r3, #8
 8001986:	f003 0307 	and.w	r3, r3, #7
}
 800198a:	4618      	mov	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <__NVIC_EnableIRQ>:
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	db0b      	blt.n	80019c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	f003 021f 	and.w	r2, r3, #31
 80019b0:	4907      	ldr	r1, [pc, #28]	; (80019d0 <__NVIC_EnableIRQ+0x38>)
 80019b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b6:	095b      	lsrs	r3, r3, #5
 80019b8:	2001      	movs	r0, #1
 80019ba:	fa00 f202 	lsl.w	r2, r0, r2
 80019be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	e000e100 	.word	0xe000e100

080019d4 <__NVIC_SetPriority>:
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	6039      	str	r1, [r7, #0]
 80019de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	db0a      	blt.n	80019fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	490c      	ldr	r1, [pc, #48]	; (8001a20 <__NVIC_SetPriority+0x4c>)
 80019ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f2:	0112      	lsls	r2, r2, #4
 80019f4:	b2d2      	uxtb	r2, r2
 80019f6:	440b      	add	r3, r1
 80019f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80019fc:	e00a      	b.n	8001a14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	4908      	ldr	r1, [pc, #32]	; (8001a24 <__NVIC_SetPriority+0x50>)
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	f003 030f 	and.w	r3, r3, #15
 8001a0a:	3b04      	subs	r3, #4
 8001a0c:	0112      	lsls	r2, r2, #4
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	440b      	add	r3, r1
 8001a12:	761a      	strb	r2, [r3, #24]
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	e000e100 	.word	0xe000e100
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <NVIC_EncodePriority>:
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b089      	sub	sp, #36	; 0x24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	60b9      	str	r1, [r7, #8]
 8001a32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	f1c3 0307 	rsb	r3, r3, #7
 8001a42:	2b04      	cmp	r3, #4
 8001a44:	bf28      	it	cs
 8001a46:	2304      	movcs	r3, #4
 8001a48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3304      	adds	r3, #4
 8001a4e:	2b06      	cmp	r3, #6
 8001a50:	d902      	bls.n	8001a58 <NVIC_EncodePriority+0x30>
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	3b03      	subs	r3, #3
 8001a56:	e000      	b.n	8001a5a <NVIC_EncodePriority+0x32>
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43da      	mvns	r2, r3
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	401a      	ands	r2, r3
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a70:	f04f 31ff 	mov.w	r1, #4294967295
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	fa01 f303 	lsl.w	r3, r1, r3
 8001a7a:	43d9      	mvns	r1, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a80:	4313      	orrs	r3, r2
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3724      	adds	r7, #36	; 0x24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
	...

08001a90 <SysTick_Config>:
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001aa0:	d301      	bcc.n	8001aa6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e00f      	b.n	8001ac6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aa6:	4a0a      	ldr	r2, [pc, #40]	; (8001ad0 <SysTick_Config+0x40>)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aae:	210f      	movs	r1, #15
 8001ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ab4:	f7ff ff8e 	bl	80019d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ab8:	4b05      	ldr	r3, [pc, #20]	; (8001ad0 <SysTick_Config+0x40>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001abe:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <SysTick_Config+0x40>)
 8001ac0:	2207      	movs	r2, #7
 8001ac2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	e000e010 	.word	0xe000e010

08001ad4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7ff ff29 	bl	8001934 <__NVIC_SetPriorityGrouping>
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b086      	sub	sp, #24
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	4603      	mov	r3, r0
 8001af2:	60b9      	str	r1, [r7, #8]
 8001af4:	607a      	str	r2, [r7, #4]
 8001af6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001afc:	f7ff ff3e 	bl	800197c <__NVIC_GetPriorityGrouping>
 8001b00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	68b9      	ldr	r1, [r7, #8]
 8001b06:	6978      	ldr	r0, [r7, #20]
 8001b08:	f7ff ff8e 	bl	8001a28 <NVIC_EncodePriority>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b12:	4611      	mov	r1, r2
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff ff5d 	bl	80019d4 <__NVIC_SetPriority>
}
 8001b1a:	bf00      	nop
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	4603      	mov	r3, r0
 8001b2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff ff31 	bl	8001998 <__NVIC_EnableIRQ>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b082      	sub	sp, #8
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff ffa2 	bl	8001a90 <SysTick_Config>
 8001b4c:	4603      	mov	r3, r0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b64:	f7ff feb6 	bl	80018d4 <HAL_GetTick>
 8001b68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d101      	bne.n	8001b74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e099      	b.n	8001ca8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2202      	movs	r2, #2
 8001b78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f022 0201 	bic.w	r2, r2, #1
 8001b92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b94:	e00f      	b.n	8001bb6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b96:	f7ff fe9d 	bl	80018d4 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	2b05      	cmp	r3, #5
 8001ba2:	d908      	bls.n	8001bb6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2220      	movs	r2, #32
 8001ba8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2203      	movs	r2, #3
 8001bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e078      	b.n	8001ca8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1e8      	bne.n	8001b96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	4b38      	ldr	r3, [pc, #224]	; (8001cb0 <HAL_DMA_Init+0x158>)
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685a      	ldr	r2, [r3, #4]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001be2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	691b      	ldr	r3, [r3, #16]
 8001be8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bfa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0c:	2b04      	cmp	r3, #4
 8001c0e:	d107      	bne.n	8001c20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	697a      	ldr	r2, [r7, #20]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	f023 0307 	bic.w	r3, r3, #7
 8001c36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c46:	2b04      	cmp	r3, #4
 8001c48:	d117      	bne.n	8001c7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d00e      	beq.n	8001c7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f000 fa7b 	bl	8002158 <DMA_CheckFifoParam>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d008      	beq.n	8001c7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2240      	movs	r2, #64	; 0x40
 8001c6c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2201      	movs	r2, #1
 8001c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001c76:	2301      	movs	r3, #1
 8001c78:	e016      	b.n	8001ca8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 fa32 	bl	80020ec <DMA_CalcBaseAndBitshift>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c90:	223f      	movs	r2, #63	; 0x3f
 8001c92:	409a      	lsls	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3718      	adds	r7, #24
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	f010803f 	.word	0xf010803f

08001cb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
 8001cc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d101      	bne.n	8001cda <HAL_DMA_Start_IT+0x26>
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	e040      	b.n	8001d5c <HAL_DMA_Start_IT+0xa8>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d12f      	bne.n	8001d4e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	68b9      	ldr	r1, [r7, #8]
 8001d02:	68f8      	ldr	r0, [r7, #12]
 8001d04:	f000 f9c4 	bl	8002090 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d0c:	223f      	movs	r2, #63	; 0x3f
 8001d0e:	409a      	lsls	r2, r3
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f042 0216 	orr.w	r2, r2, #22
 8001d22:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d007      	beq.n	8001d3c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 0208 	orr.w	r2, r2, #8
 8001d3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f042 0201 	orr.w	r2, r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	e005      	b.n	8001d5a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d56:	2302      	movs	r3, #2
 8001d58:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d70:	4b8e      	ldr	r3, [pc, #568]	; (8001fac <HAL_DMA_IRQHandler+0x248>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a8e      	ldr	r2, [pc, #568]	; (8001fb0 <HAL_DMA_IRQHandler+0x24c>)
 8001d76:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7a:	0a9b      	lsrs	r3, r3, #10
 8001d7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d8e:	2208      	movs	r2, #8
 8001d90:	409a      	lsls	r2, r3
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	4013      	ands	r3, r2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d01a      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0304 	and.w	r3, r3, #4
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d013      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f022 0204 	bic.w	r2, r2, #4
 8001db6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dbc:	2208      	movs	r2, #8
 8001dbe:	409a      	lsls	r2, r3
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc8:	f043 0201 	orr.w	r2, r3, #1
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	409a      	lsls	r2, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d012      	beq.n	8001e06 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00b      	beq.n	8001e06 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001df2:	2201      	movs	r2, #1
 8001df4:	409a      	lsls	r2, r3
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dfe:	f043 0202 	orr.w	r2, r3, #2
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0a:	2204      	movs	r2, #4
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	4013      	ands	r3, r2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d012      	beq.n	8001e3c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00b      	beq.n	8001e3c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e28:	2204      	movs	r2, #4
 8001e2a:	409a      	lsls	r2, r3
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e34:	f043 0204 	orr.w	r2, r3, #4
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e40:	2210      	movs	r2, #16
 8001e42:	409a      	lsls	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4013      	ands	r3, r2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d043      	beq.n	8001ed4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0308 	and.w	r3, r3, #8
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d03c      	beq.n	8001ed4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e5e:	2210      	movs	r2, #16
 8001e60:	409a      	lsls	r2, r3
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d018      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d108      	bne.n	8001e94 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d024      	beq.n	8001ed4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	4798      	blx	r3
 8001e92:	e01f      	b.n	8001ed4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d01b      	beq.n	8001ed4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	4798      	blx	r3
 8001ea4:	e016      	b.n	8001ed4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d107      	bne.n	8001ec4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 0208 	bic.w	r2, r2, #8
 8001ec2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d003      	beq.n	8001ed4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ed8:	2220      	movs	r2, #32
 8001eda:	409a      	lsls	r2, r3
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f000 808f 	beq.w	8002004 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0310 	and.w	r3, r3, #16
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	f000 8087 	beq.w	8002004 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001efa:	2220      	movs	r2, #32
 8001efc:	409a      	lsls	r2, r3
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b05      	cmp	r3, #5
 8001f0c:	d136      	bne.n	8001f7c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 0216 	bic.w	r2, r2, #22
 8001f1c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	695a      	ldr	r2, [r3, #20]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f2c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d103      	bne.n	8001f3e <HAL_DMA_IRQHandler+0x1da>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d007      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 0208 	bic.w	r2, r2, #8
 8001f4c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f52:	223f      	movs	r2, #63	; 0x3f
 8001f54:	409a      	lsls	r2, r3
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d07e      	beq.n	8002070 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	4798      	blx	r3
        }
        return;
 8001f7a:	e079      	b.n	8002070 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d01d      	beq.n	8001fc6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d10d      	bne.n	8001fb4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d031      	beq.n	8002004 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	4798      	blx	r3
 8001fa8:	e02c      	b.n	8002004 <HAL_DMA_IRQHandler+0x2a0>
 8001faa:	bf00      	nop
 8001fac:	20000000 	.word	0x20000000
 8001fb0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d023      	beq.n	8002004 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	4798      	blx	r3
 8001fc4:	e01e      	b.n	8002004 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d10f      	bne.n	8001ff4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f022 0210 	bic.w	r2, r2, #16
 8001fe2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d003      	beq.n	8002004 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002008:	2b00      	cmp	r3, #0
 800200a:	d032      	beq.n	8002072 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	2b00      	cmp	r3, #0
 8002016:	d022      	beq.n	800205e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2205      	movs	r2, #5
 800201c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 0201 	bic.w	r2, r2, #1
 800202e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	3301      	adds	r3, #1
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	429a      	cmp	r2, r3
 800203a:	d307      	bcc.n	800204c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f2      	bne.n	8002030 <HAL_DMA_IRQHandler+0x2cc>
 800204a:	e000      	b.n	800204e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800204c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002062:	2b00      	cmp	r3, #0
 8002064:	d005      	beq.n	8002072 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	4798      	blx	r3
 800206e:	e000      	b.n	8002072 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002070:	bf00      	nop
    }
  }
}
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
 800209c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80020ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	683a      	ldr	r2, [r7, #0]
 80020b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	2b40      	cmp	r3, #64	; 0x40
 80020bc:	d108      	bne.n	80020d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80020ce:	e007      	b.n	80020e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	60da      	str	r2, [r3, #12]
}
 80020e0:	bf00      	nop
 80020e2:	3714      	adds	r7, #20
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	3b10      	subs	r3, #16
 80020fc:	4a14      	ldr	r2, [pc, #80]	; (8002150 <DMA_CalcBaseAndBitshift+0x64>)
 80020fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002102:	091b      	lsrs	r3, r3, #4
 8002104:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002106:	4a13      	ldr	r2, [pc, #76]	; (8002154 <DMA_CalcBaseAndBitshift+0x68>)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b03      	cmp	r3, #3
 8002118:	d909      	bls.n	800212e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002122:	f023 0303 	bic.w	r3, r3, #3
 8002126:	1d1a      	adds	r2, r3, #4
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	659a      	str	r2, [r3, #88]	; 0x58
 800212c:	e007      	b.n	800213e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002136:	f023 0303 	bic.w	r3, r3, #3
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002142:	4618      	mov	r0, r3
 8002144:	3714      	adds	r7, #20
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	aaaaaaab 	.word	0xaaaaaaab
 8002154:	0800e258 	.word	0x0800e258

08002158 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002160:	2300      	movs	r3, #0
 8002162:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002168:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d11f      	bne.n	80021b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	2b03      	cmp	r3, #3
 8002176:	d856      	bhi.n	8002226 <DMA_CheckFifoParam+0xce>
 8002178:	a201      	add	r2, pc, #4	; (adr r2, 8002180 <DMA_CheckFifoParam+0x28>)
 800217a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800217e:	bf00      	nop
 8002180:	08002191 	.word	0x08002191
 8002184:	080021a3 	.word	0x080021a3
 8002188:	08002191 	.word	0x08002191
 800218c:	08002227 	.word	0x08002227
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002194:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d046      	beq.n	800222a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021a0:	e043      	b.n	800222a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80021aa:	d140      	bne.n	800222e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021b0:	e03d      	b.n	800222e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021ba:	d121      	bne.n	8002200 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	2b03      	cmp	r3, #3
 80021c0:	d837      	bhi.n	8002232 <DMA_CheckFifoParam+0xda>
 80021c2:	a201      	add	r2, pc, #4	; (adr r2, 80021c8 <DMA_CheckFifoParam+0x70>)
 80021c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c8:	080021d9 	.word	0x080021d9
 80021cc:	080021df 	.word	0x080021df
 80021d0:	080021d9 	.word	0x080021d9
 80021d4:	080021f1 	.word	0x080021f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	73fb      	strb	r3, [r7, #15]
      break;
 80021dc:	e030      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d025      	beq.n	8002236 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021ee:	e022      	b.n	8002236 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80021f8:	d11f      	bne.n	800223a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80021fe:	e01c      	b.n	800223a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	2b02      	cmp	r3, #2
 8002204:	d903      	bls.n	800220e <DMA_CheckFifoParam+0xb6>
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	2b03      	cmp	r3, #3
 800220a:	d003      	beq.n	8002214 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800220c:	e018      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	73fb      	strb	r3, [r7, #15]
      break;
 8002212:	e015      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002218:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00e      	beq.n	800223e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	73fb      	strb	r3, [r7, #15]
      break;
 8002224:	e00b      	b.n	800223e <DMA_CheckFifoParam+0xe6>
      break;
 8002226:	bf00      	nop
 8002228:	e00a      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
      break;
 800222a:	bf00      	nop
 800222c:	e008      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
      break;
 800222e:	bf00      	nop
 8002230:	e006      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
      break;
 8002232:	bf00      	nop
 8002234:	e004      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
      break;
 8002236:	bf00      	nop
 8002238:	e002      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
      break;   
 800223a:	bf00      	nop
 800223c:	e000      	b.n	8002240 <DMA_CheckFifoParam+0xe8>
      break;
 800223e:	bf00      	nop
    }
  } 
  
  return status; 
 8002240:	7bfb      	ldrb	r3, [r7, #15]
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop

08002250 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002250:	b480      	push	{r7}
 8002252:	b089      	sub	sp, #36	; 0x24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800225a:	2300      	movs	r3, #0
 800225c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002262:	2300      	movs	r3, #0
 8002264:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
 800226a:	e159      	b.n	8002520 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800226c:	2201      	movs	r2, #1
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	4013      	ands	r3, r2
 800227e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	429a      	cmp	r2, r3
 8002286:	f040 8148 	bne.w	800251a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f003 0303 	and.w	r3, r3, #3
 8002292:	2b01      	cmp	r3, #1
 8002294:	d005      	beq.n	80022a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d130      	bne.n	8002304 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	2203      	movs	r2, #3
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	43db      	mvns	r3, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4013      	ands	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	68da      	ldr	r2, [r3, #12]
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022d8:	2201      	movs	r2, #1
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	091b      	lsrs	r3, r3, #4
 80022ee:	f003 0201 	and.w	r2, r3, #1
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	2b03      	cmp	r3, #3
 800230e:	d017      	beq.n	8002340 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	2203      	movs	r2, #3
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	43db      	mvns	r3, r3
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	4013      	ands	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4313      	orrs	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f003 0303 	and.w	r3, r3, #3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d123      	bne.n	8002394 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	08da      	lsrs	r2, r3, #3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3208      	adds	r2, #8
 8002354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002358:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	220f      	movs	r2, #15
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4013      	ands	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	691a      	ldr	r2, [r3, #16]
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	08da      	lsrs	r2, r3, #3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	3208      	adds	r2, #8
 800238e:	69b9      	ldr	r1, [r7, #24]
 8002390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	2203      	movs	r2, #3
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	43db      	mvns	r3, r3
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	4013      	ands	r3, r2
 80023aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 0203 	and.w	r2, r3, #3
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	4313      	orrs	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 80a2 	beq.w	800251a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	4b57      	ldr	r3, [pc, #348]	; (8002538 <HAL_GPIO_Init+0x2e8>)
 80023dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023de:	4a56      	ldr	r2, [pc, #344]	; (8002538 <HAL_GPIO_Init+0x2e8>)
 80023e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023e4:	6453      	str	r3, [r2, #68]	; 0x44
 80023e6:	4b54      	ldr	r3, [pc, #336]	; (8002538 <HAL_GPIO_Init+0x2e8>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023f2:	4a52      	ldr	r2, [pc, #328]	; (800253c <HAL_GPIO_Init+0x2ec>)
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	3302      	adds	r3, #2
 80023fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f003 0303 	and.w	r3, r3, #3
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	220f      	movs	r2, #15
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4013      	ands	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a49      	ldr	r2, [pc, #292]	; (8002540 <HAL_GPIO_Init+0x2f0>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d019      	beq.n	8002452 <HAL_GPIO_Init+0x202>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a48      	ldr	r2, [pc, #288]	; (8002544 <HAL_GPIO_Init+0x2f4>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d013      	beq.n	800244e <HAL_GPIO_Init+0x1fe>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a47      	ldr	r2, [pc, #284]	; (8002548 <HAL_GPIO_Init+0x2f8>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d00d      	beq.n	800244a <HAL_GPIO_Init+0x1fa>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a46      	ldr	r2, [pc, #280]	; (800254c <HAL_GPIO_Init+0x2fc>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d007      	beq.n	8002446 <HAL_GPIO_Init+0x1f6>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a45      	ldr	r2, [pc, #276]	; (8002550 <HAL_GPIO_Init+0x300>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d101      	bne.n	8002442 <HAL_GPIO_Init+0x1f2>
 800243e:	2304      	movs	r3, #4
 8002440:	e008      	b.n	8002454 <HAL_GPIO_Init+0x204>
 8002442:	2307      	movs	r3, #7
 8002444:	e006      	b.n	8002454 <HAL_GPIO_Init+0x204>
 8002446:	2303      	movs	r3, #3
 8002448:	e004      	b.n	8002454 <HAL_GPIO_Init+0x204>
 800244a:	2302      	movs	r3, #2
 800244c:	e002      	b.n	8002454 <HAL_GPIO_Init+0x204>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <HAL_GPIO_Init+0x204>
 8002452:	2300      	movs	r3, #0
 8002454:	69fa      	ldr	r2, [r7, #28]
 8002456:	f002 0203 	and.w	r2, r2, #3
 800245a:	0092      	lsls	r2, r2, #2
 800245c:	4093      	lsls	r3, r2
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002464:	4935      	ldr	r1, [pc, #212]	; (800253c <HAL_GPIO_Init+0x2ec>)
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	089b      	lsrs	r3, r3, #2
 800246a:	3302      	adds	r3, #2
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002472:	4b38      	ldr	r3, [pc, #224]	; (8002554 <HAL_GPIO_Init+0x304>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4313      	orrs	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002496:	4a2f      	ldr	r2, [pc, #188]	; (8002554 <HAL_GPIO_Init+0x304>)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800249c:	4b2d      	ldr	r3, [pc, #180]	; (8002554 <HAL_GPIO_Init+0x304>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024c0:	4a24      	ldr	r2, [pc, #144]	; (8002554 <HAL_GPIO_Init+0x304>)
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024c6:	4b23      	ldr	r3, [pc, #140]	; (8002554 <HAL_GPIO_Init+0x304>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	43db      	mvns	r3, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4013      	ands	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024ea:	4a1a      	ldr	r2, [pc, #104]	; (8002554 <HAL_GPIO_Init+0x304>)
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024f0:	4b18      	ldr	r3, [pc, #96]	; (8002554 <HAL_GPIO_Init+0x304>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002514:	4a0f      	ldr	r2, [pc, #60]	; (8002554 <HAL_GPIO_Init+0x304>)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	3301      	adds	r3, #1
 800251e:	61fb      	str	r3, [r7, #28]
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	2b0f      	cmp	r3, #15
 8002524:	f67f aea2 	bls.w	800226c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002528:	bf00      	nop
 800252a:	bf00      	nop
 800252c:	3724      	adds	r7, #36	; 0x24
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800
 800253c:	40013800 	.word	0x40013800
 8002540:	40020000 	.word	0x40020000
 8002544:	40020400 	.word	0x40020400
 8002548:	40020800 	.word	0x40020800
 800254c:	40020c00 	.word	0x40020c00
 8002550:	40021000 	.word	0x40021000
 8002554:	40013c00 	.word	0x40013c00

08002558 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	460b      	mov	r3, r1
 8002562:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691a      	ldr	r2, [r3, #16]
 8002568:	887b      	ldrh	r3, [r7, #2]
 800256a:	4013      	ands	r3, r2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d002      	beq.n	8002576 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002570:	2301      	movs	r3, #1
 8002572:	73fb      	strb	r3, [r7, #15]
 8002574:	e001      	b.n	800257a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002576:	2300      	movs	r3, #0
 8002578:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800257a:	7bfb      	ldrb	r3, [r7, #15]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3714      	adds	r7, #20
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	460b      	mov	r3, r1
 8002592:	807b      	strh	r3, [r7, #2]
 8002594:	4613      	mov	r3, r2
 8002596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002598:	787b      	ldrb	r3, [r7, #1]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800259e:	887a      	ldrh	r2, [r7, #2]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025a4:	e003      	b.n	80025ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025a6:	887b      	ldrh	r3, [r7, #2]
 80025a8:	041a      	lsls	r2, r3, #16
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	619a      	str	r2, [r3, #24]
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e12b      	b.n	8002826 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d106      	bne.n	80025e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7fe f8fe 	bl	80007e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2224      	movs	r2, #36	; 0x24
 80025ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0201 	bic.w	r2, r2, #1
 80025fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800260e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800261e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002620:	f001 f9b6 	bl	8003990 <HAL_RCC_GetPCLK1Freq>
 8002624:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	4a81      	ldr	r2, [pc, #516]	; (8002830 <HAL_I2C_Init+0x274>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d807      	bhi.n	8002640 <HAL_I2C_Init+0x84>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4a80      	ldr	r2, [pc, #512]	; (8002834 <HAL_I2C_Init+0x278>)
 8002634:	4293      	cmp	r3, r2
 8002636:	bf94      	ite	ls
 8002638:	2301      	movls	r3, #1
 800263a:	2300      	movhi	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	e006      	b.n	800264e <HAL_I2C_Init+0x92>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4a7d      	ldr	r2, [pc, #500]	; (8002838 <HAL_I2C_Init+0x27c>)
 8002644:	4293      	cmp	r3, r2
 8002646:	bf94      	ite	ls
 8002648:	2301      	movls	r3, #1
 800264a:	2300      	movhi	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e0e7      	b.n	8002826 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	4a78      	ldr	r2, [pc, #480]	; (800283c <HAL_I2C_Init+0x280>)
 800265a:	fba2 2303 	umull	r2, r3, r2, r3
 800265e:	0c9b      	lsrs	r3, r3, #18
 8002660:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68ba      	ldr	r2, [r7, #8]
 8002672:	430a      	orrs	r2, r1
 8002674:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	4a6a      	ldr	r2, [pc, #424]	; (8002830 <HAL_I2C_Init+0x274>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d802      	bhi.n	8002690 <HAL_I2C_Init+0xd4>
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	3301      	adds	r3, #1
 800268e:	e009      	b.n	80026a4 <HAL_I2C_Init+0xe8>
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002696:	fb02 f303 	mul.w	r3, r2, r3
 800269a:	4a69      	ldr	r2, [pc, #420]	; (8002840 <HAL_I2C_Init+0x284>)
 800269c:	fba2 2303 	umull	r2, r3, r2, r3
 80026a0:	099b      	lsrs	r3, r3, #6
 80026a2:	3301      	adds	r3, #1
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6812      	ldr	r2, [r2, #0]
 80026a8:	430b      	orrs	r3, r1
 80026aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80026b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	495c      	ldr	r1, [pc, #368]	; (8002830 <HAL_I2C_Init+0x274>)
 80026c0:	428b      	cmp	r3, r1
 80026c2:	d819      	bhi.n	80026f8 <HAL_I2C_Init+0x13c>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	1e59      	subs	r1, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80026d2:	1c59      	adds	r1, r3, #1
 80026d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80026d8:	400b      	ands	r3, r1
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00a      	beq.n	80026f4 <HAL_I2C_Init+0x138>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	1e59      	subs	r1, r3, #1
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80026ec:	3301      	adds	r3, #1
 80026ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f2:	e051      	b.n	8002798 <HAL_I2C_Init+0x1dc>
 80026f4:	2304      	movs	r3, #4
 80026f6:	e04f      	b.n	8002798 <HAL_I2C_Init+0x1dc>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d111      	bne.n	8002724 <HAL_I2C_Init+0x168>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	1e58      	subs	r0, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6859      	ldr	r1, [r3, #4]
 8002708:	460b      	mov	r3, r1
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	440b      	add	r3, r1
 800270e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002712:	3301      	adds	r3, #1
 8002714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002718:	2b00      	cmp	r3, #0
 800271a:	bf0c      	ite	eq
 800271c:	2301      	moveq	r3, #1
 800271e:	2300      	movne	r3, #0
 8002720:	b2db      	uxtb	r3, r3
 8002722:	e012      	b.n	800274a <HAL_I2C_Init+0x18e>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	1e58      	subs	r0, r3, #1
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6859      	ldr	r1, [r3, #4]
 800272c:	460b      	mov	r3, r1
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	0099      	lsls	r1, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	fbb0 f3f3 	udiv	r3, r0, r3
 800273a:	3301      	adds	r3, #1
 800273c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002740:	2b00      	cmp	r3, #0
 8002742:	bf0c      	ite	eq
 8002744:	2301      	moveq	r3, #1
 8002746:	2300      	movne	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_I2C_Init+0x196>
 800274e:	2301      	movs	r3, #1
 8002750:	e022      	b.n	8002798 <HAL_I2C_Init+0x1dc>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10e      	bne.n	8002778 <HAL_I2C_Init+0x1bc>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	1e58      	subs	r0, r3, #1
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6859      	ldr	r1, [r3, #4]
 8002762:	460b      	mov	r3, r1
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	440b      	add	r3, r1
 8002768:	fbb0 f3f3 	udiv	r3, r0, r3
 800276c:	3301      	adds	r3, #1
 800276e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002772:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002776:	e00f      	b.n	8002798 <HAL_I2C_Init+0x1dc>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	1e58      	subs	r0, r3, #1
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6859      	ldr	r1, [r3, #4]
 8002780:	460b      	mov	r3, r1
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	0099      	lsls	r1, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	fbb0 f3f3 	udiv	r3, r0, r3
 800278e:	3301      	adds	r3, #1
 8002790:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002794:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002798:	6879      	ldr	r1, [r7, #4]
 800279a:	6809      	ldr	r1, [r1, #0]
 800279c:	4313      	orrs	r3, r2
 800279e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69da      	ldr	r2, [r3, #28]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	431a      	orrs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80027c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	6911      	ldr	r1, [r2, #16]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	68d2      	ldr	r2, [r2, #12]
 80027d2:	4311      	orrs	r1, r2
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	430b      	orrs	r3, r1
 80027da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	695a      	ldr	r2, [r3, #20]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	431a      	orrs	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	430a      	orrs	r2, r1
 80027f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 0201 	orr.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2220      	movs	r2, #32
 8002812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	000186a0 	.word	0x000186a0
 8002834:	001e847f 	.word	0x001e847f
 8002838:	003d08ff 	.word	0x003d08ff
 800283c:	431bde83 	.word	0x431bde83
 8002840:	10624dd3 	.word	0x10624dd3

08002844 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b088      	sub	sp, #32
 8002848:	af02      	add	r7, sp, #8
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	607a      	str	r2, [r7, #4]
 800284e:	461a      	mov	r2, r3
 8002850:	460b      	mov	r3, r1
 8002852:	817b      	strh	r3, [r7, #10]
 8002854:	4613      	mov	r3, r2
 8002856:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002858:	f7ff f83c 	bl	80018d4 <HAL_GetTick>
 800285c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b20      	cmp	r3, #32
 8002868:	f040 80e0 	bne.w	8002a2c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	2319      	movs	r3, #25
 8002872:	2201      	movs	r2, #1
 8002874:	4970      	ldr	r1, [pc, #448]	; (8002a38 <HAL_I2C_Master_Transmit+0x1f4>)
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	f000 fa92 	bl	8002da0 <I2C_WaitOnFlagUntilTimeout>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002882:	2302      	movs	r3, #2
 8002884:	e0d3      	b.n	8002a2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800288c:	2b01      	cmp	r3, #1
 800288e:	d101      	bne.n	8002894 <HAL_I2C_Master_Transmit+0x50>
 8002890:	2302      	movs	r3, #2
 8002892:	e0cc      	b.n	8002a2e <HAL_I2C_Master_Transmit+0x1ea>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d007      	beq.n	80028ba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f042 0201 	orr.w	r2, r2, #1
 80028b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2221      	movs	r2, #33	; 0x21
 80028ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2210      	movs	r2, #16
 80028d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	893a      	ldrh	r2, [r7, #8]
 80028ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f0:	b29a      	uxth	r2, r3
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	4a50      	ldr	r2, [pc, #320]	; (8002a3c <HAL_I2C_Master_Transmit+0x1f8>)
 80028fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028fc:	8979      	ldrh	r1, [r7, #10]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	6a3a      	ldr	r2, [r7, #32]
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 f9ca 	bl	8002c9c <I2C_MasterRequestWrite>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e08d      	b.n	8002a2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002912:	2300      	movs	r3, #0
 8002914:	613b      	str	r3, [r7, #16]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	613b      	str	r3, [r7, #16]
 8002926:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002928:	e066      	b.n	80029f8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	6a39      	ldr	r1, [r7, #32]
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fb0c 	bl	8002f4c <I2C_WaitOnTXEFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00d      	beq.n	8002956 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	2b04      	cmp	r3, #4
 8002940:	d107      	bne.n	8002952 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002950:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e06b      	b.n	8002a2e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295a:	781a      	ldrb	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002966:	1c5a      	adds	r2, r3, #1
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002970:	b29b      	uxth	r3, r3
 8002972:	3b01      	subs	r3, #1
 8002974:	b29a      	uxth	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800297e:	3b01      	subs	r3, #1
 8002980:	b29a      	uxth	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	2b04      	cmp	r3, #4
 8002992:	d11b      	bne.n	80029cc <HAL_I2C_Master_Transmit+0x188>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002998:	2b00      	cmp	r3, #0
 800299a:	d017      	beq.n	80029cc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a0:	781a      	ldrb	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ac:	1c5a      	adds	r2, r3, #1
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	3b01      	subs	r3, #1
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029c4:	3b01      	subs	r3, #1
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	6a39      	ldr	r1, [r7, #32]
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 fafc 	bl	8002fce <I2C_WaitOnBTFFlagUntilTimeout>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00d      	beq.n	80029f8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	2b04      	cmp	r3, #4
 80029e2:	d107      	bne.n	80029f4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029f2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e01a      	b.n	8002a2e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d194      	bne.n	800292a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2220      	movs	r2, #32
 8002a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	e000      	b.n	8002a2e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a2c:	2302      	movs	r3, #2
  }
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3718      	adds	r7, #24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	00100002 	.word	0x00100002
 8002a3c:	ffff0000 	.word	0xffff0000

08002a40 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	; 0x28
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	607a      	str	r2, [r7, #4]
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002a50:	f7fe ff40 	bl	80018d4 <HAL_GetTick>
 8002a54:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b20      	cmp	r3, #32
 8002a64:	f040 8111 	bne.w	8002c8a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2319      	movs	r3, #25
 8002a6e:	2201      	movs	r2, #1
 8002a70:	4988      	ldr	r1, [pc, #544]	; (8002c94 <HAL_I2C_IsDeviceReady+0x254>)
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 f994 	bl	8002da0 <I2C_WaitOnFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	e104      	b.n	8002c8c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d101      	bne.n	8002a90 <HAL_I2C_IsDeviceReady+0x50>
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	e0fd      	b.n	8002c8c <HAL_I2C_IsDeviceReady+0x24c>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d007      	beq.n	8002ab6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f042 0201 	orr.w	r2, r2, #1
 8002ab4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ac4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2224      	movs	r2, #36	; 0x24
 8002aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4a70      	ldr	r2, [pc, #448]	; (8002c98 <HAL_I2C_IsDeviceReady+0x258>)
 8002ad8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ae8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 f952 	bl	8002da0 <I2C_WaitOnFlagUntilTimeout>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00d      	beq.n	8002b1e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b10:	d103      	bne.n	8002b1a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b18:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e0b6      	b.n	8002c8c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b1e:	897b      	ldrh	r3, [r7, #10]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	461a      	mov	r2, r3
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b2c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002b2e:	f7fe fed1 	bl	80018d4 <HAL_GetTick>
 8002b32:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	bf0c      	ite	eq
 8002b42:	2301      	moveq	r3, #1
 8002b44:	2300      	movne	r3, #0
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b58:	bf0c      	ite	eq
 8002b5a:	2301      	moveq	r3, #1
 8002b5c:	2300      	movne	r3, #0
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002b62:	e025      	b.n	8002bb0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b64:	f7fe feb6 	bl	80018d4 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d302      	bcc.n	8002b7a <HAL_I2C_IsDeviceReady+0x13a>
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d103      	bne.n	8002b82 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	22a0      	movs	r2, #160	; 0xa0
 8002b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	bf0c      	ite	eq
 8002b90:	2301      	moveq	r3, #1
 8002b92:	2300      	movne	r3, #0
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ba6:	bf0c      	ite	eq
 8002ba8:	2301      	moveq	r3, #1
 8002baa:	2300      	movne	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2ba0      	cmp	r3, #160	; 0xa0
 8002bba:	d005      	beq.n	8002bc8 <HAL_I2C_IsDeviceReady+0x188>
 8002bbc:	7dfb      	ldrb	r3, [r7, #23]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d102      	bne.n	8002bc8 <HAL_I2C_IsDeviceReady+0x188>
 8002bc2:	7dbb      	ldrb	r3, [r7, #22]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0cd      	beq.n	8002b64 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2220      	movs	r2, #32
 8002bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d129      	bne.n	8002c32 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bec:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bee:	2300      	movs	r3, #0
 8002bf0:	613b      	str	r3, [r7, #16]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	613b      	str	r3, [r7, #16]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	9300      	str	r3, [sp, #0]
 8002c08:	2319      	movs	r3, #25
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	4921      	ldr	r1, [pc, #132]	; (8002c94 <HAL_I2C_IsDeviceReady+0x254>)
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f000 f8c6 	bl	8002da0 <I2C_WaitOnFlagUntilTimeout>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e036      	b.n	8002c8c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2220      	movs	r2, #32
 8002c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	e02c      	b.n	8002c8c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c40:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c4a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	2319      	movs	r3, #25
 8002c52:	2201      	movs	r2, #1
 8002c54:	490f      	ldr	r1, [pc, #60]	; (8002c94 <HAL_I2C_IsDeviceReady+0x254>)
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 f8a2 	bl	8002da0 <I2C_WaitOnFlagUntilTimeout>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e012      	b.n	8002c8c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	f4ff af32 	bcc.w	8002ada <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e000      	b.n	8002c8c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002c8a:	2302      	movs	r3, #2
  }
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3720      	adds	r7, #32
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	00100002 	.word	0x00100002
 8002c98:	ffff0000 	.word	0xffff0000

08002c9c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af02      	add	r7, sp, #8
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	607a      	str	r2, [r7, #4]
 8002ca6:	603b      	str	r3, [r7, #0]
 8002ca8:	460b      	mov	r3, r1
 8002caa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d006      	beq.n	8002cc6 <I2C_MasterRequestWrite+0x2a>
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d003      	beq.n	8002cc6 <I2C_MasterRequestWrite+0x2a>
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002cc4:	d108      	bne.n	8002cd8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	e00b      	b.n	8002cf0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cdc:	2b12      	cmp	r3, #18
 8002cde:	d107      	bne.n	8002cf0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	9300      	str	r3, [sp, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 f84f 	bl	8002da0 <I2C_WaitOnFlagUntilTimeout>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d00d      	beq.n	8002d24 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d16:	d103      	bne.n	8002d20 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e035      	b.n	8002d90 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d2c:	d108      	bne.n	8002d40 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d2e:	897b      	ldrh	r3, [r7, #10]
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	461a      	mov	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002d3c:	611a      	str	r2, [r3, #16]
 8002d3e:	e01b      	b.n	8002d78 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d40:	897b      	ldrh	r3, [r7, #10]
 8002d42:	11db      	asrs	r3, r3, #7
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	f003 0306 	and.w	r3, r3, #6
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	f063 030f 	orn	r3, r3, #15
 8002d50:	b2da      	uxtb	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	490e      	ldr	r1, [pc, #56]	; (8002d98 <I2C_MasterRequestWrite+0xfc>)
 8002d5e:	68f8      	ldr	r0, [r7, #12]
 8002d60:	f000 f875 	bl	8002e4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e010      	b.n	8002d90 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d6e:	897b      	ldrh	r3, [r7, #10]
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	4907      	ldr	r1, [pc, #28]	; (8002d9c <I2C_MasterRequestWrite+0x100>)
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f865 	bl	8002e4e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e000      	b.n	8002d90 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	00010008 	.word	0x00010008
 8002d9c:	00010002 	.word	0x00010002

08002da0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	603b      	str	r3, [r7, #0]
 8002dac:	4613      	mov	r3, r2
 8002dae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002db0:	e025      	b.n	8002dfe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db8:	d021      	beq.n	8002dfe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dba:	f7fe fd8b 	bl	80018d4 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d302      	bcc.n	8002dd0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d116      	bne.n	8002dfe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f043 0220 	orr.w	r2, r3, #32
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e023      	b.n	8002e46 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	0c1b      	lsrs	r3, r3, #16
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d10d      	bne.n	8002e24 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	43da      	mvns	r2, r3
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	4013      	ands	r3, r2
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	bf0c      	ite	eq
 8002e1a:	2301      	moveq	r3, #1
 8002e1c:	2300      	movne	r3, #0
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	461a      	mov	r2, r3
 8002e22:	e00c      	b.n	8002e3e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	43da      	mvns	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	bf0c      	ite	eq
 8002e36:	2301      	moveq	r3, #1
 8002e38:	2300      	movne	r3, #0
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d0b6      	beq.n	8002db2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b084      	sub	sp, #16
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	60f8      	str	r0, [r7, #12]
 8002e56:	60b9      	str	r1, [r7, #8]
 8002e58:	607a      	str	r2, [r7, #4]
 8002e5a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e5c:	e051      	b.n	8002f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	695b      	ldr	r3, [r3, #20]
 8002e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e6c:	d123      	bne.n	8002eb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e7c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e86:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2220      	movs	r2, #32
 8002e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	f043 0204 	orr.w	r2, r3, #4
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e046      	b.n	8002f44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ebc:	d021      	beq.n	8002f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ebe:	f7fe fd09 	bl	80018d4 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d302      	bcc.n	8002ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d116      	bne.n	8002f02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2220      	movs	r2, #32
 8002ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	f043 0220 	orr.w	r2, r3, #32
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e020      	b.n	8002f44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	0c1b      	lsrs	r3, r3, #16
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d10c      	bne.n	8002f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	43da      	mvns	r2, r3
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4013      	ands	r3, r2
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	bf14      	ite	ne
 8002f1e:	2301      	movne	r3, #1
 8002f20:	2300      	moveq	r3, #0
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	e00b      	b.n	8002f3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	43da      	mvns	r2, r3
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	4013      	ands	r3, r2
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	bf14      	ite	ne
 8002f38:	2301      	movne	r3, #1
 8002f3a:	2300      	moveq	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d18d      	bne.n	8002e5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3710      	adds	r7, #16
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f58:	e02d      	b.n	8002fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f5a:	68f8      	ldr	r0, [r7, #12]
 8002f5c:	f000 f878 	bl	8003050 <I2C_IsAcknowledgeFailed>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e02d      	b.n	8002fc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f70:	d021      	beq.n	8002fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f72:	f7fe fcaf 	bl	80018d4 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	68ba      	ldr	r2, [r7, #8]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d302      	bcc.n	8002f88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d116      	bne.n	8002fb6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2220      	movs	r2, #32
 8002f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa2:	f043 0220 	orr.w	r2, r3, #32
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e007      	b.n	8002fc6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fc0:	2b80      	cmp	r3, #128	; 0x80
 8002fc2:	d1ca      	bne.n	8002f5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b084      	sub	sp, #16
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fda:	e02d      	b.n	8003038 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 f837 	bl	8003050 <I2C_IsAcknowledgeFailed>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e02d      	b.n	8003048 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff2:	d021      	beq.n	8003038 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ff4:	f7fe fc6e 	bl	80018d4 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	429a      	cmp	r2, r3
 8003002:	d302      	bcc.n	800300a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d116      	bne.n	8003038 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2220      	movs	r2, #32
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003024:	f043 0220 	orr.w	r2, r3, #32
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e007      	b.n	8003048 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f003 0304 	and.w	r3, r3, #4
 8003042:	2b04      	cmp	r3, #4
 8003044:	d1ca      	bne.n	8002fdc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003062:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003066:	d11b      	bne.n	80030a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003070:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2220      	movs	r2, #32
 800307c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308c:	f043 0204 	orr.w	r2, r3, #4
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
	...

080030b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e267      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d075      	beq.n	80031ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030ce:	4b88      	ldr	r3, [pc, #544]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d00c      	beq.n	80030f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030da:	4b85      	ldr	r3, [pc, #532]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030e2:	2b08      	cmp	r3, #8
 80030e4:	d112      	bne.n	800310c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030e6:	4b82      	ldr	r3, [pc, #520]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030f2:	d10b      	bne.n	800310c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f4:	4b7e      	ldr	r3, [pc, #504]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d05b      	beq.n	80031b8 <HAL_RCC_OscConfig+0x108>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d157      	bne.n	80031b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e242      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003114:	d106      	bne.n	8003124 <HAL_RCC_OscConfig+0x74>
 8003116:	4b76      	ldr	r3, [pc, #472]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a75      	ldr	r2, [pc, #468]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e01d      	b.n	8003160 <HAL_RCC_OscConfig+0xb0>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0x98>
 800312e:	4b70      	ldr	r3, [pc, #448]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a6f      	ldr	r2, [pc, #444]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003134:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	4b6d      	ldr	r3, [pc, #436]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a6c      	ldr	r2, [pc, #432]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e00b      	b.n	8003160 <HAL_RCC_OscConfig+0xb0>
 8003148:	4b69      	ldr	r3, [pc, #420]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a68      	ldr	r2, [pc, #416]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 800314e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	4b66      	ldr	r3, [pc, #408]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a65      	ldr	r2, [pc, #404]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 800315a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800315e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d013      	beq.n	8003190 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7fe fbb4 	bl	80018d4 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003170:	f7fe fbb0 	bl	80018d4 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b64      	cmp	r3, #100	; 0x64
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e207      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003182:	4b5b      	ldr	r3, [pc, #364]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0xc0>
 800318e:	e014      	b.n	80031ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7fe fba0 	bl	80018d4 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003198:	f7fe fb9c 	bl	80018d4 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b64      	cmp	r3, #100	; 0x64
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1f3      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031aa:	4b51      	ldr	r3, [pc, #324]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0xe8>
 80031b6:	e000      	b.n	80031ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d063      	beq.n	800328e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031c6:	4b4a      	ldr	r3, [pc, #296]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031d2:	4b47      	ldr	r3, [pc, #284]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d11c      	bne.n	8003218 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031de:	4b44      	ldr	r3, [pc, #272]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d116      	bne.n	8003218 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ea:	4b41      	ldr	r3, [pc, #260]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_RCC_OscConfig+0x152>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d001      	beq.n	8003202 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e1c7      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003202:	4b3b      	ldr	r3, [pc, #236]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4937      	ldr	r1, [pc, #220]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003212:	4313      	orrs	r3, r2
 8003214:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003216:	e03a      	b.n	800328e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d020      	beq.n	8003262 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003220:	4b34      	ldr	r3, [pc, #208]	; (80032f4 <HAL_RCC_OscConfig+0x244>)
 8003222:	2201      	movs	r2, #1
 8003224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003226:	f7fe fb55 	bl	80018d4 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800322e:	f7fe fb51 	bl	80018d4 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e1a8      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003240:	4b2b      	ldr	r3, [pc, #172]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	4b28      	ldr	r3, [pc, #160]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4925      	ldr	r1, [pc, #148]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 800325c:	4313      	orrs	r3, r2
 800325e:	600b      	str	r3, [r1, #0]
 8003260:	e015      	b.n	800328e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003262:	4b24      	ldr	r3, [pc, #144]	; (80032f4 <HAL_RCC_OscConfig+0x244>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003268:	f7fe fb34 	bl	80018d4 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003270:	f7fe fb30 	bl	80018d4 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e187      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003282:	4b1b      	ldr	r3, [pc, #108]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d036      	beq.n	8003308 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d016      	beq.n	80032d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a2:	4b15      	ldr	r3, [pc, #84]	; (80032f8 <HAL_RCC_OscConfig+0x248>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a8:	f7fe fb14 	bl	80018d4 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032b0:	f7fe fb10 	bl	80018d4 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e167      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c2:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_RCC_OscConfig+0x240>)
 80032c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d0f0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x200>
 80032ce:	e01b      	b.n	8003308 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d0:	4b09      	ldr	r3, [pc, #36]	; (80032f8 <HAL_RCC_OscConfig+0x248>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d6:	f7fe fafd 	bl	80018d4 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032dc:	e00e      	b.n	80032fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032de:	f7fe faf9 	bl	80018d4 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d907      	bls.n	80032fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e150      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
 80032f0:	40023800 	.word	0x40023800
 80032f4:	42470000 	.word	0x42470000
 80032f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032fc:	4b88      	ldr	r3, [pc, #544]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80032fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1ea      	bne.n	80032de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 8097 	beq.w	8003444 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800331a:	4b81      	ldr	r3, [pc, #516]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10f      	bne.n	8003346 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	4b7d      	ldr	r3, [pc, #500]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	4a7c      	ldr	r2, [pc, #496]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 8003330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003334:	6413      	str	r3, [r2, #64]	; 0x40
 8003336:	4b7a      	ldr	r3, [pc, #488]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003342:	2301      	movs	r3, #1
 8003344:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003346:	4b77      	ldr	r3, [pc, #476]	; (8003524 <HAL_RCC_OscConfig+0x474>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800334e:	2b00      	cmp	r3, #0
 8003350:	d118      	bne.n	8003384 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003352:	4b74      	ldr	r3, [pc, #464]	; (8003524 <HAL_RCC_OscConfig+0x474>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a73      	ldr	r2, [pc, #460]	; (8003524 <HAL_RCC_OscConfig+0x474>)
 8003358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800335c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800335e:	f7fe fab9 	bl	80018d4 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003366:	f7fe fab5 	bl	80018d4 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e10c      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003378:	4b6a      	ldr	r3, [pc, #424]	; (8003524 <HAL_RCC_OscConfig+0x474>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d106      	bne.n	800339a <HAL_RCC_OscConfig+0x2ea>
 800338c:	4b64      	ldr	r3, [pc, #400]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 800338e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003390:	4a63      	ldr	r2, [pc, #396]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 8003392:	f043 0301 	orr.w	r3, r3, #1
 8003396:	6713      	str	r3, [r2, #112]	; 0x70
 8003398:	e01c      	b.n	80033d4 <HAL_RCC_OscConfig+0x324>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	2b05      	cmp	r3, #5
 80033a0:	d10c      	bne.n	80033bc <HAL_RCC_OscConfig+0x30c>
 80033a2:	4b5f      	ldr	r3, [pc, #380]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a6:	4a5e      	ldr	r2, [pc, #376]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033a8:	f043 0304 	orr.w	r3, r3, #4
 80033ac:	6713      	str	r3, [r2, #112]	; 0x70
 80033ae:	4b5c      	ldr	r3, [pc, #368]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b2:	4a5b      	ldr	r2, [pc, #364]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033b4:	f043 0301 	orr.w	r3, r3, #1
 80033b8:	6713      	str	r3, [r2, #112]	; 0x70
 80033ba:	e00b      	b.n	80033d4 <HAL_RCC_OscConfig+0x324>
 80033bc:	4b58      	ldr	r3, [pc, #352]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c0:	4a57      	ldr	r2, [pc, #348]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033c2:	f023 0301 	bic.w	r3, r3, #1
 80033c6:	6713      	str	r3, [r2, #112]	; 0x70
 80033c8:	4b55      	ldr	r3, [pc, #340]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033cc:	4a54      	ldr	r2, [pc, #336]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033ce:	f023 0304 	bic.w	r3, r3, #4
 80033d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d015      	beq.n	8003408 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033dc:	f7fe fa7a 	bl	80018d4 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e2:	e00a      	b.n	80033fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033e4:	f7fe fa76 	bl	80018d4 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e0cb      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fa:	4b49      	ldr	r3, [pc, #292]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80033fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0ee      	beq.n	80033e4 <HAL_RCC_OscConfig+0x334>
 8003406:	e014      	b.n	8003432 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003408:	f7fe fa64 	bl	80018d4 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800340e:	e00a      	b.n	8003426 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003410:	f7fe fa60 	bl	80018d4 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	f241 3288 	movw	r2, #5000	; 0x1388
 800341e:	4293      	cmp	r3, r2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e0b5      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003426:	4b3e      	ldr	r3, [pc, #248]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 8003428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1ee      	bne.n	8003410 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003432:	7dfb      	ldrb	r3, [r7, #23]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d105      	bne.n	8003444 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003438:	4b39      	ldr	r3, [pc, #228]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 800343a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343c:	4a38      	ldr	r2, [pc, #224]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 800343e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003442:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	699b      	ldr	r3, [r3, #24]
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 80a1 	beq.w	8003590 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800344e:	4b34      	ldr	r3, [pc, #208]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f003 030c 	and.w	r3, r3, #12
 8003456:	2b08      	cmp	r3, #8
 8003458:	d05c      	beq.n	8003514 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d141      	bne.n	80034e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003462:	4b31      	ldr	r3, [pc, #196]	; (8003528 <HAL_RCC_OscConfig+0x478>)
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003468:	f7fe fa34 	bl	80018d4 <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003470:	f7fe fa30 	bl	80018d4 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e087      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003482:	4b27      	ldr	r3, [pc, #156]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f0      	bne.n	8003470 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69da      	ldr	r2, [r3, #28]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	431a      	orrs	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	019b      	lsls	r3, r3, #6
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a4:	085b      	lsrs	r3, r3, #1
 80034a6:	3b01      	subs	r3, #1
 80034a8:	041b      	lsls	r3, r3, #16
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b0:	061b      	lsls	r3, r3, #24
 80034b2:	491b      	ldr	r1, [pc, #108]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034b8:	4b1b      	ldr	r3, [pc, #108]	; (8003528 <HAL_RCC_OscConfig+0x478>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034be:	f7fe fa09 	bl	80018d4 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034c6:	f7fe fa05 	bl	80018d4 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e05c      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d8:	4b11      	ldr	r3, [pc, #68]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d0f0      	beq.n	80034c6 <HAL_RCC_OscConfig+0x416>
 80034e4:	e054      	b.n	8003590 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e6:	4b10      	ldr	r3, [pc, #64]	; (8003528 <HAL_RCC_OscConfig+0x478>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ec:	f7fe f9f2 	bl	80018d4 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034f4:	f7fe f9ee 	bl	80018d4 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e045      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003506:	4b06      	ldr	r3, [pc, #24]	; (8003520 <HAL_RCC_OscConfig+0x470>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1f0      	bne.n	80034f4 <HAL_RCC_OscConfig+0x444>
 8003512:	e03d      	b.n	8003590 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d107      	bne.n	800352c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e038      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
 8003520:	40023800 	.word	0x40023800
 8003524:	40007000 	.word	0x40007000
 8003528:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800352c:	4b1b      	ldr	r3, [pc, #108]	; (800359c <HAL_RCC_OscConfig+0x4ec>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d028      	beq.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003544:	429a      	cmp	r2, r3
 8003546:	d121      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003552:	429a      	cmp	r2, r3
 8003554:	d11a      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800355c:	4013      	ands	r3, r2
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003562:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003564:	4293      	cmp	r3, r2
 8003566:	d111      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003572:	085b      	lsrs	r3, r3, #1
 8003574:	3b01      	subs	r3, #1
 8003576:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003578:	429a      	cmp	r2, r3
 800357a:	d107      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003586:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d001      	beq.n	8003590 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e000      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800

080035a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e0cc      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035b4:	4b68      	ldr	r3, [pc, #416]	; (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d90c      	bls.n	80035dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c2:	4b65      	ldr	r3, [pc, #404]	; (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ca:	4b63      	ldr	r3, [pc, #396]	; (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0307 	and.w	r3, r3, #7
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0b8      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d020      	beq.n	800362a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035f4:	4b59      	ldr	r3, [pc, #356]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	4a58      	ldr	r2, [pc, #352]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800360c:	4b53      	ldr	r3, [pc, #332]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	4a52      	ldr	r2, [pc, #328]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003616:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003618:	4b50      	ldr	r3, [pc, #320]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	494d      	ldr	r1, [pc, #308]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003626:	4313      	orrs	r3, r2
 8003628:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d044      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800363e:	4b47      	ldr	r3, [pc, #284]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d119      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e07f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d003      	beq.n	800365e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800365a:	2b03      	cmp	r3, #3
 800365c:	d107      	bne.n	800366e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800365e:	4b3f      	ldr	r3, [pc, #252]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d109      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e06f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800366e:	4b3b      	ldr	r3, [pc, #236]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e067      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800367e:	4b37      	ldr	r3, [pc, #220]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f023 0203 	bic.w	r2, r3, #3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	4934      	ldr	r1, [pc, #208]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800368c:	4313      	orrs	r3, r2
 800368e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003690:	f7fe f920 	bl	80018d4 <HAL_GetTick>
 8003694:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003696:	e00a      	b.n	80036ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003698:	f7fe f91c 	bl	80018d4 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e04f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ae:	4b2b      	ldr	r3, [pc, #172]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 020c 	and.w	r2, r3, #12
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	429a      	cmp	r2, r3
 80036be:	d1eb      	bne.n	8003698 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036c0:	4b25      	ldr	r3, [pc, #148]	; (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d20c      	bcs.n	80036e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	4b22      	ldr	r3, [pc, #136]	; (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	b2d2      	uxtb	r2, r2
 80036d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d6:	4b20      	ldr	r3, [pc, #128]	; (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e032      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f4:	4b19      	ldr	r3, [pc, #100]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4916      	ldr	r1, [pc, #88]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d009      	beq.n	8003726 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003712:	4b12      	ldr	r3, [pc, #72]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	490e      	ldr	r1, [pc, #56]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	4313      	orrs	r3, r2
 8003724:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003726:	f000 f821 	bl	800376c <HAL_RCC_GetSysClockFreq>
 800372a:	4602      	mov	r2, r0
 800372c:	4b0b      	ldr	r3, [pc, #44]	; (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	091b      	lsrs	r3, r3, #4
 8003732:	f003 030f 	and.w	r3, r3, #15
 8003736:	490a      	ldr	r1, [pc, #40]	; (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 8003738:	5ccb      	ldrb	r3, [r1, r3]
 800373a:	fa22 f303 	lsr.w	r3, r2, r3
 800373e:	4a09      	ldr	r2, [pc, #36]	; (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003740:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003742:	4b09      	ldr	r3, [pc, #36]	; (8003768 <HAL_RCC_ClockConfig+0x1c8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7fe f880 	bl	800184c <HAL_InitTick>

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40023c00 	.word	0x40023c00
 800375c:	40023800 	.word	0x40023800
 8003760:	0800e1d4 	.word	0x0800e1d4
 8003764:	20000000 	.word	0x20000000
 8003768:	20000008 	.word	0x20000008

0800376c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800376c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003770:	b094      	sub	sp, #80	; 0x50
 8003772:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	647b      	str	r3, [r7, #68]	; 0x44
 8003778:	2300      	movs	r3, #0
 800377a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800377c:	2300      	movs	r3, #0
 800377e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003784:	4b79      	ldr	r3, [pc, #484]	; (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f003 030c 	and.w	r3, r3, #12
 800378c:	2b08      	cmp	r3, #8
 800378e:	d00d      	beq.n	80037ac <HAL_RCC_GetSysClockFreq+0x40>
 8003790:	2b08      	cmp	r3, #8
 8003792:	f200 80e1 	bhi.w	8003958 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0x34>
 800379a:	2b04      	cmp	r3, #4
 800379c:	d003      	beq.n	80037a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800379e:	e0db      	b.n	8003958 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037a0:	4b73      	ldr	r3, [pc, #460]	; (8003970 <HAL_RCC_GetSysClockFreq+0x204>)
 80037a2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80037a4:	e0db      	b.n	800395e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037a6:	4b73      	ldr	r3, [pc, #460]	; (8003974 <HAL_RCC_GetSysClockFreq+0x208>)
 80037a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037aa:	e0d8      	b.n	800395e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037ac:	4b6f      	ldr	r3, [pc, #444]	; (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037b4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037b6:	4b6d      	ldr	r3, [pc, #436]	; (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d063      	beq.n	800388a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c2:	4b6a      	ldr	r3, [pc, #424]	; (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	099b      	lsrs	r3, r3, #6
 80037c8:	2200      	movs	r2, #0
 80037ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80037cc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80037ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037d4:	633b      	str	r3, [r7, #48]	; 0x30
 80037d6:	2300      	movs	r3, #0
 80037d8:	637b      	str	r3, [r7, #52]	; 0x34
 80037da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80037de:	4622      	mov	r2, r4
 80037e0:	462b      	mov	r3, r5
 80037e2:	f04f 0000 	mov.w	r0, #0
 80037e6:	f04f 0100 	mov.w	r1, #0
 80037ea:	0159      	lsls	r1, r3, #5
 80037ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037f0:	0150      	lsls	r0, r2, #5
 80037f2:	4602      	mov	r2, r0
 80037f4:	460b      	mov	r3, r1
 80037f6:	4621      	mov	r1, r4
 80037f8:	1a51      	subs	r1, r2, r1
 80037fa:	6139      	str	r1, [r7, #16]
 80037fc:	4629      	mov	r1, r5
 80037fe:	eb63 0301 	sbc.w	r3, r3, r1
 8003802:	617b      	str	r3, [r7, #20]
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003810:	4659      	mov	r1, fp
 8003812:	018b      	lsls	r3, r1, #6
 8003814:	4651      	mov	r1, sl
 8003816:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800381a:	4651      	mov	r1, sl
 800381c:	018a      	lsls	r2, r1, #6
 800381e:	4651      	mov	r1, sl
 8003820:	ebb2 0801 	subs.w	r8, r2, r1
 8003824:	4659      	mov	r1, fp
 8003826:	eb63 0901 	sbc.w	r9, r3, r1
 800382a:	f04f 0200 	mov.w	r2, #0
 800382e:	f04f 0300 	mov.w	r3, #0
 8003832:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003836:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800383a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800383e:	4690      	mov	r8, r2
 8003840:	4699      	mov	r9, r3
 8003842:	4623      	mov	r3, r4
 8003844:	eb18 0303 	adds.w	r3, r8, r3
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	462b      	mov	r3, r5
 800384c:	eb49 0303 	adc.w	r3, r9, r3
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	f04f 0200 	mov.w	r2, #0
 8003856:	f04f 0300 	mov.w	r3, #0
 800385a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800385e:	4629      	mov	r1, r5
 8003860:	024b      	lsls	r3, r1, #9
 8003862:	4621      	mov	r1, r4
 8003864:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003868:	4621      	mov	r1, r4
 800386a:	024a      	lsls	r2, r1, #9
 800386c:	4610      	mov	r0, r2
 800386e:	4619      	mov	r1, r3
 8003870:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003872:	2200      	movs	r2, #0
 8003874:	62bb      	str	r3, [r7, #40]	; 0x28
 8003876:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003878:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800387c:	f7fc fd00 	bl	8000280 <__aeabi_uldivmod>
 8003880:	4602      	mov	r2, r0
 8003882:	460b      	mov	r3, r1
 8003884:	4613      	mov	r3, r2
 8003886:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003888:	e058      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800388a:	4b38      	ldr	r3, [pc, #224]	; (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	099b      	lsrs	r3, r3, #6
 8003890:	2200      	movs	r2, #0
 8003892:	4618      	mov	r0, r3
 8003894:	4611      	mov	r1, r2
 8003896:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800389a:	623b      	str	r3, [r7, #32]
 800389c:	2300      	movs	r3, #0
 800389e:	627b      	str	r3, [r7, #36]	; 0x24
 80038a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038a4:	4642      	mov	r2, r8
 80038a6:	464b      	mov	r3, r9
 80038a8:	f04f 0000 	mov.w	r0, #0
 80038ac:	f04f 0100 	mov.w	r1, #0
 80038b0:	0159      	lsls	r1, r3, #5
 80038b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038b6:	0150      	lsls	r0, r2, #5
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4641      	mov	r1, r8
 80038be:	ebb2 0a01 	subs.w	sl, r2, r1
 80038c2:	4649      	mov	r1, r9
 80038c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80038c8:	f04f 0200 	mov.w	r2, #0
 80038cc:	f04f 0300 	mov.w	r3, #0
 80038d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038dc:	ebb2 040a 	subs.w	r4, r2, sl
 80038e0:	eb63 050b 	sbc.w	r5, r3, fp
 80038e4:	f04f 0200 	mov.w	r2, #0
 80038e8:	f04f 0300 	mov.w	r3, #0
 80038ec:	00eb      	lsls	r3, r5, #3
 80038ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038f2:	00e2      	lsls	r2, r4, #3
 80038f4:	4614      	mov	r4, r2
 80038f6:	461d      	mov	r5, r3
 80038f8:	4643      	mov	r3, r8
 80038fa:	18e3      	adds	r3, r4, r3
 80038fc:	603b      	str	r3, [r7, #0]
 80038fe:	464b      	mov	r3, r9
 8003900:	eb45 0303 	adc.w	r3, r5, r3
 8003904:	607b      	str	r3, [r7, #4]
 8003906:	f04f 0200 	mov.w	r2, #0
 800390a:	f04f 0300 	mov.w	r3, #0
 800390e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003912:	4629      	mov	r1, r5
 8003914:	028b      	lsls	r3, r1, #10
 8003916:	4621      	mov	r1, r4
 8003918:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800391c:	4621      	mov	r1, r4
 800391e:	028a      	lsls	r2, r1, #10
 8003920:	4610      	mov	r0, r2
 8003922:	4619      	mov	r1, r3
 8003924:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003926:	2200      	movs	r2, #0
 8003928:	61bb      	str	r3, [r7, #24]
 800392a:	61fa      	str	r2, [r7, #28]
 800392c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003930:	f7fc fca6 	bl	8000280 <__aeabi_uldivmod>
 8003934:	4602      	mov	r2, r0
 8003936:	460b      	mov	r3, r1
 8003938:	4613      	mov	r3, r2
 800393a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800393c:	4b0b      	ldr	r3, [pc, #44]	; (800396c <HAL_RCC_GetSysClockFreq+0x200>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	0c1b      	lsrs	r3, r3, #16
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	3301      	adds	r3, #1
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800394c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800394e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003950:	fbb2 f3f3 	udiv	r3, r2, r3
 8003954:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003956:	e002      	b.n	800395e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003958:	4b05      	ldr	r3, [pc, #20]	; (8003970 <HAL_RCC_GetSysClockFreq+0x204>)
 800395a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800395c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800395e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003960:	4618      	mov	r0, r3
 8003962:	3750      	adds	r7, #80	; 0x50
 8003964:	46bd      	mov	sp, r7
 8003966:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800396a:	bf00      	nop
 800396c:	40023800 	.word	0x40023800
 8003970:	00f42400 	.word	0x00f42400
 8003974:	007a1200 	.word	0x007a1200

08003978 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800397c:	4b03      	ldr	r3, [pc, #12]	; (800398c <HAL_RCC_GetHCLKFreq+0x14>)
 800397e:	681b      	ldr	r3, [r3, #0]
}
 8003980:	4618      	mov	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	20000000 	.word	0x20000000

08003990 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003994:	f7ff fff0 	bl	8003978 <HAL_RCC_GetHCLKFreq>
 8003998:	4602      	mov	r2, r0
 800399a:	4b05      	ldr	r3, [pc, #20]	; (80039b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	0a9b      	lsrs	r3, r3, #10
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	4903      	ldr	r1, [pc, #12]	; (80039b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039a6:	5ccb      	ldrb	r3, [r1, r3]
 80039a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	40023800 	.word	0x40023800
 80039b4:	0800e1e4 	.word	0x0800e1e4

080039b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80039bc:	f7ff ffdc 	bl	8003978 <HAL_RCC_GetHCLKFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	0b5b      	lsrs	r3, r3, #13
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	4903      	ldr	r1, [pc, #12]	; (80039dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80039ce:	5ccb      	ldrb	r3, [r1, r3]
 80039d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40023800 	.word	0x40023800
 80039dc:	0800e1e4 	.word	0x0800e1e4

080039e0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e022      	b.n	8003a38 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d105      	bne.n	8003a0a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7fc ff35 	bl	8000874 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2203      	movs	r2, #3
 8003a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 f814 	bl	8003a40 <HAL_SD_InitCard>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e00a      	b.n	8003a38 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3708      	adds	r7, #8
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003a40:	b5b0      	push	{r4, r5, r7, lr}
 8003a42:	b08e      	sub	sp, #56	; 0x38
 8003a44:	af04      	add	r7, sp, #16
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003a50:	2300      	movs	r3, #0
 8003a52:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003a54:	2300      	movs	r3, #0
 8003a56:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003a5c:	2376      	movs	r3, #118	; 0x76
 8003a5e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681d      	ldr	r5, [r3, #0]
 8003a64:	466c      	mov	r4, sp
 8003a66:	f107 0314 	add.w	r3, r7, #20
 8003a6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003a6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003a72:	f107 0308 	add.w	r3, r7, #8
 8003a76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a78:	4628      	mov	r0, r5
 8003a7a:	f001 fb0b 	bl	8005094 <SDIO_Init>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8003a84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e04f      	b.n	8003b30 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003a90:	4b29      	ldr	r3, [pc, #164]	; (8003b38 <HAL_SD_InitCard+0xf8>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f001 fb32 	bl	8005104 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003aa0:	4b25      	ldr	r3, [pc, #148]	; (8003b38 <HAL_SD_InitCard+0xf8>)
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003aa6:	2002      	movs	r0, #2
 8003aa8:	f7fd ff20 	bl	80018ec <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fe11 	bl	80046d4 <SD_PowerON>
 8003ab2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003ab4:	6a3b      	ldr	r3, [r7, #32]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00b      	beq.n	8003ad2 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ac6:	6a3b      	ldr	r3, [r7, #32]
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e02e      	b.n	8003b30 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 fd30 	bl	8004538 <SD_InitCard>
 8003ad8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00b      	beq.n	8003af8 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e01b      	b.n	8003b30 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b00:	4618      	mov	r0, r3
 8003b02:	f001 fb91 	bl	8005228 <SDMMC_CmdBlockLength>
 8003b06:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b08:	6a3b      	ldr	r3, [r7, #32]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00f      	beq.n	8003b2e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a0a      	ldr	r2, [pc, #40]	; (8003b3c <HAL_SD_InitCard+0xfc>)
 8003b14:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b1a:	6a3b      	ldr	r3, [r7, #32]
 8003b1c:	431a      	orrs	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e000      	b.n	8003b30 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3728      	adds	r7, #40	; 0x28
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bdb0      	pop	{r4, r5, r7, pc}
 8003b38:	422580a0 	.word	0x422580a0
 8003b3c:	004005ff 	.word	0x004005ff

08003b40 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b08c      	sub	sp, #48	; 0x30
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
 8003b4c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d107      	bne.n	8003b68 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e0c0      	b.n	8003cea <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	f040 80b9 	bne.w	8003ce8 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003b7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	441a      	add	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d907      	bls.n	8003b9a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b8e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e0a7      	b.n	8003cea <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2203      	movs	r2, #3
 8003b9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	6812      	ldr	r2, [r2, #0]
 8003bb4:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8003bb8:	f043 0302 	orr.w	r3, r3, #2
 8003bbc:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	4a4c      	ldr	r2, [pc, #304]	; (8003cf4 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8003bc4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bca:	4a4b      	ldr	r2, [pc, #300]	; (8003cf8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003bcc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	2200      	movs	r2, #0
 8003bdc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	689a      	ldr	r2, [r3, #8]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	3380      	adds	r3, #128	; 0x80
 8003c04:	4619      	mov	r1, r3
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	025b      	lsls	r3, r3, #9
 8003c0c:	089b      	lsrs	r3, r3, #2
 8003c0e:	f7fe f851 	bl	8001cb4 <HAL_DMA_Start_IT>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d017      	beq.n	8003c48 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8003c26:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a33      	ldr	r2, [pc, #204]	; (8003cfc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003c2e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c34:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e050      	b.n	8003cea <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003c48:	4b2d      	ldr	r3, [pc, #180]	; (8003d00 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d002      	beq.n	8003c5c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8003c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c58:	025b      	lsls	r3, r3, #9
 8003c5a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c60:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	025b      	lsls	r3, r3, #9
 8003c66:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003c68:	2390      	movs	r3, #144	; 0x90
 8003c6a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003c74:	2301      	movs	r3, #1
 8003c76:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f107 0210 	add.w	r2, r7, #16
 8003c80:	4611      	mov	r1, r2
 8003c82:	4618      	mov	r0, r3
 8003c84:	f001 faa4 	bl	80051d0 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d90a      	bls.n	8003ca4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2282      	movs	r2, #130	; 0x82
 8003c92:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f001 fb08 	bl	80052b0 <SDMMC_CmdReadMultiBlock>
 8003ca0:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003ca2:	e009      	b.n	8003cb8 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2281      	movs	r2, #129	; 0x81
 8003ca8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f001 fadb 	bl	800526c <SDMMC_CmdReadSingleBlock>
 8003cb6:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d012      	beq.n	8003ce4 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a0e      	ldr	r2, [pc, #56]	; (8003cfc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003cc4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e002      	b.n	8003cea <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	e000      	b.n	8003cea <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8003ce8:	2302      	movs	r3, #2
  }
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3730      	adds	r7, #48	; 0x30
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	08004423 	.word	0x08004423
 8003cf8:	08004495 	.word	0x08004495
 8003cfc:	004005ff 	.word	0x004005ff
 8003d00:	4225858c 	.word	0x4225858c

08003d04 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b08c      	sub	sp, #48	; 0x30
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
 8003d10:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d107      	bne.n	8003d2c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d20:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e0c5      	b.n	8003eb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	f040 80be 	bne.w	8003eb6 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003d40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	441a      	add	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d907      	bls.n	8003d5e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d52:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e0ac      	b.n	8003eb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2203      	movs	r2, #3
 8003d62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	6812      	ldr	r2, [r2, #0]
 8003d78:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8003d7c:	f043 0302 	orr.w	r3, r3, #2
 8003d80:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d86:	4a4e      	ldr	r2, [pc, #312]	; (8003ec0 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8003d88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d8e:	4a4d      	ldr	r2, [pc, #308]	; (8003ec4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8003d90:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d96:	2200      	movs	r2, #0
 8003d98:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d002      	beq.n	8003da8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8003da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da4:	025b      	lsls	r3, r3, #9
 8003da6:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d90a      	bls.n	8003dc4 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	22a0      	movs	r2, #160	; 0xa0
 8003db2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f001 fabc 	bl	8005338 <SDMMC_CmdWriteMultiBlock>
 8003dc0:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003dc2:	e009      	b.n	8003dd8 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2290      	movs	r2, #144	; 0x90
 8003dc8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f001 fa8f 	bl	80052f4 <SDMMC_CmdWriteSingleBlock>
 8003dd6:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d012      	beq.n	8003e04 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a39      	ldr	r2, [pc, #228]	; (8003ec8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003de4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dec:	431a      	orrs	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e059      	b.n	8003eb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003e04:	4b31      	ldr	r3, [pc, #196]	; (8003ecc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8003e06:	2201      	movs	r2, #1
 8003e08:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e0e:	2240      	movs	r2, #64	; 0x40
 8003e10:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003e32:	68b9      	ldr	r1, [r7, #8]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	3380      	adds	r3, #128	; 0x80
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	025b      	lsls	r3, r3, #9
 8003e40:	089b      	lsrs	r3, r3, #2
 8003e42:	f7fd ff37 	bl	8001cb4 <HAL_DMA_Start_IT>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d01c      	beq.n	8003e86 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	6812      	ldr	r2, [r2, #0]
 8003e56:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8003e5a:	f023 0302 	bic.w	r3, r3, #2
 8003e5e:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a18      	ldr	r2, [pc, #96]	; (8003ec8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003e66:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e018      	b.n	8003eb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003e86:	f04f 33ff 	mov.w	r3, #4294967295
 8003e8a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	025b      	lsls	r3, r3, #9
 8003e90:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003e92:	2390      	movs	r3, #144	; 0x90
 8003e94:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003e96:	2300      	movs	r3, #0
 8003e98:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f107 0210 	add.w	r2, r7, #16
 8003eaa:	4611      	mov	r1, r2
 8003eac:	4618      	mov	r0, r3
 8003eae:	f001 f98f 	bl	80051d0 <SDIO_ConfigData>

      return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	e000      	b.n	8003eb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8003eb6:	2302      	movs	r3, #2
  }
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3730      	adds	r7, #48	; 0x30
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	080043f9 	.word	0x080043f9
 8003ec4:	08004495 	.word	0x08004495
 8003ec8:	004005ff 	.word	0x004005ff
 8003ecc:	4225858c 	.word	0x4225858c

08003ed0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ef2:	0f9b      	lsrs	r3, r3, #30
 8003ef4:	b2da      	uxtb	r2, r3
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003efe:	0e9b      	lsrs	r3, r3, #26
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	f003 030f 	and.w	r3, r3, #15
 8003f06:	b2da      	uxtb	r2, r3
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f10:	0e1b      	lsrs	r3, r3, #24
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	f003 0303 	and.w	r3, r3, #3
 8003f18:	b2da      	uxtb	r2, r3
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f22:	0c1b      	lsrs	r3, r3, #16
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f2e:	0a1b      	lsrs	r3, r3, #8
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f44:	0d1b      	lsrs	r3, r3, #20
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f50:	0c1b      	lsrs	r3, r3, #16
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	f003 030f 	and.w	r3, r3, #15
 8003f58:	b2da      	uxtb	r2, r3
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f62:	0bdb      	lsrs	r3, r3, #15
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f74:	0b9b      	lsrs	r3, r3, #14
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	b2da      	uxtb	r2, r3
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f86:	0b5b      	lsrs	r3, r3, #13
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	b2da      	uxtb	r2, r3
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f98:	0b1b      	lsrs	r3, r3, #12
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d163      	bne.n	800407c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fb8:	009a      	lsls	r2, r3, #2
 8003fba:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003fc4:	0f92      	lsrs	r2, r2, #30
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fd0:	0edb      	lsrs	r3, r3, #27
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fe2:	0e1b      	lsrs	r3, r3, #24
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	b2da      	uxtb	r2, r3
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ff4:	0d5b      	lsrs	r3, r3, #21
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004006:	0c9b      	lsrs	r3, r3, #18
 8004008:	b2db      	uxtb	r3, r3
 800400a:	f003 0307 	and.w	r3, r3, #7
 800400e:	b2da      	uxtb	r2, r3
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004018:	0bdb      	lsrs	r3, r3, #15
 800401a:	b2db      	uxtb	r3, r3
 800401c:	f003 0307 	and.w	r3, r3, #7
 8004020:	b2da      	uxtb	r2, r3
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	1c5a      	adds	r2, r3, #1
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	7e1b      	ldrb	r3, [r3, #24]
 8004034:	b2db      	uxtb	r3, r3
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	3302      	adds	r3, #2
 800403c:	2201      	movs	r2, #1
 800403e:	fa02 f303 	lsl.w	r3, r2, r3
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004046:	fb03 f202 	mul.w	r2, r3, r2
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	7a1b      	ldrb	r3, [r3, #8]
 8004052:	b2db      	uxtb	r3, r3
 8004054:	f003 030f 	and.w	r3, r3, #15
 8004058:	2201      	movs	r2, #1
 800405a:	409a      	lsls	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004068:	0a52      	lsrs	r2, r2, #9
 800406a:	fb03 f202 	mul.w	r2, r3, r2
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004078:	661a      	str	r2, [r3, #96]	; 0x60
 800407a:	e031      	b.n	80040e0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004080:	2b01      	cmp	r3, #1
 8004082:	d11d      	bne.n	80040c0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004088:	041b      	lsls	r3, r3, #16
 800408a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004092:	0c1b      	lsrs	r3, r3, #16
 8004094:	431a      	orrs	r2, r3
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	3301      	adds	r3, #1
 80040a0:	029a      	lsls	r2, r3, #10
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040b4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	661a      	str	r2, [r3, #96]	; 0x60
 80040be:	e00f      	b.n	80040e0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a58      	ldr	r2, [pc, #352]	; (8004228 <HAL_SD_GetCardCSD+0x344>)
 80040c6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040cc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e09d      	b.n	800421c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040e4:	0b9b      	lsrs	r3, r3, #14
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	b2da      	uxtb	r2, r3
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040f6:	09db      	lsrs	r3, r3, #7
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040fe:	b2da      	uxtb	r2, r3
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004108:	b2db      	uxtb	r3, r3
 800410a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800410e:	b2da      	uxtb	r2, r3
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004118:	0fdb      	lsrs	r3, r3, #31
 800411a:	b2da      	uxtb	r2, r3
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004124:	0f5b      	lsrs	r3, r3, #29
 8004126:	b2db      	uxtb	r3, r3
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	b2da      	uxtb	r2, r3
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004136:	0e9b      	lsrs	r3, r3, #26
 8004138:	b2db      	uxtb	r3, r3
 800413a:	f003 0307 	and.w	r3, r3, #7
 800413e:	b2da      	uxtb	r2, r3
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004148:	0d9b      	lsrs	r3, r3, #22
 800414a:	b2db      	uxtb	r3, r3
 800414c:	f003 030f 	and.w	r3, r3, #15
 8004150:	b2da      	uxtb	r2, r3
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800415a:	0d5b      	lsrs	r3, r3, #21
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	b2da      	uxtb	r2, r3
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004176:	0c1b      	lsrs	r3, r3, #16
 8004178:	b2db      	uxtb	r3, r3
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	b2da      	uxtb	r2, r3
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800418a:	0bdb      	lsrs	r3, r3, #15
 800418c:	b2db      	uxtb	r3, r3
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	b2da      	uxtb	r2, r3
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419e:	0b9b      	lsrs	r3, r3, #14
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b2:	0b5b      	lsrs	r3, r3, #13
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c6:	0b1b      	lsrs	r3, r3, #12
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041da:	0a9b      	lsrs	r3, r3, #10
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ee:	0a1b      	lsrs	r3, r3, #8
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	f003 0303 	and.w	r3, r3, #3
 80041f6:	b2da      	uxtb	r2, r3
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004202:	085b      	lsrs	r3, r3, #1
 8004204:	b2db      	uxtb	r3, r3
 8004206:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800420a:	b2da      	uxtb	r2, r3
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr
 8004228:	004005ff 	.word	0x004005ff

0800422c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004284:	b5b0      	push	{r4, r5, r7, lr}
 8004286:	b08e      	sub	sp, #56	; 0x38
 8004288:	af04      	add	r7, sp, #16
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800428e:	2300      	movs	r3, #0
 8004290:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2203      	movs	r2, #3
 8004298:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a0:	2b03      	cmp	r3, #3
 80042a2:	d02e      	beq.n	8004302 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042aa:	d106      	bne.n	80042ba <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	639a      	str	r2, [r3, #56]	; 0x38
 80042b8:	e029      	b.n	800430e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042c0:	d10a      	bne.n	80042d8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fabc 	bl	8004840 <SD_WideBus_Enable>
 80042c8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042ce:	6a3b      	ldr	r3, [r7, #32]
 80042d0:	431a      	orrs	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	639a      	str	r2, [r3, #56]	; 0x38
 80042d6:	e01a      	b.n	800430e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10a      	bne.n	80042f4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 faf9 	bl	80048d6 <SD_WideBus_Disable>
 80042e4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	431a      	orrs	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	639a      	str	r2, [r3, #56]	; 0x38
 80042f2:	e00c      	b.n	800430e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	639a      	str	r2, [r3, #56]	; 0x38
 8004300:	e005      	b.n	800430e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004306:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00b      	beq.n	800432e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a26      	ldr	r2, [pc, #152]	; (80043b4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800431c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800432c:	e01f      	b.n	800436e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681d      	ldr	r5, [r3, #0]
 8004354:	466c      	mov	r4, sp
 8004356:	f107 0314 	add.w	r3, r7, #20
 800435a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800435e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004362:	f107 0308 	add.w	r3, r7, #8
 8004366:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004368:	4628      	mov	r0, r5
 800436a:	f000 fe93 	bl	8005094 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004376:	4618      	mov	r0, r3
 8004378:	f000 ff56 	bl	8005228 <SDMMC_CmdBlockLength>
 800437c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00c      	beq.n	800439e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a0a      	ldr	r2, [pc, #40]	; (80043b4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800438a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80043a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3728      	adds	r7, #40	; 0x28
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bdb0      	pop	{r4, r5, r7, pc}
 80043b2:	bf00      	nop
 80043b4:	004005ff 	.word	0x004005ff

080043b8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80043c4:	f107 030c 	add.w	r3, r7, #12
 80043c8:	4619      	mov	r1, r3
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 fa10 	bl	80047f0 <SD_SendStatus>
 80043d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d005      	beq.n	80043e4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	431a      	orrs	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	0a5b      	lsrs	r3, r3, #9
 80043e8:	f003 030f 	and.w	r3, r3, #15
 80043ec:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80043ee:	693b      	ldr	r3, [r7, #16]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004404:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004414:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004416:	bf00      	nop
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004422:	b580      	push	{r7, lr}
 8004424:	b084      	sub	sp, #16
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800442e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004434:	2b82      	cmp	r3, #130	; 0x82
 8004436:	d111      	bne.n	800445c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4618      	mov	r0, r3
 800443e:	f000 ff9d 	bl	800537c <SDMMC_CmdStopTransfer>
 8004442:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d008      	beq.n	800445c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	431a      	orrs	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f7ff fd3a 	bl	8003ed0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0208 	bic.w	r2, r2, #8
 800446a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f240 523a 	movw	r2, #1338	; 0x53a
 8004474:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f001 fbf9 	bl	8005c7c <HAL_SD_RxCpltCallback>
#endif
}
 800448a:	bf00      	nop
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
	...

08004494 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f7fd fde8 	bl	8002078 <HAL_DMA_GetError>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d03e      	beq.n	800452c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044bc:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d002      	beq.n	80044ca <SD_DMAError+0x36>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d12d      	bne.n	8004526 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a19      	ldr	r2, [pc, #100]	; (8004534 <SD_DMAError+0xa0>)
 80044d0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80044e0:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80044ee:	6978      	ldr	r0, [r7, #20]
 80044f0:	f7ff ff62 	bl	80043b8 <HAL_SD_GetCardState>
 80044f4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2b06      	cmp	r3, #6
 80044fa:	d002      	beq.n	8004502 <SD_DMAError+0x6e>
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b05      	cmp	r3, #5
 8004500:	d10a      	bne.n	8004518 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4618      	mov	r0, r3
 8004508:	f000 ff38 	bl	800537c <SDMMC_CmdStopTransfer>
 800450c:	4602      	mov	r2, r0
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004512:	431a      	orrs	r2, r3
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	2200      	movs	r2, #0
 8004524:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004526:	6978      	ldr	r0, [r7, #20]
 8004528:	f7ff fcd2 	bl	8003ed0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800452c:	bf00      	nop
 800452e:	3718      	adds	r7, #24
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	004005ff 	.word	0x004005ff

08004538 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004538:	b5b0      	push	{r4, r5, r7, lr}
 800453a:	b094      	sub	sp, #80	; 0x50
 800453c:	af04      	add	r7, sp, #16
 800453e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004540:	2301      	movs	r3, #1
 8004542:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fde9 	bl	8005120 <SDIO_GetPowerState>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d102      	bne.n	800455a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004554:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004558:	e0b8      	b.n	80046cc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455e:	2b03      	cmp	r3, #3
 8004560:	d02f      	beq.n	80045c2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f001 f812 	bl	8005590 <SDMMC_CmdSendCID>
 800456c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800456e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004570:	2b00      	cmp	r3, #0
 8004572:	d001      	beq.n	8004578 <SD_InitCard+0x40>
    {
      return errorstate;
 8004574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004576:	e0a9      	b.n	80046cc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2100      	movs	r1, #0
 800457e:	4618      	mov	r0, r3
 8004580:	f000 fe13 	bl	80051aa <SDIO_GetResponse>
 8004584:	4602      	mov	r2, r0
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2104      	movs	r1, #4
 8004590:	4618      	mov	r0, r3
 8004592:	f000 fe0a 	bl	80051aa <SDIO_GetResponse>
 8004596:	4602      	mov	r2, r0
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2108      	movs	r1, #8
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 fe01 	bl	80051aa <SDIO_GetResponse>
 80045a8:	4602      	mov	r2, r0
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	210c      	movs	r1, #12
 80045b4:	4618      	mov	r0, r3
 80045b6:	f000 fdf8 	bl	80051aa <SDIO_GetResponse>
 80045ba:	4602      	mov	r2, r0
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d00d      	beq.n	80045e6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f107 020e 	add.w	r2, r7, #14
 80045d2:	4611      	mov	r1, r2
 80045d4:	4618      	mov	r0, r3
 80045d6:	f001 f818 	bl	800560a <SDMMC_CmdSetRelAdd>
 80045da:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80045dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <SD_InitCard+0xae>
    {
      return errorstate;
 80045e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045e4:	e072      	b.n	80046cc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ea:	2b03      	cmp	r3, #3
 80045ec:	d036      	beq.n	800465c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80045ee:	89fb      	ldrh	r3, [r7, #14]
 80045f0:	461a      	mov	r2, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045fe:	041b      	lsls	r3, r3, #16
 8004600:	4619      	mov	r1, r3
 8004602:	4610      	mov	r0, r2
 8004604:	f000 ffe2 	bl	80055cc <SDMMC_CmdSendCSD>
 8004608:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800460a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004612:	e05b      	b.n	80046cc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2100      	movs	r1, #0
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fdc5 	bl	80051aa <SDIO_GetResponse>
 8004620:	4602      	mov	r2, r0
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2104      	movs	r1, #4
 800462c:	4618      	mov	r0, r3
 800462e:	f000 fdbc 	bl	80051aa <SDIO_GetResponse>
 8004632:	4602      	mov	r2, r0
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2108      	movs	r1, #8
 800463e:	4618      	mov	r0, r3
 8004640:	f000 fdb3 	bl	80051aa <SDIO_GetResponse>
 8004644:	4602      	mov	r2, r0
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	210c      	movs	r1, #12
 8004650:	4618      	mov	r0, r3
 8004652:	f000 fdaa 	bl	80051aa <SDIO_GetResponse>
 8004656:	4602      	mov	r2, r0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2104      	movs	r1, #4
 8004662:	4618      	mov	r0, r3
 8004664:	f000 fda1 	bl	80051aa <SDIO_GetResponse>
 8004668:	4603      	mov	r3, r0
 800466a:	0d1a      	lsrs	r2, r3, #20
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004670:	f107 0310 	add.w	r3, r7, #16
 8004674:	4619      	mov	r1, r3
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7ff fc34 	bl	8003ee4 <HAL_SD_GetCardCSD>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d002      	beq.n	8004688 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004682:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004686:	e021      	b.n	80046cc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6819      	ldr	r1, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004690:	041b      	lsls	r3, r3, #16
 8004692:	2200      	movs	r2, #0
 8004694:	461c      	mov	r4, r3
 8004696:	4615      	mov	r5, r2
 8004698:	4622      	mov	r2, r4
 800469a:	462b      	mov	r3, r5
 800469c:	4608      	mov	r0, r1
 800469e:	f000 fe8f 	bl	80053c0 <SDMMC_CmdSelDesel>
 80046a2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80046a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d001      	beq.n	80046ae <SD_InitCard+0x176>
  {
    return errorstate;
 80046aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046ac:	e00e      	b.n	80046cc <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681d      	ldr	r5, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	466c      	mov	r4, sp
 80046b6:	f103 0210 	add.w	r2, r3, #16
 80046ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80046bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80046c0:	3304      	adds	r3, #4
 80046c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046c4:	4628      	mov	r0, r5
 80046c6:	f000 fce5 	bl	8005094 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3740      	adds	r7, #64	; 0x40
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bdb0      	pop	{r4, r5, r7, pc}

080046d4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80046e0:	2300      	movs	r3, #0
 80046e2:	617b      	str	r3, [r7, #20]
 80046e4:	2300      	movs	r3, #0
 80046e6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f000 fe8a 	bl	8005406 <SDMMC_CmdGoIdleState>
 80046f2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <SD_PowerON+0x2a>
  {
    return errorstate;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	e072      	b.n	80047e4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fe9d 	bl	8005442 <SDMMC_CmdOperCond>
 8004708:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00d      	beq.n	800472c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4618      	mov	r0, r3
 800471c:	f000 fe73 	bl	8005406 <SDMMC_CmdGoIdleState>
 8004720:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d004      	beq.n	8004732 <SD_PowerON+0x5e>
    {
      return errorstate;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	e05b      	b.n	80047e4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004736:	2b01      	cmp	r3, #1
 8004738:	d137      	bne.n	80047aa <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2100      	movs	r1, #0
 8004740:	4618      	mov	r0, r3
 8004742:	f000 fe9d 	bl	8005480 <SDMMC_CmdAppCommand>
 8004746:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d02d      	beq.n	80047aa <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800474e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004752:	e047      	b.n	80047e4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2100      	movs	r1, #0
 800475a:	4618      	mov	r0, r3
 800475c:	f000 fe90 	bl	8005480 <SDMMC_CmdAppCommand>
 8004760:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d001      	beq.n	800476c <SD_PowerON+0x98>
    {
      return errorstate;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	e03b      	b.n	80047e4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	491e      	ldr	r1, [pc, #120]	; (80047ec <SD_PowerON+0x118>)
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fea6 	bl	80054c4 <SDMMC_CmdAppOperCommand>
 8004778:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d002      	beq.n	8004786 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004780:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004784:	e02e      	b.n	80047e4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f000 fd0c 	bl	80051aa <SDIO_GetResponse>
 8004792:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	0fdb      	lsrs	r3, r3, #31
 8004798:	2b01      	cmp	r3, #1
 800479a:	d101      	bne.n	80047a0 <SD_PowerON+0xcc>
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <SD_PowerON+0xce>
 80047a0:	2300      	movs	r3, #0
 80047a2:	613b      	str	r3, [r7, #16]

    count++;
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	3301      	adds	r3, #1
 80047a8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d802      	bhi.n	80047ba <SD_PowerON+0xe6>
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0cc      	beq.n	8004754 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d902      	bls.n	80047ca <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80047c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047c8:	e00c      	b.n	80047e4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d003      	beq.n	80047dc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	645a      	str	r2, [r3, #68]	; 0x44
 80047da:	e002      	b.n	80047e2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	c1100000 	.word	0xc1100000

080047f0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d102      	bne.n	8004806 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004800:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004804:	e018      	b.n	8004838 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800480e:	041b      	lsls	r3, r3, #16
 8004810:	4619      	mov	r1, r3
 8004812:	4610      	mov	r0, r2
 8004814:	f000 ff1a 	bl	800564c <SDMMC_CmdSendStatus>
 8004818:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	e009      	b.n	8004838 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2100      	movs	r1, #0
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fcbd 	bl	80051aa <SDIO_GetResponse>
 8004830:	4602      	mov	r2, r0
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004848:	2300      	movs	r3, #0
 800484a:	60fb      	str	r3, [r7, #12]
 800484c:	2300      	movs	r3, #0
 800484e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2100      	movs	r1, #0
 8004856:	4618      	mov	r0, r3
 8004858:	f000 fca7 	bl	80051aa <SDIO_GetResponse>
 800485c:	4603      	mov	r3, r0
 800485e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004862:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004866:	d102      	bne.n	800486e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004868:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800486c:	e02f      	b.n	80048ce <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800486e:	f107 030c 	add.w	r3, r7, #12
 8004872:	4619      	mov	r1, r3
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f879 	bl	800496c <SD_FindSCR>
 800487a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	e023      	b.n	80048ce <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d01c      	beq.n	80048ca <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004898:	041b      	lsls	r3, r3, #16
 800489a:	4619      	mov	r1, r3
 800489c:	4610      	mov	r0, r2
 800489e:	f000 fdef 	bl	8005480 <SDMMC_CmdAppCommand>
 80048a2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d001      	beq.n	80048ae <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	e00f      	b.n	80048ce <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2102      	movs	r1, #2
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 fe28 	bl	800550a <SDMMC_CmdBusWidth>
 80048ba:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	e003      	b.n	80048ce <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80048c6:	2300      	movs	r3, #0
 80048c8:	e001      	b.n	80048ce <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80048ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b086      	sub	sp, #24
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80048de:	2300      	movs	r3, #0
 80048e0:	60fb      	str	r3, [r7, #12]
 80048e2:	2300      	movs	r3, #0
 80048e4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2100      	movs	r1, #0
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 fc5c 	bl	80051aa <SDIO_GetResponse>
 80048f2:	4603      	mov	r3, r0
 80048f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048fc:	d102      	bne.n	8004904 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80048fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004902:	e02f      	b.n	8004964 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004904:	f107 030c 	add.w	r3, r7, #12
 8004908:	4619      	mov	r1, r3
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f82e 	bl	800496c <SD_FindSCR>
 8004910:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	e023      	b.n	8004964 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d01c      	beq.n	8004960 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800492e:	041b      	lsls	r3, r3, #16
 8004930:	4619      	mov	r1, r3
 8004932:	4610      	mov	r0, r2
 8004934:	f000 fda4 	bl	8005480 <SDMMC_CmdAppCommand>
 8004938:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	e00f      	b.n	8004964 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2100      	movs	r1, #0
 800494a:	4618      	mov	r0, r3
 800494c:	f000 fddd 	bl	800550a <SDMMC_CmdBusWidth>
 8004950:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	e003      	b.n	8004964 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800495c:	2300      	movs	r3, #0
 800495e:	e001      	b.n	8004964 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004960:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004964:	4618      	mov	r0, r3
 8004966:	3718      	adds	r7, #24
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800496c:	b590      	push	{r4, r7, lr}
 800496e:	b08f      	sub	sp, #60	; 0x3c
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004976:	f7fc ffad 	bl	80018d4 <HAL_GetTick>
 800497a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800497c:	2300      	movs	r3, #0
 800497e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004980:	2300      	movs	r3, #0
 8004982:	60bb      	str	r3, [r7, #8]
 8004984:	2300      	movs	r3, #0
 8004986:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2108      	movs	r1, #8
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fc48 	bl	8005228 <SDMMC_CmdBlockLength>
 8004998:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800499a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499c:	2b00      	cmp	r3, #0
 800499e:	d001      	beq.n	80049a4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80049a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a2:	e0b2      	b.n	8004b0a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049ac:	041b      	lsls	r3, r3, #16
 80049ae:	4619      	mov	r1, r3
 80049b0:	4610      	mov	r0, r2
 80049b2:	f000 fd65 	bl	8005480 <SDMMC_CmdAppCommand>
 80049b6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80049b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <SD_FindSCR+0x56>
  {
    return errorstate;
 80049be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c0:	e0a3      	b.n	8004b0a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80049c2:	f04f 33ff 	mov.w	r3, #4294967295
 80049c6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80049c8:	2308      	movs	r3, #8
 80049ca:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80049cc:	2330      	movs	r3, #48	; 0x30
 80049ce:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80049d0:	2302      	movs	r3, #2
 80049d2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80049d8:	2301      	movs	r3, #1
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f107 0210 	add.w	r2, r7, #16
 80049e4:	4611      	mov	r1, r2
 80049e6:	4618      	mov	r0, r3
 80049e8:	f000 fbf2 	bl	80051d0 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4618      	mov	r0, r3
 80049f2:	f000 fdac 	bl	800554e <SDMMC_CmdSendSCR>
 80049f6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80049f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d02a      	beq.n	8004a54 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80049fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a00:	e083      	b.n	8004b0a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00f      	beq.n	8004a30 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6819      	ldr	r1, [r3, #0]
 8004a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	f107 0208 	add.w	r2, r7, #8
 8004a1c:	18d4      	adds	r4, r2, r3
 8004a1e:	4608      	mov	r0, r1
 8004a20:	f000 fb63 	bl	80050ea <SDIO_ReadFIFO>
 8004a24:	4603      	mov	r3, r0
 8004a26:	6023      	str	r3, [r4, #0]
      index++;
 8004a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	637b      	str	r3, [r7, #52]	; 0x34
 8004a2e:	e006      	b.n	8004a3e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d012      	beq.n	8004a64 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004a3e:	f7fc ff49 	bl	80018d4 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a4c:	d102      	bne.n	8004a54 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004a4e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004a52:	e05a      	b.n	8004b0a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a5a:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d0cf      	beq.n	8004a02 <SD_FindSCR+0x96>
 8004a62:	e000      	b.n	8004a66 <SD_FindSCR+0xfa>
      break;
 8004a64:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a6c:	f003 0308 	and.w	r3, r3, #8
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d005      	beq.n	8004a80 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2208      	movs	r2, #8
 8004a7a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004a7c:	2308      	movs	r3, #8
 8004a7e:	e044      	b.n	8004b0a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d005      	beq.n	8004a9a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2202      	movs	r2, #2
 8004a94:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004a96:	2302      	movs	r3, #2
 8004a98:	e037      	b.n	8004b0a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aa0:	f003 0320 	and.w	r3, r3, #32
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d005      	beq.n	8004ab4 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2220      	movs	r2, #32
 8004aae:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8004ab0:	2320      	movs	r3, #32
 8004ab2:	e02a      	b.n	8004b0a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f240 523a 	movw	r2, #1338	; 0x53a
 8004abc:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	061a      	lsls	r2, r3, #24
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	021b      	lsls	r3, r3, #8
 8004ac6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004aca:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	0a1b      	lsrs	r3, r3, #8
 8004ad0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004ad4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	0e1b      	lsrs	r3, r3, #24
 8004ada:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ade:	601a      	str	r2, [r3, #0]
    scr++;
 8004ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	061a      	lsls	r2, r3, #24
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	021b      	lsls	r3, r3, #8
 8004aee:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004af2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	0a1b      	lsrs	r3, r3, #8
 8004af8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004afc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	0e1b      	lsrs	r3, r3, #24
 8004b02:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b06:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	373c      	adds	r7, #60	; 0x3c
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd90      	pop	{r4, r7, pc}

08004b12 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b082      	sub	sp, #8
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e03f      	b.n	8004ba4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d106      	bne.n	8004b3e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f7fb ff85 	bl	8000a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2224      	movs	r2, #36	; 0x24
 8004b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68da      	ldr	r2, [r3, #12]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b54:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 f828 	bl	8004bac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	691a      	ldr	r2, [r3, #16]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b6a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695a      	ldr	r2, [r3, #20]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b7a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68da      	ldr	r2, [r3, #12]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b8a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2220      	movs	r2, #32
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3708      	adds	r7, #8
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bb0:	b0c0      	sub	sp, #256	; 0x100
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc8:	68d9      	ldr	r1, [r3, #12]
 8004bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	ea40 0301 	orr.w	r3, r0, r1
 8004bd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bda:	689a      	ldr	r2, [r3, #8]
 8004bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	431a      	orrs	r2, r3
 8004be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	431a      	orrs	r2, r3
 8004bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004c04:	f021 010c 	bic.w	r1, r1, #12
 8004c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004c12:	430b      	orrs	r3, r1
 8004c14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c26:	6999      	ldr	r1, [r3, #24]
 8004c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	ea40 0301 	orr.w	r3, r0, r1
 8004c32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	4b8f      	ldr	r3, [pc, #572]	; (8004e78 <UART_SetConfig+0x2cc>)
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d005      	beq.n	8004c4c <UART_SetConfig+0xa0>
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	4b8d      	ldr	r3, [pc, #564]	; (8004e7c <UART_SetConfig+0x2d0>)
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d104      	bne.n	8004c56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c4c:	f7fe feb4 	bl	80039b8 <HAL_RCC_GetPCLK2Freq>
 8004c50:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004c54:	e003      	b.n	8004c5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c56:	f7fe fe9b 	bl	8003990 <HAL_RCC_GetPCLK1Freq>
 8004c5a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c62:	69db      	ldr	r3, [r3, #28]
 8004c64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c68:	f040 810c 	bne.w	8004e84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c70:	2200      	movs	r2, #0
 8004c72:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004c76:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004c7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004c7e:	4622      	mov	r2, r4
 8004c80:	462b      	mov	r3, r5
 8004c82:	1891      	adds	r1, r2, r2
 8004c84:	65b9      	str	r1, [r7, #88]	; 0x58
 8004c86:	415b      	adcs	r3, r3
 8004c88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004c8e:	4621      	mov	r1, r4
 8004c90:	eb12 0801 	adds.w	r8, r2, r1
 8004c94:	4629      	mov	r1, r5
 8004c96:	eb43 0901 	adc.w	r9, r3, r1
 8004c9a:	f04f 0200 	mov.w	r2, #0
 8004c9e:	f04f 0300 	mov.w	r3, #0
 8004ca2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ca6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004caa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cae:	4690      	mov	r8, r2
 8004cb0:	4699      	mov	r9, r3
 8004cb2:	4623      	mov	r3, r4
 8004cb4:	eb18 0303 	adds.w	r3, r8, r3
 8004cb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004cbc:	462b      	mov	r3, r5
 8004cbe:	eb49 0303 	adc.w	r3, r9, r3
 8004cc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004cd2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004cd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004cda:	460b      	mov	r3, r1
 8004cdc:	18db      	adds	r3, r3, r3
 8004cde:	653b      	str	r3, [r7, #80]	; 0x50
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	eb42 0303 	adc.w	r3, r2, r3
 8004ce6:	657b      	str	r3, [r7, #84]	; 0x54
 8004ce8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004cec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004cf0:	f7fb fac6 	bl	8000280 <__aeabi_uldivmod>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4b61      	ldr	r3, [pc, #388]	; (8004e80 <UART_SetConfig+0x2d4>)
 8004cfa:	fba3 2302 	umull	r2, r3, r3, r2
 8004cfe:	095b      	lsrs	r3, r3, #5
 8004d00:	011c      	lsls	r4, r3, #4
 8004d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d06:	2200      	movs	r2, #0
 8004d08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004d0c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004d10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004d14:	4642      	mov	r2, r8
 8004d16:	464b      	mov	r3, r9
 8004d18:	1891      	adds	r1, r2, r2
 8004d1a:	64b9      	str	r1, [r7, #72]	; 0x48
 8004d1c:	415b      	adcs	r3, r3
 8004d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004d24:	4641      	mov	r1, r8
 8004d26:	eb12 0a01 	adds.w	sl, r2, r1
 8004d2a:	4649      	mov	r1, r9
 8004d2c:	eb43 0b01 	adc.w	fp, r3, r1
 8004d30:	f04f 0200 	mov.w	r2, #0
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d44:	4692      	mov	sl, r2
 8004d46:	469b      	mov	fp, r3
 8004d48:	4643      	mov	r3, r8
 8004d4a:	eb1a 0303 	adds.w	r3, sl, r3
 8004d4e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d52:	464b      	mov	r3, r9
 8004d54:	eb4b 0303 	adc.w	r3, fp, r3
 8004d58:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d68:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004d6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004d70:	460b      	mov	r3, r1
 8004d72:	18db      	adds	r3, r3, r3
 8004d74:	643b      	str	r3, [r7, #64]	; 0x40
 8004d76:	4613      	mov	r3, r2
 8004d78:	eb42 0303 	adc.w	r3, r2, r3
 8004d7c:	647b      	str	r3, [r7, #68]	; 0x44
 8004d7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004d86:	f7fb fa7b 	bl	8000280 <__aeabi_uldivmod>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	4611      	mov	r1, r2
 8004d90:	4b3b      	ldr	r3, [pc, #236]	; (8004e80 <UART_SetConfig+0x2d4>)
 8004d92:	fba3 2301 	umull	r2, r3, r3, r1
 8004d96:	095b      	lsrs	r3, r3, #5
 8004d98:	2264      	movs	r2, #100	; 0x64
 8004d9a:	fb02 f303 	mul.w	r3, r2, r3
 8004d9e:	1acb      	subs	r3, r1, r3
 8004da0:	00db      	lsls	r3, r3, #3
 8004da2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004da6:	4b36      	ldr	r3, [pc, #216]	; (8004e80 <UART_SetConfig+0x2d4>)
 8004da8:	fba3 2302 	umull	r2, r3, r3, r2
 8004dac:	095b      	lsrs	r3, r3, #5
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004db4:	441c      	add	r4, r3
 8004db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004dc0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004dc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004dc8:	4642      	mov	r2, r8
 8004dca:	464b      	mov	r3, r9
 8004dcc:	1891      	adds	r1, r2, r2
 8004dce:	63b9      	str	r1, [r7, #56]	; 0x38
 8004dd0:	415b      	adcs	r3, r3
 8004dd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004dd8:	4641      	mov	r1, r8
 8004dda:	1851      	adds	r1, r2, r1
 8004ddc:	6339      	str	r1, [r7, #48]	; 0x30
 8004dde:	4649      	mov	r1, r9
 8004de0:	414b      	adcs	r3, r1
 8004de2:	637b      	str	r3, [r7, #52]	; 0x34
 8004de4:	f04f 0200 	mov.w	r2, #0
 8004de8:	f04f 0300 	mov.w	r3, #0
 8004dec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004df0:	4659      	mov	r1, fp
 8004df2:	00cb      	lsls	r3, r1, #3
 8004df4:	4651      	mov	r1, sl
 8004df6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dfa:	4651      	mov	r1, sl
 8004dfc:	00ca      	lsls	r2, r1, #3
 8004dfe:	4610      	mov	r0, r2
 8004e00:	4619      	mov	r1, r3
 8004e02:	4603      	mov	r3, r0
 8004e04:	4642      	mov	r2, r8
 8004e06:	189b      	adds	r3, r3, r2
 8004e08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e0c:	464b      	mov	r3, r9
 8004e0e:	460a      	mov	r2, r1
 8004e10:	eb42 0303 	adc.w	r3, r2, r3
 8004e14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004e24:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004e28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	18db      	adds	r3, r3, r3
 8004e30:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e32:	4613      	mov	r3, r2
 8004e34:	eb42 0303 	adc.w	r3, r2, r3
 8004e38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e42:	f7fb fa1d 	bl	8000280 <__aeabi_uldivmod>
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	4b0d      	ldr	r3, [pc, #52]	; (8004e80 <UART_SetConfig+0x2d4>)
 8004e4c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e50:	095b      	lsrs	r3, r3, #5
 8004e52:	2164      	movs	r1, #100	; 0x64
 8004e54:	fb01 f303 	mul.w	r3, r1, r3
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	3332      	adds	r3, #50	; 0x32
 8004e5e:	4a08      	ldr	r2, [pc, #32]	; (8004e80 <UART_SetConfig+0x2d4>)
 8004e60:	fba2 2303 	umull	r2, r3, r2, r3
 8004e64:	095b      	lsrs	r3, r3, #5
 8004e66:	f003 0207 	and.w	r2, r3, #7
 8004e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4422      	add	r2, r4
 8004e72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e74:	e106      	b.n	8005084 <UART_SetConfig+0x4d8>
 8004e76:	bf00      	nop
 8004e78:	40011000 	.word	0x40011000
 8004e7c:	40011400 	.word	0x40011400
 8004e80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004e8e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004e92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004e96:	4642      	mov	r2, r8
 8004e98:	464b      	mov	r3, r9
 8004e9a:	1891      	adds	r1, r2, r2
 8004e9c:	6239      	str	r1, [r7, #32]
 8004e9e:	415b      	adcs	r3, r3
 8004ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ea2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ea6:	4641      	mov	r1, r8
 8004ea8:	1854      	adds	r4, r2, r1
 8004eaa:	4649      	mov	r1, r9
 8004eac:	eb43 0501 	adc.w	r5, r3, r1
 8004eb0:	f04f 0200 	mov.w	r2, #0
 8004eb4:	f04f 0300 	mov.w	r3, #0
 8004eb8:	00eb      	lsls	r3, r5, #3
 8004eba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ebe:	00e2      	lsls	r2, r4, #3
 8004ec0:	4614      	mov	r4, r2
 8004ec2:	461d      	mov	r5, r3
 8004ec4:	4643      	mov	r3, r8
 8004ec6:	18e3      	adds	r3, r4, r3
 8004ec8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004ecc:	464b      	mov	r3, r9
 8004ece:	eb45 0303 	adc.w	r3, r5, r3
 8004ed2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004ee2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ee6:	f04f 0200 	mov.w	r2, #0
 8004eea:	f04f 0300 	mov.w	r3, #0
 8004eee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004ef2:	4629      	mov	r1, r5
 8004ef4:	008b      	lsls	r3, r1, #2
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004efc:	4621      	mov	r1, r4
 8004efe:	008a      	lsls	r2, r1, #2
 8004f00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f04:	f7fb f9bc 	bl	8000280 <__aeabi_uldivmod>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4b60      	ldr	r3, [pc, #384]	; (8005090 <UART_SetConfig+0x4e4>)
 8004f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8004f12:	095b      	lsrs	r3, r3, #5
 8004f14:	011c      	lsls	r4, r3, #4
 8004f16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004f20:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004f24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004f28:	4642      	mov	r2, r8
 8004f2a:	464b      	mov	r3, r9
 8004f2c:	1891      	adds	r1, r2, r2
 8004f2e:	61b9      	str	r1, [r7, #24]
 8004f30:	415b      	adcs	r3, r3
 8004f32:	61fb      	str	r3, [r7, #28]
 8004f34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f38:	4641      	mov	r1, r8
 8004f3a:	1851      	adds	r1, r2, r1
 8004f3c:	6139      	str	r1, [r7, #16]
 8004f3e:	4649      	mov	r1, r9
 8004f40:	414b      	adcs	r3, r1
 8004f42:	617b      	str	r3, [r7, #20]
 8004f44:	f04f 0200 	mov.w	r2, #0
 8004f48:	f04f 0300 	mov.w	r3, #0
 8004f4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f50:	4659      	mov	r1, fp
 8004f52:	00cb      	lsls	r3, r1, #3
 8004f54:	4651      	mov	r1, sl
 8004f56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f5a:	4651      	mov	r1, sl
 8004f5c:	00ca      	lsls	r2, r1, #3
 8004f5e:	4610      	mov	r0, r2
 8004f60:	4619      	mov	r1, r3
 8004f62:	4603      	mov	r3, r0
 8004f64:	4642      	mov	r2, r8
 8004f66:	189b      	adds	r3, r3, r2
 8004f68:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004f6c:	464b      	mov	r3, r9
 8004f6e:	460a      	mov	r2, r1
 8004f70:	eb42 0303 	adc.w	r3, r2, r3
 8004f74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	67bb      	str	r3, [r7, #120]	; 0x78
 8004f82:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004f84:	f04f 0200 	mov.w	r2, #0
 8004f88:	f04f 0300 	mov.w	r3, #0
 8004f8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004f90:	4649      	mov	r1, r9
 8004f92:	008b      	lsls	r3, r1, #2
 8004f94:	4641      	mov	r1, r8
 8004f96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f9a:	4641      	mov	r1, r8
 8004f9c:	008a      	lsls	r2, r1, #2
 8004f9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004fa2:	f7fb f96d 	bl	8000280 <__aeabi_uldivmod>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4611      	mov	r1, r2
 8004fac:	4b38      	ldr	r3, [pc, #224]	; (8005090 <UART_SetConfig+0x4e4>)
 8004fae:	fba3 2301 	umull	r2, r3, r3, r1
 8004fb2:	095b      	lsrs	r3, r3, #5
 8004fb4:	2264      	movs	r2, #100	; 0x64
 8004fb6:	fb02 f303 	mul.w	r3, r2, r3
 8004fba:	1acb      	subs	r3, r1, r3
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	3332      	adds	r3, #50	; 0x32
 8004fc0:	4a33      	ldr	r2, [pc, #204]	; (8005090 <UART_SetConfig+0x4e4>)
 8004fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc6:	095b      	lsrs	r3, r3, #5
 8004fc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fcc:	441c      	add	r4, r3
 8004fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	673b      	str	r3, [r7, #112]	; 0x70
 8004fd6:	677a      	str	r2, [r7, #116]	; 0x74
 8004fd8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004fdc:	4642      	mov	r2, r8
 8004fde:	464b      	mov	r3, r9
 8004fe0:	1891      	adds	r1, r2, r2
 8004fe2:	60b9      	str	r1, [r7, #8]
 8004fe4:	415b      	adcs	r3, r3
 8004fe6:	60fb      	str	r3, [r7, #12]
 8004fe8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fec:	4641      	mov	r1, r8
 8004fee:	1851      	adds	r1, r2, r1
 8004ff0:	6039      	str	r1, [r7, #0]
 8004ff2:	4649      	mov	r1, r9
 8004ff4:	414b      	adcs	r3, r1
 8004ff6:	607b      	str	r3, [r7, #4]
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	f04f 0300 	mov.w	r3, #0
 8005000:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005004:	4659      	mov	r1, fp
 8005006:	00cb      	lsls	r3, r1, #3
 8005008:	4651      	mov	r1, sl
 800500a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800500e:	4651      	mov	r1, sl
 8005010:	00ca      	lsls	r2, r1, #3
 8005012:	4610      	mov	r0, r2
 8005014:	4619      	mov	r1, r3
 8005016:	4603      	mov	r3, r0
 8005018:	4642      	mov	r2, r8
 800501a:	189b      	adds	r3, r3, r2
 800501c:	66bb      	str	r3, [r7, #104]	; 0x68
 800501e:	464b      	mov	r3, r9
 8005020:	460a      	mov	r2, r1
 8005022:	eb42 0303 	adc.w	r3, r2, r3
 8005026:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	663b      	str	r3, [r7, #96]	; 0x60
 8005032:	667a      	str	r2, [r7, #100]	; 0x64
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	f04f 0300 	mov.w	r3, #0
 800503c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005040:	4649      	mov	r1, r9
 8005042:	008b      	lsls	r3, r1, #2
 8005044:	4641      	mov	r1, r8
 8005046:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800504a:	4641      	mov	r1, r8
 800504c:	008a      	lsls	r2, r1, #2
 800504e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005052:	f7fb f915 	bl	8000280 <__aeabi_uldivmod>
 8005056:	4602      	mov	r2, r0
 8005058:	460b      	mov	r3, r1
 800505a:	4b0d      	ldr	r3, [pc, #52]	; (8005090 <UART_SetConfig+0x4e4>)
 800505c:	fba3 1302 	umull	r1, r3, r3, r2
 8005060:	095b      	lsrs	r3, r3, #5
 8005062:	2164      	movs	r1, #100	; 0x64
 8005064:	fb01 f303 	mul.w	r3, r1, r3
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	3332      	adds	r3, #50	; 0x32
 800506e:	4a08      	ldr	r2, [pc, #32]	; (8005090 <UART_SetConfig+0x4e4>)
 8005070:	fba2 2303 	umull	r2, r3, r2, r3
 8005074:	095b      	lsrs	r3, r3, #5
 8005076:	f003 020f 	and.w	r2, r3, #15
 800507a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4422      	add	r2, r4
 8005082:	609a      	str	r2, [r3, #8]
}
 8005084:	bf00      	nop
 8005086:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800508a:	46bd      	mov	sp, r7
 800508c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005090:	51eb851f 	.word	0x51eb851f

08005094 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8005094:	b084      	sub	sp, #16
 8005096:	b480      	push	{r7}
 8005098:	b085      	sub	sp, #20
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
 800509e:	f107 001c 	add.w	r0, r7, #28
 80050a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80050a6:	2300      	movs	r3, #0
 80050a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80050aa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80050ac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80050ae:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80050b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80050b2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80050b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80050b6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80050b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80050ba:	431a      	orrs	r2, r3
             Init.ClockDiv
 80050bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80050be:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80050ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80050d2:	68fa      	ldr	r2, [r7, #12]
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3714      	adds	r7, #20
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	b004      	add	sp, #16
 80050e8:	4770      	bx	lr

080050ea <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80050ea:	b480      	push	{r7}
 80050ec:	b083      	sub	sp, #12
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2203      	movs	r2, #3
 8005110:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr

08005120 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0303 	and.w	r3, r3, #3
}
 8005130:	4618      	mov	r0, r3
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005146:	2300      	movs	r3, #0
 8005148:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800515a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005160:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005166:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4313      	orrs	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005176:	f023 030f 	bic.w	r3, r3, #15
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	431a      	orrs	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3714      	adds	r7, #20
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	b2db      	uxtb	r3, r3
}
 800519e:	4618      	mov	r0, r3
 80051a0:	370c      	adds	r7, #12
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr

080051aa <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80051aa:	b480      	push	{r7}
 80051ac:	b085      	sub	sp, #20
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
 80051b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	3314      	adds	r3, #20
 80051b8:	461a      	mov	r2, r3
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	4413      	add	r3, r2
 80051be:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
}  
 80051c4:	4618      	mov	r0, r3
 80051c6:	3714      	adds	r7, #20
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80051da:	2300      	movs	r3, #0
 80051dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	685a      	ldr	r2, [r3, #4]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80051f6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80051fc:	431a      	orrs	r2, r3
                       Data->DPSM);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8005202:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	4313      	orrs	r3, r2
 8005208:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520e:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	431a      	orrs	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800521a:	2300      	movs	r3, #0

}
 800521c:	4618      	mov	r0, r3
 800521e:	3714      	adds	r7, #20
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b088      	sub	sp, #32
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8005236:	2310      	movs	r3, #16
 8005238:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800523a:	2340      	movs	r3, #64	; 0x40
 800523c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800523e:	2300      	movs	r3, #0
 8005240:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005246:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005248:	f107 0308 	add.w	r3, r7, #8
 800524c:	4619      	mov	r1, r3
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7ff ff74 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8005254:	f241 3288 	movw	r2, #5000	; 0x1388
 8005258:	2110      	movs	r1, #16
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fa18 	bl	8005690 <SDMMC_GetCmdResp1>
 8005260:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005262:	69fb      	ldr	r3, [r7, #28]
}
 8005264:	4618      	mov	r0, r3
 8005266:	3720      	adds	r7, #32
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b088      	sub	sp, #32
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800527a:	2311      	movs	r3, #17
 800527c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800527e:	2340      	movs	r3, #64	; 0x40
 8005280:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005282:	2300      	movs	r3, #0
 8005284:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005286:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800528a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800528c:	f107 0308 	add.w	r3, r7, #8
 8005290:	4619      	mov	r1, r3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7ff ff52 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8005298:	f241 3288 	movw	r2, #5000	; 0x1388
 800529c:	2111      	movs	r1, #17
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 f9f6 	bl	8005690 <SDMMC_GetCmdResp1>
 80052a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80052a6:	69fb      	ldr	r3, [r7, #28]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3720      	adds	r7, #32
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b088      	sub	sp, #32
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80052be:	2312      	movs	r3, #18
 80052c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80052c2:	2340      	movs	r3, #64	; 0x40
 80052c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80052c6:	2300      	movs	r3, #0
 80052c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80052ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80052d0:	f107 0308 	add.w	r3, r7, #8
 80052d4:	4619      	mov	r1, r3
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7ff ff30 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80052dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80052e0:	2112      	movs	r1, #18
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 f9d4 	bl	8005690 <SDMMC_GetCmdResp1>
 80052e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80052ea:	69fb      	ldr	r3, [r7, #28]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3720      	adds	r7, #32
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b088      	sub	sp, #32
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8005302:	2318      	movs	r3, #24
 8005304:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005306:	2340      	movs	r3, #64	; 0x40
 8005308:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800530a:	2300      	movs	r3, #0
 800530c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800530e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005312:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005314:	f107 0308 	add.w	r3, r7, #8
 8005318:	4619      	mov	r1, r3
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7ff ff0e 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8005320:	f241 3288 	movw	r2, #5000	; 0x1388
 8005324:	2118      	movs	r1, #24
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 f9b2 	bl	8005690 <SDMMC_GetCmdResp1>
 800532c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800532e:	69fb      	ldr	r3, [r7, #28]
}
 8005330:	4618      	mov	r0, r3
 8005332:	3720      	adds	r7, #32
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b088      	sub	sp, #32
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005346:	2319      	movs	r3, #25
 8005348:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800534a:	2340      	movs	r3, #64	; 0x40
 800534c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800534e:	2300      	movs	r3, #0
 8005350:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005356:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005358:	f107 0308 	add.w	r3, r7, #8
 800535c:	4619      	mov	r1, r3
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7ff feec 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005364:	f241 3288 	movw	r2, #5000	; 0x1388
 8005368:	2119      	movs	r1, #25
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 f990 	bl	8005690 <SDMMC_GetCmdResp1>
 8005370:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005372:	69fb      	ldr	r3, [r7, #28]
}
 8005374:	4618      	mov	r0, r3
 8005376:	3720      	adds	r7, #32
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005388:	230c      	movs	r3, #12
 800538a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800538c:	2340      	movs	r3, #64	; 0x40
 800538e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005390:	2300      	movs	r3, #0
 8005392:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005394:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005398:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800539a:	f107 0308 	add.w	r3, r7, #8
 800539e:	4619      	mov	r1, r3
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f7ff fecb 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80053a6:	4a05      	ldr	r2, [pc, #20]	; (80053bc <SDMMC_CmdStopTransfer+0x40>)
 80053a8:	210c      	movs	r1, #12
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f970 	bl	8005690 <SDMMC_GetCmdResp1>
 80053b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80053b2:	69fb      	ldr	r3, [r7, #28]
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3720      	adds	r7, #32
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}
 80053bc:	05f5e100 	.word	0x05f5e100

080053c0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b08a      	sub	sp, #40	; 0x28
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80053d0:	2307      	movs	r3, #7
 80053d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80053d4:	2340      	movs	r3, #64	; 0x40
 80053d6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80053d8:	2300      	movs	r3, #0
 80053da:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80053dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053e0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80053e2:	f107 0310 	add.w	r3, r7, #16
 80053e6:	4619      	mov	r1, r3
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f7ff fea7 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80053ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80053f2:	2107      	movs	r1, #7
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f000 f94b 	bl	8005690 <SDMMC_GetCmdResp1>
 80053fa:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80053fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3728      	adds	r7, #40	; 0x28
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}

08005406 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8005406:	b580      	push	{r7, lr}
 8005408:	b088      	sub	sp, #32
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800540e:	2300      	movs	r3, #0
 8005410:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8005412:	2300      	movs	r3, #0
 8005414:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8005416:	2300      	movs	r3, #0
 8005418:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800541a:	2300      	movs	r3, #0
 800541c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800541e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005422:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005424:	f107 0308 	add.w	r3, r7, #8
 8005428:	4619      	mov	r1, r3
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7ff fe86 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 fb65 	bl	8005b00 <SDMMC_GetCmdError>
 8005436:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005438:	69fb      	ldr	r3, [r7, #28]
}
 800543a:	4618      	mov	r0, r3
 800543c:	3720      	adds	r7, #32
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8005442:	b580      	push	{r7, lr}
 8005444:	b088      	sub	sp, #32
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800544a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800544e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005450:	2308      	movs	r3, #8
 8005452:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005454:	2340      	movs	r3, #64	; 0x40
 8005456:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005458:	2300      	movs	r3, #0
 800545a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800545c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005460:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005462:	f107 0308 	add.w	r3, r7, #8
 8005466:	4619      	mov	r1, r3
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f7ff fe67 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 faf8 	bl	8005a64 <SDMMC_GetCmdResp7>
 8005474:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005476:	69fb      	ldr	r3, [r7, #28]
}
 8005478:	4618      	mov	r0, r3
 800547a:	3720      	adds	r7, #32
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b088      	sub	sp, #32
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800548e:	2337      	movs	r3, #55	; 0x37
 8005490:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005492:	2340      	movs	r3, #64	; 0x40
 8005494:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005496:	2300      	movs	r3, #0
 8005498:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800549a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800549e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80054a0:	f107 0308 	add.w	r3, r7, #8
 80054a4:	4619      	mov	r1, r3
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f7ff fe48 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80054ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80054b0:	2137      	movs	r1, #55	; 0x37
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f8ec 	bl	8005690 <SDMMC_GetCmdResp1>
 80054b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80054ba:	69fb      	ldr	r3, [r7, #28]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3720      	adds	r7, #32
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b088      	sub	sp, #32
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80054da:	2329      	movs	r3, #41	; 0x29
 80054dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80054de:	2340      	movs	r3, #64	; 0x40
 80054e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80054e2:	2300      	movs	r3, #0
 80054e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80054e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80054ec:	f107 0308 	add.w	r3, r7, #8
 80054f0:	4619      	mov	r1, r3
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7ff fe22 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 f9ff 	bl	80058fc <SDMMC_GetCmdResp3>
 80054fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005500:	69fb      	ldr	r3, [r7, #28]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3720      	adds	r7, #32
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b088      	sub	sp, #32
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
 8005512:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8005518:	2306      	movs	r3, #6
 800551a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800551c:	2340      	movs	r3, #64	; 0x40
 800551e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005520:	2300      	movs	r3, #0
 8005522:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005528:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800552a:	f107 0308 	add.w	r3, r7, #8
 800552e:	4619      	mov	r1, r3
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7ff fe03 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8005536:	f241 3288 	movw	r2, #5000	; 0x1388
 800553a:	2106      	movs	r1, #6
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 f8a7 	bl	8005690 <SDMMC_GetCmdResp1>
 8005542:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005544:	69fb      	ldr	r3, [r7, #28]
}
 8005546:	4618      	mov	r0, r3
 8005548:	3720      	adds	r7, #32
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b088      	sub	sp, #32
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8005556:	2300      	movs	r3, #0
 8005558:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800555a:	2333      	movs	r3, #51	; 0x33
 800555c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800555e:	2340      	movs	r3, #64	; 0x40
 8005560:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005562:	2300      	movs	r3, #0
 8005564:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005566:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800556a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800556c:	f107 0308 	add.w	r3, r7, #8
 8005570:	4619      	mov	r1, r3
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7ff fde2 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8005578:	f241 3288 	movw	r2, #5000	; 0x1388
 800557c:	2133      	movs	r1, #51	; 0x33
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f886 	bl	8005690 <SDMMC_GetCmdResp1>
 8005584:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005586:	69fb      	ldr	r3, [r7, #28]
}
 8005588:	4618      	mov	r0, r3
 800558a:	3720      	adds	r7, #32
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b088      	sub	sp, #32
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005598:	2300      	movs	r3, #0
 800559a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800559c:	2302      	movs	r3, #2
 800559e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80055a0:	23c0      	movs	r3, #192	; 0xc0
 80055a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80055a4:	2300      	movs	r3, #0
 80055a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80055a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80055ae:	f107 0308 	add.w	r3, r7, #8
 80055b2:	4619      	mov	r1, r3
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f7ff fdc1 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f956 	bl	800586c <SDMMC_GetCmdResp2>
 80055c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80055c2:	69fb      	ldr	r3, [r7, #28]
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3720      	adds	r7, #32
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b088      	sub	sp, #32
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80055da:	2309      	movs	r3, #9
 80055dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80055de:	23c0      	movs	r3, #192	; 0xc0
 80055e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80055e2:	2300      	movs	r3, #0
 80055e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80055e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80055ec:	f107 0308 	add.w	r3, r7, #8
 80055f0:	4619      	mov	r1, r3
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7ff fda2 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 f937 	bl	800586c <SDMMC_GetCmdResp2>
 80055fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005600:	69fb      	ldr	r3, [r7, #28]
}
 8005602:	4618      	mov	r0, r3
 8005604:	3720      	adds	r7, #32
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}

0800560a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800560a:	b580      	push	{r7, lr}
 800560c:	b088      	sub	sp, #32
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
 8005612:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005614:	2300      	movs	r3, #0
 8005616:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005618:	2303      	movs	r3, #3
 800561a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800561c:	2340      	movs	r3, #64	; 0x40
 800561e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005620:	2300      	movs	r3, #0
 8005622:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005624:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005628:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800562a:	f107 0308 	add.w	r3, r7, #8
 800562e:	4619      	mov	r1, r3
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f7ff fd83 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005636:	683a      	ldr	r2, [r7, #0]
 8005638:	2103      	movs	r1, #3
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f99c 	bl	8005978 <SDMMC_GetCmdResp6>
 8005640:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005642:	69fb      	ldr	r3, [r7, #28]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3720      	adds	r7, #32
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b088      	sub	sp, #32
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800565a:	230d      	movs	r3, #13
 800565c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800565e:	2340      	movs	r3, #64	; 0x40
 8005660:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005662:	2300      	movs	r3, #0
 8005664:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005666:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800566a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800566c:	f107 0308 	add.w	r3, r7, #8
 8005670:	4619      	mov	r1, r3
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7ff fd62 	bl	800513c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8005678:	f241 3288 	movw	r2, #5000	; 0x1388
 800567c:	210d      	movs	r1, #13
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f806 	bl	8005690 <SDMMC_GetCmdResp1>
 8005684:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005686:	69fb      	ldr	r3, [r7, #28]
}
 8005688:	4618      	mov	r0, r3
 800568a:	3720      	adds	r7, #32
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b088      	sub	sp, #32
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	460b      	mov	r3, r1
 800569a:	607a      	str	r2, [r7, #4]
 800569c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800569e:	4b70      	ldr	r3, [pc, #448]	; (8005860 <SDMMC_GetCmdResp1+0x1d0>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a70      	ldr	r2, [pc, #448]	; (8005864 <SDMMC_GetCmdResp1+0x1d4>)
 80056a4:	fba2 2303 	umull	r2, r3, r2, r3
 80056a8:	0a5a      	lsrs	r2, r3, #9
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	fb02 f303 	mul.w	r3, r2, r3
 80056b0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	1e5a      	subs	r2, r3, #1
 80056b6:	61fa      	str	r2, [r7, #28]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d102      	bne.n	80056c2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80056bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80056c0:	e0c9      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d0ef      	beq.n	80056b2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1ea      	bne.n	80056b2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d004      	beq.n	80056f2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2204      	movs	r2, #4
 80056ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80056ee:	2304      	movs	r3, #4
 80056f0:	e0b1      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d004      	beq.n	8005708 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2201      	movs	r2, #1
 8005702:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005704:	2301      	movs	r3, #1
 8005706:	e0a6      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	22c5      	movs	r2, #197	; 0xc5
 800570c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f7ff fd3e 	bl	8005190 <SDIO_GetCommandResponse>
 8005714:	4603      	mov	r3, r0
 8005716:	461a      	mov	r2, r3
 8005718:	7afb      	ldrb	r3, [r7, #11]
 800571a:	4293      	cmp	r3, r2
 800571c:	d001      	beq.n	8005722 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800571e:	2301      	movs	r3, #1
 8005720:	e099      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005722:	2100      	movs	r1, #0
 8005724:	68f8      	ldr	r0, [r7, #12]
 8005726:	f7ff fd40 	bl	80051aa <SDIO_GetResponse>
 800572a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	4b4e      	ldr	r3, [pc, #312]	; (8005868 <SDMMC_GetCmdResp1+0x1d8>)
 8005730:	4013      	ands	r3, r2
 8005732:	2b00      	cmp	r3, #0
 8005734:	d101      	bne.n	800573a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8005736:	2300      	movs	r3, #0
 8005738:	e08d      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2b00      	cmp	r3, #0
 800573e:	da02      	bge.n	8005746 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005740:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005744:	e087      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005750:	2340      	movs	r3, #64	; 0x40
 8005752:	e080      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d001      	beq.n	8005762 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800575e:	2380      	movs	r3, #128	; 0x80
 8005760:	e079      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005768:	2b00      	cmp	r3, #0
 800576a:	d002      	beq.n	8005772 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800576c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005770:	e071      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d002      	beq.n	8005782 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800577c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005780:	e069      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d002      	beq.n	8005792 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800578c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005790:	e061      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d002      	beq.n	80057a2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800579c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80057a0:	e059      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d002      	beq.n	80057b2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80057ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057b0:	e051      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d002      	beq.n	80057c2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80057bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80057c0:	e049      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d002      	beq.n	80057d2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80057cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80057d0:	e041      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d002      	beq.n	80057e2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80057dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057e0:	e039      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d002      	beq.n	80057f2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80057ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057f0:	e031      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d002      	beq.n	8005802 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80057fc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005800:	e029      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d002      	beq.n	8005812 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800580c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005810:	e021      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d002      	beq.n	8005822 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800581c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005820:	e019      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800582c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005830:	e011      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d002      	beq.n	8005842 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800583c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005840:	e009      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	f003 0308 	and.w	r3, r3, #8
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800584c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005850:	e001      	b.n	8005856 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005852:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005856:	4618      	mov	r0, r3
 8005858:	3720      	adds	r7, #32
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	20000000 	.word	0x20000000
 8005864:	10624dd3 	.word	0x10624dd3
 8005868:	fdffe008 	.word	0xfdffe008

0800586c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005874:	4b1f      	ldr	r3, [pc, #124]	; (80058f4 <SDMMC_GetCmdResp2+0x88>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a1f      	ldr	r2, [pc, #124]	; (80058f8 <SDMMC_GetCmdResp2+0x8c>)
 800587a:	fba2 2303 	umull	r2, r3, r2, r3
 800587e:	0a5b      	lsrs	r3, r3, #9
 8005880:	f241 3288 	movw	r2, #5000	; 0x1388
 8005884:	fb02 f303 	mul.w	r3, r2, r3
 8005888:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	1e5a      	subs	r2, r3, #1
 800588e:	60fa      	str	r2, [r7, #12]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d102      	bne.n	800589a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005894:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005898:	e026      	b.n	80058e8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800589e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d0ef      	beq.n	800588a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1ea      	bne.n	800588a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058b8:	f003 0304 	and.w	r3, r3, #4
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d004      	beq.n	80058ca <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2204      	movs	r2, #4
 80058c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80058c6:	2304      	movs	r3, #4
 80058c8:	e00e      	b.n	80058e8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d004      	beq.n	80058e0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2201      	movs	r2, #1
 80058da:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80058dc:	2301      	movs	r3, #1
 80058de:	e003      	b.n	80058e8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	22c5      	movs	r2, #197	; 0xc5
 80058e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr
 80058f4:	20000000 	.word	0x20000000
 80058f8:	10624dd3 	.word	0x10624dd3

080058fc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005904:	4b1a      	ldr	r3, [pc, #104]	; (8005970 <SDMMC_GetCmdResp3+0x74>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a1a      	ldr	r2, [pc, #104]	; (8005974 <SDMMC_GetCmdResp3+0x78>)
 800590a:	fba2 2303 	umull	r2, r3, r2, r3
 800590e:	0a5b      	lsrs	r3, r3, #9
 8005910:	f241 3288 	movw	r2, #5000	; 0x1388
 8005914:	fb02 f303 	mul.w	r3, r2, r3
 8005918:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	1e5a      	subs	r2, r3, #1
 800591e:	60fa      	str	r2, [r7, #12]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d102      	bne.n	800592a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005924:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005928:	e01b      	b.n	8005962 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800592e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8005936:	2b00      	cmp	r3, #0
 8005938:	d0ef      	beq.n	800591a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1ea      	bne.n	800591a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005948:	f003 0304 	and.w	r3, r3, #4
 800594c:	2b00      	cmp	r3, #0
 800594e:	d004      	beq.n	800595a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2204      	movs	r2, #4
 8005954:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005956:	2304      	movs	r3, #4
 8005958:	e003      	b.n	8005962 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	22c5      	movs	r2, #197	; 0xc5
 800595e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3714      	adds	r7, #20
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	20000000 	.word	0x20000000
 8005974:	10624dd3 	.word	0x10624dd3

08005978 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b088      	sub	sp, #32
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	460b      	mov	r3, r1
 8005982:	607a      	str	r2, [r7, #4]
 8005984:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005986:	4b35      	ldr	r3, [pc, #212]	; (8005a5c <SDMMC_GetCmdResp6+0xe4>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a35      	ldr	r2, [pc, #212]	; (8005a60 <SDMMC_GetCmdResp6+0xe8>)
 800598c:	fba2 2303 	umull	r2, r3, r2, r3
 8005990:	0a5b      	lsrs	r3, r3, #9
 8005992:	f241 3288 	movw	r2, #5000	; 0x1388
 8005996:	fb02 f303 	mul.w	r3, r2, r3
 800599a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	1e5a      	subs	r2, r3, #1
 80059a0:	61fa      	str	r2, [r7, #28]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d102      	bne.n	80059ac <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80059a6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80059aa:	e052      	b.n	8005a52 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059b0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d0ef      	beq.n	800599c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1ea      	bne.n	800599c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ca:	f003 0304 	and.w	r3, r3, #4
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d004      	beq.n	80059dc <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2204      	movs	r2, #4
 80059d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80059d8:	2304      	movs	r3, #4
 80059da:	e03a      	b.n	8005a52 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059e0:	f003 0301 	and.w	r3, r3, #1
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d004      	beq.n	80059f2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2201      	movs	r2, #1
 80059ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e02f      	b.n	8005a52 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f7ff fbcc 	bl	8005190 <SDIO_GetCommandResponse>
 80059f8:	4603      	mov	r3, r0
 80059fa:	461a      	mov	r2, r3
 80059fc:	7afb      	ldrb	r3, [r7, #11]
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d001      	beq.n	8005a06 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e025      	b.n	8005a52 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	22c5      	movs	r2, #197	; 0xc5
 8005a0a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005a0c:	2100      	movs	r1, #0
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f7ff fbcb 	bl	80051aa <SDIO_GetResponse>
 8005a14:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d106      	bne.n	8005a2e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	0c1b      	lsrs	r3, r3, #16
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	e011      	b.n	8005a52 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d002      	beq.n	8005a3e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005a38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005a3c:	e009      	b.n	8005a52 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d002      	beq.n	8005a4e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005a48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a4c:	e001      	b.n	8005a52 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005a4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3720      	adds	r7, #32
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	20000000 	.word	0x20000000
 8005a60:	10624dd3 	.word	0x10624dd3

08005a64 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005a6c:	4b22      	ldr	r3, [pc, #136]	; (8005af8 <SDMMC_GetCmdResp7+0x94>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a22      	ldr	r2, [pc, #136]	; (8005afc <SDMMC_GetCmdResp7+0x98>)
 8005a72:	fba2 2303 	umull	r2, r3, r2, r3
 8005a76:	0a5b      	lsrs	r3, r3, #9
 8005a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a7c:	fb02 f303 	mul.w	r3, r2, r3
 8005a80:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	1e5a      	subs	r2, r3, #1
 8005a86:	60fa      	str	r2, [r7, #12]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d102      	bne.n	8005a92 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005a8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005a90:	e02c      	b.n	8005aec <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a96:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0ef      	beq.n	8005a82 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1ea      	bne.n	8005a82 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab0:	f003 0304 	and.w	r3, r3, #4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d004      	beq.n	8005ac2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2204      	movs	r2, #4
 8005abc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005abe:	2304      	movs	r3, #4
 8005ac0:	e014      	b.n	8005aec <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d004      	beq.n	8005ad8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e009      	b.n	8005aec <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d002      	beq.n	8005aea <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2240      	movs	r2, #64	; 0x40
 8005ae8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005aea:	2300      	movs	r3, #0
  
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3714      	adds	r7, #20
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr
 8005af8:	20000000 	.word	0x20000000
 8005afc:	10624dd3 	.word	0x10624dd3

08005b00 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b08:	4b11      	ldr	r3, [pc, #68]	; (8005b50 <SDMMC_GetCmdError+0x50>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a11      	ldr	r2, [pc, #68]	; (8005b54 <SDMMC_GetCmdError+0x54>)
 8005b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b12:	0a5b      	lsrs	r3, r3, #9
 8005b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b18:	fb02 f303 	mul.w	r3, r2, r3
 8005b1c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	1e5a      	subs	r2, r3, #1
 8005b22:	60fa      	str	r2, [r7, #12]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d102      	bne.n	8005b2e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005b28:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005b2c:	e009      	b.n	8005b42 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d0f1      	beq.n	8005b1e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	22c5      	movs	r2, #197	; 0xc5
 8005b3e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3714      	adds	r7, #20
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr
 8005b4e:	bf00      	nop
 8005b50:	20000000 	.word	0x20000000
 8005b54:	10624dd3 	.word	0x10624dd3

08005b58 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005b5c:	4904      	ldr	r1, [pc, #16]	; (8005b70 <MX_FATFS_Init+0x18>)
 8005b5e:	4805      	ldr	r0, [pc, #20]	; (8005b74 <MX_FATFS_Init+0x1c>)
 8005b60:	f003 f926 	bl	8008db0 <FATFS_LinkDriver>
 8005b64:	4603      	mov	r3, r0
 8005b66:	461a      	mov	r2, r3
 8005b68:	4b03      	ldr	r3, [pc, #12]	; (8005b78 <MX_FATFS_Init+0x20>)
 8005b6a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005b6c:	bf00      	nop
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	200023a4 	.word	0x200023a4
 8005b74:	0800e260 	.word	0x0800e260
 8005b78:	200023a0 	.word	0x200023a0

08005b7c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005b80:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8005b92:	2300      	movs	r3, #0
 8005b94:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005b96:	f000 f87b 	bl	8005c90 <BSP_SD_IsDetected>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d001      	beq.n	8005ba4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e012      	b.n	8005bca <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8005ba4:	480b      	ldr	r0, [pc, #44]	; (8005bd4 <BSP_SD_Init+0x48>)
 8005ba6:	f7fd ff1b 	bl	80039e0 <HAL_SD_Init>
 8005baa:	4603      	mov	r3, r0
 8005bac:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8005bae:	79fb      	ldrb	r3, [r7, #7]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d109      	bne.n	8005bc8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8005bb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005bb8:	4806      	ldr	r0, [pc, #24]	; (8005bd4 <BSP_SD_Init+0x48>)
 8005bba:	f7fe fb63 	bl	8004284 <HAL_SD_ConfigWideBusOperation>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d001      	beq.n	8005bc8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8005bc8:	79fb      	ldrb	r3, [r7, #7]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	20002188 	.word	0x20002188

08005bd8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b086      	sub	sp, #24
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8005be4:	2300      	movs	r3, #0
 8005be6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	68ba      	ldr	r2, [r7, #8]
 8005bec:	68f9      	ldr	r1, [r7, #12]
 8005bee:	4806      	ldr	r0, [pc, #24]	; (8005c08 <BSP_SD_ReadBlocks_DMA+0x30>)
 8005bf0:	f7fd ffa6 	bl	8003b40 <HAL_SD_ReadBlocks_DMA>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3718      	adds	r7, #24
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	20002188 	.word	0x20002188

08005c0c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68ba      	ldr	r2, [r7, #8]
 8005c20:	68f9      	ldr	r1, [r7, #12]
 8005c22:	4806      	ldr	r0, [pc, #24]	; (8005c3c <BSP_SD_WriteBlocks_DMA+0x30>)
 8005c24:	f7fe f86e 	bl	8003d04 <HAL_SD_WriteBlocks_DMA>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3718      	adds	r7, #24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	20002188 	.word	0x20002188

08005c40 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005c44:	4805      	ldr	r0, [pc, #20]	; (8005c5c <BSP_SD_GetCardState+0x1c>)
 8005c46:	f7fe fbb7 	bl	80043b8 <HAL_SD_GetCardState>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b04      	cmp	r3, #4
 8005c4e:	bf14      	ite	ne
 8005c50:	2301      	movne	r3, #1
 8005c52:	2300      	moveq	r3, #0
 8005c54:	b2db      	uxtb	r3, r3
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	20002188 	.word	0x20002188

08005c60 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8005c68:	6879      	ldr	r1, [r7, #4]
 8005c6a:	4803      	ldr	r0, [pc, #12]	; (8005c78 <BSP_SD_GetCardInfo+0x18>)
 8005c6c:	f7fe fade 	bl	800422c <HAL_SD_GetCardInfo>
}
 8005c70:	bf00      	nop
 8005c72:	3708      	adds	r7, #8
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	20002188 	.word	0x20002188

08005c7c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8005c84:	f000 f986 	bl	8005f94 <BSP_SD_ReadCpltCallback>
}
 8005c88:	bf00      	nop
 8005c8a:	3708      	adds	r7, #8
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8005c96:	2301      	movs	r3, #1
 8005c98:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8005c9a:	79fb      	ldrb	r3, [r7, #7]
 8005c9c:	b2db      	uxtb	r3, r3
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b084      	sub	sp, #16
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 8005cb2:	f003 fa51 	bl	8009158 <osKernelGetTickCount>
 8005cb6:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 8005cb8:	e006      	b.n	8005cc8 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005cba:	f7ff ffc1 	bl	8005c40 <BSP_SD_GetCardState>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d101      	bne.n	8005cc8 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	e009      	b.n	8005cdc <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 8005cc8:	f003 fa46 	bl	8009158 <osKernelGetTickCount>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d8f0      	bhi.n	8005cba <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8005cd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	4603      	mov	r3, r0
 8005cec:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8005cee:	4b0b      	ldr	r3, [pc, #44]	; (8005d1c <SD_CheckStatus+0x38>)
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005cf4:	f7ff ffa4 	bl	8005c40 <BSP_SD_GetCardState>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d107      	bne.n	8005d0e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8005cfe:	4b07      	ldr	r3, [pc, #28]	; (8005d1c <SD_CheckStatus+0x38>)
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	f023 0301 	bic.w	r3, r3, #1
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	4b04      	ldr	r3, [pc, #16]	; (8005d1c <SD_CheckStatus+0x38>)
 8005d0c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8005d0e:	4b03      	ldr	r3, [pc, #12]	; (8005d1c <SD_CheckStatus+0x38>)
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	b2db      	uxtb	r3, r3
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3708      	adds	r7, #8
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	2000000d 	.word	0x2000000d

08005d20 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	4603      	mov	r3, r0
 8005d28:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8005d2a:	4b1c      	ldr	r3, [pc, #112]	; (8005d9c <SD_initialize+0x7c>)
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 8005d30:	f003 f9ca 	bl	80090c8 <osKernelGetState>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d129      	bne.n	8005d8e <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8005d3a:	f7ff ff27 	bl	8005b8c <BSP_SD_Init>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d107      	bne.n	8005d54 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8005d44:	79fb      	ldrb	r3, [r7, #7]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7ff ffcc 	bl	8005ce4 <SD_CheckStatus>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	461a      	mov	r2, r3
 8005d50:	4b12      	ldr	r3, [pc, #72]	; (8005d9c <SD_initialize+0x7c>)
 8005d52:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8005d54:	4b11      	ldr	r3, [pc, #68]	; (8005d9c <SD_initialize+0x7c>)
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d017      	beq.n	8005d8e <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 8005d5e:	4b10      	ldr	r3, [pc, #64]	; (8005da0 <SD_initialize+0x80>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d107      	bne.n	8005d76 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 8005d66:	2200      	movs	r2, #0
 8005d68:	2102      	movs	r1, #2
 8005d6a:	200a      	movs	r0, #10
 8005d6c:	f003 fbfa 	bl	8009564 <osMessageQueueNew>
 8005d70:	4603      	mov	r3, r0
 8005d72:	4a0b      	ldr	r2, [pc, #44]	; (8005da0 <SD_initialize+0x80>)
 8005d74:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 8005d76:	4b0a      	ldr	r3, [pc, #40]	; (8005da0 <SD_initialize+0x80>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d107      	bne.n	8005d8e <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 8005d7e:	4b07      	ldr	r3, [pc, #28]	; (8005d9c <SD_initialize+0x7c>)
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	f043 0301 	orr.w	r3, r3, #1
 8005d88:	b2da      	uxtb	r2, r3
 8005d8a:	4b04      	ldr	r3, [pc, #16]	; (8005d9c <SD_initialize+0x7c>)
 8005d8c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8005d8e:	4b03      	ldr	r3, [pc, #12]	; (8005d9c <SD_initialize+0x7c>)
 8005d90:	781b      	ldrb	r3, [r3, #0]
 8005d92:	b2db      	uxtb	r3, r3
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	2000000d 	.word	0x2000000d
 8005da0:	200023a8 	.word	0x200023a8

08005da4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	4603      	mov	r3, r0
 8005dac:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8005dae:	79fb      	ldrb	r3, [r7, #7]
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7ff ff97 	bl	8005ce4 <SD_CheckStatus>
 8005db6:	4603      	mov	r3, r0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b088      	sub	sp, #32
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60b9      	str	r1, [r7, #8]
 8005dc8:	607a      	str	r2, [r7, #4]
 8005dca:	603b      	str	r3, [r7, #0]
 8005dcc:	4603      	mov	r3, r0
 8005dce:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8005dd4:	f247 5030 	movw	r0, #30000	; 0x7530
 8005dd8:	f7ff ff67 	bl	8005caa <SD_CheckStatusWithTimeout>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	da01      	bge.n	8005de6 <SD_read+0x26>
  {
    return res;
 8005de2:	7ffb      	ldrb	r3, [r7, #31]
 8005de4:	e02f      	b.n	8005e46 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	6879      	ldr	r1, [r7, #4]
 8005dea:	68b8      	ldr	r0, [r7, #8]
 8005dec:	f7ff fef4 	bl	8005bd8 <BSP_SD_ReadBlocks_DMA>
 8005df0:	4603      	mov	r3, r0
 8005df2:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 8005df4:	7fbb      	ldrb	r3, [r7, #30]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d124      	bne.n	8005e44 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8005dfa:	4b15      	ldr	r3, [pc, #84]	; (8005e50 <SD_read+0x90>)
 8005dfc:	6818      	ldr	r0, [r3, #0]
 8005dfe:	f107 0112 	add.w	r1, r7, #18
 8005e02:	f247 5330 	movw	r3, #30000	; 0x7530
 8005e06:	2200      	movs	r2, #0
 8005e08:	f003 fc80 	bl	800970c <osMessageQueueGet>
 8005e0c:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d117      	bne.n	8005e44 <SD_read+0x84>
 8005e14:	8a7b      	ldrh	r3, [r7, #18]
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d114      	bne.n	8005e44 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 8005e1a:	f003 f99d 	bl	8009158 <osKernelGetTickCount>
 8005e1e:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8005e20:	e007      	b.n	8005e32 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005e22:	f7ff ff0d 	bl	8005c40 <BSP_SD_GetCardState>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d102      	bne.n	8005e32 <SD_read+0x72>
              {
                res = RES_OK;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8005e30:	e008      	b.n	8005e44 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 8005e32:	f003 f991 	bl	8009158 <osKernelGetTickCount>
 8005e36:	4602      	mov	r2, r0
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	f247 522f 	movw	r2, #29999	; 0x752f
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d9ee      	bls.n	8005e22 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8005e44:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3720      	adds	r7, #32
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	200023a8 	.word	0x200023a8

08005e54 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b088      	sub	sp, #32
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	607a      	str	r2, [r7, #4]
 8005e5e:	603b      	str	r3, [r7, #0]
 8005e60:	4603      	mov	r3, r0
 8005e62:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8005e68:	f247 5030 	movw	r0, #30000	; 0x7530
 8005e6c:	f7ff ff1d 	bl	8005caa <SD_CheckStatusWithTimeout>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	da01      	bge.n	8005e7a <SD_write+0x26>
  {
    return res;
 8005e76:	7ffb      	ldrb	r3, [r7, #31]
 8005e78:	e02d      	b.n	8005ed6 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8005e7a:	683a      	ldr	r2, [r7, #0]
 8005e7c:	6879      	ldr	r1, [r7, #4]
 8005e7e:	68b8      	ldr	r0, [r7, #8]
 8005e80:	f7ff fec4 	bl	8005c0c <BSP_SD_WriteBlocks_DMA>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d124      	bne.n	8005ed4 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8005e8a:	4b15      	ldr	r3, [pc, #84]	; (8005ee0 <SD_write+0x8c>)
 8005e8c:	6818      	ldr	r0, [r3, #0]
 8005e8e:	f107 0112 	add.w	r1, r7, #18
 8005e92:	f247 5330 	movw	r3, #30000	; 0x7530
 8005e96:	2200      	movs	r2, #0
 8005e98:	f003 fc38 	bl	800970c <osMessageQueueGet>
 8005e9c:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d117      	bne.n	8005ed4 <SD_write+0x80>
 8005ea4:	8a7b      	ldrh	r3, [r7, #18]
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d114      	bne.n	8005ed4 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 8005eaa:	f003 f955 	bl	8009158 <osKernelGetTickCount>
 8005eae:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8005eb0:	e007      	b.n	8005ec2 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8005eb2:	f7ff fec5 	bl	8005c40 <BSP_SD_GetCardState>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d102      	bne.n	8005ec2 <SD_write+0x6e>
          {
            res = RES_OK;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	77fb      	strb	r3, [r7, #31]
            break;
 8005ec0:	e008      	b.n	8005ed4 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8005ec2:	f003 f949 	bl	8009158 <osKernelGetTickCount>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	1ad3      	subs	r3, r2, r3
 8005ecc:	f247 522f 	movw	r2, #29999	; 0x752f
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d9ee      	bls.n	8005eb2 <SD_write+0x5e>
    }

  }
#endif

  return res;
 8005ed4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3720      	adds	r7, #32
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	200023a8 	.word	0x200023a8

08005ee4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08c      	sub	sp, #48	; 0x30
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	4603      	mov	r3, r0
 8005eec:	603a      	str	r2, [r7, #0]
 8005eee:	71fb      	strb	r3, [r7, #7]
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005efa:	4b25      	ldr	r3, [pc, #148]	; (8005f90 <SD_ioctl+0xac>)
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d001      	beq.n	8005f0c <SD_ioctl+0x28>
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e03c      	b.n	8005f86 <SD_ioctl+0xa2>

  switch (cmd)
 8005f0c:	79bb      	ldrb	r3, [r7, #6]
 8005f0e:	2b03      	cmp	r3, #3
 8005f10:	d834      	bhi.n	8005f7c <SD_ioctl+0x98>
 8005f12:	a201      	add	r2, pc, #4	; (adr r2, 8005f18 <SD_ioctl+0x34>)
 8005f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f18:	08005f29 	.word	0x08005f29
 8005f1c:	08005f31 	.word	0x08005f31
 8005f20:	08005f49 	.word	0x08005f49
 8005f24:	08005f63 	.word	0x08005f63
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005f2e:	e028      	b.n	8005f82 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8005f30:	f107 030c 	add.w	r3, r7, #12
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7ff fe93 	bl	8005c60 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005f40:	2300      	movs	r3, #0
 8005f42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005f46:	e01c      	b.n	8005f82 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8005f48:	f107 030c 	add.w	r3, r7, #12
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7ff fe87 	bl	8005c60 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f54:	b29a      	uxth	r2, r3
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005f60:	e00f      	b.n	8005f82 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8005f62:	f107 030c 	add.w	r3, r7, #12
 8005f66:	4618      	mov	r0, r3
 8005f68:	f7ff fe7a 	bl	8005c60 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f6e:	0a5a      	lsrs	r2, r3, #9
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8005f74:	2300      	movs	r3, #0
 8005f76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8005f7a:	e002      	b.n	8005f82 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8005f7c:	2304      	movs	r3, #4
 8005f7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8005f82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3730      	adds	r7, #48	; 0x30
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	2000000d 	.word	0x2000000d

08005f94 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b082      	sub	sp, #8
 8005f98:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8005f9e:	4b05      	ldr	r3, [pc, #20]	; (8005fb4 <BSP_SD_ReadCpltCallback+0x20>)
 8005fa0:	6818      	ldr	r0, [r3, #0]
 8005fa2:	1db9      	adds	r1, r7, #6
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f003 fb50 	bl	800964c <osMessageQueuePut>
#endif
}
 8005fac:	bf00      	nop
 8005fae:	3708      	adds	r7, #8
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	200023a8 	.word	0x200023a8

08005fb8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005fc2:	79fb      	ldrb	r3, [r7, #7]
 8005fc4:	4a08      	ldr	r2, [pc, #32]	; (8005fe8 <disk_status+0x30>)
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	4413      	add	r3, r2
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	79fa      	ldrb	r2, [r7, #7]
 8005fd0:	4905      	ldr	r1, [pc, #20]	; (8005fe8 <disk_status+0x30>)
 8005fd2:	440a      	add	r2, r1
 8005fd4:	7a12      	ldrb	r2, [r2, #8]
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	4798      	blx	r3
 8005fda:	4603      	mov	r3, r0
 8005fdc:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	200023d4 	.word	0x200023d4

08005fec <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005ffa:	79fb      	ldrb	r3, [r7, #7]
 8005ffc:	4a0d      	ldr	r2, [pc, #52]	; (8006034 <disk_initialize+0x48>)
 8005ffe:	5cd3      	ldrb	r3, [r2, r3]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d111      	bne.n	8006028 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006004:	79fb      	ldrb	r3, [r7, #7]
 8006006:	4a0b      	ldr	r2, [pc, #44]	; (8006034 <disk_initialize+0x48>)
 8006008:	2101      	movs	r1, #1
 800600a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800600c:	79fb      	ldrb	r3, [r7, #7]
 800600e:	4a09      	ldr	r2, [pc, #36]	; (8006034 <disk_initialize+0x48>)
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	79fa      	ldrb	r2, [r7, #7]
 800601a:	4906      	ldr	r1, [pc, #24]	; (8006034 <disk_initialize+0x48>)
 800601c:	440a      	add	r2, r1
 800601e:	7a12      	ldrb	r2, [r2, #8]
 8006020:	4610      	mov	r0, r2
 8006022:	4798      	blx	r3
 8006024:	4603      	mov	r3, r0
 8006026:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006028:	7bfb      	ldrb	r3, [r7, #15]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	200023d4 	.word	0x200023d4

08006038 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006038:	b590      	push	{r4, r7, lr}
 800603a:	b087      	sub	sp, #28
 800603c:	af00      	add	r7, sp, #0
 800603e:	60b9      	str	r1, [r7, #8]
 8006040:	607a      	str	r2, [r7, #4]
 8006042:	603b      	str	r3, [r7, #0]
 8006044:	4603      	mov	r3, r0
 8006046:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006048:	7bfb      	ldrb	r3, [r7, #15]
 800604a:	4a0a      	ldr	r2, [pc, #40]	; (8006074 <disk_read+0x3c>)
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	4413      	add	r3, r2
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	689c      	ldr	r4, [r3, #8]
 8006054:	7bfb      	ldrb	r3, [r7, #15]
 8006056:	4a07      	ldr	r2, [pc, #28]	; (8006074 <disk_read+0x3c>)
 8006058:	4413      	add	r3, r2
 800605a:	7a18      	ldrb	r0, [r3, #8]
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	68b9      	ldr	r1, [r7, #8]
 8006062:	47a0      	blx	r4
 8006064:	4603      	mov	r3, r0
 8006066:	75fb      	strb	r3, [r7, #23]
  return res;
 8006068:	7dfb      	ldrb	r3, [r7, #23]
}
 800606a:	4618      	mov	r0, r3
 800606c:	371c      	adds	r7, #28
 800606e:	46bd      	mov	sp, r7
 8006070:	bd90      	pop	{r4, r7, pc}
 8006072:	bf00      	nop
 8006074:	200023d4 	.word	0x200023d4

08006078 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006078:	b590      	push	{r4, r7, lr}
 800607a:	b087      	sub	sp, #28
 800607c:	af00      	add	r7, sp, #0
 800607e:	60b9      	str	r1, [r7, #8]
 8006080:	607a      	str	r2, [r7, #4]
 8006082:	603b      	str	r3, [r7, #0]
 8006084:	4603      	mov	r3, r0
 8006086:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006088:	7bfb      	ldrb	r3, [r7, #15]
 800608a:	4a0a      	ldr	r2, [pc, #40]	; (80060b4 <disk_write+0x3c>)
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	4413      	add	r3, r2
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	68dc      	ldr	r4, [r3, #12]
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	4a07      	ldr	r2, [pc, #28]	; (80060b4 <disk_write+0x3c>)
 8006098:	4413      	add	r3, r2
 800609a:	7a18      	ldrb	r0, [r3, #8]
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	68b9      	ldr	r1, [r7, #8]
 80060a2:	47a0      	blx	r4
 80060a4:	4603      	mov	r3, r0
 80060a6:	75fb      	strb	r3, [r7, #23]
  return res;
 80060a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	371c      	adds	r7, #28
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd90      	pop	{r4, r7, pc}
 80060b2:	bf00      	nop
 80060b4:	200023d4 	.word	0x200023d4

080060b8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	4603      	mov	r3, r0
 80060c0:	603a      	str	r2, [r7, #0]
 80060c2:	71fb      	strb	r3, [r7, #7]
 80060c4:	460b      	mov	r3, r1
 80060c6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80060c8:	79fb      	ldrb	r3, [r7, #7]
 80060ca:	4a09      	ldr	r2, [pc, #36]	; (80060f0 <disk_ioctl+0x38>)
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	4413      	add	r3, r2
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	79fa      	ldrb	r2, [r7, #7]
 80060d6:	4906      	ldr	r1, [pc, #24]	; (80060f0 <disk_ioctl+0x38>)
 80060d8:	440a      	add	r2, r1
 80060da:	7a10      	ldrb	r0, [r2, #8]
 80060dc:	79b9      	ldrb	r1, [r7, #6]
 80060de:	683a      	ldr	r2, [r7, #0]
 80060e0:	4798      	blx	r3
 80060e2:	4603      	mov	r3, r0
 80060e4:	73fb      	strb	r3, [r7, #15]
  return res;
 80060e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	200023d4 	.word	0x200023d4

080060f4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	3301      	adds	r3, #1
 8006100:	781b      	ldrb	r3, [r3, #0]
 8006102:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006104:	89fb      	ldrh	r3, [r7, #14]
 8006106:	021b      	lsls	r3, r3, #8
 8006108:	b21a      	sxth	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	b21b      	sxth	r3, r3
 8006110:	4313      	orrs	r3, r2
 8006112:	b21b      	sxth	r3, r3
 8006114:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006116:	89fb      	ldrh	r3, [r7, #14]
}
 8006118:	4618      	mov	r0, r3
 800611a:	3714      	adds	r7, #20
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	3303      	adds	r3, #3
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	021b      	lsls	r3, r3, #8
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	3202      	adds	r2, #2
 800613c:	7812      	ldrb	r2, [r2, #0]
 800613e:	4313      	orrs	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	021b      	lsls	r3, r3, #8
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	3201      	adds	r2, #1
 800614a:	7812      	ldrb	r2, [r2, #0]
 800614c:	4313      	orrs	r3, r2
 800614e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	021b      	lsls	r3, r3, #8
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	7812      	ldrb	r2, [r2, #0]
 8006158:	4313      	orrs	r3, r2
 800615a:	60fb      	str	r3, [r7, #12]
	return rv;
 800615c:	68fb      	ldr	r3, [r7, #12]
}
 800615e:	4618      	mov	r0, r3
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
 8006172:	460b      	mov	r3, r1
 8006174:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	607a      	str	r2, [r7, #4]
 800617c:	887a      	ldrh	r2, [r7, #2]
 800617e:	b2d2      	uxtb	r2, r2
 8006180:	701a      	strb	r2, [r3, #0]
 8006182:	887b      	ldrh	r3, [r7, #2]
 8006184:	0a1b      	lsrs	r3, r3, #8
 8006186:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	1c5a      	adds	r2, r3, #1
 800618c:	607a      	str	r2, [r7, #4]
 800618e:	887a      	ldrh	r2, [r7, #2]
 8006190:	b2d2      	uxtb	r2, r2
 8006192:	701a      	strb	r2, [r3, #0]
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	1c5a      	adds	r2, r3, #1
 80061ae:	607a      	str	r2, [r7, #4]
 80061b0:	683a      	ldr	r2, [r7, #0]
 80061b2:	b2d2      	uxtb	r2, r2
 80061b4:	701a      	strb	r2, [r3, #0]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	0a1b      	lsrs	r3, r3, #8
 80061ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	1c5a      	adds	r2, r3, #1
 80061c0:	607a      	str	r2, [r7, #4]
 80061c2:	683a      	ldr	r2, [r7, #0]
 80061c4:	b2d2      	uxtb	r2, r2
 80061c6:	701a      	strb	r2, [r3, #0]
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	0a1b      	lsrs	r3, r3, #8
 80061cc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	607a      	str	r2, [r7, #4]
 80061d4:	683a      	ldr	r2, [r7, #0]
 80061d6:	b2d2      	uxtb	r2, r2
 80061d8:	701a      	strb	r2, [r3, #0]
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	0a1b      	lsrs	r3, r3, #8
 80061de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	1c5a      	adds	r2, r3, #1
 80061e4:	607a      	str	r2, [r7, #4]
 80061e6:	683a      	ldr	r2, [r7, #0]
 80061e8:	b2d2      	uxtb	r2, r2
 80061ea:	701a      	strb	r2, [r3, #0]
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80061f8:	b480      	push	{r7}
 80061fa:	b087      	sub	sp, #28
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00d      	beq.n	800622e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	1c53      	adds	r3, r2, #1
 8006216:	613b      	str	r3, [r7, #16]
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	1c59      	adds	r1, r3, #1
 800621c:	6179      	str	r1, [r7, #20]
 800621e:	7812      	ldrb	r2, [r2, #0]
 8006220:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	3b01      	subs	r3, #1
 8006226:	607b      	str	r3, [r7, #4]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1f1      	bne.n	8006212 <mem_cpy+0x1a>
	}
}
 800622e:	bf00      	nop
 8006230:	371c      	adds	r7, #28
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr

0800623a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800623a:	b480      	push	{r7}
 800623c:	b087      	sub	sp, #28
 800623e:	af00      	add	r7, sp, #0
 8006240:	60f8      	str	r0, [r7, #12]
 8006242:	60b9      	str	r1, [r7, #8]
 8006244:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	1c5a      	adds	r2, r3, #1
 800624e:	617a      	str	r2, [r7, #20]
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	b2d2      	uxtb	r2, r2
 8006254:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	3b01      	subs	r3, #1
 800625a:	607b      	str	r3, [r7, #4]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1f3      	bne.n	800624a <mem_set+0x10>
}
 8006262:	bf00      	nop
 8006264:	bf00      	nop
 8006266:	371c      	adds	r7, #28
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006270:	b480      	push	{r7}
 8006272:	b089      	sub	sp, #36	; 0x24
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	61fb      	str	r3, [r7, #28]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006284:	2300      	movs	r3, #0
 8006286:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	61fa      	str	r2, [r7, #28]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	4619      	mov	r1, r3
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	1c5a      	adds	r2, r3, #1
 8006296:	61ba      	str	r2, [r7, #24]
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	1acb      	subs	r3, r1, r3
 800629c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	3b01      	subs	r3, #1
 80062a2:	607b      	str	r3, [r7, #4]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d002      	beq.n	80062b0 <mem_cmp+0x40>
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0eb      	beq.n	8006288 <mem_cmp+0x18>

	return r;
 80062b0:	697b      	ldr	r3, [r7, #20]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3724      	adds	r7, #36	; 0x24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80062be:	b480      	push	{r7}
 80062c0:	b083      	sub	sp, #12
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
 80062c6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80062c8:	e002      	b.n	80062d0 <chk_chr+0x12>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	3301      	adds	r3, #1
 80062ce:	607b      	str	r3, [r7, #4]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d005      	beq.n	80062e4 <chk_chr+0x26>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	461a      	mov	r2, r3
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d1f2      	bne.n	80062ca <chk_chr+0xc>
	return *str;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	781b      	ldrb	r3, [r3, #0]
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b082      	sub	sp, #8
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d009      	beq.n	8006316 <lock_fs+0x22>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	4618      	mov	r0, r3
 8006308:	f002 fe4f 	bl	8008faa <ff_req_grant>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d001      	beq.n	8006316 <lock_fs+0x22>
 8006312:	2301      	movs	r3, #1
 8006314:	e000      	b.n	8006318 <lock_fs+0x24>
 8006316:	2300      	movs	r3, #0
}
 8006318:	4618      	mov	r0, r3
 800631a:	3708      	adds	r7, #8
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	460b      	mov	r3, r1
 800632a:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00d      	beq.n	800634e <unlock_fs+0x2e>
 8006332:	78fb      	ldrb	r3, [r7, #3]
 8006334:	2b0c      	cmp	r3, #12
 8006336:	d00a      	beq.n	800634e <unlock_fs+0x2e>
 8006338:	78fb      	ldrb	r3, [r7, #3]
 800633a:	2b0b      	cmp	r3, #11
 800633c:	d007      	beq.n	800634e <unlock_fs+0x2e>
 800633e:	78fb      	ldrb	r3, [r7, #3]
 8006340:	2b0f      	cmp	r3, #15
 8006342:	d004      	beq.n	800634e <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	4618      	mov	r0, r3
 800634a:	f002 fe43 	bl	8008fd4 <ff_rel_grant>
	}
}
 800634e:	bf00      	nop
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
	...

08006358 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006362:	2300      	movs	r3, #0
 8006364:	60bb      	str	r3, [r7, #8]
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	60fb      	str	r3, [r7, #12]
 800636a:	e029      	b.n	80063c0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800636c:	4a27      	ldr	r2, [pc, #156]	; (800640c <chk_lock+0xb4>)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	4413      	add	r3, r2
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d01d      	beq.n	80063b6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800637a:	4a24      	ldr	r2, [pc, #144]	; (800640c <chk_lock+0xb4>)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	011b      	lsls	r3, r3, #4
 8006380:	4413      	add	r3, r2
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	429a      	cmp	r2, r3
 800638a:	d116      	bne.n	80063ba <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800638c:	4a1f      	ldr	r2, [pc, #124]	; (800640c <chk_lock+0xb4>)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	011b      	lsls	r3, r3, #4
 8006392:	4413      	add	r3, r2
 8006394:	3304      	adds	r3, #4
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800639c:	429a      	cmp	r2, r3
 800639e:	d10c      	bne.n	80063ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80063a0:	4a1a      	ldr	r2, [pc, #104]	; (800640c <chk_lock+0xb4>)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	011b      	lsls	r3, r3, #4
 80063a6:	4413      	add	r3, r2
 80063a8:	3308      	adds	r3, #8
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d102      	bne.n	80063ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80063b4:	e007      	b.n	80063c6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80063b6:	2301      	movs	r3, #1
 80063b8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	3301      	adds	r3, #1
 80063be:	60fb      	str	r3, [r7, #12]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d9d2      	bls.n	800636c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d109      	bne.n	80063e0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d102      	bne.n	80063d8 <chk_lock+0x80>
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d101      	bne.n	80063dc <chk_lock+0x84>
 80063d8:	2300      	movs	r3, #0
 80063da:	e010      	b.n	80063fe <chk_lock+0xa6>
 80063dc:	2312      	movs	r3, #18
 80063de:	e00e      	b.n	80063fe <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d108      	bne.n	80063f8 <chk_lock+0xa0>
 80063e6:	4a09      	ldr	r2, [pc, #36]	; (800640c <chk_lock+0xb4>)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	011b      	lsls	r3, r3, #4
 80063ec:	4413      	add	r3, r2
 80063ee:	330c      	adds	r3, #12
 80063f0:	881b      	ldrh	r3, [r3, #0]
 80063f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063f6:	d101      	bne.n	80063fc <chk_lock+0xa4>
 80063f8:	2310      	movs	r3, #16
 80063fa:	e000      	b.n	80063fe <chk_lock+0xa6>
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	200023b4 	.word	0x200023b4

08006410 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006416:	2300      	movs	r3, #0
 8006418:	607b      	str	r3, [r7, #4]
 800641a:	e002      	b.n	8006422 <enq_lock+0x12>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	3301      	adds	r3, #1
 8006420:	607b      	str	r3, [r7, #4]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b01      	cmp	r3, #1
 8006426:	d806      	bhi.n	8006436 <enq_lock+0x26>
 8006428:	4a09      	ldr	r2, [pc, #36]	; (8006450 <enq_lock+0x40>)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	011b      	lsls	r3, r3, #4
 800642e:	4413      	add	r3, r2
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1f2      	bne.n	800641c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2b02      	cmp	r3, #2
 800643a:	bf14      	ite	ne
 800643c:	2301      	movne	r3, #1
 800643e:	2300      	moveq	r3, #0
 8006440:	b2db      	uxtb	r3, r3
}
 8006442:	4618      	mov	r0, r3
 8006444:	370c      	adds	r7, #12
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop
 8006450:	200023b4 	.word	0x200023b4

08006454 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800645e:	2300      	movs	r3, #0
 8006460:	60fb      	str	r3, [r7, #12]
 8006462:	e01f      	b.n	80064a4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006464:	4a41      	ldr	r2, [pc, #260]	; (800656c <inc_lock+0x118>)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	011b      	lsls	r3, r3, #4
 800646a:	4413      	add	r3, r2
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	429a      	cmp	r2, r3
 8006474:	d113      	bne.n	800649e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006476:	4a3d      	ldr	r2, [pc, #244]	; (800656c <inc_lock+0x118>)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	011b      	lsls	r3, r3, #4
 800647c:	4413      	add	r3, r2
 800647e:	3304      	adds	r3, #4
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006486:	429a      	cmp	r2, r3
 8006488:	d109      	bne.n	800649e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800648a:	4a38      	ldr	r2, [pc, #224]	; (800656c <inc_lock+0x118>)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	011b      	lsls	r3, r3, #4
 8006490:	4413      	add	r3, r2
 8006492:	3308      	adds	r3, #8
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800649a:	429a      	cmp	r2, r3
 800649c:	d006      	beq.n	80064ac <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	3301      	adds	r3, #1
 80064a2:	60fb      	str	r3, [r7, #12]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d9dc      	bls.n	8006464 <inc_lock+0x10>
 80064aa:	e000      	b.n	80064ae <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80064ac:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d132      	bne.n	800651a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80064b4:	2300      	movs	r3, #0
 80064b6:	60fb      	str	r3, [r7, #12]
 80064b8:	e002      	b.n	80064c0 <inc_lock+0x6c>
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	3301      	adds	r3, #1
 80064be:	60fb      	str	r3, [r7, #12]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d806      	bhi.n	80064d4 <inc_lock+0x80>
 80064c6:	4a29      	ldr	r2, [pc, #164]	; (800656c <inc_lock+0x118>)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	011b      	lsls	r3, r3, #4
 80064cc:	4413      	add	r3, r2
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d1f2      	bne.n	80064ba <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2b02      	cmp	r3, #2
 80064d8:	d101      	bne.n	80064de <inc_lock+0x8a>
 80064da:	2300      	movs	r3, #0
 80064dc:	e040      	b.n	8006560 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	4922      	ldr	r1, [pc, #136]	; (800656c <inc_lock+0x118>)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	440b      	add	r3, r1
 80064ea:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	689a      	ldr	r2, [r3, #8]
 80064f0:	491e      	ldr	r1, [pc, #120]	; (800656c <inc_lock+0x118>)
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	011b      	lsls	r3, r3, #4
 80064f6:	440b      	add	r3, r1
 80064f8:	3304      	adds	r3, #4
 80064fa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	695a      	ldr	r2, [r3, #20]
 8006500:	491a      	ldr	r1, [pc, #104]	; (800656c <inc_lock+0x118>)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	011b      	lsls	r3, r3, #4
 8006506:	440b      	add	r3, r1
 8006508:	3308      	adds	r3, #8
 800650a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800650c:	4a17      	ldr	r2, [pc, #92]	; (800656c <inc_lock+0x118>)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	011b      	lsls	r3, r3, #4
 8006512:	4413      	add	r3, r2
 8006514:	330c      	adds	r3, #12
 8006516:	2200      	movs	r2, #0
 8006518:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d009      	beq.n	8006534 <inc_lock+0xe0>
 8006520:	4a12      	ldr	r2, [pc, #72]	; (800656c <inc_lock+0x118>)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	011b      	lsls	r3, r3, #4
 8006526:	4413      	add	r3, r2
 8006528:	330c      	adds	r3, #12
 800652a:	881b      	ldrh	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <inc_lock+0xe0>
 8006530:	2300      	movs	r3, #0
 8006532:	e015      	b.n	8006560 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d108      	bne.n	800654c <inc_lock+0xf8>
 800653a:	4a0c      	ldr	r2, [pc, #48]	; (800656c <inc_lock+0x118>)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	011b      	lsls	r3, r3, #4
 8006540:	4413      	add	r3, r2
 8006542:	330c      	adds	r3, #12
 8006544:	881b      	ldrh	r3, [r3, #0]
 8006546:	3301      	adds	r3, #1
 8006548:	b29a      	uxth	r2, r3
 800654a:	e001      	b.n	8006550 <inc_lock+0xfc>
 800654c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006550:	4906      	ldr	r1, [pc, #24]	; (800656c <inc_lock+0x118>)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	011b      	lsls	r3, r3, #4
 8006556:	440b      	add	r3, r1
 8006558:	330c      	adds	r3, #12
 800655a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	3301      	adds	r3, #1
}
 8006560:	4618      	mov	r0, r3
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr
 800656c:	200023b4 	.word	0x200023b4

08006570 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	3b01      	subs	r3, #1
 800657c:	607b      	str	r3, [r7, #4]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d825      	bhi.n	80065d0 <dec_lock+0x60>
		n = Files[i].ctr;
 8006584:	4a17      	ldr	r2, [pc, #92]	; (80065e4 <dec_lock+0x74>)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	011b      	lsls	r3, r3, #4
 800658a:	4413      	add	r3, r2
 800658c:	330c      	adds	r3, #12
 800658e:	881b      	ldrh	r3, [r3, #0]
 8006590:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006592:	89fb      	ldrh	r3, [r7, #14]
 8006594:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006598:	d101      	bne.n	800659e <dec_lock+0x2e>
 800659a:	2300      	movs	r3, #0
 800659c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800659e:	89fb      	ldrh	r3, [r7, #14]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d002      	beq.n	80065aa <dec_lock+0x3a>
 80065a4:	89fb      	ldrh	r3, [r7, #14]
 80065a6:	3b01      	subs	r3, #1
 80065a8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80065aa:	4a0e      	ldr	r2, [pc, #56]	; (80065e4 <dec_lock+0x74>)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	011b      	lsls	r3, r3, #4
 80065b0:	4413      	add	r3, r2
 80065b2:	330c      	adds	r3, #12
 80065b4:	89fa      	ldrh	r2, [r7, #14]
 80065b6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80065b8:	89fb      	ldrh	r3, [r7, #14]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d105      	bne.n	80065ca <dec_lock+0x5a>
 80065be:	4a09      	ldr	r2, [pc, #36]	; (80065e4 <dec_lock+0x74>)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	011b      	lsls	r3, r3, #4
 80065c4:	4413      	add	r3, r2
 80065c6:	2200      	movs	r2, #0
 80065c8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	737b      	strb	r3, [r7, #13]
 80065ce:	e001      	b.n	80065d4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80065d0:	2302      	movs	r3, #2
 80065d2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80065d4:	7b7b      	ldrb	r3, [r7, #13]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3714      	adds	r7, #20
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	200023b4 	.word	0x200023b4

080065e8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80065f0:	2300      	movs	r3, #0
 80065f2:	60fb      	str	r3, [r7, #12]
 80065f4:	e010      	b.n	8006618 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80065f6:	4a0d      	ldr	r2, [pc, #52]	; (800662c <clear_lock+0x44>)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	011b      	lsls	r3, r3, #4
 80065fc:	4413      	add	r3, r2
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	429a      	cmp	r2, r3
 8006604:	d105      	bne.n	8006612 <clear_lock+0x2a>
 8006606:	4a09      	ldr	r2, [pc, #36]	; (800662c <clear_lock+0x44>)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	011b      	lsls	r3, r3, #4
 800660c:	4413      	add	r3, r2
 800660e:	2200      	movs	r2, #0
 8006610:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	3301      	adds	r3, #1
 8006616:	60fb      	str	r3, [r7, #12]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2b01      	cmp	r3, #1
 800661c:	d9eb      	bls.n	80065f6 <clear_lock+0xe>
	}
}
 800661e:	bf00      	nop
 8006620:	bf00      	nop
 8006622:	3714      	adds	r7, #20
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr
 800662c:	200023b4 	.word	0x200023b4

08006630 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b086      	sub	sp, #24
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006638:	2300      	movs	r3, #0
 800663a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	78db      	ldrb	r3, [r3, #3]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d034      	beq.n	80066ae <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006648:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	7858      	ldrb	r0, [r3, #1]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006654:	2301      	movs	r3, #1
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	f7ff fd0e 	bl	8006078 <disk_write>
 800665c:	4603      	mov	r3, r0
 800665e:	2b00      	cmp	r3, #0
 8006660:	d002      	beq.n	8006668 <sync_window+0x38>
			res = FR_DISK_ERR;
 8006662:	2301      	movs	r3, #1
 8006664:	73fb      	strb	r3, [r7, #15]
 8006666:	e022      	b.n	80066ae <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	1ad2      	subs	r2, r2, r3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667a:	429a      	cmp	r2, r3
 800667c:	d217      	bcs.n	80066ae <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	789b      	ldrb	r3, [r3, #2]
 8006682:	613b      	str	r3, [r7, #16]
 8006684:	e010      	b.n	80066a8 <sync_window+0x78>
					wsect += fs->fsize;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4413      	add	r3, r2
 800668e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	7858      	ldrb	r0, [r3, #1]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800669a:	2301      	movs	r3, #1
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	f7ff fceb 	bl	8006078 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	3b01      	subs	r3, #1
 80066a6:	613b      	str	r3, [r7, #16]
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d8eb      	bhi.n	8006686 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3718      	adds	r7, #24
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80066c2:	2300      	movs	r3, #0
 80066c4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ca:	683a      	ldr	r2, [r7, #0]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d01b      	beq.n	8006708 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f7ff ffad 	bl	8006630 <sync_window>
 80066d6:	4603      	mov	r3, r0
 80066d8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80066da:	7bfb      	ldrb	r3, [r7, #15]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d113      	bne.n	8006708 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	7858      	ldrb	r0, [r3, #1]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80066ea:	2301      	movs	r3, #1
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	f7ff fca3 	bl	8006038 <disk_read>
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d004      	beq.n	8006702 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80066f8:	f04f 33ff 	mov.w	r3, #4294967295
 80066fc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80066fe:	2301      	movs	r3, #1
 8006700:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	683a      	ldr	r2, [r7, #0]
 8006706:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 8006708:	7bfb      	ldrb	r3, [r7, #15]
}
 800670a:	4618      	mov	r0, r3
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
	...

08006714 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f7ff ff87 	bl	8006630 <sync_window>
 8006722:	4603      	mov	r3, r0
 8006724:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006726:	7bfb      	ldrb	r3, [r7, #15]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d159      	bne.n	80067e0 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	2b03      	cmp	r3, #3
 8006732:	d149      	bne.n	80067c8 <sync_fs+0xb4>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	791b      	ldrb	r3, [r3, #4]
 8006738:	2b01      	cmp	r3, #1
 800673a:	d145      	bne.n	80067c8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	899b      	ldrh	r3, [r3, #12]
 8006746:	461a      	mov	r2, r3
 8006748:	2100      	movs	r1, #0
 800674a:	f7ff fd76 	bl	800623a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	333c      	adds	r3, #60	; 0x3c
 8006752:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006756:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800675a:	4618      	mov	r0, r3
 800675c:	f7ff fd05 	bl	800616a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	333c      	adds	r3, #60	; 0x3c
 8006764:	4921      	ldr	r1, [pc, #132]	; (80067ec <sync_fs+0xd8>)
 8006766:	4618      	mov	r0, r3
 8006768:	f7ff fd1a 	bl	80061a0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	333c      	adds	r3, #60	; 0x3c
 8006770:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006774:	491e      	ldr	r1, [pc, #120]	; (80067f0 <sync_fs+0xdc>)
 8006776:	4618      	mov	r0, r3
 8006778:	f7ff fd12 	bl	80061a0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	333c      	adds	r3, #60	; 0x3c
 8006780:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	69db      	ldr	r3, [r3, #28]
 8006788:	4619      	mov	r1, r3
 800678a:	4610      	mov	r0, r2
 800678c:	f7ff fd08 	bl	80061a0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	333c      	adds	r3, #60	; 0x3c
 8006794:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	699b      	ldr	r3, [r3, #24]
 800679c:	4619      	mov	r1, r3
 800679e:	4610      	mov	r0, r2
 80067a0:	f7ff fcfe 	bl	80061a0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067a8:	1c5a      	adds	r2, r3, #1
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	7858      	ldrb	r0, [r3, #1]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067bc:	2301      	movs	r3, #1
 80067be:	f7ff fc5b 	bl	8006078 <disk_write>
			fs->fsi_flag = 0;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	785b      	ldrb	r3, [r3, #1]
 80067cc:	2200      	movs	r2, #0
 80067ce:	2100      	movs	r1, #0
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7ff fc71 	bl	80060b8 <disk_ioctl>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d001      	beq.n	80067e0 <sync_fs+0xcc>
 80067dc:	2301      	movs	r3, #1
 80067de:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80067e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	41615252 	.word	0x41615252
 80067f0:	61417272 	.word	0x61417272

080067f4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	3b02      	subs	r3, #2
 8006802:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a1b      	ldr	r3, [r3, #32]
 8006808:	3b02      	subs	r3, #2
 800680a:	683a      	ldr	r2, [r7, #0]
 800680c:	429a      	cmp	r2, r3
 800680e:	d301      	bcc.n	8006814 <clust2sect+0x20>
 8006810:	2300      	movs	r3, #0
 8006812:	e008      	b.n	8006826 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	895b      	ldrh	r3, [r3, #10]
 8006818:	461a      	mov	r2, r3
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	fb03 f202 	mul.w	r2, r3, r2
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006824:	4413      	add	r3, r2
}
 8006826:	4618      	mov	r0, r3
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr

08006832 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b086      	sub	sp, #24
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
 800683a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	2b01      	cmp	r3, #1
 8006846:	d904      	bls.n	8006852 <get_fat+0x20>
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	6a1b      	ldr	r3, [r3, #32]
 800684c:	683a      	ldr	r2, [r7, #0]
 800684e:	429a      	cmp	r2, r3
 8006850:	d302      	bcc.n	8006858 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006852:	2301      	movs	r3, #1
 8006854:	617b      	str	r3, [r7, #20]
 8006856:	e0bb      	b.n	80069d0 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006858:	f04f 33ff 	mov.w	r3, #4294967295
 800685c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	2b03      	cmp	r3, #3
 8006864:	f000 8083 	beq.w	800696e <get_fat+0x13c>
 8006868:	2b03      	cmp	r3, #3
 800686a:	f300 80a7 	bgt.w	80069bc <get_fat+0x18a>
 800686e:	2b01      	cmp	r3, #1
 8006870:	d002      	beq.n	8006878 <get_fat+0x46>
 8006872:	2b02      	cmp	r3, #2
 8006874:	d056      	beq.n	8006924 <get_fat+0xf2>
 8006876:	e0a1      	b.n	80069bc <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	60fb      	str	r3, [r7, #12]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	085b      	lsrs	r3, r3, #1
 8006880:	68fa      	ldr	r2, [r7, #12]
 8006882:	4413      	add	r3, r2
 8006884:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	899b      	ldrh	r3, [r3, #12]
 800688e:	4619      	mov	r1, r3
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	fbb3 f3f1 	udiv	r3, r3, r1
 8006896:	4413      	add	r3, r2
 8006898:	4619      	mov	r1, r3
 800689a:	6938      	ldr	r0, [r7, #16]
 800689c:	f7ff ff0c 	bl	80066b8 <move_window>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f040 808d 	bne.w	80069c2 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	1c5a      	adds	r2, r3, #1
 80068ac:	60fa      	str	r2, [r7, #12]
 80068ae:	693a      	ldr	r2, [r7, #16]
 80068b0:	8992      	ldrh	r2, [r2, #12]
 80068b2:	fbb3 f1f2 	udiv	r1, r3, r2
 80068b6:	fb01 f202 	mul.w	r2, r1, r2
 80068ba:	1a9b      	subs	r3, r3, r2
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	4413      	add	r3, r2
 80068c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068c4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	899b      	ldrh	r3, [r3, #12]
 80068ce:	4619      	mov	r1, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80068d6:	4413      	add	r3, r2
 80068d8:	4619      	mov	r1, r3
 80068da:	6938      	ldr	r0, [r7, #16]
 80068dc:	f7ff feec 	bl	80066b8 <move_window>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d16f      	bne.n	80069c6 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	899b      	ldrh	r3, [r3, #12]
 80068ea:	461a      	mov	r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80068f2:	fb01 f202 	mul.w	r2, r1, r2
 80068f6:	1a9b      	subs	r3, r3, r2
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	4413      	add	r3, r2
 80068fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006900:	021b      	lsls	r3, r3, #8
 8006902:	461a      	mov	r2, r3
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	4313      	orrs	r3, r2
 8006908:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	2b00      	cmp	r3, #0
 8006912:	d002      	beq.n	800691a <get_fat+0xe8>
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	091b      	lsrs	r3, r3, #4
 8006918:	e002      	b.n	8006920 <get_fat+0xee>
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006920:	617b      	str	r3, [r7, #20]
			break;
 8006922:	e055      	b.n	80069d0 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	899b      	ldrh	r3, [r3, #12]
 800692c:	085b      	lsrs	r3, r3, #1
 800692e:	b29b      	uxth	r3, r3
 8006930:	4619      	mov	r1, r3
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	fbb3 f3f1 	udiv	r3, r3, r1
 8006938:	4413      	add	r3, r2
 800693a:	4619      	mov	r1, r3
 800693c:	6938      	ldr	r0, [r7, #16]
 800693e:	f7ff febb 	bl	80066b8 <move_window>
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	d140      	bne.n	80069ca <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	005b      	lsls	r3, r3, #1
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	8992      	ldrh	r2, [r2, #12]
 8006956:	fbb3 f0f2 	udiv	r0, r3, r2
 800695a:	fb00 f202 	mul.w	r2, r0, r2
 800695e:	1a9b      	subs	r3, r3, r2
 8006960:	440b      	add	r3, r1
 8006962:	4618      	mov	r0, r3
 8006964:	f7ff fbc6 	bl	80060f4 <ld_word>
 8006968:	4603      	mov	r3, r0
 800696a:	617b      	str	r3, [r7, #20]
			break;
 800696c:	e030      	b.n	80069d0 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	899b      	ldrh	r3, [r3, #12]
 8006976:	089b      	lsrs	r3, r3, #2
 8006978:	b29b      	uxth	r3, r3
 800697a:	4619      	mov	r1, r3
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006982:	4413      	add	r3, r2
 8006984:	4619      	mov	r1, r3
 8006986:	6938      	ldr	r0, [r7, #16]
 8006988:	f7ff fe96 	bl	80066b8 <move_window>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d11d      	bne.n	80069ce <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	8992      	ldrh	r2, [r2, #12]
 80069a0:	fbb3 f0f2 	udiv	r0, r3, r2
 80069a4:	fb00 f202 	mul.w	r2, r0, r2
 80069a8:	1a9b      	subs	r3, r3, r2
 80069aa:	440b      	add	r3, r1
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7ff fbb9 	bl	8006124 <ld_dword>
 80069b2:	4603      	mov	r3, r0
 80069b4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80069b8:	617b      	str	r3, [r7, #20]
			break;
 80069ba:	e009      	b.n	80069d0 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80069bc:	2301      	movs	r3, #1
 80069be:	617b      	str	r3, [r7, #20]
 80069c0:	e006      	b.n	80069d0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80069c2:	bf00      	nop
 80069c4:	e004      	b.n	80069d0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80069c6:	bf00      	nop
 80069c8:	e002      	b.n	80069d0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80069ca:	bf00      	nop
 80069cc:	e000      	b.n	80069d0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80069ce:	bf00      	nop
		}
	}

	return val;
 80069d0:	697b      	ldr	r3, [r7, #20]
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3718      	adds	r7, #24
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}

080069da <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80069da:	b590      	push	{r4, r7, lr}
 80069dc:	b089      	sub	sp, #36	; 0x24
 80069de:	af00      	add	r7, sp, #0
 80069e0:	60f8      	str	r0, [r7, #12]
 80069e2:	60b9      	str	r1, [r7, #8]
 80069e4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80069e6:	2302      	movs	r3, #2
 80069e8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	f240 8109 	bls.w	8006c04 <put_fat+0x22a>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	f080 8103 	bcs.w	8006c04 <put_fat+0x22a>
		switch (fs->fs_type) {
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	2b03      	cmp	r3, #3
 8006a04:	f000 80b6 	beq.w	8006b74 <put_fat+0x19a>
 8006a08:	2b03      	cmp	r3, #3
 8006a0a:	f300 80fb 	bgt.w	8006c04 <put_fat+0x22a>
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d003      	beq.n	8006a1a <put_fat+0x40>
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	f000 8083 	beq.w	8006b1e <put_fat+0x144>
 8006a18:	e0f4      	b.n	8006c04 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	61bb      	str	r3, [r7, #24]
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	085b      	lsrs	r3, r3, #1
 8006a22:	69ba      	ldr	r2, [r7, #24]
 8006a24:	4413      	add	r3, r2
 8006a26:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	899b      	ldrh	r3, [r3, #12]
 8006a30:	4619      	mov	r1, r3
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a38:	4413      	add	r3, r2
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	68f8      	ldr	r0, [r7, #12]
 8006a3e:	f7ff fe3b 	bl	80066b8 <move_window>
 8006a42:	4603      	mov	r3, r0
 8006a44:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006a46:	7ffb      	ldrb	r3, [r7, #31]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f040 80d4 	bne.w	8006bf6 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	1c5a      	adds	r2, r3, #1
 8006a58:	61ba      	str	r2, [r7, #24]
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	8992      	ldrh	r2, [r2, #12]
 8006a5e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006a62:	fb00 f202 	mul.w	r2, r0, r2
 8006a66:	1a9b      	subs	r3, r3, r2
 8006a68:	440b      	add	r3, r1
 8006a6a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00d      	beq.n	8006a92 <put_fat+0xb8>
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	b25b      	sxtb	r3, r3
 8006a7c:	f003 030f 	and.w	r3, r3, #15
 8006a80:	b25a      	sxtb	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	011b      	lsls	r3, r3, #4
 8006a88:	b25b      	sxtb	r3, r3
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	b25b      	sxtb	r3, r3
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	e001      	b.n	8006a96 <put_fat+0xbc>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	899b      	ldrh	r3, [r3, #12]
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	fbb3 f3f1 	udiv	r3, r3, r1
 8006ab0:	4413      	add	r3, r2
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f7ff fdff 	bl	80066b8 <move_window>
 8006aba:	4603      	mov	r3, r0
 8006abc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006abe:	7ffb      	ldrb	r3, [r7, #31]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f040 809a 	bne.w	8006bfa <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	899b      	ldrh	r3, [r3, #12]
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	fbb3 f0f2 	udiv	r0, r3, r2
 8006ad8:	fb00 f202 	mul.w	r2, r0, r2
 8006adc:	1a9b      	subs	r3, r3, r2
 8006ade:	440b      	add	r3, r1
 8006ae0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f003 0301 	and.w	r3, r3, #1
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d003      	beq.n	8006af4 <put_fat+0x11a>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	091b      	lsrs	r3, r3, #4
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	e00e      	b.n	8006b12 <put_fat+0x138>
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	b25b      	sxtb	r3, r3
 8006afa:	f023 030f 	bic.w	r3, r3, #15
 8006afe:	b25a      	sxtb	r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	0a1b      	lsrs	r3, r3, #8
 8006b04:	b25b      	sxtb	r3, r3
 8006b06:	f003 030f 	and.w	r3, r3, #15
 8006b0a:	b25b      	sxtb	r3, r3
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	b25b      	sxtb	r3, r3
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	70da      	strb	r2, [r3, #3]
			break;
 8006b1c:	e072      	b.n	8006c04 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	899b      	ldrh	r3, [r3, #12]
 8006b26:	085b      	lsrs	r3, r3, #1
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b32:	4413      	add	r3, r2
 8006b34:	4619      	mov	r1, r3
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	f7ff fdbe 	bl	80066b8 <move_window>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006b40:	7ffb      	ldrb	r3, [r7, #31]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d15b      	bne.n	8006bfe <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	005b      	lsls	r3, r3, #1
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	8992      	ldrh	r2, [r2, #12]
 8006b54:	fbb3 f0f2 	udiv	r0, r3, r2
 8006b58:	fb00 f202 	mul.w	r2, r0, r2
 8006b5c:	1a9b      	subs	r3, r3, r2
 8006b5e:	440b      	add	r3, r1
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	b292      	uxth	r2, r2
 8006b64:	4611      	mov	r1, r2
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7ff faff 	bl	800616a <st_word>
			fs->wflag = 1;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	70da      	strb	r2, [r3, #3]
			break;
 8006b72:	e047      	b.n	8006c04 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	899b      	ldrh	r3, [r3, #12]
 8006b7c:	089b      	lsrs	r3, r3, #2
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	4619      	mov	r1, r3
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	fbb3 f3f1 	udiv	r3, r3, r1
 8006b88:	4413      	add	r3, r2
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	68f8      	ldr	r0, [r7, #12]
 8006b8e:	f7ff fd93 	bl	80066b8 <move_window>
 8006b92:	4603      	mov	r3, r0
 8006b94:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006b96:	7ffb      	ldrb	r3, [r7, #31]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d132      	bne.n	8006c02 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	8992      	ldrh	r2, [r2, #12]
 8006bb0:	fbb3 f0f2 	udiv	r0, r3, r2
 8006bb4:	fb00 f202 	mul.w	r2, r0, r2
 8006bb8:	1a9b      	subs	r3, r3, r2
 8006bba:	440b      	add	r3, r1
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7ff fab1 	bl	8006124 <ld_dword>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006bc8:	4323      	orrs	r3, r4
 8006bca:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	8992      	ldrh	r2, [r2, #12]
 8006bda:	fbb3 f0f2 	udiv	r0, r3, r2
 8006bde:	fb00 f202 	mul.w	r2, r0, r2
 8006be2:	1a9b      	subs	r3, r3, r2
 8006be4:	440b      	add	r3, r1
 8006be6:	6879      	ldr	r1, [r7, #4]
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7ff fad9 	bl	80061a0 <st_dword>
			fs->wflag = 1;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	70da      	strb	r2, [r3, #3]
			break;
 8006bf4:	e006      	b.n	8006c04 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006bf6:	bf00      	nop
 8006bf8:	e004      	b.n	8006c04 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006bfa:	bf00      	nop
 8006bfc:	e002      	b.n	8006c04 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006bfe:	bf00      	nop
 8006c00:	e000      	b.n	8006c04 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006c02:	bf00      	nop
		}
	}
	return res;
 8006c04:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3724      	adds	r7, #36	; 0x24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd90      	pop	{r4, r7, pc}

08006c0e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006c0e:	b580      	push	{r7, lr}
 8006c10:	b088      	sub	sp, #32
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	60f8      	str	r0, [r7, #12]
 8006c16:	60b9      	str	r1, [r7, #8]
 8006c18:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d904      	bls.n	8006c34 <remove_chain+0x26>
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	68ba      	ldr	r2, [r7, #8]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d301      	bcc.n	8006c38 <remove_chain+0x2a>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e04b      	b.n	8006cd0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00c      	beq.n	8006c58 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c42:	6879      	ldr	r1, [r7, #4]
 8006c44:	69b8      	ldr	r0, [r7, #24]
 8006c46:	f7ff fec8 	bl	80069da <put_fat>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006c4e:	7ffb      	ldrb	r3, [r7, #31]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <remove_chain+0x4a>
 8006c54:	7ffb      	ldrb	r3, [r7, #31]
 8006c56:	e03b      	b.n	8006cd0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006c58:	68b9      	ldr	r1, [r7, #8]
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f7ff fde9 	bl	8006832 <get_fat>
 8006c60:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d031      	beq.n	8006ccc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d101      	bne.n	8006c72 <remove_chain+0x64>
 8006c6e:	2302      	movs	r3, #2
 8006c70:	e02e      	b.n	8006cd0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c78:	d101      	bne.n	8006c7e <remove_chain+0x70>
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e028      	b.n	8006cd0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006c7e:	2200      	movs	r2, #0
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	69b8      	ldr	r0, [r7, #24]
 8006c84:	f7ff fea9 	bl	80069da <put_fat>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006c8c:	7ffb      	ldrb	r3, [r7, #31]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d001      	beq.n	8006c96 <remove_chain+0x88>
 8006c92:	7ffb      	ldrb	r3, [r7, #31]
 8006c94:	e01c      	b.n	8006cd0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	69da      	ldr	r2, [r3, #28]
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	6a1b      	ldr	r3, [r3, #32]
 8006c9e:	3b02      	subs	r3, #2
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d20b      	bcs.n	8006cbc <remove_chain+0xae>
			fs->free_clst++;
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	69db      	ldr	r3, [r3, #28]
 8006ca8:	1c5a      	adds	r2, r3, #1
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	791b      	ldrb	r3, [r3, #4]
 8006cb2:	f043 0301 	orr.w	r3, r3, #1
 8006cb6:	b2da      	uxtb	r2, r3
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	6a1b      	ldr	r3, [r3, #32]
 8006cc4:	68ba      	ldr	r2, [r7, #8]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d3c6      	bcc.n	8006c58 <remove_chain+0x4a>
 8006cca:	e000      	b.n	8006cce <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006ccc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006cce:	2300      	movs	r3, #0
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3720      	adds	r7, #32
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b088      	sub	sp, #32
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d10d      	bne.n	8006d0a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d004      	beq.n	8006d04 <create_chain+0x2c>
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	6a1b      	ldr	r3, [r3, #32]
 8006cfe:	69ba      	ldr	r2, [r7, #24]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d31b      	bcc.n	8006d3c <create_chain+0x64>
 8006d04:	2301      	movs	r3, #1
 8006d06:	61bb      	str	r3, [r7, #24]
 8006d08:	e018      	b.n	8006d3c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006d0a:	6839      	ldr	r1, [r7, #0]
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f7ff fd90 	bl	8006832 <get_fat>
 8006d12:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d801      	bhi.n	8006d1e <create_chain+0x46>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e070      	b.n	8006e00 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d24:	d101      	bne.n	8006d2a <create_chain+0x52>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	e06a      	b.n	8006e00 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	6a1b      	ldr	r3, [r3, #32]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d201      	bcs.n	8006d38 <create_chain+0x60>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	e063      	b.n	8006e00 <create_chain+0x128>
		scl = clst;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	3301      	adds	r3, #1
 8006d44:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	6a1b      	ldr	r3, [r3, #32]
 8006d4a:	69fa      	ldr	r2, [r7, #28]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d307      	bcc.n	8006d60 <create_chain+0x88>
				ncl = 2;
 8006d50:	2302      	movs	r3, #2
 8006d52:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006d54:	69fa      	ldr	r2, [r7, #28]
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d901      	bls.n	8006d60 <create_chain+0x88>
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	e04f      	b.n	8006e00 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006d60:	69f9      	ldr	r1, [r7, #28]
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f7ff fd65 	bl	8006832 <get_fat>
 8006d68:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00e      	beq.n	8006d8e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d003      	beq.n	8006d7e <create_chain+0xa6>
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d7c:	d101      	bne.n	8006d82 <create_chain+0xaa>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	e03e      	b.n	8006e00 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006d82:	69fa      	ldr	r2, [r7, #28]
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d1da      	bne.n	8006d40 <create_chain+0x68>
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	e038      	b.n	8006e00 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006d8e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006d90:	f04f 32ff 	mov.w	r2, #4294967295
 8006d94:	69f9      	ldr	r1, [r7, #28]
 8006d96:	6938      	ldr	r0, [r7, #16]
 8006d98:	f7ff fe1f 	bl	80069da <put_fat>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006da0:	7dfb      	ldrb	r3, [r7, #23]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d109      	bne.n	8006dba <create_chain+0xe2>
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d006      	beq.n	8006dba <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006dac:	69fa      	ldr	r2, [r7, #28]
 8006dae:	6839      	ldr	r1, [r7, #0]
 8006db0:	6938      	ldr	r0, [r7, #16]
 8006db2:	f7ff fe12 	bl	80069da <put_fat>
 8006db6:	4603      	mov	r3, r0
 8006db8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006dba:	7dfb      	ldrb	r3, [r7, #23]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d116      	bne.n	8006dee <create_chain+0x116>
		fs->last_clst = ncl;
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	69fa      	ldr	r2, [r7, #28]
 8006dc4:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	69da      	ldr	r2, [r3, #28]
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	6a1b      	ldr	r3, [r3, #32]
 8006dce:	3b02      	subs	r3, #2
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d804      	bhi.n	8006dde <create_chain+0x106>
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	69db      	ldr	r3, [r3, #28]
 8006dd8:	1e5a      	subs	r2, r3, #1
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	791b      	ldrb	r3, [r3, #4]
 8006de2:	f043 0301 	orr.w	r3, r3, #1
 8006de6:	b2da      	uxtb	r2, r3
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	711a      	strb	r2, [r3, #4]
 8006dec:	e007      	b.n	8006dfe <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006dee:	7dfb      	ldrb	r3, [r7, #23]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d102      	bne.n	8006dfa <create_chain+0x122>
 8006df4:	f04f 33ff 	mov.w	r3, #4294967295
 8006df8:	e000      	b.n	8006dfc <create_chain+0x124>
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006dfe:	69fb      	ldr	r3, [r7, #28]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3720      	adds	r7, #32
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b087      	sub	sp, #28
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	899b      	ldrh	r3, [r3, #12]
 8006e24:	461a      	mov	r2, r3
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	8952      	ldrh	r2, [r2, #10]
 8006e30:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e34:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	1d1a      	adds	r2, r3, #4
 8006e3a:	613a      	str	r2, [r7, #16]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d101      	bne.n	8006e4a <clmt_clust+0x42>
 8006e46:	2300      	movs	r3, #0
 8006e48:	e010      	b.n	8006e6c <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8006e4a:	697a      	ldr	r2, [r7, #20]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d307      	bcc.n	8006e62 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8006e52:	697a      	ldr	r2, [r7, #20]
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	617b      	str	r3, [r7, #20]
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	3304      	adds	r3, #4
 8006e5e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006e60:	e7e9      	b.n	8006e36 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8006e62:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	4413      	add	r3, r2
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	371c      	adds	r7, #28
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b086      	sub	sp, #24
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006e8e:	d204      	bcs.n	8006e9a <dir_sdi+0x22>
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	f003 031f 	and.w	r3, r3, #31
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d001      	beq.n	8006e9e <dir_sdi+0x26>
		return FR_INT_ERR;
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	e071      	b.n	8006f82 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	683a      	ldr	r2, [r7, #0]
 8006ea2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d106      	bne.n	8006ebe <dir_sdi+0x46>
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d902      	bls.n	8006ebe <dir_sdi+0x46>
		clst = fs->dirbase;
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ebc:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d10c      	bne.n	8006ede <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	095b      	lsrs	r3, r3, #5
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	8912      	ldrh	r2, [r2, #8]
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d301      	bcc.n	8006ed4 <dir_sdi+0x5c>
 8006ed0:	2302      	movs	r3, #2
 8006ed2:	e056      	b.n	8006f82 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	61da      	str	r2, [r3, #28]
 8006edc:	e02d      	b.n	8006f3a <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	895b      	ldrh	r3, [r3, #10]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	899b      	ldrh	r3, [r3, #12]
 8006ee8:	fb02 f303 	mul.w	r3, r2, r3
 8006eec:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006eee:	e019      	b.n	8006f24 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6979      	ldr	r1, [r7, #20]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7ff fc9c 	bl	8006832 <get_fat>
 8006efa:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f02:	d101      	bne.n	8006f08 <dir_sdi+0x90>
 8006f04:	2301      	movs	r3, #1
 8006f06:	e03c      	b.n	8006f82 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d904      	bls.n	8006f18 <dir_sdi+0xa0>
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	697a      	ldr	r2, [r7, #20]
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d301      	bcc.n	8006f1c <dir_sdi+0xa4>
 8006f18:	2302      	movs	r3, #2
 8006f1a:	e032      	b.n	8006f82 <dir_sdi+0x10a>
			ofs -= csz;
 8006f1c:	683a      	ldr	r2, [r7, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006f24:	683a      	ldr	r2, [r7, #0]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d2e1      	bcs.n	8006ef0 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8006f2c:	6979      	ldr	r1, [r7, #20]
 8006f2e:	6938      	ldr	r0, [r7, #16]
 8006f30:	f7ff fc60 	bl	80067f4 <clust2sect>
 8006f34:	4602      	mov	r2, r0
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	69db      	ldr	r3, [r3, #28]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d101      	bne.n	8006f4c <dir_sdi+0xd4>
 8006f48:	2302      	movs	r3, #2
 8006f4a:	e01a      	b.n	8006f82 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	69da      	ldr	r2, [r3, #28]
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	899b      	ldrh	r3, [r3, #12]
 8006f54:	4619      	mov	r1, r3
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	fbb3 f3f1 	udiv	r3, r3, r1
 8006f5c:	441a      	add	r2, r3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	899b      	ldrh	r3, [r3, #12]
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	fbb3 f0f2 	udiv	r0, r3, r2
 8006f74:	fb00 f202 	mul.w	r2, r0, r2
 8006f78:	1a9b      	subs	r3, r3, r2
 8006f7a:	18ca      	adds	r2, r1, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3718      	adds	r7, #24
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006f8a:	b580      	push	{r7, lr}
 8006f8c:	b086      	sub	sp, #24
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
 8006f92:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	3320      	adds	r3, #32
 8006fa0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d003      	beq.n	8006fb2 <dir_next+0x28>
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006fb0:	d301      	bcc.n	8006fb6 <dir_next+0x2c>
 8006fb2:	2304      	movs	r3, #4
 8006fb4:	e0bb      	b.n	800712e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	899b      	ldrh	r3, [r3, #12]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8006fc2:	fb01 f202 	mul.w	r2, r1, r2
 8006fc6:	1a9b      	subs	r3, r3, r2
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f040 809d 	bne.w	8007108 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	69db      	ldr	r3, [r3, #28]
 8006fd2:	1c5a      	adds	r2, r3, #1
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10b      	bne.n	8006ff8 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	095b      	lsrs	r3, r3, #5
 8006fe4:	68fa      	ldr	r2, [r7, #12]
 8006fe6:	8912      	ldrh	r2, [r2, #8]
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	f0c0 808d 	bcc.w	8007108 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	61da      	str	r2, [r3, #28]
 8006ff4:	2304      	movs	r3, #4
 8006ff6:	e09a      	b.n	800712e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	899b      	ldrh	r3, [r3, #12]
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	fbb3 f3f2 	udiv	r3, r3, r2
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	8952      	ldrh	r2, [r2, #10]
 8007008:	3a01      	subs	r2, #1
 800700a:	4013      	ands	r3, r2
 800700c:	2b00      	cmp	r3, #0
 800700e:	d17b      	bne.n	8007108 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	699b      	ldr	r3, [r3, #24]
 8007016:	4619      	mov	r1, r3
 8007018:	4610      	mov	r0, r2
 800701a:	f7ff fc0a 	bl	8006832 <get_fat>
 800701e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d801      	bhi.n	800702a <dir_next+0xa0>
 8007026:	2302      	movs	r3, #2
 8007028:	e081      	b.n	800712e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007030:	d101      	bne.n	8007036 <dir_next+0xac>
 8007032:	2301      	movs	r3, #1
 8007034:	e07b      	b.n	800712e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6a1b      	ldr	r3, [r3, #32]
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	429a      	cmp	r2, r3
 800703e:	d359      	bcc.n	80070f4 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d104      	bne.n	8007050 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	61da      	str	r2, [r3, #28]
 800704c:	2304      	movs	r3, #4
 800704e:	e06e      	b.n	800712e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	4619      	mov	r1, r3
 8007058:	4610      	mov	r0, r2
 800705a:	f7ff fe3d 	bl	8006cd8 <create_chain>
 800705e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <dir_next+0xe0>
 8007066:	2307      	movs	r3, #7
 8007068:	e061      	b.n	800712e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	2b01      	cmp	r3, #1
 800706e:	d101      	bne.n	8007074 <dir_next+0xea>
 8007070:	2302      	movs	r3, #2
 8007072:	e05c      	b.n	800712e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800707a:	d101      	bne.n	8007080 <dir_next+0xf6>
 800707c:	2301      	movs	r3, #1
 800707e:	e056      	b.n	800712e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f7ff fad5 	bl	8006630 <sync_window>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d001      	beq.n	8007090 <dir_next+0x106>
 800708c:	2301      	movs	r3, #1
 800708e:	e04e      	b.n	800712e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	899b      	ldrh	r3, [r3, #12]
 800709a:	461a      	mov	r2, r3
 800709c:	2100      	movs	r1, #0
 800709e:	f7ff f8cc 	bl	800623a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80070a2:	2300      	movs	r3, #0
 80070a4:	613b      	str	r3, [r7, #16]
 80070a6:	6979      	ldr	r1, [r7, #20]
 80070a8:	68f8      	ldr	r0, [r7, #12]
 80070aa:	f7ff fba3 	bl	80067f4 <clust2sect>
 80070ae:	4602      	mov	r2, r0
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	639a      	str	r2, [r3, #56]	; 0x38
 80070b4:	e012      	b.n	80070dc <dir_next+0x152>
						fs->wflag = 1;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2201      	movs	r2, #1
 80070ba:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f7ff fab7 	bl	8006630 <sync_window>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <dir_next+0x142>
 80070c8:	2301      	movs	r3, #1
 80070ca:	e030      	b.n	800712e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	3301      	adds	r3, #1
 80070d0:	613b      	str	r3, [r7, #16]
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d6:	1c5a      	adds	r2, r3, #1
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	639a      	str	r2, [r3, #56]	; 0x38
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	895b      	ldrh	r3, [r3, #10]
 80070e0:	461a      	mov	r2, r3
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d3e6      	bcc.n	80070b6 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	1ad2      	subs	r2, r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	697a      	ldr	r2, [r7, #20]
 80070f8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80070fa:	6979      	ldr	r1, [r7, #20]
 80070fc:	68f8      	ldr	r0, [r7, #12]
 80070fe:	f7ff fb79 	bl	80067f4 <clust2sect>
 8007102:	4602      	mov	r2, r0
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	899b      	ldrh	r3, [r3, #12]
 8007118:	461a      	mov	r2, r3
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007120:	fb00 f202 	mul.w	r2, r0, r2
 8007124:	1a9b      	subs	r3, r3, r2
 8007126:	18ca      	adds	r2, r1, r3
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3718      	adds	r7, #24
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b086      	sub	sp, #24
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
 800713e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007146:	2100      	movs	r1, #0
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f7ff fe95 	bl	8006e78 <dir_sdi>
 800714e:	4603      	mov	r3, r0
 8007150:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007152:	7dfb      	ldrb	r3, [r7, #23]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d12b      	bne.n	80071b0 <dir_alloc+0x7a>
		n = 0;
 8007158:	2300      	movs	r3, #0
 800715a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	69db      	ldr	r3, [r3, #28]
 8007160:	4619      	mov	r1, r3
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f7ff faa8 	bl	80066b8 <move_window>
 8007168:	4603      	mov	r3, r0
 800716a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800716c:	7dfb      	ldrb	r3, [r7, #23]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d11d      	bne.n	80071ae <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a1b      	ldr	r3, [r3, #32]
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	2be5      	cmp	r3, #229	; 0xe5
 800717a:	d004      	beq.n	8007186 <dir_alloc+0x50>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a1b      	ldr	r3, [r3, #32]
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d107      	bne.n	8007196 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	3301      	adds	r3, #1
 800718a:	613b      	str	r3, [r7, #16]
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	429a      	cmp	r2, r3
 8007192:	d102      	bne.n	800719a <dir_alloc+0x64>
 8007194:	e00c      	b.n	80071b0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007196:	2300      	movs	r3, #0
 8007198:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800719a:	2101      	movs	r1, #1
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f7ff fef4 	bl	8006f8a <dir_next>
 80071a2:	4603      	mov	r3, r0
 80071a4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80071a6:	7dfb      	ldrb	r3, [r7, #23]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d0d7      	beq.n	800715c <dir_alloc+0x26>
 80071ac:	e000      	b.n	80071b0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80071ae:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80071b0:	7dfb      	ldrb	r3, [r7, #23]
 80071b2:	2b04      	cmp	r3, #4
 80071b4:	d101      	bne.n	80071ba <dir_alloc+0x84>
 80071b6:	2307      	movs	r3, #7
 80071b8:	75fb      	strb	r3, [r7, #23]
	return res;
 80071ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3718      	adds	r7, #24
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	331a      	adds	r3, #26
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7fe ff8e 	bl	80060f4 <ld_word>
 80071d8:	4603      	mov	r3, r0
 80071da:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	2b03      	cmp	r3, #3
 80071e2:	d109      	bne.n	80071f8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	3314      	adds	r3, #20
 80071e8:	4618      	mov	r0, r3
 80071ea:	f7fe ff83 	bl	80060f4 <ld_word>
 80071ee:	4603      	mov	r3, r0
 80071f0:	041b      	lsls	r3, r3, #16
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80071f8:	68fb      	ldr	r3, [r7, #12]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007202:	b580      	push	{r7, lr}
 8007204:	b084      	sub	sp, #16
 8007206:	af00      	add	r7, sp, #0
 8007208:	60f8      	str	r0, [r7, #12]
 800720a:	60b9      	str	r1, [r7, #8]
 800720c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	331a      	adds	r3, #26
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	b292      	uxth	r2, r2
 8007216:	4611      	mov	r1, r2
 8007218:	4618      	mov	r0, r3
 800721a:	f7fe ffa6 	bl	800616a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	2b03      	cmp	r3, #3
 8007224:	d109      	bne.n	800723a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	f103 0214 	add.w	r2, r3, #20
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	0c1b      	lsrs	r3, r3, #16
 8007230:	b29b      	uxth	r3, r3
 8007232:	4619      	mov	r1, r3
 8007234:	4610      	mov	r0, r2
 8007236:	f7fe ff98 	bl	800616a <st_word>
	}
}
 800723a:	bf00      	nop
 800723c:	3710      	adds	r7, #16
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}
	...

08007244 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8007244:	b590      	push	{r4, r7, lr}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	331a      	adds	r3, #26
 8007252:	4618      	mov	r0, r3
 8007254:	f7fe ff4e 	bl	80060f4 <ld_word>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d001      	beq.n	8007262 <cmp_lfn+0x1e>
 800725e:	2300      	movs	r3, #0
 8007260:	e059      	b.n	8007316 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800726a:	1e5a      	subs	r2, r3, #1
 800726c:	4613      	mov	r3, r2
 800726e:	005b      	lsls	r3, r3, #1
 8007270:	4413      	add	r3, r2
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4413      	add	r3, r2
 8007276:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007278:	2301      	movs	r3, #1
 800727a:	81fb      	strh	r3, [r7, #14]
 800727c:	2300      	movs	r3, #0
 800727e:	613b      	str	r3, [r7, #16]
 8007280:	e033      	b.n	80072ea <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8007282:	4a27      	ldr	r2, [pc, #156]	; (8007320 <cmp_lfn+0xdc>)
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	4413      	add	r3, r2
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	461a      	mov	r2, r3
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	4413      	add	r3, r2
 8007290:	4618      	mov	r0, r3
 8007292:	f7fe ff2f 	bl	80060f4 <ld_word>
 8007296:	4603      	mov	r3, r0
 8007298:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800729a:	89fb      	ldrh	r3, [r7, #14]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d01a      	beq.n	80072d6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	2bfe      	cmp	r3, #254	; 0xfe
 80072a4:	d812      	bhi.n	80072cc <cmp_lfn+0x88>
 80072a6:	89bb      	ldrh	r3, [r7, #12]
 80072a8:	4618      	mov	r0, r3
 80072aa:	f001 fdcd 	bl	8008e48 <ff_wtoupper>
 80072ae:	4603      	mov	r3, r0
 80072b0:	461c      	mov	r4, r3
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	1c5a      	adds	r2, r3, #1
 80072b6:	617a      	str	r2, [r7, #20]
 80072b8:	005b      	lsls	r3, r3, #1
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	4413      	add	r3, r2
 80072be:	881b      	ldrh	r3, [r3, #0]
 80072c0:	4618      	mov	r0, r3
 80072c2:	f001 fdc1 	bl	8008e48 <ff_wtoupper>
 80072c6:	4603      	mov	r3, r0
 80072c8:	429c      	cmp	r4, r3
 80072ca:	d001      	beq.n	80072d0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80072cc:	2300      	movs	r3, #0
 80072ce:	e022      	b.n	8007316 <cmp_lfn+0xd2>
			}
			wc = uc;
 80072d0:	89bb      	ldrh	r3, [r7, #12]
 80072d2:	81fb      	strh	r3, [r7, #14]
 80072d4:	e006      	b.n	80072e4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80072d6:	89bb      	ldrh	r3, [r7, #12]
 80072d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80072dc:	4293      	cmp	r3, r2
 80072de:	d001      	beq.n	80072e4 <cmp_lfn+0xa0>
 80072e0:	2300      	movs	r3, #0
 80072e2:	e018      	b.n	8007316 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	3301      	adds	r3, #1
 80072e8:	613b      	str	r3, [r7, #16]
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	2b0c      	cmp	r3, #12
 80072ee:	d9c8      	bls.n	8007282 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00b      	beq.n	8007314 <cmp_lfn+0xd0>
 80072fc:	89fb      	ldrh	r3, [r7, #14]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d008      	beq.n	8007314 <cmp_lfn+0xd0>
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	005b      	lsls	r3, r3, #1
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	4413      	add	r3, r2
 800730a:	881b      	ldrh	r3, [r3, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <cmp_lfn+0xd0>
 8007310:	2300      	movs	r3, #0
 8007312:	e000      	b.n	8007316 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8007314:	2301      	movs	r3, #1
}
 8007316:	4618      	mov	r0, r3
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	bd90      	pop	{r4, r7, pc}
 800731e:	bf00      	nop
 8007320:	0800e2f4 	.word	0x0800e2f4

08007324 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b088      	sub	sp, #32
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	4611      	mov	r1, r2
 8007330:	461a      	mov	r2, r3
 8007332:	460b      	mov	r3, r1
 8007334:	71fb      	strb	r3, [r7, #7]
 8007336:	4613      	mov	r3, r2
 8007338:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	330d      	adds	r3, #13
 800733e:	79ba      	ldrb	r2, [r7, #6]
 8007340:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	330b      	adds	r3, #11
 8007346:	220f      	movs	r2, #15
 8007348:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	330c      	adds	r3, #12
 800734e:	2200      	movs	r2, #0
 8007350:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	331a      	adds	r3, #26
 8007356:	2100      	movs	r1, #0
 8007358:	4618      	mov	r0, r3
 800735a:	f7fe ff06 	bl	800616a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800735e:	79fb      	ldrb	r3, [r7, #7]
 8007360:	1e5a      	subs	r2, r3, #1
 8007362:	4613      	mov	r3, r2
 8007364:	005b      	lsls	r3, r3, #1
 8007366:	4413      	add	r3, r2
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	4413      	add	r3, r2
 800736c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800736e:	2300      	movs	r3, #0
 8007370:	82fb      	strh	r3, [r7, #22]
 8007372:	2300      	movs	r3, #0
 8007374:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8007376:	8afb      	ldrh	r3, [r7, #22]
 8007378:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800737c:	4293      	cmp	r3, r2
 800737e:	d007      	beq.n	8007390 <put_lfn+0x6c>
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	1c5a      	adds	r2, r3, #1
 8007384:	61fa      	str	r2, [r7, #28]
 8007386:	005b      	lsls	r3, r3, #1
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	4413      	add	r3, r2
 800738c:	881b      	ldrh	r3, [r3, #0]
 800738e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8007390:	4a17      	ldr	r2, [pc, #92]	; (80073f0 <put_lfn+0xcc>)
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	4413      	add	r3, r2
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	461a      	mov	r2, r3
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	4413      	add	r3, r2
 800739e:	8afa      	ldrh	r2, [r7, #22]
 80073a0:	4611      	mov	r1, r2
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7fe fee1 	bl	800616a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80073a8:	8afb      	ldrh	r3, [r7, #22]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d102      	bne.n	80073b4 <put_lfn+0x90>
 80073ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80073b2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	3301      	adds	r3, #1
 80073b8:	61bb      	str	r3, [r7, #24]
 80073ba:	69bb      	ldr	r3, [r7, #24]
 80073bc:	2b0c      	cmp	r3, #12
 80073be:	d9da      	bls.n	8007376 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80073c0:	8afb      	ldrh	r3, [r7, #22]
 80073c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d006      	beq.n	80073d8 <put_lfn+0xb4>
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	005b      	lsls	r3, r3, #1
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	4413      	add	r3, r2
 80073d2:	881b      	ldrh	r3, [r3, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d103      	bne.n	80073e0 <put_lfn+0xbc>
 80073d8:	79fb      	ldrb	r3, [r7, #7]
 80073da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073de:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	79fa      	ldrb	r2, [r7, #7]
 80073e4:	701a      	strb	r2, [r3, #0]
}
 80073e6:	bf00      	nop
 80073e8:	3720      	adds	r7, #32
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	0800e2f4 	.word	0x0800e2f4

080073f4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b08c      	sub	sp, #48	; 0x30
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	60b9      	str	r1, [r7, #8]
 80073fe:	607a      	str	r2, [r7, #4]
 8007400:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8007402:	220b      	movs	r2, #11
 8007404:	68b9      	ldr	r1, [r7, #8]
 8007406:	68f8      	ldr	r0, [r7, #12]
 8007408:	f7fe fef6 	bl	80061f8 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	2b05      	cmp	r3, #5
 8007410:	d92b      	bls.n	800746a <gen_numname+0x76>
		sr = seq;
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8007416:	e022      	b.n	800745e <gen_numname+0x6a>
			wc = *lfn++;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	1c9a      	adds	r2, r3, #2
 800741c:	607a      	str	r2, [r7, #4]
 800741e:	881b      	ldrh	r3, [r3, #0]
 8007420:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8007422:	2300      	movs	r3, #0
 8007424:	62bb      	str	r3, [r7, #40]	; 0x28
 8007426:	e017      	b.n	8007458 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	005a      	lsls	r2, r3, #1
 800742c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	4413      	add	r3, r2
 8007434:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8007436:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007438:	085b      	lsrs	r3, r3, #1
 800743a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800743c:	69fb      	ldr	r3, [r7, #28]
 800743e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007442:	2b00      	cmp	r3, #0
 8007444:	d005      	beq.n	8007452 <gen_numname+0x5e>
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800744c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8007450:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8007452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007454:	3301      	adds	r3, #1
 8007456:	62bb      	str	r3, [r7, #40]	; 0x28
 8007458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800745a:	2b0f      	cmp	r3, #15
 800745c:	d9e4      	bls.n	8007428 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	881b      	ldrh	r3, [r3, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1d8      	bne.n	8007418 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8007466:	69fb      	ldr	r3, [r7, #28]
 8007468:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800746a:	2307      	movs	r3, #7
 800746c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	b2db      	uxtb	r3, r3
 8007472:	f003 030f 	and.w	r3, r3, #15
 8007476:	b2db      	uxtb	r3, r3
 8007478:	3330      	adds	r3, #48	; 0x30
 800747a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800747e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007482:	2b39      	cmp	r3, #57	; 0x39
 8007484:	d904      	bls.n	8007490 <gen_numname+0x9c>
 8007486:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800748a:	3307      	adds	r3, #7
 800748c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8007490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007492:	1e5a      	subs	r2, r3, #1
 8007494:	62ba      	str	r2, [r7, #40]	; 0x28
 8007496:	3330      	adds	r3, #48	; 0x30
 8007498:	443b      	add	r3, r7
 800749a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800749e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	091b      	lsrs	r3, r3, #4
 80074a6:	603b      	str	r3, [r7, #0]
	} while (seq);
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d1df      	bne.n	800746e <gen_numname+0x7a>
	ns[i] = '~';
 80074ae:	f107 0214 	add.w	r2, r7, #20
 80074b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b4:	4413      	add	r3, r2
 80074b6:	227e      	movs	r2, #126	; 0x7e
 80074b8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80074ba:	2300      	movs	r3, #0
 80074bc:	627b      	str	r3, [r7, #36]	; 0x24
 80074be:	e002      	b.n	80074c6 <gen_numname+0xd2>
 80074c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c2:	3301      	adds	r3, #1
 80074c4:	627b      	str	r3, [r7, #36]	; 0x24
 80074c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ca:	429a      	cmp	r2, r3
 80074cc:	d205      	bcs.n	80074da <gen_numname+0xe6>
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d2:	4413      	add	r3, r2
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	2b20      	cmp	r3, #32
 80074d8:	d1f2      	bne.n	80074c0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80074da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074dc:	2b07      	cmp	r3, #7
 80074de:	d807      	bhi.n	80074f0 <gen_numname+0xfc>
 80074e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e2:	1c5a      	adds	r2, r3, #1
 80074e4:	62ba      	str	r2, [r7, #40]	; 0x28
 80074e6:	3330      	adds	r3, #48	; 0x30
 80074e8:	443b      	add	r3, r7
 80074ea:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80074ee:	e000      	b.n	80074f2 <gen_numname+0xfe>
 80074f0:	2120      	movs	r1, #32
 80074f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	627a      	str	r2, [r7, #36]	; 0x24
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	4413      	add	r3, r2
 80074fc:	460a      	mov	r2, r1
 80074fe:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8007500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007502:	2b07      	cmp	r3, #7
 8007504:	d9e9      	bls.n	80074da <gen_numname+0xe6>
}
 8007506:	bf00      	nop
 8007508:	bf00      	nop
 800750a:	3730      	adds	r7, #48	; 0x30
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8007518:	2300      	movs	r3, #0
 800751a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800751c:	230b      	movs	r3, #11
 800751e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8007520:	7bfb      	ldrb	r3, [r7, #15]
 8007522:	b2da      	uxtb	r2, r3
 8007524:	0852      	lsrs	r2, r2, #1
 8007526:	01db      	lsls	r3, r3, #7
 8007528:	4313      	orrs	r3, r2
 800752a:	b2da      	uxtb	r2, r3
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	1c59      	adds	r1, r3, #1
 8007530:	6079      	str	r1, [r7, #4]
 8007532:	781b      	ldrb	r3, [r3, #0]
 8007534:	4413      	add	r3, r2
 8007536:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	3b01      	subs	r3, #1
 800753c:	60bb      	str	r3, [r7, #8]
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1ed      	bne.n	8007520 <sum_sfn+0x10>
	return sum;
 8007544:	7bfb      	ldrb	r3, [r7, #15]
}
 8007546:	4618      	mov	r0, r3
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr

08007552 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007552:	b580      	push	{r7, lr}
 8007554:	b086      	sub	sp, #24
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007560:	2100      	movs	r1, #0
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7ff fc88 	bl	8006e78 <dir_sdi>
 8007568:	4603      	mov	r3, r0
 800756a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800756c:	7dfb      	ldrb	r3, [r7, #23]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d001      	beq.n	8007576 <dir_find+0x24>
 8007572:	7dfb      	ldrb	r3, [r7, #23]
 8007574:	e0a9      	b.n	80076ca <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007576:	23ff      	movs	r3, #255	; 0xff
 8007578:	753b      	strb	r3, [r7, #20]
 800757a:	7d3b      	ldrb	r3, [r7, #20]
 800757c:	757b      	strb	r3, [r7, #21]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f04f 32ff 	mov.w	r2, #4294967295
 8007584:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	69db      	ldr	r3, [r3, #28]
 800758a:	4619      	mov	r1, r3
 800758c:	6938      	ldr	r0, [r7, #16]
 800758e:	f7ff f893 	bl	80066b8 <move_window>
 8007592:	4603      	mov	r3, r0
 8007594:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007596:	7dfb      	ldrb	r3, [r7, #23]
 8007598:	2b00      	cmp	r3, #0
 800759a:	f040 8090 	bne.w	80076be <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80075a6:	7dbb      	ldrb	r3, [r7, #22]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d102      	bne.n	80075b2 <dir_find+0x60>
 80075ac:	2304      	movs	r3, #4
 80075ae:	75fb      	strb	r3, [r7, #23]
 80075b0:	e08a      	b.n	80076c8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	330b      	adds	r3, #11
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80075be:	73fb      	strb	r3, [r7, #15]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	7bfa      	ldrb	r2, [r7, #15]
 80075c4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80075c6:	7dbb      	ldrb	r3, [r7, #22]
 80075c8:	2be5      	cmp	r3, #229	; 0xe5
 80075ca:	d007      	beq.n	80075dc <dir_find+0x8a>
 80075cc:	7bfb      	ldrb	r3, [r7, #15]
 80075ce:	f003 0308 	and.w	r3, r3, #8
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d009      	beq.n	80075ea <dir_find+0x98>
 80075d6:	7bfb      	ldrb	r3, [r7, #15]
 80075d8:	2b0f      	cmp	r3, #15
 80075da:	d006      	beq.n	80075ea <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80075dc:	23ff      	movs	r3, #255	; 0xff
 80075de:	757b      	strb	r3, [r7, #21]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f04f 32ff 	mov.w	r2, #4294967295
 80075e6:	631a      	str	r2, [r3, #48]	; 0x30
 80075e8:	e05e      	b.n	80076a8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80075ea:	7bfb      	ldrb	r3, [r7, #15]
 80075ec:	2b0f      	cmp	r3, #15
 80075ee:	d136      	bne.n	800765e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80075f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d154      	bne.n	80076a8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80075fe:	7dbb      	ldrb	r3, [r7, #22]
 8007600:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00d      	beq.n	8007624 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6a1b      	ldr	r3, [r3, #32]
 800760c:	7b5b      	ldrb	r3, [r3, #13]
 800760e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8007610:	7dbb      	ldrb	r3, [r7, #22]
 8007612:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007616:	75bb      	strb	r3, [r7, #22]
 8007618:	7dbb      	ldrb	r3, [r7, #22]
 800761a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	695a      	ldr	r2, [r3, #20]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8007624:	7dba      	ldrb	r2, [r7, #22]
 8007626:	7d7b      	ldrb	r3, [r7, #21]
 8007628:	429a      	cmp	r2, r3
 800762a:	d115      	bne.n	8007658 <dir_find+0x106>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6a1b      	ldr	r3, [r3, #32]
 8007630:	330d      	adds	r3, #13
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	7d3a      	ldrb	r2, [r7, #20]
 8007636:	429a      	cmp	r2, r3
 8007638:	d10e      	bne.n	8007658 <dir_find+0x106>
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	691a      	ldr	r2, [r3, #16]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a1b      	ldr	r3, [r3, #32]
 8007642:	4619      	mov	r1, r3
 8007644:	4610      	mov	r0, r2
 8007646:	f7ff fdfd 	bl	8007244 <cmp_lfn>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d003      	beq.n	8007658 <dir_find+0x106>
 8007650:	7d7b      	ldrb	r3, [r7, #21]
 8007652:	3b01      	subs	r3, #1
 8007654:	b2db      	uxtb	r3, r3
 8007656:	e000      	b.n	800765a <dir_find+0x108>
 8007658:	23ff      	movs	r3, #255	; 0xff
 800765a:	757b      	strb	r3, [r7, #21]
 800765c:	e024      	b.n	80076a8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800765e:	7d7b      	ldrb	r3, [r7, #21]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d109      	bne.n	8007678 <dir_find+0x126>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6a1b      	ldr	r3, [r3, #32]
 8007668:	4618      	mov	r0, r3
 800766a:	f7ff ff51 	bl	8007510 <sum_sfn>
 800766e:	4603      	mov	r3, r0
 8007670:	461a      	mov	r2, r3
 8007672:	7d3b      	ldrb	r3, [r7, #20]
 8007674:	4293      	cmp	r3, r2
 8007676:	d024      	beq.n	80076c2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800767e:	f003 0301 	and.w	r3, r3, #1
 8007682:	2b00      	cmp	r3, #0
 8007684:	d10a      	bne.n	800769c <dir_find+0x14a>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a18      	ldr	r0, [r3, #32]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	3324      	adds	r3, #36	; 0x24
 800768e:	220b      	movs	r2, #11
 8007690:	4619      	mov	r1, r3
 8007692:	f7fe fded 	bl	8006270 <mem_cmp>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d014      	beq.n	80076c6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800769c:	23ff      	movs	r3, #255	; 0xff
 800769e:	757b      	strb	r3, [r7, #21]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f04f 32ff 	mov.w	r2, #4294967295
 80076a6:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80076a8:	2100      	movs	r1, #0
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f7ff fc6d 	bl	8006f8a <dir_next>
 80076b0:	4603      	mov	r3, r0
 80076b2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80076b4:	7dfb      	ldrb	r3, [r7, #23]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	f43f af65 	beq.w	8007586 <dir_find+0x34>
 80076bc:	e004      	b.n	80076c8 <dir_find+0x176>
		if (res != FR_OK) break;
 80076be:	bf00      	nop
 80076c0:	e002      	b.n	80076c8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80076c2:	bf00      	nop
 80076c4:	e000      	b.n	80076c8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80076c6:	bf00      	nop

	return res;
 80076c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3718      	adds	r7, #24
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
	...

080076d4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b08c      	sub	sp, #48	; 0x30
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80076e8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d001      	beq.n	80076f4 <dir_register+0x20>
 80076f0:	2306      	movs	r3, #6
 80076f2:	e0e0      	b.n	80078b6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80076f4:	2300      	movs	r3, #0
 80076f6:	627b      	str	r3, [r7, #36]	; 0x24
 80076f8:	e002      	b.n	8007700 <dir_register+0x2c>
 80076fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fc:	3301      	adds	r3, #1
 80076fe:	627b      	str	r3, [r7, #36]	; 0x24
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	691a      	ldr	r2, [r3, #16]
 8007704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007706:	005b      	lsls	r3, r3, #1
 8007708:	4413      	add	r3, r2
 800770a:	881b      	ldrh	r3, [r3, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d1f4      	bne.n	80076fa <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8007716:	f107 030c 	add.w	r3, r7, #12
 800771a:	220c      	movs	r2, #12
 800771c:	4618      	mov	r0, r3
 800771e:	f7fe fd6b 	bl	80061f8 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8007722:	7dfb      	ldrb	r3, [r7, #23]
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	2b00      	cmp	r3, #0
 800772a:	d032      	beq.n	8007792 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2240      	movs	r2, #64	; 0x40
 8007730:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8007734:	2301      	movs	r3, #1
 8007736:	62bb      	str	r3, [r7, #40]	; 0x28
 8007738:	e016      	b.n	8007768 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	691a      	ldr	r2, [r3, #16]
 8007744:	f107 010c 	add.w	r1, r7, #12
 8007748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800774a:	f7ff fe53 	bl	80073f4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f7ff feff 	bl	8007552 <dir_find>
 8007754:	4603      	mov	r3, r0
 8007756:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800775a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800775e:	2b00      	cmp	r3, #0
 8007760:	d106      	bne.n	8007770 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8007762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007764:	3301      	adds	r3, #1
 8007766:	62bb      	str	r3, [r7, #40]	; 0x28
 8007768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800776a:	2b63      	cmp	r3, #99	; 0x63
 800776c:	d9e5      	bls.n	800773a <dir_register+0x66>
 800776e:	e000      	b.n	8007772 <dir_register+0x9e>
			if (res != FR_OK) break;
 8007770:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8007772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007774:	2b64      	cmp	r3, #100	; 0x64
 8007776:	d101      	bne.n	800777c <dir_register+0xa8>
 8007778:	2307      	movs	r3, #7
 800777a:	e09c      	b.n	80078b6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800777c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007780:	2b04      	cmp	r3, #4
 8007782:	d002      	beq.n	800778a <dir_register+0xb6>
 8007784:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007788:	e095      	b.n	80078b6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800778a:	7dfa      	ldrb	r2, [r7, #23]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8007792:	7dfb      	ldrb	r3, [r7, #23]
 8007794:	f003 0302 	and.w	r3, r3, #2
 8007798:	2b00      	cmp	r3, #0
 800779a:	d007      	beq.n	80077ac <dir_register+0xd8>
 800779c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779e:	330c      	adds	r3, #12
 80077a0:	4a47      	ldr	r2, [pc, #284]	; (80078c0 <dir_register+0x1ec>)
 80077a2:	fba2 2303 	umull	r2, r3, r2, r3
 80077a6:	089b      	lsrs	r3, r3, #2
 80077a8:	3301      	adds	r3, #1
 80077aa:	e000      	b.n	80077ae <dir_register+0xda>
 80077ac:	2301      	movs	r3, #1
 80077ae:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80077b0:	6a39      	ldr	r1, [r7, #32]
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f7ff fcbf 	bl	8007136 <dir_alloc>
 80077b8:	4603      	mov	r3, r0
 80077ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80077be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d148      	bne.n	8007858 <dir_register+0x184>
 80077c6:	6a3b      	ldr	r3, [r7, #32]
 80077c8:	3b01      	subs	r3, #1
 80077ca:	623b      	str	r3, [r7, #32]
 80077cc:	6a3b      	ldr	r3, [r7, #32]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d042      	beq.n	8007858 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	695a      	ldr	r2, [r3, #20]
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	015b      	lsls	r3, r3, #5
 80077da:	1ad3      	subs	r3, r2, r3
 80077dc:	4619      	mov	r1, r3
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f7ff fb4a 	bl	8006e78 <dir_sdi>
 80077e4:	4603      	mov	r3, r0
 80077e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80077ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d132      	bne.n	8007858 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	3324      	adds	r3, #36	; 0x24
 80077f6:	4618      	mov	r0, r3
 80077f8:	f7ff fe8a 	bl	8007510 <sum_sfn>
 80077fc:	4603      	mov	r3, r0
 80077fe:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	69db      	ldr	r3, [r3, #28]
 8007804:	4619      	mov	r1, r3
 8007806:	69f8      	ldr	r0, [r7, #28]
 8007808:	f7fe ff56 	bl	80066b8 <move_window>
 800780c:	4603      	mov	r3, r0
 800780e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8007812:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007816:	2b00      	cmp	r3, #0
 8007818:	d11d      	bne.n	8007856 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	6918      	ldr	r0, [r3, #16]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a19      	ldr	r1, [r3, #32]
 8007822:	6a3b      	ldr	r3, [r7, #32]
 8007824:	b2da      	uxtb	r2, r3
 8007826:	7efb      	ldrb	r3, [r7, #27]
 8007828:	f7ff fd7c 	bl	8007324 <put_lfn>
				fs->wflag = 1;
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	2201      	movs	r2, #1
 8007830:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8007832:	2100      	movs	r1, #0
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f7ff fba8 	bl	8006f8a <dir_next>
 800783a:	4603      	mov	r3, r0
 800783c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8007840:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007844:	2b00      	cmp	r3, #0
 8007846:	d107      	bne.n	8007858 <dir_register+0x184>
 8007848:	6a3b      	ldr	r3, [r7, #32]
 800784a:	3b01      	subs	r3, #1
 800784c:	623b      	str	r3, [r7, #32]
 800784e:	6a3b      	ldr	r3, [r7, #32]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1d5      	bne.n	8007800 <dir_register+0x12c>
 8007854:	e000      	b.n	8007858 <dir_register+0x184>
				if (res != FR_OK) break;
 8007856:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007858:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800785c:	2b00      	cmp	r3, #0
 800785e:	d128      	bne.n	80078b2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	69db      	ldr	r3, [r3, #28]
 8007864:	4619      	mov	r1, r3
 8007866:	69f8      	ldr	r0, [r7, #28]
 8007868:	f7fe ff26 	bl	80066b8 <move_window>
 800786c:	4603      	mov	r3, r0
 800786e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8007872:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007876:	2b00      	cmp	r3, #0
 8007878:	d11b      	bne.n	80078b2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	2220      	movs	r2, #32
 8007880:	2100      	movs	r1, #0
 8007882:	4618      	mov	r0, r3
 8007884:	f7fe fcd9 	bl	800623a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a18      	ldr	r0, [r3, #32]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	3324      	adds	r3, #36	; 0x24
 8007890:	220b      	movs	r2, #11
 8007892:	4619      	mov	r1, r3
 8007894:	f7fe fcb0 	bl	80061f8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a1b      	ldr	r3, [r3, #32]
 80078a2:	330c      	adds	r3, #12
 80078a4:	f002 0218 	and.w	r2, r2, #24
 80078a8:	b2d2      	uxtb	r2, r2
 80078aa:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	2201      	movs	r2, #1
 80078b0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80078b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3730      	adds	r7, #48	; 0x30
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	4ec4ec4f 	.word	0x4ec4ec4f

080078c4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b08a      	sub	sp, #40	; 0x28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	613b      	str	r3, [r7, #16]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	60fb      	str	r3, [r7, #12]
 80078dc:	2300      	movs	r3, #0
 80078de:	617b      	str	r3, [r7, #20]
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	1c5a      	adds	r2, r3, #1
 80078e8:	61ba      	str	r2, [r7, #24]
 80078ea:	693a      	ldr	r2, [r7, #16]
 80078ec:	4413      	add	r3, r2
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80078f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80078f4:	2b1f      	cmp	r3, #31
 80078f6:	d940      	bls.n	800797a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80078f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80078fa:	2b2f      	cmp	r3, #47	; 0x2f
 80078fc:	d006      	beq.n	800790c <create_name+0x48>
 80078fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007900:	2b5c      	cmp	r3, #92	; 0x5c
 8007902:	d110      	bne.n	8007926 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007904:	e002      	b.n	800790c <create_name+0x48>
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	3301      	adds	r3, #1
 800790a:	61bb      	str	r3, [r7, #24]
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	4413      	add	r3, r2
 8007912:	781b      	ldrb	r3, [r3, #0]
 8007914:	2b2f      	cmp	r3, #47	; 0x2f
 8007916:	d0f6      	beq.n	8007906 <create_name+0x42>
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	69bb      	ldr	r3, [r7, #24]
 800791c:	4413      	add	r3, r2
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	2b5c      	cmp	r3, #92	; 0x5c
 8007922:	d0f0      	beq.n	8007906 <create_name+0x42>
			break;
 8007924:	e02a      	b.n	800797c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	2bfe      	cmp	r3, #254	; 0xfe
 800792a:	d901      	bls.n	8007930 <create_name+0x6c>
 800792c:	2306      	movs	r3, #6
 800792e:	e17d      	b.n	8007c2c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8007930:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007932:	b2db      	uxtb	r3, r3
 8007934:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8007936:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007938:	2101      	movs	r1, #1
 800793a:	4618      	mov	r0, r3
 800793c:	f001 fa48 	bl	8008dd0 <ff_convert>
 8007940:	4603      	mov	r3, r0
 8007942:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8007944:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007946:	2b00      	cmp	r3, #0
 8007948:	d101      	bne.n	800794e <create_name+0x8a>
 800794a:	2306      	movs	r3, #6
 800794c:	e16e      	b.n	8007c2c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800794e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007950:	2b7f      	cmp	r3, #127	; 0x7f
 8007952:	d809      	bhi.n	8007968 <create_name+0xa4>
 8007954:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007956:	4619      	mov	r1, r3
 8007958:	488d      	ldr	r0, [pc, #564]	; (8007b90 <create_name+0x2cc>)
 800795a:	f7fe fcb0 	bl	80062be <chk_chr>
 800795e:	4603      	mov	r3, r0
 8007960:	2b00      	cmp	r3, #0
 8007962:	d001      	beq.n	8007968 <create_name+0xa4>
 8007964:	2306      	movs	r3, #6
 8007966:	e161      	b.n	8007c2c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	1c5a      	adds	r2, r3, #1
 800796c:	617a      	str	r2, [r7, #20]
 800796e:	005b      	lsls	r3, r3, #1
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	4413      	add	r3, r2
 8007974:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007976:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8007978:	e7b4      	b.n	80078e4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800797a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	441a      	add	r2, r3
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007986:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007988:	2b1f      	cmp	r3, #31
 800798a:	d801      	bhi.n	8007990 <create_name+0xcc>
 800798c:	2304      	movs	r3, #4
 800798e:	e000      	b.n	8007992 <create_name+0xce>
 8007990:	2300      	movs	r3, #0
 8007992:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8007996:	e011      	b.n	80079bc <create_name+0xf8>
		w = lfn[di - 1];
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800799e:	3b01      	subs	r3, #1
 80079a0:	005b      	lsls	r3, r3, #1
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	4413      	add	r3, r2
 80079a6:	881b      	ldrh	r3, [r3, #0]
 80079a8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80079aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80079ac:	2b20      	cmp	r3, #32
 80079ae:	d002      	beq.n	80079b6 <create_name+0xf2>
 80079b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80079b2:	2b2e      	cmp	r3, #46	; 0x2e
 80079b4:	d106      	bne.n	80079c4 <create_name+0x100>
		di--;
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	3b01      	subs	r3, #1
 80079ba:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1ea      	bne.n	8007998 <create_name+0xd4>
 80079c2:	e000      	b.n	80079c6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80079c4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	005b      	lsls	r3, r3, #1
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	4413      	add	r3, r2
 80079ce:	2200      	movs	r2, #0
 80079d0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d101      	bne.n	80079dc <create_name+0x118>
 80079d8:	2306      	movs	r3, #6
 80079da:	e127      	b.n	8007c2c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	3324      	adds	r3, #36	; 0x24
 80079e0:	220b      	movs	r2, #11
 80079e2:	2120      	movs	r1, #32
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7fe fc28 	bl	800623a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80079ea:	2300      	movs	r3, #0
 80079ec:	61bb      	str	r3, [r7, #24]
 80079ee:	e002      	b.n	80079f6 <create_name+0x132>
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	3301      	adds	r3, #1
 80079f4:	61bb      	str	r3, [r7, #24]
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	005b      	lsls	r3, r3, #1
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	4413      	add	r3, r2
 80079fe:	881b      	ldrh	r3, [r3, #0]
 8007a00:	2b20      	cmp	r3, #32
 8007a02:	d0f5      	beq.n	80079f0 <create_name+0x12c>
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	005b      	lsls	r3, r3, #1
 8007a08:	68fa      	ldr	r2, [r7, #12]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	881b      	ldrh	r3, [r3, #0]
 8007a0e:	2b2e      	cmp	r3, #46	; 0x2e
 8007a10:	d0ee      	beq.n	80079f0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007a12:	69bb      	ldr	r3, [r7, #24]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d009      	beq.n	8007a2c <create_name+0x168>
 8007a18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a1c:	f043 0303 	orr.w	r3, r3, #3
 8007a20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8007a24:	e002      	b.n	8007a2c <create_name+0x168>
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	3b01      	subs	r3, #1
 8007a2a:	617b      	str	r3, [r7, #20]
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d009      	beq.n	8007a46 <create_name+0x182>
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	005b      	lsls	r3, r3, #1
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	881b      	ldrh	r3, [r3, #0]
 8007a42:	2b2e      	cmp	r3, #46	; 0x2e
 8007a44:	d1ef      	bne.n	8007a26 <create_name+0x162>

	i = b = 0; ni = 8;
 8007a46:	2300      	movs	r3, #0
 8007a48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	623b      	str	r3, [r7, #32]
 8007a50:	2308      	movs	r3, #8
 8007a52:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	1c5a      	adds	r2, r3, #1
 8007a58:	61ba      	str	r2, [r7, #24]
 8007a5a:	005b      	lsls	r3, r3, #1
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	4413      	add	r3, r2
 8007a60:	881b      	ldrh	r3, [r3, #0]
 8007a62:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8007a64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f000 8090 	beq.w	8007b8c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8007a6c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a6e:	2b20      	cmp	r3, #32
 8007a70:	d006      	beq.n	8007a80 <create_name+0x1bc>
 8007a72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007a74:	2b2e      	cmp	r3, #46	; 0x2e
 8007a76:	d10a      	bne.n	8007a8e <create_name+0x1ca>
 8007a78:	69ba      	ldr	r2, [r7, #24]
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d006      	beq.n	8007a8e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8007a80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a84:	f043 0303 	orr.w	r3, r3, #3
 8007a88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007a8c:	e07d      	b.n	8007b8a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8007a8e:	6a3a      	ldr	r2, [r7, #32]
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d203      	bcs.n	8007a9e <create_name+0x1da>
 8007a96:	69ba      	ldr	r2, [r7, #24]
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d123      	bne.n	8007ae6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	2b0b      	cmp	r3, #11
 8007aa2:	d106      	bne.n	8007ab2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8007aa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007aa8:	f043 0303 	orr.w	r3, r3, #3
 8007aac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007ab0:	e075      	b.n	8007b9e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8007ab2:	69ba      	ldr	r2, [r7, #24]
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d005      	beq.n	8007ac6 <create_name+0x202>
 8007aba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007abe:	f043 0303 	orr.w	r3, r3, #3
 8007ac2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8007ac6:	69ba      	ldr	r2, [r7, #24]
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d866      	bhi.n	8007b9c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	61bb      	str	r3, [r7, #24]
 8007ad2:	2308      	movs	r3, #8
 8007ad4:	623b      	str	r3, [r7, #32]
 8007ad6:	230b      	movs	r3, #11
 8007ad8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8007ada:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007ae4:	e051      	b.n	8007b8a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8007ae6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007ae8:	2b7f      	cmp	r3, #127	; 0x7f
 8007aea:	d914      	bls.n	8007b16 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8007aec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007aee:	2100      	movs	r1, #0
 8007af0:	4618      	mov	r0, r3
 8007af2:	f001 f96d 	bl	8008dd0 <ff_convert>
 8007af6:	4603      	mov	r3, r0
 8007af8:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8007afa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d004      	beq.n	8007b0a <create_name+0x246>
 8007b00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b02:	3b80      	subs	r3, #128	; 0x80
 8007b04:	4a23      	ldr	r2, [pc, #140]	; (8007b94 <create_name+0x2d0>)
 8007b06:	5cd3      	ldrb	r3, [r2, r3]
 8007b08:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8007b0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b0e:	f043 0302 	orr.w	r3, r3, #2
 8007b12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8007b16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d007      	beq.n	8007b2c <create_name+0x268>
 8007b1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b1e:	4619      	mov	r1, r3
 8007b20:	481d      	ldr	r0, [pc, #116]	; (8007b98 <create_name+0x2d4>)
 8007b22:	f7fe fbcc 	bl	80062be <chk_chr>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d008      	beq.n	8007b3e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8007b2c:	235f      	movs	r3, #95	; 0x5f
 8007b2e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007b30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b34:	f043 0303 	orr.w	r3, r3, #3
 8007b38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007b3c:	e01b      	b.n	8007b76 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8007b3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b40:	2b40      	cmp	r3, #64	; 0x40
 8007b42:	d909      	bls.n	8007b58 <create_name+0x294>
 8007b44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b46:	2b5a      	cmp	r3, #90	; 0x5a
 8007b48:	d806      	bhi.n	8007b58 <create_name+0x294>
					b |= 2;
 8007b4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007b4e:	f043 0302 	orr.w	r3, r3, #2
 8007b52:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007b56:	e00e      	b.n	8007b76 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8007b58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b5a:	2b60      	cmp	r3, #96	; 0x60
 8007b5c:	d90b      	bls.n	8007b76 <create_name+0x2b2>
 8007b5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b60:	2b7a      	cmp	r3, #122	; 0x7a
 8007b62:	d808      	bhi.n	8007b76 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8007b64:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007b68:	f043 0301 	orr.w	r3, r3, #1
 8007b6c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007b70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b72:	3b20      	subs	r3, #32
 8007b74:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8007b76:	6a3b      	ldr	r3, [r7, #32]
 8007b78:	1c5a      	adds	r2, r3, #1
 8007b7a:	623a      	str	r2, [r7, #32]
 8007b7c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007b7e:	b2d1      	uxtb	r1, r2
 8007b80:	687a      	ldr	r2, [r7, #4]
 8007b82:	4413      	add	r3, r2
 8007b84:	460a      	mov	r2, r1
 8007b86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8007b8a:	e763      	b.n	8007a54 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8007b8c:	bf00      	nop
 8007b8e:	e006      	b.n	8007b9e <create_name+0x2da>
 8007b90:	0800e174 	.word	0x0800e174
 8007b94:	0800e274 	.word	0x0800e274
 8007b98:	0800e180 	.word	0x0800e180
			if (si > di) break;			/* No extension */
 8007b9c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ba4:	2be5      	cmp	r3, #229	; 0xe5
 8007ba6:	d103      	bne.n	8007bb0 <create_name+0x2ec>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2205      	movs	r2, #5
 8007bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	2b08      	cmp	r3, #8
 8007bb4:	d104      	bne.n	8007bc0 <create_name+0x2fc>
 8007bb6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8007bc0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007bc4:	f003 030c 	and.w	r3, r3, #12
 8007bc8:	2b0c      	cmp	r3, #12
 8007bca:	d005      	beq.n	8007bd8 <create_name+0x314>
 8007bcc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007bd0:	f003 0303 	and.w	r3, r3, #3
 8007bd4:	2b03      	cmp	r3, #3
 8007bd6:	d105      	bne.n	8007be4 <create_name+0x320>
 8007bd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007bdc:	f043 0302 	orr.w	r3, r3, #2
 8007be0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8007be4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007be8:	f003 0302 	and.w	r3, r3, #2
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d117      	bne.n	8007c20 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8007bf0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007bf4:	f003 0303 	and.w	r3, r3, #3
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d105      	bne.n	8007c08 <create_name+0x344>
 8007bfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007c00:	f043 0310 	orr.w	r3, r3, #16
 8007c04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8007c08:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007c0c:	f003 030c 	and.w	r3, r3, #12
 8007c10:	2b04      	cmp	r3, #4
 8007c12:	d105      	bne.n	8007c20 <create_name+0x35c>
 8007c14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007c18:	f043 0308 	orr.w	r3, r3, #8
 8007c1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007c26:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8007c2a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3728      	adds	r7, #40	; 0x28
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007c48:	e002      	b.n	8007c50 <follow_path+0x1c>
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	603b      	str	r3, [r7, #0]
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	2b2f      	cmp	r3, #47	; 0x2f
 8007c56:	d0f8      	beq.n	8007c4a <follow_path+0x16>
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	2b5c      	cmp	r3, #92	; 0x5c
 8007c5e:	d0f4      	beq.n	8007c4a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	2200      	movs	r2, #0
 8007c64:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	2b1f      	cmp	r3, #31
 8007c6c:	d80a      	bhi.n	8007c84 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2280      	movs	r2, #128	; 0x80
 8007c72:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007c76:	2100      	movs	r1, #0
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f7ff f8fd 	bl	8006e78 <dir_sdi>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	75fb      	strb	r3, [r7, #23]
 8007c82:	e048      	b.n	8007d16 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007c84:	463b      	mov	r3, r7
 8007c86:	4619      	mov	r1, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f7ff fe1b 	bl	80078c4 <create_name>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d139      	bne.n	8007d0c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f7ff fc5a 	bl	8007552 <dir_find>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007ca8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007caa:	7dfb      	ldrb	r3, [r7, #23]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d00a      	beq.n	8007cc6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007cb0:	7dfb      	ldrb	r3, [r7, #23]
 8007cb2:	2b04      	cmp	r3, #4
 8007cb4:	d12c      	bne.n	8007d10 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007cb6:	7afb      	ldrb	r3, [r7, #11]
 8007cb8:	f003 0304 	and.w	r3, r3, #4
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d127      	bne.n	8007d10 <follow_path+0xdc>
 8007cc0:	2305      	movs	r3, #5
 8007cc2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007cc4:	e024      	b.n	8007d10 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007cc6:	7afb      	ldrb	r3, [r7, #11]
 8007cc8:	f003 0304 	and.w	r3, r3, #4
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d121      	bne.n	8007d14 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	799b      	ldrb	r3, [r3, #6]
 8007cd4:	f003 0310 	and.w	r3, r3, #16
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d102      	bne.n	8007ce2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007cdc:	2305      	movs	r3, #5
 8007cde:	75fb      	strb	r3, [r7, #23]
 8007ce0:	e019      	b.n	8007d16 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	695b      	ldr	r3, [r3, #20]
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	8992      	ldrh	r2, [r2, #12]
 8007cf0:	fbb3 f0f2 	udiv	r0, r3, r2
 8007cf4:	fb00 f202 	mul.w	r2, r0, r2
 8007cf8:	1a9b      	subs	r3, r3, r2
 8007cfa:	440b      	add	r3, r1
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f7ff fa60 	bl	80071c4 <ld_clust>
 8007d04:	4602      	mov	r2, r0
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007d0a:	e7bb      	b.n	8007c84 <follow_path+0x50>
			if (res != FR_OK) break;
 8007d0c:	bf00      	nop
 8007d0e:	e002      	b.n	8007d16 <follow_path+0xe2>
				break;
 8007d10:	bf00      	nop
 8007d12:	e000      	b.n	8007d16 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007d14:	bf00      	nop
			}
		}
	}

	return res;
 8007d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3718      	adds	r7, #24
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b087      	sub	sp, #28
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007d28:	f04f 33ff 	mov.w	r3, #4294967295
 8007d2c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d031      	beq.n	8007d9a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	617b      	str	r3, [r7, #20]
 8007d3c:	e002      	b.n	8007d44 <get_ldnumber+0x24>
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	3301      	adds	r3, #1
 8007d42:	617b      	str	r3, [r7, #20]
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	2b1f      	cmp	r3, #31
 8007d4a:	d903      	bls.n	8007d54 <get_ldnumber+0x34>
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	2b3a      	cmp	r3, #58	; 0x3a
 8007d52:	d1f4      	bne.n	8007d3e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	2b3a      	cmp	r3, #58	; 0x3a
 8007d5a:	d11c      	bne.n	8007d96 <get_ldnumber+0x76>
			tp = *path;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	1c5a      	adds	r2, r3, #1
 8007d66:	60fa      	str	r2, [r7, #12]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	3b30      	subs	r3, #48	; 0x30
 8007d6c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	2b09      	cmp	r3, #9
 8007d72:	d80e      	bhi.n	8007d92 <get_ldnumber+0x72>
 8007d74:	68fa      	ldr	r2, [r7, #12]
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d10a      	bne.n	8007d92 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d107      	bne.n	8007d92 <get_ldnumber+0x72>
					vol = (int)i;
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	617b      	str	r3, [r7, #20]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	697a      	ldr	r2, [r7, #20]
 8007d90:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	e002      	b.n	8007d9c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007d96:	2300      	movs	r3, #0
 8007d98:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007d9a:	693b      	ldr	r3, [r7, #16]
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	371c      	adds	r7, #28
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	70da      	strb	r2, [r3, #3]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f04f 32ff 	mov.w	r2, #4294967295
 8007dbe:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007dc0:	6839      	ldr	r1, [r7, #0]
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f7fe fc78 	bl	80066b8 <move_window>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <check_fs+0x2a>
 8007dce:	2304      	movs	r3, #4
 8007dd0:	e038      	b.n	8007e44 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	333c      	adds	r3, #60	; 0x3c
 8007dd6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7fe f98a 	bl	80060f4 <ld_word>
 8007de0:	4603      	mov	r3, r0
 8007de2:	461a      	mov	r2, r3
 8007de4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d001      	beq.n	8007df0 <check_fs+0x48>
 8007dec:	2303      	movs	r3, #3
 8007dee:	e029      	b.n	8007e44 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007df6:	2be9      	cmp	r3, #233	; 0xe9
 8007df8:	d009      	beq.n	8007e0e <check_fs+0x66>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e00:	2beb      	cmp	r3, #235	; 0xeb
 8007e02:	d11e      	bne.n	8007e42 <check_fs+0x9a>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e0a:	2b90      	cmp	r3, #144	; 0x90
 8007e0c:	d119      	bne.n	8007e42 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	333c      	adds	r3, #60	; 0x3c
 8007e12:	3336      	adds	r3, #54	; 0x36
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7fe f985 	bl	8006124 <ld_dword>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007e20:	4a0a      	ldr	r2, [pc, #40]	; (8007e4c <check_fs+0xa4>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d101      	bne.n	8007e2a <check_fs+0x82>
 8007e26:	2300      	movs	r3, #0
 8007e28:	e00c      	b.n	8007e44 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	333c      	adds	r3, #60	; 0x3c
 8007e2e:	3352      	adds	r3, #82	; 0x52
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7fe f977 	bl	8006124 <ld_dword>
 8007e36:	4603      	mov	r3, r0
 8007e38:	4a05      	ldr	r2, [pc, #20]	; (8007e50 <check_fs+0xa8>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d101      	bne.n	8007e42 <check_fs+0x9a>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	e000      	b.n	8007e44 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007e42:	2302      	movs	r3, #2
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3708      	adds	r7, #8
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	00544146 	.word	0x00544146
 8007e50:	33544146 	.word	0x33544146

08007e54 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b096      	sub	sp, #88	; 0x58
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	2200      	movs	r2, #0
 8007e66:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007e68:	68f8      	ldr	r0, [r7, #12]
 8007e6a:	f7ff ff59 	bl	8007d20 <get_ldnumber>
 8007e6e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	da01      	bge.n	8007e7a <find_volume+0x26>
 8007e76:	230b      	movs	r3, #11
 8007e78:	e26a      	b.n	8008350 <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007e7a:	4aa3      	ldr	r2, [pc, #652]	; (8008108 <find_volume+0x2b4>)
 8007e7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e82:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d101      	bne.n	8007e8e <find_volume+0x3a>
 8007e8a:	230c      	movs	r3, #12
 8007e8c:	e260      	b.n	8008350 <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 8007e8e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007e90:	f7fe fa30 	bl	80062f4 <lock_fs>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <find_volume+0x4a>
 8007e9a:	230f      	movs	r3, #15
 8007e9c:	e258      	b.n	8008350 <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ea2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007ea4:	79fb      	ldrb	r3, [r7, #7]
 8007ea6:	f023 0301 	bic.w	r3, r3, #1
 8007eaa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eae:	781b      	ldrb	r3, [r3, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d01a      	beq.n	8007eea <find_volume+0x96>
		stat = disk_status(fs->drv);
 8007eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb6:	785b      	ldrb	r3, [r3, #1]
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f7fe f87d 	bl	8005fb8 <disk_status>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007ec4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d10c      	bne.n	8007eea <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007ed0:	79fb      	ldrb	r3, [r7, #7]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d007      	beq.n	8007ee6 <find_volume+0x92>
 8007ed6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007eda:	f003 0304 	and.w	r3, r3, #4
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d001      	beq.n	8007ee6 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8007ee2:	230a      	movs	r3, #10
 8007ee4:	e234      	b.n	8008350 <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	e232      	b.n	8008350 <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eec:	2200      	movs	r2, #0
 8007eee:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007ef0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ef2:	b2da      	uxtb	r2, r3
 8007ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007efa:	785b      	ldrb	r3, [r3, #1]
 8007efc:	4618      	mov	r0, r3
 8007efe:	f7fe f875 	bl	8005fec <disk_initialize>
 8007f02:	4603      	mov	r3, r0
 8007f04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007f08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d001      	beq.n	8007f18 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007f14:	2303      	movs	r3, #3
 8007f16:	e21b      	b.n	8008350 <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007f18:	79fb      	ldrb	r3, [r7, #7]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d007      	beq.n	8007f2e <find_volume+0xda>
 8007f1e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007f22:	f003 0304 	and.w	r3, r3, #4
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d001      	beq.n	8007f2e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8007f2a:	230a      	movs	r3, #10
 8007f2c:	e210      	b.n	8008350 <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8007f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f30:	7858      	ldrb	r0, [r3, #1]
 8007f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f34:	330c      	adds	r3, #12
 8007f36:	461a      	mov	r2, r3
 8007f38:	2102      	movs	r1, #2
 8007f3a:	f7fe f8bd 	bl	80060b8 <disk_ioctl>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d001      	beq.n	8007f48 <find_volume+0xf4>
 8007f44:	2301      	movs	r3, #1
 8007f46:	e203      	b.n	8008350 <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8007f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f4a:	899b      	ldrh	r3, [r3, #12]
 8007f4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f50:	d80d      	bhi.n	8007f6e <find_volume+0x11a>
 8007f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f54:	899b      	ldrh	r3, [r3, #12]
 8007f56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f5a:	d308      	bcc.n	8007f6e <find_volume+0x11a>
 8007f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5e:	899b      	ldrh	r3, [r3, #12]
 8007f60:	461a      	mov	r2, r3
 8007f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f64:	899b      	ldrh	r3, [r3, #12]
 8007f66:	3b01      	subs	r3, #1
 8007f68:	4013      	ands	r3, r2
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d001      	beq.n	8007f72 <find_volume+0x11e>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e1ee      	b.n	8008350 <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007f72:	2300      	movs	r3, #0
 8007f74:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007f76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007f78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007f7a:	f7ff ff15 	bl	8007da8 <check_fs>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007f84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f88:	2b02      	cmp	r3, #2
 8007f8a:	d149      	bne.n	8008020 <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	643b      	str	r3, [r7, #64]	; 0x40
 8007f90:	e01e      	b.n	8007fd0 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f94:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8007f98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f9a:	011b      	lsls	r3, r3, #4
 8007f9c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007fa0:	4413      	add	r3, r2
 8007fa2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fa6:	3304      	adds	r3, #4
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d006      	beq.n	8007fbc <find_volume+0x168>
 8007fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb0:	3308      	adds	r3, #8
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7fe f8b6 	bl	8006124 <ld_dword>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	e000      	b.n	8007fbe <find_volume+0x16a>
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	3358      	adds	r3, #88	; 0x58
 8007fc4:	443b      	add	r3, r7
 8007fc6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fcc:	3301      	adds	r3, #1
 8007fce:	643b      	str	r3, [r7, #64]	; 0x40
 8007fd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fd2:	2b03      	cmp	r3, #3
 8007fd4:	d9dd      	bls.n	8007f92 <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007fda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d002      	beq.n	8007fe6 <find_volume+0x192>
 8007fe0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007fe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	3358      	adds	r3, #88	; 0x58
 8007fec:	443b      	add	r3, r7
 8007fee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007ff2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007ff4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d005      	beq.n	8008006 <find_volume+0x1b2>
 8007ffa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007ffc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007ffe:	f7ff fed3 	bl	8007da8 <check_fs>
 8008002:	4603      	mov	r3, r0
 8008004:	e000      	b.n	8008008 <find_volume+0x1b4>
 8008006:	2303      	movs	r3, #3
 8008008:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800800c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008010:	2b01      	cmp	r3, #1
 8008012:	d905      	bls.n	8008020 <find_volume+0x1cc>
 8008014:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008016:	3301      	adds	r3, #1
 8008018:	643b      	str	r3, [r7, #64]	; 0x40
 800801a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800801c:	2b03      	cmp	r3, #3
 800801e:	d9e2      	bls.n	8007fe6 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008020:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008024:	2b04      	cmp	r3, #4
 8008026:	d101      	bne.n	800802c <find_volume+0x1d8>
 8008028:	2301      	movs	r3, #1
 800802a:	e191      	b.n	8008350 <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800802c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008030:	2b01      	cmp	r3, #1
 8008032:	d901      	bls.n	8008038 <find_volume+0x1e4>
 8008034:	230d      	movs	r3, #13
 8008036:	e18b      	b.n	8008350 <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800803a:	333c      	adds	r3, #60	; 0x3c
 800803c:	330b      	adds	r3, #11
 800803e:	4618      	mov	r0, r3
 8008040:	f7fe f858 	bl	80060f4 <ld_word>
 8008044:	4603      	mov	r3, r0
 8008046:	461a      	mov	r2, r3
 8008048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800804a:	899b      	ldrh	r3, [r3, #12]
 800804c:	429a      	cmp	r2, r3
 800804e:	d001      	beq.n	8008054 <find_volume+0x200>
 8008050:	230d      	movs	r3, #13
 8008052:	e17d      	b.n	8008350 <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008056:	333c      	adds	r3, #60	; 0x3c
 8008058:	3316      	adds	r3, #22
 800805a:	4618      	mov	r0, r3
 800805c:	f7fe f84a 	bl	80060f4 <ld_word>
 8008060:	4603      	mov	r3, r0
 8008062:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008064:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008066:	2b00      	cmp	r3, #0
 8008068:	d106      	bne.n	8008078 <find_volume+0x224>
 800806a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800806c:	333c      	adds	r3, #60	; 0x3c
 800806e:	3324      	adds	r3, #36	; 0x24
 8008070:	4618      	mov	r0, r3
 8008072:	f7fe f857 	bl	8006124 <ld_dword>
 8008076:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800807a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800807c:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800807e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008080:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8008084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008086:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800808a:	789b      	ldrb	r3, [r3, #2]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d005      	beq.n	800809c <find_volume+0x248>
 8008090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008092:	789b      	ldrb	r3, [r3, #2]
 8008094:	2b02      	cmp	r3, #2
 8008096:	d001      	beq.n	800809c <find_volume+0x248>
 8008098:	230d      	movs	r3, #13
 800809a:	e159      	b.n	8008350 <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800809c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800809e:	789b      	ldrb	r3, [r3, #2]
 80080a0:	461a      	mov	r2, r3
 80080a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080a4:	fb02 f303 	mul.w	r3, r2, r3
 80080a8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80080aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080ac:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80080b0:	b29a      	uxth	r2, r3
 80080b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080b4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80080b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080b8:	895b      	ldrh	r3, [r3, #10]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d008      	beq.n	80080d0 <find_volume+0x27c>
 80080be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c0:	895b      	ldrh	r3, [r3, #10]
 80080c2:	461a      	mov	r2, r3
 80080c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c6:	895b      	ldrh	r3, [r3, #10]
 80080c8:	3b01      	subs	r3, #1
 80080ca:	4013      	ands	r3, r2
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d001      	beq.n	80080d4 <find_volume+0x280>
 80080d0:	230d      	movs	r3, #13
 80080d2:	e13d      	b.n	8008350 <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80080d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d6:	333c      	adds	r3, #60	; 0x3c
 80080d8:	3311      	adds	r3, #17
 80080da:	4618      	mov	r0, r3
 80080dc:	f7fe f80a 	bl	80060f4 <ld_word>
 80080e0:	4603      	mov	r3, r0
 80080e2:	461a      	mov	r2, r3
 80080e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80080e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080ea:	891b      	ldrh	r3, [r3, #8]
 80080ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080ee:	8992      	ldrh	r2, [r2, #12]
 80080f0:	0952      	lsrs	r2, r2, #5
 80080f2:	b292      	uxth	r2, r2
 80080f4:	fbb3 f1f2 	udiv	r1, r3, r2
 80080f8:	fb01 f202 	mul.w	r2, r1, r2
 80080fc:	1a9b      	subs	r3, r3, r2
 80080fe:	b29b      	uxth	r3, r3
 8008100:	2b00      	cmp	r3, #0
 8008102:	d003      	beq.n	800810c <find_volume+0x2b8>
 8008104:	230d      	movs	r3, #13
 8008106:	e123      	b.n	8008350 <find_volume+0x4fc>
 8008108:	200023ac 	.word	0x200023ac

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800810c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800810e:	333c      	adds	r3, #60	; 0x3c
 8008110:	3313      	adds	r3, #19
 8008112:	4618      	mov	r0, r3
 8008114:	f7fd ffee 	bl	80060f4 <ld_word>
 8008118:	4603      	mov	r3, r0
 800811a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800811c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800811e:	2b00      	cmp	r3, #0
 8008120:	d106      	bne.n	8008130 <find_volume+0x2dc>
 8008122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008124:	333c      	adds	r3, #60	; 0x3c
 8008126:	3320      	adds	r3, #32
 8008128:	4618      	mov	r0, r3
 800812a:	f7fd fffb 	bl	8006124 <ld_dword>
 800812e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008132:	333c      	adds	r3, #60	; 0x3c
 8008134:	330e      	adds	r3, #14
 8008136:	4618      	mov	r0, r3
 8008138:	f7fd ffdc 	bl	80060f4 <ld_word>
 800813c:	4603      	mov	r3, r0
 800813e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008140:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008142:	2b00      	cmp	r3, #0
 8008144:	d101      	bne.n	800814a <find_volume+0x2f6>
 8008146:	230d      	movs	r3, #13
 8008148:	e102      	b.n	8008350 <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800814a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800814c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800814e:	4413      	add	r3, r2
 8008150:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008152:	8911      	ldrh	r1, [r2, #8]
 8008154:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008156:	8992      	ldrh	r2, [r2, #12]
 8008158:	0952      	lsrs	r2, r2, #5
 800815a:	b292      	uxth	r2, r2
 800815c:	fbb1 f2f2 	udiv	r2, r1, r2
 8008160:	b292      	uxth	r2, r2
 8008162:	4413      	add	r3, r2
 8008164:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008166:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800816a:	429a      	cmp	r2, r3
 800816c:	d201      	bcs.n	8008172 <find_volume+0x31e>
 800816e:	230d      	movs	r3, #13
 8008170:	e0ee      	b.n	8008350 <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008172:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008176:	1ad3      	subs	r3, r2, r3
 8008178:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800817a:	8952      	ldrh	r2, [r2, #10]
 800817c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008180:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008184:	2b00      	cmp	r3, #0
 8008186:	d101      	bne.n	800818c <find_volume+0x338>
 8008188:	230d      	movs	r3, #13
 800818a:	e0e1      	b.n	8008350 <find_volume+0x4fc>
		fmt = FS_FAT32;
 800818c:	2303      	movs	r3, #3
 800818e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008198:	4293      	cmp	r3, r2
 800819a:	d802      	bhi.n	80081a2 <find_volume+0x34e>
 800819c:	2302      	movs	r3, #2
 800819e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80081a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a4:	f640 72f5 	movw	r2, #4085	; 0xff5
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d802      	bhi.n	80081b2 <find_volume+0x35e>
 80081ac:	2301      	movs	r3, #1
 80081ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80081b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b4:	1c9a      	adds	r2, r3, #2
 80081b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b8:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 80081ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80081be:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80081c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80081c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081c4:	441a      	add	r2, r3
 80081c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c8:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 80081ca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80081cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ce:	441a      	add	r2, r3
 80081d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081d2:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 80081d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80081d8:	2b03      	cmp	r3, #3
 80081da:	d11e      	bne.n	800821a <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80081dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081de:	333c      	adds	r3, #60	; 0x3c
 80081e0:	332a      	adds	r3, #42	; 0x2a
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fd ff86 	bl	80060f4 <ld_word>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d001      	beq.n	80081f2 <find_volume+0x39e>
 80081ee:	230d      	movs	r3, #13
 80081f0:	e0ae      	b.n	8008350 <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80081f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f4:	891b      	ldrh	r3, [r3, #8]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d001      	beq.n	80081fe <find_volume+0x3aa>
 80081fa:	230d      	movs	r3, #13
 80081fc:	e0a8      	b.n	8008350 <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80081fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008200:	333c      	adds	r3, #60	; 0x3c
 8008202:	332c      	adds	r3, #44	; 0x2c
 8008204:	4618      	mov	r0, r3
 8008206:	f7fd ff8d 	bl	8006124 <ld_dword>
 800820a:	4602      	mov	r2, r0
 800820c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800820e:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008212:	6a1b      	ldr	r3, [r3, #32]
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	647b      	str	r3, [r7, #68]	; 0x44
 8008218:	e01f      	b.n	800825a <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800821a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821c:	891b      	ldrh	r3, [r3, #8]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d101      	bne.n	8008226 <find_volume+0x3d2>
 8008222:	230d      	movs	r3, #13
 8008224:	e094      	b.n	8008350 <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800822a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800822c:	441a      	add	r2, r3
 800822e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008230:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008232:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008236:	2b02      	cmp	r3, #2
 8008238:	d103      	bne.n	8008242 <find_volume+0x3ee>
 800823a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	005b      	lsls	r3, r3, #1
 8008240:	e00a      	b.n	8008258 <find_volume+0x404>
 8008242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008244:	6a1a      	ldr	r2, [r3, #32]
 8008246:	4613      	mov	r3, r2
 8008248:	005b      	lsls	r3, r3, #1
 800824a:	4413      	add	r3, r2
 800824c:	085a      	lsrs	r2, r3, #1
 800824e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008250:	6a1b      	ldr	r3, [r3, #32]
 8008252:	f003 0301 	and.w	r3, r3, #1
 8008256:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008258:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800825a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800825c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800825e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008260:	899b      	ldrh	r3, [r3, #12]
 8008262:	4619      	mov	r1, r3
 8008264:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008266:	440b      	add	r3, r1
 8008268:	3b01      	subs	r3, #1
 800826a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800826c:	8989      	ldrh	r1, [r1, #12]
 800826e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008272:	429a      	cmp	r2, r3
 8008274:	d201      	bcs.n	800827a <find_volume+0x426>
 8008276:	230d      	movs	r3, #13
 8008278:	e06a      	b.n	8008350 <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800827a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800827c:	f04f 32ff 	mov.w	r2, #4294967295
 8008280:	61da      	str	r2, [r3, #28]
 8008282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008284:	69da      	ldr	r2, [r3, #28]
 8008286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008288:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 800828a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800828c:	2280      	movs	r2, #128	; 0x80
 800828e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008290:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008294:	2b03      	cmp	r3, #3
 8008296:	d149      	bne.n	800832c <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800829a:	333c      	adds	r3, #60	; 0x3c
 800829c:	3330      	adds	r3, #48	; 0x30
 800829e:	4618      	mov	r0, r3
 80082a0:	f7fd ff28 	bl	80060f4 <ld_word>
 80082a4:	4603      	mov	r3, r0
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d140      	bne.n	800832c <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80082aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082ac:	3301      	adds	r3, #1
 80082ae:	4619      	mov	r1, r3
 80082b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80082b2:	f7fe fa01 	bl	80066b8 <move_window>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d137      	bne.n	800832c <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 80082bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082be:	2200      	movs	r2, #0
 80082c0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80082c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082c4:	333c      	adds	r3, #60	; 0x3c
 80082c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7fd ff12 	bl	80060f4 <ld_word>
 80082d0:	4603      	mov	r3, r0
 80082d2:	461a      	mov	r2, r3
 80082d4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80082d8:	429a      	cmp	r2, r3
 80082da:	d127      	bne.n	800832c <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80082dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082de:	333c      	adds	r3, #60	; 0x3c
 80082e0:	4618      	mov	r0, r3
 80082e2:	f7fd ff1f 	bl	8006124 <ld_dword>
 80082e6:	4603      	mov	r3, r0
 80082e8:	4a1b      	ldr	r2, [pc, #108]	; (8008358 <find_volume+0x504>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d11e      	bne.n	800832c <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80082ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082f0:	333c      	adds	r3, #60	; 0x3c
 80082f2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80082f6:	4618      	mov	r0, r3
 80082f8:	f7fd ff14 	bl	8006124 <ld_dword>
 80082fc:	4603      	mov	r3, r0
 80082fe:	4a17      	ldr	r2, [pc, #92]	; (800835c <find_volume+0x508>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d113      	bne.n	800832c <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008306:	333c      	adds	r3, #60	; 0x3c
 8008308:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800830c:	4618      	mov	r0, r3
 800830e:	f7fd ff09 	bl	8006124 <ld_dword>
 8008312:	4602      	mov	r2, r0
 8008314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008316:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800831a:	333c      	adds	r3, #60	; 0x3c
 800831c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008320:	4618      	mov	r0, r3
 8008322:	f7fd feff 	bl	8006124 <ld_dword>
 8008326:	4602      	mov	r2, r0
 8008328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800832a:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800832c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800832e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008332:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008334:	4b0a      	ldr	r3, [pc, #40]	; (8008360 <find_volume+0x50c>)
 8008336:	881b      	ldrh	r3, [r3, #0]
 8008338:	3301      	adds	r3, #1
 800833a:	b29a      	uxth	r2, r3
 800833c:	4b08      	ldr	r3, [pc, #32]	; (8008360 <find_volume+0x50c>)
 800833e:	801a      	strh	r2, [r3, #0]
 8008340:	4b07      	ldr	r3, [pc, #28]	; (8008360 <find_volume+0x50c>)
 8008342:	881a      	ldrh	r2, [r3, #0]
 8008344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008346:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008348:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800834a:	f7fe f94d 	bl	80065e8 <clear_lock>
#endif
	return FR_OK;
 800834e:	2300      	movs	r3, #0
}
 8008350:	4618      	mov	r0, r3
 8008352:	3758      	adds	r7, #88	; 0x58
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}
 8008358:	41615252 	.word	0x41615252
 800835c:	61417272 	.word	0x61417272
 8008360:	200023b0 	.word	0x200023b0

08008364 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b084      	sub	sp, #16
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800836e:	2309      	movs	r3, #9
 8008370:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d02e      	beq.n	80083d6 <validate+0x72>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d02a      	beq.n	80083d6 <validate+0x72>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d025      	beq.n	80083d6 <validate+0x72>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	889a      	ldrh	r2, [r3, #4]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	88db      	ldrh	r3, [r3, #6]
 8008394:	429a      	cmp	r2, r3
 8008396:	d11e      	bne.n	80083d6 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4618      	mov	r0, r3
 800839e:	f7fd ffa9 	bl	80062f4 <lock_fs>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d014      	beq.n	80083d2 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	785b      	ldrb	r3, [r3, #1]
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7fd fe02 	bl	8005fb8 <disk_status>
 80083b4:	4603      	mov	r3, r0
 80083b6:	f003 0301 	and.w	r3, r3, #1
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d102      	bne.n	80083c4 <validate+0x60>
				res = FR_OK;
 80083be:	2300      	movs	r3, #0
 80083c0:	73fb      	strb	r3, [r7, #15]
 80083c2:	e008      	b.n	80083d6 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2100      	movs	r1, #0
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7fd ffa8 	bl	8006320 <unlock_fs>
 80083d0:	e001      	b.n	80083d6 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80083d2:	230f      	movs	r3, #15
 80083d4:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80083d6:	7bfb      	ldrb	r3, [r7, #15]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d102      	bne.n	80083e2 <validate+0x7e>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	e000      	b.n	80083e4 <validate+0x80>
 80083e2:	2300      	movs	r3, #0
 80083e4:	683a      	ldr	r2, [r7, #0]
 80083e6:	6013      	str	r3, [r2, #0]
	return res;
 80083e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
	...

080083f4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b088      	sub	sp, #32
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	4613      	mov	r3, r2
 8008400:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008406:	f107 0310 	add.w	r3, r7, #16
 800840a:	4618      	mov	r0, r3
 800840c:	f7ff fc88 	bl	8007d20 <get_ldnumber>
 8008410:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	2b00      	cmp	r3, #0
 8008416:	da01      	bge.n	800841c <f_mount+0x28>
 8008418:	230b      	movs	r3, #11
 800841a:	e048      	b.n	80084ae <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800841c:	4a26      	ldr	r2, [pc, #152]	; (80084b8 <f_mount+0xc4>)
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008424:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d00f      	beq.n	800844c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800842c:	69b8      	ldr	r0, [r7, #24]
 800842e:	f7fe f8db 	bl	80065e8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	695b      	ldr	r3, [r3, #20]
 8008436:	4618      	mov	r0, r3
 8008438:	f000 fdab 	bl	8008f92 <ff_del_syncobj>
 800843c:	4603      	mov	r3, r0
 800843e:	2b00      	cmp	r3, #0
 8008440:	d101      	bne.n	8008446 <f_mount+0x52>
 8008442:	2302      	movs	r3, #2
 8008444:	e033      	b.n	80084ae <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008446:	69bb      	ldr	r3, [r7, #24]
 8008448:	2200      	movs	r2, #0
 800844a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d00f      	beq.n	8008472 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	b2da      	uxtb	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	3314      	adds	r3, #20
 8008460:	4619      	mov	r1, r3
 8008462:	4610      	mov	r0, r2
 8008464:	f000 fd7a 	bl	8008f5c <ff_cre_syncobj>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d101      	bne.n	8008472 <f_mount+0x7e>
 800846e:	2302      	movs	r3, #2
 8008470:	e01d      	b.n	80084ae <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008472:	68fa      	ldr	r2, [r7, #12]
 8008474:	4910      	ldr	r1, [pc, #64]	; (80084b8 <f_mount+0xc4>)
 8008476:	69fb      	ldr	r3, [r7, #28]
 8008478:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d002      	beq.n	8008488 <f_mount+0x94>
 8008482:	79fb      	ldrb	r3, [r7, #7]
 8008484:	2b01      	cmp	r3, #1
 8008486:	d001      	beq.n	800848c <f_mount+0x98>
 8008488:	2300      	movs	r3, #0
 800848a:	e010      	b.n	80084ae <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800848c:	f107 010c 	add.w	r1, r7, #12
 8008490:	f107 0308 	add.w	r3, r7, #8
 8008494:	2200      	movs	r2, #0
 8008496:	4618      	mov	r0, r3
 8008498:	f7ff fcdc 	bl	8007e54 <find_volume>
 800849c:	4603      	mov	r3, r0
 800849e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	7dfa      	ldrb	r2, [r7, #23]
 80084a4:	4611      	mov	r1, r2
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7fd ff3a 	bl	8006320 <unlock_fs>
 80084ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3720      	adds	r7, #32
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	200023ac 	.word	0x200023ac

080084bc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b09a      	sub	sp, #104	; 0x68
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	60b9      	str	r1, [r7, #8]
 80084c6:	4613      	mov	r3, r2
 80084c8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d101      	bne.n	80084d4 <f_open+0x18>
 80084d0:	2309      	movs	r3, #9
 80084d2:	e1d7      	b.n	8008884 <f_open+0x3c8>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80084d4:	79fb      	ldrb	r3, [r7, #7]
 80084d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084da:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80084dc:	79fa      	ldrb	r2, [r7, #7]
 80084de:	f107 0110 	add.w	r1, r7, #16
 80084e2:	f107 0308 	add.w	r3, r7, #8
 80084e6:	4618      	mov	r0, r3
 80084e8:	f7ff fcb4 	bl	8007e54 <find_volume>
 80084ec:	4603      	mov	r3, r0
 80084ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80084f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f040 81b4 	bne.w	8008864 <f_open+0x3a8>
		dj.obj.fs = fs;
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 8008500:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008504:	f000 fd71 	bl	8008fea <ff_memalloc>
 8008508:	65b8      	str	r0, [r7, #88]	; 0x58
 800850a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800850c:	2b00      	cmp	r3, #0
 800850e:	d106      	bne.n	800851e <f_open+0x62>
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	2111      	movs	r1, #17
 8008514:	4618      	mov	r0, r3
 8008516:	f7fd ff03 	bl	8006320 <unlock_fs>
 800851a:	2311      	movs	r3, #17
 800851c:	e1b2      	b.n	8008884 <f_open+0x3c8>
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008522:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8008524:	68ba      	ldr	r2, [r7, #8]
 8008526:	f107 0314 	add.w	r3, r7, #20
 800852a:	4611      	mov	r1, r2
 800852c:	4618      	mov	r0, r3
 800852e:	f7ff fb81 	bl	8007c34 <follow_path>
 8008532:	4603      	mov	r3, r0
 8008534:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008538:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800853c:	2b00      	cmp	r3, #0
 800853e:	d11a      	bne.n	8008576 <f_open+0xba>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008540:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008544:	b25b      	sxtb	r3, r3
 8008546:	2b00      	cmp	r3, #0
 8008548:	da03      	bge.n	8008552 <f_open+0x96>
				res = FR_INVALID_NAME;
 800854a:	2306      	movs	r3, #6
 800854c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8008550:	e011      	b.n	8008576 <f_open+0xba>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008552:	79fb      	ldrb	r3, [r7, #7]
 8008554:	f023 0301 	bic.w	r3, r3, #1
 8008558:	2b00      	cmp	r3, #0
 800855a:	bf14      	ite	ne
 800855c:	2301      	movne	r3, #1
 800855e:	2300      	moveq	r3, #0
 8008560:	b2db      	uxtb	r3, r3
 8008562:	461a      	mov	r2, r3
 8008564:	f107 0314 	add.w	r3, r7, #20
 8008568:	4611      	mov	r1, r2
 800856a:	4618      	mov	r0, r3
 800856c:	f7fd fef4 	bl	8006358 <chk_lock>
 8008570:	4603      	mov	r3, r0
 8008572:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008576:	79fb      	ldrb	r3, [r7, #7]
 8008578:	f003 031c 	and.w	r3, r3, #28
 800857c:	2b00      	cmp	r3, #0
 800857e:	d07f      	beq.n	8008680 <f_open+0x1c4>
			if (res != FR_OK) {					/* No file, create new */
 8008580:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008584:	2b00      	cmp	r3, #0
 8008586:	d017      	beq.n	80085b8 <f_open+0xfc>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008588:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800858c:	2b04      	cmp	r3, #4
 800858e:	d10e      	bne.n	80085ae <f_open+0xf2>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008590:	f7fd ff3e 	bl	8006410 <enq_lock>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d006      	beq.n	80085a8 <f_open+0xec>
 800859a:	f107 0314 	add.w	r3, r7, #20
 800859e:	4618      	mov	r0, r3
 80085a0:	f7ff f898 	bl	80076d4 <dir_register>
 80085a4:	4603      	mov	r3, r0
 80085a6:	e000      	b.n	80085aa <f_open+0xee>
 80085a8:	2312      	movs	r3, #18
 80085aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80085ae:	79fb      	ldrb	r3, [r7, #7]
 80085b0:	f043 0308 	orr.w	r3, r3, #8
 80085b4:	71fb      	strb	r3, [r7, #7]
 80085b6:	e010      	b.n	80085da <f_open+0x11e>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80085b8:	7ebb      	ldrb	r3, [r7, #26]
 80085ba:	f003 0311 	and.w	r3, r3, #17
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d003      	beq.n	80085ca <f_open+0x10e>
					res = FR_DENIED;
 80085c2:	2307      	movs	r3, #7
 80085c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80085c8:	e007      	b.n	80085da <f_open+0x11e>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80085ca:	79fb      	ldrb	r3, [r7, #7]
 80085cc:	f003 0304 	and.w	r3, r3, #4
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d002      	beq.n	80085da <f_open+0x11e>
 80085d4:	2308      	movs	r3, #8
 80085d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80085da:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d168      	bne.n	80086b4 <f_open+0x1f8>
 80085e2:	79fb      	ldrb	r3, [r7, #7]
 80085e4:	f003 0308 	and.w	r3, r3, #8
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d063      	beq.n	80086b4 <f_open+0x1f8>
				dw = GET_FATTIME();
 80085ec:	f7fd fac6 	bl	8005b7c <get_fattime>
 80085f0:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80085f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085f4:	330e      	adds	r3, #14
 80085f6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fd fdd1 	bl	80061a0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80085fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008600:	3316      	adds	r3, #22
 8008602:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008604:	4618      	mov	r0, r3
 8008606:	f7fd fdcb 	bl	80061a0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800860a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800860c:	330b      	adds	r3, #11
 800860e:	2220      	movs	r2, #32
 8008610:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008616:	4611      	mov	r1, r2
 8008618:	4618      	mov	r0, r3
 800861a:	f7fe fdd3 	bl	80071c4 <ld_clust>
 800861e:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008624:	2200      	movs	r2, #0
 8008626:	4618      	mov	r0, r3
 8008628:	f7fe fdeb 	bl	8007202 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800862c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800862e:	331c      	adds	r3, #28
 8008630:	2100      	movs	r1, #0
 8008632:	4618      	mov	r0, r3
 8008634:	f7fd fdb4 	bl	80061a0 <st_dword>
					fs->wflag = 1;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	2201      	movs	r2, #1
 800863c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800863e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008640:	2b00      	cmp	r3, #0
 8008642:	d037      	beq.n	80086b4 <f_open+0x1f8>
						dw = fs->winsect;
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008648:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800864a:	f107 0314 	add.w	r3, r7, #20
 800864e:	2200      	movs	r2, #0
 8008650:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008652:	4618      	mov	r0, r3
 8008654:	f7fe fadb 	bl	8006c0e <remove_chain>
 8008658:	4603      	mov	r3, r0
 800865a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800865e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008662:	2b00      	cmp	r3, #0
 8008664:	d126      	bne.n	80086b4 <f_open+0x1f8>
							res = move_window(fs, dw);
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800866a:	4618      	mov	r0, r3
 800866c:	f7fe f824 	bl	80066b8 <move_window>
 8008670:	4603      	mov	r3, r0
 8008672:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800867a:	3a01      	subs	r2, #1
 800867c:	619a      	str	r2, [r3, #24]
 800867e:	e019      	b.n	80086b4 <f_open+0x1f8>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008680:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008684:	2b00      	cmp	r3, #0
 8008686:	d115      	bne.n	80086b4 <f_open+0x1f8>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008688:	7ebb      	ldrb	r3, [r7, #26]
 800868a:	f003 0310 	and.w	r3, r3, #16
 800868e:	2b00      	cmp	r3, #0
 8008690:	d003      	beq.n	800869a <f_open+0x1de>
					res = FR_NO_FILE;
 8008692:	2304      	movs	r3, #4
 8008694:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8008698:	e00c      	b.n	80086b4 <f_open+0x1f8>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800869a:	79fb      	ldrb	r3, [r7, #7]
 800869c:	f003 0302 	and.w	r3, r3, #2
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d007      	beq.n	80086b4 <f_open+0x1f8>
 80086a4:	7ebb      	ldrb	r3, [r7, #26]
 80086a6:	f003 0301 	and.w	r3, r3, #1
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d002      	beq.n	80086b4 <f_open+0x1f8>
						res = FR_DENIED;
 80086ae:	2307      	movs	r3, #7
 80086b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80086b4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d128      	bne.n	800870e <f_open+0x252>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80086bc:	79fb      	ldrb	r3, [r7, #7]
 80086be:	f003 0308 	and.w	r3, r3, #8
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d003      	beq.n	80086ce <f_open+0x212>
				mode |= FA_MODIFIED;
 80086c6:	79fb      	ldrb	r3, [r7, #7]
 80086c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086cc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80086d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80086dc:	79fb      	ldrb	r3, [r7, #7]
 80086de:	f023 0301 	bic.w	r3, r3, #1
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	bf14      	ite	ne
 80086e6:	2301      	movne	r3, #1
 80086e8:	2300      	moveq	r3, #0
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	461a      	mov	r2, r3
 80086ee:	f107 0314 	add.w	r3, r7, #20
 80086f2:	4611      	mov	r1, r2
 80086f4:	4618      	mov	r0, r3
 80086f6:	f7fd fead 	bl	8006454 <inc_lock>
 80086fa:	4602      	mov	r2, r0
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d102      	bne.n	800870e <f_open+0x252>
 8008708:	2302      	movs	r3, #2
 800870a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800870e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008712:	2b00      	cmp	r3, #0
 8008714:	f040 80a3 	bne.w	800885e <f_open+0x3a2>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800871c:	4611      	mov	r1, r2
 800871e:	4618      	mov	r0, r3
 8008720:	f7fe fd50 	bl	80071c4 <ld_clust>
 8008724:	4602      	mov	r2, r0
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800872a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800872c:	331c      	adds	r3, #28
 800872e:	4618      	mov	r0, r3
 8008730:	f7fd fcf8 	bl	8006124 <ld_dword>
 8008734:	4602      	mov	r2, r0
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008740:	693a      	ldr	r2, [r7, #16]
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	88da      	ldrh	r2, [r3, #6]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	79fa      	ldrb	r2, [r7, #7]
 8008752:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2200      	movs	r2, #0
 8008758:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2200      	movs	r2, #0
 800875e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2200      	movs	r2, #0
 8008764:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	3330      	adds	r3, #48	; 0x30
 800876a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800876e:	2100      	movs	r1, #0
 8008770:	4618      	mov	r0, r3
 8008772:	f7fd fd62 	bl	800623a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008776:	79fb      	ldrb	r3, [r7, #7]
 8008778:	f003 0320 	and.w	r3, r3, #32
 800877c:	2b00      	cmp	r3, #0
 800877e:	d06e      	beq.n	800885e <f_open+0x3a2>
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	68db      	ldr	r3, [r3, #12]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d06a      	beq.n	800885e <f_open+0x3a2>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	68da      	ldr	r2, [r3, #12]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	895b      	ldrh	r3, [r3, #10]
 8008794:	461a      	mov	r2, r3
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	899b      	ldrh	r3, [r3, #12]
 800879a:	fb02 f303 	mul.w	r3, r2, r3
 800879e:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	68db      	ldr	r3, [r3, #12]
 80087aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087ac:	e016      	b.n	80087dc <f_open+0x320>
					clst = get_fat(&fp->obj, clst);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80087b2:	4618      	mov	r0, r3
 80087b4:	f7fe f83d 	bl	8006832 <get_fat>
 80087b8:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80087ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80087bc:	2b01      	cmp	r3, #1
 80087be:	d802      	bhi.n	80087c6 <f_open+0x30a>
 80087c0:	2302      	movs	r3, #2
 80087c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80087c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80087c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087cc:	d102      	bne.n	80087d4 <f_open+0x318>
 80087ce:	2301      	movs	r3, #1
 80087d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80087d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80087d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087d8:	1ad3      	subs	r3, r2, r3
 80087da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087dc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d103      	bne.n	80087ec <f_open+0x330>
 80087e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80087e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087e8:	429a      	cmp	r2, r3
 80087ea:	d8e0      	bhi.n	80087ae <f_open+0x2f2>
				}
				fp->clust = clst;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80087f0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80087f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d131      	bne.n	800885e <f_open+0x3a2>
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	899b      	ldrh	r3, [r3, #12]
 80087fe:	461a      	mov	r2, r3
 8008800:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008802:	fbb3 f1f2 	udiv	r1, r3, r2
 8008806:	fb01 f202 	mul.w	r2, r1, r2
 800880a:	1a9b      	subs	r3, r3, r2
 800880c:	2b00      	cmp	r3, #0
 800880e:	d026      	beq.n	800885e <f_open+0x3a2>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008814:	4618      	mov	r0, r3
 8008816:	f7fd ffed 	bl	80067f4 <clust2sect>
 800881a:	64b8      	str	r0, [r7, #72]	; 0x48
 800881c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800881e:	2b00      	cmp	r3, #0
 8008820:	d103      	bne.n	800882a <f_open+0x36e>
						res = FR_INT_ERR;
 8008822:	2302      	movs	r3, #2
 8008824:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8008828:	e019      	b.n	800885e <f_open+0x3a2>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	899b      	ldrh	r3, [r3, #12]
 800882e:	461a      	mov	r2, r3
 8008830:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008832:	fbb3 f2f2 	udiv	r2, r3, r2
 8008836:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008838:	441a      	add	r2, r3
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	7858      	ldrb	r0, [r3, #1]
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6a1a      	ldr	r2, [r3, #32]
 800884c:	2301      	movs	r3, #1
 800884e:	f7fd fbf3 	bl	8006038 <disk_read>
 8008852:	4603      	mov	r3, r0
 8008854:	2b00      	cmp	r3, #0
 8008856:	d002      	beq.n	800885e <f_open+0x3a2>
 8008858:	2301      	movs	r3, #1
 800885a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800885e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008860:	f000 fbcf 	bl	8009002 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008864:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008868:	2b00      	cmp	r3, #0
 800886a:	d002      	beq.n	8008872 <f_open+0x3b6>
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2200      	movs	r2, #0
 8008870:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8008878:	4611      	mov	r1, r2
 800887a:	4618      	mov	r0, r3
 800887c:	f7fd fd50 	bl	8006320 <unlock_fs>
 8008880:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8008884:	4618      	mov	r0, r3
 8008886:	3768      	adds	r7, #104	; 0x68
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b08e      	sub	sp, #56	; 0x38
 8008890:	af00      	add	r7, sp, #0
 8008892:	60f8      	str	r0, [r7, #12]
 8008894:	60b9      	str	r1, [r7, #8]
 8008896:	607a      	str	r2, [r7, #4]
 8008898:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	2200      	movs	r2, #0
 80088a2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f107 0214 	add.w	r2, r7, #20
 80088aa:	4611      	mov	r1, r2
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7ff fd59 	bl	8008364 <validate>
 80088b2:	4603      	mov	r3, r0
 80088b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80088b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d107      	bne.n	80088d0 <f_read+0x44>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	7d5b      	ldrb	r3, [r3, #21]
 80088c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80088c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d009      	beq.n	80088e4 <f_read+0x58>
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80088d6:	4611      	mov	r1, r2
 80088d8:	4618      	mov	r0, r3
 80088da:	f7fd fd21 	bl	8006320 <unlock_fs>
 80088de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80088e2:	e15d      	b.n	8008ba0 <f_read+0x314>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	7d1b      	ldrb	r3, [r3, #20]
 80088e8:	f003 0301 	and.w	r3, r3, #1
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d106      	bne.n	80088fe <f_read+0x72>
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	2107      	movs	r1, #7
 80088f4:	4618      	mov	r0, r3
 80088f6:	f7fd fd13 	bl	8006320 <unlock_fs>
 80088fa:	2307      	movs	r3, #7
 80088fc:	e150      	b.n	8008ba0 <f_read+0x314>
	remain = fp->obj.objsize - fp->fptr;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	68da      	ldr	r2, [r3, #12]
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	699b      	ldr	r3, [r3, #24]
 8008906:	1ad3      	subs	r3, r2, r3
 8008908:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	6a3b      	ldr	r3, [r7, #32]
 800890e:	429a      	cmp	r2, r3
 8008910:	f240 813c 	bls.w	8008b8c <f_read+0x300>
 8008914:	6a3b      	ldr	r3, [r7, #32]
 8008916:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008918:	e138      	b.n	8008b8c <f_read+0x300>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	699b      	ldr	r3, [r3, #24]
 800891e:	697a      	ldr	r2, [r7, #20]
 8008920:	8992      	ldrh	r2, [r2, #12]
 8008922:	fbb3 f1f2 	udiv	r1, r3, r2
 8008926:	fb01 f202 	mul.w	r2, r1, r2
 800892a:	1a9b      	subs	r3, r3, r2
 800892c:	2b00      	cmp	r3, #0
 800892e:	f040 80f3 	bne.w	8008b18 <f_read+0x28c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	699b      	ldr	r3, [r3, #24]
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	8992      	ldrh	r2, [r2, #12]
 800893a:	fbb3 f3f2 	udiv	r3, r3, r2
 800893e:	697a      	ldr	r2, [r7, #20]
 8008940:	8952      	ldrh	r2, [r2, #10]
 8008942:	3a01      	subs	r2, #1
 8008944:	4013      	ands	r3, r2
 8008946:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d139      	bne.n	80089c2 <f_read+0x136>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d103      	bne.n	800895e <f_read+0xd2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	633b      	str	r3, [r7, #48]	; 0x30
 800895c:	e013      	b.n	8008986 <f_read+0xfa>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008962:	2b00      	cmp	r3, #0
 8008964:	d007      	beq.n	8008976 <f_read+0xea>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	699b      	ldr	r3, [r3, #24]
 800896a:	4619      	mov	r1, r3
 800896c:	68f8      	ldr	r0, [r7, #12]
 800896e:	f7fe fa4b 	bl	8006e08 <clmt_clust>
 8008972:	6338      	str	r0, [r7, #48]	; 0x30
 8008974:	e007      	b.n	8008986 <f_read+0xfa>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	69db      	ldr	r3, [r3, #28]
 800897c:	4619      	mov	r1, r3
 800897e:	4610      	mov	r0, r2
 8008980:	f7fd ff57 	bl	8006832 <get_fat>
 8008984:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8008986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008988:	2b01      	cmp	r3, #1
 800898a:	d809      	bhi.n	80089a0 <f_read+0x114>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2202      	movs	r2, #2
 8008990:	755a      	strb	r2, [r3, #21]
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	2102      	movs	r1, #2
 8008996:	4618      	mov	r0, r3
 8008998:	f7fd fcc2 	bl	8006320 <unlock_fs>
 800899c:	2302      	movs	r3, #2
 800899e:	e0ff      	b.n	8008ba0 <f_read+0x314>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80089a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a6:	d109      	bne.n	80089bc <f_read+0x130>
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2201      	movs	r2, #1
 80089ac:	755a      	strb	r2, [r3, #21]
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	2101      	movs	r1, #1
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fd fcb4 	bl	8006320 <unlock_fs>
 80089b8:	2301      	movs	r3, #1
 80089ba:	e0f1      	b.n	8008ba0 <f_read+0x314>
				fp->clust = clst;				/* Update current cluster */
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089c0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80089c2:	697a      	ldr	r2, [r7, #20]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	69db      	ldr	r3, [r3, #28]
 80089c8:	4619      	mov	r1, r3
 80089ca:	4610      	mov	r0, r2
 80089cc:	f7fd ff12 	bl	80067f4 <clust2sect>
 80089d0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d109      	bne.n	80089ec <f_read+0x160>
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2202      	movs	r2, #2
 80089dc:	755a      	strb	r2, [r3, #21]
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	2102      	movs	r1, #2
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7fd fc9c 	bl	8006320 <unlock_fs>
 80089e8:	2302      	movs	r3, #2
 80089ea:	e0d9      	b.n	8008ba0 <f_read+0x314>
			sect += csect;
 80089ec:	69ba      	ldr	r2, [r7, #24]
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	4413      	add	r3, r2
 80089f2:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	899b      	ldrh	r3, [r3, #12]
 80089f8:	461a      	mov	r2, r3
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a00:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8008a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d046      	beq.n	8008a96 <f_read+0x20a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008a08:	69fa      	ldr	r2, [r7, #28]
 8008a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a0c:	4413      	add	r3, r2
 8008a0e:	697a      	ldr	r2, [r7, #20]
 8008a10:	8952      	ldrh	r2, [r2, #10]
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d905      	bls.n	8008a22 <f_read+0x196>
					cc = fs->csize - csect;
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	895b      	ldrh	r3, [r3, #10]
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	1ad3      	subs	r3, r2, r3
 8008a20:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	7858      	ldrb	r0, [r3, #1]
 8008a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a28:	69ba      	ldr	r2, [r7, #24]
 8008a2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a2c:	f7fd fb04 	bl	8006038 <disk_read>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d009      	beq.n	8008a4a <f_read+0x1be>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	755a      	strb	r2, [r3, #21]
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	2101      	movs	r1, #1
 8008a40:	4618      	mov	r0, r3
 8008a42:	f7fd fc6d 	bl	8006320 <unlock_fs>
 8008a46:	2301      	movs	r3, #1
 8008a48:	e0aa      	b.n	8008ba0 <f_read+0x314>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	7d1b      	ldrb	r3, [r3, #20]
 8008a4e:	b25b      	sxtb	r3, r3
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	da18      	bge.n	8008a86 <f_read+0x1fa>
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	6a1a      	ldr	r2, [r3, #32]
 8008a58:	69bb      	ldr	r3, [r7, #24]
 8008a5a:	1ad3      	subs	r3, r2, r3
 8008a5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d911      	bls.n	8008a86 <f_read+0x1fa>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	6a1a      	ldr	r2, [r3, #32]
 8008a66:	69bb      	ldr	r3, [r7, #24]
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	697a      	ldr	r2, [r7, #20]
 8008a6c:	8992      	ldrh	r2, [r2, #12]
 8008a6e:	fb02 f303 	mul.w	r3, r2, r3
 8008a72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a74:	18d0      	adds	r0, r2, r3
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	899b      	ldrh	r3, [r3, #12]
 8008a80:	461a      	mov	r2, r3
 8008a82:	f7fd fbb9 	bl	80061f8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	899b      	ldrh	r3, [r3, #12]
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a8e:	fb02 f303 	mul.w	r3, r2, r3
 8008a92:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8008a94:	e066      	b.n	8008b64 <f_read+0x2d8>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	6a1b      	ldr	r3, [r3, #32]
 8008a9a:	69ba      	ldr	r2, [r7, #24]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d038      	beq.n	8008b12 <f_read+0x286>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	7d1b      	ldrb	r3, [r3, #20]
 8008aa4:	b25b      	sxtb	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	da1d      	bge.n	8008ae6 <f_read+0x25a>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	7858      	ldrb	r0, [r3, #1]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6a1a      	ldr	r2, [r3, #32]
 8008ab8:	2301      	movs	r3, #1
 8008aba:	f7fd fadd 	bl	8006078 <disk_write>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d009      	beq.n	8008ad8 <f_read+0x24c>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	755a      	strb	r2, [r3, #21]
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	2101      	movs	r1, #1
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7fd fc26 	bl	8006320 <unlock_fs>
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e063      	b.n	8008ba0 <f_read+0x314>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	7d1b      	ldrb	r3, [r3, #20]
 8008adc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ae0:	b2da      	uxtb	r2, r3
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	7858      	ldrb	r0, [r3, #1]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008af0:	2301      	movs	r3, #1
 8008af2:	69ba      	ldr	r2, [r7, #24]
 8008af4:	f7fd faa0 	bl	8006038 <disk_read>
 8008af8:	4603      	mov	r3, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d009      	beq.n	8008b12 <f_read+0x286>
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2201      	movs	r2, #1
 8008b02:	755a      	strb	r2, [r3, #21]
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	2101      	movs	r1, #1
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f7fd fc09 	bl	8006320 <unlock_fs>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	e046      	b.n	8008ba0 <f_read+0x314>
			}
#endif
			fp->sect = sect;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	69ba      	ldr	r2, [r7, #24]
 8008b16:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	899b      	ldrh	r3, [r3, #12]
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	699b      	ldr	r3, [r3, #24]
 8008b22:	697a      	ldr	r2, [r7, #20]
 8008b24:	8992      	ldrh	r2, [r2, #12]
 8008b26:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b2a:	fb01 f202 	mul.w	r2, r1, r2
 8008b2e:	1a9b      	subs	r3, r3, r2
 8008b30:	1ac3      	subs	r3, r0, r3
 8008b32:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8008b34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d901      	bls.n	8008b40 <f_read+0x2b4>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	699b      	ldr	r3, [r3, #24]
 8008b4a:	697a      	ldr	r2, [r7, #20]
 8008b4c:	8992      	ldrh	r2, [r2, #12]
 8008b4e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008b52:	fb00 f202 	mul.w	r2, r0, r2
 8008b56:	1a9b      	subs	r3, r3, r2
 8008b58:	440b      	add	r3, r1
 8008b5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008b60:	f7fd fb4a 	bl	80061f8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8008b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b68:	4413      	add	r3, r2
 8008b6a:	627b      	str	r3, [r7, #36]	; 0x24
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	699a      	ldr	r2, [r3, #24]
 8008b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b72:	441a      	add	r2, r3
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	619a      	str	r2, [r3, #24]
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b7e:	441a      	add	r2, r3
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	601a      	str	r2, [r3, #0]
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b88:	1ad3      	subs	r3, r2, r3
 8008b8a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	f47f aec3 	bne.w	800891a <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	2100      	movs	r1, #0
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f7fd fbc1 	bl	8006320 <unlock_fs>
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3738      	adds	r7, #56	; 0x38
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b086      	sub	sp, #24
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f107 0208 	add.w	r2, r7, #8
 8008bb6:	4611      	mov	r1, r2
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7ff fbd3 	bl	8008364 <validate>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008bc2:	7dfb      	ldrb	r3, [r7, #23]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d16d      	bne.n	8008ca4 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	7d1b      	ldrb	r3, [r3, #20]
 8008bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d067      	beq.n	8008ca4 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	7d1b      	ldrb	r3, [r3, #20]
 8008bd8:	b25b      	sxtb	r3, r3
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	da1a      	bge.n	8008c14 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	7858      	ldrb	r0, [r3, #1]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6a1a      	ldr	r2, [r3, #32]
 8008bec:	2301      	movs	r3, #1
 8008bee:	f7fd fa43 	bl	8006078 <disk_write>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d006      	beq.n	8008c06 <f_sync+0x5e>
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	2101      	movs	r1, #1
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f7fd fb8f 	bl	8006320 <unlock_fs>
 8008c02:	2301      	movs	r3, #1
 8008c04:	e055      	b.n	8008cb2 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	7d1b      	ldrb	r3, [r3, #20]
 8008c0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c0e:	b2da      	uxtb	r2, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008c14:	f7fc ffb2 	bl	8005b7c <get_fattime>
 8008c18:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008c1a:	68ba      	ldr	r2, [r7, #8]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c20:	4619      	mov	r1, r3
 8008c22:	4610      	mov	r0, r2
 8008c24:	f7fd fd48 	bl	80066b8 <move_window>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8008c2c:	7dfb      	ldrb	r3, [r7, #23]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d138      	bne.n	8008ca4 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c36:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	330b      	adds	r3, #11
 8008c3c:	781a      	ldrb	r2, [r3, #0]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	330b      	adds	r3, #11
 8008c42:	f042 0220 	orr.w	r2, r2, #32
 8008c46:	b2d2      	uxtb	r2, r2
 8008c48:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6818      	ldr	r0, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	461a      	mov	r2, r3
 8008c54:	68f9      	ldr	r1, [r7, #12]
 8008c56:	f7fe fad4 	bl	8007202 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f103 021c 	add.w	r2, r3, #28
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	4619      	mov	r1, r3
 8008c66:	4610      	mov	r0, r2
 8008c68:	f7fd fa9a 	bl	80061a0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	3316      	adds	r3, #22
 8008c70:	6939      	ldr	r1, [r7, #16]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7fd fa94 	bl	80061a0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	3312      	adds	r3, #18
 8008c7c:	2100      	movs	r1, #0
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7fd fa73 	bl	800616a <st_word>
					fs->wflag = 1;
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	2201      	movs	r2, #1
 8008c88:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f7fd fd41 	bl	8006714 <sync_fs>
 8008c92:	4603      	mov	r3, r0
 8008c94:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	7d1b      	ldrb	r3, [r3, #20]
 8008c9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c9e:	b2da      	uxtb	r2, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	7dfa      	ldrb	r2, [r7, #23]
 8008ca8:	4611      	mov	r1, r2
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7fd fb38 	bl	8006320 <unlock_fs>
 8008cb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3718      	adds	r7, #24
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b084      	sub	sp, #16
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f7ff ff70 	bl	8008ba8 <f_sync>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8008ccc:	7bfb      	ldrb	r3, [r7, #15]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d11d      	bne.n	8008d0e <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f107 0208 	add.w	r2, r7, #8
 8008cd8:	4611      	mov	r1, r2
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7ff fb42 	bl	8008364 <validate>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008ce4:	7bfb      	ldrb	r3, [r7, #15]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d111      	bne.n	8008d0e <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	691b      	ldr	r3, [r3, #16]
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7fd fc3e 	bl	8006570 <dec_lock>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008cf8:	7bfb      	ldrb	r3, [r7, #15]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d102      	bne.n	8008d04 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2200      	movs	r2, #0
 8008d02:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	2100      	movs	r1, #0
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7fd fb09 	bl	8006320 <unlock_fs>
#endif
		}
	}
	return res;
 8008d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3710      	adds	r7, #16
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b087      	sub	sp, #28
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	60f8      	str	r0, [r7, #12]
 8008d20:	60b9      	str	r1, [r7, #8]
 8008d22:	4613      	mov	r3, r2
 8008d24:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008d26:	2301      	movs	r3, #1
 8008d28:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008d2e:	4b1f      	ldr	r3, [pc, #124]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d30:	7a5b      	ldrb	r3, [r3, #9]
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d131      	bne.n	8008d9c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008d38:	4b1c      	ldr	r3, [pc, #112]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d3a:	7a5b      	ldrb	r3, [r3, #9]
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	461a      	mov	r2, r3
 8008d40:	4b1a      	ldr	r3, [pc, #104]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d42:	2100      	movs	r1, #0
 8008d44:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008d46:	4b19      	ldr	r3, [pc, #100]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d48:	7a5b      	ldrb	r3, [r3, #9]
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	4a17      	ldr	r2, [pc, #92]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4413      	add	r3, r2
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008d56:	4b15      	ldr	r3, [pc, #84]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d58:	7a5b      	ldrb	r3, [r3, #9]
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	461a      	mov	r2, r3
 8008d5e:	4b13      	ldr	r3, [pc, #76]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d60:	4413      	add	r3, r2
 8008d62:	79fa      	ldrb	r2, [r7, #7]
 8008d64:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008d66:	4b11      	ldr	r3, [pc, #68]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d68:	7a5b      	ldrb	r3, [r3, #9]
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	1c5a      	adds	r2, r3, #1
 8008d6e:	b2d1      	uxtb	r1, r2
 8008d70:	4a0e      	ldr	r2, [pc, #56]	; (8008dac <FATFS_LinkDriverEx+0x94>)
 8008d72:	7251      	strb	r1, [r2, #9]
 8008d74:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008d76:	7dbb      	ldrb	r3, [r7, #22]
 8008d78:	3330      	adds	r3, #48	; 0x30
 8008d7a:	b2da      	uxtb	r2, r3
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	3301      	adds	r3, #1
 8008d84:	223a      	movs	r2, #58	; 0x3a
 8008d86:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	3302      	adds	r3, #2
 8008d8c:	222f      	movs	r2, #47	; 0x2f
 8008d8e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	3303      	adds	r3, #3
 8008d94:	2200      	movs	r2, #0
 8008d96:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	371c      	adds	r7, #28
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	200023d4 	.word	0x200023d4

08008db0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b082      	sub	sp, #8
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008dba:	2200      	movs	r2, #0
 8008dbc:	6839      	ldr	r1, [r7, #0]
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f7ff ffaa 	bl	8008d18 <FATFS_LinkDriverEx>
 8008dc4:	4603      	mov	r3, r0
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3708      	adds	r7, #8
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
	...

08008dd0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b085      	sub	sp, #20
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	6039      	str	r1, [r7, #0]
 8008dda:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008ddc:	88fb      	ldrh	r3, [r7, #6]
 8008dde:	2b7f      	cmp	r3, #127	; 0x7f
 8008de0:	d802      	bhi.n	8008de8 <ff_convert+0x18>
		c = chr;
 8008de2:	88fb      	ldrh	r3, [r7, #6]
 8008de4:	81fb      	strh	r3, [r7, #14]
 8008de6:	e025      	b.n	8008e34 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d00b      	beq.n	8008e06 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008dee:	88fb      	ldrh	r3, [r7, #6]
 8008df0:	2bff      	cmp	r3, #255	; 0xff
 8008df2:	d805      	bhi.n	8008e00 <ff_convert+0x30>
 8008df4:	88fb      	ldrh	r3, [r7, #6]
 8008df6:	3b80      	subs	r3, #128	; 0x80
 8008df8:	4a12      	ldr	r2, [pc, #72]	; (8008e44 <ff_convert+0x74>)
 8008dfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dfe:	e000      	b.n	8008e02 <ff_convert+0x32>
 8008e00:	2300      	movs	r3, #0
 8008e02:	81fb      	strh	r3, [r7, #14]
 8008e04:	e016      	b.n	8008e34 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8008e06:	2300      	movs	r3, #0
 8008e08:	81fb      	strh	r3, [r7, #14]
 8008e0a:	e009      	b.n	8008e20 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8008e0c:	89fb      	ldrh	r3, [r7, #14]
 8008e0e:	4a0d      	ldr	r2, [pc, #52]	; (8008e44 <ff_convert+0x74>)
 8008e10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e14:	88fa      	ldrh	r2, [r7, #6]
 8008e16:	429a      	cmp	r2, r3
 8008e18:	d006      	beq.n	8008e28 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8008e1a:	89fb      	ldrh	r3, [r7, #14]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	81fb      	strh	r3, [r7, #14]
 8008e20:	89fb      	ldrh	r3, [r7, #14]
 8008e22:	2b7f      	cmp	r3, #127	; 0x7f
 8008e24:	d9f2      	bls.n	8008e0c <ff_convert+0x3c>
 8008e26:	e000      	b.n	8008e2a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8008e28:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8008e2a:	89fb      	ldrh	r3, [r7, #14]
 8008e2c:	3380      	adds	r3, #128	; 0x80
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	b2db      	uxtb	r3, r3
 8008e32:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8008e34:	89fb      	ldrh	r3, [r7, #14]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3714      	adds	r7, #20
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	0800e304 	.word	0x0800e304

08008e48 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b087      	sub	sp, #28
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	4603      	mov	r3, r0
 8008e50:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8008e52:	88fb      	ldrh	r3, [r7, #6]
 8008e54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e58:	d201      	bcs.n	8008e5e <ff_wtoupper+0x16>
 8008e5a:	4b3e      	ldr	r3, [pc, #248]	; (8008f54 <ff_wtoupper+0x10c>)
 8008e5c:	e000      	b.n	8008e60 <ff_wtoupper+0x18>
 8008e5e:	4b3e      	ldr	r3, [pc, #248]	; (8008f58 <ff_wtoupper+0x110>)
 8008e60:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	1c9a      	adds	r2, r3, #2
 8008e66:	617a      	str	r2, [r7, #20]
 8008e68:	881b      	ldrh	r3, [r3, #0]
 8008e6a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8008e6c:	8a7b      	ldrh	r3, [r7, #18]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d068      	beq.n	8008f44 <ff_wtoupper+0xfc>
 8008e72:	88fa      	ldrh	r2, [r7, #6]
 8008e74:	8a7b      	ldrh	r3, [r7, #18]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d364      	bcc.n	8008f44 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	1c9a      	adds	r2, r3, #2
 8008e7e:	617a      	str	r2, [r7, #20]
 8008e80:	881b      	ldrh	r3, [r3, #0]
 8008e82:	823b      	strh	r3, [r7, #16]
 8008e84:	8a3b      	ldrh	r3, [r7, #16]
 8008e86:	0a1b      	lsrs	r3, r3, #8
 8008e88:	81fb      	strh	r3, [r7, #14]
 8008e8a:	8a3b      	ldrh	r3, [r7, #16]
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8008e90:	88fa      	ldrh	r2, [r7, #6]
 8008e92:	8a79      	ldrh	r1, [r7, #18]
 8008e94:	8a3b      	ldrh	r3, [r7, #16]
 8008e96:	440b      	add	r3, r1
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	da49      	bge.n	8008f30 <ff_wtoupper+0xe8>
			switch (cmd) {
 8008e9c:	89fb      	ldrh	r3, [r7, #14]
 8008e9e:	2b08      	cmp	r3, #8
 8008ea0:	d84f      	bhi.n	8008f42 <ff_wtoupper+0xfa>
 8008ea2:	a201      	add	r2, pc, #4	; (adr r2, 8008ea8 <ff_wtoupper+0x60>)
 8008ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea8:	08008ecd 	.word	0x08008ecd
 8008eac:	08008edf 	.word	0x08008edf
 8008eb0:	08008ef5 	.word	0x08008ef5
 8008eb4:	08008efd 	.word	0x08008efd
 8008eb8:	08008f05 	.word	0x08008f05
 8008ebc:	08008f0d 	.word	0x08008f0d
 8008ec0:	08008f15 	.word	0x08008f15
 8008ec4:	08008f1d 	.word	0x08008f1d
 8008ec8:	08008f25 	.word	0x08008f25
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8008ecc:	88fa      	ldrh	r2, [r7, #6]
 8008ece:	8a7b      	ldrh	r3, [r7, #18]
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	005b      	lsls	r3, r3, #1
 8008ed4:	697a      	ldr	r2, [r7, #20]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	881b      	ldrh	r3, [r3, #0]
 8008eda:	80fb      	strh	r3, [r7, #6]
 8008edc:	e027      	b.n	8008f2e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8008ede:	88fa      	ldrh	r2, [r7, #6]
 8008ee0:	8a7b      	ldrh	r3, [r7, #18]
 8008ee2:	1ad3      	subs	r3, r2, r3
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	f003 0301 	and.w	r3, r3, #1
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	88fa      	ldrh	r2, [r7, #6]
 8008eee:	1ad3      	subs	r3, r2, r3
 8008ef0:	80fb      	strh	r3, [r7, #6]
 8008ef2:	e01c      	b.n	8008f2e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8008ef4:	88fb      	ldrh	r3, [r7, #6]
 8008ef6:	3b10      	subs	r3, #16
 8008ef8:	80fb      	strh	r3, [r7, #6]
 8008efa:	e018      	b.n	8008f2e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8008efc:	88fb      	ldrh	r3, [r7, #6]
 8008efe:	3b20      	subs	r3, #32
 8008f00:	80fb      	strh	r3, [r7, #6]
 8008f02:	e014      	b.n	8008f2e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8008f04:	88fb      	ldrh	r3, [r7, #6]
 8008f06:	3b30      	subs	r3, #48	; 0x30
 8008f08:	80fb      	strh	r3, [r7, #6]
 8008f0a:	e010      	b.n	8008f2e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8008f0c:	88fb      	ldrh	r3, [r7, #6]
 8008f0e:	3b1a      	subs	r3, #26
 8008f10:	80fb      	strh	r3, [r7, #6]
 8008f12:	e00c      	b.n	8008f2e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8008f14:	88fb      	ldrh	r3, [r7, #6]
 8008f16:	3308      	adds	r3, #8
 8008f18:	80fb      	strh	r3, [r7, #6]
 8008f1a:	e008      	b.n	8008f2e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8008f1c:	88fb      	ldrh	r3, [r7, #6]
 8008f1e:	3b50      	subs	r3, #80	; 0x50
 8008f20:	80fb      	strh	r3, [r7, #6]
 8008f22:	e004      	b.n	8008f2e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8008f24:	88fb      	ldrh	r3, [r7, #6]
 8008f26:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8008f2a:	80fb      	strh	r3, [r7, #6]
 8008f2c:	bf00      	nop
			}
			break;
 8008f2e:	e008      	b.n	8008f42 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8008f30:	89fb      	ldrh	r3, [r7, #14]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d195      	bne.n	8008e62 <ff_wtoupper+0x1a>
 8008f36:	8a3b      	ldrh	r3, [r7, #16]
 8008f38:	005b      	lsls	r3, r3, #1
 8008f3a:	697a      	ldr	r2, [r7, #20]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8008f40:	e78f      	b.n	8008e62 <ff_wtoupper+0x1a>
			break;
 8008f42:	bf00      	nop
	}

	return chr;
 8008f44:	88fb      	ldrh	r3, [r7, #6]
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	371c      	adds	r7, #28
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	0800e404 	.word	0x0800e404
 8008f58:	0800e5f8 	.word	0x0800e5f8

08008f5c <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b084      	sub	sp, #16
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	4603      	mov	r3, r0
 8008f64:	6039      	str	r1, [r7, #0]
 8008f66:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8008f68:	2200      	movs	r2, #0
 8008f6a:	2101      	movs	r1, #1
 8008f6c:	2001      	movs	r0, #1
 8008f6e:	f000 f9b5 	bl	80092dc <osSemaphoreNew>
 8008f72:	4602      	mov	r2, r0
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	bf14      	ite	ne
 8008f80:	2301      	movne	r3, #1
 8008f82:	2300      	moveq	r3, #0
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	60fb      	str	r3, [r7, #12]

    return ret;
 8008f88:	68fb      	ldr	r3, [r7, #12]
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b082      	sub	sp, #8
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f000 fabe 	bl	800951c <osSemaphoreDelete>
#endif
    return 1;
 8008fa0:	2301      	movs	r3, #1
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3708      	adds	r7, #8
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b084      	sub	sp, #16
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8008fb6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fa18 	bl	80093f0 <osSemaphoreAcquire>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d101      	bne.n	8008fca <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008fca:	68fb      	ldr	r3, [r7, #12]
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3710      	adds	r7, #16
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}

08008fd4 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b082      	sub	sp, #8
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f000 fa59 	bl	8009494 <osSemaphoreRelease>
#endif
}
 8008fe2:	bf00      	nop
 8008fe4:	3708      	adds	r7, #8
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}

08008fea <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b082      	sub	sp, #8
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f003 fa88 	bl	800c508 <pvPortMalloc>
 8008ff8:	4603      	mov	r3, r0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3708      	adds	r7, #8
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b082      	sub	sp, #8
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f003 fb48 	bl	800c6a0 <vPortFree>
}
 8009010:	bf00      	nop
 8009012:	3708      	adds	r7, #8
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <__NVIC_SetPriority>:
{
 8009018:	b480      	push	{r7}
 800901a:	b083      	sub	sp, #12
 800901c:	af00      	add	r7, sp, #0
 800901e:	4603      	mov	r3, r0
 8009020:	6039      	str	r1, [r7, #0]
 8009022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009028:	2b00      	cmp	r3, #0
 800902a:	db0a      	blt.n	8009042 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	b2da      	uxtb	r2, r3
 8009030:	490c      	ldr	r1, [pc, #48]	; (8009064 <__NVIC_SetPriority+0x4c>)
 8009032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009036:	0112      	lsls	r2, r2, #4
 8009038:	b2d2      	uxtb	r2, r2
 800903a:	440b      	add	r3, r1
 800903c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009040:	e00a      	b.n	8009058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	b2da      	uxtb	r2, r3
 8009046:	4908      	ldr	r1, [pc, #32]	; (8009068 <__NVIC_SetPriority+0x50>)
 8009048:	79fb      	ldrb	r3, [r7, #7]
 800904a:	f003 030f 	and.w	r3, r3, #15
 800904e:	3b04      	subs	r3, #4
 8009050:	0112      	lsls	r2, r2, #4
 8009052:	b2d2      	uxtb	r2, r2
 8009054:	440b      	add	r3, r1
 8009056:	761a      	strb	r2, [r3, #24]
}
 8009058:	bf00      	nop
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr
 8009064:	e000e100 	.word	0xe000e100
 8009068:	e000ed00 	.word	0xe000ed00

0800906c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800906c:	b580      	push	{r7, lr}
 800906e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009070:	2100      	movs	r1, #0
 8009072:	f06f 0004 	mvn.w	r0, #4
 8009076:	f7ff ffcf 	bl	8009018 <__NVIC_SetPriority>
#endif
}
 800907a:	bf00      	nop
 800907c:	bd80      	pop	{r7, pc}
	...

08009080 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009080:	b480      	push	{r7}
 8009082:	b083      	sub	sp, #12
 8009084:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009086:	f3ef 8305 	mrs	r3, IPSR
 800908a:	603b      	str	r3, [r7, #0]
  return(result);
 800908c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800908e:	2b00      	cmp	r3, #0
 8009090:	d003      	beq.n	800909a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009092:	f06f 0305 	mvn.w	r3, #5
 8009096:	607b      	str	r3, [r7, #4]
 8009098:	e00c      	b.n	80090b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800909a:	4b0a      	ldr	r3, [pc, #40]	; (80090c4 <osKernelInitialize+0x44>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d105      	bne.n	80090ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80090a2:	4b08      	ldr	r3, [pc, #32]	; (80090c4 <osKernelInitialize+0x44>)
 80090a4:	2201      	movs	r2, #1
 80090a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80090a8:	2300      	movs	r3, #0
 80090aa:	607b      	str	r3, [r7, #4]
 80090ac:	e002      	b.n	80090b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80090ae:	f04f 33ff 	mov.w	r3, #4294967295
 80090b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80090b4:	687b      	ldr	r3, [r7, #4]
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop
 80090c4:	200023e0 	.word	0x200023e0

080090c8 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b082      	sub	sp, #8
 80090cc:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 80090ce:	f002 faa1 	bl	800b614 <xTaskGetSchedulerState>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d004      	beq.n	80090e2 <osKernelGetState+0x1a>
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d105      	bne.n	80090e8 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 80090dc:	2302      	movs	r3, #2
 80090de:	607b      	str	r3, [r7, #4]
      break;
 80090e0:	e00c      	b.n	80090fc <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 80090e2:	2303      	movs	r3, #3
 80090e4:	607b      	str	r3, [r7, #4]
      break;
 80090e6:	e009      	b.n	80090fc <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 80090e8:	4b07      	ldr	r3, [pc, #28]	; (8009108 <osKernelGetState+0x40>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d102      	bne.n	80090f6 <osKernelGetState+0x2e>
        state = osKernelReady;
 80090f0:	2301      	movs	r3, #1
 80090f2:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 80090f4:	e001      	b.n	80090fa <osKernelGetState+0x32>
        state = osKernelInactive;
 80090f6:	2300      	movs	r3, #0
 80090f8:	607b      	str	r3, [r7, #4]
      break;
 80090fa:	bf00      	nop
  }

  return (state);
 80090fc:	687b      	ldr	r3, [r7, #4]
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3708      	adds	r7, #8
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}
 8009106:	bf00      	nop
 8009108:	200023e0 	.word	0x200023e0

0800910c <osKernelStart>:

osStatus_t osKernelStart (void) {
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009112:	f3ef 8305 	mrs	r3, IPSR
 8009116:	603b      	str	r3, [r7, #0]
  return(result);
 8009118:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800911a:	2b00      	cmp	r3, #0
 800911c:	d003      	beq.n	8009126 <osKernelStart+0x1a>
    stat = osErrorISR;
 800911e:	f06f 0305 	mvn.w	r3, #5
 8009122:	607b      	str	r3, [r7, #4]
 8009124:	e010      	b.n	8009148 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009126:	4b0b      	ldr	r3, [pc, #44]	; (8009154 <osKernelStart+0x48>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	2b01      	cmp	r3, #1
 800912c:	d109      	bne.n	8009142 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800912e:	f7ff ff9d 	bl	800906c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009132:	4b08      	ldr	r3, [pc, #32]	; (8009154 <osKernelStart+0x48>)
 8009134:	2202      	movs	r2, #2
 8009136:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009138:	f001 fe12 	bl	800ad60 <vTaskStartScheduler>
      stat = osOK;
 800913c:	2300      	movs	r3, #0
 800913e:	607b      	str	r3, [r7, #4]
 8009140:	e002      	b.n	8009148 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009142:	f04f 33ff 	mov.w	r3, #4294967295
 8009146:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009148:	687b      	ldr	r3, [r7, #4]
}
 800914a:	4618      	mov	r0, r3
 800914c:	3708      	adds	r7, #8
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	200023e0 	.word	0x200023e0

08009158 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800915e:	f3ef 8305 	mrs	r3, IPSR
 8009162:	603b      	str	r3, [r7, #0]
  return(result);
 8009164:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8009166:	2b00      	cmp	r3, #0
 8009168:	d003      	beq.n	8009172 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800916a:	f001 ff1b 	bl	800afa4 <xTaskGetTickCountFromISR>
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	e002      	b.n	8009178 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8009172:	f001 ff07 	bl	800af84 <xTaskGetTickCount>
 8009176:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8009178:	687b      	ldr	r3, [r7, #4]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3708      	adds	r7, #8
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}

08009182 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009182:	b580      	push	{r7, lr}
 8009184:	b08e      	sub	sp, #56	; 0x38
 8009186:	af04      	add	r7, sp, #16
 8009188:	60f8      	str	r0, [r7, #12]
 800918a:	60b9      	str	r1, [r7, #8]
 800918c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800918e:	2300      	movs	r3, #0
 8009190:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009192:	f3ef 8305 	mrs	r3, IPSR
 8009196:	617b      	str	r3, [r7, #20]
  return(result);
 8009198:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800919a:	2b00      	cmp	r3, #0
 800919c:	d17e      	bne.n	800929c <osThreadNew+0x11a>
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d07b      	beq.n	800929c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80091a4:	2380      	movs	r3, #128	; 0x80
 80091a6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80091a8:	2318      	movs	r3, #24
 80091aa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80091ac:	2300      	movs	r3, #0
 80091ae:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80091b0:	f04f 33ff 	mov.w	r3, #4294967295
 80091b4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d045      	beq.n	8009248 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d002      	beq.n	80091ca <osThreadNew+0x48>
        name = attr->name;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	699b      	ldr	r3, [r3, #24]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d002      	beq.n	80091d8 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	699b      	ldr	r3, [r3, #24]
 80091d6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80091d8:	69fb      	ldr	r3, [r7, #28]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d008      	beq.n	80091f0 <osThreadNew+0x6e>
 80091de:	69fb      	ldr	r3, [r7, #28]
 80091e0:	2b38      	cmp	r3, #56	; 0x38
 80091e2:	d805      	bhi.n	80091f0 <osThreadNew+0x6e>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	f003 0301 	and.w	r3, r3, #1
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d001      	beq.n	80091f4 <osThreadNew+0x72>
        return (NULL);
 80091f0:	2300      	movs	r3, #0
 80091f2:	e054      	b.n	800929e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	695b      	ldr	r3, [r3, #20]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d003      	beq.n	8009204 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	695b      	ldr	r3, [r3, #20]
 8009200:	089b      	lsrs	r3, r3, #2
 8009202:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	689b      	ldr	r3, [r3, #8]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00e      	beq.n	800922a <osThreadNew+0xa8>
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	2b5b      	cmp	r3, #91	; 0x5b
 8009212:	d90a      	bls.n	800922a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009218:	2b00      	cmp	r3, #0
 800921a:	d006      	beq.n	800922a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	695b      	ldr	r3, [r3, #20]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d002      	beq.n	800922a <osThreadNew+0xa8>
        mem = 1;
 8009224:	2301      	movs	r3, #1
 8009226:	61bb      	str	r3, [r7, #24]
 8009228:	e010      	b.n	800924c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d10c      	bne.n	800924c <osThreadNew+0xca>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d108      	bne.n	800924c <osThreadNew+0xca>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d104      	bne.n	800924c <osThreadNew+0xca>
          mem = 0;
 8009242:	2300      	movs	r3, #0
 8009244:	61bb      	str	r3, [r7, #24]
 8009246:	e001      	b.n	800924c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009248:	2300      	movs	r3, #0
 800924a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800924c:	69bb      	ldr	r3, [r7, #24]
 800924e:	2b01      	cmp	r3, #1
 8009250:	d110      	bne.n	8009274 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800925a:	9202      	str	r2, [sp, #8]
 800925c:	9301      	str	r3, [sp, #4]
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	9300      	str	r3, [sp, #0]
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	6a3a      	ldr	r2, [r7, #32]
 8009266:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009268:	68f8      	ldr	r0, [r7, #12]
 800926a:	f001 fba3 	bl	800a9b4 <xTaskCreateStatic>
 800926e:	4603      	mov	r3, r0
 8009270:	613b      	str	r3, [r7, #16]
 8009272:	e013      	b.n	800929c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009274:	69bb      	ldr	r3, [r7, #24]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d110      	bne.n	800929c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800927a:	6a3b      	ldr	r3, [r7, #32]
 800927c:	b29a      	uxth	r2, r3
 800927e:	f107 0310 	add.w	r3, r7, #16
 8009282:	9301      	str	r3, [sp, #4]
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	f001 fbee 	bl	800aa6e <xTaskCreate>
 8009292:	4603      	mov	r3, r0
 8009294:	2b01      	cmp	r3, #1
 8009296:	d001      	beq.n	800929c <osThreadNew+0x11a>
            hTask = NULL;
 8009298:	2300      	movs	r3, #0
 800929a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800929c:	693b      	ldr	r3, [r7, #16]
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3728      	adds	r7, #40	; 0x28
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}

080092a6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80092a6:	b580      	push	{r7, lr}
 80092a8:	b084      	sub	sp, #16
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092ae:	f3ef 8305 	mrs	r3, IPSR
 80092b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80092b4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d003      	beq.n	80092c2 <osDelay+0x1c>
    stat = osErrorISR;
 80092ba:	f06f 0305 	mvn.w	r3, #5
 80092be:	60fb      	str	r3, [r7, #12]
 80092c0:	e007      	b.n	80092d2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80092c2:	2300      	movs	r3, #0
 80092c4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d002      	beq.n	80092d2 <osDelay+0x2c>
      vTaskDelay(ticks);
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f001 fd13 	bl	800acf8 <vTaskDelay>
    }
  }

  return (stat);
 80092d2:	68fb      	ldr	r3, [r7, #12]
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3710      	adds	r7, #16
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80092dc:	b580      	push	{r7, lr}
 80092de:	b08a      	sub	sp, #40	; 0x28
 80092e0:	af02      	add	r7, sp, #8
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80092e8:	2300      	movs	r3, #0
 80092ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092ec:	f3ef 8305 	mrs	r3, IPSR
 80092f0:	613b      	str	r3, [r7, #16]
  return(result);
 80092f2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d175      	bne.n	80093e4 <osSemaphoreNew+0x108>
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d072      	beq.n	80093e4 <osSemaphoreNew+0x108>
 80092fe:	68ba      	ldr	r2, [r7, #8]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	429a      	cmp	r2, r3
 8009304:	d86e      	bhi.n	80093e4 <osSemaphoreNew+0x108>
    mem = -1;
 8009306:	f04f 33ff 	mov.w	r3, #4294967295
 800930a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d015      	beq.n	800933e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d006      	beq.n	8009328 <osSemaphoreNew+0x4c>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	2b4f      	cmp	r3, #79	; 0x4f
 8009320:	d902      	bls.n	8009328 <osSemaphoreNew+0x4c>
        mem = 1;
 8009322:	2301      	movs	r3, #1
 8009324:	61bb      	str	r3, [r7, #24]
 8009326:	e00c      	b.n	8009342 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d108      	bne.n	8009342 <osSemaphoreNew+0x66>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d104      	bne.n	8009342 <osSemaphoreNew+0x66>
          mem = 0;
 8009338:	2300      	movs	r3, #0
 800933a:	61bb      	str	r3, [r7, #24]
 800933c:	e001      	b.n	8009342 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800933e:	2300      	movs	r3, #0
 8009340:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009348:	d04c      	beq.n	80093e4 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2b01      	cmp	r3, #1
 800934e:	d128      	bne.n	80093a2 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009350:	69bb      	ldr	r3, [r7, #24]
 8009352:	2b01      	cmp	r3, #1
 8009354:	d10a      	bne.n	800936c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	2203      	movs	r2, #3
 800935c:	9200      	str	r2, [sp, #0]
 800935e:	2200      	movs	r2, #0
 8009360:	2100      	movs	r1, #0
 8009362:	2001      	movs	r0, #1
 8009364:	f000 fb80 	bl	8009a68 <xQueueGenericCreateStatic>
 8009368:	61f8      	str	r0, [r7, #28]
 800936a:	e005      	b.n	8009378 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800936c:	2203      	movs	r2, #3
 800936e:	2100      	movs	r1, #0
 8009370:	2001      	movs	r0, #1
 8009372:	f000 fbf1 	bl	8009b58 <xQueueGenericCreate>
 8009376:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d022      	beq.n	80093c4 <osSemaphoreNew+0xe8>
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d01f      	beq.n	80093c4 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009384:	2300      	movs	r3, #0
 8009386:	2200      	movs	r2, #0
 8009388:	2100      	movs	r1, #0
 800938a:	69f8      	ldr	r0, [r7, #28]
 800938c:	f000 fcac 	bl	8009ce8 <xQueueGenericSend>
 8009390:	4603      	mov	r3, r0
 8009392:	2b01      	cmp	r3, #1
 8009394:	d016      	beq.n	80093c4 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009396:	69f8      	ldr	r0, [r7, #28]
 8009398:	f001 f938 	bl	800a60c <vQueueDelete>
            hSemaphore = NULL;
 800939c:	2300      	movs	r3, #0
 800939e:	61fb      	str	r3, [r7, #28]
 80093a0:	e010      	b.n	80093c4 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d108      	bne.n	80093ba <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	461a      	mov	r2, r3
 80093ae:	68b9      	ldr	r1, [r7, #8]
 80093b0:	68f8      	ldr	r0, [r7, #12]
 80093b2:	f000 fc2e 	bl	8009c12 <xQueueCreateCountingSemaphoreStatic>
 80093b6:	61f8      	str	r0, [r7, #28]
 80093b8:	e004      	b.n	80093c4 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80093ba:	68b9      	ldr	r1, [r7, #8]
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f000 fc5f 	bl	8009c80 <xQueueCreateCountingSemaphore>
 80093c2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d00c      	beq.n	80093e4 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d003      	beq.n	80093d8 <osSemaphoreNew+0xfc>
          name = attr->name;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	617b      	str	r3, [r7, #20]
 80093d6:	e001      	b.n	80093dc <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80093d8:	2300      	movs	r3, #0
 80093da:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80093dc:	6979      	ldr	r1, [r7, #20]
 80093de:	69f8      	ldr	r0, [r7, #28]
 80093e0:	f001 fa60 	bl	800a8a4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80093e4:	69fb      	ldr	r3, [r7, #28]
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3720      	adds	r7, #32
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
	...

080093f0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b086      	sub	sp, #24
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80093fe:	2300      	movs	r3, #0
 8009400:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d103      	bne.n	8009410 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009408:	f06f 0303 	mvn.w	r3, #3
 800940c:	617b      	str	r3, [r7, #20]
 800940e:	e039      	b.n	8009484 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009410:	f3ef 8305 	mrs	r3, IPSR
 8009414:	60fb      	str	r3, [r7, #12]
  return(result);
 8009416:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009418:	2b00      	cmp	r3, #0
 800941a:	d022      	beq.n	8009462 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d003      	beq.n	800942a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8009422:	f06f 0303 	mvn.w	r3, #3
 8009426:	617b      	str	r3, [r7, #20]
 8009428:	e02c      	b.n	8009484 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800942a:	2300      	movs	r3, #0
 800942c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800942e:	f107 0308 	add.w	r3, r7, #8
 8009432:	461a      	mov	r2, r3
 8009434:	2100      	movs	r1, #0
 8009436:	6938      	ldr	r0, [r7, #16]
 8009438:	f001 f868 	bl	800a50c <xQueueReceiveFromISR>
 800943c:	4603      	mov	r3, r0
 800943e:	2b01      	cmp	r3, #1
 8009440:	d003      	beq.n	800944a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8009442:	f06f 0302 	mvn.w	r3, #2
 8009446:	617b      	str	r3, [r7, #20]
 8009448:	e01c      	b.n	8009484 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d019      	beq.n	8009484 <osSemaphoreAcquire+0x94>
 8009450:	4b0f      	ldr	r3, [pc, #60]	; (8009490 <osSemaphoreAcquire+0xa0>)
 8009452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009456:	601a      	str	r2, [r3, #0]
 8009458:	f3bf 8f4f 	dsb	sy
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	e010      	b.n	8009484 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009462:	6839      	ldr	r1, [r7, #0]
 8009464:	6938      	ldr	r0, [r7, #16]
 8009466:	f000 ff45 	bl	800a2f4 <xQueueSemaphoreTake>
 800946a:	4603      	mov	r3, r0
 800946c:	2b01      	cmp	r3, #1
 800946e:	d009      	beq.n	8009484 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d003      	beq.n	800947e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009476:	f06f 0301 	mvn.w	r3, #1
 800947a:	617b      	str	r3, [r7, #20]
 800947c:	e002      	b.n	8009484 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800947e:	f06f 0302 	mvn.w	r3, #2
 8009482:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009484:	697b      	ldr	r3, [r7, #20]
}
 8009486:	4618      	mov	r0, r3
 8009488:	3718      	adds	r7, #24
 800948a:	46bd      	mov	sp, r7
 800948c:	bd80      	pop	{r7, pc}
 800948e:	bf00      	nop
 8009490:	e000ed04 	.word	0xe000ed04

08009494 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009494:	b580      	push	{r7, lr}
 8009496:	b086      	sub	sp, #24
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80094a0:	2300      	movs	r3, #0
 80094a2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d103      	bne.n	80094b2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80094aa:	f06f 0303 	mvn.w	r3, #3
 80094ae:	617b      	str	r3, [r7, #20]
 80094b0:	e02c      	b.n	800950c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094b2:	f3ef 8305 	mrs	r3, IPSR
 80094b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80094b8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d01a      	beq.n	80094f4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80094be:	2300      	movs	r3, #0
 80094c0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80094c2:	f107 0308 	add.w	r3, r7, #8
 80094c6:	4619      	mov	r1, r3
 80094c8:	6938      	ldr	r0, [r7, #16]
 80094ca:	f000 fda6 	bl	800a01a <xQueueGiveFromISR>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d003      	beq.n	80094dc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80094d4:	f06f 0302 	mvn.w	r3, #2
 80094d8:	617b      	str	r3, [r7, #20]
 80094da:	e017      	b.n	800950c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d014      	beq.n	800950c <osSemaphoreRelease+0x78>
 80094e2:	4b0d      	ldr	r3, [pc, #52]	; (8009518 <osSemaphoreRelease+0x84>)
 80094e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094e8:	601a      	str	r2, [r3, #0]
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	f3bf 8f6f 	isb	sy
 80094f2:	e00b      	b.n	800950c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80094f4:	2300      	movs	r3, #0
 80094f6:	2200      	movs	r2, #0
 80094f8:	2100      	movs	r1, #0
 80094fa:	6938      	ldr	r0, [r7, #16]
 80094fc:	f000 fbf4 	bl	8009ce8 <xQueueGenericSend>
 8009500:	4603      	mov	r3, r0
 8009502:	2b01      	cmp	r3, #1
 8009504:	d002      	beq.n	800950c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009506:	f06f 0302 	mvn.w	r3, #2
 800950a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800950c:	697b      	ldr	r3, [r7, #20]
}
 800950e:	4618      	mov	r0, r3
 8009510:	3718      	adds	r7, #24
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	e000ed04 	.word	0xe000ed04

0800951c <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800951c:	b580      	push	{r7, lr}
 800951e:	b086      	sub	sp, #24
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009528:	f3ef 8305 	mrs	r3, IPSR
 800952c:	60fb      	str	r3, [r7, #12]
  return(result);
 800952e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8009530:	2b00      	cmp	r3, #0
 8009532:	d003      	beq.n	800953c <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8009534:	f06f 0305 	mvn.w	r3, #5
 8009538:	617b      	str	r3, [r7, #20]
 800953a:	e00e      	b.n	800955a <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d103      	bne.n	800954a <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8009542:	f06f 0303 	mvn.w	r3, #3
 8009546:	617b      	str	r3, [r7, #20]
 8009548:	e007      	b.n	800955a <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800954a:	6938      	ldr	r0, [r7, #16]
 800954c:	f001 f9d4 	bl	800a8f8 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8009550:	2300      	movs	r3, #0
 8009552:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8009554:	6938      	ldr	r0, [r7, #16]
 8009556:	f001 f859 	bl	800a60c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800955a:	697b      	ldr	r3, [r7, #20]
}
 800955c:	4618      	mov	r0, r3
 800955e:	3718      	adds	r7, #24
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009564:	b580      	push	{r7, lr}
 8009566:	b08a      	sub	sp, #40	; 0x28
 8009568:	af02      	add	r7, sp, #8
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009570:	2300      	movs	r3, #0
 8009572:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009574:	f3ef 8305 	mrs	r3, IPSR
 8009578:	613b      	str	r3, [r7, #16]
  return(result);
 800957a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800957c:	2b00      	cmp	r3, #0
 800957e:	d15f      	bne.n	8009640 <osMessageQueueNew+0xdc>
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d05c      	beq.n	8009640 <osMessageQueueNew+0xdc>
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d059      	beq.n	8009640 <osMessageQueueNew+0xdc>
    mem = -1;
 800958c:	f04f 33ff 	mov.w	r3, #4294967295
 8009590:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d029      	beq.n	80095ec <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d012      	beq.n	80095c6 <osMessageQueueNew+0x62>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	2b4f      	cmp	r3, #79	; 0x4f
 80095a6:	d90e      	bls.n	80095c6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d00a      	beq.n	80095c6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	695a      	ldr	r2, [r3, #20]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	68b9      	ldr	r1, [r7, #8]
 80095b8:	fb01 f303 	mul.w	r3, r1, r3
 80095bc:	429a      	cmp	r2, r3
 80095be:	d302      	bcc.n	80095c6 <osMessageQueueNew+0x62>
        mem = 1;
 80095c0:	2301      	movs	r3, #1
 80095c2:	61bb      	str	r3, [r7, #24]
 80095c4:	e014      	b.n	80095f0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d110      	bne.n	80095f0 <osMessageQueueNew+0x8c>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	68db      	ldr	r3, [r3, #12]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d10c      	bne.n	80095f0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d108      	bne.n	80095f0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	695b      	ldr	r3, [r3, #20]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d104      	bne.n	80095f0 <osMessageQueueNew+0x8c>
          mem = 0;
 80095e6:	2300      	movs	r3, #0
 80095e8:	61bb      	str	r3, [r7, #24]
 80095ea:	e001      	b.n	80095f0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80095ec:	2300      	movs	r3, #0
 80095ee:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	2b01      	cmp	r3, #1
 80095f4:	d10b      	bne.n	800960e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	691a      	ldr	r2, [r3, #16]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	689b      	ldr	r3, [r3, #8]
 80095fe:	2100      	movs	r1, #0
 8009600:	9100      	str	r1, [sp, #0]
 8009602:	68b9      	ldr	r1, [r7, #8]
 8009604:	68f8      	ldr	r0, [r7, #12]
 8009606:	f000 fa2f 	bl	8009a68 <xQueueGenericCreateStatic>
 800960a:	61f8      	str	r0, [r7, #28]
 800960c:	e008      	b.n	8009620 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800960e:	69bb      	ldr	r3, [r7, #24]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d105      	bne.n	8009620 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009614:	2200      	movs	r2, #0
 8009616:	68b9      	ldr	r1, [r7, #8]
 8009618:	68f8      	ldr	r0, [r7, #12]
 800961a:	f000 fa9d 	bl	8009b58 <xQueueGenericCreate>
 800961e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d00c      	beq.n	8009640 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d003      	beq.n	8009634 <osMessageQueueNew+0xd0>
        name = attr->name;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	617b      	str	r3, [r7, #20]
 8009632:	e001      	b.n	8009638 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009634:	2300      	movs	r3, #0
 8009636:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009638:	6979      	ldr	r1, [r7, #20]
 800963a:	69f8      	ldr	r0, [r7, #28]
 800963c:	f001 f932 	bl	800a8a4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009640:	69fb      	ldr	r3, [r7, #28]
}
 8009642:	4618      	mov	r0, r3
 8009644:	3720      	adds	r7, #32
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
	...

0800964c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800964c:	b580      	push	{r7, lr}
 800964e:	b088      	sub	sp, #32
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	60b9      	str	r1, [r7, #8]
 8009656:	603b      	str	r3, [r7, #0]
 8009658:	4613      	mov	r3, r2
 800965a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009660:	2300      	movs	r3, #0
 8009662:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009664:	f3ef 8305 	mrs	r3, IPSR
 8009668:	617b      	str	r3, [r7, #20]
  return(result);
 800966a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800966c:	2b00      	cmp	r3, #0
 800966e:	d028      	beq.n	80096c2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009670:	69bb      	ldr	r3, [r7, #24]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d005      	beq.n	8009682 <osMessageQueuePut+0x36>
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d002      	beq.n	8009682 <osMessageQueuePut+0x36>
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d003      	beq.n	800968a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8009682:	f06f 0303 	mvn.w	r3, #3
 8009686:	61fb      	str	r3, [r7, #28]
 8009688:	e038      	b.n	80096fc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800968a:	2300      	movs	r3, #0
 800968c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800968e:	f107 0210 	add.w	r2, r7, #16
 8009692:	2300      	movs	r3, #0
 8009694:	68b9      	ldr	r1, [r7, #8]
 8009696:	69b8      	ldr	r0, [r7, #24]
 8009698:	f000 fc24 	bl	8009ee4 <xQueueGenericSendFromISR>
 800969c:	4603      	mov	r3, r0
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d003      	beq.n	80096aa <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80096a2:	f06f 0302 	mvn.w	r3, #2
 80096a6:	61fb      	str	r3, [r7, #28]
 80096a8:	e028      	b.n	80096fc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d025      	beq.n	80096fc <osMessageQueuePut+0xb0>
 80096b0:	4b15      	ldr	r3, [pc, #84]	; (8009708 <osMessageQueuePut+0xbc>)
 80096b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096b6:	601a      	str	r2, [r3, #0]
 80096b8:	f3bf 8f4f 	dsb	sy
 80096bc:	f3bf 8f6f 	isb	sy
 80096c0:	e01c      	b.n	80096fc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80096c2:	69bb      	ldr	r3, [r7, #24]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d002      	beq.n	80096ce <osMessageQueuePut+0x82>
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d103      	bne.n	80096d6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80096ce:	f06f 0303 	mvn.w	r3, #3
 80096d2:	61fb      	str	r3, [r7, #28]
 80096d4:	e012      	b.n	80096fc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80096d6:	2300      	movs	r3, #0
 80096d8:	683a      	ldr	r2, [r7, #0]
 80096da:	68b9      	ldr	r1, [r7, #8]
 80096dc:	69b8      	ldr	r0, [r7, #24]
 80096de:	f000 fb03 	bl	8009ce8 <xQueueGenericSend>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	d009      	beq.n	80096fc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d003      	beq.n	80096f6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80096ee:	f06f 0301 	mvn.w	r3, #1
 80096f2:	61fb      	str	r3, [r7, #28]
 80096f4:	e002      	b.n	80096fc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80096f6:	f06f 0302 	mvn.w	r3, #2
 80096fa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80096fc:	69fb      	ldr	r3, [r7, #28]
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3720      	adds	r7, #32
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
 8009706:	bf00      	nop
 8009708:	e000ed04 	.word	0xe000ed04

0800970c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800970c:	b580      	push	{r7, lr}
 800970e:	b088      	sub	sp, #32
 8009710:	af00      	add	r7, sp, #0
 8009712:	60f8      	str	r0, [r7, #12]
 8009714:	60b9      	str	r1, [r7, #8]
 8009716:	607a      	str	r2, [r7, #4]
 8009718:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800971e:	2300      	movs	r3, #0
 8009720:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009722:	f3ef 8305 	mrs	r3, IPSR
 8009726:	617b      	str	r3, [r7, #20]
  return(result);
 8009728:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800972a:	2b00      	cmp	r3, #0
 800972c:	d028      	beq.n	8009780 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800972e:	69bb      	ldr	r3, [r7, #24]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d005      	beq.n	8009740 <osMessageQueueGet+0x34>
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d002      	beq.n	8009740 <osMessageQueueGet+0x34>
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d003      	beq.n	8009748 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009740:	f06f 0303 	mvn.w	r3, #3
 8009744:	61fb      	str	r3, [r7, #28]
 8009746:	e037      	b.n	80097b8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009748:	2300      	movs	r3, #0
 800974a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800974c:	f107 0310 	add.w	r3, r7, #16
 8009750:	461a      	mov	r2, r3
 8009752:	68b9      	ldr	r1, [r7, #8]
 8009754:	69b8      	ldr	r0, [r7, #24]
 8009756:	f000 fed9 	bl	800a50c <xQueueReceiveFromISR>
 800975a:	4603      	mov	r3, r0
 800975c:	2b01      	cmp	r3, #1
 800975e:	d003      	beq.n	8009768 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009760:	f06f 0302 	mvn.w	r3, #2
 8009764:	61fb      	str	r3, [r7, #28]
 8009766:	e027      	b.n	80097b8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d024      	beq.n	80097b8 <osMessageQueueGet+0xac>
 800976e:	4b15      	ldr	r3, [pc, #84]	; (80097c4 <osMessageQueueGet+0xb8>)
 8009770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009774:	601a      	str	r2, [r3, #0]
 8009776:	f3bf 8f4f 	dsb	sy
 800977a:	f3bf 8f6f 	isb	sy
 800977e:	e01b      	b.n	80097b8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009780:	69bb      	ldr	r3, [r7, #24]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d002      	beq.n	800978c <osMessageQueueGet+0x80>
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d103      	bne.n	8009794 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800978c:	f06f 0303 	mvn.w	r3, #3
 8009790:	61fb      	str	r3, [r7, #28]
 8009792:	e011      	b.n	80097b8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009794:	683a      	ldr	r2, [r7, #0]
 8009796:	68b9      	ldr	r1, [r7, #8]
 8009798:	69b8      	ldr	r0, [r7, #24]
 800979a:	f000 fccb 	bl	800a134 <xQueueReceive>
 800979e:	4603      	mov	r3, r0
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d009      	beq.n	80097b8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d003      	beq.n	80097b2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80097aa:	f06f 0301 	mvn.w	r3, #1
 80097ae:	61fb      	str	r3, [r7, #28]
 80097b0:	e002      	b.n	80097b8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80097b2:	f06f 0302 	mvn.w	r3, #2
 80097b6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80097b8:	69fb      	ldr	r3, [r7, #28]
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	3720      	adds	r7, #32
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
 80097c2:	bf00      	nop
 80097c4:	e000ed04 	.word	0xe000ed04

080097c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	60f8      	str	r0, [r7, #12]
 80097d0:	60b9      	str	r1, [r7, #8]
 80097d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	4a07      	ldr	r2, [pc, #28]	; (80097f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80097d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	4a06      	ldr	r2, [pc, #24]	; (80097f8 <vApplicationGetIdleTaskMemory+0x30>)
 80097de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2280      	movs	r2, #128	; 0x80
 80097e4:	601a      	str	r2, [r3, #0]
}
 80097e6:	bf00      	nop
 80097e8:	3714      	adds	r7, #20
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr
 80097f2:	bf00      	nop
 80097f4:	200023e4 	.word	0x200023e4
 80097f8:	20002440 	.word	0x20002440

080097fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80097fc:	b480      	push	{r7}
 80097fe:	b085      	sub	sp, #20
 8009800:	af00      	add	r7, sp, #0
 8009802:	60f8      	str	r0, [r7, #12]
 8009804:	60b9      	str	r1, [r7, #8]
 8009806:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	4a07      	ldr	r2, [pc, #28]	; (8009828 <vApplicationGetTimerTaskMemory+0x2c>)
 800980c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	4a06      	ldr	r2, [pc, #24]	; (800982c <vApplicationGetTimerTaskMemory+0x30>)
 8009812:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f44f 7280 	mov.w	r2, #256	; 0x100
 800981a:	601a      	str	r2, [r3, #0]
}
 800981c:	bf00      	nop
 800981e:	3714      	adds	r7, #20
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr
 8009828:	20002640 	.word	0x20002640
 800982c:	2000269c 	.word	0x2000269c

08009830 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009830:	b480      	push	{r7}
 8009832:	b083      	sub	sp, #12
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f103 0208 	add.w	r2, r3, #8
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f04f 32ff 	mov.w	r2, #4294967295
 8009848:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f103 0208 	add.w	r2, r3, #8
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f103 0208 	add.w	r2, r3, #8
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2200      	movs	r2, #0
 8009862:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009864:	bf00      	nop
 8009866:	370c      	adds	r7, #12
 8009868:	46bd      	mov	sp, r7
 800986a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986e:	4770      	bx	lr

08009870 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009870:	b480      	push	{r7}
 8009872:	b083      	sub	sp, #12
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800987e:	bf00      	nop
 8009880:	370c      	adds	r7, #12
 8009882:	46bd      	mov	sp, r7
 8009884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009888:	4770      	bx	lr

0800988a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800988a:	b480      	push	{r7}
 800988c:	b085      	sub	sp, #20
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]
 8009892:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	68fa      	ldr	r2, [r7, #12]
 800989e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	689a      	ldr	r2, [r3, #8]
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	683a      	ldr	r2, [r7, #0]
 80098ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	683a      	ldr	r2, [r7, #0]
 80098b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	1c5a      	adds	r2, r3, #1
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	601a      	str	r2, [r3, #0]
}
 80098c6:	bf00      	nop
 80098c8:	3714      	adds	r7, #20
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr

080098d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098d2:	b480      	push	{r7}
 80098d4:	b085      	sub	sp, #20
 80098d6:	af00      	add	r7, sp, #0
 80098d8:	6078      	str	r0, [r7, #4]
 80098da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e8:	d103      	bne.n	80098f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	691b      	ldr	r3, [r3, #16]
 80098ee:	60fb      	str	r3, [r7, #12]
 80098f0:	e00c      	b.n	800990c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	3308      	adds	r3, #8
 80098f6:	60fb      	str	r3, [r7, #12]
 80098f8:	e002      	b.n	8009900 <vListInsert+0x2e>
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	60fb      	str	r3, [r7, #12]
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	68ba      	ldr	r2, [r7, #8]
 8009908:	429a      	cmp	r2, r3
 800990a:	d2f6      	bcs.n	80098fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	685a      	ldr	r2, [r3, #4]
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	683a      	ldr	r2, [r7, #0]
 800991a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	68fa      	ldr	r2, [r7, #12]
 8009920:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	683a      	ldr	r2, [r7, #0]
 8009926:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	687a      	ldr	r2, [r7, #4]
 800992c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	1c5a      	adds	r2, r3, #1
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	601a      	str	r2, [r3, #0]
}
 8009938:	bf00      	nop
 800993a:	3714      	adds	r7, #20
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009944:	b480      	push	{r7}
 8009946:	b085      	sub	sp, #20
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	691b      	ldr	r3, [r3, #16]
 8009950:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	687a      	ldr	r2, [r7, #4]
 8009958:	6892      	ldr	r2, [r2, #8]
 800995a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	6852      	ldr	r2, [r2, #4]
 8009964:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	429a      	cmp	r2, r3
 800996e:	d103      	bne.n	8009978 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	689a      	ldr	r2, [r3, #8]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	1e5a      	subs	r2, r3, #1
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3714      	adds	r7, #20
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr

08009998 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
 80099a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d10a      	bne.n	80099c2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80099ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b0:	f383 8811 	msr	BASEPRI, r3
 80099b4:	f3bf 8f6f 	isb	sy
 80099b8:	f3bf 8f4f 	dsb	sy
 80099bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80099be:	bf00      	nop
 80099c0:	e7fe      	b.n	80099c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80099c2:	f002 fc7f 	bl	800c2c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681a      	ldr	r2, [r3, #0]
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099ce:	68f9      	ldr	r1, [r7, #12]
 80099d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80099d2:	fb01 f303 	mul.w	r3, r1, r3
 80099d6:	441a      	add	r2, r3
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2200      	movs	r2, #0
 80099e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099f2:	3b01      	subs	r3, #1
 80099f4:	68f9      	ldr	r1, [r7, #12]
 80099f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80099f8:	fb01 f303 	mul.w	r3, r1, r3
 80099fc:	441a      	add	r2, r3
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	22ff      	movs	r2, #255	; 0xff
 8009a06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	22ff      	movs	r2, #255	; 0xff
 8009a0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d114      	bne.n	8009a42 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	691b      	ldr	r3, [r3, #16]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d01a      	beq.n	8009a56 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	3310      	adds	r3, #16
 8009a24:	4618      	mov	r0, r3
 8009a26:	f001 fc37 	bl	800b298 <xTaskRemoveFromEventList>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d012      	beq.n	8009a56 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009a30:	4b0c      	ldr	r3, [pc, #48]	; (8009a64 <xQueueGenericReset+0xcc>)
 8009a32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a36:	601a      	str	r2, [r3, #0]
 8009a38:	f3bf 8f4f 	dsb	sy
 8009a3c:	f3bf 8f6f 	isb	sy
 8009a40:	e009      	b.n	8009a56 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	3310      	adds	r3, #16
 8009a46:	4618      	mov	r0, r3
 8009a48:	f7ff fef2 	bl	8009830 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	3324      	adds	r3, #36	; 0x24
 8009a50:	4618      	mov	r0, r3
 8009a52:	f7ff feed 	bl	8009830 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009a56:	f002 fc65 	bl	800c324 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009a5a:	2301      	movs	r3, #1
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3710      	adds	r7, #16
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	e000ed04 	.word	0xe000ed04

08009a68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b08e      	sub	sp, #56	; 0x38
 8009a6c:	af02      	add	r7, sp, #8
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	607a      	str	r2, [r7, #4]
 8009a74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d10a      	bne.n	8009a92 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a80:	f383 8811 	msr	BASEPRI, r3
 8009a84:	f3bf 8f6f 	isb	sy
 8009a88:	f3bf 8f4f 	dsb	sy
 8009a8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009a8e:	bf00      	nop
 8009a90:	e7fe      	b.n	8009a90 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10a      	bne.n	8009aae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9c:	f383 8811 	msr	BASEPRI, r3
 8009aa0:	f3bf 8f6f 	isb	sy
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009aaa:	bf00      	nop
 8009aac:	e7fe      	b.n	8009aac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d002      	beq.n	8009aba <xQueueGenericCreateStatic+0x52>
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d001      	beq.n	8009abe <xQueueGenericCreateStatic+0x56>
 8009aba:	2301      	movs	r3, #1
 8009abc:	e000      	b.n	8009ac0 <xQueueGenericCreateStatic+0x58>
 8009abe:	2300      	movs	r3, #0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d10a      	bne.n	8009ada <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac8:	f383 8811 	msr	BASEPRI, r3
 8009acc:	f3bf 8f6f 	isb	sy
 8009ad0:	f3bf 8f4f 	dsb	sy
 8009ad4:	623b      	str	r3, [r7, #32]
}
 8009ad6:	bf00      	nop
 8009ad8:	e7fe      	b.n	8009ad8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d102      	bne.n	8009ae6 <xQueueGenericCreateStatic+0x7e>
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d101      	bne.n	8009aea <xQueueGenericCreateStatic+0x82>
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e000      	b.n	8009aec <xQueueGenericCreateStatic+0x84>
 8009aea:	2300      	movs	r3, #0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10a      	bne.n	8009b06 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	61fb      	str	r3, [r7, #28]
}
 8009b02:	bf00      	nop
 8009b04:	e7fe      	b.n	8009b04 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b06:	2350      	movs	r3, #80	; 0x50
 8009b08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	2b50      	cmp	r3, #80	; 0x50
 8009b0e:	d00a      	beq.n	8009b26 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	61bb      	str	r3, [r7, #24]
}
 8009b22:	bf00      	nop
 8009b24:	e7fe      	b.n	8009b24 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b26:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d00d      	beq.n	8009b4e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b34:	2201      	movs	r2, #1
 8009b36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b3a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b40:	9300      	str	r3, [sp, #0]
 8009b42:	4613      	mov	r3, r2
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	68b9      	ldr	r1, [r7, #8]
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f000 f83f 	bl	8009bcc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3730      	adds	r7, #48	; 0x30
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b08a      	sub	sp, #40	; 0x28
 8009b5c:	af02      	add	r7, sp, #8
 8009b5e:	60f8      	str	r0, [r7, #12]
 8009b60:	60b9      	str	r1, [r7, #8]
 8009b62:	4613      	mov	r3, r2
 8009b64:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d10a      	bne.n	8009b82 <xQueueGenericCreate+0x2a>
	__asm volatile
 8009b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b70:	f383 8811 	msr	BASEPRI, r3
 8009b74:	f3bf 8f6f 	isb	sy
 8009b78:	f3bf 8f4f 	dsb	sy
 8009b7c:	613b      	str	r3, [r7, #16]
}
 8009b7e:	bf00      	nop
 8009b80:	e7fe      	b.n	8009b80 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	68ba      	ldr	r2, [r7, #8]
 8009b86:	fb02 f303 	mul.w	r3, r2, r3
 8009b8a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	3350      	adds	r3, #80	; 0x50
 8009b90:	4618      	mov	r0, r3
 8009b92:	f002 fcb9 	bl	800c508 <pvPortMalloc>
 8009b96:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009b98:	69bb      	ldr	r3, [r7, #24]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d011      	beq.n	8009bc2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009b9e:	69bb      	ldr	r3, [r7, #24]
 8009ba0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	3350      	adds	r3, #80	; 0x50
 8009ba6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	2200      	movs	r2, #0
 8009bac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009bb0:	79fa      	ldrb	r2, [r7, #7]
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	9300      	str	r3, [sp, #0]
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	697a      	ldr	r2, [r7, #20]
 8009bba:	68b9      	ldr	r1, [r7, #8]
 8009bbc:	68f8      	ldr	r0, [r7, #12]
 8009bbe:	f000 f805 	bl	8009bcc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009bc2:	69bb      	ldr	r3, [r7, #24]
	}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3720      	adds	r7, #32
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
 8009bd8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d103      	bne.n	8009be8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	69ba      	ldr	r2, [r7, #24]
 8009be4:	601a      	str	r2, [r3, #0]
 8009be6:	e002      	b.n	8009bee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009be8:	69bb      	ldr	r3, [r7, #24]
 8009bea:	687a      	ldr	r2, [r7, #4]
 8009bec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	68fa      	ldr	r2, [r7, #12]
 8009bf2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009bf4:	69bb      	ldr	r3, [r7, #24]
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009bfa:	2101      	movs	r1, #1
 8009bfc:	69b8      	ldr	r0, [r7, #24]
 8009bfe:	f7ff fecb 	bl	8009998 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009c02:	69bb      	ldr	r3, [r7, #24]
 8009c04:	78fa      	ldrb	r2, [r7, #3]
 8009c06:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009c0a:	bf00      	nop
 8009c0c:	3710      	adds	r7, #16
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b08a      	sub	sp, #40	; 0x28
 8009c16:	af02      	add	r7, sp, #8
 8009c18:	60f8      	str	r0, [r7, #12]
 8009c1a:	60b9      	str	r1, [r7, #8]
 8009c1c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d10a      	bne.n	8009c3a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c28:	f383 8811 	msr	BASEPRI, r3
 8009c2c:	f3bf 8f6f 	isb	sy
 8009c30:	f3bf 8f4f 	dsb	sy
 8009c34:	61bb      	str	r3, [r7, #24]
}
 8009c36:	bf00      	nop
 8009c38:	e7fe      	b.n	8009c38 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009c3a:	68ba      	ldr	r2, [r7, #8]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d90a      	bls.n	8009c58 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c46:	f383 8811 	msr	BASEPRI, r3
 8009c4a:	f3bf 8f6f 	isb	sy
 8009c4e:	f3bf 8f4f 	dsb	sy
 8009c52:	617b      	str	r3, [r7, #20]
}
 8009c54:	bf00      	nop
 8009c56:	e7fe      	b.n	8009c56 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009c58:	2302      	movs	r3, #2
 8009c5a:	9300      	str	r3, [sp, #0]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	2100      	movs	r1, #0
 8009c62:	68f8      	ldr	r0, [r7, #12]
 8009c64:	f7ff ff00 	bl	8009a68 <xQueueGenericCreateStatic>
 8009c68:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009c6a:	69fb      	ldr	r3, [r7, #28]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d002      	beq.n	8009c76 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009c70:	69fb      	ldr	r3, [r7, #28]
 8009c72:	68ba      	ldr	r2, [r7, #8]
 8009c74:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009c76:	69fb      	ldr	r3, [r7, #28]
	}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3720      	adds	r7, #32
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b086      	sub	sp, #24
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d10a      	bne.n	8009ca6 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c94:	f383 8811 	msr	BASEPRI, r3
 8009c98:	f3bf 8f6f 	isb	sy
 8009c9c:	f3bf 8f4f 	dsb	sy
 8009ca0:	613b      	str	r3, [r7, #16]
}
 8009ca2:	bf00      	nop
 8009ca4:	e7fe      	b.n	8009ca4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009ca6:	683a      	ldr	r2, [r7, #0]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d90a      	bls.n	8009cc4 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cb2:	f383 8811 	msr	BASEPRI, r3
 8009cb6:	f3bf 8f6f 	isb	sy
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	60fb      	str	r3, [r7, #12]
}
 8009cc0:	bf00      	nop
 8009cc2:	e7fe      	b.n	8009cc2 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009cc4:	2202      	movs	r2, #2
 8009cc6:	2100      	movs	r1, #0
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f7ff ff45 	bl	8009b58 <xQueueGenericCreate>
 8009cce:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d002      	beq.n	8009cdc <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	683a      	ldr	r2, [r7, #0]
 8009cda:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009cdc:	697b      	ldr	r3, [r7, #20]
	}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3718      	adds	r7, #24
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
	...

08009ce8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b08e      	sub	sp, #56	; 0x38
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	60f8      	str	r0, [r7, #12]
 8009cf0:	60b9      	str	r1, [r7, #8]
 8009cf2:	607a      	str	r2, [r7, #4]
 8009cf4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d10a      	bne.n	8009d1a <xQueueGenericSend+0x32>
	__asm volatile
 8009d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d08:	f383 8811 	msr	BASEPRI, r3
 8009d0c:	f3bf 8f6f 	isb	sy
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009d16:	bf00      	nop
 8009d18:	e7fe      	b.n	8009d18 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d103      	bne.n	8009d28 <xQueueGenericSend+0x40>
 8009d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d101      	bne.n	8009d2c <xQueueGenericSend+0x44>
 8009d28:	2301      	movs	r3, #1
 8009d2a:	e000      	b.n	8009d2e <xQueueGenericSend+0x46>
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d10a      	bne.n	8009d48 <xQueueGenericSend+0x60>
	__asm volatile
 8009d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d36:	f383 8811 	msr	BASEPRI, r3
 8009d3a:	f3bf 8f6f 	isb	sy
 8009d3e:	f3bf 8f4f 	dsb	sy
 8009d42:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009d44:	bf00      	nop
 8009d46:	e7fe      	b.n	8009d46 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	2b02      	cmp	r3, #2
 8009d4c:	d103      	bne.n	8009d56 <xQueueGenericSend+0x6e>
 8009d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d101      	bne.n	8009d5a <xQueueGenericSend+0x72>
 8009d56:	2301      	movs	r3, #1
 8009d58:	e000      	b.n	8009d5c <xQueueGenericSend+0x74>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d10a      	bne.n	8009d76 <xQueueGenericSend+0x8e>
	__asm volatile
 8009d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d64:	f383 8811 	msr	BASEPRI, r3
 8009d68:	f3bf 8f6f 	isb	sy
 8009d6c:	f3bf 8f4f 	dsb	sy
 8009d70:	623b      	str	r3, [r7, #32]
}
 8009d72:	bf00      	nop
 8009d74:	e7fe      	b.n	8009d74 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d76:	f001 fc4d 	bl	800b614 <xTaskGetSchedulerState>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d102      	bne.n	8009d86 <xQueueGenericSend+0x9e>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d101      	bne.n	8009d8a <xQueueGenericSend+0xa2>
 8009d86:	2301      	movs	r3, #1
 8009d88:	e000      	b.n	8009d8c <xQueueGenericSend+0xa4>
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d10a      	bne.n	8009da6 <xQueueGenericSend+0xbe>
	__asm volatile
 8009d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d94:	f383 8811 	msr	BASEPRI, r3
 8009d98:	f3bf 8f6f 	isb	sy
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	61fb      	str	r3, [r7, #28]
}
 8009da2:	bf00      	nop
 8009da4:	e7fe      	b.n	8009da4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009da6:	f002 fa8d 	bl	800c2c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009db2:	429a      	cmp	r2, r3
 8009db4:	d302      	bcc.n	8009dbc <xQueueGenericSend+0xd4>
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	2b02      	cmp	r3, #2
 8009dba:	d129      	bne.n	8009e10 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009dbc:	683a      	ldr	r2, [r7, #0]
 8009dbe:	68b9      	ldr	r1, [r7, #8]
 8009dc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009dc2:	f000 fc5e 	bl	800a682 <prvCopyDataToQueue>
 8009dc6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d010      	beq.n	8009df2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd2:	3324      	adds	r3, #36	; 0x24
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f001 fa5f 	bl	800b298 <xTaskRemoveFromEventList>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d013      	beq.n	8009e08 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009de0:	4b3f      	ldr	r3, [pc, #252]	; (8009ee0 <xQueueGenericSend+0x1f8>)
 8009de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009de6:	601a      	str	r2, [r3, #0]
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	f3bf 8f6f 	isb	sy
 8009df0:	e00a      	b.n	8009e08 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d007      	beq.n	8009e08 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009df8:	4b39      	ldr	r3, [pc, #228]	; (8009ee0 <xQueueGenericSend+0x1f8>)
 8009dfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dfe:	601a      	str	r2, [r3, #0]
 8009e00:	f3bf 8f4f 	dsb	sy
 8009e04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009e08:	f002 fa8c 	bl	800c324 <vPortExitCritical>
				return pdPASS;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	e063      	b.n	8009ed8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d103      	bne.n	8009e1e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e16:	f002 fa85 	bl	800c324 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	e05c      	b.n	8009ed8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d106      	bne.n	8009e32 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e24:	f107 0314 	add.w	r3, r7, #20
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f001 fa99 	bl	800b360 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e32:	f002 fa77 	bl	800c324 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e36:	f000 fff9 	bl	800ae2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e3a:	f002 fa43 	bl	800c2c4 <vPortEnterCritical>
 8009e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e44:	b25b      	sxtb	r3, r3
 8009e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e4a:	d103      	bne.n	8009e54 <xQueueGenericSend+0x16c>
 8009e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e5a:	b25b      	sxtb	r3, r3
 8009e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e60:	d103      	bne.n	8009e6a <xQueueGenericSend+0x182>
 8009e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e64:	2200      	movs	r2, #0
 8009e66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e6a:	f002 fa5b 	bl	800c324 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e6e:	1d3a      	adds	r2, r7, #4
 8009e70:	f107 0314 	add.w	r3, r7, #20
 8009e74:	4611      	mov	r1, r2
 8009e76:	4618      	mov	r0, r3
 8009e78:	f001 fa88 	bl	800b38c <xTaskCheckForTimeOut>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d124      	bne.n	8009ecc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009e82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e84:	f000 fcf5 	bl	800a872 <prvIsQueueFull>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d018      	beq.n	8009ec0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e90:	3310      	adds	r3, #16
 8009e92:	687a      	ldr	r2, [r7, #4]
 8009e94:	4611      	mov	r1, r2
 8009e96:	4618      	mov	r0, r3
 8009e98:	f001 f9ae 	bl	800b1f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e9e:	f000 fc80 	bl	800a7a2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009ea2:	f000 ffd1 	bl	800ae48 <xTaskResumeAll>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	f47f af7c 	bne.w	8009da6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009eae:	4b0c      	ldr	r3, [pc, #48]	; (8009ee0 <xQueueGenericSend+0x1f8>)
 8009eb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eb4:	601a      	str	r2, [r3, #0]
 8009eb6:	f3bf 8f4f 	dsb	sy
 8009eba:	f3bf 8f6f 	isb	sy
 8009ebe:	e772      	b.n	8009da6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009ec0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009ec2:	f000 fc6e 	bl	800a7a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009ec6:	f000 ffbf 	bl	800ae48 <xTaskResumeAll>
 8009eca:	e76c      	b.n	8009da6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009ecc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009ece:	f000 fc68 	bl	800a7a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009ed2:	f000 ffb9 	bl	800ae48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009ed6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3738      	adds	r7, #56	; 0x38
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}
 8009ee0:	e000ed04 	.word	0xe000ed04

08009ee4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b090      	sub	sp, #64	; 0x40
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	60f8      	str	r0, [r7, #12]
 8009eec:	60b9      	str	r1, [r7, #8]
 8009eee:	607a      	str	r2, [r7, #4]
 8009ef0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d10a      	bne.n	8009f12 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f00:	f383 8811 	msr	BASEPRI, r3
 8009f04:	f3bf 8f6f 	isb	sy
 8009f08:	f3bf 8f4f 	dsb	sy
 8009f0c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009f0e:	bf00      	nop
 8009f10:	e7fe      	b.n	8009f10 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d103      	bne.n	8009f20 <xQueueGenericSendFromISR+0x3c>
 8009f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d101      	bne.n	8009f24 <xQueueGenericSendFromISR+0x40>
 8009f20:	2301      	movs	r3, #1
 8009f22:	e000      	b.n	8009f26 <xQueueGenericSendFromISR+0x42>
 8009f24:	2300      	movs	r3, #0
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d10a      	bne.n	8009f40 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f2e:	f383 8811 	msr	BASEPRI, r3
 8009f32:	f3bf 8f6f 	isb	sy
 8009f36:	f3bf 8f4f 	dsb	sy
 8009f3a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009f3c:	bf00      	nop
 8009f3e:	e7fe      	b.n	8009f3e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d103      	bne.n	8009f4e <xQueueGenericSendFromISR+0x6a>
 8009f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d101      	bne.n	8009f52 <xQueueGenericSendFromISR+0x6e>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e000      	b.n	8009f54 <xQueueGenericSendFromISR+0x70>
 8009f52:	2300      	movs	r3, #0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d10a      	bne.n	8009f6e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f5c:	f383 8811 	msr	BASEPRI, r3
 8009f60:	f3bf 8f6f 	isb	sy
 8009f64:	f3bf 8f4f 	dsb	sy
 8009f68:	623b      	str	r3, [r7, #32]
}
 8009f6a:	bf00      	nop
 8009f6c:	e7fe      	b.n	8009f6c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009f6e:	f002 fa8b 	bl	800c488 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009f72:	f3ef 8211 	mrs	r2, BASEPRI
 8009f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f7a:	f383 8811 	msr	BASEPRI, r3
 8009f7e:	f3bf 8f6f 	isb	sy
 8009f82:	f3bf 8f4f 	dsb	sy
 8009f86:	61fa      	str	r2, [r7, #28]
 8009f88:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009f8a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009f8c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d302      	bcc.n	8009fa0 <xQueueGenericSendFromISR+0xbc>
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	d12f      	bne.n	800a000 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fa2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009fa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fae:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009fb0:	683a      	ldr	r2, [r7, #0]
 8009fb2:	68b9      	ldr	r1, [r7, #8]
 8009fb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009fb6:	f000 fb64 	bl	800a682 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009fba:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc2:	d112      	bne.n	8009fea <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d016      	beq.n	8009ffa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fce:	3324      	adds	r3, #36	; 0x24
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f001 f961 	bl	800b298 <xTaskRemoveFromEventList>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d00e      	beq.n	8009ffa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00b      	beq.n	8009ffa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	601a      	str	r2, [r3, #0]
 8009fe8:	e007      	b.n	8009ffa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009fea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009fee:	3301      	adds	r3, #1
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	b25a      	sxtb	r2, r3
 8009ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009ffe:	e001      	b.n	800a004 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a000:	2300      	movs	r3, #0
 800a002:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a006:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a00e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a010:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a012:	4618      	mov	r0, r3
 800a014:	3740      	adds	r7, #64	; 0x40
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}

0800a01a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a01a:	b580      	push	{r7, lr}
 800a01c:	b08e      	sub	sp, #56	; 0x38
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
 800a022:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d10a      	bne.n	800a044 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800a02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a032:	f383 8811 	msr	BASEPRI, r3
 800a036:	f3bf 8f6f 	isb	sy
 800a03a:	f3bf 8f4f 	dsb	sy
 800a03e:	623b      	str	r3, [r7, #32]
}
 800a040:	bf00      	nop
 800a042:	e7fe      	b.n	800a042 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d00a      	beq.n	800a062 <xQueueGiveFromISR+0x48>
	__asm volatile
 800a04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a050:	f383 8811 	msr	BASEPRI, r3
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	f3bf 8f4f 	dsb	sy
 800a05c:	61fb      	str	r3, [r7, #28]
}
 800a05e:	bf00      	nop
 800a060:	e7fe      	b.n	800a060 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d103      	bne.n	800a072 <xQueueGiveFromISR+0x58>
 800a06a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d101      	bne.n	800a076 <xQueueGiveFromISR+0x5c>
 800a072:	2301      	movs	r3, #1
 800a074:	e000      	b.n	800a078 <xQueueGiveFromISR+0x5e>
 800a076:	2300      	movs	r3, #0
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d10a      	bne.n	800a092 <xQueueGiveFromISR+0x78>
	__asm volatile
 800a07c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a080:	f383 8811 	msr	BASEPRI, r3
 800a084:	f3bf 8f6f 	isb	sy
 800a088:	f3bf 8f4f 	dsb	sy
 800a08c:	61bb      	str	r3, [r7, #24]
}
 800a08e:	bf00      	nop
 800a090:	e7fe      	b.n	800a090 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a092:	f002 f9f9 	bl	800c488 <vPortValidateInterruptPriority>
	__asm volatile
 800a096:	f3ef 8211 	mrs	r2, BASEPRI
 800a09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a09e:	f383 8811 	msr	BASEPRI, r3
 800a0a2:	f3bf 8f6f 	isb	sy
 800a0a6:	f3bf 8f4f 	dsb	sy
 800a0aa:	617a      	str	r2, [r7, #20]
 800a0ac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a0ae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a0b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0b6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a0b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d22b      	bcs.n	800a11a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ce:	1c5a      	adds	r2, r3, #1
 800a0d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0d2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a0d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a0d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0dc:	d112      	bne.n	800a104 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a0de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d016      	beq.n	800a114 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e8:	3324      	adds	r3, #36	; 0x24
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	f001 f8d4 	bl	800b298 <xTaskRemoveFromEventList>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d00e      	beq.n	800a114 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d00b      	beq.n	800a114 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	2201      	movs	r2, #1
 800a100:	601a      	str	r2, [r3, #0]
 800a102:	e007      	b.n	800a114 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a104:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a108:	3301      	adds	r3, #1
 800a10a:	b2db      	uxtb	r3, r3
 800a10c:	b25a      	sxtb	r2, r3
 800a10e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a110:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a114:	2301      	movs	r3, #1
 800a116:	637b      	str	r3, [r7, #52]	; 0x34
 800a118:	e001      	b.n	800a11e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a11a:	2300      	movs	r3, #0
 800a11c:	637b      	str	r3, [r7, #52]	; 0x34
 800a11e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a120:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f383 8811 	msr	BASEPRI, r3
}
 800a128:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a12a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3738      	adds	r7, #56	; 0x38
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b08c      	sub	sp, #48	; 0x30
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a140:	2300      	movs	r3, #0
 800a142:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d10a      	bne.n	800a164 <xQueueReceive+0x30>
	__asm volatile
 800a14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a152:	f383 8811 	msr	BASEPRI, r3
 800a156:	f3bf 8f6f 	isb	sy
 800a15a:	f3bf 8f4f 	dsb	sy
 800a15e:	623b      	str	r3, [r7, #32]
}
 800a160:	bf00      	nop
 800a162:	e7fe      	b.n	800a162 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d103      	bne.n	800a172 <xQueueReceive+0x3e>
 800a16a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a16c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d101      	bne.n	800a176 <xQueueReceive+0x42>
 800a172:	2301      	movs	r3, #1
 800a174:	e000      	b.n	800a178 <xQueueReceive+0x44>
 800a176:	2300      	movs	r3, #0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d10a      	bne.n	800a192 <xQueueReceive+0x5e>
	__asm volatile
 800a17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a180:	f383 8811 	msr	BASEPRI, r3
 800a184:	f3bf 8f6f 	isb	sy
 800a188:	f3bf 8f4f 	dsb	sy
 800a18c:	61fb      	str	r3, [r7, #28]
}
 800a18e:	bf00      	nop
 800a190:	e7fe      	b.n	800a190 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a192:	f001 fa3f 	bl	800b614 <xTaskGetSchedulerState>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d102      	bne.n	800a1a2 <xQueueReceive+0x6e>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d101      	bne.n	800a1a6 <xQueueReceive+0x72>
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	e000      	b.n	800a1a8 <xQueueReceive+0x74>
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d10a      	bne.n	800a1c2 <xQueueReceive+0x8e>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b0:	f383 8811 	msr	BASEPRI, r3
 800a1b4:	f3bf 8f6f 	isb	sy
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	61bb      	str	r3, [r7, #24]
}
 800a1be:	bf00      	nop
 800a1c0:	e7fe      	b.n	800a1c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a1c2:	f002 f87f 	bl	800c2c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a1cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d01f      	beq.n	800a212 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a1d2:	68b9      	ldr	r1, [r7, #8]
 800a1d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1d6:	f000 fabe 	bl	800a756 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1dc:	1e5a      	subs	r2, r3, #1
 800a1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d00f      	beq.n	800a20a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ec:	3310      	adds	r3, #16
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f001 f852 	bl	800b298 <xTaskRemoveFromEventList>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d007      	beq.n	800a20a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a1fa:	4b3d      	ldr	r3, [pc, #244]	; (800a2f0 <xQueueReceive+0x1bc>)
 800a1fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a200:	601a      	str	r2, [r3, #0]
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a20a:	f002 f88b 	bl	800c324 <vPortExitCritical>
				return pdPASS;
 800a20e:	2301      	movs	r3, #1
 800a210:	e069      	b.n	800a2e6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d103      	bne.n	800a220 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a218:	f002 f884 	bl	800c324 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a21c:	2300      	movs	r3, #0
 800a21e:	e062      	b.n	800a2e6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a222:	2b00      	cmp	r3, #0
 800a224:	d106      	bne.n	800a234 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a226:	f107 0310 	add.w	r3, r7, #16
 800a22a:	4618      	mov	r0, r3
 800a22c:	f001 f898 	bl	800b360 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a230:	2301      	movs	r3, #1
 800a232:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a234:	f002 f876 	bl	800c324 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a238:	f000 fdf8 	bl	800ae2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a23c:	f002 f842 	bl	800c2c4 <vPortEnterCritical>
 800a240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a242:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a246:	b25b      	sxtb	r3, r3
 800a248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a24c:	d103      	bne.n	800a256 <xQueueReceive+0x122>
 800a24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a250:	2200      	movs	r2, #0
 800a252:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a258:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a25c:	b25b      	sxtb	r3, r3
 800a25e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a262:	d103      	bne.n	800a26c <xQueueReceive+0x138>
 800a264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a266:	2200      	movs	r2, #0
 800a268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a26c:	f002 f85a 	bl	800c324 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a270:	1d3a      	adds	r2, r7, #4
 800a272:	f107 0310 	add.w	r3, r7, #16
 800a276:	4611      	mov	r1, r2
 800a278:	4618      	mov	r0, r3
 800a27a:	f001 f887 	bl	800b38c <xTaskCheckForTimeOut>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d123      	bne.n	800a2cc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a286:	f000 fade 	bl	800a846 <prvIsQueueEmpty>
 800a28a:	4603      	mov	r3, r0
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d017      	beq.n	800a2c0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a292:	3324      	adds	r3, #36	; 0x24
 800a294:	687a      	ldr	r2, [r7, #4]
 800a296:	4611      	mov	r1, r2
 800a298:	4618      	mov	r0, r3
 800a29a:	f000 ffad 	bl	800b1f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a29e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2a0:	f000 fa7f 	bl	800a7a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a2a4:	f000 fdd0 	bl	800ae48 <xTaskResumeAll>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d189      	bne.n	800a1c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a2ae:	4b10      	ldr	r3, [pc, #64]	; (800a2f0 <xQueueReceive+0x1bc>)
 800a2b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2b4:	601a      	str	r2, [r3, #0]
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	f3bf 8f6f 	isb	sy
 800a2be:	e780      	b.n	800a1c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a2c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2c2:	f000 fa6e 	bl	800a7a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a2c6:	f000 fdbf 	bl	800ae48 <xTaskResumeAll>
 800a2ca:	e77a      	b.n	800a1c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a2cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2ce:	f000 fa68 	bl	800a7a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a2d2:	f000 fdb9 	bl	800ae48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a2d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2d8:	f000 fab5 	bl	800a846 <prvIsQueueEmpty>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	f43f af6f 	beq.w	800a1c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a2e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3730      	adds	r7, #48	; 0x30
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	e000ed04 	.word	0xe000ed04

0800a2f4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b08e      	sub	sp, #56	; 0x38
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a2fe:	2300      	movs	r3, #0
 800a300:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a306:	2300      	movs	r3, #0
 800a308:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a30a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d10a      	bne.n	800a326 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a310:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a314:	f383 8811 	msr	BASEPRI, r3
 800a318:	f3bf 8f6f 	isb	sy
 800a31c:	f3bf 8f4f 	dsb	sy
 800a320:	623b      	str	r3, [r7, #32]
}
 800a322:	bf00      	nop
 800a324:	e7fe      	b.n	800a324 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d00a      	beq.n	800a344 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a332:	f383 8811 	msr	BASEPRI, r3
 800a336:	f3bf 8f6f 	isb	sy
 800a33a:	f3bf 8f4f 	dsb	sy
 800a33e:	61fb      	str	r3, [r7, #28]
}
 800a340:	bf00      	nop
 800a342:	e7fe      	b.n	800a342 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a344:	f001 f966 	bl	800b614 <xTaskGetSchedulerState>
 800a348:	4603      	mov	r3, r0
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d102      	bne.n	800a354 <xQueueSemaphoreTake+0x60>
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d101      	bne.n	800a358 <xQueueSemaphoreTake+0x64>
 800a354:	2301      	movs	r3, #1
 800a356:	e000      	b.n	800a35a <xQueueSemaphoreTake+0x66>
 800a358:	2300      	movs	r3, #0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d10a      	bne.n	800a374 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a362:	f383 8811 	msr	BASEPRI, r3
 800a366:	f3bf 8f6f 	isb	sy
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	61bb      	str	r3, [r7, #24]
}
 800a370:	bf00      	nop
 800a372:	e7fe      	b.n	800a372 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a374:	f001 ffa6 	bl	800c2c4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a37a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a37c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a380:	2b00      	cmp	r3, #0
 800a382:	d024      	beq.n	800a3ce <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a386:	1e5a      	subs	r2, r3, #1
 800a388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a38a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a38c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d104      	bne.n	800a39e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a394:	f001 fab4 	bl	800b900 <pvTaskIncrementMutexHeldCount>
 800a398:	4602      	mov	r2, r0
 800a39a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a39e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a0:	691b      	ldr	r3, [r3, #16]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d00f      	beq.n	800a3c6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a8:	3310      	adds	r3, #16
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 ff74 	bl	800b298 <xTaskRemoveFromEventList>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d007      	beq.n	800a3c6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a3b6:	4b54      	ldr	r3, [pc, #336]	; (800a508 <xQueueSemaphoreTake+0x214>)
 800a3b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3bc:	601a      	str	r2, [r3, #0]
 800a3be:	f3bf 8f4f 	dsb	sy
 800a3c2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a3c6:	f001 ffad 	bl	800c324 <vPortExitCritical>
				return pdPASS;
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	e097      	b.n	800a4fe <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d111      	bne.n	800a3f8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a3d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d00a      	beq.n	800a3f0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3de:	f383 8811 	msr	BASEPRI, r3
 800a3e2:	f3bf 8f6f 	isb	sy
 800a3e6:	f3bf 8f4f 	dsb	sy
 800a3ea:	617b      	str	r3, [r7, #20]
}
 800a3ec:	bf00      	nop
 800a3ee:	e7fe      	b.n	800a3ee <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a3f0:	f001 ff98 	bl	800c324 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	e082      	b.n	800a4fe <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a3f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d106      	bne.n	800a40c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a3fe:	f107 030c 	add.w	r3, r7, #12
 800a402:	4618      	mov	r0, r3
 800a404:	f000 ffac 	bl	800b360 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a408:	2301      	movs	r3, #1
 800a40a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a40c:	f001 ff8a 	bl	800c324 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a410:	f000 fd0c 	bl	800ae2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a414:	f001 ff56 	bl	800c2c4 <vPortEnterCritical>
 800a418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a41a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a41e:	b25b      	sxtb	r3, r3
 800a420:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a424:	d103      	bne.n	800a42e <xQueueSemaphoreTake+0x13a>
 800a426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a428:	2200      	movs	r2, #0
 800a42a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a42e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a430:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a434:	b25b      	sxtb	r3, r3
 800a436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a43a:	d103      	bne.n	800a444 <xQueueSemaphoreTake+0x150>
 800a43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a444:	f001 ff6e 	bl	800c324 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a448:	463a      	mov	r2, r7
 800a44a:	f107 030c 	add.w	r3, r7, #12
 800a44e:	4611      	mov	r1, r2
 800a450:	4618      	mov	r0, r3
 800a452:	f000 ff9b 	bl	800b38c <xTaskCheckForTimeOut>
 800a456:	4603      	mov	r3, r0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d132      	bne.n	800a4c2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a45c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a45e:	f000 f9f2 	bl	800a846 <prvIsQueueEmpty>
 800a462:	4603      	mov	r3, r0
 800a464:	2b00      	cmp	r3, #0
 800a466:	d026      	beq.n	800a4b6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d109      	bne.n	800a484 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a470:	f001 ff28 	bl	800c2c4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	4618      	mov	r0, r3
 800a47a:	f001 f8e9 	bl	800b650 <xTaskPriorityInherit>
 800a47e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a480:	f001 ff50 	bl	800c324 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a486:	3324      	adds	r3, #36	; 0x24
 800a488:	683a      	ldr	r2, [r7, #0]
 800a48a:	4611      	mov	r1, r2
 800a48c:	4618      	mov	r0, r3
 800a48e:	f000 feb3 	bl	800b1f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a492:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a494:	f000 f985 	bl	800a7a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a498:	f000 fcd6 	bl	800ae48 <xTaskResumeAll>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	f47f af68 	bne.w	800a374 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a4a4:	4b18      	ldr	r3, [pc, #96]	; (800a508 <xQueueSemaphoreTake+0x214>)
 800a4a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4aa:	601a      	str	r2, [r3, #0]
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	f3bf 8f6f 	isb	sy
 800a4b4:	e75e      	b.n	800a374 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a4b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a4b8:	f000 f973 	bl	800a7a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a4bc:	f000 fcc4 	bl	800ae48 <xTaskResumeAll>
 800a4c0:	e758      	b.n	800a374 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a4c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a4c4:	f000 f96d 	bl	800a7a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a4c8:	f000 fcbe 	bl	800ae48 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a4cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a4ce:	f000 f9ba 	bl	800a846 <prvIsQueueEmpty>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	f43f af4d 	beq.w	800a374 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00d      	beq.n	800a4fc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a4e0:	f001 fef0 	bl	800c2c4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a4e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a4e6:	f000 f8b4 	bl	800a652 <prvGetDisinheritPriorityAfterTimeout>
 800a4ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a4ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f001 f982 	bl	800b7fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a4f8:	f001 ff14 	bl	800c324 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a4fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3738      	adds	r7, #56	; 0x38
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
 800a506:	bf00      	nop
 800a508:	e000ed04 	.word	0xe000ed04

0800a50c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b08e      	sub	sp, #56	; 0x38
 800a510:	af00      	add	r7, sp, #0
 800a512:	60f8      	str	r0, [r7, #12]
 800a514:	60b9      	str	r1, [r7, #8]
 800a516:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10a      	bne.n	800a538 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800a522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	623b      	str	r3, [r7, #32]
}
 800a534:	bf00      	nop
 800a536:	e7fe      	b.n	800a536 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d103      	bne.n	800a546 <xQueueReceiveFromISR+0x3a>
 800a53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a542:	2b00      	cmp	r3, #0
 800a544:	d101      	bne.n	800a54a <xQueueReceiveFromISR+0x3e>
 800a546:	2301      	movs	r3, #1
 800a548:	e000      	b.n	800a54c <xQueueReceiveFromISR+0x40>
 800a54a:	2300      	movs	r3, #0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d10a      	bne.n	800a566 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800a550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a554:	f383 8811 	msr	BASEPRI, r3
 800a558:	f3bf 8f6f 	isb	sy
 800a55c:	f3bf 8f4f 	dsb	sy
 800a560:	61fb      	str	r3, [r7, #28]
}
 800a562:	bf00      	nop
 800a564:	e7fe      	b.n	800a564 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a566:	f001 ff8f 	bl	800c488 <vPortValidateInterruptPriority>
	__asm volatile
 800a56a:	f3ef 8211 	mrs	r2, BASEPRI
 800a56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a572:	f383 8811 	msr	BASEPRI, r3
 800a576:	f3bf 8f6f 	isb	sy
 800a57a:	f3bf 8f4f 	dsb	sy
 800a57e:	61ba      	str	r2, [r7, #24]
 800a580:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a582:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a584:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a58a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d02f      	beq.n	800a5f2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a594:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a598:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a59c:	68b9      	ldr	r1, [r7, #8]
 800a59e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5a0:	f000 f8d9 	bl	800a756 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5a6:	1e5a      	subs	r2, r3, #1
 800a5a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5aa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a5ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a5b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5b4:	d112      	bne.n	800a5dc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5b8:	691b      	ldr	r3, [r3, #16]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d016      	beq.n	800a5ec <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5c0:	3310      	adds	r3, #16
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f000 fe68 	bl	800b298 <xTaskRemoveFromEventList>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00e      	beq.n	800a5ec <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d00b      	beq.n	800a5ec <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	601a      	str	r2, [r3, #0]
 800a5da:	e007      	b.n	800a5ec <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a5dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a5e0:	3301      	adds	r3, #1
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	b25a      	sxtb	r2, r3
 800a5e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	637b      	str	r3, [r7, #52]	; 0x34
 800a5f0:	e001      	b.n	800a5f6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	637b      	str	r3, [r7, #52]	; 0x34
 800a5f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a5fa:	693b      	ldr	r3, [r7, #16]
 800a5fc:	f383 8811 	msr	BASEPRI, r3
}
 800a600:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a604:	4618      	mov	r0, r3
 800a606:	3738      	adds	r7, #56	; 0x38
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b084      	sub	sp, #16
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d10a      	bne.n	800a634 <vQueueDelete+0x28>
	__asm volatile
 800a61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a622:	f383 8811 	msr	BASEPRI, r3
 800a626:	f3bf 8f6f 	isb	sy
 800a62a:	f3bf 8f4f 	dsb	sy
 800a62e:	60bb      	str	r3, [r7, #8]
}
 800a630:	bf00      	nop
 800a632:	e7fe      	b.n	800a632 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a634:	68f8      	ldr	r0, [r7, #12]
 800a636:	f000 f95f 	bl	800a8f8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a640:	2b00      	cmp	r3, #0
 800a642:	d102      	bne.n	800a64a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a644:	68f8      	ldr	r0, [r7, #12]
 800a646:	f002 f82b 	bl	800c6a0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a64a:	bf00      	nop
 800a64c:	3710      	adds	r7, #16
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}

0800a652 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a652:	b480      	push	{r7}
 800a654:	b085      	sub	sp, #20
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d006      	beq.n	800a670 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800a66c:	60fb      	str	r3, [r7, #12]
 800a66e:	e001      	b.n	800a674 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a670:	2300      	movs	r3, #0
 800a672:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a674:	68fb      	ldr	r3, [r7, #12]
	}
 800a676:	4618      	mov	r0, r3
 800a678:	3714      	adds	r7, #20
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr

0800a682 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a682:	b580      	push	{r7, lr}
 800a684:	b086      	sub	sp, #24
 800a686:	af00      	add	r7, sp, #0
 800a688:	60f8      	str	r0, [r7, #12]
 800a68a:	60b9      	str	r1, [r7, #8]
 800a68c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a68e:	2300      	movs	r3, #0
 800a690:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a696:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d10d      	bne.n	800a6bc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d14d      	bne.n	800a744 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f001 f837 	bl	800b720 <xTaskPriorityDisinherit>
 800a6b2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	609a      	str	r2, [r3, #8]
 800a6ba:	e043      	b.n	800a744 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d119      	bne.n	800a6f6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	6858      	ldr	r0, [r3, #4]
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	68b9      	ldr	r1, [r7, #8]
 800a6ce:	f002 fbc4 	bl	800ce5a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	685a      	ldr	r2, [r3, #4]
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6da:	441a      	add	r2, r3
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	685a      	ldr	r2, [r3, #4]
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	689b      	ldr	r3, [r3, #8]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d32b      	bcc.n	800a744 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681a      	ldr	r2, [r3, #0]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	605a      	str	r2, [r3, #4]
 800a6f4:	e026      	b.n	800a744 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	68d8      	ldr	r0, [r3, #12]
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6fe:	461a      	mov	r2, r3
 800a700:	68b9      	ldr	r1, [r7, #8]
 800a702:	f002 fbaa 	bl	800ce5a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	68da      	ldr	r2, [r3, #12]
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a70e:	425b      	negs	r3, r3
 800a710:	441a      	add	r2, r3
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	68da      	ldr	r2, [r3, #12]
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	429a      	cmp	r2, r3
 800a720:	d207      	bcs.n	800a732 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	689a      	ldr	r2, [r3, #8]
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a72a:	425b      	negs	r3, r3
 800a72c:	441a      	add	r2, r3
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2b02      	cmp	r3, #2
 800a736:	d105      	bne.n	800a744 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d002      	beq.n	800a744 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	3b01      	subs	r3, #1
 800a742:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a744:	693b      	ldr	r3, [r7, #16]
 800a746:	1c5a      	adds	r2, r3, #1
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a74c:	697b      	ldr	r3, [r7, #20]
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3718      	adds	r7, #24
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}

0800a756 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a756:	b580      	push	{r7, lr}
 800a758:	b082      	sub	sp, #8
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
 800a75e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a764:	2b00      	cmp	r3, #0
 800a766:	d018      	beq.n	800a79a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	68da      	ldr	r2, [r3, #12]
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a770:	441a      	add	r2, r3
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	68da      	ldr	r2, [r3, #12]
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	429a      	cmp	r2, r3
 800a780:	d303      	bcc.n	800a78a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	68d9      	ldr	r1, [r3, #12]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a792:	461a      	mov	r2, r3
 800a794:	6838      	ldr	r0, [r7, #0]
 800a796:	f002 fb60 	bl	800ce5a <memcpy>
	}
}
 800a79a:	bf00      	nop
 800a79c:	3708      	adds	r7, #8
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}

0800a7a2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a7a2:	b580      	push	{r7, lr}
 800a7a4:	b084      	sub	sp, #16
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a7aa:	f001 fd8b 	bl	800c2c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a7b4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a7b6:	e011      	b.n	800a7dc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d012      	beq.n	800a7e6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	3324      	adds	r3, #36	; 0x24
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f000 fd67 	bl	800b298 <xTaskRemoveFromEventList>
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d001      	beq.n	800a7d4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a7d0:	f000 fe3e 	bl	800b450 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a7d4:	7bfb      	ldrb	r3, [r7, #15]
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a7dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	dce9      	bgt.n	800a7b8 <prvUnlockQueue+0x16>
 800a7e4:	e000      	b.n	800a7e8 <prvUnlockQueue+0x46>
					break;
 800a7e6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	22ff      	movs	r2, #255	; 0xff
 800a7ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a7f0:	f001 fd98 	bl	800c324 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a7f4:	f001 fd66 	bl	800c2c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a7fe:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a800:	e011      	b.n	800a826 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	691b      	ldr	r3, [r3, #16]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d012      	beq.n	800a830 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	3310      	adds	r3, #16
 800a80e:	4618      	mov	r0, r3
 800a810:	f000 fd42 	bl	800b298 <xTaskRemoveFromEventList>
 800a814:	4603      	mov	r3, r0
 800a816:	2b00      	cmp	r3, #0
 800a818:	d001      	beq.n	800a81e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a81a:	f000 fe19 	bl	800b450 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a81e:	7bbb      	ldrb	r3, [r7, #14]
 800a820:	3b01      	subs	r3, #1
 800a822:	b2db      	uxtb	r3, r3
 800a824:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a826:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	dce9      	bgt.n	800a802 <prvUnlockQueue+0x60>
 800a82e:	e000      	b.n	800a832 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a830:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	22ff      	movs	r2, #255	; 0xff
 800a836:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a83a:	f001 fd73 	bl	800c324 <vPortExitCritical>
}
 800a83e:	bf00      	nop
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}

0800a846 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a846:	b580      	push	{r7, lr}
 800a848:	b084      	sub	sp, #16
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a84e:	f001 fd39 	bl	800c2c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a856:	2b00      	cmp	r3, #0
 800a858:	d102      	bne.n	800a860 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a85a:	2301      	movs	r3, #1
 800a85c:	60fb      	str	r3, [r7, #12]
 800a85e:	e001      	b.n	800a864 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a860:	2300      	movs	r3, #0
 800a862:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a864:	f001 fd5e 	bl	800c324 <vPortExitCritical>

	return xReturn;
 800a868:	68fb      	ldr	r3, [r7, #12]
}
 800a86a:	4618      	mov	r0, r3
 800a86c:	3710      	adds	r7, #16
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}

0800a872 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a872:	b580      	push	{r7, lr}
 800a874:	b084      	sub	sp, #16
 800a876:	af00      	add	r7, sp, #0
 800a878:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a87a:	f001 fd23 	bl	800c2c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a886:	429a      	cmp	r2, r3
 800a888:	d102      	bne.n	800a890 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a88a:	2301      	movs	r3, #1
 800a88c:	60fb      	str	r3, [r7, #12]
 800a88e:	e001      	b.n	800a894 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a890:	2300      	movs	r3, #0
 800a892:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a894:	f001 fd46 	bl	800c324 <vPortExitCritical>

	return xReturn;
 800a898:	68fb      	ldr	r3, [r7, #12]
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
	...

0800a8a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	60fb      	str	r3, [r7, #12]
 800a8b2:	e014      	b.n	800a8de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a8b4:	4a0f      	ldr	r2, [pc, #60]	; (800a8f4 <vQueueAddToRegistry+0x50>)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d10b      	bne.n	800a8d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a8c0:	490c      	ldr	r1, [pc, #48]	; (800a8f4 <vQueueAddToRegistry+0x50>)
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	683a      	ldr	r2, [r7, #0]
 800a8c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a8ca:	4a0a      	ldr	r2, [pc, #40]	; (800a8f4 <vQueueAddToRegistry+0x50>)
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	00db      	lsls	r3, r3, #3
 800a8d0:	4413      	add	r3, r2
 800a8d2:	687a      	ldr	r2, [r7, #4]
 800a8d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a8d6:	e006      	b.n	800a8e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	60fb      	str	r3, [r7, #12]
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2b07      	cmp	r3, #7
 800a8e2:	d9e7      	bls.n	800a8b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a8e4:	bf00      	nop
 800a8e6:	bf00      	nop
 800a8e8:	3714      	adds	r7, #20
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f0:	4770      	bx	lr
 800a8f2:	bf00      	nop
 800a8f4:	20002a9c 	.word	0x20002a9c

0800a8f8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b085      	sub	sp, #20
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a900:	2300      	movs	r3, #0
 800a902:	60fb      	str	r3, [r7, #12]
 800a904:	e016      	b.n	800a934 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a906:	4a10      	ldr	r2, [pc, #64]	; (800a948 <vQueueUnregisterQueue+0x50>)
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	00db      	lsls	r3, r3, #3
 800a90c:	4413      	add	r3, r2
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	429a      	cmp	r2, r3
 800a914:	d10b      	bne.n	800a92e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a916:	4a0c      	ldr	r2, [pc, #48]	; (800a948 <vQueueUnregisterQueue+0x50>)
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2100      	movs	r1, #0
 800a91c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a920:	4a09      	ldr	r2, [pc, #36]	; (800a948 <vQueueUnregisterQueue+0x50>)
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	00db      	lsls	r3, r3, #3
 800a926:	4413      	add	r3, r2
 800a928:	2200      	movs	r2, #0
 800a92a:	605a      	str	r2, [r3, #4]
				break;
 800a92c:	e006      	b.n	800a93c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	3301      	adds	r3, #1
 800a932:	60fb      	str	r3, [r7, #12]
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2b07      	cmp	r3, #7
 800a938:	d9e5      	bls.n	800a906 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a93a:	bf00      	nop
 800a93c:	bf00      	nop
 800a93e:	3714      	adds	r7, #20
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr
 800a948:	20002a9c 	.word	0x20002a9c

0800a94c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b086      	sub	sp, #24
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a95c:	f001 fcb2 	bl	800c2c4 <vPortEnterCritical>
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a966:	b25b      	sxtb	r3, r3
 800a968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a96c:	d103      	bne.n	800a976 <vQueueWaitForMessageRestricted+0x2a>
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	2200      	movs	r2, #0
 800a972:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a97c:	b25b      	sxtb	r3, r3
 800a97e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a982:	d103      	bne.n	800a98c <vQueueWaitForMessageRestricted+0x40>
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	2200      	movs	r2, #0
 800a988:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a98c:	f001 fcca 	bl	800c324 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a994:	2b00      	cmp	r3, #0
 800a996:	d106      	bne.n	800a9a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	3324      	adds	r3, #36	; 0x24
 800a99c:	687a      	ldr	r2, [r7, #4]
 800a99e:	68b9      	ldr	r1, [r7, #8]
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f000 fc4d 	bl	800b240 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a9a6:	6978      	ldr	r0, [r7, #20]
 800a9a8:	f7ff fefb 	bl	800a7a2 <prvUnlockQueue>
	}
 800a9ac:	bf00      	nop
 800a9ae:	3718      	adds	r7, #24
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}

0800a9b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b08e      	sub	sp, #56	; 0x38
 800a9b8:	af04      	add	r7, sp, #16
 800a9ba:	60f8      	str	r0, [r7, #12]
 800a9bc:	60b9      	str	r1, [r7, #8]
 800a9be:	607a      	str	r2, [r7, #4]
 800a9c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a9c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d10a      	bne.n	800a9de <xTaskCreateStatic+0x2a>
	__asm volatile
 800a9c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9cc:	f383 8811 	msr	BASEPRI, r3
 800a9d0:	f3bf 8f6f 	isb	sy
 800a9d4:	f3bf 8f4f 	dsb	sy
 800a9d8:	623b      	str	r3, [r7, #32]
}
 800a9da:	bf00      	nop
 800a9dc:	e7fe      	b.n	800a9dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a9de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d10a      	bne.n	800a9fa <xTaskCreateStatic+0x46>
	__asm volatile
 800a9e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e8:	f383 8811 	msr	BASEPRI, r3
 800a9ec:	f3bf 8f6f 	isb	sy
 800a9f0:	f3bf 8f4f 	dsb	sy
 800a9f4:	61fb      	str	r3, [r7, #28]
}
 800a9f6:	bf00      	nop
 800a9f8:	e7fe      	b.n	800a9f8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a9fa:	235c      	movs	r3, #92	; 0x5c
 800a9fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	2b5c      	cmp	r3, #92	; 0x5c
 800aa02:	d00a      	beq.n	800aa1a <xTaskCreateStatic+0x66>
	__asm volatile
 800aa04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa08:	f383 8811 	msr	BASEPRI, r3
 800aa0c:	f3bf 8f6f 	isb	sy
 800aa10:	f3bf 8f4f 	dsb	sy
 800aa14:	61bb      	str	r3, [r7, #24]
}
 800aa16:	bf00      	nop
 800aa18:	e7fe      	b.n	800aa18 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800aa1a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aa1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d01e      	beq.n	800aa60 <xTaskCreateStatic+0xac>
 800aa22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d01b      	beq.n	800aa60 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aa28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa2a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aa2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa30:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aa32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa34:	2202      	movs	r2, #2
 800aa36:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	9303      	str	r3, [sp, #12]
 800aa3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa40:	9302      	str	r3, [sp, #8]
 800aa42:	f107 0314 	add.w	r3, r7, #20
 800aa46:	9301      	str	r3, [sp, #4]
 800aa48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa4a:	9300      	str	r3, [sp, #0]
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	687a      	ldr	r2, [r7, #4]
 800aa50:	68b9      	ldr	r1, [r7, #8]
 800aa52:	68f8      	ldr	r0, [r7, #12]
 800aa54:	f000 f850 	bl	800aaf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa5a:	f000 f8dd 	bl	800ac18 <prvAddNewTaskToReadyList>
 800aa5e:	e001      	b.n	800aa64 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800aa60:	2300      	movs	r3, #0
 800aa62:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aa64:	697b      	ldr	r3, [r7, #20]
	}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3728      	adds	r7, #40	; 0x28
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aa6e:	b580      	push	{r7, lr}
 800aa70:	b08c      	sub	sp, #48	; 0x30
 800aa72:	af04      	add	r7, sp, #16
 800aa74:	60f8      	str	r0, [r7, #12]
 800aa76:	60b9      	str	r1, [r7, #8]
 800aa78:	603b      	str	r3, [r7, #0]
 800aa7a:	4613      	mov	r3, r2
 800aa7c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aa7e:	88fb      	ldrh	r3, [r7, #6]
 800aa80:	009b      	lsls	r3, r3, #2
 800aa82:	4618      	mov	r0, r3
 800aa84:	f001 fd40 	bl	800c508 <pvPortMalloc>
 800aa88:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d00e      	beq.n	800aaae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aa90:	205c      	movs	r0, #92	; 0x5c
 800aa92:	f001 fd39 	bl	800c508 <pvPortMalloc>
 800aa96:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aa98:	69fb      	ldr	r3, [r7, #28]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d003      	beq.n	800aaa6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aa9e:	69fb      	ldr	r3, [r7, #28]
 800aaa0:	697a      	ldr	r2, [r7, #20]
 800aaa2:	631a      	str	r2, [r3, #48]	; 0x30
 800aaa4:	e005      	b.n	800aab2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aaa6:	6978      	ldr	r0, [r7, #20]
 800aaa8:	f001 fdfa 	bl	800c6a0 <vPortFree>
 800aaac:	e001      	b.n	800aab2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aaae:	2300      	movs	r3, #0
 800aab0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aab2:	69fb      	ldr	r3, [r7, #28]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d017      	beq.n	800aae8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aab8:	69fb      	ldr	r3, [r7, #28]
 800aaba:	2200      	movs	r2, #0
 800aabc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aac0:	88fa      	ldrh	r2, [r7, #6]
 800aac2:	2300      	movs	r3, #0
 800aac4:	9303      	str	r3, [sp, #12]
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	9302      	str	r3, [sp, #8]
 800aaca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aacc:	9301      	str	r3, [sp, #4]
 800aace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aad0:	9300      	str	r3, [sp, #0]
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	68b9      	ldr	r1, [r7, #8]
 800aad6:	68f8      	ldr	r0, [r7, #12]
 800aad8:	f000 f80e 	bl	800aaf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aadc:	69f8      	ldr	r0, [r7, #28]
 800aade:	f000 f89b 	bl	800ac18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aae2:	2301      	movs	r3, #1
 800aae4:	61bb      	str	r3, [r7, #24]
 800aae6:	e002      	b.n	800aaee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aae8:	f04f 33ff 	mov.w	r3, #4294967295
 800aaec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aaee:	69bb      	ldr	r3, [r7, #24]
	}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3720      	adds	r7, #32
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b088      	sub	sp, #32
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	60f8      	str	r0, [r7, #12]
 800ab00:	60b9      	str	r1, [r7, #8]
 800ab02:	607a      	str	r2, [r7, #4]
 800ab04:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ab06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab08:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	009b      	lsls	r3, r3, #2
 800ab0e:	461a      	mov	r2, r3
 800ab10:	21a5      	movs	r1, #165	; 0xa5
 800ab12:	f002 f927 	bl	800cd64 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ab16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ab20:	3b01      	subs	r3, #1
 800ab22:	009b      	lsls	r3, r3, #2
 800ab24:	4413      	add	r3, r2
 800ab26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ab28:	69bb      	ldr	r3, [r7, #24]
 800ab2a:	f023 0307 	bic.w	r3, r3, #7
 800ab2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ab30:	69bb      	ldr	r3, [r7, #24]
 800ab32:	f003 0307 	and.w	r3, r3, #7
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d00a      	beq.n	800ab50 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ab3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab3e:	f383 8811 	msr	BASEPRI, r3
 800ab42:	f3bf 8f6f 	isb	sy
 800ab46:	f3bf 8f4f 	dsb	sy
 800ab4a:	617b      	str	r3, [r7, #20]
}
 800ab4c:	bf00      	nop
 800ab4e:	e7fe      	b.n	800ab4e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d01f      	beq.n	800ab96 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab56:	2300      	movs	r3, #0
 800ab58:	61fb      	str	r3, [r7, #28]
 800ab5a:	e012      	b.n	800ab82 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	69fb      	ldr	r3, [r7, #28]
 800ab60:	4413      	add	r3, r2
 800ab62:	7819      	ldrb	r1, [r3, #0]
 800ab64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab66:	69fb      	ldr	r3, [r7, #28]
 800ab68:	4413      	add	r3, r2
 800ab6a:	3334      	adds	r3, #52	; 0x34
 800ab6c:	460a      	mov	r2, r1
 800ab6e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ab70:	68ba      	ldr	r2, [r7, #8]
 800ab72:	69fb      	ldr	r3, [r7, #28]
 800ab74:	4413      	add	r3, r2
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d006      	beq.n	800ab8a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab7c:	69fb      	ldr	r3, [r7, #28]
 800ab7e:	3301      	adds	r3, #1
 800ab80:	61fb      	str	r3, [r7, #28]
 800ab82:	69fb      	ldr	r3, [r7, #28]
 800ab84:	2b0f      	cmp	r3, #15
 800ab86:	d9e9      	bls.n	800ab5c <prvInitialiseNewTask+0x64>
 800ab88:	e000      	b.n	800ab8c <prvInitialiseNewTask+0x94>
			{
				break;
 800ab8a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ab8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8e:	2200      	movs	r2, #0
 800ab90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ab94:	e003      	b.n	800ab9e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ab96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab98:	2200      	movs	r2, #0
 800ab9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ab9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aba0:	2b37      	cmp	r3, #55	; 0x37
 800aba2:	d901      	bls.n	800aba8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800aba4:	2337      	movs	r3, #55	; 0x37
 800aba6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800aba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800abae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abb2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800abb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb6:	2200      	movs	r2, #0
 800abb8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800abba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abbc:	3304      	adds	r3, #4
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7fe fe56 	bl	8009870 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800abc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abc6:	3318      	adds	r3, #24
 800abc8:	4618      	mov	r0, r3
 800abca:	f7fe fe51 	bl	8009870 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800abce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abd2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800abda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abdc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800abde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abe2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800abe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe6:	2200      	movs	r2, #0
 800abe8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800abea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abec:	2200      	movs	r2, #0
 800abee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800abf2:	683a      	ldr	r2, [r7, #0]
 800abf4:	68f9      	ldr	r1, [r7, #12]
 800abf6:	69b8      	ldr	r0, [r7, #24]
 800abf8:	f001 fa38 	bl	800c06c <pxPortInitialiseStack>
 800abfc:	4602      	mov	r2, r0
 800abfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ac02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d002      	beq.n	800ac0e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ac08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac0e:	bf00      	nop
 800ac10:	3720      	adds	r7, #32
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}
	...

0800ac18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ac20:	f001 fb50 	bl	800c2c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ac24:	4b2d      	ldr	r3, [pc, #180]	; (800acdc <prvAddNewTaskToReadyList+0xc4>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	3301      	adds	r3, #1
 800ac2a:	4a2c      	ldr	r2, [pc, #176]	; (800acdc <prvAddNewTaskToReadyList+0xc4>)
 800ac2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ac2e:	4b2c      	ldr	r3, [pc, #176]	; (800ace0 <prvAddNewTaskToReadyList+0xc8>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d109      	bne.n	800ac4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ac36:	4a2a      	ldr	r2, [pc, #168]	; (800ace0 <prvAddNewTaskToReadyList+0xc8>)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ac3c:	4b27      	ldr	r3, [pc, #156]	; (800acdc <prvAddNewTaskToReadyList+0xc4>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	d110      	bne.n	800ac66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ac44:	f000 fc28 	bl	800b498 <prvInitialiseTaskLists>
 800ac48:	e00d      	b.n	800ac66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ac4a:	4b26      	ldr	r3, [pc, #152]	; (800ace4 <prvAddNewTaskToReadyList+0xcc>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d109      	bne.n	800ac66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ac52:	4b23      	ldr	r3, [pc, #140]	; (800ace0 <prvAddNewTaskToReadyList+0xc8>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac5c:	429a      	cmp	r2, r3
 800ac5e:	d802      	bhi.n	800ac66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ac60:	4a1f      	ldr	r2, [pc, #124]	; (800ace0 <prvAddNewTaskToReadyList+0xc8>)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ac66:	4b20      	ldr	r3, [pc, #128]	; (800ace8 <prvAddNewTaskToReadyList+0xd0>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	4a1e      	ldr	r2, [pc, #120]	; (800ace8 <prvAddNewTaskToReadyList+0xd0>)
 800ac6e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ac70:	4b1d      	ldr	r3, [pc, #116]	; (800ace8 <prvAddNewTaskToReadyList+0xd0>)
 800ac72:	681a      	ldr	r2, [r3, #0]
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac7c:	4b1b      	ldr	r3, [pc, #108]	; (800acec <prvAddNewTaskToReadyList+0xd4>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	429a      	cmp	r2, r3
 800ac82:	d903      	bls.n	800ac8c <prvAddNewTaskToReadyList+0x74>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac88:	4a18      	ldr	r2, [pc, #96]	; (800acec <prvAddNewTaskToReadyList+0xd4>)
 800ac8a:	6013      	str	r3, [r2, #0]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac90:	4613      	mov	r3, r2
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	4413      	add	r3, r2
 800ac96:	009b      	lsls	r3, r3, #2
 800ac98:	4a15      	ldr	r2, [pc, #84]	; (800acf0 <prvAddNewTaskToReadyList+0xd8>)
 800ac9a:	441a      	add	r2, r3
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	3304      	adds	r3, #4
 800aca0:	4619      	mov	r1, r3
 800aca2:	4610      	mov	r0, r2
 800aca4:	f7fe fdf1 	bl	800988a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aca8:	f001 fb3c 	bl	800c324 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800acac:	4b0d      	ldr	r3, [pc, #52]	; (800ace4 <prvAddNewTaskToReadyList+0xcc>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d00e      	beq.n	800acd2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800acb4:	4b0a      	ldr	r3, [pc, #40]	; (800ace0 <prvAddNewTaskToReadyList+0xc8>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acbe:	429a      	cmp	r2, r3
 800acc0:	d207      	bcs.n	800acd2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800acc2:	4b0c      	ldr	r3, [pc, #48]	; (800acf4 <prvAddNewTaskToReadyList+0xdc>)
 800acc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acc8:	601a      	str	r2, [r3, #0]
 800acca:	f3bf 8f4f 	dsb	sy
 800acce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800acd2:	bf00      	nop
 800acd4:	3708      	adds	r7, #8
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}
 800acda:	bf00      	nop
 800acdc:	20002fb0 	.word	0x20002fb0
 800ace0:	20002adc 	.word	0x20002adc
 800ace4:	20002fbc 	.word	0x20002fbc
 800ace8:	20002fcc 	.word	0x20002fcc
 800acec:	20002fb8 	.word	0x20002fb8
 800acf0:	20002ae0 	.word	0x20002ae0
 800acf4:	e000ed04 	.word	0xe000ed04

0800acf8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b084      	sub	sp, #16
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ad00:	2300      	movs	r3, #0
 800ad02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d017      	beq.n	800ad3a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ad0a:	4b13      	ldr	r3, [pc, #76]	; (800ad58 <vTaskDelay+0x60>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d00a      	beq.n	800ad28 <vTaskDelay+0x30>
	__asm volatile
 800ad12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad16:	f383 8811 	msr	BASEPRI, r3
 800ad1a:	f3bf 8f6f 	isb	sy
 800ad1e:	f3bf 8f4f 	dsb	sy
 800ad22:	60bb      	str	r3, [r7, #8]
}
 800ad24:	bf00      	nop
 800ad26:	e7fe      	b.n	800ad26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ad28:	f000 f880 	bl	800ae2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ad2c:	2100      	movs	r1, #0
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 fdfa 	bl	800b928 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ad34:	f000 f888 	bl	800ae48 <xTaskResumeAll>
 800ad38:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d107      	bne.n	800ad50 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ad40:	4b06      	ldr	r3, [pc, #24]	; (800ad5c <vTaskDelay+0x64>)
 800ad42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad46:	601a      	str	r2, [r3, #0]
 800ad48:	f3bf 8f4f 	dsb	sy
 800ad4c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ad50:	bf00      	nop
 800ad52:	3710      	adds	r7, #16
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}
 800ad58:	20002fd8 	.word	0x20002fd8
 800ad5c:	e000ed04 	.word	0xe000ed04

0800ad60 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08a      	sub	sp, #40	; 0x28
 800ad64:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ad66:	2300      	movs	r3, #0
 800ad68:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ad6e:	463a      	mov	r2, r7
 800ad70:	1d39      	adds	r1, r7, #4
 800ad72:	f107 0308 	add.w	r3, r7, #8
 800ad76:	4618      	mov	r0, r3
 800ad78:	f7fe fd26 	bl	80097c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ad7c:	6839      	ldr	r1, [r7, #0]
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	68ba      	ldr	r2, [r7, #8]
 800ad82:	9202      	str	r2, [sp, #8]
 800ad84:	9301      	str	r3, [sp, #4]
 800ad86:	2300      	movs	r3, #0
 800ad88:	9300      	str	r3, [sp, #0]
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	460a      	mov	r2, r1
 800ad8e:	4921      	ldr	r1, [pc, #132]	; (800ae14 <vTaskStartScheduler+0xb4>)
 800ad90:	4821      	ldr	r0, [pc, #132]	; (800ae18 <vTaskStartScheduler+0xb8>)
 800ad92:	f7ff fe0f 	bl	800a9b4 <xTaskCreateStatic>
 800ad96:	4603      	mov	r3, r0
 800ad98:	4a20      	ldr	r2, [pc, #128]	; (800ae1c <vTaskStartScheduler+0xbc>)
 800ad9a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ad9c:	4b1f      	ldr	r3, [pc, #124]	; (800ae1c <vTaskStartScheduler+0xbc>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d002      	beq.n	800adaa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ada4:	2301      	movs	r3, #1
 800ada6:	617b      	str	r3, [r7, #20]
 800ada8:	e001      	b.n	800adae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800adaa:	2300      	movs	r3, #0
 800adac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	2b01      	cmp	r3, #1
 800adb2:	d102      	bne.n	800adba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800adb4:	f000 fe0c 	bl	800b9d0 <xTimerCreateTimerTask>
 800adb8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800adba:	697b      	ldr	r3, [r7, #20]
 800adbc:	2b01      	cmp	r3, #1
 800adbe:	d116      	bne.n	800adee <vTaskStartScheduler+0x8e>
	__asm volatile
 800adc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adc4:	f383 8811 	msr	BASEPRI, r3
 800adc8:	f3bf 8f6f 	isb	sy
 800adcc:	f3bf 8f4f 	dsb	sy
 800add0:	613b      	str	r3, [r7, #16]
}
 800add2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800add4:	4b12      	ldr	r3, [pc, #72]	; (800ae20 <vTaskStartScheduler+0xc0>)
 800add6:	f04f 32ff 	mov.w	r2, #4294967295
 800adda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800addc:	4b11      	ldr	r3, [pc, #68]	; (800ae24 <vTaskStartScheduler+0xc4>)
 800adde:	2201      	movs	r2, #1
 800ade0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ade2:	4b11      	ldr	r3, [pc, #68]	; (800ae28 <vTaskStartScheduler+0xc8>)
 800ade4:	2200      	movs	r2, #0
 800ade6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ade8:	f001 f9ca 	bl	800c180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800adec:	e00e      	b.n	800ae0c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf4:	d10a      	bne.n	800ae0c <vTaskStartScheduler+0xac>
	__asm volatile
 800adf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adfa:	f383 8811 	msr	BASEPRI, r3
 800adfe:	f3bf 8f6f 	isb	sy
 800ae02:	f3bf 8f4f 	dsb	sy
 800ae06:	60fb      	str	r3, [r7, #12]
}
 800ae08:	bf00      	nop
 800ae0a:	e7fe      	b.n	800ae0a <vTaskStartScheduler+0xaa>
}
 800ae0c:	bf00      	nop
 800ae0e:	3718      	adds	r7, #24
 800ae10:	46bd      	mov	sp, r7
 800ae12:	bd80      	pop	{r7, pc}
 800ae14:	0800e1bc 	.word	0x0800e1bc
 800ae18:	0800b469 	.word	0x0800b469
 800ae1c:	20002fd4 	.word	0x20002fd4
 800ae20:	20002fd0 	.word	0x20002fd0
 800ae24:	20002fbc 	.word	0x20002fbc
 800ae28:	20002fb4 	.word	0x20002fb4

0800ae2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ae30:	4b04      	ldr	r3, [pc, #16]	; (800ae44 <vTaskSuspendAll+0x18>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	3301      	adds	r3, #1
 800ae36:	4a03      	ldr	r2, [pc, #12]	; (800ae44 <vTaskSuspendAll+0x18>)
 800ae38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ae3a:	bf00      	nop
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr
 800ae44:	20002fd8 	.word	0x20002fd8

0800ae48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b084      	sub	sp, #16
 800ae4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ae52:	2300      	movs	r3, #0
 800ae54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ae56:	4b42      	ldr	r3, [pc, #264]	; (800af60 <xTaskResumeAll+0x118>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d10a      	bne.n	800ae74 <xTaskResumeAll+0x2c>
	__asm volatile
 800ae5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	603b      	str	r3, [r7, #0]
}
 800ae70:	bf00      	nop
 800ae72:	e7fe      	b.n	800ae72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ae74:	f001 fa26 	bl	800c2c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ae78:	4b39      	ldr	r3, [pc, #228]	; (800af60 <xTaskResumeAll+0x118>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	3b01      	subs	r3, #1
 800ae7e:	4a38      	ldr	r2, [pc, #224]	; (800af60 <xTaskResumeAll+0x118>)
 800ae80:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae82:	4b37      	ldr	r3, [pc, #220]	; (800af60 <xTaskResumeAll+0x118>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d162      	bne.n	800af50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ae8a:	4b36      	ldr	r3, [pc, #216]	; (800af64 <xTaskResumeAll+0x11c>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d05e      	beq.n	800af50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae92:	e02f      	b.n	800aef4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae94:	4b34      	ldr	r3, [pc, #208]	; (800af68 <xTaskResumeAll+0x120>)
 800ae96:	68db      	ldr	r3, [r3, #12]
 800ae98:	68db      	ldr	r3, [r3, #12]
 800ae9a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	3318      	adds	r3, #24
 800aea0:	4618      	mov	r0, r3
 800aea2:	f7fe fd4f 	bl	8009944 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	3304      	adds	r3, #4
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f7fe fd4a 	bl	8009944 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeb4:	4b2d      	ldr	r3, [pc, #180]	; (800af6c <xTaskResumeAll+0x124>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d903      	bls.n	800aec4 <xTaskResumeAll+0x7c>
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aec0:	4a2a      	ldr	r2, [pc, #168]	; (800af6c <xTaskResumeAll+0x124>)
 800aec2:	6013      	str	r3, [r2, #0]
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aec8:	4613      	mov	r3, r2
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	4413      	add	r3, r2
 800aece:	009b      	lsls	r3, r3, #2
 800aed0:	4a27      	ldr	r2, [pc, #156]	; (800af70 <xTaskResumeAll+0x128>)
 800aed2:	441a      	add	r2, r3
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	3304      	adds	r3, #4
 800aed8:	4619      	mov	r1, r3
 800aeda:	4610      	mov	r0, r2
 800aedc:	f7fe fcd5 	bl	800988a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aee4:	4b23      	ldr	r3, [pc, #140]	; (800af74 <xTaskResumeAll+0x12c>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d302      	bcc.n	800aef4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800aeee:	4b22      	ldr	r3, [pc, #136]	; (800af78 <xTaskResumeAll+0x130>)
 800aef0:	2201      	movs	r2, #1
 800aef2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aef4:	4b1c      	ldr	r3, [pc, #112]	; (800af68 <xTaskResumeAll+0x120>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d1cb      	bne.n	800ae94 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d001      	beq.n	800af06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800af02:	f000 fb67 	bl	800b5d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800af06:	4b1d      	ldr	r3, [pc, #116]	; (800af7c <xTaskResumeAll+0x134>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d010      	beq.n	800af34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800af12:	f000 f859 	bl	800afc8 <xTaskIncrementTick>
 800af16:	4603      	mov	r3, r0
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d002      	beq.n	800af22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800af1c:	4b16      	ldr	r3, [pc, #88]	; (800af78 <xTaskResumeAll+0x130>)
 800af1e:	2201      	movs	r2, #1
 800af20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	3b01      	subs	r3, #1
 800af26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1f1      	bne.n	800af12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800af2e:	4b13      	ldr	r3, [pc, #76]	; (800af7c <xTaskResumeAll+0x134>)
 800af30:	2200      	movs	r2, #0
 800af32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800af34:	4b10      	ldr	r3, [pc, #64]	; (800af78 <xTaskResumeAll+0x130>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d009      	beq.n	800af50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800af3c:	2301      	movs	r3, #1
 800af3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800af40:	4b0f      	ldr	r3, [pc, #60]	; (800af80 <xTaskResumeAll+0x138>)
 800af42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af46:	601a      	str	r2, [r3, #0]
 800af48:	f3bf 8f4f 	dsb	sy
 800af4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af50:	f001 f9e8 	bl	800c324 <vPortExitCritical>

	return xAlreadyYielded;
 800af54:	68bb      	ldr	r3, [r7, #8]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	20002fd8 	.word	0x20002fd8
 800af64:	20002fb0 	.word	0x20002fb0
 800af68:	20002f70 	.word	0x20002f70
 800af6c:	20002fb8 	.word	0x20002fb8
 800af70:	20002ae0 	.word	0x20002ae0
 800af74:	20002adc 	.word	0x20002adc
 800af78:	20002fc4 	.word	0x20002fc4
 800af7c:	20002fc0 	.word	0x20002fc0
 800af80:	e000ed04 	.word	0xe000ed04

0800af84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800af84:	b480      	push	{r7}
 800af86:	b083      	sub	sp, #12
 800af88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800af8a:	4b05      	ldr	r3, [pc, #20]	; (800afa0 <xTaskGetTickCount+0x1c>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800af90:	687b      	ldr	r3, [r7, #4]
}
 800af92:	4618      	mov	r0, r3
 800af94:	370c      	adds	r7, #12
 800af96:	46bd      	mov	sp, r7
 800af98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9c:	4770      	bx	lr
 800af9e:	bf00      	nop
 800afa0:	20002fb4 	.word	0x20002fb4

0800afa4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b082      	sub	sp, #8
 800afa8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800afaa:	f001 fa6d 	bl	800c488 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800afae:	2300      	movs	r3, #0
 800afb0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800afb2:	4b04      	ldr	r3, [pc, #16]	; (800afc4 <xTaskGetTickCountFromISR+0x20>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800afb8:	683b      	ldr	r3, [r7, #0]
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3708      	adds	r7, #8
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	20002fb4 	.word	0x20002fb4

0800afc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b086      	sub	sp, #24
 800afcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800afce:	2300      	movs	r3, #0
 800afd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800afd2:	4b4f      	ldr	r3, [pc, #316]	; (800b110 <xTaskIncrementTick+0x148>)
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	f040 808f 	bne.w	800b0fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800afdc:	4b4d      	ldr	r3, [pc, #308]	; (800b114 <xTaskIncrementTick+0x14c>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	3301      	adds	r3, #1
 800afe2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800afe4:	4a4b      	ldr	r2, [pc, #300]	; (800b114 <xTaskIncrementTick+0x14c>)
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d120      	bne.n	800b032 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800aff0:	4b49      	ldr	r3, [pc, #292]	; (800b118 <xTaskIncrementTick+0x150>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00a      	beq.n	800b010 <xTaskIncrementTick+0x48>
	__asm volatile
 800affa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800affe:	f383 8811 	msr	BASEPRI, r3
 800b002:	f3bf 8f6f 	isb	sy
 800b006:	f3bf 8f4f 	dsb	sy
 800b00a:	603b      	str	r3, [r7, #0]
}
 800b00c:	bf00      	nop
 800b00e:	e7fe      	b.n	800b00e <xTaskIncrementTick+0x46>
 800b010:	4b41      	ldr	r3, [pc, #260]	; (800b118 <xTaskIncrementTick+0x150>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	60fb      	str	r3, [r7, #12]
 800b016:	4b41      	ldr	r3, [pc, #260]	; (800b11c <xTaskIncrementTick+0x154>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4a3f      	ldr	r2, [pc, #252]	; (800b118 <xTaskIncrementTick+0x150>)
 800b01c:	6013      	str	r3, [r2, #0]
 800b01e:	4a3f      	ldr	r2, [pc, #252]	; (800b11c <xTaskIncrementTick+0x154>)
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6013      	str	r3, [r2, #0]
 800b024:	4b3e      	ldr	r3, [pc, #248]	; (800b120 <xTaskIncrementTick+0x158>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	3301      	adds	r3, #1
 800b02a:	4a3d      	ldr	r2, [pc, #244]	; (800b120 <xTaskIncrementTick+0x158>)
 800b02c:	6013      	str	r3, [r2, #0]
 800b02e:	f000 fad1 	bl	800b5d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b032:	4b3c      	ldr	r3, [pc, #240]	; (800b124 <xTaskIncrementTick+0x15c>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	693a      	ldr	r2, [r7, #16]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d349      	bcc.n	800b0d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b03c:	4b36      	ldr	r3, [pc, #216]	; (800b118 <xTaskIncrementTick+0x150>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d104      	bne.n	800b050 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b046:	4b37      	ldr	r3, [pc, #220]	; (800b124 <xTaskIncrementTick+0x15c>)
 800b048:	f04f 32ff 	mov.w	r2, #4294967295
 800b04c:	601a      	str	r2, [r3, #0]
					break;
 800b04e:	e03f      	b.n	800b0d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b050:	4b31      	ldr	r3, [pc, #196]	; (800b118 <xTaskIncrementTick+0x150>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	68db      	ldr	r3, [r3, #12]
 800b056:	68db      	ldr	r3, [r3, #12]
 800b058:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b060:	693a      	ldr	r2, [r7, #16]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	429a      	cmp	r2, r3
 800b066:	d203      	bcs.n	800b070 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b068:	4a2e      	ldr	r2, [pc, #184]	; (800b124 <xTaskIncrementTick+0x15c>)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b06e:	e02f      	b.n	800b0d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	3304      	adds	r3, #4
 800b074:	4618      	mov	r0, r3
 800b076:	f7fe fc65 	bl	8009944 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d004      	beq.n	800b08c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	3318      	adds	r3, #24
 800b086:	4618      	mov	r0, r3
 800b088:	f7fe fc5c 	bl	8009944 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b090:	4b25      	ldr	r3, [pc, #148]	; (800b128 <xTaskIncrementTick+0x160>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	429a      	cmp	r2, r3
 800b096:	d903      	bls.n	800b0a0 <xTaskIncrementTick+0xd8>
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b09c:	4a22      	ldr	r2, [pc, #136]	; (800b128 <xTaskIncrementTick+0x160>)
 800b09e:	6013      	str	r3, [r2, #0]
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0a4:	4613      	mov	r3, r2
 800b0a6:	009b      	lsls	r3, r3, #2
 800b0a8:	4413      	add	r3, r2
 800b0aa:	009b      	lsls	r3, r3, #2
 800b0ac:	4a1f      	ldr	r2, [pc, #124]	; (800b12c <xTaskIncrementTick+0x164>)
 800b0ae:	441a      	add	r2, r3
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	3304      	adds	r3, #4
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	4610      	mov	r0, r2
 800b0b8:	f7fe fbe7 	bl	800988a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0c0:	4b1b      	ldr	r3, [pc, #108]	; (800b130 <xTaskIncrementTick+0x168>)
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	d3b8      	bcc.n	800b03c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0ce:	e7b5      	b.n	800b03c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b0d0:	4b17      	ldr	r3, [pc, #92]	; (800b130 <xTaskIncrementTick+0x168>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0d6:	4915      	ldr	r1, [pc, #84]	; (800b12c <xTaskIncrementTick+0x164>)
 800b0d8:	4613      	mov	r3, r2
 800b0da:	009b      	lsls	r3, r3, #2
 800b0dc:	4413      	add	r3, r2
 800b0de:	009b      	lsls	r3, r3, #2
 800b0e0:	440b      	add	r3, r1
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d901      	bls.n	800b0ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b0ec:	4b11      	ldr	r3, [pc, #68]	; (800b134 <xTaskIncrementTick+0x16c>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d007      	beq.n	800b104 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	617b      	str	r3, [r7, #20]
 800b0f8:	e004      	b.n	800b104 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b0fa:	4b0f      	ldr	r3, [pc, #60]	; (800b138 <xTaskIncrementTick+0x170>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	3301      	adds	r3, #1
 800b100:	4a0d      	ldr	r2, [pc, #52]	; (800b138 <xTaskIncrementTick+0x170>)
 800b102:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b104:	697b      	ldr	r3, [r7, #20]
}
 800b106:	4618      	mov	r0, r3
 800b108:	3718      	adds	r7, #24
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
 800b10e:	bf00      	nop
 800b110:	20002fd8 	.word	0x20002fd8
 800b114:	20002fb4 	.word	0x20002fb4
 800b118:	20002f68 	.word	0x20002f68
 800b11c:	20002f6c 	.word	0x20002f6c
 800b120:	20002fc8 	.word	0x20002fc8
 800b124:	20002fd0 	.word	0x20002fd0
 800b128:	20002fb8 	.word	0x20002fb8
 800b12c:	20002ae0 	.word	0x20002ae0
 800b130:	20002adc 	.word	0x20002adc
 800b134:	20002fc4 	.word	0x20002fc4
 800b138:	20002fc0 	.word	0x20002fc0

0800b13c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b13c:	b480      	push	{r7}
 800b13e:	b085      	sub	sp, #20
 800b140:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b142:	4b28      	ldr	r3, [pc, #160]	; (800b1e4 <vTaskSwitchContext+0xa8>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d003      	beq.n	800b152 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b14a:	4b27      	ldr	r3, [pc, #156]	; (800b1e8 <vTaskSwitchContext+0xac>)
 800b14c:	2201      	movs	r2, #1
 800b14e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b150:	e041      	b.n	800b1d6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800b152:	4b25      	ldr	r3, [pc, #148]	; (800b1e8 <vTaskSwitchContext+0xac>)
 800b154:	2200      	movs	r2, #0
 800b156:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b158:	4b24      	ldr	r3, [pc, #144]	; (800b1ec <vTaskSwitchContext+0xb0>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	60fb      	str	r3, [r7, #12]
 800b15e:	e010      	b.n	800b182 <vTaskSwitchContext+0x46>
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d10a      	bne.n	800b17c <vTaskSwitchContext+0x40>
	__asm volatile
 800b166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b16a:	f383 8811 	msr	BASEPRI, r3
 800b16e:	f3bf 8f6f 	isb	sy
 800b172:	f3bf 8f4f 	dsb	sy
 800b176:	607b      	str	r3, [r7, #4]
}
 800b178:	bf00      	nop
 800b17a:	e7fe      	b.n	800b17a <vTaskSwitchContext+0x3e>
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	3b01      	subs	r3, #1
 800b180:	60fb      	str	r3, [r7, #12]
 800b182:	491b      	ldr	r1, [pc, #108]	; (800b1f0 <vTaskSwitchContext+0xb4>)
 800b184:	68fa      	ldr	r2, [r7, #12]
 800b186:	4613      	mov	r3, r2
 800b188:	009b      	lsls	r3, r3, #2
 800b18a:	4413      	add	r3, r2
 800b18c:	009b      	lsls	r3, r3, #2
 800b18e:	440b      	add	r3, r1
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d0e4      	beq.n	800b160 <vTaskSwitchContext+0x24>
 800b196:	68fa      	ldr	r2, [r7, #12]
 800b198:	4613      	mov	r3, r2
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	4413      	add	r3, r2
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	4a13      	ldr	r2, [pc, #76]	; (800b1f0 <vTaskSwitchContext+0xb4>)
 800b1a2:	4413      	add	r3, r2
 800b1a4:	60bb      	str	r3, [r7, #8]
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	685b      	ldr	r3, [r3, #4]
 800b1aa:	685a      	ldr	r2, [r3, #4]
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	605a      	str	r2, [r3, #4]
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	685a      	ldr	r2, [r3, #4]
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	3308      	adds	r3, #8
 800b1b8:	429a      	cmp	r2, r3
 800b1ba:	d104      	bne.n	800b1c6 <vTaskSwitchContext+0x8a>
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	685b      	ldr	r3, [r3, #4]
 800b1c0:	685a      	ldr	r2, [r3, #4]
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	605a      	str	r2, [r3, #4]
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	68db      	ldr	r3, [r3, #12]
 800b1cc:	4a09      	ldr	r2, [pc, #36]	; (800b1f4 <vTaskSwitchContext+0xb8>)
 800b1ce:	6013      	str	r3, [r2, #0]
 800b1d0:	4a06      	ldr	r2, [pc, #24]	; (800b1ec <vTaskSwitchContext+0xb0>)
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	6013      	str	r3, [r2, #0]
}
 800b1d6:	bf00      	nop
 800b1d8:	3714      	adds	r7, #20
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	20002fd8 	.word	0x20002fd8
 800b1e8:	20002fc4 	.word	0x20002fc4
 800b1ec:	20002fb8 	.word	0x20002fb8
 800b1f0:	20002ae0 	.word	0x20002ae0
 800b1f4:	20002adc 	.word	0x20002adc

0800b1f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d10a      	bne.n	800b21e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b20c:	f383 8811 	msr	BASEPRI, r3
 800b210:	f3bf 8f6f 	isb	sy
 800b214:	f3bf 8f4f 	dsb	sy
 800b218:	60fb      	str	r3, [r7, #12]
}
 800b21a:	bf00      	nop
 800b21c:	e7fe      	b.n	800b21c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b21e:	4b07      	ldr	r3, [pc, #28]	; (800b23c <vTaskPlaceOnEventList+0x44>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	3318      	adds	r3, #24
 800b224:	4619      	mov	r1, r3
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f7fe fb53 	bl	80098d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b22c:	2101      	movs	r1, #1
 800b22e:	6838      	ldr	r0, [r7, #0]
 800b230:	f000 fb7a 	bl	800b928 <prvAddCurrentTaskToDelayedList>
}
 800b234:	bf00      	nop
 800b236:	3710      	adds	r7, #16
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}
 800b23c:	20002adc 	.word	0x20002adc

0800b240 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b240:	b580      	push	{r7, lr}
 800b242:	b086      	sub	sp, #24
 800b244:	af00      	add	r7, sp, #0
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	60b9      	str	r1, [r7, #8]
 800b24a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d10a      	bne.n	800b268 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b256:	f383 8811 	msr	BASEPRI, r3
 800b25a:	f3bf 8f6f 	isb	sy
 800b25e:	f3bf 8f4f 	dsb	sy
 800b262:	617b      	str	r3, [r7, #20]
}
 800b264:	bf00      	nop
 800b266:	e7fe      	b.n	800b266 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b268:	4b0a      	ldr	r3, [pc, #40]	; (800b294 <vTaskPlaceOnEventListRestricted+0x54>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	3318      	adds	r3, #24
 800b26e:	4619      	mov	r1, r3
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f7fe fb0a 	bl	800988a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d002      	beq.n	800b282 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b27c:	f04f 33ff 	mov.w	r3, #4294967295
 800b280:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b282:	6879      	ldr	r1, [r7, #4]
 800b284:	68b8      	ldr	r0, [r7, #8]
 800b286:	f000 fb4f 	bl	800b928 <prvAddCurrentTaskToDelayedList>
	}
 800b28a:	bf00      	nop
 800b28c:	3718      	adds	r7, #24
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}
 800b292:	bf00      	nop
 800b294:	20002adc 	.word	0x20002adc

0800b298 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b086      	sub	sp, #24
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	68db      	ldr	r3, [r3, #12]
 800b2a4:	68db      	ldr	r3, [r3, #12]
 800b2a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b2a8:	693b      	ldr	r3, [r7, #16]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d10a      	bne.n	800b2c4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b2:	f383 8811 	msr	BASEPRI, r3
 800b2b6:	f3bf 8f6f 	isb	sy
 800b2ba:	f3bf 8f4f 	dsb	sy
 800b2be:	60fb      	str	r3, [r7, #12]
}
 800b2c0:	bf00      	nop
 800b2c2:	e7fe      	b.n	800b2c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	3318      	adds	r3, #24
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f7fe fb3b 	bl	8009944 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2ce:	4b1e      	ldr	r3, [pc, #120]	; (800b348 <xTaskRemoveFromEventList+0xb0>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d11d      	bne.n	800b312 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	3304      	adds	r3, #4
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7fe fb32 	bl	8009944 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2e4:	4b19      	ldr	r3, [pc, #100]	; (800b34c <xTaskRemoveFromEventList+0xb4>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	429a      	cmp	r2, r3
 800b2ea:	d903      	bls.n	800b2f4 <xTaskRemoveFromEventList+0x5c>
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2f0:	4a16      	ldr	r2, [pc, #88]	; (800b34c <xTaskRemoveFromEventList+0xb4>)
 800b2f2:	6013      	str	r3, [r2, #0]
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2f8:	4613      	mov	r3, r2
 800b2fa:	009b      	lsls	r3, r3, #2
 800b2fc:	4413      	add	r3, r2
 800b2fe:	009b      	lsls	r3, r3, #2
 800b300:	4a13      	ldr	r2, [pc, #76]	; (800b350 <xTaskRemoveFromEventList+0xb8>)
 800b302:	441a      	add	r2, r3
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	3304      	adds	r3, #4
 800b308:	4619      	mov	r1, r3
 800b30a:	4610      	mov	r0, r2
 800b30c:	f7fe fabd 	bl	800988a <vListInsertEnd>
 800b310:	e005      	b.n	800b31e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b312:	693b      	ldr	r3, [r7, #16]
 800b314:	3318      	adds	r3, #24
 800b316:	4619      	mov	r1, r3
 800b318:	480e      	ldr	r0, [pc, #56]	; (800b354 <xTaskRemoveFromEventList+0xbc>)
 800b31a:	f7fe fab6 	bl	800988a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b322:	4b0d      	ldr	r3, [pc, #52]	; (800b358 <xTaskRemoveFromEventList+0xc0>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b328:	429a      	cmp	r2, r3
 800b32a:	d905      	bls.n	800b338 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b32c:	2301      	movs	r3, #1
 800b32e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b330:	4b0a      	ldr	r3, [pc, #40]	; (800b35c <xTaskRemoveFromEventList+0xc4>)
 800b332:	2201      	movs	r2, #1
 800b334:	601a      	str	r2, [r3, #0]
 800b336:	e001      	b.n	800b33c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b338:	2300      	movs	r3, #0
 800b33a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b33c:	697b      	ldr	r3, [r7, #20]
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3718      	adds	r7, #24
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
 800b346:	bf00      	nop
 800b348:	20002fd8 	.word	0x20002fd8
 800b34c:	20002fb8 	.word	0x20002fb8
 800b350:	20002ae0 	.word	0x20002ae0
 800b354:	20002f70 	.word	0x20002f70
 800b358:	20002adc 	.word	0x20002adc
 800b35c:	20002fc4 	.word	0x20002fc4

0800b360 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b360:	b480      	push	{r7}
 800b362:	b083      	sub	sp, #12
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b368:	4b06      	ldr	r3, [pc, #24]	; (800b384 <vTaskInternalSetTimeOutState+0x24>)
 800b36a:	681a      	ldr	r2, [r3, #0]
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b370:	4b05      	ldr	r3, [pc, #20]	; (800b388 <vTaskInternalSetTimeOutState+0x28>)
 800b372:	681a      	ldr	r2, [r3, #0]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	605a      	str	r2, [r3, #4]
}
 800b378:	bf00      	nop
 800b37a:	370c      	adds	r7, #12
 800b37c:	46bd      	mov	sp, r7
 800b37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b382:	4770      	bx	lr
 800b384:	20002fc8 	.word	0x20002fc8
 800b388:	20002fb4 	.word	0x20002fb4

0800b38c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b088      	sub	sp, #32
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
 800b394:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d10a      	bne.n	800b3b2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a0:	f383 8811 	msr	BASEPRI, r3
 800b3a4:	f3bf 8f6f 	isb	sy
 800b3a8:	f3bf 8f4f 	dsb	sy
 800b3ac:	613b      	str	r3, [r7, #16]
}
 800b3ae:	bf00      	nop
 800b3b0:	e7fe      	b.n	800b3b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d10a      	bne.n	800b3ce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b3b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3bc:	f383 8811 	msr	BASEPRI, r3
 800b3c0:	f3bf 8f6f 	isb	sy
 800b3c4:	f3bf 8f4f 	dsb	sy
 800b3c8:	60fb      	str	r3, [r7, #12]
}
 800b3ca:	bf00      	nop
 800b3cc:	e7fe      	b.n	800b3cc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b3ce:	f000 ff79 	bl	800c2c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b3d2:	4b1d      	ldr	r3, [pc, #116]	; (800b448 <xTaskCheckForTimeOut+0xbc>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	69ba      	ldr	r2, [r7, #24]
 800b3de:	1ad3      	subs	r3, r2, r3
 800b3e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ea:	d102      	bne.n	800b3f2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	61fb      	str	r3, [r7, #28]
 800b3f0:	e023      	b.n	800b43a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681a      	ldr	r2, [r3, #0]
 800b3f6:	4b15      	ldr	r3, [pc, #84]	; (800b44c <xTaskCheckForTimeOut+0xc0>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	d007      	beq.n	800b40e <xTaskCheckForTimeOut+0x82>
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	69ba      	ldr	r2, [r7, #24]
 800b404:	429a      	cmp	r2, r3
 800b406:	d302      	bcc.n	800b40e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b408:	2301      	movs	r3, #1
 800b40a:	61fb      	str	r3, [r7, #28]
 800b40c:	e015      	b.n	800b43a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	697a      	ldr	r2, [r7, #20]
 800b414:	429a      	cmp	r2, r3
 800b416:	d20b      	bcs.n	800b430 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	681a      	ldr	r2, [r3, #0]
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	1ad2      	subs	r2, r2, r3
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f7ff ff9b 	bl	800b360 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b42a:	2300      	movs	r3, #0
 800b42c:	61fb      	str	r3, [r7, #28]
 800b42e:	e004      	b.n	800b43a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	2200      	movs	r2, #0
 800b434:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b436:	2301      	movs	r3, #1
 800b438:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b43a:	f000 ff73 	bl	800c324 <vPortExitCritical>

	return xReturn;
 800b43e:	69fb      	ldr	r3, [r7, #28]
}
 800b440:	4618      	mov	r0, r3
 800b442:	3720      	adds	r7, #32
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	20002fb4 	.word	0x20002fb4
 800b44c:	20002fc8 	.word	0x20002fc8

0800b450 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b450:	b480      	push	{r7}
 800b452:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b454:	4b03      	ldr	r3, [pc, #12]	; (800b464 <vTaskMissedYield+0x14>)
 800b456:	2201      	movs	r2, #1
 800b458:	601a      	str	r2, [r3, #0]
}
 800b45a:	bf00      	nop
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr
 800b464:	20002fc4 	.word	0x20002fc4

0800b468 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b082      	sub	sp, #8
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b470:	f000 f852 	bl	800b518 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b474:	4b06      	ldr	r3, [pc, #24]	; (800b490 <prvIdleTask+0x28>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d9f9      	bls.n	800b470 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b47c:	4b05      	ldr	r3, [pc, #20]	; (800b494 <prvIdleTask+0x2c>)
 800b47e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b482:	601a      	str	r2, [r3, #0]
 800b484:	f3bf 8f4f 	dsb	sy
 800b488:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b48c:	e7f0      	b.n	800b470 <prvIdleTask+0x8>
 800b48e:	bf00      	nop
 800b490:	20002ae0 	.word	0x20002ae0
 800b494:	e000ed04 	.word	0xe000ed04

0800b498 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b49e:	2300      	movs	r3, #0
 800b4a0:	607b      	str	r3, [r7, #4]
 800b4a2:	e00c      	b.n	800b4be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b4a4:	687a      	ldr	r2, [r7, #4]
 800b4a6:	4613      	mov	r3, r2
 800b4a8:	009b      	lsls	r3, r3, #2
 800b4aa:	4413      	add	r3, r2
 800b4ac:	009b      	lsls	r3, r3, #2
 800b4ae:	4a12      	ldr	r2, [pc, #72]	; (800b4f8 <prvInitialiseTaskLists+0x60>)
 800b4b0:	4413      	add	r3, r2
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f7fe f9bc 	bl	8009830 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	607b      	str	r3, [r7, #4]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2b37      	cmp	r3, #55	; 0x37
 800b4c2:	d9ef      	bls.n	800b4a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b4c4:	480d      	ldr	r0, [pc, #52]	; (800b4fc <prvInitialiseTaskLists+0x64>)
 800b4c6:	f7fe f9b3 	bl	8009830 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b4ca:	480d      	ldr	r0, [pc, #52]	; (800b500 <prvInitialiseTaskLists+0x68>)
 800b4cc:	f7fe f9b0 	bl	8009830 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b4d0:	480c      	ldr	r0, [pc, #48]	; (800b504 <prvInitialiseTaskLists+0x6c>)
 800b4d2:	f7fe f9ad 	bl	8009830 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b4d6:	480c      	ldr	r0, [pc, #48]	; (800b508 <prvInitialiseTaskLists+0x70>)
 800b4d8:	f7fe f9aa 	bl	8009830 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b4dc:	480b      	ldr	r0, [pc, #44]	; (800b50c <prvInitialiseTaskLists+0x74>)
 800b4de:	f7fe f9a7 	bl	8009830 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b4e2:	4b0b      	ldr	r3, [pc, #44]	; (800b510 <prvInitialiseTaskLists+0x78>)
 800b4e4:	4a05      	ldr	r2, [pc, #20]	; (800b4fc <prvInitialiseTaskLists+0x64>)
 800b4e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b4e8:	4b0a      	ldr	r3, [pc, #40]	; (800b514 <prvInitialiseTaskLists+0x7c>)
 800b4ea:	4a05      	ldr	r2, [pc, #20]	; (800b500 <prvInitialiseTaskLists+0x68>)
 800b4ec:	601a      	str	r2, [r3, #0]
}
 800b4ee:	bf00      	nop
 800b4f0:	3708      	adds	r7, #8
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}
 800b4f6:	bf00      	nop
 800b4f8:	20002ae0 	.word	0x20002ae0
 800b4fc:	20002f40 	.word	0x20002f40
 800b500:	20002f54 	.word	0x20002f54
 800b504:	20002f70 	.word	0x20002f70
 800b508:	20002f84 	.word	0x20002f84
 800b50c:	20002f9c 	.word	0x20002f9c
 800b510:	20002f68 	.word	0x20002f68
 800b514:	20002f6c 	.word	0x20002f6c

0800b518 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b082      	sub	sp, #8
 800b51c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b51e:	e019      	b.n	800b554 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b520:	f000 fed0 	bl	800c2c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b524:	4b10      	ldr	r3, [pc, #64]	; (800b568 <prvCheckTasksWaitingTermination+0x50>)
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	68db      	ldr	r3, [r3, #12]
 800b52a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	3304      	adds	r3, #4
 800b530:	4618      	mov	r0, r3
 800b532:	f7fe fa07 	bl	8009944 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b536:	4b0d      	ldr	r3, [pc, #52]	; (800b56c <prvCheckTasksWaitingTermination+0x54>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	3b01      	subs	r3, #1
 800b53c:	4a0b      	ldr	r2, [pc, #44]	; (800b56c <prvCheckTasksWaitingTermination+0x54>)
 800b53e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b540:	4b0b      	ldr	r3, [pc, #44]	; (800b570 <prvCheckTasksWaitingTermination+0x58>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	3b01      	subs	r3, #1
 800b546:	4a0a      	ldr	r2, [pc, #40]	; (800b570 <prvCheckTasksWaitingTermination+0x58>)
 800b548:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b54a:	f000 feeb 	bl	800c324 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f000 f810 	bl	800b574 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b554:	4b06      	ldr	r3, [pc, #24]	; (800b570 <prvCheckTasksWaitingTermination+0x58>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d1e1      	bne.n	800b520 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b55c:	bf00      	nop
 800b55e:	bf00      	nop
 800b560:	3708      	adds	r7, #8
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	20002f84 	.word	0x20002f84
 800b56c:	20002fb0 	.word	0x20002fb0
 800b570:	20002f98 	.word	0x20002f98

0800b574 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b574:	b580      	push	{r7, lr}
 800b576:	b084      	sub	sp, #16
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b582:	2b00      	cmp	r3, #0
 800b584:	d108      	bne.n	800b598 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b58a:	4618      	mov	r0, r3
 800b58c:	f001 f888 	bl	800c6a0 <vPortFree>
				vPortFree( pxTCB );
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f001 f885 	bl	800c6a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b596:	e018      	b.n	800b5ca <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d103      	bne.n	800b5aa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f001 f87c 	bl	800c6a0 <vPortFree>
	}
 800b5a8:	e00f      	b.n	800b5ca <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800b5b0:	2b02      	cmp	r3, #2
 800b5b2:	d00a      	beq.n	800b5ca <prvDeleteTCB+0x56>
	__asm volatile
 800b5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b8:	f383 8811 	msr	BASEPRI, r3
 800b5bc:	f3bf 8f6f 	isb	sy
 800b5c0:	f3bf 8f4f 	dsb	sy
 800b5c4:	60fb      	str	r3, [r7, #12]
}
 800b5c6:	bf00      	nop
 800b5c8:	e7fe      	b.n	800b5c8 <prvDeleteTCB+0x54>
	}
 800b5ca:	bf00      	nop
 800b5cc:	3710      	adds	r7, #16
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}
	...

0800b5d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b083      	sub	sp, #12
 800b5d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b5da:	4b0c      	ldr	r3, [pc, #48]	; (800b60c <prvResetNextTaskUnblockTime+0x38>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d104      	bne.n	800b5ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b5e4:	4b0a      	ldr	r3, [pc, #40]	; (800b610 <prvResetNextTaskUnblockTime+0x3c>)
 800b5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b5ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b5ec:	e008      	b.n	800b600 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5ee:	4b07      	ldr	r3, [pc, #28]	; (800b60c <prvResetNextTaskUnblockTime+0x38>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	68db      	ldr	r3, [r3, #12]
 800b5f4:	68db      	ldr	r3, [r3, #12]
 800b5f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	4a04      	ldr	r2, [pc, #16]	; (800b610 <prvResetNextTaskUnblockTime+0x3c>)
 800b5fe:	6013      	str	r3, [r2, #0]
}
 800b600:	bf00      	nop
 800b602:	370c      	adds	r7, #12
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr
 800b60c:	20002f68 	.word	0x20002f68
 800b610:	20002fd0 	.word	0x20002fd0

0800b614 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b614:	b480      	push	{r7}
 800b616:	b083      	sub	sp, #12
 800b618:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b61a:	4b0b      	ldr	r3, [pc, #44]	; (800b648 <xTaskGetSchedulerState+0x34>)
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d102      	bne.n	800b628 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b622:	2301      	movs	r3, #1
 800b624:	607b      	str	r3, [r7, #4]
 800b626:	e008      	b.n	800b63a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b628:	4b08      	ldr	r3, [pc, #32]	; (800b64c <xTaskGetSchedulerState+0x38>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d102      	bne.n	800b636 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b630:	2302      	movs	r3, #2
 800b632:	607b      	str	r3, [r7, #4]
 800b634:	e001      	b.n	800b63a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b636:	2300      	movs	r3, #0
 800b638:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b63a:	687b      	ldr	r3, [r7, #4]
	}
 800b63c:	4618      	mov	r0, r3
 800b63e:	370c      	adds	r7, #12
 800b640:	46bd      	mov	sp, r7
 800b642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b646:	4770      	bx	lr
 800b648:	20002fbc 	.word	0x20002fbc
 800b64c:	20002fd8 	.word	0x20002fd8

0800b650 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b650:	b580      	push	{r7, lr}
 800b652:	b084      	sub	sp, #16
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b65c:	2300      	movs	r3, #0
 800b65e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d051      	beq.n	800b70a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b66a:	4b2a      	ldr	r3, [pc, #168]	; (800b714 <xTaskPriorityInherit+0xc4>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b670:	429a      	cmp	r2, r3
 800b672:	d241      	bcs.n	800b6f8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	699b      	ldr	r3, [r3, #24]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	db06      	blt.n	800b68a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b67c:	4b25      	ldr	r3, [pc, #148]	; (800b714 <xTaskPriorityInherit+0xc4>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b682:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b686:	68bb      	ldr	r3, [r7, #8]
 800b688:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b68a:	68bb      	ldr	r3, [r7, #8]
 800b68c:	6959      	ldr	r1, [r3, #20]
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b692:	4613      	mov	r3, r2
 800b694:	009b      	lsls	r3, r3, #2
 800b696:	4413      	add	r3, r2
 800b698:	009b      	lsls	r3, r3, #2
 800b69a:	4a1f      	ldr	r2, [pc, #124]	; (800b718 <xTaskPriorityInherit+0xc8>)
 800b69c:	4413      	add	r3, r2
 800b69e:	4299      	cmp	r1, r3
 800b6a0:	d122      	bne.n	800b6e8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	3304      	adds	r3, #4
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f7fe f94c 	bl	8009944 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b6ac:	4b19      	ldr	r3, [pc, #100]	; (800b714 <xTaskPriorityInherit+0xc4>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6ba:	4b18      	ldr	r3, [pc, #96]	; (800b71c <xTaskPriorityInherit+0xcc>)
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d903      	bls.n	800b6ca <xTaskPriorityInherit+0x7a>
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6c6:	4a15      	ldr	r2, [pc, #84]	; (800b71c <xTaskPriorityInherit+0xcc>)
 800b6c8:	6013      	str	r3, [r2, #0]
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6ce:	4613      	mov	r3, r2
 800b6d0:	009b      	lsls	r3, r3, #2
 800b6d2:	4413      	add	r3, r2
 800b6d4:	009b      	lsls	r3, r3, #2
 800b6d6:	4a10      	ldr	r2, [pc, #64]	; (800b718 <xTaskPriorityInherit+0xc8>)
 800b6d8:	441a      	add	r2, r3
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	3304      	adds	r3, #4
 800b6de:	4619      	mov	r1, r3
 800b6e0:	4610      	mov	r0, r2
 800b6e2:	f7fe f8d2 	bl	800988a <vListInsertEnd>
 800b6e6:	e004      	b.n	800b6f2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b6e8:	4b0a      	ldr	r3, [pc, #40]	; (800b714 <xTaskPriorityInherit+0xc4>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	60fb      	str	r3, [r7, #12]
 800b6f6:	e008      	b.n	800b70a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b6fc:	4b05      	ldr	r3, [pc, #20]	; (800b714 <xTaskPriorityInherit+0xc4>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b702:	429a      	cmp	r2, r3
 800b704:	d201      	bcs.n	800b70a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b706:	2301      	movs	r3, #1
 800b708:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b70a:	68fb      	ldr	r3, [r7, #12]
	}
 800b70c:	4618      	mov	r0, r3
 800b70e:	3710      	adds	r7, #16
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}
 800b714:	20002adc 	.word	0x20002adc
 800b718:	20002ae0 	.word	0x20002ae0
 800b71c:	20002fb8 	.word	0x20002fb8

0800b720 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b720:	b580      	push	{r7, lr}
 800b722:	b086      	sub	sp, #24
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b72c:	2300      	movs	r3, #0
 800b72e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d056      	beq.n	800b7e4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b736:	4b2e      	ldr	r3, [pc, #184]	; (800b7f0 <xTaskPriorityDisinherit+0xd0>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	693a      	ldr	r2, [r7, #16]
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d00a      	beq.n	800b756 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b744:	f383 8811 	msr	BASEPRI, r3
 800b748:	f3bf 8f6f 	isb	sy
 800b74c:	f3bf 8f4f 	dsb	sy
 800b750:	60fb      	str	r3, [r7, #12]
}
 800b752:	bf00      	nop
 800b754:	e7fe      	b.n	800b754 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b756:	693b      	ldr	r3, [r7, #16]
 800b758:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d10a      	bne.n	800b774 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b762:	f383 8811 	msr	BASEPRI, r3
 800b766:	f3bf 8f6f 	isb	sy
 800b76a:	f3bf 8f4f 	dsb	sy
 800b76e:	60bb      	str	r3, [r7, #8]
}
 800b770:	bf00      	nop
 800b772:	e7fe      	b.n	800b772 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b774:	693b      	ldr	r3, [r7, #16]
 800b776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b778:	1e5a      	subs	r2, r3, #1
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b77e:	693b      	ldr	r3, [r7, #16]
 800b780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b786:	429a      	cmp	r2, r3
 800b788:	d02c      	beq.n	800b7e4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d128      	bne.n	800b7e4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	3304      	adds	r3, #4
 800b796:	4618      	mov	r0, r3
 800b798:	f7fe f8d4 	bl	8009944 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7a8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b7b0:	693b      	ldr	r3, [r7, #16]
 800b7b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7b4:	4b0f      	ldr	r3, [pc, #60]	; (800b7f4 <xTaskPriorityDisinherit+0xd4>)
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	429a      	cmp	r2, r3
 800b7ba:	d903      	bls.n	800b7c4 <xTaskPriorityDisinherit+0xa4>
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7c0:	4a0c      	ldr	r2, [pc, #48]	; (800b7f4 <xTaskPriorityDisinherit+0xd4>)
 800b7c2:	6013      	str	r3, [r2, #0]
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7c8:	4613      	mov	r3, r2
 800b7ca:	009b      	lsls	r3, r3, #2
 800b7cc:	4413      	add	r3, r2
 800b7ce:	009b      	lsls	r3, r3, #2
 800b7d0:	4a09      	ldr	r2, [pc, #36]	; (800b7f8 <xTaskPriorityDisinherit+0xd8>)
 800b7d2:	441a      	add	r2, r3
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	3304      	adds	r3, #4
 800b7d8:	4619      	mov	r1, r3
 800b7da:	4610      	mov	r0, r2
 800b7dc:	f7fe f855 	bl	800988a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b7e4:	697b      	ldr	r3, [r7, #20]
	}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3718      	adds	r7, #24
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}
 800b7ee:	bf00      	nop
 800b7f0:	20002adc 	.word	0x20002adc
 800b7f4:	20002fb8 	.word	0x20002fb8
 800b7f8:	20002ae0 	.word	0x20002ae0

0800b7fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b088      	sub	sp, #32
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
 800b804:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b80a:	2301      	movs	r3, #1
 800b80c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d06a      	beq.n	800b8ea <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d10a      	bne.n	800b832 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b81c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b820:	f383 8811 	msr	BASEPRI, r3
 800b824:	f3bf 8f6f 	isb	sy
 800b828:	f3bf 8f4f 	dsb	sy
 800b82c:	60fb      	str	r3, [r7, #12]
}
 800b82e:	bf00      	nop
 800b830:	e7fe      	b.n	800b830 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b836:	683a      	ldr	r2, [r7, #0]
 800b838:	429a      	cmp	r2, r3
 800b83a:	d902      	bls.n	800b842 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	61fb      	str	r3, [r7, #28]
 800b840:	e002      	b.n	800b848 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b842:	69bb      	ldr	r3, [r7, #24]
 800b844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b846:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b84c:	69fa      	ldr	r2, [r7, #28]
 800b84e:	429a      	cmp	r2, r3
 800b850:	d04b      	beq.n	800b8ea <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b852:	69bb      	ldr	r3, [r7, #24]
 800b854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b856:	697a      	ldr	r2, [r7, #20]
 800b858:	429a      	cmp	r2, r3
 800b85a:	d146      	bne.n	800b8ea <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b85c:	4b25      	ldr	r3, [pc, #148]	; (800b8f4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	69ba      	ldr	r2, [r7, #24]
 800b862:	429a      	cmp	r2, r3
 800b864:	d10a      	bne.n	800b87c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b86a:	f383 8811 	msr	BASEPRI, r3
 800b86e:	f3bf 8f6f 	isb	sy
 800b872:	f3bf 8f4f 	dsb	sy
 800b876:	60bb      	str	r3, [r7, #8]
}
 800b878:	bf00      	nop
 800b87a:	e7fe      	b.n	800b87a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b87c:	69bb      	ldr	r3, [r7, #24]
 800b87e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b880:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b882:	69bb      	ldr	r3, [r7, #24]
 800b884:	69fa      	ldr	r2, [r7, #28]
 800b886:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	699b      	ldr	r3, [r3, #24]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	db04      	blt.n	800b89a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b890:	69fb      	ldr	r3, [r7, #28]
 800b892:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b896:	69bb      	ldr	r3, [r7, #24]
 800b898:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b89a:	69bb      	ldr	r3, [r7, #24]
 800b89c:	6959      	ldr	r1, [r3, #20]
 800b89e:	693a      	ldr	r2, [r7, #16]
 800b8a0:	4613      	mov	r3, r2
 800b8a2:	009b      	lsls	r3, r3, #2
 800b8a4:	4413      	add	r3, r2
 800b8a6:	009b      	lsls	r3, r3, #2
 800b8a8:	4a13      	ldr	r2, [pc, #76]	; (800b8f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b8aa:	4413      	add	r3, r2
 800b8ac:	4299      	cmp	r1, r3
 800b8ae:	d11c      	bne.n	800b8ea <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8b0:	69bb      	ldr	r3, [r7, #24]
 800b8b2:	3304      	adds	r3, #4
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f7fe f845 	bl	8009944 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b8ba:	69bb      	ldr	r3, [r7, #24]
 800b8bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8be:	4b0f      	ldr	r3, [pc, #60]	; (800b8fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	d903      	bls.n	800b8ce <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800b8c6:	69bb      	ldr	r3, [r7, #24]
 800b8c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8ca:	4a0c      	ldr	r2, [pc, #48]	; (800b8fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b8cc:	6013      	str	r3, [r2, #0]
 800b8ce:	69bb      	ldr	r3, [r7, #24]
 800b8d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8d2:	4613      	mov	r3, r2
 800b8d4:	009b      	lsls	r3, r3, #2
 800b8d6:	4413      	add	r3, r2
 800b8d8:	009b      	lsls	r3, r3, #2
 800b8da:	4a07      	ldr	r2, [pc, #28]	; (800b8f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b8dc:	441a      	add	r2, r3
 800b8de:	69bb      	ldr	r3, [r7, #24]
 800b8e0:	3304      	adds	r3, #4
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	4610      	mov	r0, r2
 800b8e6:	f7fd ffd0 	bl	800988a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b8ea:	bf00      	nop
 800b8ec:	3720      	adds	r7, #32
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}
 800b8f2:	bf00      	nop
 800b8f4:	20002adc 	.word	0x20002adc
 800b8f8:	20002ae0 	.word	0x20002ae0
 800b8fc:	20002fb8 	.word	0x20002fb8

0800b900 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b900:	b480      	push	{r7}
 800b902:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b904:	4b07      	ldr	r3, [pc, #28]	; (800b924 <pvTaskIncrementMutexHeldCount+0x24>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d004      	beq.n	800b916 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b90c:	4b05      	ldr	r3, [pc, #20]	; (800b924 <pvTaskIncrementMutexHeldCount+0x24>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b912:	3201      	adds	r2, #1
 800b914:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800b916:	4b03      	ldr	r3, [pc, #12]	; (800b924 <pvTaskIncrementMutexHeldCount+0x24>)
 800b918:	681b      	ldr	r3, [r3, #0]
	}
 800b91a:	4618      	mov	r0, r3
 800b91c:	46bd      	mov	sp, r7
 800b91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b922:	4770      	bx	lr
 800b924:	20002adc 	.word	0x20002adc

0800b928 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b084      	sub	sp, #16
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
 800b930:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b932:	4b21      	ldr	r3, [pc, #132]	; (800b9b8 <prvAddCurrentTaskToDelayedList+0x90>)
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b938:	4b20      	ldr	r3, [pc, #128]	; (800b9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	3304      	adds	r3, #4
 800b93e:	4618      	mov	r0, r3
 800b940:	f7fe f800 	bl	8009944 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b94a:	d10a      	bne.n	800b962 <prvAddCurrentTaskToDelayedList+0x3a>
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d007      	beq.n	800b962 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b952:	4b1a      	ldr	r3, [pc, #104]	; (800b9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	3304      	adds	r3, #4
 800b958:	4619      	mov	r1, r3
 800b95a:	4819      	ldr	r0, [pc, #100]	; (800b9c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800b95c:	f7fd ff95 	bl	800988a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b960:	e026      	b.n	800b9b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b962:	68fa      	ldr	r2, [r7, #12]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	4413      	add	r3, r2
 800b968:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b96a:	4b14      	ldr	r3, [pc, #80]	; (800b9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	68ba      	ldr	r2, [r7, #8]
 800b970:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b972:	68ba      	ldr	r2, [r7, #8]
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	429a      	cmp	r2, r3
 800b978:	d209      	bcs.n	800b98e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b97a:	4b12      	ldr	r3, [pc, #72]	; (800b9c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b97c:	681a      	ldr	r2, [r3, #0]
 800b97e:	4b0f      	ldr	r3, [pc, #60]	; (800b9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	3304      	adds	r3, #4
 800b984:	4619      	mov	r1, r3
 800b986:	4610      	mov	r0, r2
 800b988:	f7fd ffa3 	bl	80098d2 <vListInsert>
}
 800b98c:	e010      	b.n	800b9b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b98e:	4b0e      	ldr	r3, [pc, #56]	; (800b9c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b990:	681a      	ldr	r2, [r3, #0]
 800b992:	4b0a      	ldr	r3, [pc, #40]	; (800b9bc <prvAddCurrentTaskToDelayedList+0x94>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	3304      	adds	r3, #4
 800b998:	4619      	mov	r1, r3
 800b99a:	4610      	mov	r0, r2
 800b99c:	f7fd ff99 	bl	80098d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b9a0:	4b0a      	ldr	r3, [pc, #40]	; (800b9cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	68ba      	ldr	r2, [r7, #8]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d202      	bcs.n	800b9b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b9aa:	4a08      	ldr	r2, [pc, #32]	; (800b9cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	6013      	str	r3, [r2, #0]
}
 800b9b0:	bf00      	nop
 800b9b2:	3710      	adds	r7, #16
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}
 800b9b8:	20002fb4 	.word	0x20002fb4
 800b9bc:	20002adc 	.word	0x20002adc
 800b9c0:	20002f9c 	.word	0x20002f9c
 800b9c4:	20002f6c 	.word	0x20002f6c
 800b9c8:	20002f68 	.word	0x20002f68
 800b9cc:	20002fd0 	.word	0x20002fd0

0800b9d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b08a      	sub	sp, #40	; 0x28
 800b9d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b9da:	f000 fb07 	bl	800bfec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b9de:	4b1c      	ldr	r3, [pc, #112]	; (800ba50 <xTimerCreateTimerTask+0x80>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d021      	beq.n	800ba2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b9ee:	1d3a      	adds	r2, r7, #4
 800b9f0:	f107 0108 	add.w	r1, r7, #8
 800b9f4:	f107 030c 	add.w	r3, r7, #12
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f7fd feff 	bl	80097fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b9fe:	6879      	ldr	r1, [r7, #4]
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	68fa      	ldr	r2, [r7, #12]
 800ba04:	9202      	str	r2, [sp, #8]
 800ba06:	9301      	str	r3, [sp, #4]
 800ba08:	2302      	movs	r3, #2
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	460a      	mov	r2, r1
 800ba10:	4910      	ldr	r1, [pc, #64]	; (800ba54 <xTimerCreateTimerTask+0x84>)
 800ba12:	4811      	ldr	r0, [pc, #68]	; (800ba58 <xTimerCreateTimerTask+0x88>)
 800ba14:	f7fe ffce 	bl	800a9b4 <xTaskCreateStatic>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	4a10      	ldr	r2, [pc, #64]	; (800ba5c <xTimerCreateTimerTask+0x8c>)
 800ba1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ba1e:	4b0f      	ldr	r3, [pc, #60]	; (800ba5c <xTimerCreateTimerTask+0x8c>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d001      	beq.n	800ba2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ba26:	2301      	movs	r3, #1
 800ba28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d10a      	bne.n	800ba46 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ba30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba34:	f383 8811 	msr	BASEPRI, r3
 800ba38:	f3bf 8f6f 	isb	sy
 800ba3c:	f3bf 8f4f 	dsb	sy
 800ba40:	613b      	str	r3, [r7, #16]
}
 800ba42:	bf00      	nop
 800ba44:	e7fe      	b.n	800ba44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ba46:	697b      	ldr	r3, [r7, #20]
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3718      	adds	r7, #24
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	2000300c 	.word	0x2000300c
 800ba54:	0800e1c4 	.word	0x0800e1c4
 800ba58:	0800bb95 	.word	0x0800bb95
 800ba5c:	20003010 	.word	0x20003010

0800ba60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b08a      	sub	sp, #40	; 0x28
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	60f8      	str	r0, [r7, #12]
 800ba68:	60b9      	str	r1, [r7, #8]
 800ba6a:	607a      	str	r2, [r7, #4]
 800ba6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ba6e:	2300      	movs	r3, #0
 800ba70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d10a      	bne.n	800ba8e <xTimerGenericCommand+0x2e>
	__asm volatile
 800ba78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba7c:	f383 8811 	msr	BASEPRI, r3
 800ba80:	f3bf 8f6f 	isb	sy
 800ba84:	f3bf 8f4f 	dsb	sy
 800ba88:	623b      	str	r3, [r7, #32]
}
 800ba8a:	bf00      	nop
 800ba8c:	e7fe      	b.n	800ba8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ba8e:	4b1a      	ldr	r3, [pc, #104]	; (800baf8 <xTimerGenericCommand+0x98>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d02a      	beq.n	800baec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ba96:	68bb      	ldr	r3, [r7, #8]
 800ba98:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	2b05      	cmp	r3, #5
 800baa6:	dc18      	bgt.n	800bada <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800baa8:	f7ff fdb4 	bl	800b614 <xTaskGetSchedulerState>
 800baac:	4603      	mov	r3, r0
 800baae:	2b02      	cmp	r3, #2
 800bab0:	d109      	bne.n	800bac6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bab2:	4b11      	ldr	r3, [pc, #68]	; (800baf8 <xTimerGenericCommand+0x98>)
 800bab4:	6818      	ldr	r0, [r3, #0]
 800bab6:	f107 0110 	add.w	r1, r7, #16
 800baba:	2300      	movs	r3, #0
 800babc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800babe:	f7fe f913 	bl	8009ce8 <xQueueGenericSend>
 800bac2:	6278      	str	r0, [r7, #36]	; 0x24
 800bac4:	e012      	b.n	800baec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bac6:	4b0c      	ldr	r3, [pc, #48]	; (800baf8 <xTimerGenericCommand+0x98>)
 800bac8:	6818      	ldr	r0, [r3, #0]
 800baca:	f107 0110 	add.w	r1, r7, #16
 800bace:	2300      	movs	r3, #0
 800bad0:	2200      	movs	r2, #0
 800bad2:	f7fe f909 	bl	8009ce8 <xQueueGenericSend>
 800bad6:	6278      	str	r0, [r7, #36]	; 0x24
 800bad8:	e008      	b.n	800baec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bada:	4b07      	ldr	r3, [pc, #28]	; (800baf8 <xTimerGenericCommand+0x98>)
 800badc:	6818      	ldr	r0, [r3, #0]
 800bade:	f107 0110 	add.w	r1, r7, #16
 800bae2:	2300      	movs	r3, #0
 800bae4:	683a      	ldr	r2, [r7, #0]
 800bae6:	f7fe f9fd 	bl	8009ee4 <xQueueGenericSendFromISR>
 800baea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800baec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3728      	adds	r7, #40	; 0x28
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}
 800baf6:	bf00      	nop
 800baf8:	2000300c 	.word	0x2000300c

0800bafc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b088      	sub	sp, #32
 800bb00:	af02      	add	r7, sp, #8
 800bb02:	6078      	str	r0, [r7, #4]
 800bb04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb06:	4b22      	ldr	r3, [pc, #136]	; (800bb90 <prvProcessExpiredTimer+0x94>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	68db      	ldr	r3, [r3, #12]
 800bb0c:	68db      	ldr	r3, [r3, #12]
 800bb0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb10:	697b      	ldr	r3, [r7, #20]
 800bb12:	3304      	adds	r3, #4
 800bb14:	4618      	mov	r0, r3
 800bb16:	f7fd ff15 	bl	8009944 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb20:	f003 0304 	and.w	r3, r3, #4
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d022      	beq.n	800bb6e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	699a      	ldr	r2, [r3, #24]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	18d1      	adds	r1, r2, r3
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	683a      	ldr	r2, [r7, #0]
 800bb34:	6978      	ldr	r0, [r7, #20]
 800bb36:	f000 f8d1 	bl	800bcdc <prvInsertTimerInActiveList>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d01f      	beq.n	800bb80 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bb40:	2300      	movs	r3, #0
 800bb42:	9300      	str	r3, [sp, #0]
 800bb44:	2300      	movs	r3, #0
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	2100      	movs	r1, #0
 800bb4a:	6978      	ldr	r0, [r7, #20]
 800bb4c:	f7ff ff88 	bl	800ba60 <xTimerGenericCommand>
 800bb50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d113      	bne.n	800bb80 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800bb58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb5c:	f383 8811 	msr	BASEPRI, r3
 800bb60:	f3bf 8f6f 	isb	sy
 800bb64:	f3bf 8f4f 	dsb	sy
 800bb68:	60fb      	str	r3, [r7, #12]
}
 800bb6a:	bf00      	nop
 800bb6c:	e7fe      	b.n	800bb6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bb6e:	697b      	ldr	r3, [r7, #20]
 800bb70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb74:	f023 0301 	bic.w	r3, r3, #1
 800bb78:	b2da      	uxtb	r2, r3
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bb80:	697b      	ldr	r3, [r7, #20]
 800bb82:	6a1b      	ldr	r3, [r3, #32]
 800bb84:	6978      	ldr	r0, [r7, #20]
 800bb86:	4798      	blx	r3
}
 800bb88:	bf00      	nop
 800bb8a:	3718      	adds	r7, #24
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}
 800bb90:	20003004 	.word	0x20003004

0800bb94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b084      	sub	sp, #16
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bb9c:	f107 0308 	add.w	r3, r7, #8
 800bba0:	4618      	mov	r0, r3
 800bba2:	f000 f857 	bl	800bc54 <prvGetNextExpireTime>
 800bba6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	4619      	mov	r1, r3
 800bbac:	68f8      	ldr	r0, [r7, #12]
 800bbae:	f000 f803 	bl	800bbb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bbb2:	f000 f8d5 	bl	800bd60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bbb6:	e7f1      	b.n	800bb9c <prvTimerTask+0x8>

0800bbb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bbc2:	f7ff f933 	bl	800ae2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bbc6:	f107 0308 	add.w	r3, r7, #8
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f000 f866 	bl	800bc9c <prvSampleTimeNow>
 800bbd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d130      	bne.n	800bc3a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bbd8:	683b      	ldr	r3, [r7, #0]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d10a      	bne.n	800bbf4 <prvProcessTimerOrBlockTask+0x3c>
 800bbde:	687a      	ldr	r2, [r7, #4]
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	d806      	bhi.n	800bbf4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bbe6:	f7ff f92f 	bl	800ae48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bbea:	68f9      	ldr	r1, [r7, #12]
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f7ff ff85 	bl	800bafc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bbf2:	e024      	b.n	800bc3e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d008      	beq.n	800bc0c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bbfa:	4b13      	ldr	r3, [pc, #76]	; (800bc48 <prvProcessTimerOrBlockTask+0x90>)
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d101      	bne.n	800bc08 <prvProcessTimerOrBlockTask+0x50>
 800bc04:	2301      	movs	r3, #1
 800bc06:	e000      	b.n	800bc0a <prvProcessTimerOrBlockTask+0x52>
 800bc08:	2300      	movs	r3, #0
 800bc0a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bc0c:	4b0f      	ldr	r3, [pc, #60]	; (800bc4c <prvProcessTimerOrBlockTask+0x94>)
 800bc0e:	6818      	ldr	r0, [r3, #0]
 800bc10:	687a      	ldr	r2, [r7, #4]
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	1ad3      	subs	r3, r2, r3
 800bc16:	683a      	ldr	r2, [r7, #0]
 800bc18:	4619      	mov	r1, r3
 800bc1a:	f7fe fe97 	bl	800a94c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bc1e:	f7ff f913 	bl	800ae48 <xTaskResumeAll>
 800bc22:	4603      	mov	r3, r0
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d10a      	bne.n	800bc3e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bc28:	4b09      	ldr	r3, [pc, #36]	; (800bc50 <prvProcessTimerOrBlockTask+0x98>)
 800bc2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc2e:	601a      	str	r2, [r3, #0]
 800bc30:	f3bf 8f4f 	dsb	sy
 800bc34:	f3bf 8f6f 	isb	sy
}
 800bc38:	e001      	b.n	800bc3e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bc3a:	f7ff f905 	bl	800ae48 <xTaskResumeAll>
}
 800bc3e:	bf00      	nop
 800bc40:	3710      	adds	r7, #16
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
 800bc46:	bf00      	nop
 800bc48:	20003008 	.word	0x20003008
 800bc4c:	2000300c 	.word	0x2000300c
 800bc50:	e000ed04 	.word	0xe000ed04

0800bc54 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bc54:	b480      	push	{r7}
 800bc56:	b085      	sub	sp, #20
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bc5c:	4b0e      	ldr	r3, [pc, #56]	; (800bc98 <prvGetNextExpireTime+0x44>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d101      	bne.n	800bc6a <prvGetNextExpireTime+0x16>
 800bc66:	2201      	movs	r2, #1
 800bc68:	e000      	b.n	800bc6c <prvGetNextExpireTime+0x18>
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d105      	bne.n	800bc84 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bc78:	4b07      	ldr	r3, [pc, #28]	; (800bc98 <prvGetNextExpireTime+0x44>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	68db      	ldr	r3, [r3, #12]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	60fb      	str	r3, [r7, #12]
 800bc82:	e001      	b.n	800bc88 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bc84:	2300      	movs	r3, #0
 800bc86:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bc88:	68fb      	ldr	r3, [r7, #12]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3714      	adds	r7, #20
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc94:	4770      	bx	lr
 800bc96:	bf00      	nop
 800bc98:	20003004 	.word	0x20003004

0800bc9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b084      	sub	sp, #16
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bca4:	f7ff f96e 	bl	800af84 <xTaskGetTickCount>
 800bca8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bcaa:	4b0b      	ldr	r3, [pc, #44]	; (800bcd8 <prvSampleTimeNow+0x3c>)
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	68fa      	ldr	r2, [r7, #12]
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d205      	bcs.n	800bcc0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bcb4:	f000 f936 	bl	800bf24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2201      	movs	r2, #1
 800bcbc:	601a      	str	r2, [r3, #0]
 800bcbe:	e002      	b.n	800bcc6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bcc6:	4a04      	ldr	r2, [pc, #16]	; (800bcd8 <prvSampleTimeNow+0x3c>)
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bccc:	68fb      	ldr	r3, [r7, #12]
}
 800bcce:	4618      	mov	r0, r3
 800bcd0:	3710      	adds	r7, #16
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}
 800bcd6:	bf00      	nop
 800bcd8:	20003014 	.word	0x20003014

0800bcdc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b086      	sub	sp, #24
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	60f8      	str	r0, [r7, #12]
 800bce4:	60b9      	str	r1, [r7, #8]
 800bce6:	607a      	str	r2, [r7, #4]
 800bce8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bcea:	2300      	movs	r3, #0
 800bcec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	68ba      	ldr	r2, [r7, #8]
 800bcf2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	68fa      	ldr	r2, [r7, #12]
 800bcf8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bcfa:	68ba      	ldr	r2, [r7, #8]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d812      	bhi.n	800bd28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd02:	687a      	ldr	r2, [r7, #4]
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	1ad2      	subs	r2, r2, r3
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	699b      	ldr	r3, [r3, #24]
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	d302      	bcc.n	800bd16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bd10:	2301      	movs	r3, #1
 800bd12:	617b      	str	r3, [r7, #20]
 800bd14:	e01b      	b.n	800bd4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bd16:	4b10      	ldr	r3, [pc, #64]	; (800bd58 <prvInsertTimerInActiveList+0x7c>)
 800bd18:	681a      	ldr	r2, [r3, #0]
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	3304      	adds	r3, #4
 800bd1e:	4619      	mov	r1, r3
 800bd20:	4610      	mov	r0, r2
 800bd22:	f7fd fdd6 	bl	80098d2 <vListInsert>
 800bd26:	e012      	b.n	800bd4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bd28:	687a      	ldr	r2, [r7, #4]
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d206      	bcs.n	800bd3e <prvInsertTimerInActiveList+0x62>
 800bd30:	68ba      	ldr	r2, [r7, #8]
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	429a      	cmp	r2, r3
 800bd36:	d302      	bcc.n	800bd3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	617b      	str	r3, [r7, #20]
 800bd3c:	e007      	b.n	800bd4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bd3e:	4b07      	ldr	r3, [pc, #28]	; (800bd5c <prvInsertTimerInActiveList+0x80>)
 800bd40:	681a      	ldr	r2, [r3, #0]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	3304      	adds	r3, #4
 800bd46:	4619      	mov	r1, r3
 800bd48:	4610      	mov	r0, r2
 800bd4a:	f7fd fdc2 	bl	80098d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bd4e:	697b      	ldr	r3, [r7, #20]
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3718      	adds	r7, #24
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}
 800bd58:	20003008 	.word	0x20003008
 800bd5c:	20003004 	.word	0x20003004

0800bd60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b08e      	sub	sp, #56	; 0x38
 800bd64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd66:	e0ca      	b.n	800befe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	da18      	bge.n	800bda0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bd6e:	1d3b      	adds	r3, r7, #4
 800bd70:	3304      	adds	r3, #4
 800bd72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bd74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d10a      	bne.n	800bd90 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bd7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd7e:	f383 8811 	msr	BASEPRI, r3
 800bd82:	f3bf 8f6f 	isb	sy
 800bd86:	f3bf 8f4f 	dsb	sy
 800bd8a:	61fb      	str	r3, [r7, #28]
}
 800bd8c:	bf00      	nop
 800bd8e:	e7fe      	b.n	800bd8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bd90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bd96:	6850      	ldr	r0, [r2, #4]
 800bd98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bd9a:	6892      	ldr	r2, [r2, #8]
 800bd9c:	4611      	mov	r1, r2
 800bd9e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	f2c0 80ab 	blt.w	800befe <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bdac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdae:	695b      	ldr	r3, [r3, #20]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d004      	beq.n	800bdbe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bdb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb6:	3304      	adds	r3, #4
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f7fd fdc3 	bl	8009944 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bdbe:	463b      	mov	r3, r7
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f7ff ff6b 	bl	800bc9c <prvSampleTimeNow>
 800bdc6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2b09      	cmp	r3, #9
 800bdcc:	f200 8096 	bhi.w	800befc <prvProcessReceivedCommands+0x19c>
 800bdd0:	a201      	add	r2, pc, #4	; (adr r2, 800bdd8 <prvProcessReceivedCommands+0x78>)
 800bdd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdd6:	bf00      	nop
 800bdd8:	0800be01 	.word	0x0800be01
 800bddc:	0800be01 	.word	0x0800be01
 800bde0:	0800be01 	.word	0x0800be01
 800bde4:	0800be75 	.word	0x0800be75
 800bde8:	0800be89 	.word	0x0800be89
 800bdec:	0800bed3 	.word	0x0800bed3
 800bdf0:	0800be01 	.word	0x0800be01
 800bdf4:	0800be01 	.word	0x0800be01
 800bdf8:	0800be75 	.word	0x0800be75
 800bdfc:	0800be89 	.word	0x0800be89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be06:	f043 0301 	orr.w	r3, r3, #1
 800be0a:	b2da      	uxtb	r2, r3
 800be0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800be12:	68ba      	ldr	r2, [r7, #8]
 800be14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be16:	699b      	ldr	r3, [r3, #24]
 800be18:	18d1      	adds	r1, r2, r3
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be20:	f7ff ff5c 	bl	800bcdc <prvInsertTimerInActiveList>
 800be24:	4603      	mov	r3, r0
 800be26:	2b00      	cmp	r3, #0
 800be28:	d069      	beq.n	800befe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be2c:	6a1b      	ldr	r3, [r3, #32]
 800be2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be38:	f003 0304 	and.w	r3, r3, #4
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d05e      	beq.n	800befe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800be40:	68ba      	ldr	r2, [r7, #8]
 800be42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be44:	699b      	ldr	r3, [r3, #24]
 800be46:	441a      	add	r2, r3
 800be48:	2300      	movs	r3, #0
 800be4a:	9300      	str	r3, [sp, #0]
 800be4c:	2300      	movs	r3, #0
 800be4e:	2100      	movs	r1, #0
 800be50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be52:	f7ff fe05 	bl	800ba60 <xTimerGenericCommand>
 800be56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800be58:	6a3b      	ldr	r3, [r7, #32]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d14f      	bne.n	800befe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800be5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be62:	f383 8811 	msr	BASEPRI, r3
 800be66:	f3bf 8f6f 	isb	sy
 800be6a:	f3bf 8f4f 	dsb	sy
 800be6e:	61bb      	str	r3, [r7, #24]
}
 800be70:	bf00      	nop
 800be72:	e7fe      	b.n	800be72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be7a:	f023 0301 	bic.w	r3, r3, #1
 800be7e:	b2da      	uxtb	r2, r3
 800be80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800be86:	e03a      	b.n	800befe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be8e:	f043 0301 	orr.w	r3, r3, #1
 800be92:	b2da      	uxtb	r2, r3
 800be94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800be9a:	68ba      	ldr	r2, [r7, #8]
 800be9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bea2:	699b      	ldr	r3, [r3, #24]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d10a      	bne.n	800bebe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beac:	f383 8811 	msr	BASEPRI, r3
 800beb0:	f3bf 8f6f 	isb	sy
 800beb4:	f3bf 8f4f 	dsb	sy
 800beb8:	617b      	str	r3, [r7, #20]
}
 800beba:	bf00      	nop
 800bebc:	e7fe      	b.n	800bebc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec0:	699a      	ldr	r2, [r3, #24]
 800bec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bec4:	18d1      	adds	r1, r2, r3
 800bec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bec8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800beca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800becc:	f7ff ff06 	bl	800bcdc <prvInsertTimerInActiveList>
					break;
 800bed0:	e015      	b.n	800befe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bed4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bed8:	f003 0302 	and.w	r3, r3, #2
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d103      	bne.n	800bee8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bee0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bee2:	f000 fbdd 	bl	800c6a0 <vPortFree>
 800bee6:	e00a      	b.n	800befe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800beee:	f023 0301 	bic.w	r3, r3, #1
 800bef2:	b2da      	uxtb	r2, r3
 800bef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bef6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800befa:	e000      	b.n	800befe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800befc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800befe:	4b08      	ldr	r3, [pc, #32]	; (800bf20 <prvProcessReceivedCommands+0x1c0>)
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	1d39      	adds	r1, r7, #4
 800bf04:	2200      	movs	r2, #0
 800bf06:	4618      	mov	r0, r3
 800bf08:	f7fe f914 	bl	800a134 <xQueueReceive>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	f47f af2a 	bne.w	800bd68 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bf14:	bf00      	nop
 800bf16:	bf00      	nop
 800bf18:	3730      	adds	r7, #48	; 0x30
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	2000300c 	.word	0x2000300c

0800bf24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b088      	sub	sp, #32
 800bf28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf2a:	e048      	b.n	800bfbe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf2c:	4b2d      	ldr	r3, [pc, #180]	; (800bfe4 <prvSwitchTimerLists+0xc0>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	68db      	ldr	r3, [r3, #12]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf36:	4b2b      	ldr	r3, [pc, #172]	; (800bfe4 <prvSwitchTimerLists+0xc0>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	68db      	ldr	r3, [r3, #12]
 800bf3c:	68db      	ldr	r3, [r3, #12]
 800bf3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	3304      	adds	r3, #4
 800bf44:	4618      	mov	r0, r3
 800bf46:	f7fd fcfd 	bl	8009944 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	6a1b      	ldr	r3, [r3, #32]
 800bf4e:	68f8      	ldr	r0, [r7, #12]
 800bf50:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf58:	f003 0304 	and.w	r3, r3, #4
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d02e      	beq.n	800bfbe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	699b      	ldr	r3, [r3, #24]
 800bf64:	693a      	ldr	r2, [r7, #16]
 800bf66:	4413      	add	r3, r2
 800bf68:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bf6a:	68ba      	ldr	r2, [r7, #8]
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	429a      	cmp	r2, r3
 800bf70:	d90e      	bls.n	800bf90 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	68ba      	ldr	r2, [r7, #8]
 800bf76:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	68fa      	ldr	r2, [r7, #12]
 800bf7c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bf7e:	4b19      	ldr	r3, [pc, #100]	; (800bfe4 <prvSwitchTimerLists+0xc0>)
 800bf80:	681a      	ldr	r2, [r3, #0]
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	3304      	adds	r3, #4
 800bf86:	4619      	mov	r1, r3
 800bf88:	4610      	mov	r0, r2
 800bf8a:	f7fd fca2 	bl	80098d2 <vListInsert>
 800bf8e:	e016      	b.n	800bfbe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bf90:	2300      	movs	r3, #0
 800bf92:	9300      	str	r3, [sp, #0]
 800bf94:	2300      	movs	r3, #0
 800bf96:	693a      	ldr	r2, [r7, #16]
 800bf98:	2100      	movs	r1, #0
 800bf9a:	68f8      	ldr	r0, [r7, #12]
 800bf9c:	f7ff fd60 	bl	800ba60 <xTimerGenericCommand>
 800bfa0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d10a      	bne.n	800bfbe <prvSwitchTimerLists+0x9a>
	__asm volatile
 800bfa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfac:	f383 8811 	msr	BASEPRI, r3
 800bfb0:	f3bf 8f6f 	isb	sy
 800bfb4:	f3bf 8f4f 	dsb	sy
 800bfb8:	603b      	str	r3, [r7, #0]
}
 800bfba:	bf00      	nop
 800bfbc:	e7fe      	b.n	800bfbc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bfbe:	4b09      	ldr	r3, [pc, #36]	; (800bfe4 <prvSwitchTimerLists+0xc0>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d1b1      	bne.n	800bf2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bfc8:	4b06      	ldr	r3, [pc, #24]	; (800bfe4 <prvSwitchTimerLists+0xc0>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bfce:	4b06      	ldr	r3, [pc, #24]	; (800bfe8 <prvSwitchTimerLists+0xc4>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	4a04      	ldr	r2, [pc, #16]	; (800bfe4 <prvSwitchTimerLists+0xc0>)
 800bfd4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bfd6:	4a04      	ldr	r2, [pc, #16]	; (800bfe8 <prvSwitchTimerLists+0xc4>)
 800bfd8:	697b      	ldr	r3, [r7, #20]
 800bfda:	6013      	str	r3, [r2, #0]
}
 800bfdc:	bf00      	nop
 800bfde:	3718      	adds	r7, #24
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}
 800bfe4:	20003004 	.word	0x20003004
 800bfe8:	20003008 	.word	0x20003008

0800bfec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b082      	sub	sp, #8
 800bff0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bff2:	f000 f967 	bl	800c2c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bff6:	4b15      	ldr	r3, [pc, #84]	; (800c04c <prvCheckForValidListAndQueue+0x60>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d120      	bne.n	800c040 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bffe:	4814      	ldr	r0, [pc, #80]	; (800c050 <prvCheckForValidListAndQueue+0x64>)
 800c000:	f7fd fc16 	bl	8009830 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c004:	4813      	ldr	r0, [pc, #76]	; (800c054 <prvCheckForValidListAndQueue+0x68>)
 800c006:	f7fd fc13 	bl	8009830 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c00a:	4b13      	ldr	r3, [pc, #76]	; (800c058 <prvCheckForValidListAndQueue+0x6c>)
 800c00c:	4a10      	ldr	r2, [pc, #64]	; (800c050 <prvCheckForValidListAndQueue+0x64>)
 800c00e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c010:	4b12      	ldr	r3, [pc, #72]	; (800c05c <prvCheckForValidListAndQueue+0x70>)
 800c012:	4a10      	ldr	r2, [pc, #64]	; (800c054 <prvCheckForValidListAndQueue+0x68>)
 800c014:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c016:	2300      	movs	r3, #0
 800c018:	9300      	str	r3, [sp, #0]
 800c01a:	4b11      	ldr	r3, [pc, #68]	; (800c060 <prvCheckForValidListAndQueue+0x74>)
 800c01c:	4a11      	ldr	r2, [pc, #68]	; (800c064 <prvCheckForValidListAndQueue+0x78>)
 800c01e:	2110      	movs	r1, #16
 800c020:	200a      	movs	r0, #10
 800c022:	f7fd fd21 	bl	8009a68 <xQueueGenericCreateStatic>
 800c026:	4603      	mov	r3, r0
 800c028:	4a08      	ldr	r2, [pc, #32]	; (800c04c <prvCheckForValidListAndQueue+0x60>)
 800c02a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c02c:	4b07      	ldr	r3, [pc, #28]	; (800c04c <prvCheckForValidListAndQueue+0x60>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d005      	beq.n	800c040 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c034:	4b05      	ldr	r3, [pc, #20]	; (800c04c <prvCheckForValidListAndQueue+0x60>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	490b      	ldr	r1, [pc, #44]	; (800c068 <prvCheckForValidListAndQueue+0x7c>)
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fe fc32 	bl	800a8a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c040:	f000 f970 	bl	800c324 <vPortExitCritical>
}
 800c044:	bf00      	nop
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}
 800c04a:	bf00      	nop
 800c04c:	2000300c 	.word	0x2000300c
 800c050:	20002fdc 	.word	0x20002fdc
 800c054:	20002ff0 	.word	0x20002ff0
 800c058:	20003004 	.word	0x20003004
 800c05c:	20003008 	.word	0x20003008
 800c060:	200030b8 	.word	0x200030b8
 800c064:	20003018 	.word	0x20003018
 800c068:	0800e1cc 	.word	0x0800e1cc

0800c06c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c06c:	b480      	push	{r7}
 800c06e:	b085      	sub	sp, #20
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	60b9      	str	r1, [r7, #8]
 800c076:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	3b04      	subs	r3, #4
 800c07c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c084:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	3b04      	subs	r3, #4
 800c08a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	f023 0201 	bic.w	r2, r3, #1
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	3b04      	subs	r3, #4
 800c09a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c09c:	4a0c      	ldr	r2, [pc, #48]	; (800c0d0 <pxPortInitialiseStack+0x64>)
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	3b14      	subs	r3, #20
 800c0a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c0a8:	687a      	ldr	r2, [r7, #4]
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	3b04      	subs	r3, #4
 800c0b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	f06f 0202 	mvn.w	r2, #2
 800c0ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	3b20      	subs	r3, #32
 800c0c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	3714      	adds	r7, #20
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ce:	4770      	bx	lr
 800c0d0:	0800c0d5 	.word	0x0800c0d5

0800c0d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b085      	sub	sp, #20
 800c0d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c0de:	4b12      	ldr	r3, [pc, #72]	; (800c128 <prvTaskExitError+0x54>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0e6:	d00a      	beq.n	800c0fe <prvTaskExitError+0x2a>
	__asm volatile
 800c0e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ec:	f383 8811 	msr	BASEPRI, r3
 800c0f0:	f3bf 8f6f 	isb	sy
 800c0f4:	f3bf 8f4f 	dsb	sy
 800c0f8:	60fb      	str	r3, [r7, #12]
}
 800c0fa:	bf00      	nop
 800c0fc:	e7fe      	b.n	800c0fc <prvTaskExitError+0x28>
	__asm volatile
 800c0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c102:	f383 8811 	msr	BASEPRI, r3
 800c106:	f3bf 8f6f 	isb	sy
 800c10a:	f3bf 8f4f 	dsb	sy
 800c10e:	60bb      	str	r3, [r7, #8]
}
 800c110:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c112:	bf00      	nop
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d0fc      	beq.n	800c114 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c11a:	bf00      	nop
 800c11c:	bf00      	nop
 800c11e:	3714      	adds	r7, #20
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr
 800c128:	20000010 	.word	0x20000010
 800c12c:	00000000 	.word	0x00000000

0800c130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c130:	4b07      	ldr	r3, [pc, #28]	; (800c150 <pxCurrentTCBConst2>)
 800c132:	6819      	ldr	r1, [r3, #0]
 800c134:	6808      	ldr	r0, [r1, #0]
 800c136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c13a:	f380 8809 	msr	PSP, r0
 800c13e:	f3bf 8f6f 	isb	sy
 800c142:	f04f 0000 	mov.w	r0, #0
 800c146:	f380 8811 	msr	BASEPRI, r0
 800c14a:	4770      	bx	lr
 800c14c:	f3af 8000 	nop.w

0800c150 <pxCurrentTCBConst2>:
 800c150:	20002adc 	.word	0x20002adc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c154:	bf00      	nop
 800c156:	bf00      	nop

0800c158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c158:	4808      	ldr	r0, [pc, #32]	; (800c17c <prvPortStartFirstTask+0x24>)
 800c15a:	6800      	ldr	r0, [r0, #0]
 800c15c:	6800      	ldr	r0, [r0, #0]
 800c15e:	f380 8808 	msr	MSP, r0
 800c162:	f04f 0000 	mov.w	r0, #0
 800c166:	f380 8814 	msr	CONTROL, r0
 800c16a:	b662      	cpsie	i
 800c16c:	b661      	cpsie	f
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	f3bf 8f6f 	isb	sy
 800c176:	df00      	svc	0
 800c178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c17a:	bf00      	nop
 800c17c:	e000ed08 	.word	0xe000ed08

0800c180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b086      	sub	sp, #24
 800c184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c186:	4b46      	ldr	r3, [pc, #280]	; (800c2a0 <xPortStartScheduler+0x120>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	4a46      	ldr	r2, [pc, #280]	; (800c2a4 <xPortStartScheduler+0x124>)
 800c18c:	4293      	cmp	r3, r2
 800c18e:	d10a      	bne.n	800c1a6 <xPortStartScheduler+0x26>
	__asm volatile
 800c190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c194:	f383 8811 	msr	BASEPRI, r3
 800c198:	f3bf 8f6f 	isb	sy
 800c19c:	f3bf 8f4f 	dsb	sy
 800c1a0:	613b      	str	r3, [r7, #16]
}
 800c1a2:	bf00      	nop
 800c1a4:	e7fe      	b.n	800c1a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c1a6:	4b3e      	ldr	r3, [pc, #248]	; (800c2a0 <xPortStartScheduler+0x120>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	4a3f      	ldr	r2, [pc, #252]	; (800c2a8 <xPortStartScheduler+0x128>)
 800c1ac:	4293      	cmp	r3, r2
 800c1ae:	d10a      	bne.n	800c1c6 <xPortStartScheduler+0x46>
	__asm volatile
 800c1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b4:	f383 8811 	msr	BASEPRI, r3
 800c1b8:	f3bf 8f6f 	isb	sy
 800c1bc:	f3bf 8f4f 	dsb	sy
 800c1c0:	60fb      	str	r3, [r7, #12]
}
 800c1c2:	bf00      	nop
 800c1c4:	e7fe      	b.n	800c1c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c1c6:	4b39      	ldr	r3, [pc, #228]	; (800c2ac <xPortStartScheduler+0x12c>)
 800c1c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	781b      	ldrb	r3, [r3, #0]
 800c1ce:	b2db      	uxtb	r3, r3
 800c1d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	22ff      	movs	r2, #255	; 0xff
 800c1d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	781b      	ldrb	r3, [r3, #0]
 800c1dc:	b2db      	uxtb	r3, r3
 800c1de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c1e0:	78fb      	ldrb	r3, [r7, #3]
 800c1e2:	b2db      	uxtb	r3, r3
 800c1e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c1e8:	b2da      	uxtb	r2, r3
 800c1ea:	4b31      	ldr	r3, [pc, #196]	; (800c2b0 <xPortStartScheduler+0x130>)
 800c1ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c1ee:	4b31      	ldr	r3, [pc, #196]	; (800c2b4 <xPortStartScheduler+0x134>)
 800c1f0:	2207      	movs	r2, #7
 800c1f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c1f4:	e009      	b.n	800c20a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c1f6:	4b2f      	ldr	r3, [pc, #188]	; (800c2b4 <xPortStartScheduler+0x134>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	3b01      	subs	r3, #1
 800c1fc:	4a2d      	ldr	r2, [pc, #180]	; (800c2b4 <xPortStartScheduler+0x134>)
 800c1fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c200:	78fb      	ldrb	r3, [r7, #3]
 800c202:	b2db      	uxtb	r3, r3
 800c204:	005b      	lsls	r3, r3, #1
 800c206:	b2db      	uxtb	r3, r3
 800c208:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c20a:	78fb      	ldrb	r3, [r7, #3]
 800c20c:	b2db      	uxtb	r3, r3
 800c20e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c212:	2b80      	cmp	r3, #128	; 0x80
 800c214:	d0ef      	beq.n	800c1f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c216:	4b27      	ldr	r3, [pc, #156]	; (800c2b4 <xPortStartScheduler+0x134>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f1c3 0307 	rsb	r3, r3, #7
 800c21e:	2b04      	cmp	r3, #4
 800c220:	d00a      	beq.n	800c238 <xPortStartScheduler+0xb8>
	__asm volatile
 800c222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c226:	f383 8811 	msr	BASEPRI, r3
 800c22a:	f3bf 8f6f 	isb	sy
 800c22e:	f3bf 8f4f 	dsb	sy
 800c232:	60bb      	str	r3, [r7, #8]
}
 800c234:	bf00      	nop
 800c236:	e7fe      	b.n	800c236 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c238:	4b1e      	ldr	r3, [pc, #120]	; (800c2b4 <xPortStartScheduler+0x134>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	021b      	lsls	r3, r3, #8
 800c23e:	4a1d      	ldr	r2, [pc, #116]	; (800c2b4 <xPortStartScheduler+0x134>)
 800c240:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c242:	4b1c      	ldr	r3, [pc, #112]	; (800c2b4 <xPortStartScheduler+0x134>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c24a:	4a1a      	ldr	r2, [pc, #104]	; (800c2b4 <xPortStartScheduler+0x134>)
 800c24c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	b2da      	uxtb	r2, r3
 800c252:	697b      	ldr	r3, [r7, #20]
 800c254:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c256:	4b18      	ldr	r3, [pc, #96]	; (800c2b8 <xPortStartScheduler+0x138>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4a17      	ldr	r2, [pc, #92]	; (800c2b8 <xPortStartScheduler+0x138>)
 800c25c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c260:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c262:	4b15      	ldr	r3, [pc, #84]	; (800c2b8 <xPortStartScheduler+0x138>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	4a14      	ldr	r2, [pc, #80]	; (800c2b8 <xPortStartScheduler+0x138>)
 800c268:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c26c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c26e:	f000 f8dd 	bl	800c42c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c272:	4b12      	ldr	r3, [pc, #72]	; (800c2bc <xPortStartScheduler+0x13c>)
 800c274:	2200      	movs	r2, #0
 800c276:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c278:	f000 f8fc 	bl	800c474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c27c:	4b10      	ldr	r3, [pc, #64]	; (800c2c0 <xPortStartScheduler+0x140>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a0f      	ldr	r2, [pc, #60]	; (800c2c0 <xPortStartScheduler+0x140>)
 800c282:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c286:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c288:	f7ff ff66 	bl	800c158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c28c:	f7fe ff56 	bl	800b13c <vTaskSwitchContext>
	prvTaskExitError();
 800c290:	f7ff ff20 	bl	800c0d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c294:	2300      	movs	r3, #0
}
 800c296:	4618      	mov	r0, r3
 800c298:	3718      	adds	r7, #24
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}
 800c29e:	bf00      	nop
 800c2a0:	e000ed00 	.word	0xe000ed00
 800c2a4:	410fc271 	.word	0x410fc271
 800c2a8:	410fc270 	.word	0x410fc270
 800c2ac:	e000e400 	.word	0xe000e400
 800c2b0:	20003108 	.word	0x20003108
 800c2b4:	2000310c 	.word	0x2000310c
 800c2b8:	e000ed20 	.word	0xe000ed20
 800c2bc:	20000010 	.word	0x20000010
 800c2c0:	e000ef34 	.word	0xe000ef34

0800c2c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b083      	sub	sp, #12
 800c2c8:	af00      	add	r7, sp, #0
	__asm volatile
 800c2ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ce:	f383 8811 	msr	BASEPRI, r3
 800c2d2:	f3bf 8f6f 	isb	sy
 800c2d6:	f3bf 8f4f 	dsb	sy
 800c2da:	607b      	str	r3, [r7, #4]
}
 800c2dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c2de:	4b0f      	ldr	r3, [pc, #60]	; (800c31c <vPortEnterCritical+0x58>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	4a0d      	ldr	r2, [pc, #52]	; (800c31c <vPortEnterCritical+0x58>)
 800c2e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c2e8:	4b0c      	ldr	r3, [pc, #48]	; (800c31c <vPortEnterCritical+0x58>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	2b01      	cmp	r3, #1
 800c2ee:	d10f      	bne.n	800c310 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c2f0:	4b0b      	ldr	r3, [pc, #44]	; (800c320 <vPortEnterCritical+0x5c>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	b2db      	uxtb	r3, r3
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d00a      	beq.n	800c310 <vPortEnterCritical+0x4c>
	__asm volatile
 800c2fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2fe:	f383 8811 	msr	BASEPRI, r3
 800c302:	f3bf 8f6f 	isb	sy
 800c306:	f3bf 8f4f 	dsb	sy
 800c30a:	603b      	str	r3, [r7, #0]
}
 800c30c:	bf00      	nop
 800c30e:	e7fe      	b.n	800c30e <vPortEnterCritical+0x4a>
	}
}
 800c310:	bf00      	nop
 800c312:	370c      	adds	r7, #12
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr
 800c31c:	20000010 	.word	0x20000010
 800c320:	e000ed04 	.word	0xe000ed04

0800c324 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c32a:	4b12      	ldr	r3, [pc, #72]	; (800c374 <vPortExitCritical+0x50>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d10a      	bne.n	800c348 <vPortExitCritical+0x24>
	__asm volatile
 800c332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c336:	f383 8811 	msr	BASEPRI, r3
 800c33a:	f3bf 8f6f 	isb	sy
 800c33e:	f3bf 8f4f 	dsb	sy
 800c342:	607b      	str	r3, [r7, #4]
}
 800c344:	bf00      	nop
 800c346:	e7fe      	b.n	800c346 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c348:	4b0a      	ldr	r3, [pc, #40]	; (800c374 <vPortExitCritical+0x50>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	3b01      	subs	r3, #1
 800c34e:	4a09      	ldr	r2, [pc, #36]	; (800c374 <vPortExitCritical+0x50>)
 800c350:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c352:	4b08      	ldr	r3, [pc, #32]	; (800c374 <vPortExitCritical+0x50>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d105      	bne.n	800c366 <vPortExitCritical+0x42>
 800c35a:	2300      	movs	r3, #0
 800c35c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	f383 8811 	msr	BASEPRI, r3
}
 800c364:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c366:	bf00      	nop
 800c368:	370c      	adds	r7, #12
 800c36a:	46bd      	mov	sp, r7
 800c36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c370:	4770      	bx	lr
 800c372:	bf00      	nop
 800c374:	20000010 	.word	0x20000010
	...

0800c380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c380:	f3ef 8009 	mrs	r0, PSP
 800c384:	f3bf 8f6f 	isb	sy
 800c388:	4b15      	ldr	r3, [pc, #84]	; (800c3e0 <pxCurrentTCBConst>)
 800c38a:	681a      	ldr	r2, [r3, #0]
 800c38c:	f01e 0f10 	tst.w	lr, #16
 800c390:	bf08      	it	eq
 800c392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c39a:	6010      	str	r0, [r2, #0]
 800c39c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c3a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c3a4:	f380 8811 	msr	BASEPRI, r0
 800c3a8:	f3bf 8f4f 	dsb	sy
 800c3ac:	f3bf 8f6f 	isb	sy
 800c3b0:	f7fe fec4 	bl	800b13c <vTaskSwitchContext>
 800c3b4:	f04f 0000 	mov.w	r0, #0
 800c3b8:	f380 8811 	msr	BASEPRI, r0
 800c3bc:	bc09      	pop	{r0, r3}
 800c3be:	6819      	ldr	r1, [r3, #0]
 800c3c0:	6808      	ldr	r0, [r1, #0]
 800c3c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3c6:	f01e 0f10 	tst.w	lr, #16
 800c3ca:	bf08      	it	eq
 800c3cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c3d0:	f380 8809 	msr	PSP, r0
 800c3d4:	f3bf 8f6f 	isb	sy
 800c3d8:	4770      	bx	lr
 800c3da:	bf00      	nop
 800c3dc:	f3af 8000 	nop.w

0800c3e0 <pxCurrentTCBConst>:
 800c3e0:	20002adc 	.word	0x20002adc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c3e4:	bf00      	nop
 800c3e6:	bf00      	nop

0800c3e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b082      	sub	sp, #8
 800c3ec:	af00      	add	r7, sp, #0
	__asm volatile
 800c3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3f2:	f383 8811 	msr	BASEPRI, r3
 800c3f6:	f3bf 8f6f 	isb	sy
 800c3fa:	f3bf 8f4f 	dsb	sy
 800c3fe:	607b      	str	r3, [r7, #4]
}
 800c400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c402:	f7fe fde1 	bl	800afc8 <xTaskIncrementTick>
 800c406:	4603      	mov	r3, r0
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d003      	beq.n	800c414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c40c:	4b06      	ldr	r3, [pc, #24]	; (800c428 <xPortSysTickHandler+0x40>)
 800c40e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c412:	601a      	str	r2, [r3, #0]
 800c414:	2300      	movs	r3, #0
 800c416:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	f383 8811 	msr	BASEPRI, r3
}
 800c41e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c420:	bf00      	nop
 800c422:	3708      	adds	r7, #8
 800c424:	46bd      	mov	sp, r7
 800c426:	bd80      	pop	{r7, pc}
 800c428:	e000ed04 	.word	0xe000ed04

0800c42c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c42c:	b480      	push	{r7}
 800c42e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c430:	4b0b      	ldr	r3, [pc, #44]	; (800c460 <vPortSetupTimerInterrupt+0x34>)
 800c432:	2200      	movs	r2, #0
 800c434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c436:	4b0b      	ldr	r3, [pc, #44]	; (800c464 <vPortSetupTimerInterrupt+0x38>)
 800c438:	2200      	movs	r2, #0
 800c43a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c43c:	4b0a      	ldr	r3, [pc, #40]	; (800c468 <vPortSetupTimerInterrupt+0x3c>)
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	4a0a      	ldr	r2, [pc, #40]	; (800c46c <vPortSetupTimerInterrupt+0x40>)
 800c442:	fba2 2303 	umull	r2, r3, r2, r3
 800c446:	099b      	lsrs	r3, r3, #6
 800c448:	4a09      	ldr	r2, [pc, #36]	; (800c470 <vPortSetupTimerInterrupt+0x44>)
 800c44a:	3b01      	subs	r3, #1
 800c44c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c44e:	4b04      	ldr	r3, [pc, #16]	; (800c460 <vPortSetupTimerInterrupt+0x34>)
 800c450:	2207      	movs	r2, #7
 800c452:	601a      	str	r2, [r3, #0]
}
 800c454:	bf00      	nop
 800c456:	46bd      	mov	sp, r7
 800c458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45c:	4770      	bx	lr
 800c45e:	bf00      	nop
 800c460:	e000e010 	.word	0xe000e010
 800c464:	e000e018 	.word	0xe000e018
 800c468:	20000000 	.word	0x20000000
 800c46c:	10624dd3 	.word	0x10624dd3
 800c470:	e000e014 	.word	0xe000e014

0800c474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c474:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c484 <vPortEnableVFP+0x10>
 800c478:	6801      	ldr	r1, [r0, #0]
 800c47a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c47e:	6001      	str	r1, [r0, #0]
 800c480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c482:	bf00      	nop
 800c484:	e000ed88 	.word	0xe000ed88

0800c488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c488:	b480      	push	{r7}
 800c48a:	b085      	sub	sp, #20
 800c48c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c48e:	f3ef 8305 	mrs	r3, IPSR
 800c492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	2b0f      	cmp	r3, #15
 800c498:	d914      	bls.n	800c4c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c49a:	4a17      	ldr	r2, [pc, #92]	; (800c4f8 <vPortValidateInterruptPriority+0x70>)
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	4413      	add	r3, r2
 800c4a0:	781b      	ldrb	r3, [r3, #0]
 800c4a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c4a4:	4b15      	ldr	r3, [pc, #84]	; (800c4fc <vPortValidateInterruptPriority+0x74>)
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	7afa      	ldrb	r2, [r7, #11]
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d20a      	bcs.n	800c4c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4b2:	f383 8811 	msr	BASEPRI, r3
 800c4b6:	f3bf 8f6f 	isb	sy
 800c4ba:	f3bf 8f4f 	dsb	sy
 800c4be:	607b      	str	r3, [r7, #4]
}
 800c4c0:	bf00      	nop
 800c4c2:	e7fe      	b.n	800c4c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c4c4:	4b0e      	ldr	r3, [pc, #56]	; (800c500 <vPortValidateInterruptPriority+0x78>)
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c4cc:	4b0d      	ldr	r3, [pc, #52]	; (800c504 <vPortValidateInterruptPriority+0x7c>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d90a      	bls.n	800c4ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c4d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4d8:	f383 8811 	msr	BASEPRI, r3
 800c4dc:	f3bf 8f6f 	isb	sy
 800c4e0:	f3bf 8f4f 	dsb	sy
 800c4e4:	603b      	str	r3, [r7, #0]
}
 800c4e6:	bf00      	nop
 800c4e8:	e7fe      	b.n	800c4e8 <vPortValidateInterruptPriority+0x60>
	}
 800c4ea:	bf00      	nop
 800c4ec:	3714      	adds	r7, #20
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f4:	4770      	bx	lr
 800c4f6:	bf00      	nop
 800c4f8:	e000e3f0 	.word	0xe000e3f0
 800c4fc:	20003108 	.word	0x20003108
 800c500:	e000ed0c 	.word	0xe000ed0c
 800c504:	2000310c 	.word	0x2000310c

0800c508 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b08a      	sub	sp, #40	; 0x28
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c510:	2300      	movs	r3, #0
 800c512:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c514:	f7fe fc8a 	bl	800ae2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c518:	4b5b      	ldr	r3, [pc, #364]	; (800c688 <pvPortMalloc+0x180>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d101      	bne.n	800c524 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c520:	f000 f920 	bl	800c764 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c524:	4b59      	ldr	r3, [pc, #356]	; (800c68c <pvPortMalloc+0x184>)
 800c526:	681a      	ldr	r2, [r3, #0]
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	4013      	ands	r3, r2
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	f040 8093 	bne.w	800c658 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d01d      	beq.n	800c574 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c538:	2208      	movs	r2, #8
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	4413      	add	r3, r2
 800c53e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f003 0307 	and.w	r3, r3, #7
 800c546:	2b00      	cmp	r3, #0
 800c548:	d014      	beq.n	800c574 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	f023 0307 	bic.w	r3, r3, #7
 800c550:	3308      	adds	r3, #8
 800c552:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f003 0307 	and.w	r3, r3, #7
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d00a      	beq.n	800c574 <pvPortMalloc+0x6c>
	__asm volatile
 800c55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c562:	f383 8811 	msr	BASEPRI, r3
 800c566:	f3bf 8f6f 	isb	sy
 800c56a:	f3bf 8f4f 	dsb	sy
 800c56e:	617b      	str	r3, [r7, #20]
}
 800c570:	bf00      	nop
 800c572:	e7fe      	b.n	800c572 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d06e      	beq.n	800c658 <pvPortMalloc+0x150>
 800c57a:	4b45      	ldr	r3, [pc, #276]	; (800c690 <pvPortMalloc+0x188>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	687a      	ldr	r2, [r7, #4]
 800c580:	429a      	cmp	r2, r3
 800c582:	d869      	bhi.n	800c658 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c584:	4b43      	ldr	r3, [pc, #268]	; (800c694 <pvPortMalloc+0x18c>)
 800c586:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c588:	4b42      	ldr	r3, [pc, #264]	; (800c694 <pvPortMalloc+0x18c>)
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c58e:	e004      	b.n	800c59a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c592:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c59c:	685b      	ldr	r3, [r3, #4]
 800c59e:	687a      	ldr	r2, [r7, #4]
 800c5a0:	429a      	cmp	r2, r3
 800c5a2:	d903      	bls.n	800c5ac <pvPortMalloc+0xa4>
 800c5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d1f1      	bne.n	800c590 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c5ac:	4b36      	ldr	r3, [pc, #216]	; (800c688 <pvPortMalloc+0x180>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5b2:	429a      	cmp	r2, r3
 800c5b4:	d050      	beq.n	800c658 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c5b6:	6a3b      	ldr	r3, [r7, #32]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	2208      	movs	r2, #8
 800c5bc:	4413      	add	r3, r2
 800c5be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c5c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5c2:	681a      	ldr	r2, [r3, #0]
 800c5c4:	6a3b      	ldr	r3, [r7, #32]
 800c5c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c5c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ca:	685a      	ldr	r2, [r3, #4]
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	1ad2      	subs	r2, r2, r3
 800c5d0:	2308      	movs	r3, #8
 800c5d2:	005b      	lsls	r3, r3, #1
 800c5d4:	429a      	cmp	r2, r3
 800c5d6:	d91f      	bls.n	800c618 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c5d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	4413      	add	r3, r2
 800c5de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c5e0:	69bb      	ldr	r3, [r7, #24]
 800c5e2:	f003 0307 	and.w	r3, r3, #7
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d00a      	beq.n	800c600 <pvPortMalloc+0xf8>
	__asm volatile
 800c5ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ee:	f383 8811 	msr	BASEPRI, r3
 800c5f2:	f3bf 8f6f 	isb	sy
 800c5f6:	f3bf 8f4f 	dsb	sy
 800c5fa:	613b      	str	r3, [r7, #16]
}
 800c5fc:	bf00      	nop
 800c5fe:	e7fe      	b.n	800c5fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c602:	685a      	ldr	r2, [r3, #4]
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	1ad2      	subs	r2, r2, r3
 800c608:	69bb      	ldr	r3, [r7, #24]
 800c60a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c60e:	687a      	ldr	r2, [r7, #4]
 800c610:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c612:	69b8      	ldr	r0, [r7, #24]
 800c614:	f000 f908 	bl	800c828 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c618:	4b1d      	ldr	r3, [pc, #116]	; (800c690 <pvPortMalloc+0x188>)
 800c61a:	681a      	ldr	r2, [r3, #0]
 800c61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c61e:	685b      	ldr	r3, [r3, #4]
 800c620:	1ad3      	subs	r3, r2, r3
 800c622:	4a1b      	ldr	r2, [pc, #108]	; (800c690 <pvPortMalloc+0x188>)
 800c624:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c626:	4b1a      	ldr	r3, [pc, #104]	; (800c690 <pvPortMalloc+0x188>)
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	4b1b      	ldr	r3, [pc, #108]	; (800c698 <pvPortMalloc+0x190>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d203      	bcs.n	800c63a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c632:	4b17      	ldr	r3, [pc, #92]	; (800c690 <pvPortMalloc+0x188>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	4a18      	ldr	r2, [pc, #96]	; (800c698 <pvPortMalloc+0x190>)
 800c638:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c63c:	685a      	ldr	r2, [r3, #4]
 800c63e:	4b13      	ldr	r3, [pc, #76]	; (800c68c <pvPortMalloc+0x184>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	431a      	orrs	r2, r3
 800c644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c646:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c64a:	2200      	movs	r2, #0
 800c64c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c64e:	4b13      	ldr	r3, [pc, #76]	; (800c69c <pvPortMalloc+0x194>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	3301      	adds	r3, #1
 800c654:	4a11      	ldr	r2, [pc, #68]	; (800c69c <pvPortMalloc+0x194>)
 800c656:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c658:	f7fe fbf6 	bl	800ae48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	f003 0307 	and.w	r3, r3, #7
 800c662:	2b00      	cmp	r3, #0
 800c664:	d00a      	beq.n	800c67c <pvPortMalloc+0x174>
	__asm volatile
 800c666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c66a:	f383 8811 	msr	BASEPRI, r3
 800c66e:	f3bf 8f6f 	isb	sy
 800c672:	f3bf 8f4f 	dsb	sy
 800c676:	60fb      	str	r3, [r7, #12]
}
 800c678:	bf00      	nop
 800c67a:	e7fe      	b.n	800c67a <pvPortMalloc+0x172>
	return pvReturn;
 800c67c:	69fb      	ldr	r3, [r7, #28]
}
 800c67e:	4618      	mov	r0, r3
 800c680:	3728      	adds	r7, #40	; 0x28
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}
 800c686:	bf00      	nop
 800c688:	20006d18 	.word	0x20006d18
 800c68c:	20006d2c 	.word	0x20006d2c
 800c690:	20006d1c 	.word	0x20006d1c
 800c694:	20006d10 	.word	0x20006d10
 800c698:	20006d20 	.word	0x20006d20
 800c69c:	20006d24 	.word	0x20006d24

0800c6a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b086      	sub	sp, #24
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d04d      	beq.n	800c74e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c6b2:	2308      	movs	r3, #8
 800c6b4:	425b      	negs	r3, r3
 800c6b6:	697a      	ldr	r2, [r7, #20]
 800c6b8:	4413      	add	r3, r2
 800c6ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c6bc:	697b      	ldr	r3, [r7, #20]
 800c6be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	685a      	ldr	r2, [r3, #4]
 800c6c4:	4b24      	ldr	r3, [pc, #144]	; (800c758 <vPortFree+0xb8>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	4013      	ands	r3, r2
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d10a      	bne.n	800c6e4 <vPortFree+0x44>
	__asm volatile
 800c6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d2:	f383 8811 	msr	BASEPRI, r3
 800c6d6:	f3bf 8f6f 	isb	sy
 800c6da:	f3bf 8f4f 	dsb	sy
 800c6de:	60fb      	str	r3, [r7, #12]
}
 800c6e0:	bf00      	nop
 800c6e2:	e7fe      	b.n	800c6e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c6e4:	693b      	ldr	r3, [r7, #16]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d00a      	beq.n	800c702 <vPortFree+0x62>
	__asm volatile
 800c6ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6f0:	f383 8811 	msr	BASEPRI, r3
 800c6f4:	f3bf 8f6f 	isb	sy
 800c6f8:	f3bf 8f4f 	dsb	sy
 800c6fc:	60bb      	str	r3, [r7, #8]
}
 800c6fe:	bf00      	nop
 800c700:	e7fe      	b.n	800c700 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	685a      	ldr	r2, [r3, #4]
 800c706:	4b14      	ldr	r3, [pc, #80]	; (800c758 <vPortFree+0xb8>)
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4013      	ands	r3, r2
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d01e      	beq.n	800c74e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d11a      	bne.n	800c74e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c718:	693b      	ldr	r3, [r7, #16]
 800c71a:	685a      	ldr	r2, [r3, #4]
 800c71c:	4b0e      	ldr	r3, [pc, #56]	; (800c758 <vPortFree+0xb8>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	43db      	mvns	r3, r3
 800c722:	401a      	ands	r2, r3
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c728:	f7fe fb80 	bl	800ae2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	685a      	ldr	r2, [r3, #4]
 800c730:	4b0a      	ldr	r3, [pc, #40]	; (800c75c <vPortFree+0xbc>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	4413      	add	r3, r2
 800c736:	4a09      	ldr	r2, [pc, #36]	; (800c75c <vPortFree+0xbc>)
 800c738:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c73a:	6938      	ldr	r0, [r7, #16]
 800c73c:	f000 f874 	bl	800c828 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c740:	4b07      	ldr	r3, [pc, #28]	; (800c760 <vPortFree+0xc0>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	3301      	adds	r3, #1
 800c746:	4a06      	ldr	r2, [pc, #24]	; (800c760 <vPortFree+0xc0>)
 800c748:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c74a:	f7fe fb7d 	bl	800ae48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c74e:	bf00      	nop
 800c750:	3718      	adds	r7, #24
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	20006d2c 	.word	0x20006d2c
 800c75c:	20006d1c 	.word	0x20006d1c
 800c760:	20006d28 	.word	0x20006d28

0800c764 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c764:	b480      	push	{r7}
 800c766:	b085      	sub	sp, #20
 800c768:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c76a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c76e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c770:	4b27      	ldr	r3, [pc, #156]	; (800c810 <prvHeapInit+0xac>)
 800c772:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	f003 0307 	and.w	r3, r3, #7
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00c      	beq.n	800c798 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	3307      	adds	r3, #7
 800c782:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f023 0307 	bic.w	r3, r3, #7
 800c78a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c78c:	68ba      	ldr	r2, [r7, #8]
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	1ad3      	subs	r3, r2, r3
 800c792:	4a1f      	ldr	r2, [pc, #124]	; (800c810 <prvHeapInit+0xac>)
 800c794:	4413      	add	r3, r2
 800c796:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c79c:	4a1d      	ldr	r2, [pc, #116]	; (800c814 <prvHeapInit+0xb0>)
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c7a2:	4b1c      	ldr	r3, [pc, #112]	; (800c814 <prvHeapInit+0xb0>)
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	68ba      	ldr	r2, [r7, #8]
 800c7ac:	4413      	add	r3, r2
 800c7ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c7b0:	2208      	movs	r2, #8
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	1a9b      	subs	r3, r3, r2
 800c7b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	f023 0307 	bic.w	r3, r3, #7
 800c7be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	4a15      	ldr	r2, [pc, #84]	; (800c818 <prvHeapInit+0xb4>)
 800c7c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c7c6:	4b14      	ldr	r3, [pc, #80]	; (800c818 <prvHeapInit+0xb4>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c7ce:	4b12      	ldr	r3, [pc, #72]	; (800c818 <prvHeapInit+0xb4>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	1ad2      	subs	r2, r2, r3
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c7e4:	4b0c      	ldr	r3, [pc, #48]	; (800c818 <prvHeapInit+0xb4>)
 800c7e6:	681a      	ldr	r2, [r3, #0]
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	685b      	ldr	r3, [r3, #4]
 800c7f0:	4a0a      	ldr	r2, [pc, #40]	; (800c81c <prvHeapInit+0xb8>)
 800c7f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	685b      	ldr	r3, [r3, #4]
 800c7f8:	4a09      	ldr	r2, [pc, #36]	; (800c820 <prvHeapInit+0xbc>)
 800c7fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c7fc:	4b09      	ldr	r3, [pc, #36]	; (800c824 <prvHeapInit+0xc0>)
 800c7fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c802:	601a      	str	r2, [r3, #0]
}
 800c804:	bf00      	nop
 800c806:	3714      	adds	r7, #20
 800c808:	46bd      	mov	sp, r7
 800c80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80e:	4770      	bx	lr
 800c810:	20003110 	.word	0x20003110
 800c814:	20006d10 	.word	0x20006d10
 800c818:	20006d18 	.word	0x20006d18
 800c81c:	20006d20 	.word	0x20006d20
 800c820:	20006d1c 	.word	0x20006d1c
 800c824:	20006d2c 	.word	0x20006d2c

0800c828 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c828:	b480      	push	{r7}
 800c82a:	b085      	sub	sp, #20
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c830:	4b28      	ldr	r3, [pc, #160]	; (800c8d4 <prvInsertBlockIntoFreeList+0xac>)
 800c832:	60fb      	str	r3, [r7, #12]
 800c834:	e002      	b.n	800c83c <prvInsertBlockIntoFreeList+0x14>
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	60fb      	str	r3, [r7, #12]
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	687a      	ldr	r2, [r7, #4]
 800c842:	429a      	cmp	r2, r3
 800c844:	d8f7      	bhi.n	800c836 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	685b      	ldr	r3, [r3, #4]
 800c84e:	68ba      	ldr	r2, [r7, #8]
 800c850:	4413      	add	r3, r2
 800c852:	687a      	ldr	r2, [r7, #4]
 800c854:	429a      	cmp	r2, r3
 800c856:	d108      	bne.n	800c86a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	685a      	ldr	r2, [r3, #4]
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	441a      	add	r2, r3
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	685b      	ldr	r3, [r3, #4]
 800c872:	68ba      	ldr	r2, [r7, #8]
 800c874:	441a      	add	r2, r3
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	429a      	cmp	r2, r3
 800c87c:	d118      	bne.n	800c8b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	4b15      	ldr	r3, [pc, #84]	; (800c8d8 <prvInsertBlockIntoFreeList+0xb0>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	429a      	cmp	r2, r3
 800c888:	d00d      	beq.n	800c8a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	685a      	ldr	r2, [r3, #4]
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	685b      	ldr	r3, [r3, #4]
 800c894:	441a      	add	r2, r3
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	681a      	ldr	r2, [r3, #0]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	601a      	str	r2, [r3, #0]
 800c8a4:	e008      	b.n	800c8b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c8a6:	4b0c      	ldr	r3, [pc, #48]	; (800c8d8 <prvInsertBlockIntoFreeList+0xb0>)
 800c8a8:	681a      	ldr	r2, [r3, #0]
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	601a      	str	r2, [r3, #0]
 800c8ae:	e003      	b.n	800c8b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c8b8:	68fa      	ldr	r2, [r7, #12]
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d002      	beq.n	800c8c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c8c6:	bf00      	nop
 800c8c8:	3714      	adds	r7, #20
 800c8ca:	46bd      	mov	sp, r7
 800c8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d0:	4770      	bx	lr
 800c8d2:	bf00      	nop
 800c8d4:	20006d10 	.word	0x20006d10
 800c8d8:	20006d18 	.word	0x20006d18

0800c8dc <std>:
 800c8dc:	2300      	movs	r3, #0
 800c8de:	b510      	push	{r4, lr}
 800c8e0:	4604      	mov	r4, r0
 800c8e2:	e9c0 3300 	strd	r3, r3, [r0]
 800c8e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c8ea:	6083      	str	r3, [r0, #8]
 800c8ec:	8181      	strh	r1, [r0, #12]
 800c8ee:	6643      	str	r3, [r0, #100]	; 0x64
 800c8f0:	81c2      	strh	r2, [r0, #14]
 800c8f2:	6183      	str	r3, [r0, #24]
 800c8f4:	4619      	mov	r1, r3
 800c8f6:	2208      	movs	r2, #8
 800c8f8:	305c      	adds	r0, #92	; 0x5c
 800c8fa:	f000 fa33 	bl	800cd64 <memset>
 800c8fe:	4b0d      	ldr	r3, [pc, #52]	; (800c934 <std+0x58>)
 800c900:	6263      	str	r3, [r4, #36]	; 0x24
 800c902:	4b0d      	ldr	r3, [pc, #52]	; (800c938 <std+0x5c>)
 800c904:	62a3      	str	r3, [r4, #40]	; 0x28
 800c906:	4b0d      	ldr	r3, [pc, #52]	; (800c93c <std+0x60>)
 800c908:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c90a:	4b0d      	ldr	r3, [pc, #52]	; (800c940 <std+0x64>)
 800c90c:	6323      	str	r3, [r4, #48]	; 0x30
 800c90e:	4b0d      	ldr	r3, [pc, #52]	; (800c944 <std+0x68>)
 800c910:	6224      	str	r4, [r4, #32]
 800c912:	429c      	cmp	r4, r3
 800c914:	d006      	beq.n	800c924 <std+0x48>
 800c916:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c91a:	4294      	cmp	r4, r2
 800c91c:	d002      	beq.n	800c924 <std+0x48>
 800c91e:	33d0      	adds	r3, #208	; 0xd0
 800c920:	429c      	cmp	r4, r3
 800c922:	d105      	bne.n	800c930 <std+0x54>
 800c924:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c92c:	f000 ba92 	b.w	800ce54 <__retarget_lock_init_recursive>
 800c930:	bd10      	pop	{r4, pc}
 800c932:	bf00      	nop
 800c934:	0800cbb5 	.word	0x0800cbb5
 800c938:	0800cbd7 	.word	0x0800cbd7
 800c93c:	0800cc0f 	.word	0x0800cc0f
 800c940:	0800cc33 	.word	0x0800cc33
 800c944:	20006d30 	.word	0x20006d30

0800c948 <stdio_exit_handler>:
 800c948:	4a02      	ldr	r2, [pc, #8]	; (800c954 <stdio_exit_handler+0xc>)
 800c94a:	4903      	ldr	r1, [pc, #12]	; (800c958 <stdio_exit_handler+0x10>)
 800c94c:	4803      	ldr	r0, [pc, #12]	; (800c95c <stdio_exit_handler+0x14>)
 800c94e:	f000 b869 	b.w	800ca24 <_fwalk_sglue>
 800c952:	bf00      	nop
 800c954:	20000014 	.word	0x20000014
 800c958:	0800d9cd 	.word	0x0800d9cd
 800c95c:	20000020 	.word	0x20000020

0800c960 <cleanup_stdio>:
 800c960:	6841      	ldr	r1, [r0, #4]
 800c962:	4b0c      	ldr	r3, [pc, #48]	; (800c994 <cleanup_stdio+0x34>)
 800c964:	4299      	cmp	r1, r3
 800c966:	b510      	push	{r4, lr}
 800c968:	4604      	mov	r4, r0
 800c96a:	d001      	beq.n	800c970 <cleanup_stdio+0x10>
 800c96c:	f001 f82e 	bl	800d9cc <_fflush_r>
 800c970:	68a1      	ldr	r1, [r4, #8]
 800c972:	4b09      	ldr	r3, [pc, #36]	; (800c998 <cleanup_stdio+0x38>)
 800c974:	4299      	cmp	r1, r3
 800c976:	d002      	beq.n	800c97e <cleanup_stdio+0x1e>
 800c978:	4620      	mov	r0, r4
 800c97a:	f001 f827 	bl	800d9cc <_fflush_r>
 800c97e:	68e1      	ldr	r1, [r4, #12]
 800c980:	4b06      	ldr	r3, [pc, #24]	; (800c99c <cleanup_stdio+0x3c>)
 800c982:	4299      	cmp	r1, r3
 800c984:	d004      	beq.n	800c990 <cleanup_stdio+0x30>
 800c986:	4620      	mov	r0, r4
 800c988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c98c:	f001 b81e 	b.w	800d9cc <_fflush_r>
 800c990:	bd10      	pop	{r4, pc}
 800c992:	bf00      	nop
 800c994:	20006d30 	.word	0x20006d30
 800c998:	20006d98 	.word	0x20006d98
 800c99c:	20006e00 	.word	0x20006e00

0800c9a0 <global_stdio_init.part.0>:
 800c9a0:	b510      	push	{r4, lr}
 800c9a2:	4b0b      	ldr	r3, [pc, #44]	; (800c9d0 <global_stdio_init.part.0+0x30>)
 800c9a4:	4c0b      	ldr	r4, [pc, #44]	; (800c9d4 <global_stdio_init.part.0+0x34>)
 800c9a6:	4a0c      	ldr	r2, [pc, #48]	; (800c9d8 <global_stdio_init.part.0+0x38>)
 800c9a8:	601a      	str	r2, [r3, #0]
 800c9aa:	4620      	mov	r0, r4
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	2104      	movs	r1, #4
 800c9b0:	f7ff ff94 	bl	800c8dc <std>
 800c9b4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c9b8:	2201      	movs	r2, #1
 800c9ba:	2109      	movs	r1, #9
 800c9bc:	f7ff ff8e 	bl	800c8dc <std>
 800c9c0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c9c4:	2202      	movs	r2, #2
 800c9c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9ca:	2112      	movs	r1, #18
 800c9cc:	f7ff bf86 	b.w	800c8dc <std>
 800c9d0:	20006e68 	.word	0x20006e68
 800c9d4:	20006d30 	.word	0x20006d30
 800c9d8:	0800c949 	.word	0x0800c949

0800c9dc <__sfp_lock_acquire>:
 800c9dc:	4801      	ldr	r0, [pc, #4]	; (800c9e4 <__sfp_lock_acquire+0x8>)
 800c9de:	f000 ba3a 	b.w	800ce56 <__retarget_lock_acquire_recursive>
 800c9e2:	bf00      	nop
 800c9e4:	20006e71 	.word	0x20006e71

0800c9e8 <__sfp_lock_release>:
 800c9e8:	4801      	ldr	r0, [pc, #4]	; (800c9f0 <__sfp_lock_release+0x8>)
 800c9ea:	f000 ba35 	b.w	800ce58 <__retarget_lock_release_recursive>
 800c9ee:	bf00      	nop
 800c9f0:	20006e71 	.word	0x20006e71

0800c9f4 <__sinit>:
 800c9f4:	b510      	push	{r4, lr}
 800c9f6:	4604      	mov	r4, r0
 800c9f8:	f7ff fff0 	bl	800c9dc <__sfp_lock_acquire>
 800c9fc:	6a23      	ldr	r3, [r4, #32]
 800c9fe:	b11b      	cbz	r3, 800ca08 <__sinit+0x14>
 800ca00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca04:	f7ff bff0 	b.w	800c9e8 <__sfp_lock_release>
 800ca08:	4b04      	ldr	r3, [pc, #16]	; (800ca1c <__sinit+0x28>)
 800ca0a:	6223      	str	r3, [r4, #32]
 800ca0c:	4b04      	ldr	r3, [pc, #16]	; (800ca20 <__sinit+0x2c>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d1f5      	bne.n	800ca00 <__sinit+0xc>
 800ca14:	f7ff ffc4 	bl	800c9a0 <global_stdio_init.part.0>
 800ca18:	e7f2      	b.n	800ca00 <__sinit+0xc>
 800ca1a:	bf00      	nop
 800ca1c:	0800c961 	.word	0x0800c961
 800ca20:	20006e68 	.word	0x20006e68

0800ca24 <_fwalk_sglue>:
 800ca24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca28:	4607      	mov	r7, r0
 800ca2a:	4688      	mov	r8, r1
 800ca2c:	4614      	mov	r4, r2
 800ca2e:	2600      	movs	r6, #0
 800ca30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ca34:	f1b9 0901 	subs.w	r9, r9, #1
 800ca38:	d505      	bpl.n	800ca46 <_fwalk_sglue+0x22>
 800ca3a:	6824      	ldr	r4, [r4, #0]
 800ca3c:	2c00      	cmp	r4, #0
 800ca3e:	d1f7      	bne.n	800ca30 <_fwalk_sglue+0xc>
 800ca40:	4630      	mov	r0, r6
 800ca42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca46:	89ab      	ldrh	r3, [r5, #12]
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	d907      	bls.n	800ca5c <_fwalk_sglue+0x38>
 800ca4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca50:	3301      	adds	r3, #1
 800ca52:	d003      	beq.n	800ca5c <_fwalk_sglue+0x38>
 800ca54:	4629      	mov	r1, r5
 800ca56:	4638      	mov	r0, r7
 800ca58:	47c0      	blx	r8
 800ca5a:	4306      	orrs	r6, r0
 800ca5c:	3568      	adds	r5, #104	; 0x68
 800ca5e:	e7e9      	b.n	800ca34 <_fwalk_sglue+0x10>

0800ca60 <iprintf>:
 800ca60:	b40f      	push	{r0, r1, r2, r3}
 800ca62:	b507      	push	{r0, r1, r2, lr}
 800ca64:	4906      	ldr	r1, [pc, #24]	; (800ca80 <iprintf+0x20>)
 800ca66:	ab04      	add	r3, sp, #16
 800ca68:	6808      	ldr	r0, [r1, #0]
 800ca6a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca6e:	6881      	ldr	r1, [r0, #8]
 800ca70:	9301      	str	r3, [sp, #4]
 800ca72:	f000 fc7b 	bl	800d36c <_vfiprintf_r>
 800ca76:	b003      	add	sp, #12
 800ca78:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca7c:	b004      	add	sp, #16
 800ca7e:	4770      	bx	lr
 800ca80:	2000006c 	.word	0x2000006c

0800ca84 <putchar>:
 800ca84:	4b02      	ldr	r3, [pc, #8]	; (800ca90 <putchar+0xc>)
 800ca86:	4601      	mov	r1, r0
 800ca88:	6818      	ldr	r0, [r3, #0]
 800ca8a:	6882      	ldr	r2, [r0, #8]
 800ca8c:	f001 b828 	b.w	800dae0 <_putc_r>
 800ca90:	2000006c 	.word	0x2000006c

0800ca94 <_puts_r>:
 800ca94:	6a03      	ldr	r3, [r0, #32]
 800ca96:	b570      	push	{r4, r5, r6, lr}
 800ca98:	6884      	ldr	r4, [r0, #8]
 800ca9a:	4605      	mov	r5, r0
 800ca9c:	460e      	mov	r6, r1
 800ca9e:	b90b      	cbnz	r3, 800caa4 <_puts_r+0x10>
 800caa0:	f7ff ffa8 	bl	800c9f4 <__sinit>
 800caa4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800caa6:	07db      	lsls	r3, r3, #31
 800caa8:	d405      	bmi.n	800cab6 <_puts_r+0x22>
 800caaa:	89a3      	ldrh	r3, [r4, #12]
 800caac:	0598      	lsls	r0, r3, #22
 800caae:	d402      	bmi.n	800cab6 <_puts_r+0x22>
 800cab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cab2:	f000 f9d0 	bl	800ce56 <__retarget_lock_acquire_recursive>
 800cab6:	89a3      	ldrh	r3, [r4, #12]
 800cab8:	0719      	lsls	r1, r3, #28
 800caba:	d513      	bpl.n	800cae4 <_puts_r+0x50>
 800cabc:	6923      	ldr	r3, [r4, #16]
 800cabe:	b18b      	cbz	r3, 800cae4 <_puts_r+0x50>
 800cac0:	3e01      	subs	r6, #1
 800cac2:	68a3      	ldr	r3, [r4, #8]
 800cac4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cac8:	3b01      	subs	r3, #1
 800caca:	60a3      	str	r3, [r4, #8]
 800cacc:	b9e9      	cbnz	r1, 800cb0a <_puts_r+0x76>
 800cace:	2b00      	cmp	r3, #0
 800cad0:	da2e      	bge.n	800cb30 <_puts_r+0x9c>
 800cad2:	4622      	mov	r2, r4
 800cad4:	210a      	movs	r1, #10
 800cad6:	4628      	mov	r0, r5
 800cad8:	f000 f8af 	bl	800cc3a <__swbuf_r>
 800cadc:	3001      	adds	r0, #1
 800cade:	d007      	beq.n	800caf0 <_puts_r+0x5c>
 800cae0:	250a      	movs	r5, #10
 800cae2:	e007      	b.n	800caf4 <_puts_r+0x60>
 800cae4:	4621      	mov	r1, r4
 800cae6:	4628      	mov	r0, r5
 800cae8:	f000 f8e4 	bl	800ccb4 <__swsetup_r>
 800caec:	2800      	cmp	r0, #0
 800caee:	d0e7      	beq.n	800cac0 <_puts_r+0x2c>
 800caf0:	f04f 35ff 	mov.w	r5, #4294967295
 800caf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800caf6:	07da      	lsls	r2, r3, #31
 800caf8:	d405      	bmi.n	800cb06 <_puts_r+0x72>
 800cafa:	89a3      	ldrh	r3, [r4, #12]
 800cafc:	059b      	lsls	r3, r3, #22
 800cafe:	d402      	bmi.n	800cb06 <_puts_r+0x72>
 800cb00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb02:	f000 f9a9 	bl	800ce58 <__retarget_lock_release_recursive>
 800cb06:	4628      	mov	r0, r5
 800cb08:	bd70      	pop	{r4, r5, r6, pc}
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	da04      	bge.n	800cb18 <_puts_r+0x84>
 800cb0e:	69a2      	ldr	r2, [r4, #24]
 800cb10:	429a      	cmp	r2, r3
 800cb12:	dc06      	bgt.n	800cb22 <_puts_r+0x8e>
 800cb14:	290a      	cmp	r1, #10
 800cb16:	d004      	beq.n	800cb22 <_puts_r+0x8e>
 800cb18:	6823      	ldr	r3, [r4, #0]
 800cb1a:	1c5a      	adds	r2, r3, #1
 800cb1c:	6022      	str	r2, [r4, #0]
 800cb1e:	7019      	strb	r1, [r3, #0]
 800cb20:	e7cf      	b.n	800cac2 <_puts_r+0x2e>
 800cb22:	4622      	mov	r2, r4
 800cb24:	4628      	mov	r0, r5
 800cb26:	f000 f888 	bl	800cc3a <__swbuf_r>
 800cb2a:	3001      	adds	r0, #1
 800cb2c:	d1c9      	bne.n	800cac2 <_puts_r+0x2e>
 800cb2e:	e7df      	b.n	800caf0 <_puts_r+0x5c>
 800cb30:	6823      	ldr	r3, [r4, #0]
 800cb32:	250a      	movs	r5, #10
 800cb34:	1c5a      	adds	r2, r3, #1
 800cb36:	6022      	str	r2, [r4, #0]
 800cb38:	701d      	strb	r5, [r3, #0]
 800cb3a:	e7db      	b.n	800caf4 <_puts_r+0x60>

0800cb3c <puts>:
 800cb3c:	4b02      	ldr	r3, [pc, #8]	; (800cb48 <puts+0xc>)
 800cb3e:	4601      	mov	r1, r0
 800cb40:	6818      	ldr	r0, [r3, #0]
 800cb42:	f7ff bfa7 	b.w	800ca94 <_puts_r>
 800cb46:	bf00      	nop
 800cb48:	2000006c 	.word	0x2000006c

0800cb4c <sniprintf>:
 800cb4c:	b40c      	push	{r2, r3}
 800cb4e:	b530      	push	{r4, r5, lr}
 800cb50:	4b17      	ldr	r3, [pc, #92]	; (800cbb0 <sniprintf+0x64>)
 800cb52:	1e0c      	subs	r4, r1, #0
 800cb54:	681d      	ldr	r5, [r3, #0]
 800cb56:	b09d      	sub	sp, #116	; 0x74
 800cb58:	da08      	bge.n	800cb6c <sniprintf+0x20>
 800cb5a:	238b      	movs	r3, #139	; 0x8b
 800cb5c:	602b      	str	r3, [r5, #0]
 800cb5e:	f04f 30ff 	mov.w	r0, #4294967295
 800cb62:	b01d      	add	sp, #116	; 0x74
 800cb64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb68:	b002      	add	sp, #8
 800cb6a:	4770      	bx	lr
 800cb6c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800cb70:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cb74:	bf14      	ite	ne
 800cb76:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cb7a:	4623      	moveq	r3, r4
 800cb7c:	9304      	str	r3, [sp, #16]
 800cb7e:	9307      	str	r3, [sp, #28]
 800cb80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cb84:	9002      	str	r0, [sp, #8]
 800cb86:	9006      	str	r0, [sp, #24]
 800cb88:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cb8c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cb8e:	ab21      	add	r3, sp, #132	; 0x84
 800cb90:	a902      	add	r1, sp, #8
 800cb92:	4628      	mov	r0, r5
 800cb94:	9301      	str	r3, [sp, #4]
 800cb96:	f000 fac1 	bl	800d11c <_svfiprintf_r>
 800cb9a:	1c43      	adds	r3, r0, #1
 800cb9c:	bfbc      	itt	lt
 800cb9e:	238b      	movlt	r3, #139	; 0x8b
 800cba0:	602b      	strlt	r3, [r5, #0]
 800cba2:	2c00      	cmp	r4, #0
 800cba4:	d0dd      	beq.n	800cb62 <sniprintf+0x16>
 800cba6:	9b02      	ldr	r3, [sp, #8]
 800cba8:	2200      	movs	r2, #0
 800cbaa:	701a      	strb	r2, [r3, #0]
 800cbac:	e7d9      	b.n	800cb62 <sniprintf+0x16>
 800cbae:	bf00      	nop
 800cbb0:	2000006c 	.word	0x2000006c

0800cbb4 <__sread>:
 800cbb4:	b510      	push	{r4, lr}
 800cbb6:	460c      	mov	r4, r1
 800cbb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbbc:	f000 f8fc 	bl	800cdb8 <_read_r>
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	bfab      	itete	ge
 800cbc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cbc6:	89a3      	ldrhlt	r3, [r4, #12]
 800cbc8:	181b      	addge	r3, r3, r0
 800cbca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cbce:	bfac      	ite	ge
 800cbd0:	6563      	strge	r3, [r4, #84]	; 0x54
 800cbd2:	81a3      	strhlt	r3, [r4, #12]
 800cbd4:	bd10      	pop	{r4, pc}

0800cbd6 <__swrite>:
 800cbd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbda:	461f      	mov	r7, r3
 800cbdc:	898b      	ldrh	r3, [r1, #12]
 800cbde:	05db      	lsls	r3, r3, #23
 800cbe0:	4605      	mov	r5, r0
 800cbe2:	460c      	mov	r4, r1
 800cbe4:	4616      	mov	r6, r2
 800cbe6:	d505      	bpl.n	800cbf4 <__swrite+0x1e>
 800cbe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbec:	2302      	movs	r3, #2
 800cbee:	2200      	movs	r2, #0
 800cbf0:	f000 f8d0 	bl	800cd94 <_lseek_r>
 800cbf4:	89a3      	ldrh	r3, [r4, #12]
 800cbf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cbfe:	81a3      	strh	r3, [r4, #12]
 800cc00:	4632      	mov	r2, r6
 800cc02:	463b      	mov	r3, r7
 800cc04:	4628      	mov	r0, r5
 800cc06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc0a:	f000 b8e7 	b.w	800cddc <_write_r>

0800cc0e <__sseek>:
 800cc0e:	b510      	push	{r4, lr}
 800cc10:	460c      	mov	r4, r1
 800cc12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc16:	f000 f8bd 	bl	800cd94 <_lseek_r>
 800cc1a:	1c43      	adds	r3, r0, #1
 800cc1c:	89a3      	ldrh	r3, [r4, #12]
 800cc1e:	bf15      	itete	ne
 800cc20:	6560      	strne	r0, [r4, #84]	; 0x54
 800cc22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cc26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cc2a:	81a3      	strheq	r3, [r4, #12]
 800cc2c:	bf18      	it	ne
 800cc2e:	81a3      	strhne	r3, [r4, #12]
 800cc30:	bd10      	pop	{r4, pc}

0800cc32 <__sclose>:
 800cc32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc36:	f000 b89d 	b.w	800cd74 <_close_r>

0800cc3a <__swbuf_r>:
 800cc3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc3c:	460e      	mov	r6, r1
 800cc3e:	4614      	mov	r4, r2
 800cc40:	4605      	mov	r5, r0
 800cc42:	b118      	cbz	r0, 800cc4c <__swbuf_r+0x12>
 800cc44:	6a03      	ldr	r3, [r0, #32]
 800cc46:	b90b      	cbnz	r3, 800cc4c <__swbuf_r+0x12>
 800cc48:	f7ff fed4 	bl	800c9f4 <__sinit>
 800cc4c:	69a3      	ldr	r3, [r4, #24]
 800cc4e:	60a3      	str	r3, [r4, #8]
 800cc50:	89a3      	ldrh	r3, [r4, #12]
 800cc52:	071a      	lsls	r2, r3, #28
 800cc54:	d525      	bpl.n	800cca2 <__swbuf_r+0x68>
 800cc56:	6923      	ldr	r3, [r4, #16]
 800cc58:	b31b      	cbz	r3, 800cca2 <__swbuf_r+0x68>
 800cc5a:	6823      	ldr	r3, [r4, #0]
 800cc5c:	6922      	ldr	r2, [r4, #16]
 800cc5e:	1a98      	subs	r0, r3, r2
 800cc60:	6963      	ldr	r3, [r4, #20]
 800cc62:	b2f6      	uxtb	r6, r6
 800cc64:	4283      	cmp	r3, r0
 800cc66:	4637      	mov	r7, r6
 800cc68:	dc04      	bgt.n	800cc74 <__swbuf_r+0x3a>
 800cc6a:	4621      	mov	r1, r4
 800cc6c:	4628      	mov	r0, r5
 800cc6e:	f000 fead 	bl	800d9cc <_fflush_r>
 800cc72:	b9e0      	cbnz	r0, 800ccae <__swbuf_r+0x74>
 800cc74:	68a3      	ldr	r3, [r4, #8]
 800cc76:	3b01      	subs	r3, #1
 800cc78:	60a3      	str	r3, [r4, #8]
 800cc7a:	6823      	ldr	r3, [r4, #0]
 800cc7c:	1c5a      	adds	r2, r3, #1
 800cc7e:	6022      	str	r2, [r4, #0]
 800cc80:	701e      	strb	r6, [r3, #0]
 800cc82:	6962      	ldr	r2, [r4, #20]
 800cc84:	1c43      	adds	r3, r0, #1
 800cc86:	429a      	cmp	r2, r3
 800cc88:	d004      	beq.n	800cc94 <__swbuf_r+0x5a>
 800cc8a:	89a3      	ldrh	r3, [r4, #12]
 800cc8c:	07db      	lsls	r3, r3, #31
 800cc8e:	d506      	bpl.n	800cc9e <__swbuf_r+0x64>
 800cc90:	2e0a      	cmp	r6, #10
 800cc92:	d104      	bne.n	800cc9e <__swbuf_r+0x64>
 800cc94:	4621      	mov	r1, r4
 800cc96:	4628      	mov	r0, r5
 800cc98:	f000 fe98 	bl	800d9cc <_fflush_r>
 800cc9c:	b938      	cbnz	r0, 800ccae <__swbuf_r+0x74>
 800cc9e:	4638      	mov	r0, r7
 800cca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cca2:	4621      	mov	r1, r4
 800cca4:	4628      	mov	r0, r5
 800cca6:	f000 f805 	bl	800ccb4 <__swsetup_r>
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	d0d5      	beq.n	800cc5a <__swbuf_r+0x20>
 800ccae:	f04f 37ff 	mov.w	r7, #4294967295
 800ccb2:	e7f4      	b.n	800cc9e <__swbuf_r+0x64>

0800ccb4 <__swsetup_r>:
 800ccb4:	b538      	push	{r3, r4, r5, lr}
 800ccb6:	4b2a      	ldr	r3, [pc, #168]	; (800cd60 <__swsetup_r+0xac>)
 800ccb8:	4605      	mov	r5, r0
 800ccba:	6818      	ldr	r0, [r3, #0]
 800ccbc:	460c      	mov	r4, r1
 800ccbe:	b118      	cbz	r0, 800ccc8 <__swsetup_r+0x14>
 800ccc0:	6a03      	ldr	r3, [r0, #32]
 800ccc2:	b90b      	cbnz	r3, 800ccc8 <__swsetup_r+0x14>
 800ccc4:	f7ff fe96 	bl	800c9f4 <__sinit>
 800ccc8:	89a3      	ldrh	r3, [r4, #12]
 800ccca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ccce:	0718      	lsls	r0, r3, #28
 800ccd0:	d422      	bmi.n	800cd18 <__swsetup_r+0x64>
 800ccd2:	06d9      	lsls	r1, r3, #27
 800ccd4:	d407      	bmi.n	800cce6 <__swsetup_r+0x32>
 800ccd6:	2309      	movs	r3, #9
 800ccd8:	602b      	str	r3, [r5, #0]
 800ccda:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ccde:	81a3      	strh	r3, [r4, #12]
 800cce0:	f04f 30ff 	mov.w	r0, #4294967295
 800cce4:	e034      	b.n	800cd50 <__swsetup_r+0x9c>
 800cce6:	0758      	lsls	r0, r3, #29
 800cce8:	d512      	bpl.n	800cd10 <__swsetup_r+0x5c>
 800ccea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccec:	b141      	cbz	r1, 800cd00 <__swsetup_r+0x4c>
 800ccee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ccf2:	4299      	cmp	r1, r3
 800ccf4:	d002      	beq.n	800ccfc <__swsetup_r+0x48>
 800ccf6:	4628      	mov	r0, r5
 800ccf8:	f000 f8be 	bl	800ce78 <_free_r>
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	6363      	str	r3, [r4, #52]	; 0x34
 800cd00:	89a3      	ldrh	r3, [r4, #12]
 800cd02:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cd06:	81a3      	strh	r3, [r4, #12]
 800cd08:	2300      	movs	r3, #0
 800cd0a:	6063      	str	r3, [r4, #4]
 800cd0c:	6923      	ldr	r3, [r4, #16]
 800cd0e:	6023      	str	r3, [r4, #0]
 800cd10:	89a3      	ldrh	r3, [r4, #12]
 800cd12:	f043 0308 	orr.w	r3, r3, #8
 800cd16:	81a3      	strh	r3, [r4, #12]
 800cd18:	6923      	ldr	r3, [r4, #16]
 800cd1a:	b94b      	cbnz	r3, 800cd30 <__swsetup_r+0x7c>
 800cd1c:	89a3      	ldrh	r3, [r4, #12]
 800cd1e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cd22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd26:	d003      	beq.n	800cd30 <__swsetup_r+0x7c>
 800cd28:	4621      	mov	r1, r4
 800cd2a:	4628      	mov	r0, r5
 800cd2c:	f000 fe9c 	bl	800da68 <__smakebuf_r>
 800cd30:	89a0      	ldrh	r0, [r4, #12]
 800cd32:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd36:	f010 0301 	ands.w	r3, r0, #1
 800cd3a:	d00a      	beq.n	800cd52 <__swsetup_r+0x9e>
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	60a3      	str	r3, [r4, #8]
 800cd40:	6963      	ldr	r3, [r4, #20]
 800cd42:	425b      	negs	r3, r3
 800cd44:	61a3      	str	r3, [r4, #24]
 800cd46:	6923      	ldr	r3, [r4, #16]
 800cd48:	b943      	cbnz	r3, 800cd5c <__swsetup_r+0xa8>
 800cd4a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cd4e:	d1c4      	bne.n	800ccda <__swsetup_r+0x26>
 800cd50:	bd38      	pop	{r3, r4, r5, pc}
 800cd52:	0781      	lsls	r1, r0, #30
 800cd54:	bf58      	it	pl
 800cd56:	6963      	ldrpl	r3, [r4, #20]
 800cd58:	60a3      	str	r3, [r4, #8]
 800cd5a:	e7f4      	b.n	800cd46 <__swsetup_r+0x92>
 800cd5c:	2000      	movs	r0, #0
 800cd5e:	e7f7      	b.n	800cd50 <__swsetup_r+0x9c>
 800cd60:	2000006c 	.word	0x2000006c

0800cd64 <memset>:
 800cd64:	4402      	add	r2, r0
 800cd66:	4603      	mov	r3, r0
 800cd68:	4293      	cmp	r3, r2
 800cd6a:	d100      	bne.n	800cd6e <memset+0xa>
 800cd6c:	4770      	bx	lr
 800cd6e:	f803 1b01 	strb.w	r1, [r3], #1
 800cd72:	e7f9      	b.n	800cd68 <memset+0x4>

0800cd74 <_close_r>:
 800cd74:	b538      	push	{r3, r4, r5, lr}
 800cd76:	4d06      	ldr	r5, [pc, #24]	; (800cd90 <_close_r+0x1c>)
 800cd78:	2300      	movs	r3, #0
 800cd7a:	4604      	mov	r4, r0
 800cd7c:	4608      	mov	r0, r1
 800cd7e:	602b      	str	r3, [r5, #0]
 800cd80:	f7f3 ff07 	bl	8000b92 <_close>
 800cd84:	1c43      	adds	r3, r0, #1
 800cd86:	d102      	bne.n	800cd8e <_close_r+0x1a>
 800cd88:	682b      	ldr	r3, [r5, #0]
 800cd8a:	b103      	cbz	r3, 800cd8e <_close_r+0x1a>
 800cd8c:	6023      	str	r3, [r4, #0]
 800cd8e:	bd38      	pop	{r3, r4, r5, pc}
 800cd90:	20006e6c 	.word	0x20006e6c

0800cd94 <_lseek_r>:
 800cd94:	b538      	push	{r3, r4, r5, lr}
 800cd96:	4d07      	ldr	r5, [pc, #28]	; (800cdb4 <_lseek_r+0x20>)
 800cd98:	4604      	mov	r4, r0
 800cd9a:	4608      	mov	r0, r1
 800cd9c:	4611      	mov	r1, r2
 800cd9e:	2200      	movs	r2, #0
 800cda0:	602a      	str	r2, [r5, #0]
 800cda2:	461a      	mov	r2, r3
 800cda4:	f7f3 ff1c 	bl	8000be0 <_lseek>
 800cda8:	1c43      	adds	r3, r0, #1
 800cdaa:	d102      	bne.n	800cdb2 <_lseek_r+0x1e>
 800cdac:	682b      	ldr	r3, [r5, #0]
 800cdae:	b103      	cbz	r3, 800cdb2 <_lseek_r+0x1e>
 800cdb0:	6023      	str	r3, [r4, #0]
 800cdb2:	bd38      	pop	{r3, r4, r5, pc}
 800cdb4:	20006e6c 	.word	0x20006e6c

0800cdb8 <_read_r>:
 800cdb8:	b538      	push	{r3, r4, r5, lr}
 800cdba:	4d07      	ldr	r5, [pc, #28]	; (800cdd8 <_read_r+0x20>)
 800cdbc:	4604      	mov	r4, r0
 800cdbe:	4608      	mov	r0, r1
 800cdc0:	4611      	mov	r1, r2
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	602a      	str	r2, [r5, #0]
 800cdc6:	461a      	mov	r2, r3
 800cdc8:	f7f3 fec6 	bl	8000b58 <_read>
 800cdcc:	1c43      	adds	r3, r0, #1
 800cdce:	d102      	bne.n	800cdd6 <_read_r+0x1e>
 800cdd0:	682b      	ldr	r3, [r5, #0]
 800cdd2:	b103      	cbz	r3, 800cdd6 <_read_r+0x1e>
 800cdd4:	6023      	str	r3, [r4, #0]
 800cdd6:	bd38      	pop	{r3, r4, r5, pc}
 800cdd8:	20006e6c 	.word	0x20006e6c

0800cddc <_write_r>:
 800cddc:	b538      	push	{r3, r4, r5, lr}
 800cdde:	4d07      	ldr	r5, [pc, #28]	; (800cdfc <_write_r+0x20>)
 800cde0:	4604      	mov	r4, r0
 800cde2:	4608      	mov	r0, r1
 800cde4:	4611      	mov	r1, r2
 800cde6:	2200      	movs	r2, #0
 800cde8:	602a      	str	r2, [r5, #0]
 800cdea:	461a      	mov	r2, r3
 800cdec:	f7f3 fcac 	bl	8000748 <_write>
 800cdf0:	1c43      	adds	r3, r0, #1
 800cdf2:	d102      	bne.n	800cdfa <_write_r+0x1e>
 800cdf4:	682b      	ldr	r3, [r5, #0]
 800cdf6:	b103      	cbz	r3, 800cdfa <_write_r+0x1e>
 800cdf8:	6023      	str	r3, [r4, #0]
 800cdfa:	bd38      	pop	{r3, r4, r5, pc}
 800cdfc:	20006e6c 	.word	0x20006e6c

0800ce00 <__errno>:
 800ce00:	4b01      	ldr	r3, [pc, #4]	; (800ce08 <__errno+0x8>)
 800ce02:	6818      	ldr	r0, [r3, #0]
 800ce04:	4770      	bx	lr
 800ce06:	bf00      	nop
 800ce08:	2000006c 	.word	0x2000006c

0800ce0c <__libc_init_array>:
 800ce0c:	b570      	push	{r4, r5, r6, lr}
 800ce0e:	4d0d      	ldr	r5, [pc, #52]	; (800ce44 <__libc_init_array+0x38>)
 800ce10:	4c0d      	ldr	r4, [pc, #52]	; (800ce48 <__libc_init_array+0x3c>)
 800ce12:	1b64      	subs	r4, r4, r5
 800ce14:	10a4      	asrs	r4, r4, #2
 800ce16:	2600      	movs	r6, #0
 800ce18:	42a6      	cmp	r6, r4
 800ce1a:	d109      	bne.n	800ce30 <__libc_init_array+0x24>
 800ce1c:	4d0b      	ldr	r5, [pc, #44]	; (800ce4c <__libc_init_array+0x40>)
 800ce1e:	4c0c      	ldr	r4, [pc, #48]	; (800ce50 <__libc_init_array+0x44>)
 800ce20:	f000 ff16 	bl	800dc50 <_init>
 800ce24:	1b64      	subs	r4, r4, r5
 800ce26:	10a4      	asrs	r4, r4, #2
 800ce28:	2600      	movs	r6, #0
 800ce2a:	42a6      	cmp	r6, r4
 800ce2c:	d105      	bne.n	800ce3a <__libc_init_array+0x2e>
 800ce2e:	bd70      	pop	{r4, r5, r6, pc}
 800ce30:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce34:	4798      	blx	r3
 800ce36:	3601      	adds	r6, #1
 800ce38:	e7ee      	b.n	800ce18 <__libc_init_array+0xc>
 800ce3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce3e:	4798      	blx	r3
 800ce40:	3601      	adds	r6, #1
 800ce42:	e7f2      	b.n	800ce2a <__libc_init_array+0x1e>
 800ce44:	0800e6f0 	.word	0x0800e6f0
 800ce48:	0800e6f0 	.word	0x0800e6f0
 800ce4c:	0800e6f0 	.word	0x0800e6f0
 800ce50:	0800e6f4 	.word	0x0800e6f4

0800ce54 <__retarget_lock_init_recursive>:
 800ce54:	4770      	bx	lr

0800ce56 <__retarget_lock_acquire_recursive>:
 800ce56:	4770      	bx	lr

0800ce58 <__retarget_lock_release_recursive>:
 800ce58:	4770      	bx	lr

0800ce5a <memcpy>:
 800ce5a:	440a      	add	r2, r1
 800ce5c:	4291      	cmp	r1, r2
 800ce5e:	f100 33ff 	add.w	r3, r0, #4294967295
 800ce62:	d100      	bne.n	800ce66 <memcpy+0xc>
 800ce64:	4770      	bx	lr
 800ce66:	b510      	push	{r4, lr}
 800ce68:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ce70:	4291      	cmp	r1, r2
 800ce72:	d1f9      	bne.n	800ce68 <memcpy+0xe>
 800ce74:	bd10      	pop	{r4, pc}
	...

0800ce78 <_free_r>:
 800ce78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ce7a:	2900      	cmp	r1, #0
 800ce7c:	d044      	beq.n	800cf08 <_free_r+0x90>
 800ce7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce82:	9001      	str	r0, [sp, #4]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	f1a1 0404 	sub.w	r4, r1, #4
 800ce8a:	bfb8      	it	lt
 800ce8c:	18e4      	addlt	r4, r4, r3
 800ce8e:	f000 f8df 	bl	800d050 <__malloc_lock>
 800ce92:	4a1e      	ldr	r2, [pc, #120]	; (800cf0c <_free_r+0x94>)
 800ce94:	9801      	ldr	r0, [sp, #4]
 800ce96:	6813      	ldr	r3, [r2, #0]
 800ce98:	b933      	cbnz	r3, 800cea8 <_free_r+0x30>
 800ce9a:	6063      	str	r3, [r4, #4]
 800ce9c:	6014      	str	r4, [r2, #0]
 800ce9e:	b003      	add	sp, #12
 800cea0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cea4:	f000 b8da 	b.w	800d05c <__malloc_unlock>
 800cea8:	42a3      	cmp	r3, r4
 800ceaa:	d908      	bls.n	800cebe <_free_r+0x46>
 800ceac:	6825      	ldr	r5, [r4, #0]
 800ceae:	1961      	adds	r1, r4, r5
 800ceb0:	428b      	cmp	r3, r1
 800ceb2:	bf01      	itttt	eq
 800ceb4:	6819      	ldreq	r1, [r3, #0]
 800ceb6:	685b      	ldreq	r3, [r3, #4]
 800ceb8:	1949      	addeq	r1, r1, r5
 800ceba:	6021      	streq	r1, [r4, #0]
 800cebc:	e7ed      	b.n	800ce9a <_free_r+0x22>
 800cebe:	461a      	mov	r2, r3
 800cec0:	685b      	ldr	r3, [r3, #4]
 800cec2:	b10b      	cbz	r3, 800cec8 <_free_r+0x50>
 800cec4:	42a3      	cmp	r3, r4
 800cec6:	d9fa      	bls.n	800cebe <_free_r+0x46>
 800cec8:	6811      	ldr	r1, [r2, #0]
 800ceca:	1855      	adds	r5, r2, r1
 800cecc:	42a5      	cmp	r5, r4
 800cece:	d10b      	bne.n	800cee8 <_free_r+0x70>
 800ced0:	6824      	ldr	r4, [r4, #0]
 800ced2:	4421      	add	r1, r4
 800ced4:	1854      	adds	r4, r2, r1
 800ced6:	42a3      	cmp	r3, r4
 800ced8:	6011      	str	r1, [r2, #0]
 800ceda:	d1e0      	bne.n	800ce9e <_free_r+0x26>
 800cedc:	681c      	ldr	r4, [r3, #0]
 800cede:	685b      	ldr	r3, [r3, #4]
 800cee0:	6053      	str	r3, [r2, #4]
 800cee2:	440c      	add	r4, r1
 800cee4:	6014      	str	r4, [r2, #0]
 800cee6:	e7da      	b.n	800ce9e <_free_r+0x26>
 800cee8:	d902      	bls.n	800cef0 <_free_r+0x78>
 800ceea:	230c      	movs	r3, #12
 800ceec:	6003      	str	r3, [r0, #0]
 800ceee:	e7d6      	b.n	800ce9e <_free_r+0x26>
 800cef0:	6825      	ldr	r5, [r4, #0]
 800cef2:	1961      	adds	r1, r4, r5
 800cef4:	428b      	cmp	r3, r1
 800cef6:	bf04      	itt	eq
 800cef8:	6819      	ldreq	r1, [r3, #0]
 800cefa:	685b      	ldreq	r3, [r3, #4]
 800cefc:	6063      	str	r3, [r4, #4]
 800cefe:	bf04      	itt	eq
 800cf00:	1949      	addeq	r1, r1, r5
 800cf02:	6021      	streq	r1, [r4, #0]
 800cf04:	6054      	str	r4, [r2, #4]
 800cf06:	e7ca      	b.n	800ce9e <_free_r+0x26>
 800cf08:	b003      	add	sp, #12
 800cf0a:	bd30      	pop	{r4, r5, pc}
 800cf0c:	20006e74 	.word	0x20006e74

0800cf10 <sbrk_aligned>:
 800cf10:	b570      	push	{r4, r5, r6, lr}
 800cf12:	4e0e      	ldr	r6, [pc, #56]	; (800cf4c <sbrk_aligned+0x3c>)
 800cf14:	460c      	mov	r4, r1
 800cf16:	6831      	ldr	r1, [r6, #0]
 800cf18:	4605      	mov	r5, r0
 800cf1a:	b911      	cbnz	r1, 800cf22 <sbrk_aligned+0x12>
 800cf1c:	f000 fe50 	bl	800dbc0 <_sbrk_r>
 800cf20:	6030      	str	r0, [r6, #0]
 800cf22:	4621      	mov	r1, r4
 800cf24:	4628      	mov	r0, r5
 800cf26:	f000 fe4b 	bl	800dbc0 <_sbrk_r>
 800cf2a:	1c43      	adds	r3, r0, #1
 800cf2c:	d00a      	beq.n	800cf44 <sbrk_aligned+0x34>
 800cf2e:	1cc4      	adds	r4, r0, #3
 800cf30:	f024 0403 	bic.w	r4, r4, #3
 800cf34:	42a0      	cmp	r0, r4
 800cf36:	d007      	beq.n	800cf48 <sbrk_aligned+0x38>
 800cf38:	1a21      	subs	r1, r4, r0
 800cf3a:	4628      	mov	r0, r5
 800cf3c:	f000 fe40 	bl	800dbc0 <_sbrk_r>
 800cf40:	3001      	adds	r0, #1
 800cf42:	d101      	bne.n	800cf48 <sbrk_aligned+0x38>
 800cf44:	f04f 34ff 	mov.w	r4, #4294967295
 800cf48:	4620      	mov	r0, r4
 800cf4a:	bd70      	pop	{r4, r5, r6, pc}
 800cf4c:	20006e78 	.word	0x20006e78

0800cf50 <_malloc_r>:
 800cf50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf54:	1ccd      	adds	r5, r1, #3
 800cf56:	f025 0503 	bic.w	r5, r5, #3
 800cf5a:	3508      	adds	r5, #8
 800cf5c:	2d0c      	cmp	r5, #12
 800cf5e:	bf38      	it	cc
 800cf60:	250c      	movcc	r5, #12
 800cf62:	2d00      	cmp	r5, #0
 800cf64:	4607      	mov	r7, r0
 800cf66:	db01      	blt.n	800cf6c <_malloc_r+0x1c>
 800cf68:	42a9      	cmp	r1, r5
 800cf6a:	d905      	bls.n	800cf78 <_malloc_r+0x28>
 800cf6c:	230c      	movs	r3, #12
 800cf6e:	603b      	str	r3, [r7, #0]
 800cf70:	2600      	movs	r6, #0
 800cf72:	4630      	mov	r0, r6
 800cf74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf78:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d04c <_malloc_r+0xfc>
 800cf7c:	f000 f868 	bl	800d050 <__malloc_lock>
 800cf80:	f8d8 3000 	ldr.w	r3, [r8]
 800cf84:	461c      	mov	r4, r3
 800cf86:	bb5c      	cbnz	r4, 800cfe0 <_malloc_r+0x90>
 800cf88:	4629      	mov	r1, r5
 800cf8a:	4638      	mov	r0, r7
 800cf8c:	f7ff ffc0 	bl	800cf10 <sbrk_aligned>
 800cf90:	1c43      	adds	r3, r0, #1
 800cf92:	4604      	mov	r4, r0
 800cf94:	d155      	bne.n	800d042 <_malloc_r+0xf2>
 800cf96:	f8d8 4000 	ldr.w	r4, [r8]
 800cf9a:	4626      	mov	r6, r4
 800cf9c:	2e00      	cmp	r6, #0
 800cf9e:	d145      	bne.n	800d02c <_malloc_r+0xdc>
 800cfa0:	2c00      	cmp	r4, #0
 800cfa2:	d048      	beq.n	800d036 <_malloc_r+0xe6>
 800cfa4:	6823      	ldr	r3, [r4, #0]
 800cfa6:	4631      	mov	r1, r6
 800cfa8:	4638      	mov	r0, r7
 800cfaa:	eb04 0903 	add.w	r9, r4, r3
 800cfae:	f000 fe07 	bl	800dbc0 <_sbrk_r>
 800cfb2:	4581      	cmp	r9, r0
 800cfb4:	d13f      	bne.n	800d036 <_malloc_r+0xe6>
 800cfb6:	6821      	ldr	r1, [r4, #0]
 800cfb8:	1a6d      	subs	r5, r5, r1
 800cfba:	4629      	mov	r1, r5
 800cfbc:	4638      	mov	r0, r7
 800cfbe:	f7ff ffa7 	bl	800cf10 <sbrk_aligned>
 800cfc2:	3001      	adds	r0, #1
 800cfc4:	d037      	beq.n	800d036 <_malloc_r+0xe6>
 800cfc6:	6823      	ldr	r3, [r4, #0]
 800cfc8:	442b      	add	r3, r5
 800cfca:	6023      	str	r3, [r4, #0]
 800cfcc:	f8d8 3000 	ldr.w	r3, [r8]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d038      	beq.n	800d046 <_malloc_r+0xf6>
 800cfd4:	685a      	ldr	r2, [r3, #4]
 800cfd6:	42a2      	cmp	r2, r4
 800cfd8:	d12b      	bne.n	800d032 <_malloc_r+0xe2>
 800cfda:	2200      	movs	r2, #0
 800cfdc:	605a      	str	r2, [r3, #4]
 800cfde:	e00f      	b.n	800d000 <_malloc_r+0xb0>
 800cfe0:	6822      	ldr	r2, [r4, #0]
 800cfe2:	1b52      	subs	r2, r2, r5
 800cfe4:	d41f      	bmi.n	800d026 <_malloc_r+0xd6>
 800cfe6:	2a0b      	cmp	r2, #11
 800cfe8:	d917      	bls.n	800d01a <_malloc_r+0xca>
 800cfea:	1961      	adds	r1, r4, r5
 800cfec:	42a3      	cmp	r3, r4
 800cfee:	6025      	str	r5, [r4, #0]
 800cff0:	bf18      	it	ne
 800cff2:	6059      	strne	r1, [r3, #4]
 800cff4:	6863      	ldr	r3, [r4, #4]
 800cff6:	bf08      	it	eq
 800cff8:	f8c8 1000 	streq.w	r1, [r8]
 800cffc:	5162      	str	r2, [r4, r5]
 800cffe:	604b      	str	r3, [r1, #4]
 800d000:	4638      	mov	r0, r7
 800d002:	f104 060b 	add.w	r6, r4, #11
 800d006:	f000 f829 	bl	800d05c <__malloc_unlock>
 800d00a:	f026 0607 	bic.w	r6, r6, #7
 800d00e:	1d23      	adds	r3, r4, #4
 800d010:	1af2      	subs	r2, r6, r3
 800d012:	d0ae      	beq.n	800cf72 <_malloc_r+0x22>
 800d014:	1b9b      	subs	r3, r3, r6
 800d016:	50a3      	str	r3, [r4, r2]
 800d018:	e7ab      	b.n	800cf72 <_malloc_r+0x22>
 800d01a:	42a3      	cmp	r3, r4
 800d01c:	6862      	ldr	r2, [r4, #4]
 800d01e:	d1dd      	bne.n	800cfdc <_malloc_r+0x8c>
 800d020:	f8c8 2000 	str.w	r2, [r8]
 800d024:	e7ec      	b.n	800d000 <_malloc_r+0xb0>
 800d026:	4623      	mov	r3, r4
 800d028:	6864      	ldr	r4, [r4, #4]
 800d02a:	e7ac      	b.n	800cf86 <_malloc_r+0x36>
 800d02c:	4634      	mov	r4, r6
 800d02e:	6876      	ldr	r6, [r6, #4]
 800d030:	e7b4      	b.n	800cf9c <_malloc_r+0x4c>
 800d032:	4613      	mov	r3, r2
 800d034:	e7cc      	b.n	800cfd0 <_malloc_r+0x80>
 800d036:	230c      	movs	r3, #12
 800d038:	603b      	str	r3, [r7, #0]
 800d03a:	4638      	mov	r0, r7
 800d03c:	f000 f80e 	bl	800d05c <__malloc_unlock>
 800d040:	e797      	b.n	800cf72 <_malloc_r+0x22>
 800d042:	6025      	str	r5, [r4, #0]
 800d044:	e7dc      	b.n	800d000 <_malloc_r+0xb0>
 800d046:	605b      	str	r3, [r3, #4]
 800d048:	deff      	udf	#255	; 0xff
 800d04a:	bf00      	nop
 800d04c:	20006e74 	.word	0x20006e74

0800d050 <__malloc_lock>:
 800d050:	4801      	ldr	r0, [pc, #4]	; (800d058 <__malloc_lock+0x8>)
 800d052:	f7ff bf00 	b.w	800ce56 <__retarget_lock_acquire_recursive>
 800d056:	bf00      	nop
 800d058:	20006e70 	.word	0x20006e70

0800d05c <__malloc_unlock>:
 800d05c:	4801      	ldr	r0, [pc, #4]	; (800d064 <__malloc_unlock+0x8>)
 800d05e:	f7ff befb 	b.w	800ce58 <__retarget_lock_release_recursive>
 800d062:	bf00      	nop
 800d064:	20006e70 	.word	0x20006e70

0800d068 <__ssputs_r>:
 800d068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d06c:	688e      	ldr	r6, [r1, #8]
 800d06e:	461f      	mov	r7, r3
 800d070:	42be      	cmp	r6, r7
 800d072:	680b      	ldr	r3, [r1, #0]
 800d074:	4682      	mov	sl, r0
 800d076:	460c      	mov	r4, r1
 800d078:	4690      	mov	r8, r2
 800d07a:	d82c      	bhi.n	800d0d6 <__ssputs_r+0x6e>
 800d07c:	898a      	ldrh	r2, [r1, #12]
 800d07e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d082:	d026      	beq.n	800d0d2 <__ssputs_r+0x6a>
 800d084:	6965      	ldr	r5, [r4, #20]
 800d086:	6909      	ldr	r1, [r1, #16]
 800d088:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d08c:	eba3 0901 	sub.w	r9, r3, r1
 800d090:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d094:	1c7b      	adds	r3, r7, #1
 800d096:	444b      	add	r3, r9
 800d098:	106d      	asrs	r5, r5, #1
 800d09a:	429d      	cmp	r5, r3
 800d09c:	bf38      	it	cc
 800d09e:	461d      	movcc	r5, r3
 800d0a0:	0553      	lsls	r3, r2, #21
 800d0a2:	d527      	bpl.n	800d0f4 <__ssputs_r+0x8c>
 800d0a4:	4629      	mov	r1, r5
 800d0a6:	f7ff ff53 	bl	800cf50 <_malloc_r>
 800d0aa:	4606      	mov	r6, r0
 800d0ac:	b360      	cbz	r0, 800d108 <__ssputs_r+0xa0>
 800d0ae:	6921      	ldr	r1, [r4, #16]
 800d0b0:	464a      	mov	r2, r9
 800d0b2:	f7ff fed2 	bl	800ce5a <memcpy>
 800d0b6:	89a3      	ldrh	r3, [r4, #12]
 800d0b8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d0bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0c0:	81a3      	strh	r3, [r4, #12]
 800d0c2:	6126      	str	r6, [r4, #16]
 800d0c4:	6165      	str	r5, [r4, #20]
 800d0c6:	444e      	add	r6, r9
 800d0c8:	eba5 0509 	sub.w	r5, r5, r9
 800d0cc:	6026      	str	r6, [r4, #0]
 800d0ce:	60a5      	str	r5, [r4, #8]
 800d0d0:	463e      	mov	r6, r7
 800d0d2:	42be      	cmp	r6, r7
 800d0d4:	d900      	bls.n	800d0d8 <__ssputs_r+0x70>
 800d0d6:	463e      	mov	r6, r7
 800d0d8:	6820      	ldr	r0, [r4, #0]
 800d0da:	4632      	mov	r2, r6
 800d0dc:	4641      	mov	r1, r8
 800d0de:	f000 fd33 	bl	800db48 <memmove>
 800d0e2:	68a3      	ldr	r3, [r4, #8]
 800d0e4:	1b9b      	subs	r3, r3, r6
 800d0e6:	60a3      	str	r3, [r4, #8]
 800d0e8:	6823      	ldr	r3, [r4, #0]
 800d0ea:	4433      	add	r3, r6
 800d0ec:	6023      	str	r3, [r4, #0]
 800d0ee:	2000      	movs	r0, #0
 800d0f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0f4:	462a      	mov	r2, r5
 800d0f6:	f000 fd73 	bl	800dbe0 <_realloc_r>
 800d0fa:	4606      	mov	r6, r0
 800d0fc:	2800      	cmp	r0, #0
 800d0fe:	d1e0      	bne.n	800d0c2 <__ssputs_r+0x5a>
 800d100:	6921      	ldr	r1, [r4, #16]
 800d102:	4650      	mov	r0, sl
 800d104:	f7ff feb8 	bl	800ce78 <_free_r>
 800d108:	230c      	movs	r3, #12
 800d10a:	f8ca 3000 	str.w	r3, [sl]
 800d10e:	89a3      	ldrh	r3, [r4, #12]
 800d110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d114:	81a3      	strh	r3, [r4, #12]
 800d116:	f04f 30ff 	mov.w	r0, #4294967295
 800d11a:	e7e9      	b.n	800d0f0 <__ssputs_r+0x88>

0800d11c <_svfiprintf_r>:
 800d11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d120:	4698      	mov	r8, r3
 800d122:	898b      	ldrh	r3, [r1, #12]
 800d124:	061b      	lsls	r3, r3, #24
 800d126:	b09d      	sub	sp, #116	; 0x74
 800d128:	4607      	mov	r7, r0
 800d12a:	460d      	mov	r5, r1
 800d12c:	4614      	mov	r4, r2
 800d12e:	d50e      	bpl.n	800d14e <_svfiprintf_r+0x32>
 800d130:	690b      	ldr	r3, [r1, #16]
 800d132:	b963      	cbnz	r3, 800d14e <_svfiprintf_r+0x32>
 800d134:	2140      	movs	r1, #64	; 0x40
 800d136:	f7ff ff0b 	bl	800cf50 <_malloc_r>
 800d13a:	6028      	str	r0, [r5, #0]
 800d13c:	6128      	str	r0, [r5, #16]
 800d13e:	b920      	cbnz	r0, 800d14a <_svfiprintf_r+0x2e>
 800d140:	230c      	movs	r3, #12
 800d142:	603b      	str	r3, [r7, #0]
 800d144:	f04f 30ff 	mov.w	r0, #4294967295
 800d148:	e0d0      	b.n	800d2ec <_svfiprintf_r+0x1d0>
 800d14a:	2340      	movs	r3, #64	; 0x40
 800d14c:	616b      	str	r3, [r5, #20]
 800d14e:	2300      	movs	r3, #0
 800d150:	9309      	str	r3, [sp, #36]	; 0x24
 800d152:	2320      	movs	r3, #32
 800d154:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d158:	f8cd 800c 	str.w	r8, [sp, #12]
 800d15c:	2330      	movs	r3, #48	; 0x30
 800d15e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d304 <_svfiprintf_r+0x1e8>
 800d162:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d166:	f04f 0901 	mov.w	r9, #1
 800d16a:	4623      	mov	r3, r4
 800d16c:	469a      	mov	sl, r3
 800d16e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d172:	b10a      	cbz	r2, 800d178 <_svfiprintf_r+0x5c>
 800d174:	2a25      	cmp	r2, #37	; 0x25
 800d176:	d1f9      	bne.n	800d16c <_svfiprintf_r+0x50>
 800d178:	ebba 0b04 	subs.w	fp, sl, r4
 800d17c:	d00b      	beq.n	800d196 <_svfiprintf_r+0x7a>
 800d17e:	465b      	mov	r3, fp
 800d180:	4622      	mov	r2, r4
 800d182:	4629      	mov	r1, r5
 800d184:	4638      	mov	r0, r7
 800d186:	f7ff ff6f 	bl	800d068 <__ssputs_r>
 800d18a:	3001      	adds	r0, #1
 800d18c:	f000 80a9 	beq.w	800d2e2 <_svfiprintf_r+0x1c6>
 800d190:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d192:	445a      	add	r2, fp
 800d194:	9209      	str	r2, [sp, #36]	; 0x24
 800d196:	f89a 3000 	ldrb.w	r3, [sl]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	f000 80a1 	beq.w	800d2e2 <_svfiprintf_r+0x1c6>
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	f04f 32ff 	mov.w	r2, #4294967295
 800d1a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1aa:	f10a 0a01 	add.w	sl, sl, #1
 800d1ae:	9304      	str	r3, [sp, #16]
 800d1b0:	9307      	str	r3, [sp, #28]
 800d1b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1b6:	931a      	str	r3, [sp, #104]	; 0x68
 800d1b8:	4654      	mov	r4, sl
 800d1ba:	2205      	movs	r2, #5
 800d1bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1c0:	4850      	ldr	r0, [pc, #320]	; (800d304 <_svfiprintf_r+0x1e8>)
 800d1c2:	f7f3 f80d 	bl	80001e0 <memchr>
 800d1c6:	9a04      	ldr	r2, [sp, #16]
 800d1c8:	b9d8      	cbnz	r0, 800d202 <_svfiprintf_r+0xe6>
 800d1ca:	06d0      	lsls	r0, r2, #27
 800d1cc:	bf44      	itt	mi
 800d1ce:	2320      	movmi	r3, #32
 800d1d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d1d4:	0711      	lsls	r1, r2, #28
 800d1d6:	bf44      	itt	mi
 800d1d8:	232b      	movmi	r3, #43	; 0x2b
 800d1da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d1de:	f89a 3000 	ldrb.w	r3, [sl]
 800d1e2:	2b2a      	cmp	r3, #42	; 0x2a
 800d1e4:	d015      	beq.n	800d212 <_svfiprintf_r+0xf6>
 800d1e6:	9a07      	ldr	r2, [sp, #28]
 800d1e8:	4654      	mov	r4, sl
 800d1ea:	2000      	movs	r0, #0
 800d1ec:	f04f 0c0a 	mov.w	ip, #10
 800d1f0:	4621      	mov	r1, r4
 800d1f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1f6:	3b30      	subs	r3, #48	; 0x30
 800d1f8:	2b09      	cmp	r3, #9
 800d1fa:	d94d      	bls.n	800d298 <_svfiprintf_r+0x17c>
 800d1fc:	b1b0      	cbz	r0, 800d22c <_svfiprintf_r+0x110>
 800d1fe:	9207      	str	r2, [sp, #28]
 800d200:	e014      	b.n	800d22c <_svfiprintf_r+0x110>
 800d202:	eba0 0308 	sub.w	r3, r0, r8
 800d206:	fa09 f303 	lsl.w	r3, r9, r3
 800d20a:	4313      	orrs	r3, r2
 800d20c:	9304      	str	r3, [sp, #16]
 800d20e:	46a2      	mov	sl, r4
 800d210:	e7d2      	b.n	800d1b8 <_svfiprintf_r+0x9c>
 800d212:	9b03      	ldr	r3, [sp, #12]
 800d214:	1d19      	adds	r1, r3, #4
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	9103      	str	r1, [sp, #12]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	bfbb      	ittet	lt
 800d21e:	425b      	neglt	r3, r3
 800d220:	f042 0202 	orrlt.w	r2, r2, #2
 800d224:	9307      	strge	r3, [sp, #28]
 800d226:	9307      	strlt	r3, [sp, #28]
 800d228:	bfb8      	it	lt
 800d22a:	9204      	strlt	r2, [sp, #16]
 800d22c:	7823      	ldrb	r3, [r4, #0]
 800d22e:	2b2e      	cmp	r3, #46	; 0x2e
 800d230:	d10c      	bne.n	800d24c <_svfiprintf_r+0x130>
 800d232:	7863      	ldrb	r3, [r4, #1]
 800d234:	2b2a      	cmp	r3, #42	; 0x2a
 800d236:	d134      	bne.n	800d2a2 <_svfiprintf_r+0x186>
 800d238:	9b03      	ldr	r3, [sp, #12]
 800d23a:	1d1a      	adds	r2, r3, #4
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	9203      	str	r2, [sp, #12]
 800d240:	2b00      	cmp	r3, #0
 800d242:	bfb8      	it	lt
 800d244:	f04f 33ff 	movlt.w	r3, #4294967295
 800d248:	3402      	adds	r4, #2
 800d24a:	9305      	str	r3, [sp, #20]
 800d24c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d314 <_svfiprintf_r+0x1f8>
 800d250:	7821      	ldrb	r1, [r4, #0]
 800d252:	2203      	movs	r2, #3
 800d254:	4650      	mov	r0, sl
 800d256:	f7f2 ffc3 	bl	80001e0 <memchr>
 800d25a:	b138      	cbz	r0, 800d26c <_svfiprintf_r+0x150>
 800d25c:	9b04      	ldr	r3, [sp, #16]
 800d25e:	eba0 000a 	sub.w	r0, r0, sl
 800d262:	2240      	movs	r2, #64	; 0x40
 800d264:	4082      	lsls	r2, r0
 800d266:	4313      	orrs	r3, r2
 800d268:	3401      	adds	r4, #1
 800d26a:	9304      	str	r3, [sp, #16]
 800d26c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d270:	4825      	ldr	r0, [pc, #148]	; (800d308 <_svfiprintf_r+0x1ec>)
 800d272:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d276:	2206      	movs	r2, #6
 800d278:	f7f2 ffb2 	bl	80001e0 <memchr>
 800d27c:	2800      	cmp	r0, #0
 800d27e:	d038      	beq.n	800d2f2 <_svfiprintf_r+0x1d6>
 800d280:	4b22      	ldr	r3, [pc, #136]	; (800d30c <_svfiprintf_r+0x1f0>)
 800d282:	bb1b      	cbnz	r3, 800d2cc <_svfiprintf_r+0x1b0>
 800d284:	9b03      	ldr	r3, [sp, #12]
 800d286:	3307      	adds	r3, #7
 800d288:	f023 0307 	bic.w	r3, r3, #7
 800d28c:	3308      	adds	r3, #8
 800d28e:	9303      	str	r3, [sp, #12]
 800d290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d292:	4433      	add	r3, r6
 800d294:	9309      	str	r3, [sp, #36]	; 0x24
 800d296:	e768      	b.n	800d16a <_svfiprintf_r+0x4e>
 800d298:	fb0c 3202 	mla	r2, ip, r2, r3
 800d29c:	460c      	mov	r4, r1
 800d29e:	2001      	movs	r0, #1
 800d2a0:	e7a6      	b.n	800d1f0 <_svfiprintf_r+0xd4>
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	3401      	adds	r4, #1
 800d2a6:	9305      	str	r3, [sp, #20]
 800d2a8:	4619      	mov	r1, r3
 800d2aa:	f04f 0c0a 	mov.w	ip, #10
 800d2ae:	4620      	mov	r0, r4
 800d2b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2b4:	3a30      	subs	r2, #48	; 0x30
 800d2b6:	2a09      	cmp	r2, #9
 800d2b8:	d903      	bls.n	800d2c2 <_svfiprintf_r+0x1a6>
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d0c6      	beq.n	800d24c <_svfiprintf_r+0x130>
 800d2be:	9105      	str	r1, [sp, #20]
 800d2c0:	e7c4      	b.n	800d24c <_svfiprintf_r+0x130>
 800d2c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d2c6:	4604      	mov	r4, r0
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	e7f0      	b.n	800d2ae <_svfiprintf_r+0x192>
 800d2cc:	ab03      	add	r3, sp, #12
 800d2ce:	9300      	str	r3, [sp, #0]
 800d2d0:	462a      	mov	r2, r5
 800d2d2:	4b0f      	ldr	r3, [pc, #60]	; (800d310 <_svfiprintf_r+0x1f4>)
 800d2d4:	a904      	add	r1, sp, #16
 800d2d6:	4638      	mov	r0, r7
 800d2d8:	f3af 8000 	nop.w
 800d2dc:	1c42      	adds	r2, r0, #1
 800d2de:	4606      	mov	r6, r0
 800d2e0:	d1d6      	bne.n	800d290 <_svfiprintf_r+0x174>
 800d2e2:	89ab      	ldrh	r3, [r5, #12]
 800d2e4:	065b      	lsls	r3, r3, #25
 800d2e6:	f53f af2d 	bmi.w	800d144 <_svfiprintf_r+0x28>
 800d2ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d2ec:	b01d      	add	sp, #116	; 0x74
 800d2ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2f2:	ab03      	add	r3, sp, #12
 800d2f4:	9300      	str	r3, [sp, #0]
 800d2f6:	462a      	mov	r2, r5
 800d2f8:	4b05      	ldr	r3, [pc, #20]	; (800d310 <_svfiprintf_r+0x1f4>)
 800d2fa:	a904      	add	r1, sp, #16
 800d2fc:	4638      	mov	r0, r7
 800d2fe:	f000 f9bd 	bl	800d67c <_printf_i>
 800d302:	e7eb      	b.n	800d2dc <_svfiprintf_r+0x1c0>
 800d304:	0800e6b4 	.word	0x0800e6b4
 800d308:	0800e6be 	.word	0x0800e6be
 800d30c:	00000000 	.word	0x00000000
 800d310:	0800d069 	.word	0x0800d069
 800d314:	0800e6ba 	.word	0x0800e6ba

0800d318 <__sfputc_r>:
 800d318:	6893      	ldr	r3, [r2, #8]
 800d31a:	3b01      	subs	r3, #1
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	b410      	push	{r4}
 800d320:	6093      	str	r3, [r2, #8]
 800d322:	da08      	bge.n	800d336 <__sfputc_r+0x1e>
 800d324:	6994      	ldr	r4, [r2, #24]
 800d326:	42a3      	cmp	r3, r4
 800d328:	db01      	blt.n	800d32e <__sfputc_r+0x16>
 800d32a:	290a      	cmp	r1, #10
 800d32c:	d103      	bne.n	800d336 <__sfputc_r+0x1e>
 800d32e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d332:	f7ff bc82 	b.w	800cc3a <__swbuf_r>
 800d336:	6813      	ldr	r3, [r2, #0]
 800d338:	1c58      	adds	r0, r3, #1
 800d33a:	6010      	str	r0, [r2, #0]
 800d33c:	7019      	strb	r1, [r3, #0]
 800d33e:	4608      	mov	r0, r1
 800d340:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d344:	4770      	bx	lr

0800d346 <__sfputs_r>:
 800d346:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d348:	4606      	mov	r6, r0
 800d34a:	460f      	mov	r7, r1
 800d34c:	4614      	mov	r4, r2
 800d34e:	18d5      	adds	r5, r2, r3
 800d350:	42ac      	cmp	r4, r5
 800d352:	d101      	bne.n	800d358 <__sfputs_r+0x12>
 800d354:	2000      	movs	r0, #0
 800d356:	e007      	b.n	800d368 <__sfputs_r+0x22>
 800d358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d35c:	463a      	mov	r2, r7
 800d35e:	4630      	mov	r0, r6
 800d360:	f7ff ffda 	bl	800d318 <__sfputc_r>
 800d364:	1c43      	adds	r3, r0, #1
 800d366:	d1f3      	bne.n	800d350 <__sfputs_r+0xa>
 800d368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d36c <_vfiprintf_r>:
 800d36c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d370:	460d      	mov	r5, r1
 800d372:	b09d      	sub	sp, #116	; 0x74
 800d374:	4614      	mov	r4, r2
 800d376:	4698      	mov	r8, r3
 800d378:	4606      	mov	r6, r0
 800d37a:	b118      	cbz	r0, 800d384 <_vfiprintf_r+0x18>
 800d37c:	6a03      	ldr	r3, [r0, #32]
 800d37e:	b90b      	cbnz	r3, 800d384 <_vfiprintf_r+0x18>
 800d380:	f7ff fb38 	bl	800c9f4 <__sinit>
 800d384:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d386:	07d9      	lsls	r1, r3, #31
 800d388:	d405      	bmi.n	800d396 <_vfiprintf_r+0x2a>
 800d38a:	89ab      	ldrh	r3, [r5, #12]
 800d38c:	059a      	lsls	r2, r3, #22
 800d38e:	d402      	bmi.n	800d396 <_vfiprintf_r+0x2a>
 800d390:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d392:	f7ff fd60 	bl	800ce56 <__retarget_lock_acquire_recursive>
 800d396:	89ab      	ldrh	r3, [r5, #12]
 800d398:	071b      	lsls	r3, r3, #28
 800d39a:	d501      	bpl.n	800d3a0 <_vfiprintf_r+0x34>
 800d39c:	692b      	ldr	r3, [r5, #16]
 800d39e:	b99b      	cbnz	r3, 800d3c8 <_vfiprintf_r+0x5c>
 800d3a0:	4629      	mov	r1, r5
 800d3a2:	4630      	mov	r0, r6
 800d3a4:	f7ff fc86 	bl	800ccb4 <__swsetup_r>
 800d3a8:	b170      	cbz	r0, 800d3c8 <_vfiprintf_r+0x5c>
 800d3aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3ac:	07dc      	lsls	r4, r3, #31
 800d3ae:	d504      	bpl.n	800d3ba <_vfiprintf_r+0x4e>
 800d3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b4:	b01d      	add	sp, #116	; 0x74
 800d3b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ba:	89ab      	ldrh	r3, [r5, #12]
 800d3bc:	0598      	lsls	r0, r3, #22
 800d3be:	d4f7      	bmi.n	800d3b0 <_vfiprintf_r+0x44>
 800d3c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3c2:	f7ff fd49 	bl	800ce58 <__retarget_lock_release_recursive>
 800d3c6:	e7f3      	b.n	800d3b0 <_vfiprintf_r+0x44>
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	9309      	str	r3, [sp, #36]	; 0x24
 800d3cc:	2320      	movs	r3, #32
 800d3ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d3d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3d6:	2330      	movs	r3, #48	; 0x30
 800d3d8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d58c <_vfiprintf_r+0x220>
 800d3dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d3e0:	f04f 0901 	mov.w	r9, #1
 800d3e4:	4623      	mov	r3, r4
 800d3e6:	469a      	mov	sl, r3
 800d3e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3ec:	b10a      	cbz	r2, 800d3f2 <_vfiprintf_r+0x86>
 800d3ee:	2a25      	cmp	r2, #37	; 0x25
 800d3f0:	d1f9      	bne.n	800d3e6 <_vfiprintf_r+0x7a>
 800d3f2:	ebba 0b04 	subs.w	fp, sl, r4
 800d3f6:	d00b      	beq.n	800d410 <_vfiprintf_r+0xa4>
 800d3f8:	465b      	mov	r3, fp
 800d3fa:	4622      	mov	r2, r4
 800d3fc:	4629      	mov	r1, r5
 800d3fe:	4630      	mov	r0, r6
 800d400:	f7ff ffa1 	bl	800d346 <__sfputs_r>
 800d404:	3001      	adds	r0, #1
 800d406:	f000 80a9 	beq.w	800d55c <_vfiprintf_r+0x1f0>
 800d40a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d40c:	445a      	add	r2, fp
 800d40e:	9209      	str	r2, [sp, #36]	; 0x24
 800d410:	f89a 3000 	ldrb.w	r3, [sl]
 800d414:	2b00      	cmp	r3, #0
 800d416:	f000 80a1 	beq.w	800d55c <_vfiprintf_r+0x1f0>
 800d41a:	2300      	movs	r3, #0
 800d41c:	f04f 32ff 	mov.w	r2, #4294967295
 800d420:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d424:	f10a 0a01 	add.w	sl, sl, #1
 800d428:	9304      	str	r3, [sp, #16]
 800d42a:	9307      	str	r3, [sp, #28]
 800d42c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d430:	931a      	str	r3, [sp, #104]	; 0x68
 800d432:	4654      	mov	r4, sl
 800d434:	2205      	movs	r2, #5
 800d436:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d43a:	4854      	ldr	r0, [pc, #336]	; (800d58c <_vfiprintf_r+0x220>)
 800d43c:	f7f2 fed0 	bl	80001e0 <memchr>
 800d440:	9a04      	ldr	r2, [sp, #16]
 800d442:	b9d8      	cbnz	r0, 800d47c <_vfiprintf_r+0x110>
 800d444:	06d1      	lsls	r1, r2, #27
 800d446:	bf44      	itt	mi
 800d448:	2320      	movmi	r3, #32
 800d44a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d44e:	0713      	lsls	r3, r2, #28
 800d450:	bf44      	itt	mi
 800d452:	232b      	movmi	r3, #43	; 0x2b
 800d454:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d458:	f89a 3000 	ldrb.w	r3, [sl]
 800d45c:	2b2a      	cmp	r3, #42	; 0x2a
 800d45e:	d015      	beq.n	800d48c <_vfiprintf_r+0x120>
 800d460:	9a07      	ldr	r2, [sp, #28]
 800d462:	4654      	mov	r4, sl
 800d464:	2000      	movs	r0, #0
 800d466:	f04f 0c0a 	mov.w	ip, #10
 800d46a:	4621      	mov	r1, r4
 800d46c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d470:	3b30      	subs	r3, #48	; 0x30
 800d472:	2b09      	cmp	r3, #9
 800d474:	d94d      	bls.n	800d512 <_vfiprintf_r+0x1a6>
 800d476:	b1b0      	cbz	r0, 800d4a6 <_vfiprintf_r+0x13a>
 800d478:	9207      	str	r2, [sp, #28]
 800d47a:	e014      	b.n	800d4a6 <_vfiprintf_r+0x13a>
 800d47c:	eba0 0308 	sub.w	r3, r0, r8
 800d480:	fa09 f303 	lsl.w	r3, r9, r3
 800d484:	4313      	orrs	r3, r2
 800d486:	9304      	str	r3, [sp, #16]
 800d488:	46a2      	mov	sl, r4
 800d48a:	e7d2      	b.n	800d432 <_vfiprintf_r+0xc6>
 800d48c:	9b03      	ldr	r3, [sp, #12]
 800d48e:	1d19      	adds	r1, r3, #4
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	9103      	str	r1, [sp, #12]
 800d494:	2b00      	cmp	r3, #0
 800d496:	bfbb      	ittet	lt
 800d498:	425b      	neglt	r3, r3
 800d49a:	f042 0202 	orrlt.w	r2, r2, #2
 800d49e:	9307      	strge	r3, [sp, #28]
 800d4a0:	9307      	strlt	r3, [sp, #28]
 800d4a2:	bfb8      	it	lt
 800d4a4:	9204      	strlt	r2, [sp, #16]
 800d4a6:	7823      	ldrb	r3, [r4, #0]
 800d4a8:	2b2e      	cmp	r3, #46	; 0x2e
 800d4aa:	d10c      	bne.n	800d4c6 <_vfiprintf_r+0x15a>
 800d4ac:	7863      	ldrb	r3, [r4, #1]
 800d4ae:	2b2a      	cmp	r3, #42	; 0x2a
 800d4b0:	d134      	bne.n	800d51c <_vfiprintf_r+0x1b0>
 800d4b2:	9b03      	ldr	r3, [sp, #12]
 800d4b4:	1d1a      	adds	r2, r3, #4
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	9203      	str	r2, [sp, #12]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	bfb8      	it	lt
 800d4be:	f04f 33ff 	movlt.w	r3, #4294967295
 800d4c2:	3402      	adds	r4, #2
 800d4c4:	9305      	str	r3, [sp, #20]
 800d4c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d59c <_vfiprintf_r+0x230>
 800d4ca:	7821      	ldrb	r1, [r4, #0]
 800d4cc:	2203      	movs	r2, #3
 800d4ce:	4650      	mov	r0, sl
 800d4d0:	f7f2 fe86 	bl	80001e0 <memchr>
 800d4d4:	b138      	cbz	r0, 800d4e6 <_vfiprintf_r+0x17a>
 800d4d6:	9b04      	ldr	r3, [sp, #16]
 800d4d8:	eba0 000a 	sub.w	r0, r0, sl
 800d4dc:	2240      	movs	r2, #64	; 0x40
 800d4de:	4082      	lsls	r2, r0
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	3401      	adds	r4, #1
 800d4e4:	9304      	str	r3, [sp, #16]
 800d4e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4ea:	4829      	ldr	r0, [pc, #164]	; (800d590 <_vfiprintf_r+0x224>)
 800d4ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d4f0:	2206      	movs	r2, #6
 800d4f2:	f7f2 fe75 	bl	80001e0 <memchr>
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	d03f      	beq.n	800d57a <_vfiprintf_r+0x20e>
 800d4fa:	4b26      	ldr	r3, [pc, #152]	; (800d594 <_vfiprintf_r+0x228>)
 800d4fc:	bb1b      	cbnz	r3, 800d546 <_vfiprintf_r+0x1da>
 800d4fe:	9b03      	ldr	r3, [sp, #12]
 800d500:	3307      	adds	r3, #7
 800d502:	f023 0307 	bic.w	r3, r3, #7
 800d506:	3308      	adds	r3, #8
 800d508:	9303      	str	r3, [sp, #12]
 800d50a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d50c:	443b      	add	r3, r7
 800d50e:	9309      	str	r3, [sp, #36]	; 0x24
 800d510:	e768      	b.n	800d3e4 <_vfiprintf_r+0x78>
 800d512:	fb0c 3202 	mla	r2, ip, r2, r3
 800d516:	460c      	mov	r4, r1
 800d518:	2001      	movs	r0, #1
 800d51a:	e7a6      	b.n	800d46a <_vfiprintf_r+0xfe>
 800d51c:	2300      	movs	r3, #0
 800d51e:	3401      	adds	r4, #1
 800d520:	9305      	str	r3, [sp, #20]
 800d522:	4619      	mov	r1, r3
 800d524:	f04f 0c0a 	mov.w	ip, #10
 800d528:	4620      	mov	r0, r4
 800d52a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d52e:	3a30      	subs	r2, #48	; 0x30
 800d530:	2a09      	cmp	r2, #9
 800d532:	d903      	bls.n	800d53c <_vfiprintf_r+0x1d0>
 800d534:	2b00      	cmp	r3, #0
 800d536:	d0c6      	beq.n	800d4c6 <_vfiprintf_r+0x15a>
 800d538:	9105      	str	r1, [sp, #20]
 800d53a:	e7c4      	b.n	800d4c6 <_vfiprintf_r+0x15a>
 800d53c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d540:	4604      	mov	r4, r0
 800d542:	2301      	movs	r3, #1
 800d544:	e7f0      	b.n	800d528 <_vfiprintf_r+0x1bc>
 800d546:	ab03      	add	r3, sp, #12
 800d548:	9300      	str	r3, [sp, #0]
 800d54a:	462a      	mov	r2, r5
 800d54c:	4b12      	ldr	r3, [pc, #72]	; (800d598 <_vfiprintf_r+0x22c>)
 800d54e:	a904      	add	r1, sp, #16
 800d550:	4630      	mov	r0, r6
 800d552:	f3af 8000 	nop.w
 800d556:	4607      	mov	r7, r0
 800d558:	1c78      	adds	r0, r7, #1
 800d55a:	d1d6      	bne.n	800d50a <_vfiprintf_r+0x19e>
 800d55c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d55e:	07d9      	lsls	r1, r3, #31
 800d560:	d405      	bmi.n	800d56e <_vfiprintf_r+0x202>
 800d562:	89ab      	ldrh	r3, [r5, #12]
 800d564:	059a      	lsls	r2, r3, #22
 800d566:	d402      	bmi.n	800d56e <_vfiprintf_r+0x202>
 800d568:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d56a:	f7ff fc75 	bl	800ce58 <__retarget_lock_release_recursive>
 800d56e:	89ab      	ldrh	r3, [r5, #12]
 800d570:	065b      	lsls	r3, r3, #25
 800d572:	f53f af1d 	bmi.w	800d3b0 <_vfiprintf_r+0x44>
 800d576:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d578:	e71c      	b.n	800d3b4 <_vfiprintf_r+0x48>
 800d57a:	ab03      	add	r3, sp, #12
 800d57c:	9300      	str	r3, [sp, #0]
 800d57e:	462a      	mov	r2, r5
 800d580:	4b05      	ldr	r3, [pc, #20]	; (800d598 <_vfiprintf_r+0x22c>)
 800d582:	a904      	add	r1, sp, #16
 800d584:	4630      	mov	r0, r6
 800d586:	f000 f879 	bl	800d67c <_printf_i>
 800d58a:	e7e4      	b.n	800d556 <_vfiprintf_r+0x1ea>
 800d58c:	0800e6b4 	.word	0x0800e6b4
 800d590:	0800e6be 	.word	0x0800e6be
 800d594:	00000000 	.word	0x00000000
 800d598:	0800d347 	.word	0x0800d347
 800d59c:	0800e6ba 	.word	0x0800e6ba

0800d5a0 <_printf_common>:
 800d5a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5a4:	4616      	mov	r6, r2
 800d5a6:	4699      	mov	r9, r3
 800d5a8:	688a      	ldr	r2, [r1, #8]
 800d5aa:	690b      	ldr	r3, [r1, #16]
 800d5ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d5b0:	4293      	cmp	r3, r2
 800d5b2:	bfb8      	it	lt
 800d5b4:	4613      	movlt	r3, r2
 800d5b6:	6033      	str	r3, [r6, #0]
 800d5b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d5bc:	4607      	mov	r7, r0
 800d5be:	460c      	mov	r4, r1
 800d5c0:	b10a      	cbz	r2, 800d5c6 <_printf_common+0x26>
 800d5c2:	3301      	adds	r3, #1
 800d5c4:	6033      	str	r3, [r6, #0]
 800d5c6:	6823      	ldr	r3, [r4, #0]
 800d5c8:	0699      	lsls	r1, r3, #26
 800d5ca:	bf42      	ittt	mi
 800d5cc:	6833      	ldrmi	r3, [r6, #0]
 800d5ce:	3302      	addmi	r3, #2
 800d5d0:	6033      	strmi	r3, [r6, #0]
 800d5d2:	6825      	ldr	r5, [r4, #0]
 800d5d4:	f015 0506 	ands.w	r5, r5, #6
 800d5d8:	d106      	bne.n	800d5e8 <_printf_common+0x48>
 800d5da:	f104 0a19 	add.w	sl, r4, #25
 800d5de:	68e3      	ldr	r3, [r4, #12]
 800d5e0:	6832      	ldr	r2, [r6, #0]
 800d5e2:	1a9b      	subs	r3, r3, r2
 800d5e4:	42ab      	cmp	r3, r5
 800d5e6:	dc26      	bgt.n	800d636 <_printf_common+0x96>
 800d5e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d5ec:	1e13      	subs	r3, r2, #0
 800d5ee:	6822      	ldr	r2, [r4, #0]
 800d5f0:	bf18      	it	ne
 800d5f2:	2301      	movne	r3, #1
 800d5f4:	0692      	lsls	r2, r2, #26
 800d5f6:	d42b      	bmi.n	800d650 <_printf_common+0xb0>
 800d5f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d5fc:	4649      	mov	r1, r9
 800d5fe:	4638      	mov	r0, r7
 800d600:	47c0      	blx	r8
 800d602:	3001      	adds	r0, #1
 800d604:	d01e      	beq.n	800d644 <_printf_common+0xa4>
 800d606:	6823      	ldr	r3, [r4, #0]
 800d608:	6922      	ldr	r2, [r4, #16]
 800d60a:	f003 0306 	and.w	r3, r3, #6
 800d60e:	2b04      	cmp	r3, #4
 800d610:	bf02      	ittt	eq
 800d612:	68e5      	ldreq	r5, [r4, #12]
 800d614:	6833      	ldreq	r3, [r6, #0]
 800d616:	1aed      	subeq	r5, r5, r3
 800d618:	68a3      	ldr	r3, [r4, #8]
 800d61a:	bf0c      	ite	eq
 800d61c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d620:	2500      	movne	r5, #0
 800d622:	4293      	cmp	r3, r2
 800d624:	bfc4      	itt	gt
 800d626:	1a9b      	subgt	r3, r3, r2
 800d628:	18ed      	addgt	r5, r5, r3
 800d62a:	2600      	movs	r6, #0
 800d62c:	341a      	adds	r4, #26
 800d62e:	42b5      	cmp	r5, r6
 800d630:	d11a      	bne.n	800d668 <_printf_common+0xc8>
 800d632:	2000      	movs	r0, #0
 800d634:	e008      	b.n	800d648 <_printf_common+0xa8>
 800d636:	2301      	movs	r3, #1
 800d638:	4652      	mov	r2, sl
 800d63a:	4649      	mov	r1, r9
 800d63c:	4638      	mov	r0, r7
 800d63e:	47c0      	blx	r8
 800d640:	3001      	adds	r0, #1
 800d642:	d103      	bne.n	800d64c <_printf_common+0xac>
 800d644:	f04f 30ff 	mov.w	r0, #4294967295
 800d648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d64c:	3501      	adds	r5, #1
 800d64e:	e7c6      	b.n	800d5de <_printf_common+0x3e>
 800d650:	18e1      	adds	r1, r4, r3
 800d652:	1c5a      	adds	r2, r3, #1
 800d654:	2030      	movs	r0, #48	; 0x30
 800d656:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d65a:	4422      	add	r2, r4
 800d65c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d660:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d664:	3302      	adds	r3, #2
 800d666:	e7c7      	b.n	800d5f8 <_printf_common+0x58>
 800d668:	2301      	movs	r3, #1
 800d66a:	4622      	mov	r2, r4
 800d66c:	4649      	mov	r1, r9
 800d66e:	4638      	mov	r0, r7
 800d670:	47c0      	blx	r8
 800d672:	3001      	adds	r0, #1
 800d674:	d0e6      	beq.n	800d644 <_printf_common+0xa4>
 800d676:	3601      	adds	r6, #1
 800d678:	e7d9      	b.n	800d62e <_printf_common+0x8e>
	...

0800d67c <_printf_i>:
 800d67c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d680:	7e0f      	ldrb	r7, [r1, #24]
 800d682:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d684:	2f78      	cmp	r7, #120	; 0x78
 800d686:	4691      	mov	r9, r2
 800d688:	4680      	mov	r8, r0
 800d68a:	460c      	mov	r4, r1
 800d68c:	469a      	mov	sl, r3
 800d68e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d692:	d807      	bhi.n	800d6a4 <_printf_i+0x28>
 800d694:	2f62      	cmp	r7, #98	; 0x62
 800d696:	d80a      	bhi.n	800d6ae <_printf_i+0x32>
 800d698:	2f00      	cmp	r7, #0
 800d69a:	f000 80d4 	beq.w	800d846 <_printf_i+0x1ca>
 800d69e:	2f58      	cmp	r7, #88	; 0x58
 800d6a0:	f000 80c0 	beq.w	800d824 <_printf_i+0x1a8>
 800d6a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d6a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d6ac:	e03a      	b.n	800d724 <_printf_i+0xa8>
 800d6ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d6b2:	2b15      	cmp	r3, #21
 800d6b4:	d8f6      	bhi.n	800d6a4 <_printf_i+0x28>
 800d6b6:	a101      	add	r1, pc, #4	; (adr r1, 800d6bc <_printf_i+0x40>)
 800d6b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d6bc:	0800d715 	.word	0x0800d715
 800d6c0:	0800d729 	.word	0x0800d729
 800d6c4:	0800d6a5 	.word	0x0800d6a5
 800d6c8:	0800d6a5 	.word	0x0800d6a5
 800d6cc:	0800d6a5 	.word	0x0800d6a5
 800d6d0:	0800d6a5 	.word	0x0800d6a5
 800d6d4:	0800d729 	.word	0x0800d729
 800d6d8:	0800d6a5 	.word	0x0800d6a5
 800d6dc:	0800d6a5 	.word	0x0800d6a5
 800d6e0:	0800d6a5 	.word	0x0800d6a5
 800d6e4:	0800d6a5 	.word	0x0800d6a5
 800d6e8:	0800d82d 	.word	0x0800d82d
 800d6ec:	0800d755 	.word	0x0800d755
 800d6f0:	0800d7e7 	.word	0x0800d7e7
 800d6f4:	0800d6a5 	.word	0x0800d6a5
 800d6f8:	0800d6a5 	.word	0x0800d6a5
 800d6fc:	0800d84f 	.word	0x0800d84f
 800d700:	0800d6a5 	.word	0x0800d6a5
 800d704:	0800d755 	.word	0x0800d755
 800d708:	0800d6a5 	.word	0x0800d6a5
 800d70c:	0800d6a5 	.word	0x0800d6a5
 800d710:	0800d7ef 	.word	0x0800d7ef
 800d714:	682b      	ldr	r3, [r5, #0]
 800d716:	1d1a      	adds	r2, r3, #4
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	602a      	str	r2, [r5, #0]
 800d71c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d720:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d724:	2301      	movs	r3, #1
 800d726:	e09f      	b.n	800d868 <_printf_i+0x1ec>
 800d728:	6820      	ldr	r0, [r4, #0]
 800d72a:	682b      	ldr	r3, [r5, #0]
 800d72c:	0607      	lsls	r7, r0, #24
 800d72e:	f103 0104 	add.w	r1, r3, #4
 800d732:	6029      	str	r1, [r5, #0]
 800d734:	d501      	bpl.n	800d73a <_printf_i+0xbe>
 800d736:	681e      	ldr	r6, [r3, #0]
 800d738:	e003      	b.n	800d742 <_printf_i+0xc6>
 800d73a:	0646      	lsls	r6, r0, #25
 800d73c:	d5fb      	bpl.n	800d736 <_printf_i+0xba>
 800d73e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d742:	2e00      	cmp	r6, #0
 800d744:	da03      	bge.n	800d74e <_printf_i+0xd2>
 800d746:	232d      	movs	r3, #45	; 0x2d
 800d748:	4276      	negs	r6, r6
 800d74a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d74e:	485a      	ldr	r0, [pc, #360]	; (800d8b8 <_printf_i+0x23c>)
 800d750:	230a      	movs	r3, #10
 800d752:	e012      	b.n	800d77a <_printf_i+0xfe>
 800d754:	682b      	ldr	r3, [r5, #0]
 800d756:	6820      	ldr	r0, [r4, #0]
 800d758:	1d19      	adds	r1, r3, #4
 800d75a:	6029      	str	r1, [r5, #0]
 800d75c:	0605      	lsls	r5, r0, #24
 800d75e:	d501      	bpl.n	800d764 <_printf_i+0xe8>
 800d760:	681e      	ldr	r6, [r3, #0]
 800d762:	e002      	b.n	800d76a <_printf_i+0xee>
 800d764:	0641      	lsls	r1, r0, #25
 800d766:	d5fb      	bpl.n	800d760 <_printf_i+0xe4>
 800d768:	881e      	ldrh	r6, [r3, #0]
 800d76a:	4853      	ldr	r0, [pc, #332]	; (800d8b8 <_printf_i+0x23c>)
 800d76c:	2f6f      	cmp	r7, #111	; 0x6f
 800d76e:	bf0c      	ite	eq
 800d770:	2308      	moveq	r3, #8
 800d772:	230a      	movne	r3, #10
 800d774:	2100      	movs	r1, #0
 800d776:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d77a:	6865      	ldr	r5, [r4, #4]
 800d77c:	60a5      	str	r5, [r4, #8]
 800d77e:	2d00      	cmp	r5, #0
 800d780:	bfa2      	ittt	ge
 800d782:	6821      	ldrge	r1, [r4, #0]
 800d784:	f021 0104 	bicge.w	r1, r1, #4
 800d788:	6021      	strge	r1, [r4, #0]
 800d78a:	b90e      	cbnz	r6, 800d790 <_printf_i+0x114>
 800d78c:	2d00      	cmp	r5, #0
 800d78e:	d04b      	beq.n	800d828 <_printf_i+0x1ac>
 800d790:	4615      	mov	r5, r2
 800d792:	fbb6 f1f3 	udiv	r1, r6, r3
 800d796:	fb03 6711 	mls	r7, r3, r1, r6
 800d79a:	5dc7      	ldrb	r7, [r0, r7]
 800d79c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d7a0:	4637      	mov	r7, r6
 800d7a2:	42bb      	cmp	r3, r7
 800d7a4:	460e      	mov	r6, r1
 800d7a6:	d9f4      	bls.n	800d792 <_printf_i+0x116>
 800d7a8:	2b08      	cmp	r3, #8
 800d7aa:	d10b      	bne.n	800d7c4 <_printf_i+0x148>
 800d7ac:	6823      	ldr	r3, [r4, #0]
 800d7ae:	07de      	lsls	r6, r3, #31
 800d7b0:	d508      	bpl.n	800d7c4 <_printf_i+0x148>
 800d7b2:	6923      	ldr	r3, [r4, #16]
 800d7b4:	6861      	ldr	r1, [r4, #4]
 800d7b6:	4299      	cmp	r1, r3
 800d7b8:	bfde      	ittt	le
 800d7ba:	2330      	movle	r3, #48	; 0x30
 800d7bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d7c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d7c4:	1b52      	subs	r2, r2, r5
 800d7c6:	6122      	str	r2, [r4, #16]
 800d7c8:	f8cd a000 	str.w	sl, [sp]
 800d7cc:	464b      	mov	r3, r9
 800d7ce:	aa03      	add	r2, sp, #12
 800d7d0:	4621      	mov	r1, r4
 800d7d2:	4640      	mov	r0, r8
 800d7d4:	f7ff fee4 	bl	800d5a0 <_printf_common>
 800d7d8:	3001      	adds	r0, #1
 800d7da:	d14a      	bne.n	800d872 <_printf_i+0x1f6>
 800d7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d7e0:	b004      	add	sp, #16
 800d7e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7e6:	6823      	ldr	r3, [r4, #0]
 800d7e8:	f043 0320 	orr.w	r3, r3, #32
 800d7ec:	6023      	str	r3, [r4, #0]
 800d7ee:	4833      	ldr	r0, [pc, #204]	; (800d8bc <_printf_i+0x240>)
 800d7f0:	2778      	movs	r7, #120	; 0x78
 800d7f2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d7f6:	6823      	ldr	r3, [r4, #0]
 800d7f8:	6829      	ldr	r1, [r5, #0]
 800d7fa:	061f      	lsls	r7, r3, #24
 800d7fc:	f851 6b04 	ldr.w	r6, [r1], #4
 800d800:	d402      	bmi.n	800d808 <_printf_i+0x18c>
 800d802:	065f      	lsls	r7, r3, #25
 800d804:	bf48      	it	mi
 800d806:	b2b6      	uxthmi	r6, r6
 800d808:	07df      	lsls	r7, r3, #31
 800d80a:	bf48      	it	mi
 800d80c:	f043 0320 	orrmi.w	r3, r3, #32
 800d810:	6029      	str	r1, [r5, #0]
 800d812:	bf48      	it	mi
 800d814:	6023      	strmi	r3, [r4, #0]
 800d816:	b91e      	cbnz	r6, 800d820 <_printf_i+0x1a4>
 800d818:	6823      	ldr	r3, [r4, #0]
 800d81a:	f023 0320 	bic.w	r3, r3, #32
 800d81e:	6023      	str	r3, [r4, #0]
 800d820:	2310      	movs	r3, #16
 800d822:	e7a7      	b.n	800d774 <_printf_i+0xf8>
 800d824:	4824      	ldr	r0, [pc, #144]	; (800d8b8 <_printf_i+0x23c>)
 800d826:	e7e4      	b.n	800d7f2 <_printf_i+0x176>
 800d828:	4615      	mov	r5, r2
 800d82a:	e7bd      	b.n	800d7a8 <_printf_i+0x12c>
 800d82c:	682b      	ldr	r3, [r5, #0]
 800d82e:	6826      	ldr	r6, [r4, #0]
 800d830:	6961      	ldr	r1, [r4, #20]
 800d832:	1d18      	adds	r0, r3, #4
 800d834:	6028      	str	r0, [r5, #0]
 800d836:	0635      	lsls	r5, r6, #24
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	d501      	bpl.n	800d840 <_printf_i+0x1c4>
 800d83c:	6019      	str	r1, [r3, #0]
 800d83e:	e002      	b.n	800d846 <_printf_i+0x1ca>
 800d840:	0670      	lsls	r0, r6, #25
 800d842:	d5fb      	bpl.n	800d83c <_printf_i+0x1c0>
 800d844:	8019      	strh	r1, [r3, #0]
 800d846:	2300      	movs	r3, #0
 800d848:	6123      	str	r3, [r4, #16]
 800d84a:	4615      	mov	r5, r2
 800d84c:	e7bc      	b.n	800d7c8 <_printf_i+0x14c>
 800d84e:	682b      	ldr	r3, [r5, #0]
 800d850:	1d1a      	adds	r2, r3, #4
 800d852:	602a      	str	r2, [r5, #0]
 800d854:	681d      	ldr	r5, [r3, #0]
 800d856:	6862      	ldr	r2, [r4, #4]
 800d858:	2100      	movs	r1, #0
 800d85a:	4628      	mov	r0, r5
 800d85c:	f7f2 fcc0 	bl	80001e0 <memchr>
 800d860:	b108      	cbz	r0, 800d866 <_printf_i+0x1ea>
 800d862:	1b40      	subs	r0, r0, r5
 800d864:	6060      	str	r0, [r4, #4]
 800d866:	6863      	ldr	r3, [r4, #4]
 800d868:	6123      	str	r3, [r4, #16]
 800d86a:	2300      	movs	r3, #0
 800d86c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d870:	e7aa      	b.n	800d7c8 <_printf_i+0x14c>
 800d872:	6923      	ldr	r3, [r4, #16]
 800d874:	462a      	mov	r2, r5
 800d876:	4649      	mov	r1, r9
 800d878:	4640      	mov	r0, r8
 800d87a:	47d0      	blx	sl
 800d87c:	3001      	adds	r0, #1
 800d87e:	d0ad      	beq.n	800d7dc <_printf_i+0x160>
 800d880:	6823      	ldr	r3, [r4, #0]
 800d882:	079b      	lsls	r3, r3, #30
 800d884:	d413      	bmi.n	800d8ae <_printf_i+0x232>
 800d886:	68e0      	ldr	r0, [r4, #12]
 800d888:	9b03      	ldr	r3, [sp, #12]
 800d88a:	4298      	cmp	r0, r3
 800d88c:	bfb8      	it	lt
 800d88e:	4618      	movlt	r0, r3
 800d890:	e7a6      	b.n	800d7e0 <_printf_i+0x164>
 800d892:	2301      	movs	r3, #1
 800d894:	4632      	mov	r2, r6
 800d896:	4649      	mov	r1, r9
 800d898:	4640      	mov	r0, r8
 800d89a:	47d0      	blx	sl
 800d89c:	3001      	adds	r0, #1
 800d89e:	d09d      	beq.n	800d7dc <_printf_i+0x160>
 800d8a0:	3501      	adds	r5, #1
 800d8a2:	68e3      	ldr	r3, [r4, #12]
 800d8a4:	9903      	ldr	r1, [sp, #12]
 800d8a6:	1a5b      	subs	r3, r3, r1
 800d8a8:	42ab      	cmp	r3, r5
 800d8aa:	dcf2      	bgt.n	800d892 <_printf_i+0x216>
 800d8ac:	e7eb      	b.n	800d886 <_printf_i+0x20a>
 800d8ae:	2500      	movs	r5, #0
 800d8b0:	f104 0619 	add.w	r6, r4, #25
 800d8b4:	e7f5      	b.n	800d8a2 <_printf_i+0x226>
 800d8b6:	bf00      	nop
 800d8b8:	0800e6c5 	.word	0x0800e6c5
 800d8bc:	0800e6d6 	.word	0x0800e6d6

0800d8c0 <__sflush_r>:
 800d8c0:	898a      	ldrh	r2, [r1, #12]
 800d8c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8c6:	4605      	mov	r5, r0
 800d8c8:	0710      	lsls	r0, r2, #28
 800d8ca:	460c      	mov	r4, r1
 800d8cc:	d458      	bmi.n	800d980 <__sflush_r+0xc0>
 800d8ce:	684b      	ldr	r3, [r1, #4]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	dc05      	bgt.n	800d8e0 <__sflush_r+0x20>
 800d8d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	dc02      	bgt.n	800d8e0 <__sflush_r+0x20>
 800d8da:	2000      	movs	r0, #0
 800d8dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d8e2:	2e00      	cmp	r6, #0
 800d8e4:	d0f9      	beq.n	800d8da <__sflush_r+0x1a>
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d8ec:	682f      	ldr	r7, [r5, #0]
 800d8ee:	6a21      	ldr	r1, [r4, #32]
 800d8f0:	602b      	str	r3, [r5, #0]
 800d8f2:	d032      	beq.n	800d95a <__sflush_r+0x9a>
 800d8f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d8f6:	89a3      	ldrh	r3, [r4, #12]
 800d8f8:	075a      	lsls	r2, r3, #29
 800d8fa:	d505      	bpl.n	800d908 <__sflush_r+0x48>
 800d8fc:	6863      	ldr	r3, [r4, #4]
 800d8fe:	1ac0      	subs	r0, r0, r3
 800d900:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d902:	b10b      	cbz	r3, 800d908 <__sflush_r+0x48>
 800d904:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d906:	1ac0      	subs	r0, r0, r3
 800d908:	2300      	movs	r3, #0
 800d90a:	4602      	mov	r2, r0
 800d90c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d90e:	6a21      	ldr	r1, [r4, #32]
 800d910:	4628      	mov	r0, r5
 800d912:	47b0      	blx	r6
 800d914:	1c43      	adds	r3, r0, #1
 800d916:	89a3      	ldrh	r3, [r4, #12]
 800d918:	d106      	bne.n	800d928 <__sflush_r+0x68>
 800d91a:	6829      	ldr	r1, [r5, #0]
 800d91c:	291d      	cmp	r1, #29
 800d91e:	d82b      	bhi.n	800d978 <__sflush_r+0xb8>
 800d920:	4a29      	ldr	r2, [pc, #164]	; (800d9c8 <__sflush_r+0x108>)
 800d922:	410a      	asrs	r2, r1
 800d924:	07d6      	lsls	r6, r2, #31
 800d926:	d427      	bmi.n	800d978 <__sflush_r+0xb8>
 800d928:	2200      	movs	r2, #0
 800d92a:	6062      	str	r2, [r4, #4]
 800d92c:	04d9      	lsls	r1, r3, #19
 800d92e:	6922      	ldr	r2, [r4, #16]
 800d930:	6022      	str	r2, [r4, #0]
 800d932:	d504      	bpl.n	800d93e <__sflush_r+0x7e>
 800d934:	1c42      	adds	r2, r0, #1
 800d936:	d101      	bne.n	800d93c <__sflush_r+0x7c>
 800d938:	682b      	ldr	r3, [r5, #0]
 800d93a:	b903      	cbnz	r3, 800d93e <__sflush_r+0x7e>
 800d93c:	6560      	str	r0, [r4, #84]	; 0x54
 800d93e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d940:	602f      	str	r7, [r5, #0]
 800d942:	2900      	cmp	r1, #0
 800d944:	d0c9      	beq.n	800d8da <__sflush_r+0x1a>
 800d946:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d94a:	4299      	cmp	r1, r3
 800d94c:	d002      	beq.n	800d954 <__sflush_r+0x94>
 800d94e:	4628      	mov	r0, r5
 800d950:	f7ff fa92 	bl	800ce78 <_free_r>
 800d954:	2000      	movs	r0, #0
 800d956:	6360      	str	r0, [r4, #52]	; 0x34
 800d958:	e7c0      	b.n	800d8dc <__sflush_r+0x1c>
 800d95a:	2301      	movs	r3, #1
 800d95c:	4628      	mov	r0, r5
 800d95e:	47b0      	blx	r6
 800d960:	1c41      	adds	r1, r0, #1
 800d962:	d1c8      	bne.n	800d8f6 <__sflush_r+0x36>
 800d964:	682b      	ldr	r3, [r5, #0]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d0c5      	beq.n	800d8f6 <__sflush_r+0x36>
 800d96a:	2b1d      	cmp	r3, #29
 800d96c:	d001      	beq.n	800d972 <__sflush_r+0xb2>
 800d96e:	2b16      	cmp	r3, #22
 800d970:	d101      	bne.n	800d976 <__sflush_r+0xb6>
 800d972:	602f      	str	r7, [r5, #0]
 800d974:	e7b1      	b.n	800d8da <__sflush_r+0x1a>
 800d976:	89a3      	ldrh	r3, [r4, #12]
 800d978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d97c:	81a3      	strh	r3, [r4, #12]
 800d97e:	e7ad      	b.n	800d8dc <__sflush_r+0x1c>
 800d980:	690f      	ldr	r7, [r1, #16]
 800d982:	2f00      	cmp	r7, #0
 800d984:	d0a9      	beq.n	800d8da <__sflush_r+0x1a>
 800d986:	0793      	lsls	r3, r2, #30
 800d988:	680e      	ldr	r6, [r1, #0]
 800d98a:	bf08      	it	eq
 800d98c:	694b      	ldreq	r3, [r1, #20]
 800d98e:	600f      	str	r7, [r1, #0]
 800d990:	bf18      	it	ne
 800d992:	2300      	movne	r3, #0
 800d994:	eba6 0807 	sub.w	r8, r6, r7
 800d998:	608b      	str	r3, [r1, #8]
 800d99a:	f1b8 0f00 	cmp.w	r8, #0
 800d99e:	dd9c      	ble.n	800d8da <__sflush_r+0x1a>
 800d9a0:	6a21      	ldr	r1, [r4, #32]
 800d9a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d9a4:	4643      	mov	r3, r8
 800d9a6:	463a      	mov	r2, r7
 800d9a8:	4628      	mov	r0, r5
 800d9aa:	47b0      	blx	r6
 800d9ac:	2800      	cmp	r0, #0
 800d9ae:	dc06      	bgt.n	800d9be <__sflush_r+0xfe>
 800d9b0:	89a3      	ldrh	r3, [r4, #12]
 800d9b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9b6:	81a3      	strh	r3, [r4, #12]
 800d9b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d9bc:	e78e      	b.n	800d8dc <__sflush_r+0x1c>
 800d9be:	4407      	add	r7, r0
 800d9c0:	eba8 0800 	sub.w	r8, r8, r0
 800d9c4:	e7e9      	b.n	800d99a <__sflush_r+0xda>
 800d9c6:	bf00      	nop
 800d9c8:	dfbffffe 	.word	0xdfbffffe

0800d9cc <_fflush_r>:
 800d9cc:	b538      	push	{r3, r4, r5, lr}
 800d9ce:	690b      	ldr	r3, [r1, #16]
 800d9d0:	4605      	mov	r5, r0
 800d9d2:	460c      	mov	r4, r1
 800d9d4:	b913      	cbnz	r3, 800d9dc <_fflush_r+0x10>
 800d9d6:	2500      	movs	r5, #0
 800d9d8:	4628      	mov	r0, r5
 800d9da:	bd38      	pop	{r3, r4, r5, pc}
 800d9dc:	b118      	cbz	r0, 800d9e6 <_fflush_r+0x1a>
 800d9de:	6a03      	ldr	r3, [r0, #32]
 800d9e0:	b90b      	cbnz	r3, 800d9e6 <_fflush_r+0x1a>
 800d9e2:	f7ff f807 	bl	800c9f4 <__sinit>
 800d9e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d0f3      	beq.n	800d9d6 <_fflush_r+0xa>
 800d9ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d9f0:	07d0      	lsls	r0, r2, #31
 800d9f2:	d404      	bmi.n	800d9fe <_fflush_r+0x32>
 800d9f4:	0599      	lsls	r1, r3, #22
 800d9f6:	d402      	bmi.n	800d9fe <_fflush_r+0x32>
 800d9f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d9fa:	f7ff fa2c 	bl	800ce56 <__retarget_lock_acquire_recursive>
 800d9fe:	4628      	mov	r0, r5
 800da00:	4621      	mov	r1, r4
 800da02:	f7ff ff5d 	bl	800d8c0 <__sflush_r>
 800da06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da08:	07da      	lsls	r2, r3, #31
 800da0a:	4605      	mov	r5, r0
 800da0c:	d4e4      	bmi.n	800d9d8 <_fflush_r+0xc>
 800da0e:	89a3      	ldrh	r3, [r4, #12]
 800da10:	059b      	lsls	r3, r3, #22
 800da12:	d4e1      	bmi.n	800d9d8 <_fflush_r+0xc>
 800da14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da16:	f7ff fa1f 	bl	800ce58 <__retarget_lock_release_recursive>
 800da1a:	e7dd      	b.n	800d9d8 <_fflush_r+0xc>

0800da1c <__swhatbuf_r>:
 800da1c:	b570      	push	{r4, r5, r6, lr}
 800da1e:	460c      	mov	r4, r1
 800da20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da24:	2900      	cmp	r1, #0
 800da26:	b096      	sub	sp, #88	; 0x58
 800da28:	4615      	mov	r5, r2
 800da2a:	461e      	mov	r6, r3
 800da2c:	da0d      	bge.n	800da4a <__swhatbuf_r+0x2e>
 800da2e:	89a3      	ldrh	r3, [r4, #12]
 800da30:	f013 0f80 	tst.w	r3, #128	; 0x80
 800da34:	f04f 0100 	mov.w	r1, #0
 800da38:	bf0c      	ite	eq
 800da3a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800da3e:	2340      	movne	r3, #64	; 0x40
 800da40:	2000      	movs	r0, #0
 800da42:	6031      	str	r1, [r6, #0]
 800da44:	602b      	str	r3, [r5, #0]
 800da46:	b016      	add	sp, #88	; 0x58
 800da48:	bd70      	pop	{r4, r5, r6, pc}
 800da4a:	466a      	mov	r2, sp
 800da4c:	f000 f896 	bl	800db7c <_fstat_r>
 800da50:	2800      	cmp	r0, #0
 800da52:	dbec      	blt.n	800da2e <__swhatbuf_r+0x12>
 800da54:	9901      	ldr	r1, [sp, #4]
 800da56:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800da5a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800da5e:	4259      	negs	r1, r3
 800da60:	4159      	adcs	r1, r3
 800da62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da66:	e7eb      	b.n	800da40 <__swhatbuf_r+0x24>

0800da68 <__smakebuf_r>:
 800da68:	898b      	ldrh	r3, [r1, #12]
 800da6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800da6c:	079d      	lsls	r5, r3, #30
 800da6e:	4606      	mov	r6, r0
 800da70:	460c      	mov	r4, r1
 800da72:	d507      	bpl.n	800da84 <__smakebuf_r+0x1c>
 800da74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800da78:	6023      	str	r3, [r4, #0]
 800da7a:	6123      	str	r3, [r4, #16]
 800da7c:	2301      	movs	r3, #1
 800da7e:	6163      	str	r3, [r4, #20]
 800da80:	b002      	add	sp, #8
 800da82:	bd70      	pop	{r4, r5, r6, pc}
 800da84:	ab01      	add	r3, sp, #4
 800da86:	466a      	mov	r2, sp
 800da88:	f7ff ffc8 	bl	800da1c <__swhatbuf_r>
 800da8c:	9900      	ldr	r1, [sp, #0]
 800da8e:	4605      	mov	r5, r0
 800da90:	4630      	mov	r0, r6
 800da92:	f7ff fa5d 	bl	800cf50 <_malloc_r>
 800da96:	b948      	cbnz	r0, 800daac <__smakebuf_r+0x44>
 800da98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da9c:	059a      	lsls	r2, r3, #22
 800da9e:	d4ef      	bmi.n	800da80 <__smakebuf_r+0x18>
 800daa0:	f023 0303 	bic.w	r3, r3, #3
 800daa4:	f043 0302 	orr.w	r3, r3, #2
 800daa8:	81a3      	strh	r3, [r4, #12]
 800daaa:	e7e3      	b.n	800da74 <__smakebuf_r+0xc>
 800daac:	89a3      	ldrh	r3, [r4, #12]
 800daae:	6020      	str	r0, [r4, #0]
 800dab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dab4:	81a3      	strh	r3, [r4, #12]
 800dab6:	9b00      	ldr	r3, [sp, #0]
 800dab8:	6163      	str	r3, [r4, #20]
 800daba:	9b01      	ldr	r3, [sp, #4]
 800dabc:	6120      	str	r0, [r4, #16]
 800dabe:	b15b      	cbz	r3, 800dad8 <__smakebuf_r+0x70>
 800dac0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dac4:	4630      	mov	r0, r6
 800dac6:	f000 f86b 	bl	800dba0 <_isatty_r>
 800daca:	b128      	cbz	r0, 800dad8 <__smakebuf_r+0x70>
 800dacc:	89a3      	ldrh	r3, [r4, #12]
 800dace:	f023 0303 	bic.w	r3, r3, #3
 800dad2:	f043 0301 	orr.w	r3, r3, #1
 800dad6:	81a3      	strh	r3, [r4, #12]
 800dad8:	89a3      	ldrh	r3, [r4, #12]
 800dada:	431d      	orrs	r5, r3
 800dadc:	81a5      	strh	r5, [r4, #12]
 800dade:	e7cf      	b.n	800da80 <__smakebuf_r+0x18>

0800dae0 <_putc_r>:
 800dae0:	b570      	push	{r4, r5, r6, lr}
 800dae2:	460d      	mov	r5, r1
 800dae4:	4614      	mov	r4, r2
 800dae6:	4606      	mov	r6, r0
 800dae8:	b118      	cbz	r0, 800daf2 <_putc_r+0x12>
 800daea:	6a03      	ldr	r3, [r0, #32]
 800daec:	b90b      	cbnz	r3, 800daf2 <_putc_r+0x12>
 800daee:	f7fe ff81 	bl	800c9f4 <__sinit>
 800daf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800daf4:	07d8      	lsls	r0, r3, #31
 800daf6:	d405      	bmi.n	800db04 <_putc_r+0x24>
 800daf8:	89a3      	ldrh	r3, [r4, #12]
 800dafa:	0599      	lsls	r1, r3, #22
 800dafc:	d402      	bmi.n	800db04 <_putc_r+0x24>
 800dafe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db00:	f7ff f9a9 	bl	800ce56 <__retarget_lock_acquire_recursive>
 800db04:	68a3      	ldr	r3, [r4, #8]
 800db06:	3b01      	subs	r3, #1
 800db08:	2b00      	cmp	r3, #0
 800db0a:	60a3      	str	r3, [r4, #8]
 800db0c:	da05      	bge.n	800db1a <_putc_r+0x3a>
 800db0e:	69a2      	ldr	r2, [r4, #24]
 800db10:	4293      	cmp	r3, r2
 800db12:	db12      	blt.n	800db3a <_putc_r+0x5a>
 800db14:	b2eb      	uxtb	r3, r5
 800db16:	2b0a      	cmp	r3, #10
 800db18:	d00f      	beq.n	800db3a <_putc_r+0x5a>
 800db1a:	6823      	ldr	r3, [r4, #0]
 800db1c:	1c5a      	adds	r2, r3, #1
 800db1e:	6022      	str	r2, [r4, #0]
 800db20:	701d      	strb	r5, [r3, #0]
 800db22:	b2ed      	uxtb	r5, r5
 800db24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db26:	07da      	lsls	r2, r3, #31
 800db28:	d405      	bmi.n	800db36 <_putc_r+0x56>
 800db2a:	89a3      	ldrh	r3, [r4, #12]
 800db2c:	059b      	lsls	r3, r3, #22
 800db2e:	d402      	bmi.n	800db36 <_putc_r+0x56>
 800db30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db32:	f7ff f991 	bl	800ce58 <__retarget_lock_release_recursive>
 800db36:	4628      	mov	r0, r5
 800db38:	bd70      	pop	{r4, r5, r6, pc}
 800db3a:	4629      	mov	r1, r5
 800db3c:	4622      	mov	r2, r4
 800db3e:	4630      	mov	r0, r6
 800db40:	f7ff f87b 	bl	800cc3a <__swbuf_r>
 800db44:	4605      	mov	r5, r0
 800db46:	e7ed      	b.n	800db24 <_putc_r+0x44>

0800db48 <memmove>:
 800db48:	4288      	cmp	r0, r1
 800db4a:	b510      	push	{r4, lr}
 800db4c:	eb01 0402 	add.w	r4, r1, r2
 800db50:	d902      	bls.n	800db58 <memmove+0x10>
 800db52:	4284      	cmp	r4, r0
 800db54:	4623      	mov	r3, r4
 800db56:	d807      	bhi.n	800db68 <memmove+0x20>
 800db58:	1e43      	subs	r3, r0, #1
 800db5a:	42a1      	cmp	r1, r4
 800db5c:	d008      	beq.n	800db70 <memmove+0x28>
 800db5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db62:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db66:	e7f8      	b.n	800db5a <memmove+0x12>
 800db68:	4402      	add	r2, r0
 800db6a:	4601      	mov	r1, r0
 800db6c:	428a      	cmp	r2, r1
 800db6e:	d100      	bne.n	800db72 <memmove+0x2a>
 800db70:	bd10      	pop	{r4, pc}
 800db72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db7a:	e7f7      	b.n	800db6c <memmove+0x24>

0800db7c <_fstat_r>:
 800db7c:	b538      	push	{r3, r4, r5, lr}
 800db7e:	4d07      	ldr	r5, [pc, #28]	; (800db9c <_fstat_r+0x20>)
 800db80:	2300      	movs	r3, #0
 800db82:	4604      	mov	r4, r0
 800db84:	4608      	mov	r0, r1
 800db86:	4611      	mov	r1, r2
 800db88:	602b      	str	r3, [r5, #0]
 800db8a:	f7f3 f80e 	bl	8000baa <_fstat>
 800db8e:	1c43      	adds	r3, r0, #1
 800db90:	d102      	bne.n	800db98 <_fstat_r+0x1c>
 800db92:	682b      	ldr	r3, [r5, #0]
 800db94:	b103      	cbz	r3, 800db98 <_fstat_r+0x1c>
 800db96:	6023      	str	r3, [r4, #0]
 800db98:	bd38      	pop	{r3, r4, r5, pc}
 800db9a:	bf00      	nop
 800db9c:	20006e6c 	.word	0x20006e6c

0800dba0 <_isatty_r>:
 800dba0:	b538      	push	{r3, r4, r5, lr}
 800dba2:	4d06      	ldr	r5, [pc, #24]	; (800dbbc <_isatty_r+0x1c>)
 800dba4:	2300      	movs	r3, #0
 800dba6:	4604      	mov	r4, r0
 800dba8:	4608      	mov	r0, r1
 800dbaa:	602b      	str	r3, [r5, #0]
 800dbac:	f7f3 f80d 	bl	8000bca <_isatty>
 800dbb0:	1c43      	adds	r3, r0, #1
 800dbb2:	d102      	bne.n	800dbba <_isatty_r+0x1a>
 800dbb4:	682b      	ldr	r3, [r5, #0]
 800dbb6:	b103      	cbz	r3, 800dbba <_isatty_r+0x1a>
 800dbb8:	6023      	str	r3, [r4, #0]
 800dbba:	bd38      	pop	{r3, r4, r5, pc}
 800dbbc:	20006e6c 	.word	0x20006e6c

0800dbc0 <_sbrk_r>:
 800dbc0:	b538      	push	{r3, r4, r5, lr}
 800dbc2:	4d06      	ldr	r5, [pc, #24]	; (800dbdc <_sbrk_r+0x1c>)
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	4604      	mov	r4, r0
 800dbc8:	4608      	mov	r0, r1
 800dbca:	602b      	str	r3, [r5, #0]
 800dbcc:	f7f3 f816 	bl	8000bfc <_sbrk>
 800dbd0:	1c43      	adds	r3, r0, #1
 800dbd2:	d102      	bne.n	800dbda <_sbrk_r+0x1a>
 800dbd4:	682b      	ldr	r3, [r5, #0]
 800dbd6:	b103      	cbz	r3, 800dbda <_sbrk_r+0x1a>
 800dbd8:	6023      	str	r3, [r4, #0]
 800dbda:	bd38      	pop	{r3, r4, r5, pc}
 800dbdc:	20006e6c 	.word	0x20006e6c

0800dbe0 <_realloc_r>:
 800dbe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbe4:	4680      	mov	r8, r0
 800dbe6:	4614      	mov	r4, r2
 800dbe8:	460e      	mov	r6, r1
 800dbea:	b921      	cbnz	r1, 800dbf6 <_realloc_r+0x16>
 800dbec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbf0:	4611      	mov	r1, r2
 800dbf2:	f7ff b9ad 	b.w	800cf50 <_malloc_r>
 800dbf6:	b92a      	cbnz	r2, 800dc04 <_realloc_r+0x24>
 800dbf8:	f7ff f93e 	bl	800ce78 <_free_r>
 800dbfc:	4625      	mov	r5, r4
 800dbfe:	4628      	mov	r0, r5
 800dc00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc04:	f000 f81b 	bl	800dc3e <_malloc_usable_size_r>
 800dc08:	4284      	cmp	r4, r0
 800dc0a:	4607      	mov	r7, r0
 800dc0c:	d802      	bhi.n	800dc14 <_realloc_r+0x34>
 800dc0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dc12:	d812      	bhi.n	800dc3a <_realloc_r+0x5a>
 800dc14:	4621      	mov	r1, r4
 800dc16:	4640      	mov	r0, r8
 800dc18:	f7ff f99a 	bl	800cf50 <_malloc_r>
 800dc1c:	4605      	mov	r5, r0
 800dc1e:	2800      	cmp	r0, #0
 800dc20:	d0ed      	beq.n	800dbfe <_realloc_r+0x1e>
 800dc22:	42bc      	cmp	r4, r7
 800dc24:	4622      	mov	r2, r4
 800dc26:	4631      	mov	r1, r6
 800dc28:	bf28      	it	cs
 800dc2a:	463a      	movcs	r2, r7
 800dc2c:	f7ff f915 	bl	800ce5a <memcpy>
 800dc30:	4631      	mov	r1, r6
 800dc32:	4640      	mov	r0, r8
 800dc34:	f7ff f920 	bl	800ce78 <_free_r>
 800dc38:	e7e1      	b.n	800dbfe <_realloc_r+0x1e>
 800dc3a:	4635      	mov	r5, r6
 800dc3c:	e7df      	b.n	800dbfe <_realloc_r+0x1e>

0800dc3e <_malloc_usable_size_r>:
 800dc3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc42:	1f18      	subs	r0, r3, #4
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	bfbc      	itt	lt
 800dc48:	580b      	ldrlt	r3, [r1, r0]
 800dc4a:	18c0      	addlt	r0, r0, r3
 800dc4c:	4770      	bx	lr
	...

0800dc50 <_init>:
 800dc50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc52:	bf00      	nop
 800dc54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc56:	bc08      	pop	{r3}
 800dc58:	469e      	mov	lr, r3
 800dc5a:	4770      	bx	lr

0800dc5c <_fini>:
 800dc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc5e:	bf00      	nop
 800dc60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc62:	bc08      	pop	{r3}
 800dc64:	469e      	mov	lr, r3
 800dc66:	4770      	bx	lr
