Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 16:53:04 2019
| Host         : SET165-13C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file real_time_clock_core_timing_summary_routed.rpt -pb real_time_clock_core_timing_summary_routed.pb -rpx real_time_clock_core_timing_summary_routed.rpx -warn_on_violation
| Design       : real_time_clock_core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.099        0.000                      0                   97        0.263        0.000                      0                   97        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_CLK_5MHz  {0.000 100.000}      200.000         5.000           
  clkfbout_CLK_5MHz  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_CLK_5MHz      196.099        0.000                      0                   97        0.263        0.000                      0                   97       13.360        0.000                       0                    63  
  clkfbout_CLK_5MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLK_5MHz
  To Clock:  clk_out1_CLK_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      196.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.099ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 2.003ns (54.751%)  route 1.655ns (45.249%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.716    -0.824    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.419    -0.405 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.806     0.402    R1/count_reg_n_0_[1]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     1.212 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.212    R1/count0_carry_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.329 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.329    R1/count0_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.652 r  R1/count0_carry__1/O[1]
                         net (fo=1, routed)           0.849     2.501    R1/count0[10]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.334     2.835 r  R1/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.835    R1/count[10]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596   198.576    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[10]/C
                         clock pessimism              0.600   199.176    
                         clock uncertainty           -0.318   198.859    
    SLICE_X7Y83          FDCE (Setup_fdce_C_D)        0.075   198.934    R1/count_reg[10]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                196.099    

Slack (MET) :             196.186ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.881ns (53.044%)  route 1.665ns (46.956%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.716    -0.824    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.419    -0.405 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.806     0.402    R1/count_reg_n_0_[1]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     1.212 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.212    R1/count0_carry_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.527 r  R1/count0_carry__0/O[3]
                         net (fo=1, routed)           0.859     2.385    R1/count0[8]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.337     2.722 r  R1/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.722    R1/count[8]_i_1_n_0
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.595   198.575    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[8]/C
                         clock pessimism              0.576   199.151    
                         clock uncertainty           -0.318   198.834    
    SLICE_X7Y82          FDCE (Setup_fdce_C_D)        0.075   198.909    R1/count_reg[8]
  -------------------------------------------------------------------
                         required time                        198.909    
                         arrival time                          -2.722    
  -------------------------------------------------------------------
                         slack                                196.186    

Slack (MET) :             196.235ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 2.092ns (60.572%)  route 1.362ns (39.428%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.716    -0.824    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.419    -0.405 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.806     0.402    R1/count_reg_n_0_[1]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     1.212 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.212    R1/count0_carry_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.329 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.329    R1/count0_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.446 r  R1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.446    R1/count0_carry__1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.769 r  R1/count0_carry__2/O[1]
                         net (fo=1, routed)           0.555     2.324    R1/count0[14]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.306     2.630 r  R1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.630    R1/count[14]_i_1_n_0
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.595   198.575    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[14]/C
                         clock pessimism              0.576   199.151    
                         clock uncertainty           -0.318   198.834    
    SLICE_X7Y82          FDCE (Setup_fdce_C_D)        0.031   198.865    R1/count_reg[14]
  -------------------------------------------------------------------
                         required time                        198.865    
                         arrival time                          -2.630    
  -------------------------------------------------------------------
                         slack                                196.235    

Slack (MET) :             196.253ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.886ns (53.815%)  route 1.619ns (46.185%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.716    -0.824    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.419    -0.405 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.806     0.402    R1/count_reg_n_0_[1]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     1.212 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.212    R1/count0_carry_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.535 r  R1/count0_carry__0/O[1]
                         net (fo=1, routed)           0.812     2.347    R1/count0[6]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.334     2.681 r  R1/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.681    R1/count[6]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596   198.576    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[6]/C
                         clock pessimism              0.600   199.176    
                         clock uncertainty           -0.318   198.859    
    SLICE_X7Y83          FDCE (Setup_fdce_C_D)        0.075   198.934    R1/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                196.253    

Slack (MET) :             196.276ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.977ns (57.520%)  route 1.460ns (42.480%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.716    -0.824    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.419    -0.405 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.806     0.402    R1/count_reg_n_0_[1]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     1.212 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.212    R1/count0_carry_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.329 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.329    R1/count0_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.446 r  R1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.446    R1/count0_carry__1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.665 r  R1/count0_carry__2/O[0]
                         net (fo=1, routed)           0.654     2.318    R1/count0[13]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.295     2.613 r  R1/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.613    R1/count[13]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596   198.576    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[13]/C
                         clock pessimism              0.600   199.176    
                         clock uncertainty           -0.318   198.859    
    SLICE_X7Y83          FDCE (Setup_fdce_C_D)        0.031   198.890    R1/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                196.276    

Slack (MET) :             196.327ns  (required time - arrival time)
  Source:                 U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.606ns (22.480%)  route 2.090ns (77.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.714    -0.826    U2/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X0Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=8, routed)           1.184     0.814    thresh0
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.150     0.964 r  U2_i_1/O
                         net (fo=7, routed)           0.906     1.870    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.595   198.575    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.577   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.637   198.198    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        198.198    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                196.327    

Slack (MET) :             196.327ns  (required time - arrival time)
  Source:                 U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.606ns (22.480%)  route 2.090ns (77.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.714    -0.826    U2/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X0Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=8, routed)           1.184     0.814    thresh0
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.150     0.964 r  U2_i_1/O
                         net (fo=7, routed)           0.906     1.870    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.595   198.575    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.577   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.637   198.198    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                        198.198    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                196.327    

Slack (MET) :             196.327ns  (required time - arrival time)
  Source:                 U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.606ns (22.480%)  route 2.090ns (77.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.714    -0.826    U2/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X0Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=8, routed)           1.184     0.814    thresh0
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.150     0.964 r  U2_i_1/O
                         net (fo=7, routed)           0.906     1.870    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.595   198.575    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.577   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.637   198.198    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                        198.198    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                196.327    

Slack (MET) :             196.327ns  (required time - arrival time)
  Source:                 U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.606ns (22.480%)  route 2.090ns (77.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.714    -0.826    U2/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X0Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=8, routed)           1.184     0.814    thresh0
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.150     0.964 r  U2_i_1/O
                         net (fo=7, routed)           0.906     1.870    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.595   198.575    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.577   199.152    
                         clock uncertainty           -0.318   198.835    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.637   198.198    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                        198.198    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                196.327    

Slack (MET) :             196.334ns  (required time - arrival time)
  Source:                 R1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_CLK_5MHz rise@200.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.968ns (58.706%)  route 1.384ns (41.294%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.716    -0.824    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.419    -0.405 r  R1/count_reg[1]/Q
                         net (fo=1, routed)           0.806     0.402    R1/count_reg_n_0_[1]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.810     1.212 r  R1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.212    R1/count0_carry_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.329 r  R1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.329    R1/count0_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.644 r  R1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.578     2.222    R1/count0[12]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.307     2.529 r  R1/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.529    R1/count[12]_i_1_n_0
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.595   198.575    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[12]/C
                         clock pessimism              0.576   199.151    
                         clock uncertainty           -0.318   198.834    
    SLICE_X7Y82          FDCE (Setup_fdce_C_D)        0.029   198.863    R1/count_reg[12]
  -------------------------------------------------------------------
                         required time                        198.863    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                196.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 R1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598    -0.566    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.425 f  R1/count_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.257    R1/count_reg_n_0_[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.212 r  R1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    R1/count[0]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.867    -0.806    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[0]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X7Y83          FDCE (Hold_fdce_C_D)         0.091    -0.475    R1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.597    -0.567    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=15, routed)          0.120    -0.306    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.198    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.868    -0.805    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y81          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.102    -0.465    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.200%)  route 0.123ns (32.800%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.598    -0.566    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y82          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=15, routed)          0.123    -0.303    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[5]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.193 r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.193    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X1Y82          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.869    -0.804    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y82          FDRE                                         r  U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.102    -0.464    U2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 count_1sec_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.231ns (56.248%)  route 0.180ns (43.752%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.601    -0.563    CLK_5MHz
    SLICE_X7Y88          FDCE                                         r  count_1sec_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  count_1sec_reg[18]/Q
                         net (fo=2, routed)           0.067    -0.355    count_1sec_reg[18]
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.045    -0.310 r  cnt_done_i_3/O
                         net (fo=1, routed)           0.112    -0.198    cnt_done_i_3_n_0
    SLICE_X6Y87          LUT4 (Prop_lut4_I1_O)        0.045    -0.153 r  cnt_done_i_1/O
                         net (fo=1, routed)           0.000    -0.153    cnt_done_i
    SLICE_X6Y87          FDCE                                         r  cnt_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.870    -0.803    CLK_5MHz
    SLICE_X6Y87          FDCE                                         r  cnt_done_reg/C
                         clock pessimism              0.254    -0.549    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.120    -0.429    cnt_done_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.599    -0.565    U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X5Y84          FDRE                                         r  U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=17, routed)          0.132    -0.292    U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.184 r  U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.184    U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X5Y84          FDRE                                         r  U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.868    -0.805    U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X5Y84          FDRE                                         r  U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.240    -0.565    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.102    -0.463    U3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.189ns (46.899%)  route 0.214ns (53.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.597    -0.567    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.214    -0.212    R1/p_0_in[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I3_O)        0.048    -0.164 r  R1/count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    R1/count[10]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.867    -0.806    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[10]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y83          FDCE (Hold_fdce_C_D)         0.107    -0.445    R1/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.183ns (47.063%)  route 0.206ns (52.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.597    -0.567    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.206    -0.220    R1/p_0_in[0]
    SLICE_X7Y82          LUT4 (Prop_lut4_I3_O)        0.042    -0.178 r  R1/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    R1/count[3]_i_1_n_0
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.866    -0.807    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[3]/C
                         clock pessimism              0.240    -0.567    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.107    -0.460    R1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.190ns (46.914%)  route 0.215ns (53.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.597    -0.567    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.215    -0.211    R1/p_0_in[0]
    SLICE_X7Y83          LUT4 (Prop_lut4_I3_O)        0.049    -0.162 r  R1/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    R1/count[6]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.867    -0.806    R1/clk_out1
    SLICE_X7Y83          FDCE                                         r  R1/count_reg[6]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y83          FDCE (Hold_fdce_C_D)         0.107    -0.445    R1/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.958%)  route 0.208ns (53.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.597    -0.567    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.208    -0.218    R1/p_0_in[0]
    SLICE_X7Y82          LUT4 (Prop_lut4_I3_O)        0.043    -0.175 r  R1/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    R1/count[4]_i_1_n_0
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.866    -0.807    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[4]/C
                         clock pessimism              0.240    -0.567    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.107    -0.460    R1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 R1/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            R1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLK_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_CLK_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_5MHz rise@0.000ns - clk_out1_CLK_5MHz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.192ns (48.510%)  route 0.204ns (51.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.597    -0.567    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  R1/count_reg[12]/Q
                         net (fo=21, routed)          0.204    -0.222    R1/p_0_in[0]
    SLICE_X7Y82          LUT4 (Prop_lut4_I3_O)        0.051    -0.171 r  R1/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    R1/count[8]_i_1_n_0
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_CLK_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_CLK_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.866    -0.807    R1/clk_out1
    SLICE_X7Y82          FDCE                                         r  R1/count_reg[8]/C
                         clock pessimism              0.240    -0.567    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.107    -0.460    R1/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLK_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y85      R1/an_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y85      R1/an_reg[0]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y85      R1/an_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y85      R1/an_reg[1]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y85      R1/an_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y85      R1/an_reg[2]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y85      R1/an_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y85      R1/an_reg[3]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      R1/an_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      R1/an_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      R1/an_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y85      R1/an_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      R1/an_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      R1/an_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      R1/an_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      R1/an_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y82      R1/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y82      R1/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y83      R1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y83      R1/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y83      R1/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y82      R1/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y82      R1/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y82      R1/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y83      R1/count_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y82      R1/count_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y82      R1/count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y83      R1/count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_5MHz
  To Clock:  clkfbout_CLK_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



