Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Dec 12 20:50:22 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           38 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------+----------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------+----------------------+------------------+----------------+
|  MMU_0/ce_to_ram2         |                            | clk_IBUF_BUFG        |                1 |              1 |
|  MEM_CONTROLL_0/state[0]  |                            | rst_IBUF             |                1 |              1 |
|  MMU_0/ce_to_ram1         |                            | clk_IBUF_BUFG        |                1 |              1 |
|  clk_IBUF_BUFG            |                            |                      |                2 |              2 |
|  MMU_0/ram1_addr_o[19][0] |                            |                      |                6 |             19 |
|  MMU_0/ram2_addr_o[19][0] |                            |                      |                6 |             19 |
|  n_0_42_BUFG              |                            | rst_IBUF             |                9 |             20 |
|  ram1_ce_o0               |                            | MEM_CONTROLL_0/AR[0] |                7 |             20 |
|  clk_IBUF_BUFG            | MEM_CONTROLL_0/pc_o_reg[1] | PC_0/clear           |                8 |             31 |
|  n_1_102_BUFG             |                            | rst_IBUF             |               19 |             31 |
+---------------------------+----------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


