# Risc v implement by VHDL

## implemented instruction

- LUI

- ADDI
- SLTI
- SLTIU
- XORI
- ORI
- ANDI

- JAL
- JALR
- AUIPC

- ADD
- SLT
- SLTU
- XOR
- OR
- AND

- BEQ

## remain

- シフトI
- シフト
- SUB
- branch
- load
- store
- system
- fence
