0.6
2018.3
Dec  7 2018
00:33:28
D:/22ECB0F07/fulldx4ripple_adder/fulldx4ripple_adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/22ECB0F07/fulldx4ripple_adder/fulldx4ripple_adder.srcs/sources_1/new/ripplex4full_adder.v,1694069876,verilog,,,,Adder4bit,,,,,,,,
