Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Dec 28 17:26:14 2017
| Host         : admin5 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file uart_top_methodology_drc_routed.rpt -rpx uart_top_methodology_drc_routed.rpx
| Design       : uart_top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 21         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on TX_IN[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on TX_IN[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on TX_IN[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on TX_IN[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on TX_IN[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on TX_IN[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on TX_IN[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on TX_IN[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on en relative to clock(s) clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on O_RX_Active relative to clock(s) clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on O_RX_Done relative to clock(s) clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on RX_OUT[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on RX_OUT[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on RX_OUT[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on RX_OUT[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on RX_OUT[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on RX_OUT[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on RX_OUT[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on RX_OUT[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_TX_Active relative to clock(s) clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_TX_Done relative to clock(s) clk 
Related violations: <none>


