// Seed: 3060687595
module module_0 ();
  id_1(
      .id_0(1 | 1), .id_1(id_2), .id_2(id_2), .id_3(id_3)
  );
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    input wire id_7,
    output wand id_8,
    output uwire id_9,
    output wire id_10,
    input supply0 id_11,
    input supply1 id_12,
    output tri id_13
    , id_23,
    output tri id_14,
    output tri0 id_15,
    output supply0 id_16,
    input wand id_17,
    input uwire id_18,
    input tri1 id_19,
    output logic id_20,
    input wire id_21
);
  always id_20 <= 1;
  assign id_0 = 1'h0;
  module_0();
  supply1 id_24 = id_11;
  id_25(
      .id_0(1), .id_1(1), .id_2(id_9)
  );
endmodule
