{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701445096150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701445096150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 10:38:16 2023 " "Processing started: Fri Dec  1 10:38:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701445096150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445096150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445096150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701445096258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701445096258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(13) " "Verilog HDL information at top.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701445102136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 4 4 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConTrigger " "Found entity 1: ContadorConTrigger" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445102137 ""} { "Info" "ISGN_ENTITY_NAME" "2 ContadorConEcho " "Found entity 2: ContadorConEcho" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445102137 ""} { "Info" "ISGN_ENTITY_NAME" "3 ControlLed " "Found entity 3: ControlLed" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445102137 ""} { "Info" "ISGN_ENTITY_NAME" "4 top " "Found entity 4: top" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445102137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701445102137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701445102137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConTrigger ContadorConTrigger:ContadorConTrigger_i0 " "Elaborating entity \"ContadorConTrigger\" for hierarchy \"ContadorConTrigger:ContadorConTrigger_i0\"" {  } { { "top.v" "ContadorConTrigger_i0" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445102141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.v(15) " "Verilog HDL assignment warning at top.v(15): truncated value with size 32 to match size of target (20)" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701445102141 "|top|ContadorConTrigger:ContadorConTrigger_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConEcho ContadorConEcho:ContadorConEcho_i1 " "Elaborating entity \"ContadorConEcho\" for hierarchy \"ContadorConEcho:ContadorConEcho_i1\"" {  } { { "top.v" "ContadorConEcho_i1" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445102143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.v(34) " "Verilog HDL assignment warning at top.v(34): truncated value with size 32 to match size of target (20)" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701445102143 "|top|ContadorConEcho:ContadorConEcho_i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLed ControlLed:ControlLed_i2 " "Elaborating entity \"ControlLed\" for hierarchy \"ControlLed:ControlLed_i2\"" {  } { { "top.v" "ControlLed_i2" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445102145 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1 top.v(61) " "Verilog HDL Always Construct warning at top.v(61): inferring latch(es) for variable \"led1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701445102146 "|top|ControlLed:ControlLed_i2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2 top.v(61) " "Verilog HDL Always Construct warning at top.v(61): inferring latch(es) for variable \"led2\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701445102146 "|top|ControlLed:ControlLed_i2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3 top.v(61) " "Verilog HDL Always Construct warning at top.v(61): inferring latch(es) for variable \"led3\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701445102146 "|top|ControlLed:ControlLed_i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3 top.v(61) " "Inferred latch for \"led3\" at top.v(61)" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445102146 "|top|ControlLed:ControlLed_i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 top.v(61) " "Inferred latch for \"led2\" at top.v(61)" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445102146 "|top|ControlLed:ControlLed_i2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 top.v(61) " "Inferred latch for \"led1\" at top.v(61)" {  } { { "top.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445102146 "|top|ControlLed:ControlLed_i2"}
{ "Warning" "WSGN_SEARCH_FILE" "contador.v 1 1 " "Using design file contador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445102150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701445102150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador ControlLed:ControlLed_i2\|contador:contador3 " "Elaborating entity \"contador\" for hierarchy \"ControlLed:ControlLed_i2\|contador:contador3\"" {  } { { "top.v" "contador3" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445102150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 contador.v(17) " "Verilog HDL assignment warning at contador.v(17): truncated value with size 32 to match size of target (24)" {  } { { "contador.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/contador.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701445102151 "|top|ControlLed:ControlLed_i2|contador:contador3"}
{ "Warning" "WSGN_SEARCH_FILE" "duty.v 1 1 " "Using design file duty.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 duty " "Found entity 1: duty" {  } { { "duty.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/duty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701445102153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701445102153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty ControlLed:ControlLed_i2\|duty:duty1 " "Elaborating entity \"duty\" for hierarchy \"ControlLed:ControlLed_i2\|duty:duty1\"" {  } { { "top.v" "duty1" { Text "/home/sebastian/Downloads/FInal/Servo/top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445102153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 duty.v(17) " "Verilog HDL assignment warning at duty.v(17): truncated value with size 32 to match size of target (16)" {  } { { "duty.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/duty.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701445102154 "|top|ControlLed:ControlLed_i2|duty:duty1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 duty.v(20) " "Verilog HDL assignment warning at duty.v(20): truncated value with size 32 to match size of target (24)" {  } { { "duty.v" "" { Text "/home/sebastian/Downloads/FInal/Servo/duty.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701445102154 "|top|ControlLed:ControlLed_i2|duty:duty1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701445102556 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebastian/Downloads/FInal/Servo/build/top.map.smsg " "Generated suppressed messages file /home/sebastian/Downloads/FInal/Servo/build/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445102896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701445102948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701445102948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701445102976 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701445102976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701445102976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701445102976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701445102981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 10:38:22 2023 " "Processing ended: Fri Dec  1 10:38:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701445102981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701445102981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701445102981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701445102981 ""}
