#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 15 09:30:38 2019
# Process ID: 262020
# Current directory: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent261656 C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.xpr
# Log file: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/vivado.log
# Journal file: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property  ip_repo_paths  C:/Users/w63j839/Documents/Vivado/libraries/vivado-library-v2019.1-1 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "ja" -ip_intf "PmodACL2_0/Pmod_out" -diagram "microblaze" 
endgroup
set_property location {3 1253 -170} [get_bd_cells PmodACL2_0]
delete_bd_objs [get_bd_intf_nets PmodACL2_0_Pmod_out] [get_bd_cells PmodACL2_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_ethernetlite_0_MII] [get_bd_intf_nets axi_ethernetlite_0_MDIO] [get_bd_nets axi_ethernetlite_0_ip2intc_irpt] [get_bd_cells axi_ethernetlite_0]
delete_bd_objs [get_bd_intf_ports mii_rtl]
delete_bd_objs [get_bd_intf_ports mdio_rtl]
delete_bd_objs [get_bd_intf_ports ja]
regenerate_bd_layout -routing
save_bd_design
make_wrapper -files [get_files C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd] -top
reset_run microblaze_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out3] [get_bd_ports eth_ref_clk]
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
write_hw_platform -fixed -force  -include_bit -file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/microblaze_wrapper.xsa
open_bd_design {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd}
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "ja" -ip_intf "PmodACL2_0/Pmod_out" -diagram "microblaze" 
endgroup
delete_bd_objs [get_bd_intf_nets PmodACL2_0_Pmod_out] [get_bd_cells PmodACL2_0]
delete_bd_objs [get_bd_intf_ports ja]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodSD:1.0 PmodSD_0
apply_board_connection -board_interface "ja" -ip_intf "PmodSD_0/Pmod_out" -diagram "microblaze" 
endgroup
delete_bd_objs [get_bd_intf_nets PmodSD_0_Pmod_out] [get_bd_cells PmodSD_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodSD:1.0 PmodSD_0
apply_board_connection -board_interface "ja" -ip_intf "PmodSD_0/Pmod_out" -diagram "microblaze" 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodSD_0/AXI_LITE_SDCS} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodSD_0/AXI_LITE_SDCS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodSD_0/AXI_LITE_SPI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodSD_0/AXI_LITE_SPI]
endgroup
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_ports ja]
set_property location {6 2206 203} [get_bd_cells PmodSD_0]
regenerate_bd_layout -routing
save_bd_design
make_wrapper -files [get_files C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd] -top
reset_run microblaze_xbar_0_synth_1
reset_run microblaze_microblaze_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/microblaze_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
