INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/f_adder/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_adder_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
INFO: [VRFC 10-311] analyzing module glbl
