{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494649033551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494649033552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 12:17:13 2017 " "Processing started: Sat May 13 12:17:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494649033552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494649033552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm -c pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm -c pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494649033552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494649033822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "F:/LQbishe/shiyan/14 pwm/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649033867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649033867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duty_period_adjust_module.v 1 1 " "Found 1 design units, including 1 entities, in source file duty_period_adjust_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Duty_Period_Adjust_module " "Found entity 1: Duty_Period_Adjust_module" {  } { { "Duty_Period_Adjust_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Duty_Period_Adjust_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649033869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649033869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generate_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generate_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generate_module " "Found entity 1: PWM_Generate_module" {  } { { "PWM_Generate_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/PWM_Generate_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649033871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649033871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Digitron_NumDisplay_module.v(28) " "Verilog HDL information at Digitron_NumDisplay_module.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Digitron_NumDisplay_module.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494649033873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron_numdisplay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file digitron_numdisplay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digitron_NumDisplay_module " "Found entity 1: Digitron_NumDisplay_module" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Digitron_NumDisplay_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649033873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649033873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jitter_elimination_module.v 1 1 " "Found 1 design units, including 1 entities, in source file jitter_elimination_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Jitter_Elimination_module " "Found entity 1: Jitter_Elimination_module" {  } { { "Jitter_Elimination_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Jitter_Elimination_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649033875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649033875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm " "Elaborating entity \"pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494649033912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Duty_Period_Adjust_module Duty_Period_Adjust_module:U1 " "Elaborating entity \"Duty_Period_Adjust_module\" for hierarchy \"Duty_Period_Adjust_module:U1\"" {  } { { "pwm.v" "U1" { Text "F:/LQbishe/shiyan/14 pwm/pwm.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649033914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Duty_Period_Adjust_module.v(59) " "Verilog HDL assignment warning at Duty_Period_Adjust_module.v(59): truncated value with size 32 to match size of target (8)" {  } { { "Duty_Period_Adjust_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Duty_Period_Adjust_module.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494649033916 "|pwm|Duty_Period_Adjust_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Duty_Period_Adjust_module.v(64) " "Verilog HDL assignment warning at Duty_Period_Adjust_module.v(64): truncated value with size 32 to match size of target (8)" {  } { { "Duty_Period_Adjust_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Duty_Period_Adjust_module.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494649033916 "|pwm|Duty_Period_Adjust_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Duty_Period_Adjust_module.v(82) " "Verilog HDL assignment warning at Duty_Period_Adjust_module.v(82): truncated value with size 32 to match size of target (24)" {  } { { "Duty_Period_Adjust_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Duty_Period_Adjust_module.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494649033916 "|pwm|Duty_Period_Adjust_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Duty_Period_Adjust_module.v(89) " "Verilog HDL assignment warning at Duty_Period_Adjust_module.v(89): truncated value with size 32 to match size of target (24)" {  } { { "Duty_Period_Adjust_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Duty_Period_Adjust_module.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494649033916 "|pwm|Duty_Period_Adjust_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jitter_Elimination_module Duty_Period_Adjust_module:U1\|Jitter_Elimination_module:U1 " "Elaborating entity \"Jitter_Elimination_module\" for hierarchy \"Duty_Period_Adjust_module:U1\|Jitter_Elimination_module:U1\"" {  } { { "Duty_Period_Adjust_module.v" "U1" { Text "F:/LQbishe/shiyan/14 pwm/Duty_Period_Adjust_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649033917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Generate_module PWM_Generate_module:U2 " "Elaborating entity \"PWM_Generate_module\" for hierarchy \"PWM_Generate_module:U2\"" {  } { { "pwm.v" "U2" { Text "F:/LQbishe/shiyan/14 pwm/pwm.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649033923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PWM_Generate_module.v(15) " "Verilog HDL assignment warning at PWM_Generate_module.v(15): truncated value with size 32 to match size of target (24)" {  } { { "PWM_Generate_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/PWM_Generate_module.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494649033924 "|pwm|PWM_Generate_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digitron_NumDisplay_module Digitron_NumDisplay_module:U3 " "Elaborating entity \"Digitron_NumDisplay_module\" for hierarchy \"Digitron_NumDisplay_module:U3\"" {  } { { "pwm.v" "U3" { Text "F:/LQbishe/shiyan/14 pwm/pwm.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649033925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 Digitron_NumDisplay_module.v(32) " "Verilog HDL assignment warning at Digitron_NumDisplay_module.v(32): truncated value with size 23 to match size of target (8)" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Digitron_NumDisplay_module.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494649033926 "|pwm|Digitron_NumDisplay_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 Digitron_NumDisplay_module.v(37) " "Verilog HDL assignment warning at Digitron_NumDisplay_module.v(37): truncated value with size 23 to match size of target (8)" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Digitron_NumDisplay_module.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494649033926 "|pwm|Digitron_NumDisplay_module:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Digitron_NumDisplay_module.v(99) " "Verilog HDL assignment warning at Digitron_NumDisplay_module.v(99): truncated value with size 8 to match size of target (6)" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Digitron_NumDisplay_module.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494649033926 "|pwm|Digitron_NumDisplay_module:U3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PWM_Generate_module:U2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PWM_Generate_module:U2\|Mult0\"" {  } { { "PWM_Generate_module.v" "Mult0" { Text "F:/LQbishe/shiyan/14 pwm/PWM_Generate_module.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494649034308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PWM_Generate_module:U2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PWM_Generate_module:U2\|Div0\"" {  } { { "PWM_Generate_module.v" "Div0" { Text "F:/LQbishe/shiyan/14 pwm/PWM_Generate_module.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494649034308 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494649034308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_Generate_module:U2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM_Generate_module:U2\|lpm_mult:Mult0\"" {  } { { "PWM_Generate_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/PWM_Generate_module.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494649034348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_Generate_module:U2\|lpm_mult:Mult0 " "Instantiated megafunction \"PWM_Generate_module:U2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034349 ""}  } { { "PWM_Generate_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/PWM_Generate_module.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494649034349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mbt " "Found entity 1: mult_mbt" {  } { { "db/mult_mbt.tdf" "" { Text "F:/LQbishe/shiyan/14 pwm/db/mult_mbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649034410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649034410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_Generate_module:U2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PWM_Generate_module:U2\|lpm_divide:Div0\"" {  } { { "PWM_Generate_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/PWM_Generate_module.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494649034436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_Generate_module:U2\|lpm_divide:Div0 " "Instantiated megafunction \"PWM_Generate_module:U2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494649034436 ""}  } { { "PWM_Generate_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/PWM_Generate_module.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494649034436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "F:/LQbishe/shiyan/14 pwm/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649034499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649034499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "F:/LQbishe/shiyan/14 pwm/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649034514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649034514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "F:/LQbishe/shiyan/14 pwm/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649034563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649034563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/LQbishe/shiyan/14 pwm/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649034636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649034636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/LQbishe/shiyan/14 pwm/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494649034698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494649034698 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1494649035024 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1494649035024 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Digitron_NumDisplay_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Digitron_NumDisplay_module.v" 35 -1 0 } } { "Duty_Period_Adjust_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Duty_Period_Adjust_module.v" 77 -1 0 } } { "Duty_Period_Adjust_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Duty_Period_Adjust_module.v" 55 -1 0 } } { "Jitter_Elimination_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Jitter_Elimination_module.v" 12 -1 0 } } { "Jitter_Elimination_module.v" "" { Text "F:/LQbishe/shiyan/14 pwm/Jitter_Elimination_module.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494649035043 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494649035043 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digitron_Out\[7\] GND " "Pin \"Digitron_Out\[7\]\" is stuck at GND" {  } { { "pwm.v" "" { Text "F:/LQbishe/shiyan/14 pwm/pwm.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494649035270 "|pwm|Digitron_Out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494649035270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494649035404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/LQbishe/shiyan/14 pwm/output_files/pwm.map.smsg " "Generated suppressed messages file F:/LQbishe/shiyan/14 pwm/output_files/pwm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494649035936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494649036074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494649036074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "865 " "Implemented 865 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494649036164 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494649036164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "838 " "Implemented 838 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494649036164 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1494649036164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494649036164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494649036271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 13 12:17:16 2017 " "Processing ended: Sat May 13 12:17:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494649036271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494649036271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494649036271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494649036271 ""}
