Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 23 09:03:06 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_methodology -file UPzynq20_test_design_wrapper_methodology_drc_routed.rpt -pb UPzynq20_test_design_wrapper_methodology_drc_routed.pb -rpx UPzynq20_test_design_wrapper_methodology_drc_routed.rpx
| Design       : UPzynq20_test_design_wrapper
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_UPzynq20_test_design_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 49
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 49         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_2_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_2_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_2_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_2_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_2_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_2_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_2_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_2_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_3_tri_i[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on LEDS_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_1_tri_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>


