/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [9:0] _04_;
  reg [5:0] _05_;
  reg [8:0] _06_;
  wire [31:0] _07_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_42z;
  wire [12:0] celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [30:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_1z) & celloutsig_1_6z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[5] | in_data[12]) & (celloutsig_0_1z | in_data[87]));
  assign celloutsig_0_13z = celloutsig_0_0z[5] | ~(celloutsig_0_7z);
  assign celloutsig_0_3z = celloutsig_0_0z[0] | celloutsig_0_0z[2];
  assign celloutsig_0_5z = celloutsig_0_2z | celloutsig_0_4z[4];
  reg [4:0] _13_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 5'h00;
    else _13_ <= { _03_[4:1], celloutsig_0_31z };
  assign out_data[36:32] = _13_;
  reg [9:0] _14_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _14_ <= 10'h000;
    else _14_ <= { celloutsig_0_8z[11:3], celloutsig_0_2z };
  assign { _00_, _04_[8:4], _01_, _04_[2:0] } = _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 6'h00;
    else _05_ <= { _04_[6:4], _01_, _04_[2], celloutsig_0_9z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _06_ <= 9'h000;
    else _06_ <= { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z };
  reg [31:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _17_ <= 32'd0;
    else _17_ <= { celloutsig_0_8z[26:15], _00_, _04_[8:4], _01_, _04_[2:0], _06_, celloutsig_0_12z };
  assign { _07_[31:25], _02_, _07_[23:7], _03_[4:1], _07_[2:0] } = _17_;
  assign celloutsig_0_24z = { celloutsig_0_20z[3:1], 1'h1, _05_, celloutsig_0_11z } == { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_25z = { celloutsig_0_4z[5], celloutsig_0_13z, celloutsig_0_17z, _05_, celloutsig_0_13z } == { in_data[28:27], celloutsig_0_20z[5:1], 1'h1, celloutsig_0_18z, celloutsig_0_24z };
  assign celloutsig_1_2z = { in_data[172:164], celloutsig_1_1z } === { in_data[129:122], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = { _04_[5:4], _01_ } === celloutsig_0_8z[28:26];
  assign celloutsig_0_18z = { celloutsig_0_0z[4], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z } === { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_1z, celloutsig_0_18z, _06_ } <= celloutsig_0_0z;
  assign celloutsig_1_6z = ! { celloutsig_1_5z[4:3], celloutsig_1_5z[3], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_14z = ! { celloutsig_1_5z[4:3], celloutsig_1_10z };
  assign celloutsig_0_12z = ! { celloutsig_0_8z[23:4], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_30z = ! { celloutsig_0_19z[3:2], celloutsig_0_25z };
  assign celloutsig_0_31z = ! { celloutsig_0_22z[2], celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[146:140] < in_data[106:100];
  assign celloutsig_0_9z = { in_data[73:72], celloutsig_0_3z } < { celloutsig_0_0z[2:1], celloutsig_0_7z };
  assign celloutsig_0_10z = { in_data[64:62], celloutsig_0_8z } < { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[23:4] < in_data[43:24];
  assign celloutsig_0_42z = { celloutsig_0_19z[15:14], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_39z } % { 1'h1, celloutsig_0_20z[3], celloutsig_0_30z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_8z[16:1], celloutsig_0_11z, celloutsig_0_18z } % { 1'h1, _04_[8:4], _01_, _04_[2:0], _05_, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_6z = | { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_12z = ~^ { celloutsig_1_5z[5:3], celloutsig_1_5z[3] };
  assign celloutsig_0_39z = ^ celloutsig_0_0z[10:3];
  assign celloutsig_1_4z = ^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_7z = ^ { celloutsig_0_4z[1:0], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_11z = ^ celloutsig_0_8z[19:11];
  assign celloutsig_0_4z = { in_data[93:90], celloutsig_0_1z, celloutsig_0_1z } << { in_data[78:76], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >> { in_data[128:126], celloutsig_1_8z };
  assign celloutsig_0_8z = in_data[49:19] >> in_data[34:4];
  assign celloutsig_0_0z = in_data[55:45] ~^ in_data[60:50];
  assign celloutsig_0_47z = { celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_5z } ~^ { celloutsig_0_0z[8:6], celloutsig_0_10z, celloutsig_0_42z };
  assign celloutsig_1_19z = { celloutsig_1_15z[0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z } ~^ { in_data[138:136], celloutsig_1_14z };
  assign celloutsig_0_14z = in_data[70:66] ~^ { celloutsig_0_0z[3:2], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_4z[2:0], celloutsig_0_17z } ~^ { celloutsig_0_0z[3], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | in_data[132]);
  assign celloutsig_1_3z = ~((in_data[138] & in_data[141]) | in_data[115]);
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_8z) | celloutsig_1_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_8z & celloutsig_1_4z) | celloutsig_1_14z);
  assign celloutsig_0_20z[5:1] = _05_[5:1] ~^ celloutsig_0_4z[4:0];
  assign { celloutsig_1_5z[3], celloutsig_1_5z[1], celloutsig_1_5z[4], celloutsig_1_5z[8:5] } = ~ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, in_data[122:119] };
  assign _03_[0] = celloutsig_0_31z;
  assign { _04_[9], _04_[3] } = { _00_, _01_ };
  assign { _07_[24], _07_[6:3] } = { _02_, _03_[4:1] };
  assign celloutsig_0_20z[0] = 1'h1;
  assign { celloutsig_1_5z[2], celloutsig_1_5z[0] } = { celloutsig_1_5z[3], celloutsig_1_5z[4] };
  assign { out_data[128], out_data[99:96], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
