// Seed: 1910740601
module module_0 (
    input wire id_0,
    output wor id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    output supply0 id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    input tri1 id_12
    , id_17,
    output supply1 id_13,
    input tri0 id_14,
    output supply0 id_15
);
  timeunit 1ps;
  wire id_18;
  if (1) wire id_19;
  else wire id_20;
  wire id_21, id_22, id_23;
endmodule
module module_1 (
    output wand id_0
    , id_3,
    input  wire id_1
);
  always id_0 = id_3;
  module_0(
      id_3, id_3, id_1, id_1, id_3, id_1, id_3, id_3, id_3, id_3, id_1, id_3, id_1, id_3, id_1, id_0
  );
endmodule
