
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nsenter_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401518 <.init>:
  401518:	stp	x29, x30, [sp, #-16]!
  40151c:	mov	x29, sp
  401520:	bl	4019a0 <ferror@plt+0x60>
  401524:	ldp	x29, x30, [sp], #16
  401528:	ret

Disassembly of section .plt:

0000000000401530 <memcpy@plt-0x20>:
  401530:	stp	x16, x30, [sp, #-16]!
  401534:	adrp	x16, 414000 <ferror@plt+0x126c0>
  401538:	ldr	x17, [x16, #4088]
  40153c:	add	x16, x16, #0xff8
  401540:	br	x17
  401544:	nop
  401548:	nop
  40154c:	nop

0000000000401550 <memcpy@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401554:	ldr	x17, [x16]
  401558:	add	x16, x16, #0x0
  40155c:	br	x17

0000000000401560 <_exit@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401564:	ldr	x17, [x16, #8]
  401568:	add	x16, x16, #0x8
  40156c:	br	x17

0000000000401570 <setuid@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401574:	ldr	x17, [x16, #16]
  401578:	add	x16, x16, #0x10
  40157c:	br	x17

0000000000401580 <strtoul@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401584:	ldr	x17, [x16, #24]
  401588:	add	x16, x16, #0x18
  40158c:	br	x17

0000000000401590 <strlen@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401594:	ldr	x17, [x16, #32]
  401598:	add	x16, x16, #0x20
  40159c:	br	x17

00000000004015a0 <fputs@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4015a4:	ldr	x17, [x16, #40]
  4015a8:	add	x16, x16, #0x28
  4015ac:	br	x17

00000000004015b0 <exit@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4015b4:	ldr	x17, [x16, #48]
  4015b8:	add	x16, x16, #0x30
  4015bc:	br	x17

00000000004015c0 <dup@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4015c4:	ldr	x17, [x16, #56]
  4015c8:	add	x16, x16, #0x38
  4015cc:	br	x17

00000000004015d0 <fchdir@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4015d4:	ldr	x17, [x16, #64]
  4015d8:	add	x16, x16, #0x40
  4015dc:	br	x17

00000000004015e0 <execl@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4015e4:	ldr	x17, [x16, #72]
  4015e8:	add	x16, x16, #0x48
  4015ec:	br	x17

00000000004015f0 <strtoimax@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4015f4:	ldr	x17, [x16, #80]
  4015f8:	add	x16, x16, #0x50
  4015fc:	br	x17

0000000000401600 <strtod@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401604:	ldr	x17, [x16, #88]
  401608:	add	x16, x16, #0x58
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401614:	ldr	x17, [x16, #96]
  401618:	add	x16, x16, #0x60
  40161c:	br	x17

0000000000401620 <kill@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401624:	ldr	x17, [x16, #104]
  401628:	add	x16, x16, #0x68
  40162c:	br	x17

0000000000401630 <fork@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401634:	ldr	x17, [x16, #112]
  401638:	add	x16, x16, #0x70
  40163c:	br	x17

0000000000401640 <snprintf@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401644:	ldr	x17, [x16, #120]
  401648:	add	x16, x16, #0x78
  40164c:	br	x17

0000000000401650 <localeconv@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401654:	ldr	x17, [x16, #128]
  401658:	add	x16, x16, #0x80
  40165c:	br	x17

0000000000401660 <fileno@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401664:	ldr	x17, [x16, #136]
  401668:	add	x16, x16, #0x88
  40166c:	br	x17

0000000000401670 <getpid@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401674:	ldr	x17, [x16, #144]
  401678:	add	x16, x16, #0x90
  40167c:	br	x17

0000000000401680 <malloc@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401684:	ldr	x17, [x16, #152]
  401688:	add	x16, x16, #0x98
  40168c:	br	x17

0000000000401690 <open@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401694:	ldr	x17, [x16, #160]
  401698:	add	x16, x16, #0xa0
  40169c:	br	x17

00000000004016a0 <strncmp@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4016a4:	ldr	x17, [x16, #168]
  4016a8:	add	x16, x16, #0xa8
  4016ac:	br	x17

00000000004016b0 <bindtextdomain@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4016b4:	ldr	x17, [x16, #176]
  4016b8:	add	x16, x16, #0xb0
  4016bc:	br	x17

00000000004016c0 <__libc_start_main@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4016c4:	ldr	x17, [x16, #184]
  4016c8:	add	x16, x16, #0xb8
  4016cc:	br	x17

00000000004016d0 <fgetc@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4016d4:	ldr	x17, [x16, #192]
  4016d8:	add	x16, x16, #0xc0
  4016dc:	br	x17

00000000004016e0 <__xpg_basename@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4016e4:	ldr	x17, [x16, #200]
  4016e8:	add	x16, x16, #0xc8
  4016ec:	br	x17

00000000004016f0 <strdup@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4016f4:	ldr	x17, [x16, #208]
  4016f8:	add	x16, x16, #0xd0
  4016fc:	br	x17

0000000000401700 <close@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401704:	ldr	x17, [x16, #216]
  401708:	add	x16, x16, #0xd8
  40170c:	br	x17

0000000000401710 <__gmon_start__@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401714:	ldr	x17, [x16, #224]
  401718:	add	x16, x16, #0xe0
  40171c:	br	x17

0000000000401720 <strtoumax@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401724:	ldr	x17, [x16, #232]
  401728:	add	x16, x16, #0xe8
  40172c:	br	x17

0000000000401730 <abort@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401734:	ldr	x17, [x16, #240]
  401738:	add	x16, x16, #0xf0
  40173c:	br	x17

0000000000401740 <setgid@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401744:	ldr	x17, [x16, #248]
  401748:	add	x16, x16, #0xf8
  40174c:	br	x17

0000000000401750 <textdomain@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401754:	ldr	x17, [x16, #256]
  401758:	add	x16, x16, #0x100
  40175c:	br	x17

0000000000401760 <getopt_long@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401764:	ldr	x17, [x16, #264]
  401768:	add	x16, x16, #0x108
  40176c:	br	x17

0000000000401770 <execvp@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401774:	ldr	x17, [x16, #272]
  401778:	add	x16, x16, #0x110
  40177c:	br	x17

0000000000401780 <strcmp@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401784:	ldr	x17, [x16, #280]
  401788:	add	x16, x16, #0x118
  40178c:	br	x17

0000000000401790 <warn@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401794:	ldr	x17, [x16, #288]
  401798:	add	x16, x16, #0x120
  40179c:	br	x17

00000000004017a0 <__ctype_b_loc@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4017a4:	ldr	x17, [x16, #296]
  4017a8:	add	x16, x16, #0x128
  4017ac:	br	x17

00000000004017b0 <strtol@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4017b4:	ldr	x17, [x16, #304]
  4017b8:	add	x16, x16, #0x130
  4017bc:	br	x17

00000000004017c0 <free@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4017c4:	ldr	x17, [x16, #312]
  4017c8:	add	x16, x16, #0x138
  4017cc:	br	x17

00000000004017d0 <vasprintf@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4017d4:	ldr	x17, [x16, #320]
  4017d8:	add	x16, x16, #0x140
  4017dc:	br	x17

00000000004017e0 <strndup@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4017e4:	ldr	x17, [x16, #328]
  4017e8:	add	x16, x16, #0x148
  4017ec:	br	x17

00000000004017f0 <strspn@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4017f4:	ldr	x17, [x16, #336]
  4017f8:	add	x16, x16, #0x150
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401804:	ldr	x17, [x16, #344]
  401808:	add	x16, x16, #0x158
  40180c:	br	x17

0000000000401810 <setgroups@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401814:	ldr	x17, [x16, #352]
  401818:	add	x16, x16, #0x160
  40181c:	br	x17

0000000000401820 <fflush@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401824:	ldr	x17, [x16, #360]
  401828:	add	x16, x16, #0x168
  40182c:	br	x17

0000000000401830 <strcpy@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401834:	ldr	x17, [x16, #368]
  401838:	add	x16, x16, #0x170
  40183c:	br	x17

0000000000401840 <chroot@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401844:	ldr	x17, [x16, #376]
  401848:	add	x16, x16, #0x178
  40184c:	br	x17

0000000000401850 <setns@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401854:	ldr	x17, [x16, #384]
  401858:	add	x16, x16, #0x180
  40185c:	br	x17

0000000000401860 <warnx@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401864:	ldr	x17, [x16, #392]
  401868:	add	x16, x16, #0x188
  40186c:	br	x17

0000000000401870 <memchr@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401874:	ldr	x17, [x16, #400]
  401878:	add	x16, x16, #0x190
  40187c:	br	x17

0000000000401880 <dcgettext@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401884:	ldr	x17, [x16, #408]
  401888:	add	x16, x16, #0x198
  40188c:	br	x17

0000000000401890 <errx@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401894:	ldr	x17, [x16, #416]
  401898:	add	x16, x16, #0x1a0
  40189c:	br	x17

00000000004018a0 <strcspn@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4018a4:	ldr	x17, [x16, #424]
  4018a8:	add	x16, x16, #0x1a8
  4018ac:	br	x17

00000000004018b0 <printf@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4018b4:	ldr	x17, [x16, #432]
  4018b8:	add	x16, x16, #0x1b0
  4018bc:	br	x17

00000000004018c0 <__assert_fail@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4018c4:	ldr	x17, [x16, #440]
  4018c8:	add	x16, x16, #0x1b8
  4018cc:	br	x17

00000000004018d0 <__errno_location@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4018d4:	ldr	x17, [x16, #448]
  4018d8:	add	x16, x16, #0x1c0
  4018dc:	br	x17

00000000004018e0 <getenv@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4018e4:	ldr	x17, [x16, #456]
  4018e8:	add	x16, x16, #0x1c8
  4018ec:	br	x17

00000000004018f0 <__xstat@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x136c0>
  4018f4:	ldr	x17, [x16, #464]
  4018f8:	add	x16, x16, #0x1d0
  4018fc:	br	x17

0000000000401900 <waitpid@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401904:	ldr	x17, [x16, #472]
  401908:	add	x16, x16, #0x1d8
  40190c:	br	x17

0000000000401910 <fprintf@plt>:
  401910:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401914:	ldr	x17, [x16, #480]
  401918:	add	x16, x16, #0x1e0
  40191c:	br	x17

0000000000401920 <err@plt>:
  401920:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401924:	ldr	x17, [x16, #488]
  401928:	add	x16, x16, #0x1e8
  40192c:	br	x17

0000000000401930 <setlocale@plt>:
  401930:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401934:	ldr	x17, [x16, #496]
  401938:	add	x16, x16, #0x1f0
  40193c:	br	x17

0000000000401940 <ferror@plt>:
  401940:	adrp	x16, 415000 <ferror@plt+0x136c0>
  401944:	ldr	x17, [x16, #504]
  401948:	add	x16, x16, #0x1f8
  40194c:	br	x17

Disassembly of section .text:

0000000000401950 <.text>:
  401950:	mov	x29, #0x0                   	// #0
  401954:	mov	x30, #0x0                   	// #0
  401958:	mov	x5, x0
  40195c:	ldr	x1, [sp]
  401960:	add	x2, sp, #0x8
  401964:	mov	x6, sp
  401968:	movz	x0, #0x0, lsl #48
  40196c:	movk	x0, #0x0, lsl #32
  401970:	movk	x0, #0x40, lsl #16
  401974:	movk	x0, #0x1a5c
  401978:	movz	x3, #0x0, lsl #48
  40197c:	movk	x3, #0x0, lsl #32
  401980:	movk	x3, #0x40, lsl #16
  401984:	movk	x3, #0x40b8
  401988:	movz	x4, #0x0, lsl #48
  40198c:	movk	x4, #0x0, lsl #32
  401990:	movk	x4, #0x40, lsl #16
  401994:	movk	x4, #0x4138
  401998:	bl	4016c0 <__libc_start_main@plt>
  40199c:	bl	401730 <abort@plt>
  4019a0:	adrp	x0, 414000 <ferror@plt+0x126c0>
  4019a4:	ldr	x0, [x0, #4064]
  4019a8:	cbz	x0, 4019b0 <ferror@plt+0x70>
  4019ac:	b	401710 <__gmon_start__@plt>
  4019b0:	ret
  4019b4:	nop
  4019b8:	adrp	x0, 415000 <ferror@plt+0x136c0>
  4019bc:	add	x0, x0, #0x2e0
  4019c0:	adrp	x1, 415000 <ferror@plt+0x136c0>
  4019c4:	add	x1, x1, #0x2e0
  4019c8:	cmp	x1, x0
  4019cc:	b.eq	4019e4 <ferror@plt+0xa4>  // b.none
  4019d0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4019d4:	ldr	x1, [x1, #376]
  4019d8:	cbz	x1, 4019e4 <ferror@plt+0xa4>
  4019dc:	mov	x16, x1
  4019e0:	br	x16
  4019e4:	ret
  4019e8:	adrp	x0, 415000 <ferror@plt+0x136c0>
  4019ec:	add	x0, x0, #0x2e0
  4019f0:	adrp	x1, 415000 <ferror@plt+0x136c0>
  4019f4:	add	x1, x1, #0x2e0
  4019f8:	sub	x1, x1, x0
  4019fc:	lsr	x2, x1, #63
  401a00:	add	x1, x2, x1, asr #3
  401a04:	cmp	xzr, x1, asr #1
  401a08:	asr	x1, x1, #1
  401a0c:	b.eq	401a24 <ferror@plt+0xe4>  // b.none
  401a10:	adrp	x2, 404000 <ferror@plt+0x26c0>
  401a14:	ldr	x2, [x2, #384]
  401a18:	cbz	x2, 401a24 <ferror@plt+0xe4>
  401a1c:	mov	x16, x2
  401a20:	br	x16
  401a24:	ret
  401a28:	stp	x29, x30, [sp, #-32]!
  401a2c:	mov	x29, sp
  401a30:	str	x19, [sp, #16]
  401a34:	adrp	x19, 415000 <ferror@plt+0x136c0>
  401a38:	ldrb	w0, [x19, #776]
  401a3c:	cbnz	w0, 401a4c <ferror@plt+0x10c>
  401a40:	bl	4019b8 <ferror@plt+0x78>
  401a44:	mov	w0, #0x1                   	// #1
  401a48:	strb	w0, [x19, #776]
  401a4c:	ldr	x19, [sp, #16]
  401a50:	ldp	x29, x30, [sp], #32
  401a54:	ret
  401a58:	b	4019e8 <ferror@plt+0xa8>
  401a5c:	stp	x29, x30, [sp, #-96]!
  401a60:	stp	x28, x27, [sp, #16]
  401a64:	stp	x26, x25, [sp, #32]
  401a68:	stp	x24, x23, [sp, #48]
  401a6c:	stp	x22, x21, [sp, #64]
  401a70:	stp	x20, x19, [sp, #80]
  401a74:	mov	x29, sp
  401a78:	sub	sp, sp, #0x1, lsl #12
  401a7c:	sub	sp, sp, #0x40
  401a80:	mov	x28, x1
  401a84:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401a88:	mov	w22, w0
  401a8c:	add	x1, x1, #0x820
  401a90:	mov	w0, #0x6                   	// #6
  401a94:	bl	401930 <setlocale@plt>
  401a98:	adrp	x21, 404000 <ferror@plt+0x26c0>
  401a9c:	add	x21, x21, #0x43d
  401aa0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401aa4:	add	x1, x1, #0x448
  401aa8:	mov	x0, x21
  401aac:	bl	4016b0 <bindtextdomain@plt>
  401ab0:	mov	x0, x21
  401ab4:	bl	401750 <textdomain@plt>
  401ab8:	adrp	x0, 402000 <ferror@plt+0x6c0>
  401abc:	add	x0, x0, #0x670
  401ac0:	bl	404140 <ferror@plt+0x2800>
  401ac4:	adrp	x23, 404000 <ferror@plt+0x26c0>
  401ac8:	adrp	x24, 404000 <ferror@plt+0x26c0>
  401acc:	adrp	x21, 404000 <ferror@plt+0x26c0>
  401ad0:	mov	w27, wzr
  401ad4:	mov	w8, wzr
  401ad8:	mov	w9, wzr
  401adc:	mov	w26, #0xffffffff            	// #-1
  401ae0:	add	x23, x23, #0x45a
  401ae4:	add	x24, x24, #0x1c0
  401ae8:	adrp	x25, 415000 <ferror@plt+0x136c0>
  401aec:	add	x21, x21, #0x188
  401af0:	stp	xzr, xzr, [sp, #24]
  401af4:	stp	xzr, xzr, [sp, #8]
  401af8:	mov	w0, w22
  401afc:	mov	x1, x28
  401b00:	mov	x2, x23
  401b04:	mov	x3, x24
  401b08:	mov	x4, xzr
  401b0c:	mov	w19, w9
  401b10:	mov	w20, w8
  401b14:	bl	401760 <getopt_long@plt>
  401b18:	cmp	w0, #0x55
  401b1c:	b.le	401b4c <ferror@plt+0x20c>
  401b20:	sub	w8, w0, #0x68
  401b24:	cmp	w8, #0x18
  401b28:	b.hi	401c2c <ferror@plt+0x2ec>  // b.pmore
  401b2c:	adr	x9, 401b3c <ferror@plt+0x1fc>
  401b30:	ldrh	w10, [x21, x8, lsl #1]
  401b34:	add	x9, x9, x10, lsl #2
  401b38:	br	x9
  401b3c:	ldr	x1, [x25, #744]
  401b40:	cbz	x1, 401d4c <ferror@plt+0x40c>
  401b44:	mov	w0, #0x8000000             	// #134217728
  401b48:	b	401d1c <ferror@plt+0x3dc>
  401b4c:	cmp	w0, #0x46
  401b50:	b.gt	401b74 <ferror@plt+0x234>
  401b54:	cmn	w0, #0x1
  401b58:	b.eq	401d64 <ferror@plt+0x424>  // b.none
  401b5c:	cmp	w0, #0x43
  401b60:	b.ne	401c04 <ferror@plt+0x2c4>  // b.any
  401b64:	ldr	x1, [x25, #744]
  401b68:	cbz	x1, 401d2c <ferror@plt+0x3ec>
  401b6c:	mov	w0, #0x2000000             	// #33554432
  401b70:	b	401d1c <ferror@plt+0x3dc>
  401b74:	cmp	w0, #0x47
  401b78:	b.eq	401bc0 <ferror@plt+0x280>  // b.none
  401b7c:	cmp	w0, #0x53
  401b80:	b.ne	401c14 <ferror@plt+0x2d4>  // b.any
  401b84:	ldr	x21, [x25, #744]
  401b88:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	mov	x0, xzr
  401b94:	add	x1, x1, #0x496
  401b98:	bl	401880 <dcgettext@plt>
  401b9c:	mov	x1, x0
  401ba0:	mov	x0, x21
  401ba4:	adrp	x21, 404000 <ferror@plt+0x26c0>
  401ba8:	add	x21, x21, #0x188
  401bac:	bl	403230 <ferror@plt+0x18f0>
  401bb0:	mov	w8, #0x1                   	// #1
  401bb4:	str	x0, [sp, #16]
  401bb8:	str	w8, [sp, #24]
  401bbc:	b	401d20 <ferror@plt+0x3e0>
  401bc0:	mov	w21, w22
  401bc4:	ldr	x22, [x25, #744]
  401bc8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401bcc:	mov	w2, #0x5                   	// #5
  401bd0:	mov	x0, xzr
  401bd4:	add	x1, x1, #0x4aa
  401bd8:	bl	401880 <dcgettext@plt>
  401bdc:	mov	x1, x0
  401be0:	mov	x0, x22
  401be4:	mov	w22, w21
  401be8:	adrp	x21, 404000 <ferror@plt+0x26c0>
  401bec:	add	x21, x21, #0x188
  401bf0:	bl	403230 <ferror@plt+0x18f0>
  401bf4:	mov	w8, #0x1                   	// #1
  401bf8:	str	x0, [sp, #8]
  401bfc:	str	w8, [sp, #28]
  401c00:	b	401d20 <ferror@plt+0x3e0>
  401c04:	cmp	w0, #0x46
  401c08:	b.ne	4021fc <ferror@plt+0x8bc>  // b.any
  401c0c:	mov	w26, wzr
  401c10:	b	401d20 <ferror@plt+0x3e0>
  401c14:	cmp	w0, #0x55
  401c18:	b.ne	4021fc <ferror@plt+0x8bc>  // b.any
  401c1c:	ldr	x1, [x25, #744]
  401c20:	cbz	x1, 401d34 <ferror@plt+0x3f4>
  401c24:	mov	w0, #0x10000000            	// #268435456
  401c28:	b	401d1c <ferror@plt+0x3dc>
  401c2c:	mov	w8, #0x1                   	// #1
  401c30:	cmp	w0, #0x61
  401c34:	str	w8, [sp, #32]
  401c38:	mov	w8, w20
  401c3c:	mov	w9, w19
  401c40:	b.eq	401af8 <ferror@plt+0x1b8>  // b.none
  401c44:	b	4021c4 <ferror@plt+0x884>
  401c48:	ldr	x2, [x25, #744]
  401c4c:	mov	w9, #0x1                   	// #1
  401c50:	mov	w8, w20
  401c54:	cbz	x2, 401af8 <ferror@plt+0x1b8>
  401c58:	adrp	x0, 415000 <ferror@plt+0x136c0>
  401c5c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401c60:	add	x0, x0, #0x214
  401c64:	add	x1, x1, #0x4be
  401c68:	b	401c8c <ferror@plt+0x34c>
  401c6c:	ldr	x2, [x25, #744]
  401c70:	mov	w8, #0x1                   	// #1
  401c74:	mov	w9, w19
  401c78:	cbz	x2, 401af8 <ferror@plt+0x1b8>
  401c7c:	adrp	x0, 415000 <ferror@plt+0x136c0>
  401c80:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401c84:	add	x0, x0, #0x210
  401c88:	add	x1, x1, #0x41b
  401c8c:	bl	4022d4 <ferror@plt+0x994>
  401c90:	b	401d20 <ferror@plt+0x3e0>
  401c94:	mov	x21, x28
  401c98:	ldr	x28, [x25, #744]
  401c9c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	mov	x0, xzr
  401ca8:	add	x1, x1, #0x482
  401cac:	bl	401880 <dcgettext@plt>
  401cb0:	mov	x1, x0
  401cb4:	mov	x0, x28
  401cb8:	mov	x28, x21
  401cbc:	adrp	x21, 404000 <ferror@plt+0x26c0>
  401cc0:	add	x21, x21, #0x188
  401cc4:	bl	403230 <ferror@plt+0x18f0>
  401cc8:	adrp	x8, 415000 <ferror@plt+0x136c0>
  401ccc:	str	w0, [x8, #780]
  401cd0:	b	401d20 <ferror@plt+0x3e0>
  401cd4:	ldr	x1, [x25, #744]
  401cd8:	cbz	x1, 401d3c <ferror@plt+0x3fc>
  401cdc:	mov	w0, #0x4000000             	// #67108864
  401ce0:	b	401d1c <ferror@plt+0x3dc>
  401ce4:	mov	w8, #0x1                   	// #1
  401ce8:	str	w8, [sp, #36]
  401cec:	b	401d20 <ferror@plt+0x3e0>
  401cf0:	ldr	x1, [x25, #744]
  401cf4:	cbz	x1, 401d44 <ferror@plt+0x404>
  401cf8:	mov	w0, #0x40000000            	// #1073741824
  401cfc:	b	401d1c <ferror@plt+0x3dc>
  401d00:	ldr	x1, [x25, #744]
  401d04:	cbz	x1, 401d54 <ferror@plt+0x414>
  401d08:	mov	w0, #0x20000               	// #131072
  401d0c:	b	401d1c <ferror@plt+0x3dc>
  401d10:	ldr	x1, [x25, #744]
  401d14:	cbz	x1, 401d5c <ferror@plt+0x41c>
  401d18:	mov	w0, #0x20000000            	// #536870912
  401d1c:	bl	402270 <ferror@plt+0x930>
  401d20:	mov	w8, w20
  401d24:	mov	w9, w19
  401d28:	b	401af8 <ferror@plt+0x1b8>
  401d2c:	orr	w27, w27, #0x2000000
  401d30:	b	401d20 <ferror@plt+0x3e0>
  401d34:	orr	w27, w27, #0x10000000
  401d38:	b	401d20 <ferror@plt+0x3e0>
  401d3c:	orr	w27, w27, #0x4000000
  401d40:	b	401d20 <ferror@plt+0x3e0>
  401d44:	orr	w27, w27, #0x40000000
  401d48:	b	401d20 <ferror@plt+0x3e0>
  401d4c:	orr	w27, w27, #0x8000000
  401d50:	b	401d20 <ferror@plt+0x3e0>
  401d54:	orr	w27, w27, #0x20000
  401d58:	b	401d20 <ferror@plt+0x3e0>
  401d5c:	orr	w27, w27, #0x20000000
  401d60:	b	401d20 <ferror@plt+0x3e0>
  401d64:	ldr	w8, [sp, #32]
  401d68:	str	w22, [sp, #4]
  401d6c:	adrp	x22, 415000 <ferror@plt+0x136c0>
  401d70:	tbz	w8, #0, 401e28 <ferror@plt+0x4e8>
  401d74:	adrp	x8, 415000 <ferror@plt+0x136c0>
  401d78:	ldr	w8, [x8, #780]
  401d7c:	cbz	w8, 402250 <ferror@plt+0x910>
  401d80:	ldr	w8, [x22, #536]
  401d84:	cbz	w8, 401e50 <ferror@plt+0x510>
  401d88:	adrp	x21, 415000 <ferror@plt+0x136c0>
  401d8c:	adrp	x23, 404000 <ferror@plt+0x26c0>
  401d90:	add	x21, x21, #0x228
  401d94:	add	x23, x23, #0x68c
  401d98:	ldr	w9, [x21]
  401d9c:	tbz	w9, #31, 401e1c <ferror@plt+0x4dc>
  401da0:	tbz	w8, #28, 401e18 <ferror@plt+0x4d8>
  401da4:	bl	401670 <getpid@plt>
  401da8:	ldur	x25, [x21, #-8]
  401dac:	adrp	x8, 415000 <ferror@plt+0x136c0>
  401db0:	ldr	w24, [x8, #780]
  401db4:	mov	w3, w0
  401db8:	add	x0, sp, #0x38
  401dbc:	mov	w1, #0x1000                	// #4096
  401dc0:	mov	x2, x23
  401dc4:	mov	x4, x25
  401dc8:	stp	xzr, xzr, [sp, #40]
  401dcc:	bl	401640 <snprintf@plt>
  401dd0:	add	x0, sp, #0x38
  401dd4:	add	x1, sp, #0x30
  401dd8:	bl	40277c <ferror@plt+0xe3c>
  401ddc:	cbnz	w0, 402230 <ferror@plt+0x8f0>
  401de0:	add	x0, sp, #0x38
  401de4:	mov	w1, #0x1000                	// #4096
  401de8:	mov	x2, x23
  401dec:	mov	w3, w24
  401df0:	mov	x4, x25
  401df4:	bl	401640 <snprintf@plt>
  401df8:	add	x0, sp, #0x38
  401dfc:	add	x1, sp, #0x28
  401e00:	bl	40277c <ferror@plt+0xe3c>
  401e04:	cbnz	w0, 402230 <ferror@plt+0x8f0>
  401e08:	ldp	x9, x8, [sp, #40]
  401e0c:	cmp	x8, x9
  401e10:	b.eq	401e1c <ferror@plt+0x4dc>  // b.none
  401e14:	ldur	w8, [x21, #-16]
  401e18:	orr	w27, w8, w27
  401e1c:	ldr	w8, [x21, #8]
  401e20:	add	x21, x21, #0x18
  401e24:	cbnz	w8, 401d98 <ferror@plt+0x458>
  401e28:	ldr	w0, [x22, #536]
  401e2c:	cbz	w0, 401e50 <ferror@plt+0x510>
  401e30:	adrp	x21, 415000 <ferror@plt+0x136c0>
  401e34:	add	x21, x21, #0x230
  401e38:	tst	w0, w27
  401e3c:	b.eq	401e48 <ferror@plt+0x508>  // b.none
  401e40:	mov	x1, xzr
  401e44:	bl	402270 <ferror@plt+0x930>
  401e48:	ldr	w0, [x21], #24
  401e4c:	cbnz	w0, 401e38 <ferror@plt+0x4f8>
  401e50:	tbz	w20, #0, 401e6c <ferror@plt+0x52c>
  401e54:	adrp	x0, 415000 <ferror@plt+0x136c0>
  401e58:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401e5c:	add	x0, x0, #0x210
  401e60:	add	x1, x1, #0x41b
  401e64:	mov	x2, xzr
  401e68:	bl	4022d4 <ferror@plt+0x994>
  401e6c:	tbz	w19, #0, 401e88 <ferror@plt+0x548>
  401e70:	adrp	x0, 415000 <ferror@plt+0x136c0>
  401e74:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401e78:	add	x0, x0, #0x214
  401e7c:	add	x1, x1, #0x4be
  401e80:	mov	x2, xzr
  401e84:	bl	4022d4 <ferror@plt+0x994>
  401e88:	ldr	w8, [x22, #536]
  401e8c:	cbz	w8, 401eb8 <ferror@plt+0x578>
  401e90:	ldr	w22, [sp, #4]
  401e94:	adrp	x9, 415000 <ferror@plt+0x136c0>
  401e98:	add	x9, x9, #0x230
  401e9c:	ldur	w10, [x9, #-8]
  401ea0:	cmp	w10, #0x0
  401ea4:	csel	w10, wzr, w8, lt  // lt = tstop
  401ea8:	ldr	w8, [x9], #24
  401eac:	orr	w27, w10, w27
  401eb0:	cbnz	w8, 401e9c <ferror@plt+0x55c>
  401eb4:	b	401ebc <ferror@plt+0x57c>
  401eb8:	ldr	w22, [sp, #4]
  401ebc:	ldr	w8, [sp, #36]
  401ec0:	mov	w19, wzr
  401ec4:	cbnz	w8, 401ef0 <ferror@plt+0x5b0>
  401ec8:	tbz	w27, #28, 401ef0 <ferror@plt+0x5b0>
  401ecc:	mov	x0, xzr
  401ed0:	mov	x1, xzr
  401ed4:	bl	401810 <setgroups@plt>
  401ed8:	cmp	w0, #0x0
  401edc:	mov	w8, #0x1                   	// #1
  401ee0:	str	w8, [sp, #24]
  401ee4:	cset	w19, ne  // ne = any
  401ee8:	mov	w8, #0x1                   	// #1
  401eec:	str	w8, [sp, #28]
  401ef0:	adrp	x21, 415000 <ferror@plt+0x136c0>
  401ef4:	mov	x8, xzr
  401ef8:	mov	w20, #0x18                  	// #24
  401efc:	add	x21, x21, #0x218
  401f00:	mov	w23, #0x20000000            	// #536870912
  401f04:	mov	w24, #0xffffffff            	// #-1
  401f08:	mov	x25, x8
  401f0c:	mneg	x8, x8, x20
  401f10:	add	x8, x21, x8
  401f14:	ldr	w1, [x8, #24]
  401f18:	cbz	w1, 401f60 <ferror@plt+0x620>
  401f1c:	neg	x8, x25
  401f20:	madd	x8, x8, x20, x21
  401f24:	add	x27, x8, #0x30
  401f28:	ldur	w0, [x27, #-8]
  401f2c:	tbnz	w0, #31, 401f58 <ferror@plt+0x618>
  401f30:	cmp	w1, w23
  401f34:	ccmp	w26, w24, #0x0, eq  // eq = none
  401f38:	csinc	w26, w26, wzr, ne  // ne = any
  401f3c:	bl	401850 <setns@plt>
  401f40:	cbz	w0, 401f4c <ferror@plt+0x60c>
  401f44:	cbz	x25, 401f58 <ferror@plt+0x618>
  401f48:	b	401fa4 <ferror@plt+0x664>
  401f4c:	ldur	w0, [x27, #-8]
  401f50:	bl	401700 <close@plt>
  401f54:	stur	w24, [x27, #-8]
  401f58:	ldr	w1, [x27], #24
  401f5c:	cbnz	w1, 401f28 <ferror@plt+0x5e8>
  401f60:	mov	w8, #0x1                   	// #1
  401f64:	cbz	x25, 401f08 <ferror@plt+0x5c8>
  401f68:	adrp	x21, 415000 <ferror@plt+0x136c0>
  401f6c:	adrp	x20, 415000 <ferror@plt+0x136c0>
  401f70:	ldr	w8, [x21, #528]
  401f74:	ldr	w0, [x20, #532]
  401f78:	tbnz	w8, #31, 401fcc <ferror@plt+0x68c>
  401f7c:	tbz	w0, #31, 401fcc <ferror@plt+0x68c>
  401f80:	adrp	x0, 404000 <ferror@plt+0x26c0>
  401f84:	add	x0, x0, #0x54e
  401f88:	mov	w1, wzr
  401f8c:	bl	401690 <open@plt>
  401f90:	str	w0, [x20, #532]
  401f94:	tbz	w0, #31, 401fc8 <ferror@plt+0x688>
  401f98:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401f9c:	add	x1, x1, #0x550
  401fa0:	b	402120 <ferror@plt+0x7e0>
  401fa4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401fa8:	add	x1, x1, #0x529
  401fac:	mov	w2, #0x5                   	// #5
  401fb0:	mov	x0, xzr
  401fb4:	bl	401880 <dcgettext@plt>
  401fb8:	ldur	x2, [x27, #-16]
  401fbc:	mov	x1, x0
  401fc0:	mov	w0, #0x1                   	// #1
  401fc4:	bl	401920 <err@plt>
  401fc8:	ldr	w8, [x21, #528]
  401fcc:	tbnz	w8, #31, 402018 <ferror@plt+0x6d8>
  401fd0:	mov	w0, w8
  401fd4:	bl	4015d0 <fchdir@plt>
  401fd8:	tbz	w0, #31, 401fe8 <ferror@plt+0x6a8>
  401fdc:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401fe0:	add	x1, x1, #0x576
  401fe4:	b	402120 <ferror@plt+0x7e0>
  401fe8:	adrp	x0, 404000 <ferror@plt+0x26c0>
  401fec:	add	x0, x0, #0x54e
  401ff0:	bl	401840 <chroot@plt>
  401ff4:	tbz	w0, #31, 402004 <ferror@plt+0x6c4>
  401ff8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  401ffc:	add	x1, x1, #0x5a6
  402000:	b	402120 <ferror@plt+0x7e0>
  402004:	ldr	w0, [x21, #528]
  402008:	bl	401700 <close@plt>
  40200c:	ldr	w0, [x20, #532]
  402010:	mov	w8, #0xffffffff            	// #-1
  402014:	str	w8, [x21, #528]
  402018:	tbnz	w0, #31, 402040 <ferror@plt+0x700>
  40201c:	bl	4015d0 <fchdir@plt>
  402020:	tbz	w0, #31, 402030 <ferror@plt+0x6f0>
  402024:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402028:	add	x1, x1, #0x5b4
  40202c:	b	402120 <ferror@plt+0x7e0>
  402030:	ldr	w0, [x20, #532]
  402034:	bl	401700 <close@plt>
  402038:	mov	w8, #0xffffffff            	// #-1
  40203c:	str	w8, [x20, #532]
  402040:	ldr	w20, [sp, #28]
  402044:	cmp	w26, #0x1
  402048:	b.ne	402068 <ferror@plt+0x728>  // b.any
  40204c:	bl	401630 <fork@plt>
  402050:	tbz	w0, #31, 402060 <ferror@plt+0x720>
  402054:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402058:	add	x1, x1, #0xb13
  40205c:	b	402120 <ferror@plt+0x7e0>
  402060:	mov	w23, w0
  402064:	cbnz	w0, 402098 <ferror@plt+0x758>
  402068:	ldr	w8, [sp, #24]
  40206c:	orr	w8, w8, w20
  402070:	tbz	w8, #0, 402138 <ferror@plt+0x7f8>
  402074:	tbz	w20, #0, 402104 <ferror@plt+0x7c4>
  402078:	mov	x0, xzr
  40207c:	mov	x1, xzr
  402080:	bl	401810 <setgroups@plt>
  402084:	cbz	w19, 4020ec <ferror@plt+0x7ac>
  402088:	cbz	w0, 4020ec <ferror@plt+0x7ac>
  40208c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402090:	add	x1, x1, #0x5f1
  402094:	b	402120 <ferror@plt+0x7e0>
  402098:	add	x1, sp, #0x38
  40209c:	mov	w2, #0x2                   	// #2
  4020a0:	mov	w0, w23
  4020a4:	bl	401900 <waitpid@plt>
  4020a8:	cmp	w0, w23
  4020ac:	b.ne	4020d8 <ferror@plt+0x798>  // b.any
  4020b0:	ldrb	w8, [sp, #56]
  4020b4:	cmp	w8, #0x7f
  4020b8:	b.ne	4020d8 <ferror@plt+0x798>  // b.any
  4020bc:	bl	401670 <getpid@plt>
  4020c0:	mov	w1, #0x13                  	// #19
  4020c4:	bl	401620 <kill@plt>
  4020c8:	mov	w1, #0x12                  	// #18
  4020cc:	mov	w0, w23
  4020d0:	bl	401620 <kill@plt>
  4020d4:	b	402098 <ferror@plt+0x758>
  4020d8:	ldr	w8, [sp, #56]
  4020dc:	ands	w9, w8, #0x7f
  4020e0:	b.ne	402194 <ferror@plt+0x854>  // b.any
  4020e4:	ubfx	w0, w8, #8, #8
  4020e8:	bl	4015b0 <exit@plt>
  4020ec:	ldr	x0, [sp, #8]
  4020f0:	bl	401740 <setgid@plt>
  4020f4:	tbz	w0, #31, 402104 <ferror@plt+0x7c4>
  4020f8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4020fc:	add	x1, x1, #0x602
  402100:	b	402120 <ferror@plt+0x7e0>
  402104:	ldr	w8, [sp, #24]
  402108:	tbz	w8, #0, 402138 <ferror@plt+0x7f8>
  40210c:	ldr	x0, [sp, #16]
  402110:	bl	401570 <setuid@plt>
  402114:	tbz	w0, #31, 402138 <ferror@plt+0x7f8>
  402118:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40211c:	add	x1, x1, #0x610
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x0, xzr
  402128:	bl	401880 <dcgettext@plt>
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	401920 <err@plt>
  402138:	adrp	x19, 415000 <ferror@plt+0x136c0>
  40213c:	ldrsw	x8, [x19, #752]
  402140:	cmp	w8, w22
  402144:	b.ge	402190 <ferror@plt+0x850>  // b.tcont
  402148:	add	x1, x28, x8, lsl #3
  40214c:	ldr	x0, [x1]
  402150:	bl	401770 <execvp@plt>
  402154:	bl	4018d0 <__errno_location@plt>
  402158:	ldr	w8, [x0]
  40215c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402160:	add	x1, x1, #0x61e
  402164:	mov	w2, #0x5                   	// #5
  402168:	cmp	w8, #0x2
  40216c:	mov	w8, #0x7e                  	// #126
  402170:	mov	x0, xzr
  402174:	cinc	w20, w8, eq  // eq = none
  402178:	bl	401880 <dcgettext@plt>
  40217c:	ldrsw	x8, [x19, #752]
  402180:	mov	x1, x0
  402184:	mov	w0, w20
  402188:	ldr	x2, [x28, x8, lsl #3]
  40218c:	bl	401920 <err@plt>
  402190:	bl	403f8c <ferror@plt+0x264c>
  402194:	mov	w8, #0x1000000             	// #16777216
  402198:	add	w8, w8, w9, lsl #24
  40219c:	mov	w9, #0x2000000             	// #33554432
  4021a0:	cmp	w8, w9
  4021a4:	b.lt	4021b8 <ferror@plt+0x878>  // b.tstop
  4021a8:	bl	401670 <getpid@plt>
  4021ac:	ldr	w8, [sp, #56]
  4021b0:	and	w1, w8, #0x7f
  4021b4:	bl	401620 <kill@plt>
  4021b8:	mov	w0, #0x1                   	// #1
  4021bc:	bl	4015b0 <exit@plt>
  4021c0:	bl	4023a4 <ferror@plt+0xa64>
  4021c4:	cmp	w0, #0x56
  4021c8:	b.ne	4021fc <ferror@plt+0x8bc>  // b.any
  4021cc:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4021d0:	add	x1, x1, #0x4c2
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	mov	x0, xzr
  4021dc:	bl	401880 <dcgettext@plt>
  4021e0:	adrp	x8, 415000 <ferror@plt+0x136c0>
  4021e4:	ldr	x1, [x8, #768]
  4021e8:	adrp	x2, 404000 <ferror@plt+0x26c0>
  4021ec:	add	x2, x2, #0x4ce
  4021f0:	bl	4018b0 <printf@plt>
  4021f4:	mov	w0, wzr
  4021f8:	bl	4015b0 <exit@plt>
  4021fc:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402200:	ldr	x19, [x8, #736]
  402204:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402208:	add	x1, x1, #0x4e0
  40220c:	mov	w2, #0x5                   	// #5
  402210:	mov	x0, xzr
  402214:	bl	401880 <dcgettext@plt>
  402218:	adrp	x8, 415000 <ferror@plt+0x136c0>
  40221c:	ldr	x2, [x8, #768]
  402220:	mov	x1, x0
  402224:	mov	x0, x19
  402228:	bl	401910 <fprintf@plt>
  40222c:	b	4021b8 <ferror@plt+0x878>
  402230:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402234:	add	x1, x1, #0xb01
  402238:	mov	w2, #0x5                   	// #5
  40223c:	mov	x0, xzr
  402240:	bl	401880 <dcgettext@plt>
  402244:	mov	x1, x0
  402248:	add	x2, sp, #0x38
  40224c:	b	401fc0 <ferror@plt+0x680>
  402250:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402254:	add	x1, x1, #0x507
  402258:	mov	w2, #0x5                   	// #5
  40225c:	mov	x0, xzr
  402260:	bl	401880 <dcgettext@plt>
  402264:	mov	x1, x0
  402268:	mov	w0, #0x1                   	// #1
  40226c:	bl	401890 <errx@plt>
  402270:	stp	x29, x30, [sp, #-16]!
  402274:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402278:	ldr	w9, [x8, #536]
  40227c:	mov	x29, sp
  402280:	cbz	w9, 4022a4 <ferror@plt+0x964>
  402284:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402288:	mov	x2, x1
  40228c:	add	x8, x8, #0x228
  402290:	cmp	w9, w0
  402294:	b.eq	4022c4 <ferror@plt+0x984>  // b.none
  402298:	ldr	w9, [x8, #8]
  40229c:	add	x8, x8, #0x18
  4022a0:	cbnz	w9, 402290 <ferror@plt+0x950>
  4022a4:	adrp	x0, 404000 <ferror@plt+0x26c0>
  4022a8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4022ac:	adrp	x3, 404000 <ferror@plt+0x26c0>
  4022b0:	add	x0, x0, #0x63f
  4022b4:	add	x1, x1, #0x64e
  4022b8:	add	x3, x3, #0x662
  4022bc:	mov	w2, #0x90                  	// #144
  4022c0:	bl	4018c0 <__assert_fail@plt>
  4022c4:	ldur	x1, [x8, #-8]
  4022c8:	mov	x0, x8
  4022cc:	ldp	x29, x30, [sp], #16
  4022d0:	b	4022d4 <ferror@plt+0x994>
  4022d4:	stp	x29, x30, [sp, #-48]!
  4022d8:	str	x28, [sp, #16]
  4022dc:	stp	x20, x19, [sp, #32]
  4022e0:	mov	x29, sp
  4022e4:	sub	sp, sp, #0x1, lsl #12
  4022e8:	mov	x19, x2
  4022ec:	mov	x4, x1
  4022f0:	mov	x20, x0
  4022f4:	cbnz	x2, 402320 <ferror@plt+0x9e0>
  4022f8:	adrp	x8, 415000 <ferror@plt+0x136c0>
  4022fc:	ldr	w3, [x8, #780]
  402300:	cbz	w3, 402320 <ferror@plt+0x9e0>
  402304:	adrp	x2, 404000 <ferror@plt+0x26c0>
  402308:	add	x2, x2, #0x68c
  40230c:	mov	x0, sp
  402310:	mov	w1, #0x1000                	// #4096
  402314:	mov	x19, sp
  402318:	bl	401640 <snprintf@plt>
  40231c:	b	402324 <ferror@plt+0x9e4>
  402320:	cbz	x19, 40237c <ferror@plt+0xa3c>
  402324:	ldr	w0, [x20]
  402328:	tbnz	w0, #31, 402330 <ferror@plt+0x9f0>
  40232c:	bl	401700 <close@plt>
  402330:	mov	x0, x19
  402334:	mov	w1, wzr
  402338:	bl	401690 <open@plt>
  40233c:	str	w0, [x20]
  402340:	tbnz	w0, #31, 402358 <ferror@plt+0xa18>
  402344:	add	sp, sp, #0x1, lsl #12
  402348:	ldp	x20, x19, [sp, #32]
  40234c:	ldr	x28, [sp, #16]
  402350:	ldp	x29, x30, [sp], #48
  402354:	ret
  402358:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40235c:	add	x1, x1, #0x6c8
  402360:	mov	w2, #0x5                   	// #5
  402364:	mov	x0, xzr
  402368:	bl	401880 <dcgettext@plt>
  40236c:	mov	x1, x0
  402370:	mov	w0, #0x1                   	// #1
  402374:	mov	x2, x19
  402378:	bl	401920 <err@plt>
  40237c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402380:	add	x1, x1, #0x698
  402384:	mov	w2, #0x5                   	// #5
  402388:	mov	x0, xzr
  40238c:	mov	x19, x4
  402390:	bl	401880 <dcgettext@plt>
  402394:	mov	x1, x0
  402398:	mov	w0, #0x1                   	// #1
  40239c:	mov	x2, x19
  4023a0:	bl	401890 <errx@plt>
  4023a4:	stp	x29, x30, [sp, #-32]!
  4023a8:	adrp	x8, 415000 <ferror@plt+0x136c0>
  4023ac:	stp	x20, x19, [sp, #16]
  4023b0:	ldr	x19, [x8, #760]
  4023b4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4023b8:	add	x1, x1, #0x6d7
  4023bc:	mov	w2, #0x5                   	// #5
  4023c0:	mov	x0, xzr
  4023c4:	mov	x29, sp
  4023c8:	bl	401880 <dcgettext@plt>
  4023cc:	mov	x1, x19
  4023d0:	bl	4015a0 <fputs@plt>
  4023d4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4023d8:	add	x1, x1, #0x6e0
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	mov	x0, xzr
  4023e4:	bl	401880 <dcgettext@plt>
  4023e8:	adrp	x8, 415000 <ferror@plt+0x136c0>
  4023ec:	ldr	x2, [x8, #768]
  4023f0:	mov	x1, x0
  4023f4:	mov	x0, x19
  4023f8:	bl	401910 <fprintf@plt>
  4023fc:	adrp	x20, 404000 <ferror@plt+0x26c0>
  402400:	add	x20, x20, #0x81f
  402404:	mov	x0, x20
  402408:	mov	x1, x19
  40240c:	bl	4015a0 <fputs@plt>
  402410:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402414:	add	x1, x1, #0x70b
  402418:	mov	w2, #0x5                   	// #5
  40241c:	mov	x0, xzr
  402420:	bl	401880 <dcgettext@plt>
  402424:	mov	x1, x19
  402428:	bl	4015a0 <fputs@plt>
  40242c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402430:	add	x1, x1, #0x73e
  402434:	mov	w2, #0x5                   	// #5
  402438:	mov	x0, xzr
  40243c:	bl	401880 <dcgettext@plt>
  402440:	mov	x1, x19
  402444:	bl	4015a0 <fputs@plt>
  402448:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40244c:	add	x1, x1, #0x749
  402450:	mov	w2, #0x5                   	// #5
  402454:	mov	x0, xzr
  402458:	bl	401880 <dcgettext@plt>
  40245c:	mov	x1, x19
  402460:	bl	4015a0 <fputs@plt>
  402464:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402468:	add	x1, x1, #0x777
  40246c:	mov	w2, #0x5                   	// #5
  402470:	mov	x0, xzr
  402474:	bl	401880 <dcgettext@plt>
  402478:	mov	x1, x19
  40247c:	bl	4015a0 <fputs@plt>
  402480:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402484:	add	x1, x1, #0x7b6
  402488:	mov	w2, #0x5                   	// #5
  40248c:	mov	x0, xzr
  402490:	bl	401880 <dcgettext@plt>
  402494:	mov	x1, x19
  402498:	bl	4015a0 <fputs@plt>
  40249c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4024a0:	add	x1, x1, #0x7e5
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	mov	x0, xzr
  4024ac:	bl	401880 <dcgettext@plt>
  4024b0:	mov	x1, x19
  4024b4:	bl	4015a0 <fputs@plt>
  4024b8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4024bc:	add	x1, x1, #0x821
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	mov	x0, xzr
  4024c8:	bl	401880 <dcgettext@plt>
  4024cc:	mov	x1, x19
  4024d0:	bl	4015a0 <fputs@plt>
  4024d4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4024d8:	add	x1, x1, #0x857
  4024dc:	mov	w2, #0x5                   	// #5
  4024e0:	mov	x0, xzr
  4024e4:	bl	401880 <dcgettext@plt>
  4024e8:	mov	x1, x19
  4024ec:	bl	4015a0 <fputs@plt>
  4024f0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4024f4:	add	x1, x1, #0x888
  4024f8:	mov	w2, #0x5                   	// #5
  4024fc:	mov	x0, xzr
  402500:	bl	401880 <dcgettext@plt>
  402504:	mov	x1, x19
  402508:	bl	4015a0 <fputs@plt>
  40250c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402510:	add	x1, x1, #0x8b5
  402514:	mov	w2, #0x5                   	// #5
  402518:	mov	x0, xzr
  40251c:	bl	401880 <dcgettext@plt>
  402520:	mov	x1, x19
  402524:	bl	4015a0 <fputs@plt>
  402528:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40252c:	add	x1, x1, #0x8e5
  402530:	mov	w2, #0x5                   	// #5
  402534:	mov	x0, xzr
  402538:	bl	401880 <dcgettext@plt>
  40253c:	mov	x1, x19
  402540:	bl	4015a0 <fputs@plt>
  402544:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402548:	add	x1, x1, #0x913
  40254c:	mov	w2, #0x5                   	// #5
  402550:	mov	x0, xzr
  402554:	bl	401880 <dcgettext@plt>
  402558:	mov	x1, x19
  40255c:	bl	4015a0 <fputs@plt>
  402560:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402564:	add	x1, x1, #0x949
  402568:	mov	w2, #0x5                   	// #5
  40256c:	mov	x0, xzr
  402570:	bl	401880 <dcgettext@plt>
  402574:	mov	x1, x19
  402578:	bl	4015a0 <fputs@plt>
  40257c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402580:	add	x1, x1, #0x97f
  402584:	mov	w2, #0x5                   	// #5
  402588:	mov	x0, xzr
  40258c:	bl	401880 <dcgettext@plt>
  402590:	mov	x1, x19
  402594:	bl	4015a0 <fputs@plt>
  402598:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40259c:	add	x1, x1, #0x9b6
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	mov	x0, xzr
  4025a8:	bl	401880 <dcgettext@plt>
  4025ac:	mov	x1, x19
  4025b0:	bl	4015a0 <fputs@plt>
  4025b4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4025b8:	add	x1, x1, #0x9e6
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	mov	x0, xzr
  4025c4:	bl	401880 <dcgettext@plt>
  4025c8:	mov	x1, x19
  4025cc:	bl	4015a0 <fputs@plt>
  4025d0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4025d4:	add	x1, x1, #0xa19
  4025d8:	mov	w2, #0x5                   	// #5
  4025dc:	mov	x0, xzr
  4025e0:	bl	401880 <dcgettext@plt>
  4025e4:	mov	x1, x19
  4025e8:	bl	4015a0 <fputs@plt>
  4025ec:	mov	x0, x20
  4025f0:	mov	x1, x19
  4025f4:	bl	4015a0 <fputs@plt>
  4025f8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4025fc:	add	x1, x1, #0xa75
  402600:	mov	w2, #0x5                   	// #5
  402604:	mov	x0, xzr
  402608:	bl	401880 <dcgettext@plt>
  40260c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402610:	mov	x19, x0
  402614:	add	x1, x1, #0xa96
  402618:	mov	w2, #0x5                   	// #5
  40261c:	mov	x0, xzr
  402620:	bl	401880 <dcgettext@plt>
  402624:	mov	x4, x0
  402628:	adrp	x0, 404000 <ferror@plt+0x26c0>
  40262c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402630:	adrp	x3, 404000 <ferror@plt+0x26c0>
  402634:	add	x0, x0, #0xa58
  402638:	add	x1, x1, #0xa69
  40263c:	add	x3, x3, #0xa87
  402640:	mov	x2, x19
  402644:	bl	4018b0 <printf@plt>
  402648:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40264c:	add	x1, x1, #0xaa6
  402650:	mov	w2, #0x5                   	// #5
  402654:	mov	x0, xzr
  402658:	bl	401880 <dcgettext@plt>
  40265c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402660:	add	x1, x1, #0xac1
  402664:	bl	4018b0 <printf@plt>
  402668:	mov	w0, wzr
  40266c:	bl	4015b0 <exit@plt>
  402670:	stp	x29, x30, [sp, #-32]!
  402674:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402678:	stp	x20, x19, [sp, #16]
  40267c:	ldr	x20, [x8, #760]
  402680:	mov	x29, sp
  402684:	bl	4018d0 <__errno_location@plt>
  402688:	mov	x19, x0
  40268c:	str	wzr, [x0]
  402690:	mov	x0, x20
  402694:	bl	401940 <ferror@plt>
  402698:	cbnz	w0, 402738 <ferror@plt+0xdf8>
  40269c:	mov	x0, x20
  4026a0:	bl	401820 <fflush@plt>
  4026a4:	cbz	w0, 4026f8 <ferror@plt+0xdb8>
  4026a8:	ldr	w20, [x19]
  4026ac:	cmp	w20, #0x9
  4026b0:	b.eq	4026bc <ferror@plt+0xd7c>  // b.none
  4026b4:	cmp	w20, #0x20
  4026b8:	b.ne	402750 <ferror@plt+0xe10>  // b.any
  4026bc:	adrp	x8, 415000 <ferror@plt+0x136c0>
  4026c0:	ldr	x20, [x8, #736]
  4026c4:	str	wzr, [x19]
  4026c8:	mov	x0, x20
  4026cc:	bl	401940 <ferror@plt>
  4026d0:	cbnz	w0, 402774 <ferror@plt+0xe34>
  4026d4:	mov	x0, x20
  4026d8:	bl	401820 <fflush@plt>
  4026dc:	cbz	w0, 402718 <ferror@plt+0xdd8>
  4026e0:	ldr	w8, [x19]
  4026e4:	cmp	w8, #0x9
  4026e8:	b.ne	402774 <ferror@plt+0xe34>  // b.any
  4026ec:	ldp	x20, x19, [sp, #16]
  4026f0:	ldp	x29, x30, [sp], #32
  4026f4:	ret
  4026f8:	mov	x0, x20
  4026fc:	bl	401660 <fileno@plt>
  402700:	tbnz	w0, #31, 4026a8 <ferror@plt+0xd68>
  402704:	bl	4015c0 <dup@plt>
  402708:	tbnz	w0, #31, 4026a8 <ferror@plt+0xd68>
  40270c:	bl	401700 <close@plt>
  402710:	cbnz	w0, 4026a8 <ferror@plt+0xd68>
  402714:	b	4026bc <ferror@plt+0xd7c>
  402718:	mov	x0, x20
  40271c:	bl	401660 <fileno@plt>
  402720:	tbnz	w0, #31, 4026e0 <ferror@plt+0xda0>
  402724:	bl	4015c0 <dup@plt>
  402728:	tbnz	w0, #31, 4026e0 <ferror@plt+0xda0>
  40272c:	bl	401700 <close@plt>
  402730:	cbnz	w0, 4026e0 <ferror@plt+0xda0>
  402734:	b	4026ec <ferror@plt+0xdac>
  402738:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40273c:	add	x1, x1, #0x633
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	401880 <dcgettext@plt>
  40274c:	b	402768 <ferror@plt+0xe28>
  402750:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402754:	add	x1, x1, #0x633
  402758:	mov	w2, #0x5                   	// #5
  40275c:	mov	x0, xzr
  402760:	bl	401880 <dcgettext@plt>
  402764:	cbnz	w20, 402770 <ferror@plt+0xe30>
  402768:	bl	401860 <warnx@plt>
  40276c:	b	402774 <ferror@plt+0xe34>
  402770:	bl	401790 <warn@plt>
  402774:	mov	w0, #0x1                   	// #1
  402778:	bl	401560 <_exit@plt>
  40277c:	sub	sp, sp, #0xa0
  402780:	str	x19, [sp, #144]
  402784:	mov	x19, x1
  402788:	mov	x1, sp
  40278c:	stp	x29, x30, [sp, #128]
  402790:	add	x29, sp, #0x80
  402794:	bl	404150 <ferror@plt+0x2810>
  402798:	cbz	w0, 4027ac <ferror@plt+0xe6c>
  40279c:	bl	4018d0 <__errno_location@plt>
  4027a0:	ldr	w8, [x0]
  4027a4:	neg	w0, w8
  4027a8:	b	4027b4 <ferror@plt+0xe74>
  4027ac:	ldr	x8, [sp, #8]
  4027b0:	str	x8, [x19]
  4027b4:	ldr	x19, [sp, #144]
  4027b8:	ldp	x29, x30, [sp, #128]
  4027bc:	add	sp, sp, #0xa0
  4027c0:	ret
  4027c4:	adrp	x8, 415000 <ferror@plt+0x136c0>
  4027c8:	str	w0, [x8, #728]
  4027cc:	ret
  4027d0:	sub	sp, sp, #0x70
  4027d4:	stp	x29, x30, [sp, #16]
  4027d8:	stp	x28, x27, [sp, #32]
  4027dc:	stp	x26, x25, [sp, #48]
  4027e0:	stp	x24, x23, [sp, #64]
  4027e4:	stp	x22, x21, [sp, #80]
  4027e8:	stp	x20, x19, [sp, #96]
  4027ec:	add	x29, sp, #0x10
  4027f0:	str	xzr, [x1]
  4027f4:	cbz	x0, 402838 <ferror@plt+0xef8>
  4027f8:	ldrb	w23, [x0]
  4027fc:	mov	x20, x0
  402800:	cbz	x23, 402838 <ferror@plt+0xef8>
  402804:	mov	x21, x2
  402808:	mov	x19, x1
  40280c:	bl	4017a0 <__ctype_b_loc@plt>
  402810:	ldr	x8, [x0]
  402814:	mov	x22, x0
  402818:	ldrh	w9, [x8, x23, lsl #1]
  40281c:	tbz	w9, #13, 402830 <ferror@plt+0xef0>
  402820:	add	x9, x20, #0x1
  402824:	ldrb	w23, [x9], #1
  402828:	ldrh	w10, [x8, x23, lsl #1]
  40282c:	tbnz	w10, #13, 402824 <ferror@plt+0xee4>
  402830:	cmp	w23, #0x2d
  402834:	b.ne	40286c <ferror@plt+0xf2c>  // b.any
  402838:	mov	w24, #0xffffffea            	// #-22
  40283c:	neg	w19, w24
  402840:	bl	4018d0 <__errno_location@plt>
  402844:	str	w19, [x0]
  402848:	mov	w0, w24
  40284c:	ldp	x20, x19, [sp, #96]
  402850:	ldp	x22, x21, [sp, #80]
  402854:	ldp	x24, x23, [sp, #64]
  402858:	ldp	x26, x25, [sp, #48]
  40285c:	ldp	x28, x27, [sp, #32]
  402860:	ldp	x29, x30, [sp, #16]
  402864:	add	sp, sp, #0x70
  402868:	ret
  40286c:	bl	4018d0 <__errno_location@plt>
  402870:	mov	x23, x0
  402874:	str	wzr, [x0]
  402878:	add	x1, sp, #0x8
  40287c:	mov	x0, x20
  402880:	mov	w2, wzr
  402884:	str	xzr, [sp, #8]
  402888:	bl	401720 <strtoumax@plt>
  40288c:	ldr	x25, [sp, #8]
  402890:	ldr	w8, [x23]
  402894:	cmp	x25, x20
  402898:	b.eq	402a18 <ferror@plt+0x10d8>  // b.none
  40289c:	add	x9, x0, #0x1
  4028a0:	mov	x20, x0
  4028a4:	cmp	x9, #0x1
  4028a8:	b.hi	4028b0 <ferror@plt+0xf70>  // b.pmore
  4028ac:	cbnz	w8, 402a1c <ferror@plt+0x10dc>
  4028b0:	cbz	x25, 402a28 <ferror@plt+0x10e8>
  4028b4:	ldrb	w8, [x25]
  4028b8:	cbz	w8, 402a28 <ferror@plt+0x10e8>
  4028bc:	mov	w27, wzr
  4028c0:	mov	x28, xzr
  4028c4:	mov	w8, #0x400                 	// #1024
  4028c8:	str	x8, [sp]
  4028cc:	ldrb	w8, [x25, #1]
  4028d0:	cmp	w8, #0x61
  4028d4:	b.le	402900 <ferror@plt+0xfc0>
  4028d8:	cmp	w8, #0x62
  4028dc:	b.eq	402908 <ferror@plt+0xfc8>  // b.none
  4028e0:	cmp	w8, #0x69
  4028e4:	b.ne	402918 <ferror@plt+0xfd8>  // b.any
  4028e8:	ldrb	w8, [x25, #2]
  4028ec:	orr	w8, w8, #0x20
  4028f0:	cmp	w8, #0x62
  4028f4:	b.ne	402918 <ferror@plt+0xfd8>  // b.any
  4028f8:	ldrb	w8, [x25, #3]
  4028fc:	b	402914 <ferror@plt+0xfd4>
  402900:	cmp	w8, #0x42
  402904:	b.ne	402914 <ferror@plt+0xfd4>  // b.any
  402908:	ldrb	w8, [x25, #2]
  40290c:	cbnz	w8, 402918 <ferror@plt+0xfd8>
  402910:	b	402a38 <ferror@plt+0x10f8>
  402914:	cbz	w8, 402a40 <ferror@plt+0x1100>
  402918:	bl	401650 <localeconv@plt>
  40291c:	cbz	x0, 40293c <ferror@plt+0xffc>
  402920:	ldr	x24, [x0]
  402924:	cbz	x24, 402948 <ferror@plt+0x1008>
  402928:	mov	x0, x24
  40292c:	bl	401590 <strlen@plt>
  402930:	mov	x26, x0
  402934:	mov	w8, #0x1                   	// #1
  402938:	b	402950 <ferror@plt+0x1010>
  40293c:	mov	w8, wzr
  402940:	mov	x24, xzr
  402944:	b	40294c <ferror@plt+0x100c>
  402948:	mov	w8, wzr
  40294c:	mov	x26, xzr
  402950:	cbnz	x28, 402838 <ferror@plt+0xef8>
  402954:	ldrb	w9, [x25]
  402958:	eor	w8, w8, #0x1
  40295c:	cmp	w9, #0x0
  402960:	cset	w9, eq  // eq = none
  402964:	orr	w8, w8, w9
  402968:	tbnz	w8, #0, 402838 <ferror@plt+0xef8>
  40296c:	mov	x0, x24
  402970:	mov	x1, x25
  402974:	mov	x2, x26
  402978:	bl	4016a0 <strncmp@plt>
  40297c:	cbnz	w0, 402838 <ferror@plt+0xef8>
  402980:	add	x24, x25, x26
  402984:	ldrb	w8, [x24]
  402988:	cmp	w8, #0x30
  40298c:	b.ne	4029a0 <ferror@plt+0x1060>  // b.any
  402990:	ldrb	w8, [x24, #1]!
  402994:	add	w27, w27, #0x1
  402998:	cmp	w8, #0x30
  40299c:	b.eq	402990 <ferror@plt+0x1050>  // b.none
  4029a0:	ldr	x9, [x22]
  4029a4:	sxtb	x8, w8
  4029a8:	ldrh	w8, [x9, x8, lsl #1]
  4029ac:	tbnz	w8, #11, 4029c0 <ferror@plt+0x1080>
  4029b0:	mov	x28, xzr
  4029b4:	str	x24, [sp, #8]
  4029b8:	mov	x25, x24
  4029bc:	b	4028cc <ferror@plt+0xf8c>
  4029c0:	add	x1, sp, #0x8
  4029c4:	mov	x0, x24
  4029c8:	mov	w2, wzr
  4029cc:	str	wzr, [x23]
  4029d0:	str	xzr, [sp, #8]
  4029d4:	bl	401720 <strtoumax@plt>
  4029d8:	ldr	x25, [sp, #8]
  4029dc:	ldr	w8, [x23]
  4029e0:	cmp	x25, x24
  4029e4:	b.eq	402a18 <ferror@plt+0x10d8>  // b.none
  4029e8:	add	x9, x0, #0x1
  4029ec:	cmp	x9, #0x1
  4029f0:	b.hi	4029f8 <ferror@plt+0x10b8>  // b.pmore
  4029f4:	cbnz	w8, 402a1c <ferror@plt+0x10dc>
  4029f8:	mov	x28, xzr
  4029fc:	cbz	x0, 4028cc <ferror@plt+0xf8c>
  402a00:	cbz	x25, 402838 <ferror@plt+0xef8>
  402a04:	ldrb	w8, [x25]
  402a08:	mov	w24, #0xffffffea            	// #-22
  402a0c:	mov	x28, x0
  402a10:	cbnz	w8, 4028cc <ferror@plt+0xf8c>
  402a14:	b	40283c <ferror@plt+0xefc>
  402a18:	cbz	w8, 402838 <ferror@plt+0xef8>
  402a1c:	neg	w24, w8
  402a20:	tbz	w24, #31, 402848 <ferror@plt+0xf08>
  402a24:	b	40283c <ferror@plt+0xefc>
  402a28:	mov	w24, wzr
  402a2c:	str	x20, [x19]
  402a30:	tbz	w24, #31, 402848 <ferror@plt+0xf08>
  402a34:	b	40283c <ferror@plt+0xefc>
  402a38:	mov	w8, #0x3e8                 	// #1000
  402a3c:	str	x8, [sp]
  402a40:	ldrsb	w23, [x25]
  402a44:	adrp	x22, 404000 <ferror@plt+0x26c0>
  402a48:	add	x22, x22, #0xb34
  402a4c:	mov	w2, #0x9                   	// #9
  402a50:	mov	x0, x22
  402a54:	mov	w1, w23
  402a58:	bl	401870 <memchr@plt>
  402a5c:	cbnz	x0, 402a7c <ferror@plt+0x113c>
  402a60:	adrp	x22, 404000 <ferror@plt+0x26c0>
  402a64:	add	x22, x22, #0xb3d
  402a68:	mov	w2, #0x9                   	// #9
  402a6c:	mov	x0, x22
  402a70:	mov	w1, w23
  402a74:	bl	401870 <memchr@plt>
  402a78:	cbz	x0, 402838 <ferror@plt+0xef8>
  402a7c:	ldr	x11, [sp]
  402a80:	sub	w8, w0, w22
  402a84:	adds	w8, w8, #0x1
  402a88:	b.cs	402aac <ferror@plt+0x116c>  // b.hs, b.nlast
  402a8c:	mvn	w9, w0
  402a90:	add	w9, w9, w22
  402a94:	umulh	x10, x11, x20
  402a98:	cmp	xzr, x10
  402a9c:	b.ne	402ab4 <ferror@plt+0x1174>  // b.any
  402aa0:	adds	w9, w9, #0x1
  402aa4:	mul	x20, x20, x11
  402aa8:	b.cc	402a94 <ferror@plt+0x1154>  // b.lo, b.ul, b.last
  402aac:	mov	w24, wzr
  402ab0:	b	402ab8 <ferror@plt+0x1178>
  402ab4:	mov	w24, #0xffffffde            	// #-34
  402ab8:	cbz	x21, 402ac0 <ferror@plt+0x1180>
  402abc:	str	w8, [x21]
  402ac0:	cbz	x28, 402a2c <ferror@plt+0x10ec>
  402ac4:	cbz	w8, 402a2c <ferror@plt+0x10ec>
  402ac8:	mvn	w8, w0
  402acc:	add	w9, w8, w22
  402ad0:	mov	w8, #0x1                   	// #1
  402ad4:	umulh	x10, x11, x8
  402ad8:	cmp	xzr, x10
  402adc:	b.ne	402aec <ferror@plt+0x11ac>  // b.any
  402ae0:	adds	w9, w9, #0x1
  402ae4:	mul	x8, x8, x11
  402ae8:	b.cc	402ad4 <ferror@plt+0x1194>  // b.lo, b.ul, b.last
  402aec:	mov	w9, #0xa                   	// #10
  402af0:	cmp	x28, #0xb
  402af4:	b.cc	402b08 <ferror@plt+0x11c8>  // b.lo, b.ul, b.last
  402af8:	add	x9, x9, x9, lsl #2
  402afc:	lsl	x9, x9, #1
  402b00:	cmp	x9, x28
  402b04:	b.cc	402af8 <ferror@plt+0x11b8>  // b.lo, b.ul, b.last
  402b08:	cmp	w27, #0x1
  402b0c:	b.lt	402b20 <ferror@plt+0x11e0>  // b.tstop
  402b10:	add	x9, x9, x9, lsl #2
  402b14:	subs	w27, w27, #0x1
  402b18:	lsl	x9, x9, #1
  402b1c:	b.ne	402b10 <ferror@plt+0x11d0>  // b.any
  402b20:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402b24:	mov	w12, #0x1                   	// #1
  402b28:	movk	x10, #0xcccd
  402b2c:	mov	w11, #0xa                   	// #10
  402b30:	umulh	x13, x28, x10
  402b34:	lsr	x13, x13, #3
  402b38:	add	x14, x12, x12, lsl #2
  402b3c:	msub	x15, x13, x11, x28
  402b40:	lsl	x14, x14, #1
  402b44:	cbz	x15, 402b58 <ferror@plt+0x1218>
  402b48:	udiv	x12, x9, x12
  402b4c:	udiv	x12, x12, x15
  402b50:	udiv	x12, x8, x12
  402b54:	add	x20, x12, x20
  402b58:	cmp	x28, #0x9
  402b5c:	mov	x28, x13
  402b60:	mov	x12, x14
  402b64:	b.hi	402b30 <ferror@plt+0x11f0>  // b.pmore
  402b68:	b	402a2c <ferror@plt+0x10ec>
  402b6c:	mov	x2, xzr
  402b70:	b	4027d0 <ferror@plt+0xe90>
  402b74:	stp	x29, x30, [sp, #-48]!
  402b78:	stp	x20, x19, [sp, #32]
  402b7c:	mov	x20, x1
  402b80:	mov	x19, x0
  402b84:	str	x21, [sp, #16]
  402b88:	mov	x29, sp
  402b8c:	cbz	x0, 402bc0 <ferror@plt+0x1280>
  402b90:	ldrb	w21, [x19]
  402b94:	mov	x8, x19
  402b98:	cbz	w21, 402bc4 <ferror@plt+0x1284>
  402b9c:	bl	4017a0 <__ctype_b_loc@plt>
  402ba0:	ldr	x9, [x0]
  402ba4:	mov	x8, x19
  402ba8:	and	x10, x21, #0xff
  402bac:	ldrh	w10, [x9, x10, lsl #1]
  402bb0:	tbz	w10, #11, 402bc4 <ferror@plt+0x1284>
  402bb4:	ldrb	w21, [x8, #1]!
  402bb8:	cbnz	w21, 402ba8 <ferror@plt+0x1268>
  402bbc:	b	402bc4 <ferror@plt+0x1284>
  402bc0:	mov	x8, xzr
  402bc4:	cbz	x20, 402bcc <ferror@plt+0x128c>
  402bc8:	str	x8, [x20]
  402bcc:	cmp	x8, x19
  402bd0:	b.ls	402be4 <ferror@plt+0x12a4>  // b.plast
  402bd4:	ldrb	w8, [x8]
  402bd8:	cmp	w8, #0x0
  402bdc:	cset	w0, eq  // eq = none
  402be0:	b	402be8 <ferror@plt+0x12a8>
  402be4:	mov	w0, wzr
  402be8:	ldp	x20, x19, [sp, #32]
  402bec:	ldr	x21, [sp, #16]
  402bf0:	ldp	x29, x30, [sp], #48
  402bf4:	ret
  402bf8:	stp	x29, x30, [sp, #-48]!
  402bfc:	stp	x20, x19, [sp, #32]
  402c00:	mov	x20, x1
  402c04:	mov	x19, x0
  402c08:	str	x21, [sp, #16]
  402c0c:	mov	x29, sp
  402c10:	cbz	x0, 402c44 <ferror@plt+0x1304>
  402c14:	ldrb	w21, [x19]
  402c18:	mov	x8, x19
  402c1c:	cbz	w21, 402c48 <ferror@plt+0x1308>
  402c20:	bl	4017a0 <__ctype_b_loc@plt>
  402c24:	ldr	x9, [x0]
  402c28:	mov	x8, x19
  402c2c:	and	x10, x21, #0xff
  402c30:	ldrh	w10, [x9, x10, lsl #1]
  402c34:	tbz	w10, #12, 402c48 <ferror@plt+0x1308>
  402c38:	ldrb	w21, [x8, #1]!
  402c3c:	cbnz	w21, 402c2c <ferror@plt+0x12ec>
  402c40:	b	402c48 <ferror@plt+0x1308>
  402c44:	mov	x8, xzr
  402c48:	cbz	x20, 402c50 <ferror@plt+0x1310>
  402c4c:	str	x8, [x20]
  402c50:	cmp	x8, x19
  402c54:	b.ls	402c68 <ferror@plt+0x1328>  // b.plast
  402c58:	ldrb	w8, [x8]
  402c5c:	cmp	w8, #0x0
  402c60:	cset	w0, eq  // eq = none
  402c64:	b	402c6c <ferror@plt+0x132c>
  402c68:	mov	w0, wzr
  402c6c:	ldp	x20, x19, [sp, #32]
  402c70:	ldr	x21, [sp, #16]
  402c74:	ldp	x29, x30, [sp], #48
  402c78:	ret
  402c7c:	sub	sp, sp, #0x110
  402c80:	stp	x29, x30, [sp, #208]
  402c84:	add	x29, sp, #0xd0
  402c88:	mov	x8, #0xffffffffffffffd0    	// #-48
  402c8c:	mov	x9, sp
  402c90:	sub	x10, x29, #0x50
  402c94:	stp	x28, x23, [sp, #224]
  402c98:	stp	x22, x21, [sp, #240]
  402c9c:	stp	x20, x19, [sp, #256]
  402ca0:	mov	x20, x1
  402ca4:	mov	x19, x0
  402ca8:	movk	x8, #0xff80, lsl #32
  402cac:	add	x11, x29, #0x40
  402cb0:	add	x9, x9, #0x80
  402cb4:	add	x22, x10, #0x30
  402cb8:	mov	w23, #0xffffffd0            	// #-48
  402cbc:	stp	x2, x3, [x29, #-80]
  402cc0:	stp	x4, x5, [x29, #-64]
  402cc4:	stp	x6, x7, [x29, #-48]
  402cc8:	stp	q1, q2, [sp, #16]
  402ccc:	stp	q3, q4, [sp, #48]
  402cd0:	str	q0, [sp]
  402cd4:	stp	q5, q6, [sp, #80]
  402cd8:	str	q7, [sp, #112]
  402cdc:	stp	x9, x8, [x29, #-16]
  402ce0:	stp	x11, x22, [x29, #-32]
  402ce4:	tbnz	w23, #31, 402cf0 <ferror@plt+0x13b0>
  402ce8:	mov	w8, w23
  402cec:	b	402d08 <ferror@plt+0x13c8>
  402cf0:	add	w8, w23, #0x8
  402cf4:	cmn	w23, #0x8
  402cf8:	stur	w8, [x29, #-8]
  402cfc:	b.gt	402d08 <ferror@plt+0x13c8>
  402d00:	add	x9, x22, w23, sxtw
  402d04:	b	402d14 <ferror@plt+0x13d4>
  402d08:	ldur	x9, [x29, #-32]
  402d0c:	add	x10, x9, #0x8
  402d10:	stur	x10, [x29, #-32]
  402d14:	ldr	x1, [x9]
  402d18:	cbz	x1, 402d90 <ferror@plt+0x1450>
  402d1c:	tbnz	w8, #31, 402d28 <ferror@plt+0x13e8>
  402d20:	mov	w23, w8
  402d24:	b	402d40 <ferror@plt+0x1400>
  402d28:	add	w23, w8, #0x8
  402d2c:	cmn	w8, #0x8
  402d30:	stur	w23, [x29, #-8]
  402d34:	b.gt	402d40 <ferror@plt+0x1400>
  402d38:	add	x8, x22, w8, sxtw
  402d3c:	b	402d4c <ferror@plt+0x140c>
  402d40:	ldur	x8, [x29, #-32]
  402d44:	add	x9, x8, #0x8
  402d48:	stur	x9, [x29, #-32]
  402d4c:	ldr	x21, [x8]
  402d50:	cbz	x21, 402d90 <ferror@plt+0x1450>
  402d54:	mov	x0, x19
  402d58:	bl	401780 <strcmp@plt>
  402d5c:	cbz	w0, 402d74 <ferror@plt+0x1434>
  402d60:	mov	x0, x19
  402d64:	mov	x1, x21
  402d68:	bl	401780 <strcmp@plt>
  402d6c:	cbnz	w0, 402ce4 <ferror@plt+0x13a4>
  402d70:	b	402d78 <ferror@plt+0x1438>
  402d74:	mov	w0, #0x1                   	// #1
  402d78:	ldp	x20, x19, [sp, #256]
  402d7c:	ldp	x22, x21, [sp, #240]
  402d80:	ldp	x28, x23, [sp, #224]
  402d84:	ldp	x29, x30, [sp, #208]
  402d88:	add	sp, sp, #0x110
  402d8c:	ret
  402d90:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402d94:	ldr	w0, [x8, #728]
  402d98:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402d9c:	add	x1, x1, #0xb46
  402da0:	mov	x2, x20
  402da4:	mov	x3, x19
  402da8:	bl	401890 <errx@plt>
  402dac:	cbz	x1, 402dd0 <ferror@plt+0x1490>
  402db0:	sxtb	w8, w2
  402db4:	ldrsb	w9, [x0]
  402db8:	cbz	w9, 402dd0 <ferror@plt+0x1490>
  402dbc:	cmp	w8, w9
  402dc0:	b.eq	402dd4 <ferror@plt+0x1494>  // b.none
  402dc4:	sub	x1, x1, #0x1
  402dc8:	add	x0, x0, #0x1
  402dcc:	cbnz	x1, 402db4 <ferror@plt+0x1474>
  402dd0:	mov	x0, xzr
  402dd4:	ret
  402dd8:	stp	x29, x30, [sp, #-32]!
  402ddc:	stp	x20, x19, [sp, #16]
  402de0:	mov	x29, sp
  402de4:	mov	x20, x1
  402de8:	mov	x19, x0
  402dec:	bl	402e2c <ferror@plt+0x14ec>
  402df0:	cmp	w0, w0, sxth
  402df4:	b.ne	402e04 <ferror@plt+0x14c4>  // b.any
  402df8:	ldp	x20, x19, [sp, #16]
  402dfc:	ldp	x29, x30, [sp], #32
  402e00:	ret
  402e04:	bl	4018d0 <__errno_location@plt>
  402e08:	mov	w8, #0x22                  	// #34
  402e0c:	str	w8, [x0]
  402e10:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402e14:	ldr	w0, [x8, #728]
  402e18:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402e1c:	add	x1, x1, #0xb46
  402e20:	mov	x2, x20
  402e24:	mov	x3, x19
  402e28:	bl	401920 <err@plt>
  402e2c:	stp	x29, x30, [sp, #-32]!
  402e30:	stp	x20, x19, [sp, #16]
  402e34:	mov	x29, sp
  402e38:	mov	x20, x1
  402e3c:	mov	x19, x0
  402e40:	bl	402ee4 <ferror@plt+0x15a4>
  402e44:	cmp	x0, w0, sxtw
  402e48:	b.ne	402e58 <ferror@plt+0x1518>  // b.any
  402e4c:	ldp	x20, x19, [sp, #16]
  402e50:	ldp	x29, x30, [sp], #32
  402e54:	ret
  402e58:	bl	4018d0 <__errno_location@plt>
  402e5c:	mov	w8, #0x22                  	// #34
  402e60:	str	w8, [x0]
  402e64:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402e68:	ldr	w0, [x8, #728]
  402e6c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402e70:	add	x1, x1, #0xb46
  402e74:	mov	x2, x20
  402e78:	mov	x3, x19
  402e7c:	bl	401920 <err@plt>
  402e80:	mov	w2, #0xa                   	// #10
  402e84:	b	402e88 <ferror@plt+0x1548>
  402e88:	stp	x29, x30, [sp, #-32]!
  402e8c:	stp	x20, x19, [sp, #16]
  402e90:	mov	x29, sp
  402e94:	mov	x20, x1
  402e98:	mov	x19, x0
  402e9c:	bl	402fa0 <ferror@plt+0x1660>
  402ea0:	cmp	w0, #0x10, lsl #12
  402ea4:	b.cs	402eb4 <ferror@plt+0x1574>  // b.hs, b.nlast
  402ea8:	ldp	x20, x19, [sp, #16]
  402eac:	ldp	x29, x30, [sp], #32
  402eb0:	ret
  402eb4:	bl	4018d0 <__errno_location@plt>
  402eb8:	mov	w8, #0x22                  	// #34
  402ebc:	str	w8, [x0]
  402ec0:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402ec4:	ldr	w0, [x8, #728]
  402ec8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402ecc:	add	x1, x1, #0xb46
  402ed0:	mov	x2, x20
  402ed4:	mov	x3, x19
  402ed8:	bl	401920 <err@plt>
  402edc:	mov	w2, #0x10                  	// #16
  402ee0:	b	402e88 <ferror@plt+0x1548>
  402ee4:	stp	x29, x30, [sp, #-48]!
  402ee8:	mov	x29, sp
  402eec:	str	x21, [sp, #16]
  402ef0:	stp	x20, x19, [sp, #32]
  402ef4:	mov	x20, x1
  402ef8:	mov	x19, x0
  402efc:	str	xzr, [x29, #24]
  402f00:	bl	4018d0 <__errno_location@plt>
  402f04:	str	wzr, [x0]
  402f08:	cbz	x19, 402f58 <ferror@plt+0x1618>
  402f0c:	ldrb	w8, [x19]
  402f10:	cbz	w8, 402f58 <ferror@plt+0x1618>
  402f14:	mov	x21, x0
  402f18:	add	x1, x29, #0x18
  402f1c:	mov	w2, #0xa                   	// #10
  402f20:	mov	x0, x19
  402f24:	bl	4015f0 <strtoimax@plt>
  402f28:	ldr	w8, [x21]
  402f2c:	cbnz	w8, 402f74 <ferror@plt+0x1634>
  402f30:	ldr	x8, [x29, #24]
  402f34:	cmp	x8, x19
  402f38:	b.eq	402f58 <ferror@plt+0x1618>  // b.none
  402f3c:	cbz	x8, 402f48 <ferror@plt+0x1608>
  402f40:	ldrb	w8, [x8]
  402f44:	cbnz	w8, 402f58 <ferror@plt+0x1618>
  402f48:	ldp	x20, x19, [sp, #32]
  402f4c:	ldr	x21, [sp, #16]
  402f50:	ldp	x29, x30, [sp], #48
  402f54:	ret
  402f58:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402f5c:	ldr	w0, [x8, #728]
  402f60:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402f64:	add	x1, x1, #0xb46
  402f68:	mov	x2, x20
  402f6c:	mov	x3, x19
  402f70:	bl	401890 <errx@plt>
  402f74:	adrp	x9, 415000 <ferror@plt+0x136c0>
  402f78:	ldr	w0, [x9, #728]
  402f7c:	cmp	w8, #0x22
  402f80:	b.ne	402f60 <ferror@plt+0x1620>  // b.any
  402f84:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402f88:	add	x1, x1, #0xb46
  402f8c:	mov	x2, x20
  402f90:	mov	x3, x19
  402f94:	bl	401920 <err@plt>
  402f98:	mov	w2, #0xa                   	// #10
  402f9c:	b	402fa0 <ferror@plt+0x1660>
  402fa0:	stp	x29, x30, [sp, #-32]!
  402fa4:	stp	x20, x19, [sp, #16]
  402fa8:	mov	x29, sp
  402fac:	mov	x20, x1
  402fb0:	mov	x19, x0
  402fb4:	bl	403004 <ferror@plt+0x16c4>
  402fb8:	lsr	x8, x0, #32
  402fbc:	cbnz	x8, 402fcc <ferror@plt+0x168c>
  402fc0:	ldp	x20, x19, [sp, #16]
  402fc4:	ldp	x29, x30, [sp], #32
  402fc8:	ret
  402fcc:	bl	4018d0 <__errno_location@plt>
  402fd0:	mov	w8, #0x22                  	// #34
  402fd4:	str	w8, [x0]
  402fd8:	adrp	x8, 415000 <ferror@plt+0x136c0>
  402fdc:	ldr	w0, [x8, #728]
  402fe0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  402fe4:	add	x1, x1, #0xb46
  402fe8:	mov	x2, x20
  402fec:	mov	x3, x19
  402ff0:	bl	401920 <err@plt>
  402ff4:	mov	w2, #0x10                  	// #16
  402ff8:	b	402fa0 <ferror@plt+0x1660>
  402ffc:	mov	w2, #0xa                   	// #10
  403000:	b	403004 <ferror@plt+0x16c4>
  403004:	sub	sp, sp, #0x40
  403008:	stp	x29, x30, [sp, #16]
  40300c:	stp	x22, x21, [sp, #32]
  403010:	stp	x20, x19, [sp, #48]
  403014:	add	x29, sp, #0x10
  403018:	mov	w21, w2
  40301c:	mov	x20, x1
  403020:	mov	x19, x0
  403024:	str	xzr, [sp, #8]
  403028:	bl	4018d0 <__errno_location@plt>
  40302c:	str	wzr, [x0]
  403030:	cbz	x19, 403084 <ferror@plt+0x1744>
  403034:	ldrb	w8, [x19]
  403038:	cbz	w8, 403084 <ferror@plt+0x1744>
  40303c:	mov	x22, x0
  403040:	add	x1, sp, #0x8
  403044:	mov	x0, x19
  403048:	mov	w2, w21
  40304c:	bl	401720 <strtoumax@plt>
  403050:	ldr	w8, [x22]
  403054:	cbnz	w8, 4030a0 <ferror@plt+0x1760>
  403058:	ldr	x8, [sp, #8]
  40305c:	cmp	x8, x19
  403060:	b.eq	403084 <ferror@plt+0x1744>  // b.none
  403064:	cbz	x8, 403070 <ferror@plt+0x1730>
  403068:	ldrb	w8, [x8]
  40306c:	cbnz	w8, 403084 <ferror@plt+0x1744>
  403070:	ldp	x20, x19, [sp, #48]
  403074:	ldp	x22, x21, [sp, #32]
  403078:	ldp	x29, x30, [sp, #16]
  40307c:	add	sp, sp, #0x40
  403080:	ret
  403084:	adrp	x8, 415000 <ferror@plt+0x136c0>
  403088:	ldr	w0, [x8, #728]
  40308c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403090:	add	x1, x1, #0xb46
  403094:	mov	x2, x20
  403098:	mov	x3, x19
  40309c:	bl	401890 <errx@plt>
  4030a0:	adrp	x9, 415000 <ferror@plt+0x136c0>
  4030a4:	ldr	w0, [x9, #728]
  4030a8:	cmp	w8, #0x22
  4030ac:	b.ne	40308c <ferror@plt+0x174c>  // b.any
  4030b0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4030b4:	add	x1, x1, #0xb46
  4030b8:	mov	x2, x20
  4030bc:	mov	x3, x19
  4030c0:	bl	401920 <err@plt>
  4030c4:	mov	w2, #0x10                  	// #16
  4030c8:	b	403004 <ferror@plt+0x16c4>
  4030cc:	stp	x29, x30, [sp, #-48]!
  4030d0:	mov	x29, sp
  4030d4:	str	x21, [sp, #16]
  4030d8:	stp	x20, x19, [sp, #32]
  4030dc:	mov	x20, x1
  4030e0:	mov	x19, x0
  4030e4:	str	xzr, [x29, #24]
  4030e8:	bl	4018d0 <__errno_location@plt>
  4030ec:	str	wzr, [x0]
  4030f0:	cbz	x19, 40313c <ferror@plt+0x17fc>
  4030f4:	ldrb	w8, [x19]
  4030f8:	cbz	w8, 40313c <ferror@plt+0x17fc>
  4030fc:	mov	x21, x0
  403100:	add	x1, x29, #0x18
  403104:	mov	x0, x19
  403108:	bl	401600 <strtod@plt>
  40310c:	ldr	w8, [x21]
  403110:	cbnz	w8, 403158 <ferror@plt+0x1818>
  403114:	ldr	x8, [x29, #24]
  403118:	cmp	x8, x19
  40311c:	b.eq	40313c <ferror@plt+0x17fc>  // b.none
  403120:	cbz	x8, 40312c <ferror@plt+0x17ec>
  403124:	ldrb	w8, [x8]
  403128:	cbnz	w8, 40313c <ferror@plt+0x17fc>
  40312c:	ldp	x20, x19, [sp, #32]
  403130:	ldr	x21, [sp, #16]
  403134:	ldp	x29, x30, [sp], #48
  403138:	ret
  40313c:	adrp	x8, 415000 <ferror@plt+0x136c0>
  403140:	ldr	w0, [x8, #728]
  403144:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403148:	add	x1, x1, #0xb46
  40314c:	mov	x2, x20
  403150:	mov	x3, x19
  403154:	bl	401890 <errx@plt>
  403158:	adrp	x9, 415000 <ferror@plt+0x136c0>
  40315c:	ldr	w0, [x9, #728]
  403160:	cmp	w8, #0x22
  403164:	b.ne	403144 <ferror@plt+0x1804>  // b.any
  403168:	adrp	x1, 404000 <ferror@plt+0x26c0>
  40316c:	add	x1, x1, #0xb46
  403170:	mov	x2, x20
  403174:	mov	x3, x19
  403178:	bl	401920 <err@plt>
  40317c:	stp	x29, x30, [sp, #-48]!
  403180:	mov	x29, sp
  403184:	str	x21, [sp, #16]
  403188:	stp	x20, x19, [sp, #32]
  40318c:	mov	x20, x1
  403190:	mov	x19, x0
  403194:	str	xzr, [x29, #24]
  403198:	bl	4018d0 <__errno_location@plt>
  40319c:	str	wzr, [x0]
  4031a0:	cbz	x19, 4031f0 <ferror@plt+0x18b0>
  4031a4:	ldrb	w8, [x19]
  4031a8:	cbz	w8, 4031f0 <ferror@plt+0x18b0>
  4031ac:	mov	x21, x0
  4031b0:	add	x1, x29, #0x18
  4031b4:	mov	w2, #0xa                   	// #10
  4031b8:	mov	x0, x19
  4031bc:	bl	4017b0 <strtol@plt>
  4031c0:	ldr	w8, [x21]
  4031c4:	cbnz	w8, 40320c <ferror@plt+0x18cc>
  4031c8:	ldr	x8, [x29, #24]
  4031cc:	cmp	x8, x19
  4031d0:	b.eq	4031f0 <ferror@plt+0x18b0>  // b.none
  4031d4:	cbz	x8, 4031e0 <ferror@plt+0x18a0>
  4031d8:	ldrb	w8, [x8]
  4031dc:	cbnz	w8, 4031f0 <ferror@plt+0x18b0>
  4031e0:	ldp	x20, x19, [sp, #32]
  4031e4:	ldr	x21, [sp, #16]
  4031e8:	ldp	x29, x30, [sp], #48
  4031ec:	ret
  4031f0:	adrp	x8, 415000 <ferror@plt+0x136c0>
  4031f4:	ldr	w0, [x8, #728]
  4031f8:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4031fc:	add	x1, x1, #0xb46
  403200:	mov	x2, x20
  403204:	mov	x3, x19
  403208:	bl	401890 <errx@plt>
  40320c:	adrp	x9, 415000 <ferror@plt+0x136c0>
  403210:	ldr	w0, [x9, #728]
  403214:	cmp	w8, #0x22
  403218:	b.ne	4031f8 <ferror@plt+0x18b8>  // b.any
  40321c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403220:	add	x1, x1, #0xb46
  403224:	mov	x2, x20
  403228:	mov	x3, x19
  40322c:	bl	401920 <err@plt>
  403230:	stp	x29, x30, [sp, #-48]!
  403234:	mov	x29, sp
  403238:	str	x21, [sp, #16]
  40323c:	stp	x20, x19, [sp, #32]
  403240:	mov	x20, x1
  403244:	mov	x19, x0
  403248:	str	xzr, [x29, #24]
  40324c:	bl	4018d0 <__errno_location@plt>
  403250:	str	wzr, [x0]
  403254:	cbz	x19, 4032a4 <ferror@plt+0x1964>
  403258:	ldrb	w8, [x19]
  40325c:	cbz	w8, 4032a4 <ferror@plt+0x1964>
  403260:	mov	x21, x0
  403264:	add	x1, x29, #0x18
  403268:	mov	w2, #0xa                   	// #10
  40326c:	mov	x0, x19
  403270:	bl	401580 <strtoul@plt>
  403274:	ldr	w8, [x21]
  403278:	cbnz	w8, 4032c0 <ferror@plt+0x1980>
  40327c:	ldr	x8, [x29, #24]
  403280:	cmp	x8, x19
  403284:	b.eq	4032a4 <ferror@plt+0x1964>  // b.none
  403288:	cbz	x8, 403294 <ferror@plt+0x1954>
  40328c:	ldrb	w8, [x8]
  403290:	cbnz	w8, 4032a4 <ferror@plt+0x1964>
  403294:	ldp	x20, x19, [sp, #32]
  403298:	ldr	x21, [sp, #16]
  40329c:	ldp	x29, x30, [sp], #48
  4032a0:	ret
  4032a4:	adrp	x8, 415000 <ferror@plt+0x136c0>
  4032a8:	ldr	w0, [x8, #728]
  4032ac:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4032b0:	add	x1, x1, #0xb46
  4032b4:	mov	x2, x20
  4032b8:	mov	x3, x19
  4032bc:	bl	401890 <errx@plt>
  4032c0:	adrp	x9, 415000 <ferror@plt+0x136c0>
  4032c4:	ldr	w0, [x9, #728]
  4032c8:	cmp	w8, #0x22
  4032cc:	b.ne	4032ac <ferror@plt+0x196c>  // b.any
  4032d0:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4032d4:	add	x1, x1, #0xb46
  4032d8:	mov	x2, x20
  4032dc:	mov	x3, x19
  4032e0:	bl	401920 <err@plt>
  4032e4:	sub	sp, sp, #0x30
  4032e8:	stp	x20, x19, [sp, #32]
  4032ec:	mov	x20, x1
  4032f0:	add	x1, sp, #0x8
  4032f4:	mov	x2, xzr
  4032f8:	stp	x29, x30, [sp, #16]
  4032fc:	add	x29, sp, #0x10
  403300:	mov	x19, x0
  403304:	bl	4027d0 <ferror@plt+0xe90>
  403308:	cbnz	w0, 403320 <ferror@plt+0x19e0>
  40330c:	ldr	x0, [sp, #8]
  403310:	ldp	x20, x19, [sp, #32]
  403314:	ldp	x29, x30, [sp, #16]
  403318:	add	sp, sp, #0x30
  40331c:	ret
  403320:	bl	4018d0 <__errno_location@plt>
  403324:	adrp	x9, 415000 <ferror@plt+0x136c0>
  403328:	ldr	w8, [x0]
  40332c:	ldr	w0, [x9, #728]
  403330:	adrp	x1, 404000 <ferror@plt+0x26c0>
  403334:	add	x1, x1, #0xb46
  403338:	mov	x2, x20
  40333c:	mov	x3, x19
  403340:	cbnz	w8, 403348 <ferror@plt+0x1a08>
  403344:	bl	401890 <errx@plt>
  403348:	bl	401920 <err@plt>
  40334c:	stp	x29, x30, [sp, #-32]!
  403350:	str	x19, [sp, #16]
  403354:	mov	x19, x1
  403358:	mov	x1, x2
  40335c:	mov	x29, sp
  403360:	bl	4030cc <ferror@plt+0x178c>
  403364:	adrp	x8, 404000 <ferror@plt+0x26c0>
  403368:	ldr	d1, [x8, #2848]
  40336c:	fcvtzs	x8, d0
  403370:	scvtf	d2, x8
  403374:	fsub	d0, d0, d2
  403378:	fmul	d0, d0, d1
  40337c:	fcvtzs	x9, d0
  403380:	stp	x8, x9, [x19]
  403384:	ldr	x19, [sp, #16]
  403388:	ldp	x29, x30, [sp], #32
  40338c:	ret
  403390:	and	w8, w0, #0xf000
  403394:	sub	w8, w8, #0x1, lsl #12
  403398:	lsr	w9, w8, #12
  40339c:	cmp	w9, #0xb
  4033a0:	mov	w8, wzr
  4033a4:	b.hi	4033f8 <ferror@plt+0x1ab8>  // b.pmore
  4033a8:	adrp	x10, 404000 <ferror@plt+0x26c0>
  4033ac:	add	x10, x10, #0xb28
  4033b0:	adr	x11, 4033c4 <ferror@plt+0x1a84>
  4033b4:	ldrb	w12, [x10, x9]
  4033b8:	add	x11, x11, x12, lsl #2
  4033bc:	mov	w9, #0x64                  	// #100
  4033c0:	br	x11
  4033c4:	mov	w9, #0x70                  	// #112
  4033c8:	b	4033f0 <ferror@plt+0x1ab0>
  4033cc:	mov	w9, #0x63                  	// #99
  4033d0:	b	4033f0 <ferror@plt+0x1ab0>
  4033d4:	mov	w9, #0x62                  	// #98
  4033d8:	b	4033f0 <ferror@plt+0x1ab0>
  4033dc:	mov	w9, #0x6c                  	// #108
  4033e0:	b	4033f0 <ferror@plt+0x1ab0>
  4033e4:	mov	w9, #0x73                  	// #115
  4033e8:	b	4033f0 <ferror@plt+0x1ab0>
  4033ec:	mov	w9, #0x2d                  	// #45
  4033f0:	mov	w8, #0x1                   	// #1
  4033f4:	strb	w9, [x1]
  4033f8:	tst	w0, #0x100
  4033fc:	mov	w9, #0x72                  	// #114
  403400:	mov	w10, #0x2d                  	// #45
  403404:	add	x11, x1, x8
  403408:	mov	w12, #0x77                  	// #119
  40340c:	csel	w17, w10, w9, eq  // eq = none
  403410:	tst	w0, #0x80
  403414:	mov	w14, #0x53                  	// #83
  403418:	mov	w15, #0x73                  	// #115
  40341c:	mov	w16, #0x78                  	// #120
  403420:	strb	w17, [x11]
  403424:	csel	w17, w10, w12, eq  // eq = none
  403428:	tst	w0, #0x40
  40342c:	orr	x13, x8, #0x2
  403430:	strb	w17, [x11, #1]
  403434:	csel	w11, w15, w14, ne  // ne = any
  403438:	csel	w17, w16, w10, ne  // ne = any
  40343c:	tst	w0, #0x800
  403440:	csel	w11, w17, w11, eq  // eq = none
  403444:	add	x13, x13, x1
  403448:	tst	w0, #0x20
  40344c:	strb	w11, [x13]
  403450:	csel	w11, w10, w9, eq  // eq = none
  403454:	tst	w0, #0x10
  403458:	strb	w11, [x13, #1]
  40345c:	csel	w11, w10, w12, eq  // eq = none
  403460:	tst	w0, #0x8
  403464:	csel	w14, w15, w14, ne  // ne = any
  403468:	csel	w15, w16, w10, ne  // ne = any
  40346c:	tst	w0, #0x400
  403470:	orr	x8, x8, #0x6
  403474:	csel	w14, w15, w14, eq  // eq = none
  403478:	tst	w0, #0x4
  40347c:	add	x8, x8, x1
  403480:	csel	w9, w10, w9, eq  // eq = none
  403484:	tst	w0, #0x2
  403488:	mov	w17, #0x54                  	// #84
  40348c:	strb	w11, [x13, #2]
  403490:	mov	w11, #0x74                  	// #116
  403494:	strb	w14, [x13, #3]
  403498:	strb	w9, [x8]
  40349c:	csel	w9, w10, w12, eq  // eq = none
  4034a0:	tst	w0, #0x1
  4034a4:	strb	w9, [x8, #1]
  4034a8:	csel	w9, w11, w17, ne  // ne = any
  4034ac:	csel	w10, w16, w10, ne  // ne = any
  4034b0:	tst	w0, #0x200
  4034b4:	csel	w9, w10, w9, eq  // eq = none
  4034b8:	mov	x0, x1
  4034bc:	strb	w9, [x8, #2]
  4034c0:	strb	wzr, [x8, #3]
  4034c4:	ret
  4034c8:	sub	sp, sp, #0x50
  4034cc:	add	x8, sp, #0x8
  4034d0:	stp	x29, x30, [sp, #48]
  4034d4:	stp	x20, x19, [sp, #64]
  4034d8:	add	x29, sp, #0x30
  4034dc:	tbz	w0, #1, 4034ec <ferror@plt+0x1bac>
  4034e0:	orr	x8, x8, #0x1
  4034e4:	mov	w9, #0x20                  	// #32
  4034e8:	strb	w9, [sp, #8]
  4034ec:	mov	x9, xzr
  4034f0:	add	x10, x9, #0xa
  4034f4:	lsr	x11, x1, x10
  4034f8:	cbz	x11, 403510 <ferror@plt+0x1bd0>
  4034fc:	cmp	x10, #0x33
  403500:	mov	x9, x10
  403504:	b.cc	4034f0 <ferror@plt+0x1bb0>  // b.lo, b.ul, b.last
  403508:	mov	w9, #0x3c                  	// #60
  40350c:	b	403514 <ferror@plt+0x1bd4>
  403510:	cbz	w9, 4035c8 <ferror@plt+0x1c88>
  403514:	mov	w10, #0x6667                	// #26215
  403518:	movk	w10, #0x6666, lsl #16
  40351c:	smull	x10, w9, w10
  403520:	adrp	x11, 404000 <ferror@plt+0x26c0>
  403524:	lsr	x12, x10, #63
  403528:	asr	x10, x10, #34
  40352c:	add	x11, x11, #0xb4f
  403530:	add	w10, w10, w12
  403534:	ldrb	w12, [x11, w10, sxtw]
  403538:	mov	x10, #0xffffffffffffffff    	// #-1
  40353c:	lsl	x10, x10, x9
  403540:	mov	x11, x8
  403544:	lsr	x19, x1, x9
  403548:	bic	x10, x1, x10
  40354c:	strb	w12, [x11], #1
  403550:	tbz	w0, #0, 40356c <ferror@plt+0x1c2c>
  403554:	add	w12, w9, #0x9
  403558:	cmp	w12, #0x13
  40355c:	b.cc	40356c <ferror@plt+0x1c2c>  // b.lo, b.ul, b.last
  403560:	mov	w11, #0x4269                	// #17001
  403564:	sturh	w11, [x8, #1]
  403568:	add	x11, x8, #0x3
  40356c:	strb	wzr, [x11]
  403570:	cbz	x10, 403640 <ferror@plt+0x1d00>
  403574:	sub	w8, w9, #0xa
  403578:	lsr	x8, x10, x8
  40357c:	tbnz	w0, #2, 403594 <ferror@plt+0x1c54>
  403580:	sub	x9, x8, #0x3b6
  403584:	cmp	x9, #0x64
  403588:	b.cs	4035d8 <ferror@plt+0x1c98>  // b.hs, b.nlast
  40358c:	add	w19, w19, #0x1
  403590:	b	403640 <ferror@plt+0x1d00>
  403594:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403598:	add	x8, x8, #0x5
  40359c:	movk	x9, #0xcccd
  4035a0:	umulh	x10, x8, x9
  4035a4:	lsr	x20, x10, #3
  4035a8:	mul	x9, x20, x9
  4035ac:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4035b0:	ror	x9, x9, #1
  4035b4:	movk	x10, #0x1999, lsl #48
  4035b8:	cmp	x9, x10
  4035bc:	b.ls	4035dc <ferror@plt+0x1c9c>  // b.plast
  4035c0:	cbnz	x20, 4035fc <ferror@plt+0x1cbc>
  4035c4:	b	403640 <ferror@plt+0x1d00>
  4035c8:	mov	w9, #0x42                  	// #66
  4035cc:	strh	w9, [x8]
  4035d0:	mov	w19, w1
  4035d4:	b	403640 <ferror@plt+0x1d00>
  4035d8:	add	x8, x8, #0x32
  4035dc:	mov	x9, #0xf5c3                	// #62915
  4035e0:	movk	x9, #0x5c28, lsl #16
  4035e4:	movk	x9, #0xc28f, lsl #32
  4035e8:	lsr	x8, x8, #2
  4035ec:	movk	x9, #0x28f5, lsl #48
  4035f0:	umulh	x8, x8, x9
  4035f4:	lsr	x20, x8, #2
  4035f8:	cbz	x20, 403640 <ferror@plt+0x1d00>
  4035fc:	bl	401650 <localeconv@plt>
  403600:	cbz	x0, 403614 <ferror@plt+0x1cd4>
  403604:	ldr	x4, [x0]
  403608:	cbz	x4, 403614 <ferror@plt+0x1cd4>
  40360c:	ldrb	w8, [x4]
  403610:	cbnz	w8, 40361c <ferror@plt+0x1cdc>
  403614:	adrp	x4, 404000 <ferror@plt+0x26c0>
  403618:	add	x4, x4, #0x54e
  40361c:	adrp	x2, 404000 <ferror@plt+0x26c0>
  403620:	add	x2, x2, #0xb57
  403624:	add	x0, sp, #0x10
  403628:	add	x6, sp, #0x8
  40362c:	mov	w1, #0x20                  	// #32
  403630:	mov	w3, w19
  403634:	mov	x5, x20
  403638:	bl	401640 <snprintf@plt>
  40363c:	b	40365c <ferror@plt+0x1d1c>
  403640:	adrp	x2, 404000 <ferror@plt+0x26c0>
  403644:	add	x2, x2, #0xb61
  403648:	add	x0, sp, #0x10
  40364c:	add	x4, sp, #0x8
  403650:	mov	w1, #0x20                  	// #32
  403654:	mov	w3, w19
  403658:	bl	401640 <snprintf@plt>
  40365c:	add	x0, sp, #0x10
  403660:	bl	4016f0 <strdup@plt>
  403664:	ldp	x20, x19, [sp, #64]
  403668:	ldp	x29, x30, [sp, #48]
  40366c:	add	sp, sp, #0x50
  403670:	ret
  403674:	stp	x29, x30, [sp, #-64]!
  403678:	stp	x24, x23, [sp, #16]
  40367c:	stp	x22, x21, [sp, #32]
  403680:	stp	x20, x19, [sp, #48]
  403684:	mov	x29, sp
  403688:	cbz	x0, 40373c <ferror@plt+0x1dfc>
  40368c:	mov	x19, x3
  403690:	mov	x9, x0
  403694:	mov	w0, #0xffffffff            	// #-1
  403698:	cbz	x3, 403740 <ferror@plt+0x1e00>
  40369c:	mov	x20, x2
  4036a0:	cbz	x2, 403740 <ferror@plt+0x1e00>
  4036a4:	mov	x21, x1
  4036a8:	cbz	x1, 403740 <ferror@plt+0x1e00>
  4036ac:	ldrb	w10, [x9]
  4036b0:	cbz	w10, 403740 <ferror@plt+0x1e00>
  4036b4:	mov	x23, xzr
  4036b8:	mov	x8, xzr
  4036bc:	add	x22, x9, #0x1
  4036c0:	cmp	x23, x20
  4036c4:	b.cs	403754 <ferror@plt+0x1e14>  // b.hs, b.nlast
  4036c8:	and	w11, w10, #0xff
  4036cc:	ldrb	w10, [x22]
  4036d0:	sub	x9, x22, #0x1
  4036d4:	cmp	x8, #0x0
  4036d8:	csel	x8, x9, x8, eq  // eq = none
  4036dc:	cmp	w11, #0x2c
  4036e0:	csel	x9, x9, xzr, eq  // eq = none
  4036e4:	cmp	w10, #0x0
  4036e8:	csel	x24, x22, x9, eq  // eq = none
  4036ec:	cbz	x8, 403728 <ferror@plt+0x1de8>
  4036f0:	cbz	x24, 403728 <ferror@plt+0x1de8>
  4036f4:	subs	x1, x24, x8
  4036f8:	b.ls	40373c <ferror@plt+0x1dfc>  // b.plast
  4036fc:	mov	x0, x8
  403700:	blr	x19
  403704:	cmn	w0, #0x1
  403708:	b.eq	40373c <ferror@plt+0x1dfc>  // b.none
  40370c:	str	w0, [x21, x23, lsl #2]
  403710:	ldrb	w8, [x24]
  403714:	add	x0, x23, #0x1
  403718:	cbz	w8, 403740 <ferror@plt+0x1e00>
  40371c:	ldrb	w10, [x22]
  403720:	mov	x8, xzr
  403724:	b	40372c <ferror@plt+0x1dec>
  403728:	mov	x0, x23
  40372c:	add	x22, x22, #0x1
  403730:	mov	x23, x0
  403734:	cbnz	w10, 4036c0 <ferror@plt+0x1d80>
  403738:	b	403740 <ferror@plt+0x1e00>
  40373c:	mov	w0, #0xffffffff            	// #-1
  403740:	ldp	x20, x19, [sp, #48]
  403744:	ldp	x22, x21, [sp, #32]
  403748:	ldp	x24, x23, [sp, #16]
  40374c:	ldp	x29, x30, [sp], #64
  403750:	ret
  403754:	mov	w0, #0xfffffffe            	// #-2
  403758:	b	403740 <ferror@plt+0x1e00>
  40375c:	stp	x29, x30, [sp, #-32]!
  403760:	str	x19, [sp, #16]
  403764:	mov	x29, sp
  403768:	cbz	x0, 40378c <ferror@plt+0x1e4c>
  40376c:	mov	x19, x3
  403770:	mov	w8, #0xffffffff            	// #-1
  403774:	cbz	x3, 403790 <ferror@plt+0x1e50>
  403778:	ldrb	w9, [x0]
  40377c:	cbz	w9, 403790 <ferror@plt+0x1e50>
  403780:	ldr	x8, [x19]
  403784:	cmp	x8, x2
  403788:	b.ls	4037a0 <ferror@plt+0x1e60>  // b.plast
  40378c:	mov	w8, #0xffffffff            	// #-1
  403790:	ldr	x19, [sp, #16]
  403794:	mov	w0, w8
  403798:	ldp	x29, x30, [sp], #32
  40379c:	ret
  4037a0:	cmp	w9, #0x2b
  4037a4:	b.ne	4037b0 <ferror@plt+0x1e70>  // b.any
  4037a8:	add	x0, x0, #0x1
  4037ac:	b	4037b8 <ferror@plt+0x1e78>
  4037b0:	mov	x8, xzr
  4037b4:	str	xzr, [x19]
  4037b8:	add	x1, x1, x8, lsl #2
  4037bc:	sub	x2, x2, x8
  4037c0:	mov	x3, x4
  4037c4:	bl	403674 <ferror@plt+0x1d34>
  4037c8:	mov	w8, w0
  4037cc:	cmp	w0, #0x1
  4037d0:	b.lt	403790 <ferror@plt+0x1e50>  // b.tstop
  4037d4:	ldr	x9, [x19]
  4037d8:	add	x9, x9, w8, uxtw
  4037dc:	str	x9, [x19]
  4037e0:	b	403790 <ferror@plt+0x1e50>
  4037e4:	stp	x29, x30, [sp, #-64]!
  4037e8:	mov	x8, x0
  4037ec:	mov	w0, #0xffffffea            	// #-22
  4037f0:	str	x23, [sp, #16]
  4037f4:	stp	x22, x21, [sp, #32]
  4037f8:	stp	x20, x19, [sp, #48]
  4037fc:	mov	x29, sp
  403800:	cbz	x1, 4038a0 <ferror@plt+0x1f60>
  403804:	cbz	x8, 4038a0 <ferror@plt+0x1f60>
  403808:	mov	x19, x2
  40380c:	cbz	x2, 4038a0 <ferror@plt+0x1f60>
  403810:	ldrb	w9, [x8]
  403814:	cbz	w9, 40389c <ferror@plt+0x1f5c>
  403818:	mov	x20, x1
  40381c:	mov	x0, xzr
  403820:	add	x21, x8, #0x1
  403824:	mov	w22, #0x1                   	// #1
  403828:	mov	x8, x21
  40382c:	ldrb	w10, [x8], #-1
  403830:	and	w9, w9, #0xff
  403834:	cmp	x0, #0x0
  403838:	csel	x0, x8, x0, eq  // eq = none
  40383c:	cmp	w9, #0x2c
  403840:	csel	x8, x8, xzr, eq  // eq = none
  403844:	cmp	w10, #0x0
  403848:	mov	w9, w10
  40384c:	csel	x23, x21, x8, eq  // eq = none
  403850:	cbz	x0, 403894 <ferror@plt+0x1f54>
  403854:	cbz	x23, 403894 <ferror@plt+0x1f54>
  403858:	subs	x1, x23, x0
  40385c:	b.ls	4038b4 <ferror@plt+0x1f74>  // b.plast
  403860:	blr	x19
  403864:	tbnz	w0, #31, 4038a0 <ferror@plt+0x1f60>
  403868:	mov	w8, w0
  40386c:	lsr	x8, x8, #3
  403870:	ldrb	w9, [x20, x8]
  403874:	and	w10, w0, #0x7
  403878:	lsl	w10, w22, w10
  40387c:	orr	w9, w9, w10
  403880:	strb	w9, [x20, x8]
  403884:	ldrb	w8, [x23]
  403888:	cbz	w8, 40389c <ferror@plt+0x1f5c>
  40388c:	ldrb	w9, [x21]
  403890:	mov	x0, xzr
  403894:	add	x21, x21, #0x1
  403898:	cbnz	w9, 403828 <ferror@plt+0x1ee8>
  40389c:	mov	w0, wzr
  4038a0:	ldp	x20, x19, [sp, #48]
  4038a4:	ldp	x22, x21, [sp, #32]
  4038a8:	ldr	x23, [sp, #16]
  4038ac:	ldp	x29, x30, [sp], #64
  4038b0:	ret
  4038b4:	mov	w0, #0xffffffff            	// #-1
  4038b8:	b	4038a0 <ferror@plt+0x1f60>
  4038bc:	stp	x29, x30, [sp, #-48]!
  4038c0:	mov	x8, x0
  4038c4:	mov	w0, #0xffffffea            	// #-22
  4038c8:	stp	x22, x21, [sp, #16]
  4038cc:	stp	x20, x19, [sp, #32]
  4038d0:	mov	x29, sp
  4038d4:	cbz	x1, 403960 <ferror@plt+0x2020>
  4038d8:	cbz	x8, 403960 <ferror@plt+0x2020>
  4038dc:	mov	x19, x2
  4038e0:	cbz	x2, 403960 <ferror@plt+0x2020>
  4038e4:	ldrb	w9, [x8]
  4038e8:	cbz	w9, 40395c <ferror@plt+0x201c>
  4038ec:	mov	x20, x1
  4038f0:	mov	x0, xzr
  4038f4:	add	x21, x8, #0x1
  4038f8:	mov	x8, x21
  4038fc:	ldrb	w10, [x8], #-1
  403900:	and	w9, w9, #0xff
  403904:	cmp	x0, #0x0
  403908:	csel	x0, x8, x0, eq  // eq = none
  40390c:	cmp	w9, #0x2c
  403910:	csel	x8, x8, xzr, eq  // eq = none
  403914:	cmp	w10, #0x0
  403918:	mov	w9, w10
  40391c:	csel	x22, x21, x8, eq  // eq = none
  403920:	cbz	x0, 403954 <ferror@plt+0x2014>
  403924:	cbz	x22, 403954 <ferror@plt+0x2014>
  403928:	subs	x1, x22, x0
  40392c:	b.ls	403970 <ferror@plt+0x2030>  // b.plast
  403930:	blr	x19
  403934:	tbnz	x0, #63, 403960 <ferror@plt+0x2020>
  403938:	ldr	x8, [x20]
  40393c:	orr	x8, x8, x0
  403940:	str	x8, [x20]
  403944:	ldrb	w8, [x22]
  403948:	cbz	w8, 40395c <ferror@plt+0x201c>
  40394c:	ldrb	w9, [x21]
  403950:	mov	x0, xzr
  403954:	add	x21, x21, #0x1
  403958:	cbnz	w9, 4038f8 <ferror@plt+0x1fb8>
  40395c:	mov	w0, wzr
  403960:	ldp	x20, x19, [sp, #32]
  403964:	ldp	x22, x21, [sp, #16]
  403968:	ldp	x29, x30, [sp], #48
  40396c:	ret
  403970:	mov	w0, #0xffffffff            	// #-1
  403974:	b	403960 <ferror@plt+0x2020>
  403978:	stp	x29, x30, [sp, #-64]!
  40397c:	mov	x29, sp
  403980:	str	x23, [sp, #16]
  403984:	stp	x22, x21, [sp, #32]
  403988:	stp	x20, x19, [sp, #48]
  40398c:	str	xzr, [x29, #24]
  403990:	cbz	x0, 403a68 <ferror@plt+0x2128>
  403994:	mov	w21, w3
  403998:	mov	x19, x2
  40399c:	mov	x23, x1
  4039a0:	mov	x22, x0
  4039a4:	str	w3, [x1]
  4039a8:	str	w3, [x2]
  4039ac:	bl	4018d0 <__errno_location@plt>
  4039b0:	str	wzr, [x0]
  4039b4:	ldrb	w8, [x22]
  4039b8:	mov	x20, x0
  4039bc:	cmp	w8, #0x3a
  4039c0:	b.ne	4039cc <ferror@plt+0x208c>  // b.any
  4039c4:	add	x21, x22, #0x1
  4039c8:	b	403a28 <ferror@plt+0x20e8>
  4039cc:	add	x1, x29, #0x18
  4039d0:	mov	w2, #0xa                   	// #10
  4039d4:	mov	x0, x22
  4039d8:	bl	4017b0 <strtol@plt>
  4039dc:	str	w0, [x23]
  4039e0:	str	w0, [x19]
  4039e4:	ldr	x8, [x29, #24]
  4039e8:	mov	w0, #0xffffffff            	// #-1
  4039ec:	cmp	x8, x22
  4039f0:	b.eq	403a68 <ferror@plt+0x2128>  // b.none
  4039f4:	ldr	w9, [x20]
  4039f8:	cbnz	w9, 403a68 <ferror@plt+0x2128>
  4039fc:	cbz	x8, 403a68 <ferror@plt+0x2128>
  403a00:	ldrb	w9, [x8]
  403a04:	cmp	w9, #0x2d
  403a08:	b.eq	403a1c <ferror@plt+0x20dc>  // b.none
  403a0c:	cmp	w9, #0x3a
  403a10:	b.ne	403a64 <ferror@plt+0x2124>  // b.any
  403a14:	ldrb	w9, [x8, #1]
  403a18:	cbz	w9, 403a7c <ferror@plt+0x213c>
  403a1c:	add	x21, x8, #0x1
  403a20:	str	xzr, [x29, #24]
  403a24:	str	wzr, [x20]
  403a28:	add	x1, x29, #0x18
  403a2c:	mov	w2, #0xa                   	// #10
  403a30:	mov	x0, x21
  403a34:	bl	4017b0 <strtol@plt>
  403a38:	str	w0, [x19]
  403a3c:	ldr	w8, [x20]
  403a40:	mov	w0, #0xffffffff            	// #-1
  403a44:	cbnz	w8, 403a68 <ferror@plt+0x2128>
  403a48:	ldr	x8, [x29, #24]
  403a4c:	cbz	x8, 403a68 <ferror@plt+0x2128>
  403a50:	cmp	x8, x21
  403a54:	mov	w0, #0xffffffff            	// #-1
  403a58:	b.eq	403a68 <ferror@plt+0x2128>  // b.none
  403a5c:	ldrb	w8, [x8]
  403a60:	cbnz	w8, 403a68 <ferror@plt+0x2128>
  403a64:	mov	w0, wzr
  403a68:	ldp	x20, x19, [sp, #48]
  403a6c:	ldp	x22, x21, [sp, #32]
  403a70:	ldr	x23, [sp, #16]
  403a74:	ldp	x29, x30, [sp], #64
  403a78:	ret
  403a7c:	str	w21, [x19]
  403a80:	b	403a64 <ferror@plt+0x2124>
  403a84:	sub	sp, sp, #0x40
  403a88:	mov	w8, wzr
  403a8c:	stp	x29, x30, [sp, #16]
  403a90:	str	x21, [sp, #32]
  403a94:	stp	x20, x19, [sp, #48]
  403a98:	add	x29, sp, #0x10
  403a9c:	cbz	x1, 403b3c <ferror@plt+0x21fc>
  403aa0:	cbz	x0, 403b3c <ferror@plt+0x21fc>
  403aa4:	mov	x20, x1
  403aa8:	add	x1, x29, #0x18
  403aac:	bl	403b54 <ferror@plt+0x2214>
  403ab0:	mov	x19, x0
  403ab4:	add	x1, sp, #0x8
  403ab8:	mov	x0, x20
  403abc:	bl	403b54 <ferror@plt+0x2214>
  403ac0:	ldr	x20, [x29, #24]
  403ac4:	ldr	x8, [sp, #8]
  403ac8:	mov	x21, x0
  403acc:	add	x9, x8, x20
  403ad0:	cmp	x9, #0x1
  403ad4:	b.eq	403ae0 <ferror@plt+0x21a0>  // b.none
  403ad8:	cbnz	x9, 403b00 <ferror@plt+0x21c0>
  403adc:	b	403b38 <ferror@plt+0x21f8>
  403ae0:	cbz	x19, 403af0 <ferror@plt+0x21b0>
  403ae4:	ldrb	w9, [x19]
  403ae8:	cmp	w9, #0x2f
  403aec:	b.eq	403b38 <ferror@plt+0x21f8>  // b.none
  403af0:	cbz	x21, 403b30 <ferror@plt+0x21f0>
  403af4:	ldrb	w9, [x21]
  403af8:	cmp	w9, #0x2f
  403afc:	b.eq	403b38 <ferror@plt+0x21f8>  // b.none
  403b00:	cbz	x19, 403b30 <ferror@plt+0x21f0>
  403b04:	cbz	x21, 403b30 <ferror@plt+0x21f0>
  403b08:	cmp	x20, x8
  403b0c:	b.ne	403b30 <ferror@plt+0x21f0>  // b.any
  403b10:	mov	x0, x19
  403b14:	mov	x1, x21
  403b18:	mov	x2, x20
  403b1c:	bl	4016a0 <strncmp@plt>
  403b20:	cbnz	w0, 403b30 <ferror@plt+0x21f0>
  403b24:	add	x0, x19, x20
  403b28:	add	x20, x21, x20
  403b2c:	b	403aa8 <ferror@plt+0x2168>
  403b30:	mov	w8, wzr
  403b34:	b	403b3c <ferror@plt+0x21fc>
  403b38:	mov	w8, #0x1                   	// #1
  403b3c:	ldp	x20, x19, [sp, #48]
  403b40:	ldr	x21, [sp, #32]
  403b44:	ldp	x29, x30, [sp, #16]
  403b48:	mov	w0, w8
  403b4c:	add	sp, sp, #0x40
  403b50:	ret
  403b54:	mov	x8, x0
  403b58:	str	xzr, [x1]
  403b5c:	mov	x0, x8
  403b60:	cbz	x8, 403b8c <ferror@plt+0x224c>
  403b64:	ldrb	w8, [x0]
  403b68:	cmp	w8, #0x2f
  403b6c:	b.ne	403b84 <ferror@plt+0x2244>  // b.any
  403b70:	mov	x8, x0
  403b74:	ldrb	w9, [x8, #1]!
  403b78:	cmp	w9, #0x2f
  403b7c:	b.eq	403b5c <ferror@plt+0x221c>  // b.none
  403b80:	b	403b90 <ferror@plt+0x2250>
  403b84:	cbnz	w8, 403b90 <ferror@plt+0x2250>
  403b88:	mov	x0, xzr
  403b8c:	ret
  403b90:	mov	w8, #0x1                   	// #1
  403b94:	str	x8, [x1]
  403b98:	ldrb	w9, [x0, x8]
  403b9c:	cbz	w9, 403b8c <ferror@plt+0x224c>
  403ba0:	cmp	w9, #0x2f
  403ba4:	b.eq	403b8c <ferror@plt+0x224c>  // b.none
  403ba8:	add	x8, x8, #0x1
  403bac:	b	403b94 <ferror@plt+0x2254>
  403bb0:	stp	x29, x30, [sp, #-64]!
  403bb4:	orr	x8, x0, x1
  403bb8:	stp	x24, x23, [sp, #16]
  403bbc:	stp	x22, x21, [sp, #32]
  403bc0:	stp	x20, x19, [sp, #48]
  403bc4:	mov	x29, sp
  403bc8:	cbz	x8, 403bfc <ferror@plt+0x22bc>
  403bcc:	mov	x19, x1
  403bd0:	mov	x21, x0
  403bd4:	mov	x20, x2
  403bd8:	cbz	x0, 403c18 <ferror@plt+0x22d8>
  403bdc:	cbz	x19, 403c34 <ferror@plt+0x22f4>
  403be0:	mov	x0, x21
  403be4:	bl	401590 <strlen@plt>
  403be8:	mvn	x8, x0
  403bec:	cmp	x8, x20
  403bf0:	b.cs	403c3c <ferror@plt+0x22fc>  // b.hs, b.nlast
  403bf4:	mov	x22, xzr
  403bf8:	b	403c78 <ferror@plt+0x2338>
  403bfc:	adrp	x0, 404000 <ferror@plt+0x26c0>
  403c00:	add	x0, x0, #0x820
  403c04:	ldp	x20, x19, [sp, #48]
  403c08:	ldp	x22, x21, [sp, #32]
  403c0c:	ldp	x24, x23, [sp, #16]
  403c10:	ldp	x29, x30, [sp], #64
  403c14:	b	4016f0 <strdup@plt>
  403c18:	mov	x0, x19
  403c1c:	mov	x1, x20
  403c20:	ldp	x20, x19, [sp, #48]
  403c24:	ldp	x22, x21, [sp, #32]
  403c28:	ldp	x24, x23, [sp, #16]
  403c2c:	ldp	x29, x30, [sp], #64
  403c30:	b	4017e0 <strndup@plt>
  403c34:	mov	x0, x21
  403c38:	b	403c04 <ferror@plt+0x22c4>
  403c3c:	add	x24, x0, x20
  403c40:	mov	x23, x0
  403c44:	add	x0, x24, #0x1
  403c48:	bl	401680 <malloc@plt>
  403c4c:	mov	x22, x0
  403c50:	cbz	x0, 403c78 <ferror@plt+0x2338>
  403c54:	mov	x0, x22
  403c58:	mov	x1, x21
  403c5c:	mov	x2, x23
  403c60:	bl	401550 <memcpy@plt>
  403c64:	add	x0, x22, x23
  403c68:	mov	x1, x19
  403c6c:	mov	x2, x20
  403c70:	bl	401550 <memcpy@plt>
  403c74:	strb	wzr, [x22, x24]
  403c78:	mov	x0, x22
  403c7c:	ldp	x20, x19, [sp, #48]
  403c80:	ldp	x22, x21, [sp, #32]
  403c84:	ldp	x24, x23, [sp, #16]
  403c88:	ldp	x29, x30, [sp], #64
  403c8c:	ret
  403c90:	stp	x29, x30, [sp, #-32]!
  403c94:	stp	x20, x19, [sp, #16]
  403c98:	mov	x19, x1
  403c9c:	mov	x20, x0
  403ca0:	mov	x29, sp
  403ca4:	cbz	x1, 403cb8 <ferror@plt+0x2378>
  403ca8:	mov	x0, x19
  403cac:	bl	401590 <strlen@plt>
  403cb0:	mov	x2, x0
  403cb4:	b	403cbc <ferror@plt+0x237c>
  403cb8:	mov	x2, xzr
  403cbc:	mov	x0, x20
  403cc0:	mov	x1, x19
  403cc4:	ldp	x20, x19, [sp, #16]
  403cc8:	ldp	x29, x30, [sp], #32
  403ccc:	b	403bb0 <ferror@plt+0x2270>
  403cd0:	sub	sp, sp, #0x120
  403cd4:	stp	x29, x30, [sp, #256]
  403cd8:	add	x29, sp, #0x100
  403cdc:	add	x9, sp, #0x80
  403ce0:	mov	x10, sp
  403ce4:	mov	x11, #0xffffffffffffffd0    	// #-48
  403ce8:	add	x8, x29, #0x20
  403cec:	movk	x11, #0xff80, lsl #32
  403cf0:	add	x9, x9, #0x30
  403cf4:	add	x10, x10, #0x80
  403cf8:	stp	x8, x9, [x29, #-32]
  403cfc:	stp	x10, x11, [x29, #-16]
  403d00:	stp	q1, q2, [sp, #16]
  403d04:	str	q0, [sp]
  403d08:	ldp	q0, q1, [x29, #-32]
  403d0c:	stp	x28, x19, [sp, #272]
  403d10:	mov	x19, x0
  403d14:	stp	x2, x3, [sp, #128]
  403d18:	sub	x0, x29, #0x28
  403d1c:	sub	x2, x29, #0x50
  403d20:	stp	x4, x5, [sp, #144]
  403d24:	stp	x6, x7, [sp, #160]
  403d28:	stp	q3, q4, [sp, #48]
  403d2c:	stp	q5, q6, [sp, #80]
  403d30:	str	q7, [sp, #112]
  403d34:	stp	q0, q1, [x29, #-80]
  403d38:	bl	4017d0 <vasprintf@plt>
  403d3c:	tbnz	w0, #31, 403d64 <ferror@plt+0x2424>
  403d40:	ldur	x1, [x29, #-40]
  403d44:	mov	w2, w0
  403d48:	mov	x0, x19
  403d4c:	bl	403bb0 <ferror@plt+0x2270>
  403d50:	ldur	x8, [x29, #-40]
  403d54:	mov	x19, x0
  403d58:	mov	x0, x8
  403d5c:	bl	4017c0 <free@plt>
  403d60:	b	403d68 <ferror@plt+0x2428>
  403d64:	mov	x19, xzr
  403d68:	mov	x0, x19
  403d6c:	ldp	x28, x19, [sp, #272]
  403d70:	ldp	x29, x30, [sp, #256]
  403d74:	add	sp, sp, #0x120
  403d78:	ret
  403d7c:	stp	x29, x30, [sp, #-80]!
  403d80:	stp	x24, x23, [sp, #32]
  403d84:	stp	x22, x21, [sp, #48]
  403d88:	stp	x20, x19, [sp, #64]
  403d8c:	ldr	x19, [x0]
  403d90:	str	x25, [sp, #16]
  403d94:	mov	x29, sp
  403d98:	ldrb	w8, [x19]
  403d9c:	cbz	w8, 403e9c <ferror@plt+0x255c>
  403da0:	mov	x20, x0
  403da4:	mov	x22, x1
  403da8:	mov	x0, x19
  403dac:	mov	x1, x2
  403db0:	mov	w23, w3
  403db4:	mov	x21, x2
  403db8:	bl	4017f0 <strspn@plt>
  403dbc:	add	x19, x19, x0
  403dc0:	ldrb	w25, [x19]
  403dc4:	cbz	x25, 403e98 <ferror@plt+0x2558>
  403dc8:	cbz	w23, 403e4c <ferror@plt+0x250c>
  403dcc:	cmp	w25, #0x3f
  403dd0:	b.hi	403e68 <ferror@plt+0x2528>  // b.pmore
  403dd4:	mov	w8, #0x1                   	// #1
  403dd8:	mov	x9, #0x1                   	// #1
  403ddc:	lsl	x8, x8, x25
  403de0:	movk	x9, #0x84, lsl #32
  403de4:	and	x8, x8, x9
  403de8:	cbz	x8, 403e68 <ferror@plt+0x2528>
  403dec:	add	x23, x19, #0x1
  403df0:	add	x1, x29, #0x1c
  403df4:	mov	x0, x23
  403df8:	strb	w25, [x29, #28]
  403dfc:	strb	wzr, [x29, #29]
  403e00:	bl	403ebc <ferror@plt+0x257c>
  403e04:	str	x0, [x22]
  403e08:	add	x8, x0, x19
  403e0c:	ldrb	w8, [x8, #1]
  403e10:	cbz	w8, 403e98 <ferror@plt+0x2558>
  403e14:	cmp	w8, w25
  403e18:	b.ne	403e98 <ferror@plt+0x2558>  // b.any
  403e1c:	add	x8, x0, x19
  403e20:	ldrsb	w1, [x8, #2]
  403e24:	mov	x24, x0
  403e28:	cbz	w1, 403e38 <ferror@plt+0x24f8>
  403e2c:	mov	x0, x21
  403e30:	bl	401800 <strchr@plt>
  403e34:	cbz	x0, 403e98 <ferror@plt+0x2558>
  403e38:	add	x8, x19, x24
  403e3c:	add	x8, x8, #0x2
  403e40:	str	x8, [x20]
  403e44:	mov	x19, x23
  403e48:	b	403ea0 <ferror@plt+0x2560>
  403e4c:	mov	x0, x19
  403e50:	mov	x1, x21
  403e54:	bl	4018a0 <strcspn@plt>
  403e58:	add	x8, x19, x0
  403e5c:	str	x0, [x22]
  403e60:	str	x8, [x20]
  403e64:	b	403ea0 <ferror@plt+0x2560>
  403e68:	mov	x0, x19
  403e6c:	mov	x1, x21
  403e70:	bl	403ebc <ferror@plt+0x257c>
  403e74:	str	x0, [x22]
  403e78:	add	x22, x19, x0
  403e7c:	ldrsb	w1, [x22]
  403e80:	cbz	w1, 403e90 <ferror@plt+0x2550>
  403e84:	mov	x0, x21
  403e88:	bl	401800 <strchr@plt>
  403e8c:	cbz	x0, 403e98 <ferror@plt+0x2558>
  403e90:	str	x22, [x20]
  403e94:	b	403ea0 <ferror@plt+0x2560>
  403e98:	str	x19, [x20]
  403e9c:	mov	x19, xzr
  403ea0:	mov	x0, x19
  403ea4:	ldp	x20, x19, [sp, #64]
  403ea8:	ldp	x22, x21, [sp, #48]
  403eac:	ldp	x24, x23, [sp, #32]
  403eb0:	ldr	x25, [sp, #16]
  403eb4:	ldp	x29, x30, [sp], #80
  403eb8:	ret
  403ebc:	stp	x29, x30, [sp, #-48]!
  403ec0:	stp	x20, x19, [sp, #32]
  403ec4:	ldrb	w9, [x0]
  403ec8:	str	x21, [sp, #16]
  403ecc:	mov	x29, sp
  403ed0:	cbz	w9, 403f2c <ferror@plt+0x25ec>
  403ed4:	mov	x19, x1
  403ed8:	mov	x21, xzr
  403edc:	mov	w8, wzr
  403ee0:	add	x20, x0, #0x1
  403ee4:	cbz	w8, 403efc <ferror@plt+0x25bc>
  403ee8:	mov	w8, wzr
  403eec:	ldrb	w9, [x20, x21]
  403ef0:	add	x21, x21, #0x1
  403ef4:	cbnz	w9, 403ee4 <ferror@plt+0x25a4>
  403ef8:	b	403f28 <ferror@plt+0x25e8>
  403efc:	and	w8, w9, #0xff
  403f00:	cmp	w8, #0x5c
  403f04:	b.ne	403f10 <ferror@plt+0x25d0>  // b.any
  403f08:	mov	w8, #0x1                   	// #1
  403f0c:	b	403eec <ferror@plt+0x25ac>
  403f10:	sxtb	w1, w9
  403f14:	mov	x0, x19
  403f18:	bl	401800 <strchr@plt>
  403f1c:	cbz	x0, 403ee8 <ferror@plt+0x25a8>
  403f20:	mov	w8, wzr
  403f24:	b	403f34 <ferror@plt+0x25f4>
  403f28:	b	403f34 <ferror@plt+0x25f4>
  403f2c:	mov	w8, wzr
  403f30:	mov	w21, wzr
  403f34:	sub	w8, w21, w8
  403f38:	ldp	x20, x19, [sp, #32]
  403f3c:	ldr	x21, [sp, #16]
  403f40:	sxtw	x0, w8
  403f44:	ldp	x29, x30, [sp], #48
  403f48:	ret
  403f4c:	stp	x29, x30, [sp, #-32]!
  403f50:	str	x19, [sp, #16]
  403f54:	mov	x19, x0
  403f58:	mov	x29, sp
  403f5c:	mov	x0, x19
  403f60:	bl	4016d0 <fgetc@plt>
  403f64:	cmp	w0, #0xa
  403f68:	b.eq	403f7c <ferror@plt+0x263c>  // b.none
  403f6c:	cmn	w0, #0x1
  403f70:	b.ne	403f5c <ferror@plt+0x261c>  // b.any
  403f74:	mov	w0, #0x1                   	// #1
  403f78:	b	403f80 <ferror@plt+0x2640>
  403f7c:	mov	w0, wzr
  403f80:	ldr	x19, [sp, #16]
  403f84:	ldp	x29, x30, [sp], #32
  403f88:	ret
  403f8c:	stp	x29, x30, [sp, #-48]!
  403f90:	adrp	x0, 404000 <ferror@plt+0x26c0>
  403f94:	add	x0, x0, #0xb66
  403f98:	str	x21, [sp, #16]
  403f9c:	stp	x20, x19, [sp, #32]
  403fa0:	mov	x29, sp
  403fa4:	bl	4018e0 <getenv@plt>
  403fa8:	adrp	x8, 404000 <ferror@plt+0x26c0>
  403fac:	add	x8, x8, #0xb6c
  403fb0:	cmp	x0, #0x0
  403fb4:	csel	x19, x8, x0, eq  // eq = none
  403fb8:	mov	x0, x19
  403fbc:	bl	404030 <ferror@plt+0x26f0>
  403fc0:	bl	4016e0 <__xpg_basename@plt>
  403fc4:	mov	x20, x0
  403fc8:	bl	401590 <strlen@plt>
  403fcc:	add	x0, x0, #0x2
  403fd0:	bl	40407c <ferror@plt+0x273c>
  403fd4:	mov	w8, #0x2d                  	// #45
  403fd8:	mov	x21, x0
  403fdc:	strb	w8, [x0], #1
  403fe0:	mov	x1, x20
  403fe4:	bl	401830 <strcpy@plt>
  403fe8:	mov	x0, x19
  403fec:	mov	x1, x21
  403ff0:	mov	x2, xzr
  403ff4:	bl	4015e0 <execl@plt>
  403ff8:	bl	4018d0 <__errno_location@plt>
  403ffc:	ldr	w8, [x0]
  404000:	adrp	x1, 404000 <ferror@plt+0x26c0>
  404004:	add	x1, x1, #0x61e
  404008:	mov	w2, #0x5                   	// #5
  40400c:	cmp	w8, #0x2
  404010:	mov	w8, #0x7e                  	// #126
  404014:	mov	x0, xzr
  404018:	cinc	w20, w8, eq  // eq = none
  40401c:	bl	401880 <dcgettext@plt>
  404020:	mov	x1, x0
  404024:	mov	w0, w20
  404028:	mov	x2, x19
  40402c:	bl	401920 <err@plt>
  404030:	stp	x29, x30, [sp, #-16]!
  404034:	mov	x29, sp
  404038:	cbz	x0, 40404c <ferror@plt+0x270c>
  40403c:	bl	4016f0 <strdup@plt>
  404040:	cbz	x0, 40406c <ferror@plt+0x272c>
  404044:	ldp	x29, x30, [sp], #16
  404048:	ret
  40404c:	adrp	x0, 404000 <ferror@plt+0x26c0>
  404050:	adrp	x1, 404000 <ferror@plt+0x26c0>
  404054:	adrp	x3, 404000 <ferror@plt+0x26c0>
  404058:	add	x0, x0, #0xb74
  40405c:	add	x1, x1, #0xb78
  404060:	add	x3, x3, #0xb8b
  404064:	mov	w2, #0x4a                  	// #74
  404068:	bl	4018c0 <__assert_fail@plt>
  40406c:	adrp	x1, 404000 <ferror@plt+0x26c0>
  404070:	add	x1, x1, #0xba7
  404074:	mov	w0, #0x1                   	// #1
  404078:	bl	401920 <err@plt>
  40407c:	stp	x29, x30, [sp, #-32]!
  404080:	str	x19, [sp, #16]
  404084:	mov	x29, sp
  404088:	mov	x19, x0
  40408c:	bl	401680 <malloc@plt>
  404090:	cbz	x19, 404098 <ferror@plt+0x2758>
  404094:	cbz	x0, 4040a4 <ferror@plt+0x2764>
  404098:	ldr	x19, [sp, #16]
  40409c:	ldp	x29, x30, [sp], #32
  4040a0:	ret
  4040a4:	adrp	x1, 404000 <ferror@plt+0x26c0>
  4040a8:	add	x1, x1, #0xbbf
  4040ac:	mov	w0, #0x1                   	// #1
  4040b0:	mov	x2, x19
  4040b4:	bl	401920 <err@plt>
  4040b8:	stp	x29, x30, [sp, #-64]!
  4040bc:	mov	x29, sp
  4040c0:	stp	x19, x20, [sp, #16]
  4040c4:	adrp	x20, 414000 <ferror@plt+0x126c0>
  4040c8:	add	x20, x20, #0xdf0
  4040cc:	stp	x21, x22, [sp, #32]
  4040d0:	adrp	x21, 414000 <ferror@plt+0x126c0>
  4040d4:	add	x21, x21, #0xde8
  4040d8:	sub	x20, x20, x21
  4040dc:	mov	w22, w0
  4040e0:	stp	x23, x24, [sp, #48]
  4040e4:	mov	x23, x1
  4040e8:	mov	x24, x2
  4040ec:	bl	401518 <memcpy@plt-0x38>
  4040f0:	cmp	xzr, x20, asr #3
  4040f4:	b.eq	404120 <ferror@plt+0x27e0>  // b.none
  4040f8:	asr	x20, x20, #3
  4040fc:	mov	x19, #0x0                   	// #0
  404100:	ldr	x3, [x21, x19, lsl #3]
  404104:	mov	x2, x24
  404108:	add	x19, x19, #0x1
  40410c:	mov	x1, x23
  404110:	mov	w0, w22
  404114:	blr	x3
  404118:	cmp	x20, x19
  40411c:	b.ne	404100 <ferror@plt+0x27c0>  // b.any
  404120:	ldp	x19, x20, [sp, #16]
  404124:	ldp	x21, x22, [sp, #32]
  404128:	ldp	x23, x24, [sp, #48]
  40412c:	ldp	x29, x30, [sp], #64
  404130:	ret
  404134:	nop
  404138:	ret
  40413c:	nop
  404140:	adrp	x2, 415000 <ferror@plt+0x136c0>
  404144:	mov	x1, #0x0                   	// #0
  404148:	ldr	x2, [x2, #520]
  40414c:	b	401610 <__cxa_atexit@plt>
  404150:	mov	x2, x1
  404154:	mov	x1, x0
  404158:	mov	w0, #0x0                   	// #0
  40415c:	b	4018f0 <__xstat@plt>

Disassembly of section .fini:

0000000000404160 <.fini>:
  404160:	stp	x29, x30, [sp, #-16]!
  404164:	mov	x29, sp
  404168:	ldp	x29, x30, [sp], #16
  40416c:	ret
