
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.065025                       # Number of seconds simulated
sim_ticks                                 65025173000                       # Number of ticks simulated
final_tick                                65025173000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131399                       # Simulator instruction rate (inst/s)
host_op_rate                                   131400                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60595446                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680912                       # Number of bytes of host memory used
host_seconds                                  1073.10                       # Real time elapsed on the host
sim_insts                                   141004953                       # Number of instructions simulated
sim_ops                                     141006097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 552                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             342514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             165351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         35432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                543297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        342514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           342514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            342514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            165351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        35432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               543297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  35328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   65025108500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    318.732673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.169783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.787890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           24     23.76%     23.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           32     31.68%     55.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     14.85%     70.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12     11.88%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      1.98%     84.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.99%     85.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.97%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.98%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      9.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          101                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10393250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                20743250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18828.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37578.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  117799109.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   514080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   250470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2327640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4129080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               166560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8561400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2883360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15598008540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            15619914330                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.213342                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          65015624500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       289000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  64989400500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7509000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7882250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     18786250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   285600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   132825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3066030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               279360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8984910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3004800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15598198740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            15618639105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.193731                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          65017692500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       610500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  64990193000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      7825000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5525250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     19713250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20003200                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20002544                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               492                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19002361                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19001101                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.993369                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     203                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              72                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               69                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert           81                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        130050347                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               8801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      141015899                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20003200                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19001307                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     130008693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  380                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          300                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  40005277                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   207                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          130018774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.084595                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.283095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 65669919     50.51%     50.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 24002877     18.46%     68.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4023036      3.09%     72.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 36322942     27.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            130018774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.153811                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.084318                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17007625                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              66004717                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  20006096                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              26999902                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    434                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             19000802                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   170                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              141011804                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1588                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    434                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 35008622                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                18341781                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3395                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  25323322                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              51341220                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              141010363                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   376                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              40976920                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      4                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1092                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                5                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           170009905                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             242015117                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        182011989                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups              115                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             170005694                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     4211                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 61                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  74022364                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             50001806                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11001631                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10000179                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               41                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  141009869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  39                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 141008715                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               167                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            3810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         2992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     130018774                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.084526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.823329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34013936     26.16%     26.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            56024460     43.09%     69.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34956925     26.89%     96.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5023407      3.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  46      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       130018774                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     471      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               129998411     95.36%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6319129      4.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   635      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60005452     42.55%     42.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             10000004      7.09%     49.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              10000023      7.09%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  10      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             50001704     35.46%     92.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11001482      7.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              141008715                       # Type of FU issued
system.cpu.iq.rate                           1.084263                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   136318650                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.966739                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          548354822                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         141013722                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    141007770                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              277327250                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         30000215                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          999                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          485                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            47                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    434                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     228                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    39                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           141009920                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              50001806                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11001631                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    37                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             98                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             30                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          328                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  358                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             141008071                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              50001446                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               644                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                     61002799                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20001408                       # Number of branches executed
system.cpu.iew.exec_stores                   11001353                       # Number of stores executed
system.cpu.iew.exec_rate                     1.084258                       # Inst execution rate
system.cpu.iew.wb_sent                      141007889                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     141007850                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 110003654                       # num instructions producing a value
system.cpu.iew.wb_consumers                 170006309                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.084256                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647056                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            3369                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               326                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    130018112                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.084511                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.097647                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     70015074     53.85%     53.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40001433     30.77%     84.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9000932      6.92%     91.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1000309      0.77%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          144      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          115      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           48      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           21      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10000036      7.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    130018112                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            141004954                       # Number of instructions committed
system.cpu.commit.committedOps              141006098                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       61001953                       # Number of memory references committed
system.cpu.commit.loads                      50000807                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                   20001087                       # Number of branches committed
system.cpu.commit.vec_insts                        80                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 121005510                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   98                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         60004088     42.55%     42.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        10000004      7.09%     49.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10000003      7.09%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             10      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        50000807     35.46%     92.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11001146      7.80%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         141006098                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10000036                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    261027400                       # The number of ROB reads
system.cpu.rob.rob_writes                   282019597                       # The number of ROB writes
system.cpu.timesIdled                             266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           31573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   141004953                       # Number of Instructions Simulated
system.cpu.committedOps                     141006097                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.922310                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.922310                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.084234                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.084234                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                182009202                       # number of integer regfile reads
system.cpu.int_regfile_writes               110005446                       # number of integer regfile writes
system.cpu.vec_regfile_reads                      107                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      53                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  60001854                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 60001875                       # number of cc regfile writes
system.cpu.misc_regfile_reads               160006874                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     35                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           183.975984                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31001716                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          154237.393035                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   183.975984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.179664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.179664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.195312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62004901                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62004901                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20001034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20001034                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11000647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11000647                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      31001681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31001681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31001681                       # number of overall hits
system.cpu.dcache.overall_hits::total        31001681                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           149                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            631                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          631                       # number of overall misses
system.cpu.dcache.overall_misses::total           631                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11926000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11926000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     21837468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21837468                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       287500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       287500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     33763468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33763468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     33763468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33763468                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20001183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20001183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11001129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11001129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31002312                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31002312                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31002312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31002312                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000044                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000020                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000020                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80040.268456                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80040.268456                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45305.950207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45305.950207                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 95833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 95833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53507.873217                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53507.873217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53507.873217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53507.873217                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1882                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    49.526316                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          381                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          431                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          200                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8635000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8635000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6298468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6298468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        95500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        95500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14933468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14933468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14933468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14933468                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 87222.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87222.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62361.069307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62361.069307                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        95500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74667.340000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74667.340000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74667.340000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74667.340000                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                52                       # number of replacements
system.cpu.icache.tags.tagsinuse           265.960831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40004832                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          113650.090909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   265.960831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.519455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.519455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          80010900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         80010900                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     40004832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40004832                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      40004832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40004832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     40004832                       # number of overall hits
system.cpu.icache.overall_hits::total        40004832                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          442                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           442                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          442                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            442                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          442                       # number of overall misses
system.cpu.icache.overall_misses::total           442                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     32933993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32933993                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     32933993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32933993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     32933993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32933993                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     40005274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     40005274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     40005274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     40005274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     40005274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     40005274                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74511.296380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74511.296380                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74511.296380                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74511.296380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74511.296380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74511.296380                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11825                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               103                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   114.805825                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           52                       # number of writebacks
system.cpu.icache.writebacks::total                52                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           90                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           90                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           90                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27662993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27662993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27662993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27662993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27662993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27662993                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78588.048295                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78588.048295                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78588.048295                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78588.048295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78588.048295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78588.048295                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              219                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 220                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    28                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    26.995217                       # Cycle average of tags in use
system.l2.tags.total_refs                           2                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        52                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.038462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       21.995026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     5.000190                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000153                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001434                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4919                       # Number of tag accesses
system.l2.tags.data_accesses                     4919                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    30                       # number of demand (read+write) hits
system.l2.demand_hits::total                       34                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                   30                       # number of overall hits
system.l2.overall_hits::total                      34                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              348                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           94                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              94                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 171                       # number of demand (read+write) misses
system.l2.demand_misses::total                    519                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                348                       # number of overall misses
system.l2.overall_misses::cpu.data                171                       # number of overall misses
system.l2.overall_misses::total                   519                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      6032500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6032500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     27279500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27279500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8473000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8473000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      27279500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      14505500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         41785000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     27279500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     14505500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        41785000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  553                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 553                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.754902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.754902                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.988636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988636                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.949495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.949495                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.988636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.850746                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938517                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.988636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.850746                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938517                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78344.155844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78344.155844                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78389.367816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78389.367816                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 90138.297872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90138.297872                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78389.367816                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84827.485380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80510.597303                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78389.367816                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84827.485380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80510.597303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           56                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             56                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               516                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              572                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2521352                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2521352                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5561500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5561500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     25191500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25191500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7789500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25191500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     13351000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38542500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25191500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     13351000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2521352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     41063852                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.988636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.929293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.929293                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.988636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.835821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.933092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.988636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.835821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.034358                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 45024.142857                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 45024.142857                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73177.631579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73177.631579                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72389.367816                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72389.367816                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84668.478261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84668.478261                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72389.367816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79470.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74694.767442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72389.367816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79470.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 45024.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71789.951049                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                476                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           476                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               552                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     552    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 552                       # Request fanout histogram
system.membus.reqLayer0.occupancy              683867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2923000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          606                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65025173000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  38784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              70                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057785                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233524                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    587     94.22%     94.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      5.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             356000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            302498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
