Timing Analyzer report for hpi_8in_8out
Fri Dec 04 18:09:10 2020
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.744 ns    ; r6   ; a1 ;            ;          ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 9.744 ns        ; r6   ; a1 ;
; N/A   ; None              ; 9.595 ns        ; r7   ; a1 ;
; N/A   ; None              ; 9.572 ns        ; r4   ; a1 ;
; N/A   ; None              ; 9.523 ns        ; r6   ; a0 ;
; N/A   ; None              ; 9.518 ns        ; r6   ; a2 ;
; N/A   ; None              ; 9.413 ns        ; r5   ; a1 ;
; N/A   ; None              ; 9.374 ns        ; r7   ; a0 ;
; N/A   ; None              ; 9.369 ns        ; r7   ; a2 ;
; N/A   ; None              ; 9.351 ns        ; r4   ; a0 ;
; N/A   ; None              ; 9.346 ns        ; r4   ; a2 ;
; N/A   ; None              ; 9.333 ns        ; r3   ; a1 ;
; N/A   ; None              ; 9.192 ns        ; r5   ; a0 ;
; N/A   ; None              ; 9.187 ns        ; r5   ; a2 ;
; N/A   ; None              ; 9.112 ns        ; r3   ; a0 ;
; N/A   ; None              ; 9.107 ns        ; r3   ; a2 ;
; N/A   ; None              ; 8.944 ns        ; r4   ; a4 ;
; N/A   ; None              ; 8.941 ns        ; r4   ; a3 ;
; N/A   ; None              ; 8.929 ns        ; r6   ; a6 ;
; N/A   ; None              ; 8.920 ns        ; r6   ; a3 ;
; N/A   ; None              ; 8.910 ns        ; r0   ; a0 ;
; N/A   ; None              ; 8.862 ns        ; r5   ; a5 ;
; N/A   ; None              ; 8.827 ns        ; r1   ; a1 ;
; N/A   ; None              ; 8.822 ns        ; r2   ; a1 ;
; N/A   ; None              ; 8.783 ns        ; r5   ; a3 ;
; N/A   ; None              ; 8.780 ns        ; r7   ; a6 ;
; N/A   ; None              ; 8.774 ns        ; r6   ; a4 ;
; N/A   ; None              ; 8.774 ns        ; r5   ; a4 ;
; N/A   ; None              ; 8.771 ns        ; r7   ; a3 ;
; N/A   ; None              ; 8.708 ns        ; r6   ; a5 ;
; N/A   ; None              ; 8.696 ns        ; r3   ; a3 ;
; N/A   ; None              ; 8.605 ns        ; r1   ; a0 ;
; N/A   ; None              ; 8.600 ns        ; r2   ; a0 ;
; N/A   ; None              ; 8.559 ns        ; r7   ; a5 ;
; N/A   ; None              ; 8.557 ns        ; r7   ; a4 ;
; N/A   ; None              ; 8.517 ns        ; r2   ; a2 ;
; N/A   ; None              ; 7.788 ns        ; r7   ; a7 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Fri Dec 04 18:09:10 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hpi_8in_8out -c hpi_8in_8out --timing_analysis_only
Info: Longest tpd from source pin "r6" to destination pin "a1" is 9.744 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_A6; Fanout = 4; PIN Node = 'r6'
    Info: 2: + IC(3.910 ns) + CELL(0.183 ns) = 5.180 ns; Loc. = LC_X48_Y30_N0; Fanout = 2; COMB Node = 'inst15~8'
    Info: 3: + IC(0.325 ns) + CELL(0.075 ns) = 5.580 ns; Loc. = LC_X48_Y30_N9; Fanout = 3; COMB Node = 'inst18~9'
    Info: 4: + IC(0.338 ns) + CELL(0.075 ns) = 5.993 ns; Loc. = LC_X48_Y30_N6; Fanout = 1; COMB Node = 'inst19'
    Info: 5: + IC(1.347 ns) + CELL(2.404 ns) = 9.744 ns; Loc. = PIN_K7; Fanout = 0; PIN Node = 'a1'
    Info: Total cell delay = 3.824 ns ( 39.24 % )
    Info: Total interconnect delay = 5.920 ns ( 60.76 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Fri Dec 04 18:09:10 2020
    Info: Elapsed time: 00:00:00


