-- VHDL for IBM SMS ALD page 12.62.02.1
-- Title: E CH BUSY
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/17/2020 7:27:39 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_62_02_1_E_CH_BUSY is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_I_RING_5_TIME:	 in STD_LOGIC;
		MC_SELECT_AND_REWIND_STAR_E_CH:	 in STD_LOGIC;
		MC_1301_BUSY_E_CH:	 in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		PS_E_CH_BUSY_BUS_STAR_1412_19:	 in STD_LOGIC;
		MC_1405_BUSY_E_CH:	 in STD_LOGIC;
		MC_BUFFER_BUSY:	 in STD_LOGIC;
		MS_E_CH_SELECT_ANY_BUFFER:	 in STD_LOGIC;
		MC_BUFFER_BUSY_JRJ:	 in STD_LOGIC;
		MC_TAPE_BUSY:	 in STD_LOGIC;
		MS_E_CH_SELECT_TAPE_DATA:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B:	 in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_E_CH_READY_BUS:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A:	 in STD_LOGIC;
		MS_E_CH_RESET:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		MS_CONSOLE_HOME_POSITION:	 in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		MS_E_CH_SELECT_AND_REWIND:	 out STD_LOGIC;
		PS_E_CH_BUSY_BUS:	 out STD_LOGIC;
		MS_E_CH_BUSY_BUS:	 out STD_LOGIC;
		MS_E_CH_BUSY:	 out STD_LOGIC;
		PS_E_CH_BUSY:	 out STD_LOGIC;
		LAMP_15A1C16:	 out STD_LOGIC);
end ALD_12_62_02_1_E_CH_BUSY;

architecture behavioral of ALD_12_62_02_1_E_CH_BUSY is 

	signal OUT_3A_L: STD_LOGIC;
	signal OUT_2A_K: STD_LOGIC;
	signal OUT_3B_A: STD_LOGIC;
	signal OUT_3C_A: STD_LOGIC;
	signal OUT_2C_H: STD_LOGIC;
	signal OUT_1C_C: STD_LOGIC;
	signal OUT_3D_A: STD_LOGIC;
	signal OUT_5E_D: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_1F_E: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_3G_P_Latch: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_2G_G_Latch: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;
	signal OUT_3I_D: STD_LOGIC;
	signal OUT_1I_D: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_5C: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;
	signal OUT_DOT_3H: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;

begin

	OUT_3A_L <= NOT(MC_SELECT_AND_REWIND_STAR_E_CH OR MS_E_CH_SELECT_TAPE_DATA );
	OUT_2A_K <= NOT(OUT_3A_L AND MS_I_RING_5_TIME );
	OUT_3B_A <= NOT(OUT_DOT_5B OR MS_E_CH_SELECT_UNIT_F );
	OUT_3C_A <= NOT(OUT_DOT_5C OR MS_E_CH_SELECT_ANY_BUFFER );

	SMS_AEK_2C: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3C,	-- Pin P
		OUT1 => OUT_2C_H,
		IN2 => OPEN );

	OUT_1C_C <= NOT OUT_2C_H;
	OUT_3D_A <= NOT(MC_TAPE_BUSY OR MS_E_CH_SELECT_TAPE_DATA );
	OUT_5E_D <= NOT(OUT_1C_C AND PS_E_CH_STATUS_SAMPLE_B AND PS_E_CH_2ND_ADDR_TRF );
	OUT_4E_G <= NOT(OUT_5E_D );
	OUT_3E_G <= NOT(OUT_2A_K AND OUT_5H_C );
	LAMP_15A1C16 <= OUT_1F_E;
	OUT_3F_D <= NOT(OUT_1C_C AND PS_E_CH_STATUS_SAMPLE_A AND PS_E_CH_READY_BUS );
	OUT_1F_E <= NOT OUT_1H_C;
	OUT_3G_P_Latch <= NOT(OUT_DOT_4G AND MS_E_CH_RESET );
	OUT_2G_G_Latch <= NOT(OUT_3F_D AND OUT_3G_P AND OUT_DOT_3H );
	OUT_5H_C <= NOT(MS_CONSOLE_HOME_POSITION AND PS_W_OR_X_SYMBOL_OP_MODIFIER AND PS_E_CH_SELECT_UNIT_T );
	OUT_3H_C <= NOT(OUT_1C_C AND PS_PERCENT_OR_COML_AT AND PS_LOGIC_GATE_C_1 );
	OUT_1H_C <= NOT OUT_DOT_4G;
	OUT_3I_D <= NOT(PS_I_RING_5_TIME AND PS_E_CH_SELECT_TAPE_DATA AND MS_1401_MODE );
	OUT_1I_D <= NOT OUT_3G_P;
	OUT_DOT_5B <= MC_1301_BUSY_E_CH AND MC_1405_BUSY_E_CH;
	OUT_DOT_5C <= MC_BUFFER_BUSY AND MC_BUFFER_BUSY_JRJ;
	OUT_DOT_3C <= OUT_3B_A OR OUT_3C_A OR PS_E_CH_BUSY_BUS_STAR_1412_19 OR OUT_3D_A OR OUT_3E_G;
	OUT_DOT_3H <= OUT_3H_C OR OUT_3I_D;
	OUT_DOT_4G <= OUT_4E_G OR OUT_2G_G;

	MS_E_CH_SELECT_AND_REWIND <= OUT_2A_K;
	MS_E_CH_BUSY_BUS <= OUT_2C_H;
	PS_E_CH_BUSY_BUS <= OUT_1C_C;
	MS_E_CH_BUSY <= OUT_1H_C;
	PS_E_CH_BUSY <= OUT_1I_D;

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_P_Latch,
		Q => OUT_3G_P,
		QBar => OPEN );

	Latch_2G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2G_G_Latch,
		Q => OUT_2G_G,
		QBar => OPEN );


end;
