# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_func_synth.v"
sv xil_defaultlib  "../../../../project2.srcs/sim_1/new/tb.sv"

# Do not sort compile order
nosort
