<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230007765A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230007765</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17365276</doc-number><date>20210701</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>05</class><subclass>K</subclass><main-group>1</main-group><subgroup>02</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>Q</subclass><main-group>3</main-group><subgroup>34</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>05</class><subclass>K</subclass><main-group>1</main-group><subgroup>024</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>Q</subclass><main-group>3</main-group><subgroup>34</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>05</class><subclass>K</subclass><main-group>1</main-group><subgroup>0366</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">CIRCUIT STRUCTURE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>MICROELECTRONICS TECHNOLOGY, INC.</orgname><address><city>Hsinchu</city><country>TW</country></address></addressbook><residence><country>TW</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>YANG</last-name><first-name>TUNG-HUA</first-name><address><city>HSINCHU</city><country>TW</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>LE-WEI</first-name><address><city>HSINCHU</city><country>TW</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>CHIEN</last-name><first-name>SHIH-HUAN</first-name><address><city>HSINCHU</city><country>TW</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The present disclosure provides circuit structure configured to decrease a phase difference between a first signal and a second signal. The circuit structure includes substrate. The substrate includes a first conductive layer, a first woven dielectric layer, and a second woven dielectric layer. The first conductive layer is disposed over the substrate. The first conductive layer includes a circuit pattern configured to transmit the first signal and the second signal. The first woven dielectric layer is stacked below the first conductive layer. The first woven dielectric layer has a plurality of first opens. The second woven dielectric layer is stacked below the first woven dielectric layer. The second woven dielectric layer has a plurality of second opens. The plurality of first opens and the plurality of second opens are misaligned from a top view.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="93.47mm" wi="158.75mm" file="US20230007765A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="148.51mm" wi="130.47mm" orientation="landscape" file="US20230007765A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="151.55mm" wi="131.32mm" orientation="landscape" file="US20230007765A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="226.31mm" wi="109.47mm" orientation="landscape" file="US20230007765A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="225.89mm" wi="100.84mm" orientation="landscape" file="US20230007765A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="231.22mm" wi="101.26mm" orientation="landscape" file="US20230007765A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="205.91mm" wi="129.29mm" orientation="landscape" file="US20230007765A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="148.84mm" wi="128.86mm" orientation="landscape" file="US20230007765A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="151.81mm" wi="131.32mm" orientation="landscape" file="US20230007765A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">TECHNICAL FIELD</heading><p id="p-0002" num="0001">The present disclosure relates to a circuit structure, and more particularly, to a circuit structure having a plurality of woven dielectric layers.</p><heading id="h-0002" level="1">DISCUSSION OF THE BACKGROUND</heading><p id="p-0003" num="0002">In power splitter circuit, each split signal has the identical properties to each other. However, when each split signals are transmitted to other place through different paths, the properties of signals might change by different scale. Therefore, the properties of the signals are not identical to each. For example, two split signals are in phase before transmission, and the said signals are out of phase after transmission because the path which the signals are experienced are different. If an application needs the pair of signals in phase, the circuit has to adjust the phase difference between the signals before the signals are received or processed by a device which is configured to perform the application.</p><p id="p-0004" num="0003">This Discussion of the Background section is provided for background information only. The statements in this Discussion of the Background are not an admission that the subject matter disclosed in this section constitutes prior art to the present disclosure, and no part of this Discussion of the Background section may be used as an admission that any part of this application, including this Discussion of the Background section, constitutes prior art to the present disclosure.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">One aspect of the present disclosure provides a circuit structure configured to decrease a phase difference between a first signal and a second signal. The circuit structure includes substrate. The substrate includes a first conductive layer, a first woven dielectric layer, and a second woven dielectric layer. The first conductive layer is disposed over the substrate. The first conductive layer includes a circuit pattern configured to transmit the first signal and the second signal. The first woven dielectric layer is stacked below the first conductive layer. The first woven dielectric layer has a plurality of first opens. The second woven dielectric layer is stacked below the first woven dielectric layer. The second woven dielectric layer has a plurality of second opens. The plurality of first opens and the plurality of second opens are misaligned from a top view.</p><p id="p-0006" num="0005">In some embodiments, the first woven dielectric layer includes a plurality of first fiberglass strips and a plurality of second fiberglass strips. The plurality of first fiberglass strips is disposed along a first direction. The plurality of second fiberglass strips is disposed along a second direction perpendicular to the first direction. The plurality of first fiberglass strips and the plurality of second fiberglass strips are woven together, and the plurality of first opens are formed between two adjacent first fiberglass strips and two adjacent second fiberglass strips.</p><p id="p-0007" num="0006">In some embodiments, the second woven dielectric layer includes a plurality of third fiberglass strips and a plurality of fourth fiberglass strips. The plurality of third fiberglass strips is disposed along a third direction. The plurality of fourth fiberglass strips is disposed along a fourth direction perpendicular to the fourth direction. The plurality of third fiberglass strips and the plurality of fourth fiberglass strips are woven together, and the plurality of second opens are formed between two adjacent third fiberglass strips and two adjacent fourth fiberglass strips.</p><p id="p-0008" num="0007">In some embodiments, an included angle of the first direction and the third direction is ranged from 0 to 90 degree.</p><p id="p-0009" num="0008">In some embodiments, an included angle of the first direction and the third direction is about 45 degree.</p><p id="p-0010" num="0009">In some embodiments, the substrate further includes a second conductive layer stacked below the second woven dielectric layer. The substrate is a printed circuit board.</p><p id="p-0011" num="0010">In some embodiments, the circuit pattern is further configured to receive a source signal and split the source signal into the first signal and the second signal. The circuit pattern includes an input terminal, a first output terminal, and a second output terminal. The input terminal is configured to receive the source signal. The first output terminal is configured to output the first signal. The second output terminal is configured to output the second signal. The circuit pattern is a power splitter circuit.</p><p id="p-0012" num="0011">In some embodiments, the circuit structure further includes a chip, a phase shifter array, and an antenna array. The chip is disposed on the first conductive layer and coupled to the first output terminal and the second output terminal of the circuit pattern, and configured to respectively receive the first signal and the second signal to generate a third signal and a fourth signal. The phase shifter array is coupled to the chip, configured to adjust a phase of the third signal and a phase of the fourth signal to generate a fifth signal and a sixth signal, respectively. The antenna array is coupled to the phase shifter array, and configured to transmit the fifth signal and the sixth signal according to a phase of fifth signal and a phase of the sixth signal, respectively.</p><p id="p-0013" num="0012">In some embodiments, the circuit pattern includes a first conductive trace and second conductive trace. The first conductive trace is configured to transmit the first signal from a first node of the circuit pattern to a second node of the circuit pattern. The second conductive trace is configured to transmit the second signal from a third node of the circuit pattern to a fourth node of the circuit pattern. A phase difference between the first signal at the second node and the first signal at the first node is substantially equal to a phase difference between the second signal at the fourth node and the second signal at the third node.</p><p id="p-0014" num="0013">In some embodiments, the first signal and the second signal are a differential pair.</p><p id="p-0015" num="0014">Another aspect of the present disclosure provides a circuit structure configured to decrease a phase difference between a first signal and a second signal. The circuit structure includes a substrate. The substrate includes a power splitter, a first fiberglass layer, and a second fiberglass layer. The power splitter is disposed on a top conductive layer of the substrate, and the power splitter is configured to split a source signal into the first signal and the second signal. The first fiberglass layer is formed in a first configuration, and the first fiberglass layer is disposed below the top conductive layer. The second fiberglass layer is formed in a second configuration, and the second fiberglass layer is disposed below the first woven fiberglass layer. The first configuration is different from the second configuration.</p><p id="p-0016" num="0015">In some embodiments, the circuit structure includes a chip. The chip is coupled to the power splitter, and configured to receive the first signal and the second signal to generate a third signal and a fourth signal, respectively.</p><p id="p-0017" num="0016">In some embodiments, the circuit structure further includes a phase shifter array and an antenna array. The phase shifter array is configured to perform a phase shifting on the third signal and the fourth signal to generate a fifth signal and a sixth signal, respectively. The antenna array is configured to transmit the fifth signal and the sixth signal according to a phase of fifth signal and a phase of the sixth signal, respectively.</p><p id="p-0018" num="0017">In some embodiments, the first fiberglass layer includes a plurality of first fiberglass strips and a plurality of second fiberglass strips. The plurality of first fiberglass strips is disposed along a first direction. The plurality of second fiberglass strips is disposed along a second direction perpendicular to the first direction. The plurality of first fiberglass strips and the plurality of second fiberglass strips are woven together, and a plurality of first opens are formed between two adjacent first fiberglass strips and two adjacent second fiberglass strips.</p><p id="p-0019" num="0018">In some embodiments, the second fiberglass layer includes a plurality of third fiberglass strips and a plurality of fourth fiberglass strips. The plurality of third fiberglass strips is disposed along a third direction. The plurality of fourth fiberglass strips is disposed along a fourth direction perpendicular to the fourth direction. The plurality of third fiberglass strips and the plurality of fourth fiberglass strips are woven together, and a plurality of second opens are formed between two adjacent third fiberglass strips and two adjacent fourth fiberglass strips.</p><p id="p-0020" num="0019">In some embodiments, an included angle of the first direction and the third direction is greater than 0 degree and less than 90 degree.</p><p id="p-0021" num="0020">In some embodiments, the substrate further includes a bottom conductive layer. The bottom conductive layer and the top conductive layer sandwich the first fiberglass layer and the second fiberglass layer.</p><p id="p-0022" num="0021">In some embodiments, the first signal, the second signal, and the source signal are radio frequency signal.</p><p id="p-0023" num="0022">In some embodiments, the power splitter includes an input terminal, a splitting node, a source conductive trace, a first output terminal, a second output terminal, a first conductive trace, and a second conductive trace. The input terminal is configured to receive the source signal. The source signal is spitted to the first signal and the second signal at the splitting node. The first output terminal is configured to output the first signal. The second output terminal is configured to output the second signal. The source conductive trace couples the input terminal to the splitting node. The first conductive trace couples the splitting node to the first output terminal, configured to transmit the first signal. The second conductive trace couples the splitting node to the second output terminal, configured to transmit the second signal.</p><p id="p-0024" num="0023">In some embodiments, a phase difference between the first signal at the splitting node and the first signal at the first output terminal is substantially equal to a phase difference between the second signal at the splitting node and the second signal at the second output terminal.</p><p id="p-0025" num="0024">The foregoing has outlined rather broadly the features and technical advantages of the present disclosure in order that the detailed description of the disclosure that follows may be better understood. Additional features and advantages of the disclosure will be described hereinafter, and form the subject of the claims of the disclosure. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the disclosure as set forth in the appended claims.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0026" num="0025">A more complete understanding of the present disclosure may be derived by referring to the detailed description and claims when considered in connection with the Figures, where like reference numbers refer to similar elements throughout the Figures.</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic diagram of a schematic diagram of a circuit structure according to some embodiments of the present disclosure.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic diagram of the circuit pattern according to some embodiments of the present disclosure.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic diagram of a substrate according to some embodiments of the present disclosure.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>4</b>A</figref> is a schematic diagram of a first woven dielectric layer from a top view of the substrate according to some embodiments of the present disclosure.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>4</b>B</figref> is a schematic diagram of a second woven dielectric layer from a top view of the substrate according to some embodiments of the present disclosure.</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>4</b>C</figref> is a schematic diagram of a dielectric layer from a top view of the substrate according to some embodiments of the present disclosure.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>5</b>A</figref> is a schematic diagram of a first woven dielectric layer from a top view of the substrate according to alternative embodiments of the present disclosure.</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>5</b>B</figref> is a schematic diagram of a second woven dielectric layer from a top view of the substrate according to alternative embodiments of the present disclosure.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>5</b>C</figref> is a schematic diagram of a dielectric layer from a top view of the substrate according to alternative embodiments of the present disclosure.</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic diagram of a circuit pattern and a dielectric layer from a top view according to some embodiments of the present disclosure.</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic diagram of a circuit structure in other embodiments of the present disclosure.</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic diagram of a circuit pattern according to various embodiments of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0039" num="0038">Embodiments, or examples, of the disclosure illustrated in the drawings are now described using specific language. It shall be understood that no limitation of the scope of the disclosure is hereby intended. Any alteration or modification of the described embodiments, and any further applications of principles described in this document, are to be considered as normally occurring to one of ordinary skill in the art to which the disclosure relates. Reference numerals may be repeated throughout the embodiments, but this does not necessarily mean that feature(s) of one embodiment apply to another embodiment, even if they share the same reference numeral.</p><p id="p-0040" num="0039">It shall be understood that, although the terms first, second, third, etc. may be used herein to describe various elements, components, regions, layers or sections, these elements, components, regions, layers or sections are not limited by these terms. Rather, these terms are merely used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present inventive concept.</p><p id="p-0041" num="0040">The terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limiting to the present inventive concept. As used herein, the singular forms &#x201c;a,&#x201d; &#x201c;an&#x201d; and &#x201c;the&#x201d; are intended to include the plural forms as well, unless the context clearly indicates otherwise. It shall be further understood that the terms &#x201c;comprises&#x201d; and &#x201c;comprising,&#x201d; when used in this specification, point out the presence of stated features, integers, steps, operations, elements, or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, or groups thereof.</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic diagram of a circuit structure <b>10</b> according to some embodiments of the present disclosure. The circuit structure <b>10</b> is configured to transmit a first signal S<b>1</b> and a second signal S<b>2</b>, and to decrease a phase difference between the first signal S<b>1</b> and the second signal S<b>2</b>. More specifically, the circuit structure <b>10</b> receives a source signal SS to generate the first signal S<b>1</b> and the second signal S<b>2</b>, and the phase difference between the generated first signal S<b>1</b> and the generated second signal S<b>2</b> is substantially equal to zero. In some embodiments, the source SS, the first signal S<b>1</b>, and the second signal S<b>2</b> are radio frequency signals.</p><p id="p-0043" num="0042">The circuit structure <b>10</b> includes a substrate <b>100</b>. The substrate <b>100</b> has a circuit pattern CP thereon. As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the circuit pattern CP includes an input terminal T<b>0</b> configured to receive the source signal SS, a first output terminal T<b>1</b> configured to output the first signal S<b>1</b>, and a second output terminal T<b>2</b> configured to output the second signal S<b>2</b>.</p><p id="p-0044" num="0043">In some embodiments, the circuit pattern CP is a power splitter. Please refer to <figref idref="DRAWINGS">FIG. <b>2</b></figref>. <figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic diagram of the circuit pattern CP according to some embodiments of the present disclosure.</p><p id="p-0045" num="0044">As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the circuit pattern CP further includes a splitting node NS, a conductive trace CT<b>0</b>, a conductive trace CT<b>1</b>, and a conductive trace CT<b>2</b>. The conductive trace CT<b>0</b> couples the input terminal T<b>0</b> to the splitting node NS. The conductive trace CT<b>1</b> couples the splitting node NS to the first output terminal T<b>1</b>. The conductive trace CT<b>2</b> couples the splitting node NS to the second output terminal T<b>2</b>.</p><p id="p-0046" num="0045">The circuit pattern CP receives the source signal SS by the input terminal T<b>0</b>, and transmit the source signal SS from the input terminal T<b>0</b> to the splitting node NS through the conductive trace CT<b>0</b>. The source signal SS is split into the first signal S<b>1</b> and the second S<b>2</b> at the splitting node NS. The first signal S<b>1</b> is further transmitted from the splitting node NS to the first output terminal T<b>1</b> through the conductive trace CT<b>1</b>. The second signal S<b>2</b> is further transmitted from the splitting node NS to the second output terminal T<b>2</b> through the conductive trace CT<b>2</b>.</p><p id="p-0047" num="0046">In some embodiments, a power ratio of the first signal S<b>1</b> to the second signal S<b>2</b> is substantially equal to 1. In other words, the power of the source signal SS is divided equally at the splitting node NS into the first signal S<b>1</b> and the second signal S<b>2</b>.</p><p id="p-0048" num="0047">In some embodiments, the conductive trace CT<b>1</b> and the conductive trace CT<b>2</b> are symmetrically arranged. Therefore, when the frequency of the first signal S<b>1</b> is equal to the frequency of the second signal S<b>2</b>, a phase difference &#x394;&#x3d5;<b>1</b> of the first signal S<b>1</b> between the first output terminal T<b>1</b> and the splitting node NS is substantially equal to a phase difference &#x394;&#x3d5;<b>2</b> of the second signal S<b>2</b> between the second output terminal T<b>2</b> and the splitting node NS. More specifically, the first signal S<b>1</b> and the second signal S<b>2</b> have a phase &#x3d5;<b>0</b> at the splitting node NS, and the first signal S<b>1</b> and the second signal S<b>2</b> have a phase &#x3d5;<b>1</b> and a phase &#x3d5;<b>2</b> at the first output terminal T<b>1</b> and the second output terminal T<b>2</b>, respectively. The phase difference &#x394;&#x3d5;<b>1</b> of the first signal S<b>1</b> is equal to (&#x3d5;<b>1</b>&#x2212;&#x3d5;<b>0</b>), and the phase difference &#x394;&#x3d5;<b>2</b> of the second signal S<b>2</b> is equal to (&#x3d5;<b>2</b>&#x2212;&#x3d5;<b>0</b>).</p><p id="p-0049" num="0048">In some embodiments, the phase difference &#x394;&#x3d5;<b>1</b> and the phase difference &#x394;&#x3d5;<b>2</b> are further associated with dielectric constant of the substrate <b>100</b>. When the dielectric constant of the substrate <b>100</b> varies, the phase difference &#x394;&#x3d5;<b>1</b> might not be equal to the phase difference &#x394;&#x3d5;<b>2</b>.</p><p id="p-0050" num="0049">In some approaches, the dielectric constant of the substrate <b>100</b> varies with respect to the position, and the first signal S<b>1</b> traveling through the conductive trace CT<b>1</b> experiences an effective dielectric constant different from an effective dielectric constant experienced by the second signal S<b>2</b> which travels through the conductive trace CT<b>2</b>. Therefore, the phase difference &#x394;&#x3d5;<b>1</b> is different from the phase difference &#x394;&#x3d5;<b>2</b>.</p><p id="p-0051" num="0050">Compared to the above approaches, the circuit structure <b>10</b> of the present disclosure provides the substrate <b>100</b> which has a substantially consistent dielectric constant among its entirety. Alternatively stated, the dielectric constant of the substrate <b>100</b> substantially does not vary with the position. Therefore, the circuit structure <b>10</b> of the present disclosure decreases a difference between the phase difference &#x394;&#x3d5;<b>1</b> and the phase difference &#x394;&#x3d5;<b>2</b>. In some embodiments, the circuit structure <b>10</b> maintains the phase difference &#x394;&#x3d5;<b>1</b> equal to the phase difference &#x394;&#x3d5;<b>2</b>. Please see the description below for details.</p><p id="p-0052" num="0051">Reference is made to <figref idref="DRAWINGS">FIG. <b>3</b></figref>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic diagram of the substrate <b>100</b> according to some embodiments of the present disclosure. The substrate <b>100</b> is a multilayer structure which includes a top conductive layer <b>120</b>, a dielectric layer <b>140</b>, and a bottom conductive layer <b>160</b>. In some embodiments, the substrate <b>100</b> is a printed circuit board. The top conductive layer <b>120</b> and the bottom conductive layer <b>160</b> includes cupper. In some embodiments, the circuit pattern CP is formed by the top conductive layer <b>120</b>. In some embodiments, the bottom conductive layer <b>160</b> is coupled to the ground.</p><p id="p-0053" num="0052">In some embodiments, the dielectric layer <b>140</b> includes a first woven dielectric layer <b>142</b> and a second woven dielectric layer <b>144</b> stacked below the first woven dielectric layer <b>142</b>, and the first woven dielectric layer <b>142</b> and the second woven dielectric layer <b>144</b> are bonded together with epoxy resin.</p><p id="p-0054" num="0053">Reference is made to <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, and <figref idref="DRAWINGS">FIG. <b>4</b>C</figref>. <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, and <figref idref="DRAWINGS">FIG. <b>4</b>C</figref> are schematic diagrams of the first woven dielectric layer <b>142</b>, the second woven dielectric layer <b>144</b>, and the dielectric layer <b>140</b> from a top view of the substrate <b>100</b> according to some embodiments of the present disclosure, respectively. In some embodiments, the first woven dielectric layer <b>142</b> and the second woven dielectric layer <b>144</b> are woven by fiberglass strips.</p><p id="p-0055" num="0054">As illustrated in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, the first woven dielectric layer <b>142</b> includes a plurality of first fiberglass strips FS<b>1</b> disposed along an X-direction and a plurality of second fiberglass strips FS<b>2</b> disposed along a Y-direction, in which the second fiberglass strips FS<b>2</b> are woven with the first fiberglass strips FS<b>1</b>. The X-direction is perpendicular to the Y-direction.</p><p id="p-0056" num="0055">In <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, a plurality of first opens O<b>1</b> are formed between the two adjacent first fiberglass strips FS<b>1</b> and the two adjacent second fiberglass strips FS<b>2</b>. In some embodiments, the first opens O<b>1</b> are rectangular.</p><p id="p-0057" num="0056">As illustrated in <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, the second woven dielectric layer <b>144</b> includes a plurality of third fiberglass strips FS<b>3</b> disposed along the X-direction and a plurality of fourth fiberglass strips FS<b>4</b> disposed along the Y-direction, in which the fourth fiberglass strips FS<b>4</b> are woven with the third fiberglass strips FS<b>3</b>.</p><p id="p-0058" num="0057">In <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, a plurality of second opens O<b>2</b> are formed between the two adjacent third fiberglass strips FS<b>3</b> and the two adjacent fourth fiberglass strips FS<b>4</b>. In some embodiments, the second opens O<b>2</b> are rectangular. In some embodiments, each open O<b>2</b> has a same shape and same size as each open O<b>1</b>.</p><p id="p-0059" num="0058">As illustrated in <figref idref="DRAWINGS">FIG. <b>4</b>C</figref>, the first woven dielectric layer <b>142</b> and the second woven dielectric layer <b>144</b> are stacked together, and the first opens O<b>1</b> and the second opens O<b>2</b> are misaligned. More particularly, the first opens O<b>1</b> and the second O<b>2</b> are not exactly overlapped. At least part of each second open O<b>2</b> is covered by the first fiberglass strips FS<b>1</b> and/or the second fiberglass strips FS<b>2</b>, and each first open O<b>1</b> covers at least part of the third fiberglass strips FS<b>3</b> and/or that least part of the fourth fiberglass strips FS<b>4</b>.</p><p id="p-0060" num="0059">The dielectric layer <b>140</b> has a plurality of opens O<b>3</b>. The opens O<b>3</b> are regions which are not covered by the first fiberglass strips FS<b>1</b>, the second fiberglass strips FS<b>2</b>, the third fiberglass strips FS<b>3</b>, and the fourth fiberglass strips FS<b>4</b> from the top view. Because the first opens O<b>1</b> and the second open O<b>2</b> are misaligned, each open O<b>3</b> is respectively smaller than the first opens O<b>1</b> and the second opens O<b>2</b> when viewing the first woven dielectric layer <b>142</b> and the second woven dielectric layer <b>144</b> together from the top view. In other embodiments, the opens O<b>3</b> do not exist from the top view. In other words, the entire second opens O<b>2</b> are covered by the first fiberglass strips FS<b>1</b> and the second fiberglass strips FS<b>2</b>, and the first opens O<b>1</b> do not cover any part of the second opens O<b>2</b> from the top view.</p><p id="p-0061" num="0060">In alternative embodiments, the first woven dielectric layer <b>142</b> and the second woven dielectric layer <b>144</b> are formed in different configurations. Specifically, the first fiberglass strips FS<b>1</b> of the first woven dielectric layer <b>142</b> and the third fiberglass strips FS<b>3</b> are not parallel disposed from the top view. Please refer to <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, <figref idref="DRAWINGS">FIG. <b>5</b>B</figref>, and <figref idref="DRAWINGS">FIG. <b>5</b>C</figref> for details.</p><p id="p-0062" num="0061">Reference is made to <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, <figref idref="DRAWINGS">FIG. <b>5</b>B</figref>, and <figref idref="DRAWINGS">FIG. <b>5</b>C</figref>. <figref idref="DRAWINGS">FIG. <b>5</b>A</figref> <figref idref="DRAWINGS">FIG. <b>5</b>B</figref>, and <figref idref="DRAWINGS">FIG. <b>5</b>C</figref> are schematic diagrams of the first woven dielectric layer <b>142</b>, the second woven dielectric layer <b>144</b>, and the dielectric layer <b>140</b> from a top view of the substrate <b>100</b> according to alternative embodiments of the present disclosure, respectively.</p><p id="p-0063" num="0062">As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, the plurality of first fiberglass strips FS<b>1</b> are disposed along an X1-direction and the plurality of second fiberglass strips FS<b>2</b> are disposed along a Y1-direction. The X1-direction is perpendicular to the Y1-direction. The plurality of first opens O<b>1</b> are formed between the two adjacent first fiberglass strips FS<b>1</b> and the two adjacent second fiberglass strips FS<b>2</b>.</p><p id="p-0064" num="0063">As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>B</figref>, the plurality of third fiberglass strips FS<b>3</b> are disposed along the X-direction and the plurality of fourth fiberglass strips FS<b>4</b> are disposed along the Y-direction. The plurality of second opens O<b>2</b> are formed between the two adjacent third fiberglass strips FS<b>3</b> and the two adjacent fourth fiberglass strips FS<b>4</b>.</p><p id="p-0065" num="0064">The X1-direction is not parallel to the X-direction. Consequently, the Y1-direction is not parallel to the Y-direction. Alternatively stated, there is an included angle &#x3b8; of the X1-direction and the X-direction as illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, and the included angle &#x3b8; is greater than 0 degree and less than 90 degree. In some embodiments, the included angle &#x3b8; is about 45 degree.</p><p id="p-0066" num="0065">As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>C</figref>, because the X1-direction is different form the X-direction, the first opens O<b>1</b> and the second opens O<b>2</b> are thus misaligned. At least part of each second open O<b>2</b> is covered by the first fiberglass strips FS<b>1</b> and/or the second fiberglass strips FS<b>2</b>, and each first open O<b>1</b> covers at least part of the third fiberglass strips FS<b>3</b> and/or that least part of the fourth fiberglass strips FS<b>4</b>.</p><p id="p-0067" num="0066">The dielectric layer <b>140</b> has a plurality of opens O<b>4</b>. The opens O<b>4</b> are regions which are not covered by the first fiberglass strips FS<b>1</b>, the second fiberglass strips FS<b>2</b>, the third fiberglass strips FS<b>3</b>, and the fourth fiberglass strips FS<b>4</b> from the top view. Because the first opens O<b>1</b> and the second open O<b>2</b> are misaligned, each open O<b>4</b> is respectively smaller than the first opens O<b>1</b> and the second opens O<b>2</b> when viewing the first woven dielectric layer <b>142</b> and the second woven dielectric layer <b>144</b> together from the top view. In other embodiments, the opens O<b>4</b> do not exist from the top view. In other words, the entire second opens O<b>2</b> are covered by the first fiberglass strips FS<b>1</b> and the second fiberglass strips FS<b>2</b>, and the first opens O<b>1</b> do not cover any part of the second opens O<b>2</b> from the top view.</p><p id="p-0068" num="0067">Reference is made to <figref idref="DRAWINGS">FIG. <b>6</b></figref>. <figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic diagram of the circuit pattern CP and the dielectric layer <b>140</b> from the top view according to some embodiments of the present disclosure. In some embodiments, the dielectric layer <b>140</b> in <figref idref="DRAWINGS">FIG. <b>6</b></figref> has the same configuration as the dielectric layer <b>140</b> shown in <figref idref="DRAWINGS">FIG. <b>5</b>C</figref>.</p><p id="p-0069" num="0068">In some embodiments, the dielectric constant of the fiberglass strips FS<b>1</b>&#x2dc;FS<b>4</b> is different from the dielectric constant of the opens O<b>4</b>. In some embodiments, the fiberglass is a dielectric material, and the opens O<b>4</b> are filled by epoxy resin or air. The dielectric constant of the fiberglass is greater than the epoxy resin. Therefore, when a region of the dielectric layer <b>140</b> includes the fiberglass and epoxy resin, the effective dielectric constant is not consistent among said region.</p><p id="p-0070" num="0069">As illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, in some embodiments, a projected region of the conductive trace CT<b>1</b> on the dielectric layer <b>140</b> does not cross any opens O<b>4</b>, and a projected region of the conductive CT<b>2</b> on the dielectric layer <b>140</b> does not cross any opens O<b>4</b>. Based on the above, the effective dielectric constant is substantially consistent among the projected region of the conductive trace CT<b>1</b>. When the first signal S<b>1</b> is transmitted through the conductive trace CT<b>1</b>, the first signal S<b>1</b> experiences a substantially consistent dielectric constant during the transmission. Similarly, the effective dielectric constant is substantially consistent among the projected region of the conductive trace CT<b>2</b>. When the second signal S<b>2</b> is transmitted through the conductive trace CT<b>2</b>, the second signal S<b>2</b> experiences a substantially consistent dielectric constant during the transmission.</p><p id="p-0071" num="0070">In some embodiments, the effective dielectric constant which is experienced by the first signal S<b>1</b> is substantially equal to the effective dielectric constant which is experienced by the second signal S<b>2</b>. In this embodiment, a propagation delay of the first signal S<b>1</b> is substantially equal to a propagation delay of the second signal S<b>2</b>. Thus, the phase difference &#x394;&#x3b8;<b>1</b> of the first signal is substantially equal to the phase difference &#x394;&#x3b8;<b>2</b> of the second signal S<b>2</b>. More particularly, the source signal SS is split at the splitting node NS into the first signal S<b>1</b> and the second S<b>2</b>, and the first signal S<b>1</b> and the second S<b>2</b> are in phase at the splitting node NS. Because the phase difference &#x394;&#x3b8;<b>1</b> is substantially equal to the phase difference &#x394;&#x3b8;<b>2</b>, the first signal S<b>1</b> at the first output terminal T<b>1</b> and the second signal S<b>2</b> at the second output terminal T<b>2</b> are substantially in phase.</p><p id="p-0072" num="0071">Reference is made to <figref idref="DRAWINGS">FIG. <b>7</b></figref>. <figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic diagram of the circuit structure <b>10</b> in other embodiments of the present disclosure. The circuit structure <b>10</b> further includes a chip <b>200</b>, a phase shifter array <b>300</b>, and an antenna array <b>400</b>. The chip <b>200</b> is disposed on the top conductive layer of the substrate <b>100</b>, and coupled to the circuit pattern CP. The phase shifter array <b>300</b> is coupled to the chip <b>200</b>. The antenna array <b>400</b> is coupled to the phase shifter array <b>300</b>.</p><p id="p-0073" num="0072">The chip <b>200</b> is coupled to the first output terminal T<b>1</b> and the second output terminal T<b>2</b>, and configured to receive the first signal S<b>1</b> and the second signal S<b>2</b>. The chip <b>200</b> is further configured to process the first signal S<b>1</b> and the second signal S<b>2</b> to generate a third signal S<b>3</b> and a fourth signal S<b>4</b>, respectively.</p><p id="p-0074" num="0073">The phase shifter array <b>300</b> is configured receive the third signal S<b>3</b> and the fourth signal S<b>4</b>, and to shift a phase of the third signal S<b>3</b> and a phase of the fourth signal S<b>4</b> to generate a fifth signal S<b>5</b> and a sixth signal S<b>6</b>, respectively. In some embodiments, when the chip <b>200</b> processes the first signal S<b>1</b> and the second signal S<b>2</b>, the chip <b>200</b> also introduce a phase difference therebetween. Therefore, the third signal S<b>3</b> and the fourth signal S<b>4</b> have a phase difference therebetween. The phase shifter array <b>300</b> is configured to adjust the phase difference between the third signal S<b>3</b> and the fourth signal S<b>4</b>, so as to make the fifth signal S<b>5</b> and the sixth signal in phase.</p><p id="p-0075" num="0074">The antenna array is configured to receive the fifth signal S<b>5</b> and the sixth signal S<b>6</b>, and transmit the fifth signal S<b>5</b> and the sixth signal S<b>6</b> according to a phase of the fifth signal S<b>5</b> and a phase of the sixth signal S<b>6</b>, respectively. The phase of the fifth signal S<b>5</b> and the phase of the sixth signal S<b>6</b> are associated with a transmitted direction.</p><p id="p-0076" num="0075">The arrangement of the circuit structure <b>10</b> above is provided for illustrative purposes. The present disclosure is not limited thereto. Various arrangements of the circuit structure <b>10</b> are within the contemplated scope of the present disclosure. For example, in various embodiments, the circuit pattern CP has different structure as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>.</p><p id="p-0077" num="0076">Reference is made to <figref idref="DRAWINGS">FIG. <b>8</b></figref>. <figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic diagram of the circuit pattern CP according to various embodiments of the present disclosure. Compared to the circuit pattern CP shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the circuit pattern CP further includes a transmitter TX in various embodiments.</p><p id="p-0078" num="0077">The transmitter TX is configured to receive the source signal SS to generate a differential signal pair, i.e., the first signal S<b>1</b> and the second signal S<b>2</b>. The first signal S<b>1</b> is transmitted from a first transmitting node NT<b>1</b> to the first output terminal T<b>1</b>, and the second signal S<b>2</b> is transmitted from a second transmitting node NT<b>2</b> to the second output terminal T<b>2</b>.</p><p id="p-0079" num="0078">Similar to the circuit pattern CP shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the phase difference &#x394;&#x3b8;<b>1</b> of the first signal S<b>1</b> between first terminal T<b>1</b> and the first transmitting node NT<b>1</b> is substantially equal to the phase difference &#x394;&#x3b8;<b>2</b> of the second signal S<b>2</b> between the second output terminal T<b>2</b> and the second transmitting node NT<b>2</b>. Therefore, the first signal S<b>1</b> and the second signal S<b>2</b> are substantially in phase.</p><p id="p-0080" num="0079">One aspect of the present disclosure provides a circuit structure configured to decrease a phase difference between a first signal and a second signal. The circuit structure includes substrate. The substrate includes a first conductive layer, a first woven dielectric layer, and a second woven dielectric layer. The first conductive layer is disposed over the substrate. The first conductive layer includes a circuit pattern configured to transmit the first signal and the second signal. The first woven dielectric layer is stacked below the first conductive layer. The first woven dielectric layer has a plurality of first opens. The second woven dielectric layer is stacked below the first woven dielectric layer. The second woven dielectric layer has a plurality of second opens. The plurality of first opens and the plurality of second opens are misaligned from a top view.</p><p id="p-0081" num="0080">Another aspect of the present disclosure provides a circuit structure configured to decrease a phase difference between a first signal and a second signal. The circuit structure includes a substrate. The substrate includes a power splitter, a first fiberglass layer, and a second fiberglass layer. The power splitter is disposed on a top conductive layer of the substrate, and the power splitter is configured to split a source signal into the first signal and the second signal. The first fiberglass layer is formed in a first configuration, and the first fiberglass layer is disposed below the top conductive layer. The second fiberglass layer is formed in a second configuration, and the second fiberglass layer is disposed below the first woven fiberglass layer. The first configuration is different from the second configuration.</p><p id="p-0082" num="0081">Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, many of the processes discussed above can be implemented in different methodologies and replaced by other processes, or a combination thereof.</p><p id="p-0083" num="0082">Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein, may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, and steps.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A circuit structure, configured to decrease a phase difference between a first signal and a second signal, comprising:<claim-text>a substrate, comprising:<claim-text>a first conductive layer, disposed over the substrate, wherein the first conductive layer comprises a circuit pattern configured to transmit the first signal and the second signal;</claim-text><claim-text>a first woven dielectric layer, stacked below the first conductive layer, wherein the first woven dielectric layer has a plurality of first opens; and</claim-text><claim-text>a second woven dielectric layer, stacked below the first woven dielectric layer, wherein the second woven dielectric layer has a plurality of second opens,</claim-text><claim-text>wherein the plurality of first opens and the plurality of second opens are misaligned from a top view.</claim-text></claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The circuit structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first woven dielectric layer comprises:<claim-text>a plurality of first fiberglass strips, disposed along a first direction; and</claim-text><claim-text>a plurality of second fiberglass strips, disposed along a second direction perpendicular to the first direction,</claim-text><claim-text>wherein the plurality of first fiberglass strips and the plurality of second fiberglass strips are woven together, and the plurality of first opens are formed between two adjacent first fiberglass strips and two adjacent second fiberglass strips.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The circuit structure of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the second woven dielectric layer comprises:<claim-text>a plurality of third fiberglass strips, disposed along a third direction; and</claim-text><claim-text>a plurality of fourth fiberglass strips, disposed along a fourth direction perpendicular to the fourth direction,</claim-text><claim-text>wherein the plurality of third fiberglass strips and the plurality of fourth fiberglass strips are woven together, and the plurality of second opens are formed between two adjacent third fiberglass strips and two adjacent fourth fiberglass strips.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The circuit structure of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein an included angle of the first direction and the third direction is ranged from 0 to 90 degree.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The circuit structure of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein an included angle of the first direction and the third direction is about 45 degree.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The circuit structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the substrate further comprises:<claim-text>a second conductive layer, stacked below the second woven dielectric layer,</claim-text><claim-text>wherein the substrate is a printed circuit board.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The circuit structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the circuit pattern is further configured to receive a source signal and split the source signal into the first signal and the second signal, and the circuit pattern comprises:<claim-text>an input terminal, configured to receive the source signal;</claim-text><claim-text>a first output terminal, configured to output the first signal; and</claim-text><claim-text>a second output terminal, configured to output the second signal,</claim-text><claim-text>wherein the circuit pattern is a power splitter circuit.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The circuit structure of <claim-ref idref="CLM-00007">claim 7</claim-ref>, further comprising:<claim-text>a chip, disposed on the first conductive layer and coupled to the first output terminal and the second output terminal of the circuit pattern, configured to respectively receive the first signal and the second signal to generate a third signal and a fourth signal;</claim-text><claim-text>a phase shifter array, coupled to the chip, configured to adjust a phase of the third signal and a phase of the fourth signal to generate a fifth signal and a sixth signal, respectively; and</claim-text><claim-text>an antenna array, coupled to the phase shifter array, configured to transmit the fifth signal and the sixth signal according to a phase of fifth signal and a phase of the sixth signal, respectively.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The circuit structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the circuit pattern comprises:<claim-text>a first conductive trace, configured to transmit the first signal from a first node of the circuit pattern to a second node of the circuit pattern; and</claim-text><claim-text>a second conductive trace, configured to transmit the second signal from a third node of the circuit pattern to a fourth node of the circuit pattern,</claim-text><claim-text>wherein a phase difference between the first signal at the second node and the first signal at the first node is substantially equal to a phase difference between the second signal at the fourth node and the second signal at the third node.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The circuit structure of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first signal and the second signal are a differential pair.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A circuit structure, configured to decrease a phase difference between a first signal and a second signal, comprising:<claim-text>a substrate, comprising:<claim-text>a power splitter, disposed on a top conductive layer of the substrate, configured to split a source signal into the first signal and the second signal;</claim-text><claim-text>a first fiberglass layer, formed in a first configuration, disposed below the top conductive layer; and</claim-text><claim-text>a second fiberglass layer, formed in a second configuration, disposed below the first woven fiberglass layer,</claim-text><claim-text>wherein the first configuration is different from the second configuration.</claim-text></claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The circuit structure of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>a chip, coupled to the power splitter, configured to receive the first signal and the second signal to generate a third signal and a fourth signal, respectively.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The circuit structure of <claim-ref idref="CLM-00012">claim 12</claim-ref>, further comprising:<claim-text>a phase shifter array, configured to perform a phase shifting on the third signal and the fourth signal to generate a fifth signal and a sixth signal, respectively; and</claim-text><claim-text>an antenna array, configured to transmit the fifth signal and the sixth signal according to a phase of fifth signal and a phase of the sixth signal, respectively.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The circuit structure of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the first fiberglass layer comprises:<claim-text>a plurality of first fiberglass strips, disposed along a first direction; and</claim-text><claim-text>a plurality of second fiberglass strips, disposed along a second direction perpendicular to the first direction,</claim-text><claim-text>wherein the plurality of first fiberglass strips and the plurality of second fiberglass strips are woven together, and a plurality of first opens are formed between two adjacent first fiberglass strips and two adjacent second fiberglass strips.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The circuit structure of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the second fiberglass layer comprises:<claim-text>a plurality of third fiberglass strips, disposed along a third direction; and</claim-text><claim-text>a plurality of fourth fiberglass strips, disposed along a fourth direction perpendicular to the fourth direction,</claim-text><claim-text>wherein the plurality of third fiberglass strips and the plurality of fourth fiberglass strips are woven together, and a plurality of second opens are formed between two adjacent third fiberglass strips and two adjacent fourth fiberglass strips.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The circuit structure of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein an included angle of the first direction and the third direction is greater than 0 degree and less than 90 degree.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The circuit structure of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the substrate further comprises:<claim-text>a bottom conductive layer, wherein the bottom conductive layer and the top conductive layer sandwich the first fiberglass layer and the second fiberglass layer.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The circuit structure of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the first signal, the second signal, and the source signal are radio frequency signal.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The circuit structure of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the power splitter comprises:<claim-text>an input terminal, configured to receive the source signal;</claim-text><claim-text>a splitting node, wherein the source signal is spitted to the first signal and the second signal at the splitting node;</claim-text><claim-text>a first output terminal, configured to output the first signal;</claim-text><claim-text>a second output terminal, configured to output the second signal;</claim-text><claim-text>a source conductive trace, coupling the input terminal to the splitting node;</claim-text><claim-text>a first conductive trace, coupling the splitting node to the first output terminal, configured to transmit the first signal; and</claim-text><claim-text>a second conductive trace, coupling the splitting node to the second output terminal, configured to transmit the second signal.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The circuit structure of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein a phase difference between the first signal at the splitting node and the first signal at the first output terminal is substantially equal to a phase difference between the second signal at the splitting node and the second signal at the second output terminal.</claim-text></claim></claims></us-patent-application>