# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 18:45:24  May 10, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		hello_world_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE auto
set_global_assignment -name TOP_LEVEL_ENTITY blinker
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:45:24  MAY 10, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_sysid_1337.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_switcher.v
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_rsp_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_rsp_xbar_demux_002.sv
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_onchip_memory.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_nios2_proc_test_bench.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_nios2_proc_oci_test_bench.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_nios2_proc_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_nios2_proc.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/blinker_led.v
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_cmd_xbar_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_addr_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/blinker_addr_router.sv
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE blinker/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE blinker/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VHDL_FILE blinker/synthesis/blinker_led_s1_translator.vhd
set_global_assignment -name VHDL_FILE blinker/synthesis/blinker_nios2_proc_instruction_master_translator.vhd
set_global_assignment -name VHDL_FILE blinker/synthesis/blinker_nios2_proc_data_master_translator.vhd
set_global_assignment -name VHDL_FILE blinker/synthesis/blinker_nios2_proc_jtag_debug_module_translator.vhd
set_global_assignment -name VHDL_FILE blinker/synthesis/blinker_onchip_memory_s1_translator.vhd
set_global_assignment -name VHDL_FILE blinker/synthesis/blinker_switcher_s1_translator.vhd
set_global_assignment -name VHDL_FILE blinker/synthesis/blinker_sysid_1337_control_slave_translator.vhd
set_global_assignment -name VHDL_FILE blinker/synthesis/blinker.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top