D:/FPGA/Verilog-Labs/037.adders3/sim/adders3.v {1 {vlog -work work -stats=none D:/FPGA/Verilog-Labs/037.adders3/sim/adders3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adders_tree
-- Compiling module tb_adders_tree

Top level modules:
	tb_adders_tree

} {} {}}
