
Version 1.0;

ProgramStyle = Modular;

TestPlan MIO_DDR_AC;

Import MIO_MCF.xml;
Import MIOcallbacks.xml;
Import MIO_DDR_Misr.xml;
Import MIO_SA_SCREEN.xml;
Import MIO_DDR_CPGC.xml;
Import MIO_CCC_MM.xml;
Import MIO_DDR_Ccmon.xml;
Import PrimePatConfigTestMethod.xml;
Import PrimeCtvDecoderTestMethod.xml;
Import RANK_MODE.xml;

Counters
{	n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4,
	n16050000_fail_DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200_0,
	n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4,
	n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0,
	n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2,
	n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3,
	n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4,
	n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0,
	n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2,
	n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3,
	n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4,
	n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0,
	n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2,
	n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3,
	n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4,
	n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0,
	n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2,
	n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3,
	n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4,
	n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0,
	n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2,
	n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3,
	n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4,
	n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0,
	n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2,
	n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3,
	n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4,
	n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0,
	n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2,
	n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3,
	n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4,
	n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0,
	n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2,
	n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3,
	n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4,
	n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0,
	n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2,
	n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3,
	n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4,
	n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0,
	n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2,
	n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3,
	n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4,
	n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4,
	n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0,
	n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2,
	n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3,
	n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4,
	n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0,
	n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2,
	n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3,
	n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4,
	n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0,
	n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2,
	n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3,
	n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4,
	n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0,
	n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2,
	n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3,
	n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4,
	n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0,
	n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2,
	n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3,
	n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4,
	n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0,
	n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2,
	n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3,
	n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4,
	n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0,
	n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2,
	n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3,
	n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4,
	n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0,
	n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2,
	n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3,
	n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4,
	n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0,
	n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2,
	n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3,
	n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4,
	n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0,
	n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2,
	n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3,
	n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4,
	n16050001_fail_DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200_4,
	n16050002_fail_DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200_3,
	n16050003_fail_DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200_0,
	n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4,
	n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4,
	n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4,
	n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4,
	n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4,
	n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0,
	n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2,
	n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3,
	n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4,
	n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0,
	n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2,
	n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3,
	n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4,
	n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0,
	n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2,
	n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3,
	n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4,
	n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0,
	n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2,
	n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3,
	n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4,
	n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0,
	n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2,
	n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3,
	n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4
	# TODO add counters here
} # End of Test Counter Definition

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test MIOcallbacks CTRL_X_X_K_INIT_X_X_X_X_CALLBACK_INIT
{
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test RANK_MODE CTRL_X_X_K_INIT_X_X_X_X_RANK_INIT
{
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_nom_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_max_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMB_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_HIGH
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/B2B2B_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_high_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
}

# PTL TEST
Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}


Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}


Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}


# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}



Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}


Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400

{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}





# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}


Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_7200.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_8533.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_4800.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCC_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_WCK_MM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

# LNL TEST
Test PrimeCtvDecoderTestMethod CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CCMON_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}
Test PrimeCtvDecoderTestMethod COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_CompFSM_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}

Test PrimeCtvDecoderTestMethod DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
{
	ConfigurationFile = "./Modules/MIO_DDR_AC/InputFiles/CTV_decoder_DQMMMTG_LNL_2400.csv";
	LevelsTc = "BASE::SBF_MIO_mio_low_freq_min_lvl";
	Patlist = "cdie_d2d_presoc_x_fbist_all_x_sort_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_hclk100_bclk100";
	CtvCapturePins = "XXTDO";
	BypassPort = -1;
	# PrePlist
}








DUTFlow MIO_DDR_AC_INIT @INIT_SubFlow
{
	DUTFlowItem CTRL_X_X_K_INIT_X_X_X_X_CALLBACK_INIT CTRL_X_X_K_INIT_X_X_X_X_CALLBACK_INIT
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 0;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CTRL_X_X_K_INIT_X_X_X_X_RANK_INIT;
		}		
	}
	
	DUTFlowItem CTRL_X_X_K_INIT_X_X_X_X_RANK_INIT CTRL_X_X_K_INIT_X_X_X_X_RANK_INIT
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 0;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}
}


DUTFlow DDR5_G2_2000_VMIN
{	
	# CCCMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 CCCMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMIN_X_G4F2400_4;
			Return 1;
		}		
	}
	
	

}

DUTFlow DDR5_G2_2000_VNOM
{	
	# CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			Return 1;
		}		
	}
	
	
}

DUTFlow DDR5_G4_3200_VMIN
{
# CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 CCCMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
	}
	# WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 WCKMM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 COMPFSM_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 DQMTG_DDR5_CTVDEC_E_END_X_X_VMIN_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			Return 1;
		}		
	}
	
	
}

DUTFlow DDR5_G4_3200_VNOM
{
# CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G2_2000
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 CCCMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
	}
	
	
	# WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 WCKMM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 CCMONITOR_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 COMPFSM_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 DQMTG_DDR5_CTVDEC_E_END_X_X_VNOM_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VNOM_X_G4F2400_4;
			Return 1;
		}		
	}
		
}

DUTFlow DDR5_VMIN
{
	DUTFlowItem DDR5_G2_2000_VMIN DDR5_G2_2000_VMIN
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo DDR5_G4_3200_VMIN; }
		Result 1 { Property PassFail = "Pass";
			GoTo DDR5_G4_3200_VMIN; }
	}
	DUTFlowItem DDR5_G4_3200_VMIN DDR5_G4_3200_VMIN
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}

DUTFlow LP5_G2_2400_VMIN
{	
	# COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 COMPFSM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
	}
		
	# CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
	DUTFlowItem CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			##EDC## SetBin SoftBins.b16010004_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			##EDC## SetBin SoftBins.b16010005_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			##EDC## SetBin SoftBins.b16010006_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			##EDC## SetBin SoftBins.b16010007_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
	DUTFlowItem WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			Return 1;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G2_2400;
		}		
	}
}

# LP5_G4F4800_MIN
DUTFlow LP5_G4_2400_VMIN
{
	
	# COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 COMPFSM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
	}
	
	
	# CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
	DUTFlowItem CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			##EDC## SetBin SoftBins.b16010004_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			##EDC## SetBin SoftBins.b16010005_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			##EDC## SetBin SoftBins.b16010006_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			##EDC## SetBin SoftBins.b16010007_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
	DUTFlowItem WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 WCKMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			Return 1;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 CCMONITOR_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 DQMTG_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMIN_X_G4_2400;
		}		
	}
}

DUTFlow LP5_VMIN
{
	DUTFlowItem LP5_G2_2400_VMIN LP5_G2_2400_VMIN
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G4_2400_VMIN;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G4_2400_VMIN;
		}		
	}
	
	DUTFlowItem LP5_G4_2400_VMIN LP5_G4_2400_VMIN
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}

}

DUTFlow DDR5_VNOM
{
	DUTFlowItem DDR5_G2_2000_VNOM DDR5_G2_2000_VNOM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo DDR5_G4_3200_VNOM; }
		Result 1 { Property PassFail = "Pass";
			GoTo DDR5_G4_3200_VNOM; }
	}
	DUTFlowItem DDR5_G4_3200_VNOM DDR5_G4_3200_VNOM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}

DUTFlow LP5_G2_2400_VNOM
{	
	# COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
	}
	
	# CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
	DUTFlowItem CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			##EDC## SetBin SoftBins.b16010004_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			##EDC## SetBin SoftBins.b16010005_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			##EDC## SetBin SoftBins.b16010006_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			##EDC## SetBin SoftBins.b16010007_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
	DUTFlowItem WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			Return 1;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_0;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_2;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_3;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400_4;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G2_2400;
		}		
	}
}

DUTFlow LP5_G4_2400_VNOM
{
	
	# COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
	}

	
	# CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
	DUTFlowItem CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			##EDC## SetBin SoftBins.b16010004_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			##EDC## SetBin SoftBins.b16010005_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			##EDC## SetBin SoftBins.b16010006_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			##EDC## SetBin SoftBins.b16010007_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
	DUTFlowItem WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			Return 1;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_0;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_2;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_3;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400_4;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VNOM_X_G4_2400;
		}		
	}
}


DUTFlow LP5_VNOM
{
	DUTFlowItem LP5_G2_2400_VNOM LP5_G2_2400_VNOM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G4_2400_VNOM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G4_2400_VNOM;
		}		
	}
	


DUTFlowItem LP5_G4_2400_VNOM LP5_G4_2400_VNOM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}

}



DUTFlow DDR5_G2_2000_VMAX
{	
	# CCCMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 CCCMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			Return 1;
		}		
	}
	
}

DUTFlow DDR5_G4_3200_VMAX
{
# CCCMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G2_2000
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 CCCMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			GoTo WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
	}
	# WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 WCKMM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 CCMONITOR_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 COMPFSM_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050000_fail_DQMTG_DDR5_CTVDEC_E_END_X_X_VMAX_X_G4_3200_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_END_X_X_VMAX_X_G4F2400_4;
			Return 1;
		}		
	}
	
	}

DUTFlow DDR5_VMAX
{
	DUTFlowItem DDR5_G2_2000_VMAX DDR5_G2_2000_VMAX
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo DDR5_G4_3200_VMAX; }
		Result 1 { Property PassFail = "Pass";
			GoTo DDR5_G4_3200_VMAX; }
	}
	DUTFlowItem DDR5_G4_3200_VMAX DDR5_G4_3200_VMAX
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}


DUTFlow LP5_G2_2400_VMAX
{	
	# COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
	}
	
	# CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
	DUTFlowItem CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0;
			##EDC## SetBin SoftBins.b16010004_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2;
			##EDC## SetBin SoftBins.b16010005_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3;
			##EDC## SetBin SoftBins.b16010006_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4;
			##EDC## SetBin SoftBins.b16010007_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
	DUTFlowItem WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4;
			Return 1;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_0;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_2;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_3;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400_4;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G2_2400;
		}		
	}
}


DUTFlow LP5_G4_2400_VMAX
{
	
	# COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040016_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040017_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040018_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040019_fail_COMPFSM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
	}
	
	# CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
	DUTFlowItem CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010004_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0;
			##EDC## SetBin SoftBins.b16010004_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010005_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2;
			##EDC## SetBin SoftBins.b16010005_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010006_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3;
			##EDC## SetBin SoftBins.b16010006_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010007_fail_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4;
			##EDC## SetBin SoftBins.b16010007_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4;
			GoTo WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
	DUTFlowItem WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020004_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020005_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020006_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020007_fail_WCKMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4;
			Return 1;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030004_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030005_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030006_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030007_fail_CCMONITOR_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050004_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_0;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050005_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_2;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050006_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_3;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050007_fail_DQMTG_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400_4;
			GoTo CCCMM_LP5_CTVDEC_E_END_X_X_VMAX_X_G4_2400;
		}		
	}
}



DUTFlow LP5_VMAX
{
	DUTFlowItem LP5_G2_2400_VMAX LP5_G2_2400_VMAX
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G4_2400_VMAX;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G4_2400_VMAX;
		}		
	}

DUTFlowItem LP5_G4_2400_VMAX LP5_G4_2400_VMAX
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}

}



DUTFlow VMIN
{
	DUTFlowItem DDR5_VMIN DDR5_VMIN
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo LP5_VMIN; }
		Result 1 { Property PassFail = "Pass";
			GoTo LP5_VMIN; }
	}
	DUTFlowItem LP5_VMIN LP5_VMIN
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}

DUTFlow VNOM
{
	DUTFlowItem DDR5_VNOM DDR5_VNOM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo LP5_VNOM; }
		Result 1 { Property PassFail = "Pass";
			GoTo LP5_VNOM; }
	}
	DUTFlowItem LP5_VNOM LP5_VNOM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}

DUTFlow VMAX
{
	DUTFlowItem DDR5_VMAX DDR5_VMAX
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo LP5_VMAX; }
		Result 1 { Property PassFail = "Pass";
			GoTo LP5_VMAX; }
	}
	DUTFlowItem LP5_VMAX LP5_VMAX
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}

# End Flow Composites Flows
DUTFlow MIO_DDR_AC_END @END_SubFlow
{
	DUTFlowItem VMIN VMIN
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo VNOM; }
		Result 1 { Property PassFail = "Pass";
			GoTo VNOM; }
	}

	DUTFlowItem VNOM VNOM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo VMAX; }
		Result 1 { Property PassFail = "Pass";
			GoTo VMAX; }
	}
	DUTFlowItem VMAX VMAX
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}
	
}



DUTFlow DDR5_G4_7200_VMIN_ENDXFM

{

# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow DDR5_G4_6400_VMIN_ENDXFM

{

# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			Return 1;
		}		
	}

}

DUTFlow DDR5_G4_4800_VMIN_ENDXFM

{
# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			Return 1;
		}		
	}

}

DUTFlow LP5_G4_9600_VMIN_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G4_8533_VMIN_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G4_4800_VMIN_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G2_3200_VMIN_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMIN_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMIN_X_G2F2400_4;
			Return 1;
		}		
	}


}

DUTFlow DDR5_G4_7200_VNOM_ENDXFM

{

# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050003_fail_DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050002_fail_DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050001_fail_DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_7200_4;
			Return 1;
		}		
	}


}

DUTFlow DDR5_G4_6400_VNOM_ENDXFM

{

# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow DDR5_G4_4800_VNOM_ENDXFM

{

# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G4_9600_VNOM_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G4_8533_VNOM_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G4_4800_VNOM_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G2_3200_VNOM_ENDXFM
{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VNOM_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VNOM_X_G2F2400_4;
			Return 1;
		}		
	}


}

DUTFlow DDR5_G4_7200_VMAX_ENDXFM

{

# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_7200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow DDR5_G4_6400_VMAX_ENDXFM

{

# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_6400 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow DDR5_G4_4800_VMAX_ENDXFM

{

# CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
	DUTFlowItem CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 CCCMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo  WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
	}
	
	# WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
	DUTFlowItem WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 WCKMM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
	}
	
	# CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
	DUTFlowItem CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 CCMONITOR_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
	}
	
	# COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
	DUTFlowItem COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 COMPFSM_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
	}
	
	DUTFlowItem DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 DQMTG_DDR5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G4_9600_VMAX_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_9600 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G4_8533_VMAX_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_8533 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G4_4800_VMAX_ENDXFM

{

# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G4_4800 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G4F2400_4;
			Return 1;
		}		
	}


}

DUTFlow LP5_G2_3200_VMAX_ENDXFM
{
# CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
	DUTFlowItem CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 CCCMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010000_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16010000_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010001_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16010001_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010002_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16010002_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16010003_fail_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16010003_fail_MIO_DDR_AC_CCCMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			GoTo  WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
	}
	
	# WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
	DUTFlowItem WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 WCKMM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020000_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16020000_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020001_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16020001_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020002_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16020002_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16020003_fail_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16020003_fail_MIO_DDR_AC_WCKMM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			GoTo CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
	}
	
	# CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
	DUTFlowItem CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 CCMONITOR_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030000_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16030000_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030001_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16030001_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030002_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16030002_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16030003_fail_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16030003_fail_MIO_DDR_AC_CCMONITOR_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			GoTo COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
	}
	
	# COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200
	DUTFlowItem COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 COMPFSM_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040024_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			##EDC## SetBin SoftBins.b16040024_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
			# SetBin
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040025_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			##EDC## SetBin SoftBins.b16040025_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040026_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			##EDC## SetBin SoftBins.b16040026_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16040027_fail_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			##EDC## SetBin SoftBins.b16040027_fail_MIO_DDR_AC_COMPFSM_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			GoTo DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200;
		}		
	}
	
	DUTFlowItem DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 DQMTG_LP5_CTVDEC_E_ENDXFM_X_X_VMAX_X_G2_3200 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050016_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_0;
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
		Result 2
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050017_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_2;
			Return 1;
		}		
		Result 3
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050018_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_3;
			Return 1;
		}		
		Result 4
		{
			Property PassFail = "Fail";
			IncrementCounters MIO_DDR_AC::n16050019_fail_DQMTG_LP5_CTVDEC_K_ENDXFM_X_X_VMAX_X_G2F2400_4;
			Return 1;
		}		
	}


}




DUTFlow DDR5_VMIN_ENDXFM
{
	
	DUTFlowItem DDR5_G4_7200_VMIN_ENDXFM DDR5_G4_7200_VMIN_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo DDR5_G4_6400_VMIN_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DDR5_G4_6400_VMIN_ENDXFM;
		}		
	}
	
	DUTFlowItem DDR5_G4_6400_VMIN_ENDXFM DDR5_G4_6400_VMIN_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo DDR5_G4_4800_VMIN_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DDR5_G4_4800_VMIN_ENDXFM;
		}		
	}

	DUTFlowItem DDR5_G4_4800_VMIN_ENDXFM DDR5_G4_4800_VMIN_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}
}

DUTFlow LP5_VMIN_ENDXFM
{
	DUTFlowItem LP5_G4_9600_VMIN_ENDXFM LP5_G4_9600_VMIN_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G4_8533_VMIN_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G4_8533_VMIN_ENDXFM;
		}		
	}

	DUTFlowItem LP5_G4_8533_VMIN_ENDXFM LP5_G4_8533_VMIN_ENDXFM
		{
			Result -1
			{
				Property PassFail = "Fail";
				Return -1;
			}		
			Result 0
			{
				Property PassFail = "Fail";
			GoTo LP5_G4_4800_VMIN_ENDXFM;
			}		
			Result 1
			{
				Property PassFail = "Pass";
			GoTo LP5_G4_4800_VMIN_ENDXFM;
		}

}
			
	DUTFlowItem LP5_G4_4800_VMIN_ENDXFM LP5_G4_4800_VMIN_ENDXFM

	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G2_3200_VMIN_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G2_3200_VMIN_ENDXFM;
		}		
	}

	DUTFlowItem LP5_G2_3200_VMIN_ENDXFM LP5_G2_3200_VMIN_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}	

}

DUTFlow DDR5_VNOM_ENDXFM
{
	
	DUTFlowItem DDR5_G4_7200_VNOM_ENDXFM DDR5_G4_7200_VNOM_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo DDR5_G4_6400_VNOM_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DDR5_G4_6400_VNOM_ENDXFM;
		}		
	}
	
	DUTFlowItem DDR5_G4_6400_VNOM_ENDXFM DDR5_G4_6400_VNOM_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo DDR5_G4_4800_VNOM_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DDR5_G4_4800_VNOM_ENDXFM;
		}		
	}

	DUTFlowItem DDR5_G4_4800_VNOM_ENDXFM DDR5_G4_4800_VNOM_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}
}

DUTFlow LP5_VNOM_ENDXFM
{
	DUTFlowItem LP5_G4_9600_VNOM_ENDXFM LP5_G4_9600_VNOM_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G4_8533_VNOM_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G4_8533_VNOM_ENDXFM;
		}		
	}

	DUTFlowItem LP5_G4_8533_VNOM_ENDXFM LP5_G4_8533_VNOM_ENDXFM
		{
			Result -1
			{
				Property PassFail = "Fail";
				Return -1;
			}		
			Result 0
			{
				Property PassFail = "Fail";
			GoTo LP5_G4_4800_VNOM_ENDXFM;
			}		
			Result 1
			{
				Property PassFail = "Pass";
			GoTo LP5_G4_4800_VNOM_ENDXFM;
		}

}
			
	DUTFlowItem LP5_G4_4800_VNOM_ENDXFM LP5_G4_4800_VNOM_ENDXFM

	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G2_3200_VNOM_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G2_3200_VNOM_ENDXFM;
		}		
	}

	DUTFlowItem LP5_G2_3200_VNOM_ENDXFM LP5_G2_3200_VNOM_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}	

}

DUTFlow LP5_VMAX_ENDXFM
{
	DUTFlowItem LP5_G4_9600_VMAX_ENDXFM LP5_G4_9600_VMAX_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G4_8533_VMAX_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G4_8533_VMAX_ENDXFM;
		}		
	}

	DUTFlowItem LP5_G4_8533_VMAX_ENDXFM LP5_G4_8533_VMAX_ENDXFM
		{
			Result -1
			{
				Property PassFail = "Fail";
				Return -1;
			}		
			Result 0
			{
				Property PassFail = "Fail";
			GoTo LP5_G4_4800_VMAX_ENDXFM;
			}		
			Result 1
			{
				Property PassFail = "Pass";
			GoTo LP5_G4_4800_VMAX_ENDXFM;
		}

}
			
	DUTFlowItem LP5_G4_4800_VMAX_ENDXFM LP5_G4_4800_VMAX_ENDXFM

	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo LP5_G2_3200_VMAX_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LP5_G2_3200_VMAX_ENDXFM;
		}		
	}

	DUTFlowItem LP5_G2_3200_VMAX_ENDXFM LP5_G2_3200_VMAX_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}	

}

DUTFlow DDR5_VMAX_ENDXFM
{
	
	DUTFlowItem DDR5_G4_7200_VMAX_ENDXFM DDR5_G4_7200_VMAX_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo DDR5_G4_6400_VMAX_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DDR5_G4_6400_VMAX_ENDXFM;
		}		
	}
	
	DUTFlowItem DDR5_G4_6400_VMAX_ENDXFM DDR5_G4_6400_VMAX_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			GoTo DDR5_G4_4800_VMAX_ENDXFM;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			GoTo DDR5_G4_4800_VMAX_ENDXFM;
		}		
	}

	DUTFlowItem DDR5_G4_4800_VMAX_ENDXFM DDR5_G4_4800_VMAX_ENDXFM
	{
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}		
		Result 0
		{
			Property PassFail = "Fail";
			Return 1;
		}		
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}		
	}
}

DUTFlow VMIN_ENDXFM
{
	DUTFlowItem DDR5_VMIN_ENDXFM DDR5_VMIN_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo LP5_VMIN_ENDXFM; }
		Result 1 { Property PassFail = "Pass";
			GoTo LP5_VMIN_ENDXFM; }
	}
	DUTFlowItem LP5_VMIN_ENDXFM LP5_VMIN_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}

DUTFlow VNOM_ENDXFM
{
	DUTFlowItem DDR5_VNOM_ENDXFM DDR5_VNOM_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo LP5_VNOM_ENDXFM; }
		Result 1 { Property PassFail = "Pass";
			GoTo LP5_VNOM_ENDXFM; }
	}
	DUTFlowItem LP5_VNOM_ENDXFM LP5_VNOM_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}

DUTFlow VMAX_ENDXFM
{
	DUTFlowItem DDR5_VMAX_ENDXFM DDR5_VMAX_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo LP5_VMAX_ENDXFM; }
		Result 1 { Property PassFail = "Pass";
			GoTo LP5_VMAX_ENDXFM; }
	}
	DUTFlowItem LP5_VMAX_ENDXFM LP5_VMAX_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}

}

DUTFlow MIO_DDR_AC_ENDXFM @ENDXFM_SubFlow
{
	DUTFlowItem VMIN_ENDXFM VMIN_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo VNOM_ENDXFM; }
		Result 1 { Property PassFail = "Pass";
			GoTo VNOM_ENDXFM; }
	}

	DUTFlowItem VNOM_ENDXFM VNOM_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			GoTo VMAX_ENDXFM; }
		Result 1 { Property PassFail = "Pass";
			GoTo VMAX_ENDXFM; }
	}
	DUTFlowItem VMAX_ENDXFM VMAX_ENDXFM
	{
		Result -2 { Property PassFail = "Fail"; Return -2; }
		Result -1 { Property PassFail = "Fail"; Return -1; }
		Result 0 { Property PassFail = "Fail";
			Return 1; }
		Result 1 { Property PassFail = "Pass";
			Return 1; }
	}
	
}
