Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3 --output-directory=/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv --report-file=bsf:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/bemicro_cv.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CEFA2F23C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv.qsys
Progress: Loading nios_ddr3/bemicro_cv.qsys
Progress: Reading input file
Progress: Adding pins [clock_source 14.0]
Progress: Parameterizing module pins
Progress: Adding nios_cpu [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios_cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 14.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Adding dip_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module dip_sw
Progress: Adding LED [altera_avalon_pio 14.0]
Progress: Parameterizing module LED
Progress: Adding pb_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module pb_sw
Progress: Adding ddr3_control [altera_mem_if_ddr3_emif 14.0]
Progress: Parameterizing module ddr3_control
Progress: Adding syspll [altera_pll 14.0]
Progress: Parameterizing module syspll
Progress: Adding reset_bridge [altera_reset_bridge 14.0]
Progress: Parameterizing module reset_bridge
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: bemicro_cv.bemicro_cv: There are recommended upgrades for: ddr3_control, syspll
Info: bemicro_cv.nios_cpu: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: bemicro_cv.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: bemicro_cv.sysid: Time stamp will be automatically updated when this component is generated.
Info: bemicro_cv.dip_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: bemicro_cv.pb_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: bemicro_cv.ddr3_control: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: bemicro_cv.ddr3_control.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: bemicro_cv.syspll: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: bemicro_cv.syspll: Able to implement PLL with user settings
Warning: bemicro_cv.ddr3_control: ddr3_control.pll_sharing must be exported, or connected to a matching conduit.
Warning: bemicro_cv.syspll: syspll.locked must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3 --output-directory=/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/bemicro_cv.html --report-file=sopcinfo:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv.sopcinfo --report-file=cmp:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/bemicro_cv.cmp --report-file=qip:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/bemicro_cv.qip --report-file=svd:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/bemicro_cv.svd --report-file=regmap:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/bemicro_cv.regmap --report-file=xml:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/bemicro_cv.xml --report-file=debuginfo:/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/bemicro_cv.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CEFA2F23C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv.qsys --language=VERILOG
Progress: Loading nios_ddr3/bemicro_cv.qsys
Progress: Reading input file
Progress: Adding pins [clock_source 14.0]
Progress: Parameterizing module pins
Progress: Adding nios_cpu [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios_cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 14.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid
Progress: Adding dip_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module dip_sw
Progress: Adding LED [altera_avalon_pio 14.0]
Progress: Parameterizing module LED
Progress: Adding pb_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module pb_sw
Progress: Adding ddr3_control [altera_mem_if_ddr3_emif 14.0]
Progress: Parameterizing module ddr3_control
Progress: Adding syspll [altera_pll 14.0]
Progress: Parameterizing module syspll
Progress: Adding reset_bridge [altera_reset_bridge 14.0]
Progress: Parameterizing module reset_bridge
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: bemicro_cv.bemicro_cv: There are recommended upgrades for: ddr3_control, syspll
Info: bemicro_cv.nios_cpu: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: bemicro_cv.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: bemicro_cv.sysid: Time stamp will be automatically updated when this component is generated.
Info: bemicro_cv.dip_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: bemicro_cv.pb_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: bemicro_cv.ddr3_control: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: bemicro_cv.ddr3_control.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: bemicro_cv.syspll: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: bemicro_cv.syspll: Able to implement PLL with user settings
Warning: bemicro_cv.ddr3_control: ddr3_control.pll_sharing must be exported, or connected to a matching conduit.
Warning: bemicro_cv.syspll: syspll.locked must be exported, or connected to a matching conduit.
Info: bemicro_cv: Generating bemicro_cv "bemicro_cv" for QUARTUS_SYNTH
Info: nios_cpu: Starting RTL generation for module 'bemicro_cv_nios_cpu'
Info: nios_cpu:   Generation command is [exec /home/jettero/altera/14.0/quartus/linux64/eperlcmd -I /home/jettero/altera/14.0/quartus/linux64/perl/lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/europa -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin -I /home/jettero/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/jettero/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/jettero/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/jettero/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/jettero/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=bemicro_cv_nios_cpu --dir=/tmp/alt6373_1333702193489366591.dir/0001_nios_cpu_gen/ --quartus_bindir=/home/jettero/altera/14.0/quartus/linux64 --verilog --config=/tmp/alt6373_1333702193489366591.dir/0001_nios_cpu_gen//bemicro_cv_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: nios_cpu: # 2014.10.29 21:49:08 (*) Starting Nios II generation
Info: nios_cpu: # 2014.10.29 21:49:08 (*)   Checking for plaintext license.
Info: nios_cpu: # 2014.10.29 21:49:09 (*)   Plaintext license not found.
Info: nios_cpu: # 2014.10.29 21:49:09 (*)   Checking for encrypted license (non-evaluation).
Info: nios_cpu: # 2014.10.29 21:49:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios_cpu: # 2014.10.29 21:49:11 (*)   Elaborating CPU configuration settings
Info: nios_cpu: # 2014.10.29 21:49:11 (*)   Creating all objects for CPU
Info: nios_cpu: # 2014.10.29 21:49:11 (*)     Testbench
Info: nios_cpu: # 2014.10.29 21:49:11 (*)     Instruction decoding
Info: nios_cpu: # 2014.10.29 21:49:11 (*)       Instruction fields
Info: nios_cpu: # 2014.10.29 21:49:12 (*)       Instruction decodes
Info: nios_cpu: # 2014.10.29 21:49:12 (*)       Signals for RTL simulation waveforms
Info: nios_cpu: # 2014.10.29 21:49:12 (*)       Instruction controls
Info: nios_cpu: # 2014.10.29 21:49:12 (*)     Pipeline frontend
Info: nios_cpu: # 2014.10.29 21:49:12 (*)     Pipeline backend
Info: nios_cpu: # 2014.10.29 21:49:14 (*)   Generating RTL from CPU objects
Info: nios_cpu: # 2014.10.29 21:49:16 (*)   Creating encrypted RTL
Info: nios_cpu: # 2014.10.29 21:49:17 (*) Done Nios II generation
Info: nios_cpu: Done RTL generation for module 'bemicro_cv_nios_cpu'
Info: nios_cpu: "bemicro_cv" instantiated altera_nios2_qsys "nios_cpu"
Info: onchip_mem: Starting RTL generation for module 'bemicro_cv_onchip_mem'
Info: onchip_mem:   Generation command is [exec /home/jettero/altera/14.0/quartus/linux64/perl/bin/perl -I /home/jettero/altera/14.0/quartus/linux64/perl/lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/europa -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=bemicro_cv_onchip_mem --dir=/tmp/alt6373_1333702193489366591.dir/0002_onchip_mem_gen/ --quartus_dir=/home/jettero/altera/14.0/quartus --verilog --config=/tmp/alt6373_1333702193489366591.dir/0002_onchip_mem_gen//bemicro_cv_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'bemicro_cv_onchip_mem'
Info: onchip_mem: "bemicro_cv" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'bemicro_cv_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /home/jettero/altera/14.0/quartus/linux64//perl/bin/perl -I /home/jettero/altera/14.0/quartus/linux64//perl/lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/europa -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=bemicro_cv_sys_clk_timer --dir=/tmp/alt6373_1333702193489366591.dir/0003_sys_clk_timer_gen/ --quartus_dir=/home/jettero/altera/14.0/quartus --verilog --config=/tmp/alt6373_1333702193489366591.dir/0003_sys_clk_timer_gen//bemicro_cv_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'bemicro_cv_sys_clk_timer'
Info: sys_clk_timer: "bemicro_cv" instantiated altera_avalon_timer "sys_clk_timer"
Info: jtag_uart: Starting RTL generation for module 'bemicro_cv_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/jettero/altera/14.0/quartus/linux64/perl/bin/perl -I /home/jettero/altera/14.0/quartus/linux64/perl/lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/europa -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=bemicro_cv_jtag_uart --dir=/tmp/alt6373_1333702193489366591.dir/0004_jtag_uart_gen/ --quartus_dir=/home/jettero/altera/14.0/quartus --verilog --config=/tmp/alt6373_1333702193489366591.dir/0004_jtag_uart_gen//bemicro_cv_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'bemicro_cv_jtag_uart'
Info: jtag_uart: "bemicro_cv" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid: "bemicro_cv" instantiated altera_avalon_sysid_qsys "sysid"
Info: dip_sw: Starting RTL generation for module 'bemicro_cv_dip_sw'
Info: dip_sw:   Generation command is [exec /home/jettero/altera/14.0/quartus/linux64/perl/bin/perl -I /home/jettero/altera/14.0/quartus/linux64/perl/lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/europa -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bemicro_cv_dip_sw --dir=/tmp/alt6373_1333702193489366591.dir/0006_dip_sw_gen/ --quartus_dir=/home/jettero/altera/14.0/quartus --verilog --config=/tmp/alt6373_1333702193489366591.dir/0006_dip_sw_gen//bemicro_cv_dip_sw_component_configuration.pl  --do_build_sim=0  ]
Info: dip_sw: Done RTL generation for module 'bemicro_cv_dip_sw'
Info: dip_sw: "bemicro_cv" instantiated altera_avalon_pio "dip_sw"
Info: LED: Starting RTL generation for module 'bemicro_cv_LED'
Info: LED:   Generation command is [exec /home/jettero/altera/14.0/quartus/linux64/perl/bin/perl -I /home/jettero/altera/14.0/quartus/linux64/perl/lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/europa -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bemicro_cv_LED --dir=/tmp/alt6373_1333702193489366591.dir/0007_LED_gen/ --quartus_dir=/home/jettero/altera/14.0/quartus --verilog --config=/tmp/alt6373_1333702193489366591.dir/0007_LED_gen//bemicro_cv_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'bemicro_cv_LED'
Info: LED: "bemicro_cv" instantiated altera_avalon_pio "LED"
Info: pb_sw: Starting RTL generation for module 'bemicro_cv_pb_sw'
Info: pb_sw:   Generation command is [exec /home/jettero/altera/14.0/quartus/linux64/perl/bin/perl -I /home/jettero/altera/14.0/quartus/linux64/perl/lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/europa -I /home/jettero/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/jettero/altera/14.0/quartus/sopc_builder/bin -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jettero/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=bemicro_cv_pb_sw --dir=/tmp/alt6373_1333702193489366591.dir/0008_pb_sw_gen/ --quartus_dir=/home/jettero/altera/14.0/quartus --verilog --config=/tmp/alt6373_1333702193489366591.dir/0008_pb_sw_gen//bemicro_cv_pb_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pb_sw: Done RTL generation for module 'bemicro_cv_pb_sw'
Info: pb_sw: "bemicro_cv" instantiated altera_avalon_pio "pb_sw"
Info: ddr3_control: "bemicro_cv" instantiated altera_mem_if_ddr3_emif "ddr3_control"
Info: syspll: "bemicro_cv" instantiated altera_pll "syspll"
Info: mm_bridge_0: "bemicro_cv" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: mm_interconnect_0: "bemicro_cv" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "bemicro_cv" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "bemicro_cv" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "bemicro_cv" instantiated altera_reset_controller "rst_controller"
Info: pll0: "ddr3_control" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating bemicro_cv_ddr3_control_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the bemicro_cv_ddr3_control_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "ddr3_control" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "ddr3_control" instantiated altera_mem_if_ddr3_qseq "s0"
Info: c0: "ddr3_control" instantiated altera_mem_if_ddr3_hard_memory_controller "c0"
Info: oct0: "ddr3_control" instantiated altera_mem_if_oct "oct0"
Info: dll0: "ddr3_control" instantiated altera_mem_if_dll "dll0"
Info: nios_cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_cpu_instruction_master_translator"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_master_translator.sv
Info: nios_cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios_cpu_jtag_debug_module_translator"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_slave_translator.sv
Info: nios_cpu_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_cpu_instruction_master_agent"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_master_agent.sv
Info: nios_cpu_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios_cpu_jtag_debug_module_agent"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: nios_cpu_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios_cpu_jtag_debug_module_agent_rsp_fifo"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios_cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios_cpu_instruction_master_limiter"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_avalon_sc_fifo.v
Info: nios_cpu_jtag_debug_module_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "nios_cpu_jtag_debug_module_burst_adapter"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jettero/code/fpga/forums-shit/BeMicro-CV/nios_ddr3/bemicro_cv/synthesis/submodules/altera_merlin_arbitrator.sv
Info: bemicro_cv: Done "bemicro_cv" with 47 modules, 129 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
