{
  "module_name": "pinctrl-tegra20.c",
  "hash_id": "d23acbede23776798e95b622d4bdedb77a989bccb04e9a018dedb879e33b43c4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/tegra/pinctrl-tegra20.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/init.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"pinctrl-tegra.h\"\n\n \n#define _GPIO(offset)\t\t\t(offset)\n\n#define TEGRA_PIN_VI_GP6_PA0\t\t_GPIO(0)\n#define TEGRA_PIN_UART3_CTS_N_PA1\t_GPIO(1)\n#define TEGRA_PIN_DAP2_FS_PA2\t\t_GPIO(2)\n#define TEGRA_PIN_DAP2_SCLK_PA3\t\t_GPIO(3)\n#define TEGRA_PIN_DAP2_DIN_PA4\t\t_GPIO(4)\n#define TEGRA_PIN_DAP2_DOUT_PA5\t\t_GPIO(5)\n#define TEGRA_PIN_SDIO3_CLK_PA6\t\t_GPIO(6)\n#define TEGRA_PIN_SDIO3_CMD_PA7\t\t_GPIO(7)\n#define TEGRA_PIN_GMI_AD17_PB0\t\t_GPIO(8)\n#define TEGRA_PIN_GMI_AD18_PB1\t\t_GPIO(9)\n#define TEGRA_PIN_LCD_PWR0_PB2\t\t_GPIO(10)\n#define TEGRA_PIN_LCD_PCLK_PB3\t\t_GPIO(11)\n#define TEGRA_PIN_SDIO3_DAT3_PB4\t_GPIO(12)\n#define TEGRA_PIN_SDIO3_DAT2_PB5\t_GPIO(13)\n#define TEGRA_PIN_SDIO3_DAT1_PB6\t_GPIO(14)\n#define TEGRA_PIN_SDIO3_DAT0_PB7\t_GPIO(15)\n#define TEGRA_PIN_UART3_RTS_N_PC0\t_GPIO(16)\n#define TEGRA_PIN_LCD_PWR1_PC1\t\t_GPIO(17)\n#define TEGRA_PIN_UART2_TXD_PC2\t\t_GPIO(18)\n#define TEGRA_PIN_UART2_RXD_PC3\t\t_GPIO(19)\n#define TEGRA_PIN_GEN1_I2C_SCL_PC4\t_GPIO(20)\n#define TEGRA_PIN_GEN1_I2C_SDA_PC5\t_GPIO(21)\n#define TEGRA_PIN_LCD_PWR2_PC6\t\t_GPIO(22)\n#define TEGRA_PIN_GMI_WP_N_PC7\t\t_GPIO(23)\n#define TEGRA_PIN_SDIO3_DAT5_PD0\t_GPIO(24)\n#define TEGRA_PIN_SDIO3_DAT4_PD1\t_GPIO(25)\n#define TEGRA_PIN_VI_GP5_PD2\t\t_GPIO(26)\n#define TEGRA_PIN_SDIO3_DAT6_PD3\t_GPIO(27)\n#define TEGRA_PIN_SDIO3_DAT7_PD4\t_GPIO(28)\n#define TEGRA_PIN_VI_D1_PD5\t\t_GPIO(29)\n#define TEGRA_PIN_VI_VSYNC_PD6\t\t_GPIO(30)\n#define TEGRA_PIN_VI_HSYNC_PD7\t\t_GPIO(31)\n#define TEGRA_PIN_LCD_D0_PE0\t\t_GPIO(32)\n#define TEGRA_PIN_LCD_D1_PE1\t\t_GPIO(33)\n#define TEGRA_PIN_LCD_D2_PE2\t\t_GPIO(34)\n#define TEGRA_PIN_LCD_D3_PE3\t\t_GPIO(35)\n#define TEGRA_PIN_LCD_D4_PE4\t\t_GPIO(36)\n#define TEGRA_PIN_LCD_D5_PE5\t\t_GPIO(37)\n#define TEGRA_PIN_LCD_D6_PE6\t\t_GPIO(38)\n#define TEGRA_PIN_LCD_D7_PE7\t\t_GPIO(39)\n#define TEGRA_PIN_LCD_D8_PF0\t\t_GPIO(40)\n#define TEGRA_PIN_LCD_D9_PF1\t\t_GPIO(41)\n#define TEGRA_PIN_LCD_D10_PF2\t\t_GPIO(42)\n#define TEGRA_PIN_LCD_D11_PF3\t\t_GPIO(43)\n#define TEGRA_PIN_LCD_D12_PF4\t\t_GPIO(44)\n#define TEGRA_PIN_LCD_D13_PF5\t\t_GPIO(45)\n#define TEGRA_PIN_LCD_D14_PF6\t\t_GPIO(46)\n#define TEGRA_PIN_LCD_D15_PF7\t\t_GPIO(47)\n#define TEGRA_PIN_GMI_AD0_PG0\t\t_GPIO(48)\n#define TEGRA_PIN_GMI_AD1_PG1\t\t_GPIO(49)\n#define TEGRA_PIN_GMI_AD2_PG2\t\t_GPIO(50)\n#define TEGRA_PIN_GMI_AD3_PG3\t\t_GPIO(51)\n#define TEGRA_PIN_GMI_AD4_PG4\t\t_GPIO(52)\n#define TEGRA_PIN_GMI_AD5_PG5\t\t_GPIO(53)\n#define TEGRA_PIN_GMI_AD6_PG6\t\t_GPIO(54)\n#define TEGRA_PIN_GMI_AD7_PG7\t\t_GPIO(55)\n#define TEGRA_PIN_GMI_AD8_PH0\t\t_GPIO(56)\n#define TEGRA_PIN_GMI_AD9_PH1\t\t_GPIO(57)\n#define TEGRA_PIN_GMI_AD10_PH2\t\t_GPIO(58)\n#define TEGRA_PIN_GMI_AD11_PH3\t\t_GPIO(59)\n#define TEGRA_PIN_GMI_AD12_PH4\t\t_GPIO(60)\n#define TEGRA_PIN_GMI_AD13_PH5\t\t_GPIO(61)\n#define TEGRA_PIN_GMI_AD14_PH6\t\t_GPIO(62)\n#define TEGRA_PIN_GMI_AD15_PH7\t\t_GPIO(63)\n#define TEGRA_PIN_GMI_HIOW_N_PI0\t_GPIO(64)\n#define TEGRA_PIN_GMI_HIOR_N_PI1\t_GPIO(65)\n#define TEGRA_PIN_GMI_CS5_N_PI2\t\t_GPIO(66)\n#define TEGRA_PIN_GMI_CS6_N_PI3\t\t_GPIO(67)\n#define TEGRA_PIN_GMI_RST_N_PI4\t\t_GPIO(68)\n#define TEGRA_PIN_GMI_IORDY_PI5\t\t_GPIO(69)\n#define TEGRA_PIN_GMI_CS7_N_PI6\t\t_GPIO(70)\n#define TEGRA_PIN_GMI_WAIT_PI7\t\t_GPIO(71)\n#define TEGRA_PIN_GMI_CS0_N_PJ0\t\t_GPIO(72)\n#define TEGRA_PIN_LCD_DE_PJ1\t\t_GPIO(73)\n#define TEGRA_PIN_GMI_CS1_N_PJ2\t\t_GPIO(74)\n#define TEGRA_PIN_LCD_HSYNC_PJ3\t\t_GPIO(75)\n#define TEGRA_PIN_LCD_VSYNC_PJ4\t\t_GPIO(76)\n#define TEGRA_PIN_UART2_CTS_N_PJ5\t_GPIO(77)\n#define TEGRA_PIN_UART2_RTS_N_PJ6\t_GPIO(78)\n#define TEGRA_PIN_GMI_AD16_PJ7\t\t_GPIO(79)\n#define TEGRA_PIN_GMI_ADV_N_PK0\t\t_GPIO(80)\n#define TEGRA_PIN_GMI_CLK_PK1\t\t_GPIO(81)\n#define TEGRA_PIN_GMI_CS4_N_PK2\t\t_GPIO(82)\n#define TEGRA_PIN_GMI_CS2_N_PK3\t\t_GPIO(83)\n#define TEGRA_PIN_GMI_CS3_N_PK4\t\t_GPIO(84)\n#define TEGRA_PIN_SPDIF_OUT_PK5\t\t_GPIO(85)\n#define TEGRA_PIN_SPDIF_IN_PK6\t\t_GPIO(86)\n#define TEGRA_PIN_GMI_AD19_PK7\t\t_GPIO(87)\n#define TEGRA_PIN_VI_D2_PL0\t\t_GPIO(88)\n#define TEGRA_PIN_VI_D3_PL1\t\t_GPIO(89)\n#define TEGRA_PIN_VI_D4_PL2\t\t_GPIO(90)\n#define TEGRA_PIN_VI_D5_PL3\t\t_GPIO(91)\n#define TEGRA_PIN_VI_D6_PL4\t\t_GPIO(92)\n#define TEGRA_PIN_VI_D7_PL5\t\t_GPIO(93)\n#define TEGRA_PIN_VI_D8_PL6\t\t_GPIO(94)\n#define TEGRA_PIN_VI_D9_PL7\t\t_GPIO(95)\n#define TEGRA_PIN_LCD_D16_PM0\t\t_GPIO(96)\n#define TEGRA_PIN_LCD_D17_PM1\t\t_GPIO(97)\n#define TEGRA_PIN_LCD_D18_PM2\t\t_GPIO(98)\n#define TEGRA_PIN_LCD_D19_PM3\t\t_GPIO(99)\n#define TEGRA_PIN_LCD_D20_PM4\t\t_GPIO(100)\n#define TEGRA_PIN_LCD_D21_PM5\t\t_GPIO(101)\n#define TEGRA_PIN_LCD_D22_PM6\t\t_GPIO(102)\n#define TEGRA_PIN_LCD_D23_PM7\t\t_GPIO(103)\n#define TEGRA_PIN_DAP1_FS_PN0\t\t_GPIO(104)\n#define TEGRA_PIN_DAP1_DIN_PN1\t\t_GPIO(105)\n#define TEGRA_PIN_DAP1_DOUT_PN2\t\t_GPIO(106)\n#define TEGRA_PIN_DAP1_SCLK_PN3\t\t_GPIO(107)\n#define TEGRA_PIN_LCD_CS0_N_PN4\t\t_GPIO(108)\n#define TEGRA_PIN_LCD_SDOUT_PN5\t\t_GPIO(109)\n#define TEGRA_PIN_LCD_DC0_PN6\t\t_GPIO(110)\n#define TEGRA_PIN_HDMI_INT_N_PN7\t_GPIO(111)\n#define TEGRA_PIN_ULPI_DATA7_PO0\t_GPIO(112)\n#define TEGRA_PIN_ULPI_DATA0_PO1\t_GPIO(113)\n#define TEGRA_PIN_ULPI_DATA1_PO2\t_GPIO(114)\n#define TEGRA_PIN_ULPI_DATA2_PO3\t_GPIO(115)\n#define TEGRA_PIN_ULPI_DATA3_PO4\t_GPIO(116)\n#define TEGRA_PIN_ULPI_DATA4_PO5\t_GPIO(117)\n#define TEGRA_PIN_ULPI_DATA5_PO6\t_GPIO(118)\n#define TEGRA_PIN_ULPI_DATA6_PO7\t_GPIO(119)\n#define TEGRA_PIN_DAP3_FS_PP0\t\t_GPIO(120)\n#define TEGRA_PIN_DAP3_DIN_PP1\t\t_GPIO(121)\n#define TEGRA_PIN_DAP3_DOUT_PP2\t\t_GPIO(122)\n#define TEGRA_PIN_DAP3_SCLK_PP3\t\t_GPIO(123)\n#define TEGRA_PIN_DAP4_FS_PP4\t\t_GPIO(124)\n#define TEGRA_PIN_DAP4_DIN_PP5\t\t_GPIO(125)\n#define TEGRA_PIN_DAP4_DOUT_PP6\t\t_GPIO(126)\n#define TEGRA_PIN_DAP4_SCLK_PP7\t\t_GPIO(127)\n#define TEGRA_PIN_KB_COL0_PQ0\t\t_GPIO(128)\n#define TEGRA_PIN_KB_COL1_PQ1\t\t_GPIO(129)\n#define TEGRA_PIN_KB_COL2_PQ2\t\t_GPIO(130)\n#define TEGRA_PIN_KB_COL3_PQ3\t\t_GPIO(131)\n#define TEGRA_PIN_KB_COL4_PQ4\t\t_GPIO(132)\n#define TEGRA_PIN_KB_COL5_PQ5\t\t_GPIO(133)\n#define TEGRA_PIN_KB_COL6_PQ6\t\t_GPIO(134)\n#define TEGRA_PIN_KB_COL7_PQ7\t\t_GPIO(135)\n#define TEGRA_PIN_KB_ROW0_PR0\t\t_GPIO(136)\n#define TEGRA_PIN_KB_ROW1_PR1\t\t_GPIO(137)\n#define TEGRA_PIN_KB_ROW2_PR2\t\t_GPIO(138)\n#define TEGRA_PIN_KB_ROW3_PR3\t\t_GPIO(139)\n#define TEGRA_PIN_KB_ROW4_PR4\t\t_GPIO(140)\n#define TEGRA_PIN_KB_ROW5_PR5\t\t_GPIO(141)\n#define TEGRA_PIN_KB_ROW6_PR6\t\t_GPIO(142)\n#define TEGRA_PIN_KB_ROW7_PR7\t\t_GPIO(143)\n#define TEGRA_PIN_KB_ROW8_PS0\t\t_GPIO(144)\n#define TEGRA_PIN_KB_ROW9_PS1\t\t_GPIO(145)\n#define TEGRA_PIN_KB_ROW10_PS2\t\t_GPIO(146)\n#define TEGRA_PIN_KB_ROW11_PS3\t\t_GPIO(147)\n#define TEGRA_PIN_KB_ROW12_PS4\t\t_GPIO(148)\n#define TEGRA_PIN_KB_ROW13_PS5\t\t_GPIO(149)\n#define TEGRA_PIN_KB_ROW14_PS6\t\t_GPIO(150)\n#define TEGRA_PIN_KB_ROW15_PS7\t\t_GPIO(151)\n#define TEGRA_PIN_VI_PCLK_PT0\t\t_GPIO(152)\n#define TEGRA_PIN_VI_MCLK_PT1\t\t_GPIO(153)\n#define TEGRA_PIN_VI_D10_PT2\t\t_GPIO(154)\n#define TEGRA_PIN_VI_D11_PT3\t\t_GPIO(155)\n#define TEGRA_PIN_VI_D0_PT4\t\t_GPIO(156)\n#define TEGRA_PIN_GEN2_I2C_SCL_PT5\t_GPIO(157)\n#define TEGRA_PIN_GEN2_I2C_SDA_PT6\t_GPIO(158)\n#define TEGRA_PIN_GMI_DPD_PT7\t\t_GPIO(159)\n#define TEGRA_PIN_PU0\t\t\t_GPIO(160)\n#define TEGRA_PIN_PU1\t\t\t_GPIO(161)\n#define TEGRA_PIN_PU2\t\t\t_GPIO(162)\n#define TEGRA_PIN_PU3\t\t\t_GPIO(163)\n#define TEGRA_PIN_PU4\t\t\t_GPIO(164)\n#define TEGRA_PIN_PU5\t\t\t_GPIO(165)\n#define TEGRA_PIN_PU6\t\t\t_GPIO(166)\n#define TEGRA_PIN_JTAG_RTCK_PU7\t\t_GPIO(167)\n#define TEGRA_PIN_PV0\t\t\t_GPIO(168)\n#define TEGRA_PIN_PV1\t\t\t_GPIO(169)\n#define TEGRA_PIN_PV2\t\t\t_GPIO(170)\n#define TEGRA_PIN_PV3\t\t\t_GPIO(171)\n#define TEGRA_PIN_PV4\t\t\t_GPIO(172)\n#define TEGRA_PIN_PV5\t\t\t_GPIO(173)\n#define TEGRA_PIN_PV6\t\t\t_GPIO(174)\n#define TEGRA_PIN_LCD_DC1_PV7\t\t_GPIO(175)\n#define TEGRA_PIN_LCD_CS1_N_PW0\t\t_GPIO(176)\n#define TEGRA_PIN_LCD_M1_PW1\t\t_GPIO(177)\n#define TEGRA_PIN_SPI2_CS1_N_PW2\t_GPIO(178)\n#define TEGRA_PIN_SPI2_CS2_N_PW3\t_GPIO(179)\n#define TEGRA_PIN_DAP_MCLK1_PW4\t\t_GPIO(180)\n#define TEGRA_PIN_DAP_MCLK2_PW5\t\t_GPIO(181)\n#define TEGRA_PIN_UART3_TXD_PW6\t\t_GPIO(182)\n#define TEGRA_PIN_UART3_RXD_PW7\t\t_GPIO(183)\n#define TEGRA_PIN_SPI2_MOSI_PX0\t\t_GPIO(184)\n#define TEGRA_PIN_SPI2_MISO_PX1\t\t_GPIO(185)\n#define TEGRA_PIN_SPI2_SCK_PX2\t\t_GPIO(186)\n#define TEGRA_PIN_SPI2_CS0_N_PX3\t_GPIO(187)\n#define TEGRA_PIN_SPI1_MOSI_PX4\t\t_GPIO(188)\n#define TEGRA_PIN_SPI1_SCK_PX5\t\t_GPIO(189)\n#define TEGRA_PIN_SPI1_CS0_N_PX6\t_GPIO(190)\n#define TEGRA_PIN_SPI1_MISO_PX7\t\t_GPIO(191)\n#define TEGRA_PIN_ULPI_CLK_PY0\t\t_GPIO(192)\n#define TEGRA_PIN_ULPI_DIR_PY1\t\t_GPIO(193)\n#define TEGRA_PIN_ULPI_NXT_PY2\t\t_GPIO(194)\n#define TEGRA_PIN_ULPI_STP_PY3\t\t_GPIO(195)\n#define TEGRA_PIN_SDIO1_DAT3_PY4\t_GPIO(196)\n#define TEGRA_PIN_SDIO1_DAT2_PY5\t_GPIO(197)\n#define TEGRA_PIN_SDIO1_DAT1_PY6\t_GPIO(198)\n#define TEGRA_PIN_SDIO1_DAT0_PY7\t_GPIO(199)\n#define TEGRA_PIN_SDIO1_CLK_PZ0\t\t_GPIO(200)\n#define TEGRA_PIN_SDIO1_CMD_PZ1\t\t_GPIO(201)\n#define TEGRA_PIN_LCD_SDIN_PZ2\t\t_GPIO(202)\n#define TEGRA_PIN_LCD_WR_N_PZ3\t\t_GPIO(203)\n#define TEGRA_PIN_LCD_SCK_PZ4\t\t_GPIO(204)\n#define TEGRA_PIN_SYS_CLK_REQ_PZ5\t_GPIO(205)\n#define TEGRA_PIN_PWR_I2C_SCL_PZ6\t_GPIO(206)\n#define TEGRA_PIN_PWR_I2C_SDA_PZ7\t_GPIO(207)\n#define TEGRA_PIN_GMI_AD20_PAA0\t\t_GPIO(208)\n#define TEGRA_PIN_GMI_AD21_PAA1\t\t_GPIO(209)\n#define TEGRA_PIN_GMI_AD22_PAA2\t\t_GPIO(210)\n#define TEGRA_PIN_GMI_AD23_PAA3\t\t_GPIO(211)\n#define TEGRA_PIN_GMI_AD24_PAA4\t\t_GPIO(212)\n#define TEGRA_PIN_GMI_AD25_PAA5\t\t_GPIO(213)\n#define TEGRA_PIN_GMI_AD26_PAA6\t\t_GPIO(214)\n#define TEGRA_PIN_GMI_AD27_PAA7\t\t_GPIO(215)\n#define TEGRA_PIN_LED_BLINK_PBB0\t_GPIO(216)\n#define TEGRA_PIN_VI_GP0_PBB1\t\t_GPIO(217)\n#define TEGRA_PIN_CAM_I2C_SCL_PBB2\t_GPIO(218)\n#define TEGRA_PIN_CAM_I2C_SDA_PBB3\t_GPIO(219)\n#define TEGRA_PIN_VI_GP3_PBB4\t\t_GPIO(220)\n#define TEGRA_PIN_VI_GP4_PBB5\t\t_GPIO(221)\n#define TEGRA_PIN_PBB6\t\t\t_GPIO(222)\n#define TEGRA_PIN_PBB7\t\t\t_GPIO(223)\n\n \n#define NUM_GPIOS\t\t\t(TEGRA_PIN_PBB7 + 1)\n#define _PIN(offset)\t\t\t(NUM_GPIOS + (offset))\n\n#define TEGRA_PIN_CRT_HSYNC\t\t_PIN(30)\n#define TEGRA_PIN_CRT_VSYNC\t\t_PIN(31)\n#define TEGRA_PIN_DDC_SCL\t\t_PIN(32)\n#define TEGRA_PIN_DDC_SDA\t\t_PIN(33)\n#define TEGRA_PIN_OWC\t\t\t_PIN(34)\n#define TEGRA_PIN_CORE_PWR_REQ\t\t_PIN(35)\n#define TEGRA_PIN_CPU_PWR_REQ\t\t_PIN(36)\n#define TEGRA_PIN_PWR_INT_N\t\t_PIN(37)\n#define TEGRA_PIN_CLK_32_K_IN\t\t_PIN(38)\n#define TEGRA_PIN_DDR_COMP_PD\t\t_PIN(39)\n#define TEGRA_PIN_DDR_COMP_PU\t\t_PIN(40)\n#define TEGRA_PIN_DDR_A0\t\t_PIN(41)\n#define TEGRA_PIN_DDR_A1\t\t_PIN(42)\n#define TEGRA_PIN_DDR_A2\t\t_PIN(43)\n#define TEGRA_PIN_DDR_A3\t\t_PIN(44)\n#define TEGRA_PIN_DDR_A4\t\t_PIN(45)\n#define TEGRA_PIN_DDR_A5\t\t_PIN(46)\n#define TEGRA_PIN_DDR_A6\t\t_PIN(47)\n#define TEGRA_PIN_DDR_A7\t\t_PIN(48)\n#define TEGRA_PIN_DDR_A8\t\t_PIN(49)\n#define TEGRA_PIN_DDR_A9\t\t_PIN(50)\n#define TEGRA_PIN_DDR_A10\t\t_PIN(51)\n#define TEGRA_PIN_DDR_A11\t\t_PIN(52)\n#define TEGRA_PIN_DDR_A12\t\t_PIN(53)\n#define TEGRA_PIN_DDR_A13\t\t_PIN(54)\n#define TEGRA_PIN_DDR_A14\t\t_PIN(55)\n#define TEGRA_PIN_DDR_CAS_N\t\t_PIN(56)\n#define TEGRA_PIN_DDR_BA0\t\t_PIN(57)\n#define TEGRA_PIN_DDR_BA1\t\t_PIN(58)\n#define TEGRA_PIN_DDR_BA2\t\t_PIN(59)\n#define TEGRA_PIN_DDR_DQS0P\t\t_PIN(60)\n#define TEGRA_PIN_DDR_DQS0N\t\t_PIN(61)\n#define TEGRA_PIN_DDR_DQS1P\t\t_PIN(62)\n#define TEGRA_PIN_DDR_DQS1N\t\t_PIN(63)\n#define TEGRA_PIN_DDR_DQS2P\t\t_PIN(64)\n#define TEGRA_PIN_DDR_DQS2N\t\t_PIN(65)\n#define TEGRA_PIN_DDR_DQS3P\t\t_PIN(66)\n#define TEGRA_PIN_DDR_DQS3N\t\t_PIN(67)\n#define TEGRA_PIN_DDR_CKE0\t\t_PIN(68)\n#define TEGRA_PIN_DDR_CKE1\t\t_PIN(69)\n#define TEGRA_PIN_DDR_CLK\t\t_PIN(70)\n#define TEGRA_PIN_DDR_CLK_N\t\t_PIN(71)\n#define TEGRA_PIN_DDR_DM0\t\t_PIN(72)\n#define TEGRA_PIN_DDR_DM1\t\t_PIN(73)\n#define TEGRA_PIN_DDR_DM2\t\t_PIN(74)\n#define TEGRA_PIN_DDR_DM3\t\t_PIN(75)\n#define TEGRA_PIN_DDR_ODT\t\t_PIN(76)\n#define TEGRA_PIN_DDR_QUSE0\t\t_PIN(77)\n#define TEGRA_PIN_DDR_QUSE1\t\t_PIN(78)\n#define TEGRA_PIN_DDR_QUSE2\t\t_PIN(79)\n#define TEGRA_PIN_DDR_QUSE3\t\t_PIN(80)\n#define TEGRA_PIN_DDR_RAS_N\t\t_PIN(81)\n#define TEGRA_PIN_DDR_WE_N\t\t_PIN(82)\n#define TEGRA_PIN_DDR_DQ0\t\t_PIN(83)\n#define TEGRA_PIN_DDR_DQ1\t\t_PIN(84)\n#define TEGRA_PIN_DDR_DQ2\t\t_PIN(85)\n#define TEGRA_PIN_DDR_DQ3\t\t_PIN(86)\n#define TEGRA_PIN_DDR_DQ4\t\t_PIN(87)\n#define TEGRA_PIN_DDR_DQ5\t\t_PIN(88)\n#define TEGRA_PIN_DDR_DQ6\t\t_PIN(89)\n#define TEGRA_PIN_DDR_DQ7\t\t_PIN(90)\n#define TEGRA_PIN_DDR_DQ8\t\t_PIN(91)\n#define TEGRA_PIN_DDR_DQ9\t\t_PIN(92)\n#define TEGRA_PIN_DDR_DQ10\t\t_PIN(93)\n#define TEGRA_PIN_DDR_DQ11\t\t_PIN(94)\n#define TEGRA_PIN_DDR_DQ12\t\t_PIN(95)\n#define TEGRA_PIN_DDR_DQ13\t\t_PIN(96)\n#define TEGRA_PIN_DDR_DQ14\t\t_PIN(97)\n#define TEGRA_PIN_DDR_DQ15\t\t_PIN(98)\n#define TEGRA_PIN_DDR_DQ16\t\t_PIN(99)\n#define TEGRA_PIN_DDR_DQ17\t\t_PIN(100)\n#define TEGRA_PIN_DDR_DQ18\t\t_PIN(101)\n#define TEGRA_PIN_DDR_DQ19\t\t_PIN(102)\n#define TEGRA_PIN_DDR_DQ20\t\t_PIN(103)\n#define TEGRA_PIN_DDR_DQ21\t\t_PIN(104)\n#define TEGRA_PIN_DDR_DQ22\t\t_PIN(105)\n#define TEGRA_PIN_DDR_DQ23\t\t_PIN(106)\n#define TEGRA_PIN_DDR_DQ24\t\t_PIN(107)\n#define TEGRA_PIN_DDR_DQ25\t\t_PIN(108)\n#define TEGRA_PIN_DDR_DQ26\t\t_PIN(109)\n#define TEGRA_PIN_DDR_DQ27\t\t_PIN(110)\n#define TEGRA_PIN_DDR_DQ28\t\t_PIN(111)\n#define TEGRA_PIN_DDR_DQ29\t\t_PIN(112)\n#define TEGRA_PIN_DDR_DQ30\t\t_PIN(113)\n#define TEGRA_PIN_DDR_DQ31\t\t_PIN(114)\n#define TEGRA_PIN_DDR_CS0_N\t\t_PIN(115)\n#define TEGRA_PIN_DDR_CS1_N\t\t_PIN(116)\n#define TEGRA_PIN_SYS_RESET\t\t_PIN(117)\n#define TEGRA_PIN_JTAG_TRST_N\t\t_PIN(118)\n#define TEGRA_PIN_JTAG_TDO\t\t_PIN(119)\n#define TEGRA_PIN_JTAG_TMS\t\t_PIN(120)\n#define TEGRA_PIN_JTAG_TCK\t\t_PIN(121)\n#define TEGRA_PIN_JTAG_TDI\t\t_PIN(122)\n#define TEGRA_PIN_TEST_MODE_EN\t\t_PIN(123)\n\nstatic const struct pinctrl_pin_desc tegra20_pins[] = {\n\tPINCTRL_PIN(TEGRA_PIN_VI_GP6_PA0, \"VI_GP6 PA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_CTS_N_PA1, \"UART3_CTS_N PA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_FS_PA2, \"DAP2_FS PA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_SCLK_PA3, \"DAP2_SCLK PA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_DIN_PA4, \"DAP2_DIN PA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_DOUT_PA5, \"DAP2_DOUT PA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_CLK_PA6, \"SDIO3_CLK PA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_CMD_PA7, \"SDIO3_CMD PA7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD17_PB0, \"GMI_AD17 PB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD18_PB1, \"GMI_AD18 PB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_PWR0_PB2, \"LCD_PWR0 PB2\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_PCLK_PB3, \"LCD_PCLK PB3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_DAT3_PB4, \"SDIO3_DAT3 PB4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_DAT2_PB5, \"SDIO3_DAT2 PB5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_DAT1_PB6, \"SDIO3_DAT1 PB6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_DAT0_PB7, \"SDIO3_DAT0 PB7\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_RTS_N_PC0, \"UART3_RTS_N PC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_PWR1_PC1, \"LCD_PWR1 PC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_TXD_PC2, \"UART2_TXD PC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RXD_PC3, \"UART2_RXD PC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SCL_PC4, \"GEN1_I2C_SCL PC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SDA_PC5, \"GEN1_I2C_SDA PC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_PWR2_PC6, \"LCD_PWR2 PC6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_WP_N_PC7, \"GMI_WP_N PC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_DAT5_PD0, \"SDIO3_DAT5 PD0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_DAT4_PD1, \"SDIO3_DAT4 PD1\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_GP5_PD2, \"VI_GP5 PD2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_DAT6_PD3, \"SDIO3_DAT6 PD3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO3_DAT7_PD4, \"SDIO3_DAT7 PD4\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D1_PD5, \"VI_D1 PD5\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_VSYNC_PD6, \"VI_VSYNC PD6\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_HSYNC_PD7, \"VI_HSYNC PD7\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D0_PE0, \"LCD_D0 PE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D1_PE1, \"LCD_D1 PE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D2_PE2, \"LCD_D2 PE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D3_PE3, \"LCD_D3 PE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D4_PE4, \"LCD_D4 PE4\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D5_PE5, \"LCD_D5 PE5\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D6_PE6, \"LCD_D6 PE6\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D7_PE7, \"LCD_D7 PE7\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D8_PF0, \"LCD_D8 PF0\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D9_PF1, \"LCD_D9 PF1\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D10_PF2, \"LCD_D10 PF2\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D11_PF3, \"LCD_D11 PF3\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D12_PF4, \"LCD_D12 PF4\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D13_PF5, \"LCD_D13 PF5\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D14_PF6, \"LCD_D14 PF6\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D15_PF7, \"LCD_D15 PF7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD0_PG0, \"GMI_AD0 PG0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD1_PG1, \"GMI_AD1 PG1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD2_PG2, \"GMI_AD2 PG2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD3_PG3, \"GMI_AD3 PG3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD4_PG4, \"GMI_AD4 PG4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD5_PG5, \"GMI_AD5 PG5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD6_PG6, \"GMI_AD6 PG6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD7_PG7, \"GMI_AD7 PG7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD8_PH0, \"GMI_AD8 PH0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD9_PH1, \"GMI_AD9 PH1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD10_PH2, \"GMI_AD10 PH2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD11_PH3, \"GMI_AD11 PH3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD12_PH4, \"GMI_AD12 PH4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD13_PH5, \"GMI_AD13 PH5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD14_PH6, \"GMI_AD14 PH6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD15_PH7, \"GMI_AD15 PH7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_HIOW_N_PI0, \"GMI_HIOW_N PI0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_HIOR_N_PI1, \"GMI_HIOR_N PI1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS5_N_PI2, \"GMI_CS5_N PI2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS6_N_PI3, \"GMI_CS6_N PI3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_RST_N_PI4, \"GMI_RST_N PI4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_IORDY_PI5, \"GMI_IORDY PI5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS7_N_PI6, \"GMI_CS7_N PI6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_WAIT_PI7, \"GMI_WAIT PI7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS0_N_PJ0, \"GMI_CS0_N PJ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_DE_PJ1, \"LCD_DE PJ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS1_N_PJ2, \"GMI_CS1_N PJ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_HSYNC_PJ3, \"LCD_HSYNC PJ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_VSYNC_PJ4, \"LCD_VSYNC PJ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_CTS_N_PJ5, \"UART2_CTS_N PJ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RTS_N_PJ6, \"UART2_RTS_N PJ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD16_PJ7, \"GMI_AD16 PJ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_ADV_N_PK0, \"GMI_ADV_N PK0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CLK_PK1, \"GMI_CLK PK1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS4_N_PK2, \"GMI_CS4_N PK2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS2_N_PK3, \"GMI_CS2_N PK3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS3_N_PK4, \"GMI_CS3_N PK4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPDIF_OUT_PK5, \"SPDIF_OUT PK5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPDIF_IN_PK6, \"SPDIF_IN PK6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD19_PK7, \"GMI_AD19 PK7\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D2_PL0, \"VI_D2 PL0\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D3_PL1, \"VI_D3 PL1\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D4_PL2, \"VI_D4 PL2\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D5_PL3, \"VI_D5 PL3\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D6_PL4, \"VI_D6 PL4\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D7_PL5, \"VI_D7 PL5\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D8_PL6, \"VI_D8 PL6\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D9_PL7, \"VI_D9 PL7\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D16_PM0, \"LCD_D16 PM0\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D17_PM1, \"LCD_D17 PM1\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D18_PM2, \"LCD_D18 PM2\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D19_PM3, \"LCD_D19 PM3\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D20_PM4, \"LCD_D20 PM4\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D21_PM5, \"LCD_D21 PM5\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D22_PM6, \"LCD_D22 PM6\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_D23_PM7, \"LCD_D23 PM7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_FS_PN0, \"DAP1_FS PN0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_DIN_PN1, \"DAP1_DIN PN1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_DOUT_PN2, \"DAP1_DOUT PN2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_SCLK_PN3, \"DAP1_SCLK PN3\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_CS0_N_PN4, \"LCD_CS0_N PN4\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_SDOUT_PN5, \"LCD_SDOUT PN5\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_DC0_PN6, \"LCD_DC0 PN6\"),\n\tPINCTRL_PIN(TEGRA_PIN_HDMI_INT_N_PN7, \"HDMI_INT_N PN7\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA7_PO0, \"ULPI_DATA7 PO0\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA0_PO1, \"ULPI_DATA0 PO1\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA1_PO2, \"ULPI_DATA1 PO2\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA2_PO3, \"ULPI_DATA2 PO3\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA3_PO4, \"ULPI_DATA3 PO4\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA4_PO5, \"ULPI_DATA4 PO5\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA5_PO6, \"ULPI_DATA5 PO6\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA6_PO7, \"ULPI_DATA6 PO7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_FS_PP0, \"DAP3_FS PP0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_DIN_PP1, \"DAP3_DIN PP1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_DOUT_PP2, \"DAP3_DOUT PP2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_SCLK_PP3, \"DAP3_SCLK PP3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_FS_PP4, \"DAP4_FS PP4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DIN_PP5, \"DAP4_DIN PP5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DOUT_PP6, \"DAP4_DOUT PP6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_SCLK_PP7, \"DAP4_SCLK PP7\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL0_PQ0, \"KB_COL0 PQ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL1_PQ1, \"KB_COL1 PQ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL2_PQ2, \"KB_COL2 PQ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL3_PQ3, \"KB_COL3 PQ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL4_PQ4, \"KB_COL4 PQ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL5_PQ5, \"KB_COL5 PQ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL6_PQ6, \"KB_COL6 PQ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL7_PQ7, \"KB_COL7 PQ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW0_PR0, \"KB_ROW0 PR0\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW1_PR1, \"KB_ROW1 PR1\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW2_PR2, \"KB_ROW2 PR2\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW3_PR3, \"KB_ROW3 PR3\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW4_PR4, \"KB_ROW4 PR4\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW5_PR5, \"KB_ROW5 PR5\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW6_PR6, \"KB_ROW6 PR6\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW7_PR7, \"KB_ROW7 PR7\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW8_PS0, \"KB_ROW8 PS0\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW9_PS1, \"KB_ROW9 PS1\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW10_PS2, \"KB_ROW10 PS2\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW11_PS3, \"KB_ROW11 PS3\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW12_PS4, \"KB_ROW12 PS4\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW13_PS5, \"KB_ROW13 PS5\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW14_PS6, \"KB_ROW14 PS6\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW15_PS7, \"KB_ROW15 PS7\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_PCLK_PT0, \"VI_PCLK PT0\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_MCLK_PT1, \"VI_MCLK PT1\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D10_PT2, \"VD_D10 PT2\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D11_PT3, \"VI_D11 PT3\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_D0_PT4, \"VI_D0 PT4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SCL_PT5, \"GEN2_I2C_SCL PT5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SDA_PT6, \"GEN2_I2C_SDA PT6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_DPD_PT7, \"GMI_DPD PT7\"),\n\t \n\tPINCTRL_PIN(TEGRA_PIN_PU0, \"PU0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU1, \"PU1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU2, \"PU2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU3, \"PU3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU4, \"PU4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU5, \"PU5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU6, \"PU6\"),\n\tPINCTRL_PIN(TEGRA_PIN_JTAG_RTCK_PU7, \"JTAG_RTCK PU7\"),\n\t \n\tPINCTRL_PIN(TEGRA_PIN_PV0, \"PV0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PV1, \"PV1\"),\n\t \n\tPINCTRL_PIN(TEGRA_PIN_PV2, \"PV2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PV3, \"PV3\"),\n\t \n\tPINCTRL_PIN(TEGRA_PIN_PV4, \"PV4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PV5, \"PV5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PV6, \"PV6\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_DC1_PV7, \"LCD_DC1 PV7\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_CS1_N_PW0, \"LCD_CS1_N PW0\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_M1_PW1, \"LCD_M1 PW1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_CS1_N_PW2, \"SPI2_CS1_N PW2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_CS2_N_PW3, \"SPI2_CS2_N PW3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP_MCLK1_PW4, \"DAP_MCLK1 PW4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP_MCLK2_PW5, \"DAP_MCLK2 PW5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_TXD_PW6, \"UART3_TXD PW6\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_RXD_PW7, \"UART3_RXD PW7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_MOSI_PX0, \"SPI2_MOSI PX0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_MISO_PX1, \"SPI2_MISO PX1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_SCK_PX2, \"SPI2_SCK PX2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI2_CS0_N_PX3, \"SPI2_CS0_N PX3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_MOSI_PX4, \"SPI1_MOSI PX4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_SCK_PX5, \"SPI1_SCK PX5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_CS0_N_PX6, \"SPI1_CS0_N PX6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPI1_MISO_PX7, \"SPI1_MISO PX7\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_CLK_PY0, \"ULPI_CLK PY0\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DIR_PY1, \"ULPI_DIR PY1\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_NXT_PY2, \"ULPI_NXT PY2\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_STP_PY3, \"ULPI_STP PY3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO1_DAT3_PY4, \"SDIO1_DAT3 PY4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO1_DAT2_PY5, \"SDIO1_DAT2 PY5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO1_DAT1_PY6, \"SDIO1_DAT1 PY6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO1_DAT0_PY7, \"SDIO1_DAT0 PY7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO1_CLK_PZ0, \"SDIO1_CLK PZ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDIO1_CMD_PZ1, \"SDIO1_CMD PZ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_SDIN_PZ2, \"LCD_SDIN PZ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_WR_N_PZ3, \"LCD_WR_N PZ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_LCD_SCK_PZ4, \"LCD_SCK PZ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SYS_CLK_REQ_PZ5, \"SYS_CLK_REQ PZ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SCL_PZ6, \"PWR_I2C_SCL PZ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SDA_PZ7, \"PWR_I2C_SDA PZ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD20_PAA0, \"GMI_AD20 PAA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD21_PAA1, \"GMI_AD21 PAA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD22_PAA2, \"GMI_AD22 PAA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD23_PAA3, \"GMI_AD23 PAA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD24_PAA4, \"GMI_AD24 PAA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD25_PAA5, \"GMI_AD25 PAA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD26_PAA6, \"GMI_AD26 PAA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD27_PAA7, \"GMI_AD27 PAA7\"),\n\tPINCTRL_PIN(TEGRA_PIN_LED_BLINK_PBB0, \"LED_BLINK PBB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_GP0_PBB1, \"VI_GP0 PBB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SCL_PBB2, \"CAM_I2C_SCL PBB2\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SDA_PBB3, \"CAM_I2C_SDA PBB3\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_GP3_PBB4, \"VI_GP3 PBB4\"),\n\tPINCTRL_PIN(TEGRA_PIN_VI_GP4_PBB5, \"VI_GP4 PBB5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PBB6, \"PBB6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PBB7, \"PBB7\"),\n\tPINCTRL_PIN(TEGRA_PIN_CRT_HSYNC, \"CRT_HSYNC\"),\n\tPINCTRL_PIN(TEGRA_PIN_CRT_VSYNC, \"CRT_VSYNC\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDC_SCL, \"DDC_SCL\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDC_SDA, \"DDC_SDA\"),\n\tPINCTRL_PIN(TEGRA_PIN_OWC, \"OWC\"),\n\tPINCTRL_PIN(TEGRA_PIN_CORE_PWR_REQ, \"CORE_PWR_REQ\"),\n\tPINCTRL_PIN(TEGRA_PIN_CPU_PWR_REQ, \"CPU_PWR_REQ\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_INT_N, \"PWR_INT_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK_32_K_IN, \"CLK_32_K_IN\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_COMP_PD, \"DDR_COMP_PD\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_COMP_PU, \"DDR_COMP_PU\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A0, \"DDR_A0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A1, \"DDR_A1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A2, \"DDR_A2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A3, \"DDR_A3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A4, \"DDR_A4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A5, \"DDR_A5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A6, \"DDR_A6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A7, \"DDR_A7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A8, \"DDR_A8\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A9, \"DDR_A9\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A10, \"DDR_A10\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A11, \"DDR_A11\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A12, \"DDR_A12\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A13, \"DDR_A13\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_A14, \"DDR_A14\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_CAS_N, \"DDR_CAS_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_BA0, \"DDR_BA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_BA1, \"DDR_BA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_BA2, \"DDR_BA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQS0P, \"DDR_DQS0P\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQS0N, \"DDR_DQS0N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQS1P, \"DDR_DQS1P\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQS1N, \"DDR_DQS1N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQS2P, \"DDR_DQS2P\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQS2N, \"DDR_DQS2N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQS3P, \"DDR_DQS3P\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQS3N, \"DDR_DQS3N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_CKE0, \"DDR_CKE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_CKE1, \"DDR_CKE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_CLK, \"DDR_CLK\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_CLK_N, \"DDR_CLK_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DM0, \"DDR_DM0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DM1, \"DDR_DM1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DM2, \"DDR_DM2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DM3, \"DDR_DM3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_ODT, \"DDR_ODT\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_QUSE0, \"DDR_QUSE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_QUSE1, \"DDR_QUSE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_QUSE2, \"DDR_QUSE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_QUSE3, \"DDR_QUSE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_RAS_N, \"DDR_RAS_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_WE_N, \"DDR_WE_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ0, \"DDR_DQ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ1, \"DDR_DQ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ2, \"DDR_DQ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ3, \"DDR_DQ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ4, \"DDR_DQ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ5, \"DDR_DQ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ6, \"DDR_DQ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ7, \"DDR_DQ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ8, \"DDR_DQ8\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ9, \"DDR_DQ9\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ10, \"DDR_DQ10\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ11, \"DDR_DQ11\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ12, \"DDR_DQ12\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ13, \"DDR_DQ13\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ14, \"DDR_DQ14\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ15, \"DDR_DQ15\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ16, \"DDR_DQ16\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ17, \"DDR_DQ17\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ18, \"DDR_DQ18\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ19, \"DDR_DQ19\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ20, \"DDR_DQ20\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ21, \"DDR_DQ21\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ22, \"DDR_DQ22\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ23, \"DDR_DQ23\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ24, \"DDR_DQ24\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ25, \"DDR_DQ25\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ26, \"DDR_DQ26\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ27, \"DDR_DQ27\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ28, \"DDR_DQ28\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ29, \"DDR_DQ29\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ30, \"DDR_DQ30\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_DQ31, \"DDR_DQ31\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_CS0_N, \"DDR_CS0_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDR_CS1_N, \"DDR_CS1_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_SYS_RESET, \"SYS_RESET\"),\n\tPINCTRL_PIN(TEGRA_PIN_JTAG_TRST_N, \"JTAG_TRST_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_JTAG_TDO, \"JTAG_TDO\"),\n\tPINCTRL_PIN(TEGRA_PIN_JTAG_TMS, \"JTAG_TMS\"),\n\tPINCTRL_PIN(TEGRA_PIN_JTAG_TCK, \"JTAG_TCK\"),\n\tPINCTRL_PIN(TEGRA_PIN_JTAG_TDI, \"JTAG_TDI\"),\n\tPINCTRL_PIN(TEGRA_PIN_TEST_MODE_EN, \"TEST_MODE_EN\"),\n};\n\nstatic const unsigned ata_pins[] = {\n\tTEGRA_PIN_GMI_CS6_N_PI3,\n\tTEGRA_PIN_GMI_CS7_N_PI6,\n\tTEGRA_PIN_GMI_RST_N_PI4,\n};\n\nstatic const unsigned atb_pins[] = {\n\tTEGRA_PIN_GMI_CS5_N_PI2,\n\tTEGRA_PIN_GMI_DPD_PT7,\n};\n\nstatic const unsigned atc_pins[] = {\n\tTEGRA_PIN_GMI_IORDY_PI5,\n\tTEGRA_PIN_GMI_WAIT_PI7,\n\tTEGRA_PIN_GMI_ADV_N_PK0,\n\tTEGRA_PIN_GMI_CLK_PK1,\n\tTEGRA_PIN_GMI_CS2_N_PK3,\n\tTEGRA_PIN_GMI_CS3_N_PK4,\n\tTEGRA_PIN_GMI_CS4_N_PK2,\n\tTEGRA_PIN_GMI_AD0_PG0,\n\tTEGRA_PIN_GMI_AD1_PG1,\n\tTEGRA_PIN_GMI_AD2_PG2,\n\tTEGRA_PIN_GMI_AD3_PG3,\n\tTEGRA_PIN_GMI_AD4_PG4,\n\tTEGRA_PIN_GMI_AD5_PG5,\n\tTEGRA_PIN_GMI_AD6_PG6,\n\tTEGRA_PIN_GMI_AD7_PG7,\n\tTEGRA_PIN_GMI_HIOW_N_PI0,\n\tTEGRA_PIN_GMI_HIOR_N_PI1,\n};\n\nstatic const unsigned atd_pins[] = {\n\tTEGRA_PIN_GMI_AD8_PH0,\n\tTEGRA_PIN_GMI_AD9_PH1,\n\tTEGRA_PIN_GMI_AD10_PH2,\n\tTEGRA_PIN_GMI_AD11_PH3,\n};\n\nstatic const unsigned ate_pins[] = {\n\tTEGRA_PIN_GMI_AD12_PH4,\n\tTEGRA_PIN_GMI_AD13_PH5,\n\tTEGRA_PIN_GMI_AD14_PH6,\n\tTEGRA_PIN_GMI_AD15_PH7,\n};\n\nstatic const unsigned cdev1_pins[] = {\n\tTEGRA_PIN_DAP_MCLK1_PW4,\n};\n\nstatic const unsigned cdev2_pins[] = {\n\tTEGRA_PIN_DAP_MCLK2_PW5,\n};\n\nstatic const unsigned crtp_pins[] = {\n\tTEGRA_PIN_CRT_HSYNC,\n\tTEGRA_PIN_CRT_VSYNC,\n};\n\nstatic const unsigned csus_pins[] = {\n\tTEGRA_PIN_VI_MCLK_PT1,\n};\n\nstatic const unsigned dap1_pins[] = {\n\tTEGRA_PIN_DAP1_FS_PN0,\n\tTEGRA_PIN_DAP1_DIN_PN1,\n\tTEGRA_PIN_DAP1_DOUT_PN2,\n\tTEGRA_PIN_DAP1_SCLK_PN3,\n};\n\nstatic const unsigned dap2_pins[] = {\n\tTEGRA_PIN_DAP2_FS_PA2,\n\tTEGRA_PIN_DAP2_SCLK_PA3,\n\tTEGRA_PIN_DAP2_DIN_PA4,\n\tTEGRA_PIN_DAP2_DOUT_PA5,\n};\n\nstatic const unsigned dap3_pins[] = {\n\tTEGRA_PIN_DAP3_FS_PP0,\n\tTEGRA_PIN_DAP3_DIN_PP1,\n\tTEGRA_PIN_DAP3_DOUT_PP2,\n\tTEGRA_PIN_DAP3_SCLK_PP3,\n};\n\nstatic const unsigned dap4_pins[] = {\n\tTEGRA_PIN_DAP4_FS_PP4,\n\tTEGRA_PIN_DAP4_DIN_PP5,\n\tTEGRA_PIN_DAP4_DOUT_PP6,\n\tTEGRA_PIN_DAP4_SCLK_PP7,\n};\n\nstatic const unsigned ddc_pins[] = {\n\tTEGRA_PIN_DDC_SCL,\n\tTEGRA_PIN_DDC_SDA,\n};\n\nstatic const unsigned dta_pins[] = {\n\tTEGRA_PIN_VI_D0_PT4,\n\tTEGRA_PIN_VI_D1_PD5,\n};\n\nstatic const unsigned dtb_pins[] = {\n\tTEGRA_PIN_VI_D10_PT2,\n\tTEGRA_PIN_VI_D11_PT3,\n};\n\nstatic const unsigned dtc_pins[] = {\n\tTEGRA_PIN_VI_HSYNC_PD7,\n\tTEGRA_PIN_VI_VSYNC_PD6,\n};\n\nstatic const unsigned dtd_pins[] = {\n\tTEGRA_PIN_VI_PCLK_PT0,\n\tTEGRA_PIN_VI_D2_PL0,\n\tTEGRA_PIN_VI_D3_PL1,\n\tTEGRA_PIN_VI_D4_PL2,\n\tTEGRA_PIN_VI_D5_PL3,\n\tTEGRA_PIN_VI_D6_PL4,\n\tTEGRA_PIN_VI_D7_PL5,\n\tTEGRA_PIN_VI_D8_PL6,\n\tTEGRA_PIN_VI_D9_PL7,\n};\n\nstatic const unsigned dte_pins[] = {\n\tTEGRA_PIN_VI_GP0_PBB1,\n\tTEGRA_PIN_VI_GP3_PBB4,\n\tTEGRA_PIN_VI_GP4_PBB5,\n\tTEGRA_PIN_VI_GP5_PD2,\n\tTEGRA_PIN_VI_GP6_PA0,\n};\n\nstatic const unsigned dtf_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SCL_PBB2,\n\tTEGRA_PIN_CAM_I2C_SDA_PBB3,\n};\n\nstatic const unsigned gma_pins[] = {\n\tTEGRA_PIN_GMI_AD20_PAA0,\n\tTEGRA_PIN_GMI_AD21_PAA1,\n\tTEGRA_PIN_GMI_AD22_PAA2,\n\tTEGRA_PIN_GMI_AD23_PAA3,\n};\n\nstatic const unsigned gmb_pins[] = {\n\tTEGRA_PIN_GMI_WP_N_PC7,\n};\n\nstatic const unsigned gmc_pins[] = {\n\tTEGRA_PIN_GMI_AD16_PJ7,\n\tTEGRA_PIN_GMI_AD17_PB0,\n\tTEGRA_PIN_GMI_AD18_PB1,\n\tTEGRA_PIN_GMI_AD19_PK7,\n};\n\nstatic const unsigned gmd_pins[] = {\n\tTEGRA_PIN_GMI_CS0_N_PJ0,\n\tTEGRA_PIN_GMI_CS1_N_PJ2,\n};\n\nstatic const unsigned gme_pins[] = {\n\tTEGRA_PIN_GMI_AD24_PAA4,\n\tTEGRA_PIN_GMI_AD25_PAA5,\n\tTEGRA_PIN_GMI_AD26_PAA6,\n\tTEGRA_PIN_GMI_AD27_PAA7,\n};\n\nstatic const unsigned gpu_pins[] = {\n\tTEGRA_PIN_PU0,\n\tTEGRA_PIN_PU1,\n\tTEGRA_PIN_PU2,\n\tTEGRA_PIN_PU3,\n\tTEGRA_PIN_PU4,\n\tTEGRA_PIN_PU5,\n\tTEGRA_PIN_PU6,\n};\n\nstatic const unsigned gpu7_pins[] = {\n\tTEGRA_PIN_JTAG_RTCK_PU7,\n};\n\nstatic const unsigned gpv_pins[] = {\n\tTEGRA_PIN_PV4,\n\tTEGRA_PIN_PV5,\n\tTEGRA_PIN_PV6,\n};\n\nstatic const unsigned hdint_pins[] = {\n\tTEGRA_PIN_HDMI_INT_N_PN7,\n};\n\nstatic const unsigned i2cp_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SCL_PZ6,\n\tTEGRA_PIN_PWR_I2C_SDA_PZ7,\n};\n\nstatic const unsigned irrx_pins[] = {\n\tTEGRA_PIN_UART2_RTS_N_PJ6,\n};\n\nstatic const unsigned irtx_pins[] = {\n\tTEGRA_PIN_UART2_CTS_N_PJ5,\n};\n\nstatic const unsigned kbca_pins[] = {\n\tTEGRA_PIN_KB_ROW0_PR0,\n\tTEGRA_PIN_KB_ROW1_PR1,\n\tTEGRA_PIN_KB_ROW2_PR2,\n};\n\nstatic const unsigned kbcb_pins[] = {\n\tTEGRA_PIN_KB_ROW7_PR7,\n\tTEGRA_PIN_KB_ROW8_PS0,\n\tTEGRA_PIN_KB_ROW9_PS1,\n\tTEGRA_PIN_KB_ROW10_PS2,\n\tTEGRA_PIN_KB_ROW11_PS3,\n\tTEGRA_PIN_KB_ROW12_PS4,\n\tTEGRA_PIN_KB_ROW13_PS5,\n\tTEGRA_PIN_KB_ROW14_PS6,\n\tTEGRA_PIN_KB_ROW15_PS7,\n};\n\nstatic const unsigned kbcc_pins[] = {\n\tTEGRA_PIN_KB_COL0_PQ0,\n\tTEGRA_PIN_KB_COL1_PQ1,\n};\n\nstatic const unsigned kbcd_pins[] = {\n\tTEGRA_PIN_KB_ROW3_PR3,\n\tTEGRA_PIN_KB_ROW4_PR4,\n\tTEGRA_PIN_KB_ROW5_PR5,\n\tTEGRA_PIN_KB_ROW6_PR6,\n};\n\nstatic const unsigned kbce_pins[] = {\n\tTEGRA_PIN_KB_COL7_PQ7,\n};\n\nstatic const unsigned kbcf_pins[] = {\n\tTEGRA_PIN_KB_COL2_PQ2,\n\tTEGRA_PIN_KB_COL3_PQ3,\n\tTEGRA_PIN_KB_COL4_PQ4,\n\tTEGRA_PIN_KB_COL5_PQ5,\n\tTEGRA_PIN_KB_COL6_PQ6,\n};\n\nstatic const unsigned lcsn_pins[] = {\n\tTEGRA_PIN_LCD_CS0_N_PN4,\n};\n\nstatic const unsigned ld0_pins[] = {\n\tTEGRA_PIN_LCD_D0_PE0,\n};\n\nstatic const unsigned ld1_pins[] = {\n\tTEGRA_PIN_LCD_D1_PE1,\n};\n\nstatic const unsigned ld2_pins[] = {\n\tTEGRA_PIN_LCD_D2_PE2,\n};\n\nstatic const unsigned ld3_pins[] = {\n\tTEGRA_PIN_LCD_D3_PE3,\n};\n\nstatic const unsigned ld4_pins[] = {\n\tTEGRA_PIN_LCD_D4_PE4,\n};\n\nstatic const unsigned ld5_pins[] = {\n\tTEGRA_PIN_LCD_D5_PE5,\n};\n\nstatic const unsigned ld6_pins[] = {\n\tTEGRA_PIN_LCD_D6_PE6,\n};\n\nstatic const unsigned ld7_pins[] = {\n\tTEGRA_PIN_LCD_D7_PE7,\n};\n\nstatic const unsigned ld8_pins[] = {\n\tTEGRA_PIN_LCD_D8_PF0,\n};\n\nstatic const unsigned ld9_pins[] = {\n\tTEGRA_PIN_LCD_D9_PF1,\n};\n\nstatic const unsigned ld10_pins[] = {\n\tTEGRA_PIN_LCD_D10_PF2,\n};\n\nstatic const unsigned ld11_pins[] = {\n\tTEGRA_PIN_LCD_D11_PF3,\n};\n\nstatic const unsigned ld12_pins[] = {\n\tTEGRA_PIN_LCD_D12_PF4,\n};\n\nstatic const unsigned ld13_pins[] = {\n\tTEGRA_PIN_LCD_D13_PF5,\n};\n\nstatic const unsigned ld14_pins[] = {\n\tTEGRA_PIN_LCD_D14_PF6,\n};\n\nstatic const unsigned ld15_pins[] = {\n\tTEGRA_PIN_LCD_D15_PF7,\n};\n\nstatic const unsigned ld16_pins[] = {\n\tTEGRA_PIN_LCD_D16_PM0,\n};\n\nstatic const unsigned ld17_pins[] = {\n\tTEGRA_PIN_LCD_D17_PM1,\n};\n\nstatic const unsigned ldc_pins[] = {\n\tTEGRA_PIN_LCD_DC0_PN6,\n};\n\nstatic const unsigned ldi_pins[] = {\n\tTEGRA_PIN_LCD_D22_PM6,\n};\n\nstatic const unsigned lhp0_pins[] = {\n\tTEGRA_PIN_LCD_D21_PM5,\n};\n\nstatic const unsigned lhp1_pins[] = {\n\tTEGRA_PIN_LCD_D18_PM2,\n};\n\nstatic const unsigned lhp2_pins[] = {\n\tTEGRA_PIN_LCD_D19_PM3,\n};\n\nstatic const unsigned lhs_pins[] = {\n\tTEGRA_PIN_LCD_HSYNC_PJ3,\n};\n\nstatic const unsigned lm0_pins[] = {\n\tTEGRA_PIN_LCD_CS1_N_PW0,\n};\n\nstatic const unsigned lm1_pins[] = {\n\tTEGRA_PIN_LCD_M1_PW1,\n};\n\nstatic const unsigned lpp_pins[] = {\n\tTEGRA_PIN_LCD_D23_PM7,\n};\n\nstatic const unsigned lpw0_pins[] = {\n\tTEGRA_PIN_LCD_PWR0_PB2,\n};\n\nstatic const unsigned lpw1_pins[] = {\n\tTEGRA_PIN_LCD_PWR1_PC1,\n};\n\nstatic const unsigned lpw2_pins[] = {\n\tTEGRA_PIN_LCD_PWR2_PC6,\n};\n\nstatic const unsigned lsc0_pins[] = {\n\tTEGRA_PIN_LCD_PCLK_PB3,\n};\n\nstatic const unsigned lsc1_pins[] = {\n\tTEGRA_PIN_LCD_WR_N_PZ3,\n};\n\nstatic const unsigned lsck_pins[] = {\n\tTEGRA_PIN_LCD_SCK_PZ4,\n};\n\nstatic const unsigned lsda_pins[] = {\n\tTEGRA_PIN_LCD_SDOUT_PN5,\n};\n\nstatic const unsigned lsdi_pins[] = {\n\tTEGRA_PIN_LCD_SDIN_PZ2,\n};\n\nstatic const unsigned lspi_pins[] = {\n\tTEGRA_PIN_LCD_DE_PJ1,\n};\n\nstatic const unsigned lvp0_pins[] = {\n\tTEGRA_PIN_LCD_DC1_PV7,\n};\n\nstatic const unsigned lvp1_pins[] = {\n\tTEGRA_PIN_LCD_D20_PM4,\n};\n\nstatic const unsigned lvs_pins[] = {\n\tTEGRA_PIN_LCD_VSYNC_PJ4,\n};\n\nstatic const unsigned ls_pins[] = {\n\tTEGRA_PIN_LCD_PWR0_PB2,\n\tTEGRA_PIN_LCD_PWR1_PC1,\n\tTEGRA_PIN_LCD_PWR2_PC6,\n\tTEGRA_PIN_LCD_SDIN_PZ2,\n\tTEGRA_PIN_LCD_SDOUT_PN5,\n\tTEGRA_PIN_LCD_WR_N_PZ3,\n\tTEGRA_PIN_LCD_CS0_N_PN4,\n\tTEGRA_PIN_LCD_DC0_PN6,\n\tTEGRA_PIN_LCD_SCK_PZ4,\n};\n\nstatic const unsigned lc_pins[] = {\n\tTEGRA_PIN_LCD_PCLK_PB3,\n\tTEGRA_PIN_LCD_DE_PJ1,\n\tTEGRA_PIN_LCD_HSYNC_PJ3,\n\tTEGRA_PIN_LCD_VSYNC_PJ4,\n\tTEGRA_PIN_LCD_CS1_N_PW0,\n\tTEGRA_PIN_LCD_M1_PW1,\n\tTEGRA_PIN_LCD_DC1_PV7,\n\tTEGRA_PIN_HDMI_INT_N_PN7,\n};\n\nstatic const unsigned ld17_0_pins[] = {\n\tTEGRA_PIN_LCD_D0_PE0,\n\tTEGRA_PIN_LCD_D1_PE1,\n\tTEGRA_PIN_LCD_D2_PE2,\n\tTEGRA_PIN_LCD_D3_PE3,\n\tTEGRA_PIN_LCD_D4_PE4,\n\tTEGRA_PIN_LCD_D5_PE5,\n\tTEGRA_PIN_LCD_D6_PE6,\n\tTEGRA_PIN_LCD_D7_PE7,\n\tTEGRA_PIN_LCD_D8_PF0,\n\tTEGRA_PIN_LCD_D9_PF1,\n\tTEGRA_PIN_LCD_D10_PF2,\n\tTEGRA_PIN_LCD_D11_PF3,\n\tTEGRA_PIN_LCD_D12_PF4,\n\tTEGRA_PIN_LCD_D13_PF5,\n\tTEGRA_PIN_LCD_D14_PF6,\n\tTEGRA_PIN_LCD_D15_PF7,\n\tTEGRA_PIN_LCD_D16_PM0,\n\tTEGRA_PIN_LCD_D17_PM1,\n};\n\nstatic const unsigned ld19_18_pins[] = {\n\tTEGRA_PIN_LCD_D18_PM2,\n\tTEGRA_PIN_LCD_D19_PM3,\n};\n\nstatic const unsigned ld21_20_pins[] = {\n\tTEGRA_PIN_LCD_D20_PM4,\n\tTEGRA_PIN_LCD_D21_PM5,\n};\n\nstatic const unsigned ld23_22_pins[] = {\n\tTEGRA_PIN_LCD_D22_PM6,\n\tTEGRA_PIN_LCD_D23_PM7,\n};\n\nstatic const unsigned owc_pins[] = {\n\tTEGRA_PIN_OWC,\n};\n\nstatic const unsigned pmc_pins[] = {\n\tTEGRA_PIN_LED_BLINK_PBB0,\n\tTEGRA_PIN_SYS_CLK_REQ_PZ5,\n\tTEGRA_PIN_CORE_PWR_REQ,\n\tTEGRA_PIN_CPU_PWR_REQ,\n\tTEGRA_PIN_PWR_INT_N,\n};\n\nstatic const unsigned pta_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SCL_PT5,\n\tTEGRA_PIN_GEN2_I2C_SDA_PT6,\n};\n\nstatic const unsigned rm_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SCL_PC4,\n\tTEGRA_PIN_GEN1_I2C_SDA_PC5,\n};\n\nstatic const unsigned sdb_pins[] = {\n\tTEGRA_PIN_SDIO3_CMD_PA7,\n};\n\nstatic const unsigned sdc_pins[] = {\n\tTEGRA_PIN_SDIO3_DAT0_PB7,\n\tTEGRA_PIN_SDIO3_DAT1_PB6,\n\tTEGRA_PIN_SDIO3_DAT2_PB5,\n\tTEGRA_PIN_SDIO3_DAT3_PB4,\n};\n\nstatic const unsigned sdd_pins[] = {\n\tTEGRA_PIN_SDIO3_CLK_PA6,\n};\n\nstatic const unsigned sdio1_pins[] = {\n\tTEGRA_PIN_SDIO1_CLK_PZ0,\n\tTEGRA_PIN_SDIO1_CMD_PZ1,\n\tTEGRA_PIN_SDIO1_DAT0_PY7,\n\tTEGRA_PIN_SDIO1_DAT1_PY6,\n\tTEGRA_PIN_SDIO1_DAT2_PY5,\n\tTEGRA_PIN_SDIO1_DAT3_PY4,\n};\n\nstatic const unsigned slxa_pins[] = {\n\tTEGRA_PIN_SDIO3_DAT4_PD1,\n};\n\nstatic const unsigned slxc_pins[] = {\n\tTEGRA_PIN_SDIO3_DAT6_PD3,\n};\n\nstatic const unsigned slxd_pins[] = {\n\tTEGRA_PIN_SDIO3_DAT7_PD4,\n};\n\nstatic const unsigned slxk_pins[] = {\n\tTEGRA_PIN_SDIO3_DAT5_PD0,\n};\n\nstatic const unsigned spdi_pins[] = {\n\tTEGRA_PIN_SPDIF_IN_PK6,\n};\n\nstatic const unsigned spdo_pins[] = {\n\tTEGRA_PIN_SPDIF_OUT_PK5,\n};\n\nstatic const unsigned spia_pins[] = {\n\tTEGRA_PIN_SPI2_MOSI_PX0,\n};\n\nstatic const unsigned spib_pins[] = {\n\tTEGRA_PIN_SPI2_MISO_PX1,\n};\n\nstatic const unsigned spic_pins[] = {\n\tTEGRA_PIN_SPI2_CS0_N_PX3,\n\tTEGRA_PIN_SPI2_SCK_PX2,\n};\n\nstatic const unsigned spid_pins[] = {\n\tTEGRA_PIN_SPI1_MOSI_PX4,\n};\n\nstatic const unsigned spie_pins[] = {\n\tTEGRA_PIN_SPI1_CS0_N_PX6,\n\tTEGRA_PIN_SPI1_SCK_PX5,\n};\n\nstatic const unsigned spif_pins[] = {\n\tTEGRA_PIN_SPI1_MISO_PX7,\n};\n\nstatic const unsigned spig_pins[] = {\n\tTEGRA_PIN_SPI2_CS1_N_PW2,\n};\n\nstatic const unsigned spih_pins[] = {\n\tTEGRA_PIN_SPI2_CS2_N_PW3,\n};\n\nstatic const unsigned uaa_pins[] = {\n\tTEGRA_PIN_ULPI_DATA0_PO1,\n\tTEGRA_PIN_ULPI_DATA1_PO2,\n\tTEGRA_PIN_ULPI_DATA2_PO3,\n\tTEGRA_PIN_ULPI_DATA3_PO4,\n};\n\nstatic const unsigned uab_pins[] = {\n\tTEGRA_PIN_ULPI_DATA4_PO5,\n\tTEGRA_PIN_ULPI_DATA5_PO6,\n\tTEGRA_PIN_ULPI_DATA6_PO7,\n\tTEGRA_PIN_ULPI_DATA7_PO0,\n};\n\nstatic const unsigned uac_pins[] = {\n\tTEGRA_PIN_PV0,\n\tTEGRA_PIN_PV1,\n\tTEGRA_PIN_PV2,\n\tTEGRA_PIN_PV3,\n};\n\nstatic const unsigned ck32_pins[] = {\n\tTEGRA_PIN_CLK_32_K_IN,\n};\n\nstatic const unsigned uad_pins[] = {\n\tTEGRA_PIN_UART2_RXD_PC3,\n\tTEGRA_PIN_UART2_TXD_PC2,\n};\n\nstatic const unsigned uca_pins[] = {\n\tTEGRA_PIN_UART3_RXD_PW7,\n\tTEGRA_PIN_UART3_TXD_PW6,\n};\n\nstatic const unsigned ucb_pins[] = {\n\tTEGRA_PIN_UART3_CTS_N_PA1,\n\tTEGRA_PIN_UART3_RTS_N_PC0,\n};\n\nstatic const unsigned uda_pins[] = {\n\tTEGRA_PIN_ULPI_CLK_PY0,\n\tTEGRA_PIN_ULPI_DIR_PY1,\n\tTEGRA_PIN_ULPI_NXT_PY2,\n\tTEGRA_PIN_ULPI_STP_PY3,\n};\n\nstatic const unsigned ddrc_pins[] = {\n\tTEGRA_PIN_DDR_COMP_PD,\n\tTEGRA_PIN_DDR_COMP_PU,\n};\n\nstatic const unsigned pmca_pins[] = {\n\tTEGRA_PIN_LED_BLINK_PBB0,\n};\n\nstatic const unsigned pmcb_pins[] = {\n\tTEGRA_PIN_SYS_CLK_REQ_PZ5,\n};\n\nstatic const unsigned pmcc_pins[] = {\n\tTEGRA_PIN_CORE_PWR_REQ,\n};\n\nstatic const unsigned pmcd_pins[] = {\n\tTEGRA_PIN_CPU_PWR_REQ,\n};\n\nstatic const unsigned pmce_pins[] = {\n\tTEGRA_PIN_PWR_INT_N,\n};\n\nstatic const unsigned xm2c_pins[] = {\n\tTEGRA_PIN_DDR_A0,\n\tTEGRA_PIN_DDR_A1,\n\tTEGRA_PIN_DDR_A2,\n\tTEGRA_PIN_DDR_A3,\n\tTEGRA_PIN_DDR_A4,\n\tTEGRA_PIN_DDR_A5,\n\tTEGRA_PIN_DDR_A6,\n\tTEGRA_PIN_DDR_A7,\n\tTEGRA_PIN_DDR_A8,\n\tTEGRA_PIN_DDR_A9,\n\tTEGRA_PIN_DDR_A10,\n\tTEGRA_PIN_DDR_A11,\n\tTEGRA_PIN_DDR_A12,\n\tTEGRA_PIN_DDR_A13,\n\tTEGRA_PIN_DDR_A14,\n\tTEGRA_PIN_DDR_CAS_N,\n\tTEGRA_PIN_DDR_BA0,\n\tTEGRA_PIN_DDR_BA1,\n\tTEGRA_PIN_DDR_BA2,\n\tTEGRA_PIN_DDR_DQS0P,\n\tTEGRA_PIN_DDR_DQS0N,\n\tTEGRA_PIN_DDR_DQS1P,\n\tTEGRA_PIN_DDR_DQS1N,\n\tTEGRA_PIN_DDR_DQS2P,\n\tTEGRA_PIN_DDR_DQS2N,\n\tTEGRA_PIN_DDR_DQS3P,\n\tTEGRA_PIN_DDR_DQS3N,\n\tTEGRA_PIN_DDR_CS0_N,\n\tTEGRA_PIN_DDR_CS1_N,\n\tTEGRA_PIN_DDR_CKE0,\n\tTEGRA_PIN_DDR_CKE1,\n\tTEGRA_PIN_DDR_CLK,\n\tTEGRA_PIN_DDR_CLK_N,\n\tTEGRA_PIN_DDR_DM0,\n\tTEGRA_PIN_DDR_DM1,\n\tTEGRA_PIN_DDR_DM2,\n\tTEGRA_PIN_DDR_DM3,\n\tTEGRA_PIN_DDR_ODT,\n\tTEGRA_PIN_DDR_RAS_N,\n\tTEGRA_PIN_DDR_WE_N,\n\tTEGRA_PIN_DDR_QUSE0,\n\tTEGRA_PIN_DDR_QUSE1,\n\tTEGRA_PIN_DDR_QUSE2,\n\tTEGRA_PIN_DDR_QUSE3,\n};\n\nstatic const unsigned xm2d_pins[] = {\n\tTEGRA_PIN_DDR_DQ0,\n\tTEGRA_PIN_DDR_DQ1,\n\tTEGRA_PIN_DDR_DQ2,\n\tTEGRA_PIN_DDR_DQ3,\n\tTEGRA_PIN_DDR_DQ4,\n\tTEGRA_PIN_DDR_DQ5,\n\tTEGRA_PIN_DDR_DQ6,\n\tTEGRA_PIN_DDR_DQ7,\n\tTEGRA_PIN_DDR_DQ8,\n\tTEGRA_PIN_DDR_DQ9,\n\tTEGRA_PIN_DDR_DQ10,\n\tTEGRA_PIN_DDR_DQ11,\n\tTEGRA_PIN_DDR_DQ12,\n\tTEGRA_PIN_DDR_DQ13,\n\tTEGRA_PIN_DDR_DQ14,\n\tTEGRA_PIN_DDR_DQ15,\n\tTEGRA_PIN_DDR_DQ16,\n\tTEGRA_PIN_DDR_DQ17,\n\tTEGRA_PIN_DDR_DQ18,\n\tTEGRA_PIN_DDR_DQ19,\n\tTEGRA_PIN_DDR_DQ20,\n\tTEGRA_PIN_DDR_DQ21,\n\tTEGRA_PIN_DDR_DQ22,\n\tTEGRA_PIN_DDR_DQ23,\n\tTEGRA_PIN_DDR_DQ24,\n\tTEGRA_PIN_DDR_DQ25,\n\tTEGRA_PIN_DDR_DQ26,\n\tTEGRA_PIN_DDR_DQ27,\n\tTEGRA_PIN_DDR_DQ28,\n\tTEGRA_PIN_DDR_DQ29,\n\tTEGRA_PIN_DDR_DQ30,\n\tTEGRA_PIN_DDR_DQ31,\n};\n\nstatic const unsigned drive_ao1_pins[] = {\n\tTEGRA_PIN_SYS_RESET,\n\tTEGRA_PIN_PWR_I2C_SCL_PZ6,\n\tTEGRA_PIN_PWR_I2C_SDA_PZ7,\n\tTEGRA_PIN_KB_ROW0_PR0,\n\tTEGRA_PIN_KB_ROW1_PR1,\n\tTEGRA_PIN_KB_ROW2_PR2,\n\tTEGRA_PIN_KB_ROW3_PR3,\n\tTEGRA_PIN_KB_ROW4_PR4,\n\tTEGRA_PIN_KB_ROW5_PR5,\n\tTEGRA_PIN_KB_ROW6_PR6,\n\tTEGRA_PIN_KB_ROW7_PR7,\n};\n\nstatic const unsigned drive_ao2_pins[] = {\n\tTEGRA_PIN_KB_ROW8_PS0,\n\tTEGRA_PIN_KB_ROW9_PS1,\n\tTEGRA_PIN_KB_ROW10_PS2,\n\tTEGRA_PIN_KB_ROW11_PS3,\n\tTEGRA_PIN_KB_ROW12_PS4,\n\tTEGRA_PIN_KB_ROW13_PS5,\n\tTEGRA_PIN_KB_ROW14_PS6,\n\tTEGRA_PIN_KB_ROW15_PS7,\n\tTEGRA_PIN_KB_COL0_PQ0,\n\tTEGRA_PIN_KB_COL1_PQ1,\n\tTEGRA_PIN_KB_COL2_PQ2,\n\tTEGRA_PIN_KB_COL3_PQ3,\n\tTEGRA_PIN_KB_COL4_PQ4,\n\tTEGRA_PIN_KB_COL5_PQ5,\n\tTEGRA_PIN_KB_COL6_PQ6,\n\tTEGRA_PIN_KB_COL7_PQ7,\n\tTEGRA_PIN_LED_BLINK_PBB0,\n\tTEGRA_PIN_SYS_CLK_REQ_PZ5,\n\tTEGRA_PIN_CORE_PWR_REQ,\n\tTEGRA_PIN_CPU_PWR_REQ,\n\tTEGRA_PIN_PWR_INT_N,\n\tTEGRA_PIN_CLK_32_K_IN,\n};\n\nstatic const unsigned drive_at1_pins[] = {\n\tTEGRA_PIN_GMI_IORDY_PI5,\n\tTEGRA_PIN_GMI_AD8_PH0,\n\tTEGRA_PIN_GMI_AD9_PH1,\n\tTEGRA_PIN_GMI_AD10_PH2,\n\tTEGRA_PIN_GMI_AD11_PH3,\n\tTEGRA_PIN_GMI_AD12_PH4,\n\tTEGRA_PIN_GMI_AD13_PH5,\n\tTEGRA_PIN_GMI_AD14_PH6,\n\tTEGRA_PIN_GMI_AD15_PH7,\n\tTEGRA_PIN_GMI_CS7_N_PI6,\n\tTEGRA_PIN_GMI_DPD_PT7,\n\tTEGRA_PIN_GEN2_I2C_SCL_PT5,\n\tTEGRA_PIN_GEN2_I2C_SDA_PT6,\n};\n\nstatic const unsigned drive_at2_pins[] = {\n\tTEGRA_PIN_GMI_WAIT_PI7,\n\tTEGRA_PIN_GMI_ADV_N_PK0,\n\tTEGRA_PIN_GMI_CLK_PK1,\n\tTEGRA_PIN_GMI_CS6_N_PI3,\n\tTEGRA_PIN_GMI_CS5_N_PI2,\n\tTEGRA_PIN_GMI_CS4_N_PK2,\n\tTEGRA_PIN_GMI_CS3_N_PK4,\n\tTEGRA_PIN_GMI_CS2_N_PK3,\n\tTEGRA_PIN_GMI_AD0_PG0,\n\tTEGRA_PIN_GMI_AD1_PG1,\n\tTEGRA_PIN_GMI_AD2_PG2,\n\tTEGRA_PIN_GMI_AD3_PG3,\n\tTEGRA_PIN_GMI_AD4_PG4,\n\tTEGRA_PIN_GMI_AD5_PG5,\n\tTEGRA_PIN_GMI_AD6_PG6,\n\tTEGRA_PIN_GMI_AD7_PG7,\n\tTEGRA_PIN_GMI_HIOW_N_PI0,\n\tTEGRA_PIN_GMI_HIOR_N_PI1,\n\tTEGRA_PIN_GMI_RST_N_PI4,\n};\n\nstatic const unsigned drive_cdev1_pins[] = {\n\tTEGRA_PIN_DAP_MCLK1_PW4,\n};\n\nstatic const unsigned drive_cdev2_pins[] = {\n\tTEGRA_PIN_DAP_MCLK2_PW5,\n};\n\nstatic const unsigned drive_csus_pins[] = {\n\tTEGRA_PIN_VI_MCLK_PT1,\n};\n\nstatic const unsigned drive_dap1_pins[] = {\n\tTEGRA_PIN_DAP1_FS_PN0,\n\tTEGRA_PIN_DAP1_DIN_PN1,\n\tTEGRA_PIN_DAP1_DOUT_PN2,\n\tTEGRA_PIN_DAP1_SCLK_PN3,\n\tTEGRA_PIN_SPDIF_OUT_PK5,\n\tTEGRA_PIN_SPDIF_IN_PK6,\n};\n\nstatic const unsigned drive_dap2_pins[] = {\n\tTEGRA_PIN_DAP2_FS_PA2,\n\tTEGRA_PIN_DAP2_SCLK_PA3,\n\tTEGRA_PIN_DAP2_DIN_PA4,\n\tTEGRA_PIN_DAP2_DOUT_PA5,\n};\n\nstatic const unsigned drive_dap3_pins[] = {\n\tTEGRA_PIN_DAP3_FS_PP0,\n\tTEGRA_PIN_DAP3_DIN_PP1,\n\tTEGRA_PIN_DAP3_DOUT_PP2,\n\tTEGRA_PIN_DAP3_SCLK_PP3,\n};\n\nstatic const unsigned drive_dap4_pins[] = {\n\tTEGRA_PIN_DAP4_FS_PP4,\n\tTEGRA_PIN_DAP4_DIN_PP5,\n\tTEGRA_PIN_DAP4_DOUT_PP6,\n\tTEGRA_PIN_DAP4_SCLK_PP7,\n};\n\nstatic const unsigned drive_dbg_pins[] = {\n\tTEGRA_PIN_PU0,\n\tTEGRA_PIN_PU1,\n\tTEGRA_PIN_PU2,\n\tTEGRA_PIN_PU3,\n\tTEGRA_PIN_PU4,\n\tTEGRA_PIN_PU5,\n\tTEGRA_PIN_PU6,\n\tTEGRA_PIN_JTAG_RTCK_PU7,\n\tTEGRA_PIN_GEN1_I2C_SDA_PC5,\n\tTEGRA_PIN_GEN1_I2C_SCL_PC4,\n\tTEGRA_PIN_JTAG_TRST_N,\n\tTEGRA_PIN_JTAG_TDO,\n\tTEGRA_PIN_JTAG_TMS,\n\tTEGRA_PIN_JTAG_TCK,\n\tTEGRA_PIN_JTAG_TDI,\n\tTEGRA_PIN_TEST_MODE_EN,\n};\n\nstatic const unsigned drive_lcd1_pins[] = {\n\tTEGRA_PIN_LCD_PWR1_PC1,\n\tTEGRA_PIN_LCD_PWR2_PC6,\n\tTEGRA_PIN_LCD_SDIN_PZ2,\n\tTEGRA_PIN_LCD_SDOUT_PN5,\n\tTEGRA_PIN_LCD_WR_N_PZ3,\n\tTEGRA_PIN_LCD_CS0_N_PN4,\n\tTEGRA_PIN_LCD_DC0_PN6,\n\tTEGRA_PIN_LCD_SCK_PZ4,\n};\n\nstatic const unsigned drive_lcd2_pins[] = {\n\tTEGRA_PIN_LCD_PWR0_PB2,\n\tTEGRA_PIN_LCD_PCLK_PB3,\n\tTEGRA_PIN_LCD_DE_PJ1,\n\tTEGRA_PIN_LCD_HSYNC_PJ3,\n\tTEGRA_PIN_LCD_VSYNC_PJ4,\n\tTEGRA_PIN_LCD_D0_PE0,\n\tTEGRA_PIN_LCD_D1_PE1,\n\tTEGRA_PIN_LCD_D2_PE2,\n\tTEGRA_PIN_LCD_D3_PE3,\n\tTEGRA_PIN_LCD_D4_PE4,\n\tTEGRA_PIN_LCD_D5_PE5,\n\tTEGRA_PIN_LCD_D6_PE6,\n\tTEGRA_PIN_LCD_D7_PE7,\n\tTEGRA_PIN_LCD_D8_PF0,\n\tTEGRA_PIN_LCD_D9_PF1,\n\tTEGRA_PIN_LCD_D10_PF2,\n\tTEGRA_PIN_LCD_D11_PF3,\n\tTEGRA_PIN_LCD_D12_PF4,\n\tTEGRA_PIN_LCD_D13_PF5,\n\tTEGRA_PIN_LCD_D14_PF6,\n\tTEGRA_PIN_LCD_D15_PF7,\n\tTEGRA_PIN_LCD_D16_PM0,\n\tTEGRA_PIN_LCD_D17_PM1,\n\tTEGRA_PIN_LCD_D18_PM2,\n\tTEGRA_PIN_LCD_D19_PM3,\n\tTEGRA_PIN_LCD_D20_PM4,\n\tTEGRA_PIN_LCD_D21_PM5,\n\tTEGRA_PIN_LCD_D22_PM6,\n\tTEGRA_PIN_LCD_D23_PM7,\n\tTEGRA_PIN_LCD_CS1_N_PW0,\n\tTEGRA_PIN_LCD_M1_PW1,\n\tTEGRA_PIN_LCD_DC1_PV7,\n\tTEGRA_PIN_HDMI_INT_N_PN7,\n};\n\nstatic const unsigned drive_sdmmc2_pins[] = {\n\tTEGRA_PIN_SDIO3_DAT4_PD1,\n\tTEGRA_PIN_SDIO3_DAT5_PD0,\n\tTEGRA_PIN_SDIO3_DAT6_PD3,\n\tTEGRA_PIN_SDIO3_DAT7_PD4,\n};\n\nstatic const unsigned drive_sdmmc3_pins[] = {\n\tTEGRA_PIN_SDIO3_CLK_PA6,\n\tTEGRA_PIN_SDIO3_CMD_PA7,\n\tTEGRA_PIN_SDIO3_DAT0_PB7,\n\tTEGRA_PIN_SDIO3_DAT1_PB6,\n\tTEGRA_PIN_SDIO3_DAT2_PB5,\n\tTEGRA_PIN_SDIO3_DAT3_PB4,\n\tTEGRA_PIN_PV4,\n\tTEGRA_PIN_PV5,\n\tTEGRA_PIN_PV6,\n};\n\nstatic const unsigned drive_spi_pins[] = {\n\tTEGRA_PIN_SPI2_MOSI_PX0,\n\tTEGRA_PIN_SPI2_MISO_PX1,\n\tTEGRA_PIN_SPI2_SCK_PX2,\n\tTEGRA_PIN_SPI2_CS0_N_PX3,\n\tTEGRA_PIN_SPI1_MOSI_PX4,\n\tTEGRA_PIN_SPI1_SCK_PX5,\n\tTEGRA_PIN_SPI1_CS0_N_PX6,\n\tTEGRA_PIN_SPI1_MISO_PX7,\n\tTEGRA_PIN_SPI2_CS1_N_PW2,\n\tTEGRA_PIN_SPI2_CS2_N_PW3,\n};\n\nstatic const unsigned drive_uaa_pins[] = {\n\tTEGRA_PIN_ULPI_DATA0_PO1,\n\tTEGRA_PIN_ULPI_DATA1_PO2,\n\tTEGRA_PIN_ULPI_DATA2_PO3,\n\tTEGRA_PIN_ULPI_DATA3_PO4,\n};\n\nstatic const unsigned drive_uab_pins[] = {\n\tTEGRA_PIN_ULPI_DATA4_PO5,\n\tTEGRA_PIN_ULPI_DATA5_PO6,\n\tTEGRA_PIN_ULPI_DATA6_PO7,\n\tTEGRA_PIN_ULPI_DATA7_PO0,\n\tTEGRA_PIN_PV0,\n\tTEGRA_PIN_PV1,\n\tTEGRA_PIN_PV2,\n\tTEGRA_PIN_PV3,\n};\n\nstatic const unsigned drive_uart2_pins[] = {\n\tTEGRA_PIN_UART2_TXD_PC2,\n\tTEGRA_PIN_UART2_RXD_PC3,\n\tTEGRA_PIN_UART2_RTS_N_PJ6,\n\tTEGRA_PIN_UART2_CTS_N_PJ5,\n};\n\nstatic const unsigned drive_uart3_pins[] = {\n\tTEGRA_PIN_UART3_TXD_PW6,\n\tTEGRA_PIN_UART3_RXD_PW7,\n\tTEGRA_PIN_UART3_RTS_N_PC0,\n\tTEGRA_PIN_UART3_CTS_N_PA1,\n};\n\nstatic const unsigned drive_vi1_pins[] = {\n\tTEGRA_PIN_VI_D0_PT4,\n\tTEGRA_PIN_VI_D1_PD5,\n\tTEGRA_PIN_VI_D2_PL0,\n\tTEGRA_PIN_VI_D3_PL1,\n\tTEGRA_PIN_VI_D4_PL2,\n\tTEGRA_PIN_VI_D5_PL3,\n\tTEGRA_PIN_VI_D6_PL4,\n\tTEGRA_PIN_VI_D7_PL5,\n\tTEGRA_PIN_VI_D8_PL6,\n\tTEGRA_PIN_VI_D9_PL7,\n\tTEGRA_PIN_VI_D10_PT2,\n\tTEGRA_PIN_VI_D11_PT3,\n\tTEGRA_PIN_VI_PCLK_PT0,\n\tTEGRA_PIN_VI_VSYNC_PD6,\n\tTEGRA_PIN_VI_HSYNC_PD7,\n};\n\nstatic const unsigned drive_vi2_pins[] = {\n\tTEGRA_PIN_VI_GP0_PBB1,\n\tTEGRA_PIN_CAM_I2C_SCL_PBB2,\n\tTEGRA_PIN_CAM_I2C_SDA_PBB3,\n\tTEGRA_PIN_VI_GP3_PBB4,\n\tTEGRA_PIN_VI_GP4_PBB5,\n\tTEGRA_PIN_VI_GP5_PD2,\n\tTEGRA_PIN_VI_GP6_PA0,\n};\n\nstatic const unsigned drive_xm2a_pins[] = {\n\tTEGRA_PIN_DDR_A0,\n\tTEGRA_PIN_DDR_A1,\n\tTEGRA_PIN_DDR_A2,\n\tTEGRA_PIN_DDR_A3,\n\tTEGRA_PIN_DDR_A4,\n\tTEGRA_PIN_DDR_A5,\n\tTEGRA_PIN_DDR_A6,\n\tTEGRA_PIN_DDR_A7,\n\tTEGRA_PIN_DDR_A8,\n\tTEGRA_PIN_DDR_A9,\n\tTEGRA_PIN_DDR_A10,\n\tTEGRA_PIN_DDR_A11,\n\tTEGRA_PIN_DDR_A12,\n\tTEGRA_PIN_DDR_A13,\n\tTEGRA_PIN_DDR_A14,\n\tTEGRA_PIN_DDR_BA0,\n\tTEGRA_PIN_DDR_BA1,\n\tTEGRA_PIN_DDR_BA2,\n\tTEGRA_PIN_DDR_CS0_N,\n\tTEGRA_PIN_DDR_CS1_N,\n\tTEGRA_PIN_DDR_ODT,\n\tTEGRA_PIN_DDR_RAS_N,\n\tTEGRA_PIN_DDR_CAS_N,\n\tTEGRA_PIN_DDR_WE_N,\n\tTEGRA_PIN_DDR_CKE0,\n\tTEGRA_PIN_DDR_CKE1,\n};\n\nstatic const unsigned drive_xm2c_pins[] = {\n\tTEGRA_PIN_DDR_DQS0P,\n\tTEGRA_PIN_DDR_DQS0N,\n\tTEGRA_PIN_DDR_DQS1P,\n\tTEGRA_PIN_DDR_DQS1N,\n\tTEGRA_PIN_DDR_DQS2P,\n\tTEGRA_PIN_DDR_DQS2N,\n\tTEGRA_PIN_DDR_DQS3P,\n\tTEGRA_PIN_DDR_DQS3N,\n\tTEGRA_PIN_DDR_QUSE0,\n\tTEGRA_PIN_DDR_QUSE1,\n\tTEGRA_PIN_DDR_QUSE2,\n\tTEGRA_PIN_DDR_QUSE3,\n};\n\nstatic const unsigned drive_xm2d_pins[] = {\n\tTEGRA_PIN_DDR_DQ0,\n\tTEGRA_PIN_DDR_DQ1,\n\tTEGRA_PIN_DDR_DQ2,\n\tTEGRA_PIN_DDR_DQ3,\n\tTEGRA_PIN_DDR_DQ4,\n\tTEGRA_PIN_DDR_DQ5,\n\tTEGRA_PIN_DDR_DQ6,\n\tTEGRA_PIN_DDR_DQ7,\n\tTEGRA_PIN_DDR_DQ8,\n\tTEGRA_PIN_DDR_DQ9,\n\tTEGRA_PIN_DDR_DQ10,\n\tTEGRA_PIN_DDR_DQ11,\n\tTEGRA_PIN_DDR_DQ12,\n\tTEGRA_PIN_DDR_DQ13,\n\tTEGRA_PIN_DDR_DQ14,\n\tTEGRA_PIN_DDR_DQ15,\n\tTEGRA_PIN_DDR_DQ16,\n\tTEGRA_PIN_DDR_DQ17,\n\tTEGRA_PIN_DDR_DQ18,\n\tTEGRA_PIN_DDR_DQ19,\n\tTEGRA_PIN_DDR_DQ20,\n\tTEGRA_PIN_DDR_DQ21,\n\tTEGRA_PIN_DDR_DQ22,\n\tTEGRA_PIN_DDR_DQ23,\n\tTEGRA_PIN_DDR_DQ24,\n\tTEGRA_PIN_DDR_DQ25,\n\tTEGRA_PIN_DDR_DQ26,\n\tTEGRA_PIN_DDR_DQ27,\n\tTEGRA_PIN_DDR_DQ28,\n\tTEGRA_PIN_DDR_DQ29,\n\tTEGRA_PIN_DDR_DQ30,\n\tTEGRA_PIN_DDR_DQ31,\n\tTEGRA_PIN_DDR_DM0,\n\tTEGRA_PIN_DDR_DM1,\n\tTEGRA_PIN_DDR_DM2,\n\tTEGRA_PIN_DDR_DM3,\n};\n\nstatic const unsigned drive_xm2clk_pins[] = {\n\tTEGRA_PIN_DDR_CLK,\n\tTEGRA_PIN_DDR_CLK_N,\n};\n\nstatic const unsigned drive_sdio1_pins[] = {\n\tTEGRA_PIN_SDIO1_CLK_PZ0,\n\tTEGRA_PIN_SDIO1_CMD_PZ1,\n\tTEGRA_PIN_SDIO1_DAT0_PY7,\n\tTEGRA_PIN_SDIO1_DAT1_PY6,\n\tTEGRA_PIN_SDIO1_DAT2_PY5,\n\tTEGRA_PIN_SDIO1_DAT3_PY4,\n};\n\nstatic const unsigned drive_crt_pins[] = {\n\tTEGRA_PIN_CRT_HSYNC,\n\tTEGRA_PIN_CRT_VSYNC,\n};\n\nstatic const unsigned drive_ddc_pins[] = {\n\tTEGRA_PIN_DDC_SCL,\n\tTEGRA_PIN_DDC_SDA,\n};\n\nstatic const unsigned drive_gma_pins[] = {\n\tTEGRA_PIN_GMI_AD20_PAA0,\n\tTEGRA_PIN_GMI_AD21_PAA1,\n\tTEGRA_PIN_GMI_AD22_PAA2,\n\tTEGRA_PIN_GMI_AD23_PAA3,\n};\n\nstatic const unsigned drive_gmb_pins[] = {\n\tTEGRA_PIN_GMI_WP_N_PC7,\n};\n\nstatic const unsigned drive_gmc_pins[] = {\n\tTEGRA_PIN_GMI_AD16_PJ7,\n\tTEGRA_PIN_GMI_AD17_PB0,\n\tTEGRA_PIN_GMI_AD18_PB1,\n\tTEGRA_PIN_GMI_AD19_PK7,\n};\n\nstatic const unsigned drive_gmd_pins[] = {\n\tTEGRA_PIN_GMI_CS0_N_PJ0,\n\tTEGRA_PIN_GMI_CS1_N_PJ2,\n};\n\nstatic const unsigned drive_gme_pins[] = {\n\tTEGRA_PIN_GMI_AD24_PAA4,\n\tTEGRA_PIN_GMI_AD25_PAA5,\n\tTEGRA_PIN_GMI_AD26_PAA6,\n\tTEGRA_PIN_GMI_AD27_PAA7,\n};\n\nstatic const unsigned drive_owr_pins[] = {\n\tTEGRA_PIN_OWC,\n};\n\nstatic const unsigned drive_uda_pins[] = {\n\tTEGRA_PIN_ULPI_CLK_PY0,\n\tTEGRA_PIN_ULPI_DIR_PY1,\n\tTEGRA_PIN_ULPI_NXT_PY2,\n\tTEGRA_PIN_ULPI_STP_PY3,\n};\n\nenum tegra_mux {\n\tTEGRA_MUX_AHB_CLK,\n\tTEGRA_MUX_APB_CLK,\n\tTEGRA_MUX_AUDIO_SYNC,\n\tTEGRA_MUX_CRT,\n\tTEGRA_MUX_DAP1,\n\tTEGRA_MUX_DAP2,\n\tTEGRA_MUX_DAP3,\n\tTEGRA_MUX_DAP4,\n\tTEGRA_MUX_DAP5,\n\tTEGRA_MUX_DISPLAYA,\n\tTEGRA_MUX_DISPLAYB,\n\tTEGRA_MUX_EMC_TEST0_DLL,\n\tTEGRA_MUX_EMC_TEST1_DLL,\n\tTEGRA_MUX_GMI,\n\tTEGRA_MUX_GMI_INT,\n\tTEGRA_MUX_HDMI,\n\tTEGRA_MUX_I2CP,\n\tTEGRA_MUX_I2C1,\n\tTEGRA_MUX_I2C2,\n\tTEGRA_MUX_I2C3,\n\tTEGRA_MUX_IDE,\n\tTEGRA_MUX_IRDA,\n\tTEGRA_MUX_KBC,\n\tTEGRA_MUX_MIO,\n\tTEGRA_MUX_MIPI_HS,\n\tTEGRA_MUX_NAND,\n\tTEGRA_MUX_OSC,\n\tTEGRA_MUX_OWR,\n\tTEGRA_MUX_PCIE,\n\tTEGRA_MUX_PLLA_OUT,\n\tTEGRA_MUX_PLLC_OUT1,\n\tTEGRA_MUX_PLLM_OUT1,\n\tTEGRA_MUX_PLLP_OUT2,\n\tTEGRA_MUX_PLLP_OUT3,\n\tTEGRA_MUX_PLLP_OUT4,\n\tTEGRA_MUX_PWM,\n\tTEGRA_MUX_PWR_INTR,\n\tTEGRA_MUX_PWR_ON,\n\tTEGRA_MUX_RSVD1,\n\tTEGRA_MUX_RSVD2,\n\tTEGRA_MUX_RSVD3,\n\tTEGRA_MUX_RSVD4,\n\tTEGRA_MUX_RTCK,\n\tTEGRA_MUX_SDIO1,\n\tTEGRA_MUX_SDIO2,\n\tTEGRA_MUX_SDIO3,\n\tTEGRA_MUX_SDIO4,\n\tTEGRA_MUX_SFLASH,\n\tTEGRA_MUX_SPDIF,\n\tTEGRA_MUX_SPI1,\n\tTEGRA_MUX_SPI2,\n\tTEGRA_MUX_SPI2_ALT,\n\tTEGRA_MUX_SPI3,\n\tTEGRA_MUX_SPI4,\n\tTEGRA_MUX_TRACE,\n\tTEGRA_MUX_TWC,\n\tTEGRA_MUX_UARTA,\n\tTEGRA_MUX_UARTB,\n\tTEGRA_MUX_UARTC,\n\tTEGRA_MUX_UARTD,\n\tTEGRA_MUX_UARTE,\n\tTEGRA_MUX_ULPI,\n\tTEGRA_MUX_VI,\n\tTEGRA_MUX_VI_SENSOR_CLK,\n\tTEGRA_MUX_XIO,\n};\n\n#define FUNCTION(fname) #fname\n\nstatic const char * const tegra20_functions[] = {\n\tFUNCTION(ahb_clk),\n\tFUNCTION(apb_clk),\n\tFUNCTION(audio_sync),\n\tFUNCTION(crt),\n\tFUNCTION(dap1),\n\tFUNCTION(dap2),\n\tFUNCTION(dap3),\n\tFUNCTION(dap4),\n\tFUNCTION(dap5),\n\tFUNCTION(displaya),\n\tFUNCTION(displayb),\n\tFUNCTION(emc_test0_dll),\n\tFUNCTION(emc_test1_dll),\n\tFUNCTION(gmi),\n\tFUNCTION(gmi_int),\n\tFUNCTION(hdmi),\n\tFUNCTION(i2cp),\n\tFUNCTION(i2c1),\n\tFUNCTION(i2c2),\n\tFUNCTION(i2c3),\n\tFUNCTION(ide),\n\tFUNCTION(irda),\n\tFUNCTION(kbc),\n\tFUNCTION(mio),\n\tFUNCTION(mipi_hs),\n\tFUNCTION(nand),\n\tFUNCTION(osc),\n\tFUNCTION(owr),\n\tFUNCTION(pcie),\n\tFUNCTION(plla_out),\n\tFUNCTION(pllc_out1),\n\tFUNCTION(pllm_out1),\n\tFUNCTION(pllp_out2),\n\tFUNCTION(pllp_out3),\n\tFUNCTION(pllp_out4),\n\tFUNCTION(pwm),\n\tFUNCTION(pwr_intr),\n\tFUNCTION(pwr_on),\n\tFUNCTION(rsvd1),\n\tFUNCTION(rsvd2),\n\tFUNCTION(rsvd3),\n\tFUNCTION(rsvd4),\n\tFUNCTION(rtck),\n\tFUNCTION(sdio1),\n\tFUNCTION(sdio2),\n\tFUNCTION(sdio3),\n\tFUNCTION(sdio4),\n\tFUNCTION(sflash),\n\tFUNCTION(spdif),\n\tFUNCTION(spi1),\n\tFUNCTION(spi2),\n\tFUNCTION(spi2_alt),\n\tFUNCTION(spi3),\n\tFUNCTION(spi4),\n\tFUNCTION(trace),\n\tFUNCTION(twc),\n\tFUNCTION(uarta),\n\tFUNCTION(uartb),\n\tFUNCTION(uartc),\n\tFUNCTION(uartd),\n\tFUNCTION(uarte),\n\tFUNCTION(ulpi),\n\tFUNCTION(vi),\n\tFUNCTION(vi_sensor_clk),\n\tFUNCTION(xio),\n};\n\n#define TRISTATE_REG_A\t\t0x14\n#define PIN_MUX_CTL_REG_A\t0x80\n#define PULLUPDOWN_REG_A\t0xa0\n#define PINGROUP_REG_A\t\t0x868\n\n \n#define MUX_PG(pg_name, f0, f1, f2, f3,\t\t\t\t\\\n\t       tri_r, tri_b, mux_r, mux_b, pupd_r, pupd_b)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.name = #pg_name,\t\t\t\t\\\n\t\t.pins = pg_name##_pins,\t\t\t\t\\\n\t\t.npins = ARRAY_SIZE(pg_name##_pins),\t\t\\\n\t\t.funcs = {\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_ ## f0,\t\t\t\\\n\t\t\tTEGRA_MUX_ ## f1,\t\t\t\\\n\t\t\tTEGRA_MUX_ ## f2,\t\t\t\\\n\t\t\tTEGRA_MUX_ ## f3,\t\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t\t.mux_reg = ((mux_r) - PIN_MUX_CTL_REG_A),\t\\\n\t\t.mux_bank = 1,\t\t\t\t\t\\\n\t\t.mux_bit = mux_b,\t\t\t\t\\\n\t\t.pupd_reg = ((pupd_r) - PULLUPDOWN_REG_A),\t\\\n\t\t.pupd_bank = 2,\t\t\t\t\t\\\n\t\t.pupd_bit = pupd_b,\t\t\t\t\\\n\t\t.tri_reg = ((tri_r) - TRISTATE_REG_A),\t\t\\\n\t\t.tri_bank = 0,\t\t\t\t\t\\\n\t\t.tri_bit = tri_b,\t\t\t\t\\\n\t\t.einput_bit = -1,\t\t\t\t\\\n\t\t.odrain_bit = -1,\t\t\t\t\\\n\t\t.lock_bit = -1,\t\t\t\t\t\\\n\t\t.ioreset_bit = -1,\t\t\t\t\\\n\t\t.rcv_sel_bit = -1,\t\t\t\t\\\n\t\t.drv_reg = -1,\t\t\t\t\t\\\n\t\t.parked_bitmask = 0,\t\t\t\t\\\n\t}\n\n \n#define PULL_PG(pg_name, pupd_r, pupd_b)\t\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.name = #pg_name,\t\t\t\t\\\n\t\t.pins = pg_name##_pins,\t\t\t\t\\\n\t\t.npins = ARRAY_SIZE(pg_name##_pins),\t\t\\\n\t\t.mux_reg = -1,\t\t\t\t\t\\\n\t\t.pupd_reg = ((pupd_r) - PULLUPDOWN_REG_A),\t\\\n\t\t.pupd_bank = 2,\t\t\t\t\t\\\n\t\t.pupd_bit = pupd_b,\t\t\t\t\\\n\t\t.drv_reg = -1,\t\t\t\t\t\\\n\t\t.parked_bitmask = 0,\t\t\t\t\\\n\t}\n\n \n#define DRV_PG_EXT(pg_name, r, hsm_b, schmitt_b, lpmd_b,\t\\\n\t\t   drvdn_b, drvup_b,\t\t\t\t\\\n\t\t   slwr_b, slwr_w, slwf_b, slwf_w)\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.name = \"drive_\" #pg_name,\t\t\t\\\n\t\t.pins = drive_##pg_name##_pins,\t\t\t\\\n\t\t.npins = ARRAY_SIZE(drive_##pg_name##_pins),\t\\\n\t\t.mux_reg = -1,\t\t\t\t\t\\\n\t\t.pupd_reg = -1,\t\t\t\t\t\\\n\t\t.tri_reg = -1,\t\t\t\t\t\\\n\t\t.drv_reg = ((r) - PINGROUP_REG_A),\t\t\\\n\t\t.drv_bank = 3,\t\t\t\t\t\\\n\t\t.parked_bitmask = 0,\t\t\t\t\\\n\t\t.hsm_bit = hsm_b,\t\t\t\t\\\n\t\t.schmitt_bit = schmitt_b,\t\t\t\\\n\t\t.lpmd_bit = lpmd_b,\t\t\t\t\\\n\t\t.drvdn_bit = drvdn_b,\t\t\t\t\\\n\t\t.drvdn_width = 5,\t\t\t\t\\\n\t\t.drvup_bit = drvup_b,\t\t\t\t\\\n\t\t.drvup_width = 5,\t\t\t\t\\\n\t\t.slwr_bit = slwr_b,\t\t\t\t\\\n\t\t.slwr_width = slwr_w,\t\t\t\t\\\n\t\t.slwf_bit = slwf_b,\t\t\t\t\\\n\t\t.slwf_width = slwf_w,\t\t\t\t\\\n\t\t.drvtype_bit = -1,\t\t\t\t\\\n\t}\n\n \n#define DRV_PG(pg_name, r) \\\n\tDRV_PG_EXT(pg_name, r, 2,  3,  4, 12, 20, 28, 2, 30, 2)\n\nstatic const struct tegra_pingroup tegra20_groups[] = {\n\t \n\tMUX_PG(ata,    IDE,       NAND,      GMI,       RSVD4,         0x14, 0,  0x80, 24, 0xa0, 0),\n\tMUX_PG(atb,    IDE,       NAND,      GMI,       SDIO4,         0x14, 1,  0x80, 16, 0xa0, 2),\n\tMUX_PG(atc,    IDE,       NAND,      GMI,       SDIO4,         0x14, 2,  0x80, 22, 0xa0, 4),\n\tMUX_PG(atd,    IDE,       NAND,      GMI,       SDIO4,         0x14, 3,  0x80, 20, 0xa0, 6),\n\tMUX_PG(ate,    IDE,       NAND,      GMI,       RSVD4,         0x18, 25, 0x80, 12, 0xa0, 8),\n\tMUX_PG(cdev1,  OSC,       PLLA_OUT,  PLLM_OUT1, AUDIO_SYNC,    0x14, 4,  0x88, 2,  0xa8, 0),\n\tMUX_PG(cdev2,  OSC,       AHB_CLK,   APB_CLK,   PLLP_OUT4,     0x14, 5,  0x88, 4,  0xa8, 2),\n\tMUX_PG(crtp,   CRT,       RSVD2,     RSVD3,     RSVD4,         0x20, 14, 0x98, 20, 0xa4, 24),\n\tMUX_PG(csus,   PLLC_OUT1, PLLP_OUT2, PLLP_OUT3, VI_SENSOR_CLK, 0x14, 6,  0x88, 6,  0xac, 24),\n\tMUX_PG(dap1,   DAP1,      RSVD2,     GMI,       SDIO2,         0x14, 7,  0x88, 20, 0xa0, 10),\n\tMUX_PG(dap2,   DAP2,      TWC,       RSVD3,     GMI,           0x14, 8,  0x88, 22, 0xa0, 12),\n\tMUX_PG(dap3,   DAP3,      RSVD2,     RSVD3,     RSVD4,         0x14, 9,  0x88, 24, 0xa0, 14),\n\tMUX_PG(dap4,   DAP4,      RSVD2,     GMI,       RSVD4,         0x14, 10, 0x88, 26, 0xa0, 16),\n\tMUX_PG(ddc,    I2C2,      RSVD2,     RSVD3,     RSVD4,         0x18, 31, 0x88, 0,  0xb0, 28),\n\tMUX_PG(dta,    RSVD1,     SDIO2,     VI,        RSVD4,         0x14, 11, 0x84, 20, 0xa0, 18),\n\tMUX_PG(dtb,    RSVD1,     RSVD2,     VI,        SPI1,          0x14, 12, 0x84, 22, 0xa0, 20),\n\tMUX_PG(dtc,    RSVD1,     RSVD2,     VI,        RSVD4,         0x14, 13, 0x84, 26, 0xa0, 22),\n\tMUX_PG(dtd,    RSVD1,     SDIO2,     VI,        RSVD4,         0x14, 14, 0x84, 28, 0xa0, 24),\n\tMUX_PG(dte,    RSVD1,     RSVD2,     VI,        SPI1,          0x14, 15, 0x84, 30, 0xa0, 26),\n\tMUX_PG(dtf,    I2C3,      RSVD2,     VI,        RSVD4,         0x20, 12, 0x98, 30, 0xa0, 28),\n\tMUX_PG(gma,    UARTE,     SPI3,      GMI,       SDIO4,         0x14, 28, 0x84, 0,  0xb0, 20),\n\tMUX_PG(gmb,    IDE,       NAND,      GMI,       GMI_INT,       0x18, 29, 0x88, 28, 0xb0, 22),\n\tMUX_PG(gmc,    UARTD,     SPI4,      GMI,       SFLASH,        0x14, 29, 0x84, 2,  0xb0, 24),\n\tMUX_PG(gmd,    RSVD1,     NAND,      GMI,       SFLASH,        0x18, 30, 0x88, 30, 0xb0, 26),\n\tMUX_PG(gme,    RSVD1,     DAP5,      GMI,       SDIO4,         0x18, 0,  0x8c, 0,  0xa8, 24),\n\tMUX_PG(gpu,    PWM,       UARTA,     GMI,       RSVD4,         0x14, 16, 0x8c, 4,  0xa4, 20),\n\tMUX_PG(gpu7,   RTCK,      RSVD2,     RSVD3,     RSVD4,         0x20, 11, 0x98, 28, 0xa4, 6),\n\tMUX_PG(gpv,    PCIE,      RSVD2,     RSVD3,     RSVD4,         0x14, 17, 0x8c, 2,  0xa0, 30),\n\tMUX_PG(hdint,  HDMI,      RSVD2,     RSVD3,     RSVD4,         0x1c, 23, 0x84, 4,  -1,   -1),\n\tMUX_PG(i2cp,   I2CP,      RSVD2,     RSVD3,     RSVD4,         0x14, 18, 0x88, 8,  0xa4, 2),\n\tMUX_PG(irrx,   UARTA,     UARTB,     GMI,       SPI4,          0x14, 20, 0x88, 18, 0xa8, 22),\n\tMUX_PG(irtx,   UARTA,     UARTB,     GMI,       SPI4,          0x14, 19, 0x88, 16, 0xa8, 20),\n\tMUX_PG(kbca,   KBC,       NAND,      SDIO2,     EMC_TEST0_DLL, 0x14, 22, 0x88, 10, 0xa4, 8),\n\tMUX_PG(kbcb,   KBC,       NAND,      SDIO2,     MIO,           0x14, 21, 0x88, 12, 0xa4, 10),\n\tMUX_PG(kbcc,   KBC,       NAND,      TRACE,     EMC_TEST1_DLL, 0x18, 26, 0x88, 14, 0xa4, 12),\n\tMUX_PG(kbcd,   KBC,       NAND,      SDIO2,     MIO,           0x20, 10, 0x98, 26, 0xa4, 14),\n\tMUX_PG(kbce,   KBC,       NAND,      OWR,       RSVD4,         0x14, 26, 0x80, 28, 0xb0, 2),\n\tMUX_PG(kbcf,   KBC,       NAND,      TRACE,     MIO,           0x14, 27, 0x80, 26, 0xb0, 0),\n\tMUX_PG(lcsn,   DISPLAYA,  DISPLAYB,  SPI3,      RSVD4,         0x1c, 31, 0x90, 12, -1,   -1),\n\tMUX_PG(ld0,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 0,  0x94, 0,  -1,   -1),\n\tMUX_PG(ld1,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 1,  0x94, 2,  -1,   -1),\n\tMUX_PG(ld2,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 2,  0x94, 4,  -1,   -1),\n\tMUX_PG(ld3,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 3,  0x94, 6,  -1,   -1),\n\tMUX_PG(ld4,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 4,  0x94, 8,  -1,   -1),\n\tMUX_PG(ld5,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 5,  0x94, 10, -1,   -1),\n\tMUX_PG(ld6,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 6,  0x94, 12, -1,   -1),\n\tMUX_PG(ld7,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 7,  0x94, 14, -1,   -1),\n\tMUX_PG(ld8,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 8,  0x94, 16, -1,   -1),\n\tMUX_PG(ld9,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 9,  0x94, 18, -1,   -1),\n\tMUX_PG(ld10,   DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 10, 0x94, 20, -1,   -1),\n\tMUX_PG(ld11,   DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 11, 0x94, 22, -1,   -1),\n\tMUX_PG(ld12,   DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 12, 0x94, 24, -1,   -1),\n\tMUX_PG(ld13,   DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 13, 0x94, 26, -1,   -1),\n\tMUX_PG(ld14,   DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 14, 0x94, 28, -1,   -1),\n\tMUX_PG(ld15,   DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 15, 0x94, 30, -1,   -1),\n\tMUX_PG(ld16,   DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 16, 0x98, 0,  -1,   -1),\n\tMUX_PG(ld17,   DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x1c, 17, 0x98, 2,  -1,   -1),\n\tMUX_PG(ldc,    DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x1c, 30, 0x90, 14, -1,   -1),\n\tMUX_PG(ldi,    DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x20, 6,  0x98, 16, -1,   -1),\n\tMUX_PG(lhp0,   DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x1c, 18, 0x98, 10, -1,   -1),\n\tMUX_PG(lhp1,   DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x1c, 19, 0x98, 4,  -1,   -1),\n\tMUX_PG(lhp2,   DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x1c, 20, 0x98, 6,  -1,   -1),\n\tMUX_PG(lhs,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x20, 7,  0x90, 22, -1,   -1),\n\tMUX_PG(lm0,    DISPLAYA,  DISPLAYB,  SPI3,      RSVD4,         0x1c, 24, 0x90, 26, -1,   -1),\n\tMUX_PG(lm1,    DISPLAYA,  DISPLAYB,  RSVD3,     CRT,           0x1c, 25, 0x90, 28, -1,   -1),\n\tMUX_PG(lpp,    DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x20, 8,  0x98, 14, -1,   -1),\n\tMUX_PG(lpw0,   DISPLAYA,  DISPLAYB,  SPI3,      HDMI,          0x20, 3,  0x90, 0,  -1,   -1),\n\tMUX_PG(lpw1,   DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x20, 4,  0x90, 2,  -1,   -1),\n\tMUX_PG(lpw2,   DISPLAYA,  DISPLAYB,  SPI3,      HDMI,          0x20, 5,  0x90, 4,  -1,   -1),\n\tMUX_PG(lsc0,   DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 27, 0x90, 18, -1,   -1),\n\tMUX_PG(lsc1,   DISPLAYA,  DISPLAYB,  SPI3,      HDMI,          0x1c, 28, 0x90, 20, -1,   -1),\n\tMUX_PG(lsck,   DISPLAYA,  DISPLAYB,  SPI3,      HDMI,          0x1c, 29, 0x90, 16, -1,   -1),\n\tMUX_PG(lsda,   DISPLAYA,  DISPLAYB,  SPI3,      HDMI,          0x20, 1,  0x90, 8,  -1,   -1),\n\tMUX_PG(lsdi,   DISPLAYA,  DISPLAYB,  SPI3,      RSVD4,         0x20, 2,  0x90, 6,  -1,   -1),\n\tMUX_PG(lspi,   DISPLAYA,  DISPLAYB,  XIO,       HDMI,          0x20, 0,  0x90, 10, -1,   -1),\n\tMUX_PG(lvp0,   DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x1c, 21, 0x90, 30, -1,   -1),\n\tMUX_PG(lvp1,   DISPLAYA,  DISPLAYB,  RSVD3,     RSVD4,         0x1c, 22, 0x98, 8,  -1,   -1),\n\tMUX_PG(lvs,    DISPLAYA,  DISPLAYB,  XIO,       RSVD4,         0x1c, 26, 0x90, 24, -1,   -1),\n\tMUX_PG(owc,    OWR,       RSVD2,     RSVD3,     RSVD4,         0x14, 31, 0x84, 8,  0xb0, 30),\n\tMUX_PG(pmc,    PWR_ON,    PWR_INTR,  RSVD3,     RSVD4,         0x14, 23, 0x98, 18, -1,   -1),\n\tMUX_PG(pta,    I2C2,      HDMI,      GMI,       RSVD4,         0x14, 24, 0x98, 22, 0xa4, 4),\n\tMUX_PG(rm,     I2C1,      RSVD2,     RSVD3,     RSVD4,         0x14, 25, 0x80, 14, 0xa4, 0),\n\tMUX_PG(sdb,    UARTA,     PWM,       SDIO3,     SPI2,          0x20, 15, 0x8c, 10, -1,   -1),\n\tMUX_PG(sdc,    PWM,       TWC,       SDIO3,     SPI3,          0x18, 1,  0x8c, 12, 0xac, 28),\n\tMUX_PG(sdd,    UARTA,     PWM,       SDIO3,     SPI3,          0x18, 2,  0x8c, 14, 0xac, 30),\n\tMUX_PG(sdio1,  SDIO1,     RSVD2,     UARTE,     UARTA,         0x14, 30, 0x80, 30, 0xb0, 18),\n\tMUX_PG(slxa,   PCIE,      SPI4,      SDIO3,     SPI2,          0x18, 3,  0x84, 6,  0xa4, 22),\n\tMUX_PG(slxc,   SPDIF,     SPI4,      SDIO3,     SPI2,          0x18, 5,  0x84, 10, 0xa4, 26),\n\tMUX_PG(slxd,   SPDIF,     SPI4,      SDIO3,     SPI2,          0x18, 6,  0x84, 12, 0xa4, 28),\n\tMUX_PG(slxk,   PCIE,      SPI4,      SDIO3,     SPI2,          0x18, 7,  0x84, 14, 0xa4, 30),\n\tMUX_PG(spdi,   SPDIF,     RSVD2,     I2C1,      SDIO2,         0x18, 8,  0x8c, 8,  0xa4, 16),\n\tMUX_PG(spdo,   SPDIF,     RSVD2,     I2C1,      SDIO2,         0x18, 9,  0x8c, 6,  0xa4, 18),\n\tMUX_PG(spia,   SPI1,      SPI2,      SPI3,      GMI,           0x18, 10, 0x8c, 30, 0xa8, 4),\n\tMUX_PG(spib,   SPI1,      SPI2,      SPI3,      GMI,           0x18, 11, 0x8c, 28, 0xa8, 6),\n\tMUX_PG(spic,   SPI1,      SPI2,      SPI3,      GMI,           0x18, 12, 0x8c, 26, 0xa8, 8),\n\tMUX_PG(spid,   SPI2,      SPI1,      SPI2_ALT,  GMI,           0x18, 13, 0x8c, 24, 0xa8, 10),\n\tMUX_PG(spie,   SPI2,      SPI1,      SPI2_ALT,  GMI,           0x18, 14, 0x8c, 22, 0xa8, 12),\n\tMUX_PG(spif,   SPI3,      SPI1,      SPI2,      RSVD4,         0x18, 15, 0x8c, 20, 0xa8, 14),\n\tMUX_PG(spig,   SPI3,      SPI2,      SPI2_ALT,  I2C1,          0x18, 16, 0x8c, 18, 0xa8, 16),\n\tMUX_PG(spih,   SPI3,      SPI2,      SPI2_ALT,  I2C1,          0x18, 17, 0x8c, 16, 0xa8, 18),\n\tMUX_PG(uaa,    SPI3,      MIPI_HS,   UARTA,     ULPI,          0x18, 18, 0x80, 0,  0xac, 0),\n\tMUX_PG(uab,    SPI2,      MIPI_HS,   UARTA,     ULPI,          0x18, 19, 0x80, 2,  0xac, 2),\n\tMUX_PG(uac,    OWR,       RSVD2,     RSVD3,     RSVD4,         0x18, 20, 0x80, 4,  0xac, 4),\n\tMUX_PG(uad,    IRDA,      SPDIF,     UARTA,     SPI4,          0x18, 21, 0x80, 6,  0xac, 6),\n\tMUX_PG(uca,    UARTC,     RSVD2,     GMI,       RSVD4,         0x18, 22, 0x84, 16, 0xac, 8),\n\tMUX_PG(ucb,    UARTC,     PWM,       GMI,       RSVD4,         0x18, 23, 0x84, 18, 0xac, 10),\n\tMUX_PG(uda,    SPI1,      RSVD2,     UARTD,     ULPI,          0x20, 13, 0x80, 8,  0xb0, 16),\n\t \n\tPULL_PG(ck32,    0xb0, 14),\n\tPULL_PG(ddrc,    0xac, 26),\n\tPULL_PG(pmca,    0xb0, 4),\n\tPULL_PG(pmcb,    0xb0, 6),\n\tPULL_PG(pmcc,    0xb0, 8),\n\tPULL_PG(pmcd,    0xb0, 10),\n\tPULL_PG(pmce,    0xb0, 12),\n\tPULL_PG(xm2c,    0xa8, 30),\n\tPULL_PG(xm2d,    0xa8, 28),\n\tPULL_PG(ls,      0xac, 20),\n\tPULL_PG(lc,      0xac, 22),\n\tPULL_PG(ld17_0,  0xac, 12),\n\tPULL_PG(ld19_18, 0xac, 14),\n\tPULL_PG(ld21_20, 0xac, 16),\n\tPULL_PG(ld23_22, 0xac, 18),\n\t \n\tDRV_PG(ao1,        0x868),\n\tDRV_PG(ao2,        0x86c),\n\tDRV_PG(at1,        0x870),\n\tDRV_PG(at2,        0x874),\n\tDRV_PG(cdev1,      0x878),\n\tDRV_PG(cdev2,      0x87c),\n\tDRV_PG(csus,       0x880),\n\tDRV_PG(dap1,       0x884),\n\tDRV_PG(dap2,       0x888),\n\tDRV_PG(dap3,       0x88c),\n\tDRV_PG(dap4,       0x890),\n\tDRV_PG(dbg,        0x894),\n\tDRV_PG(lcd1,       0x898),\n\tDRV_PG(lcd2,       0x89c),\n\tDRV_PG(sdmmc2,     0x8a0),\n\tDRV_PG(sdmmc3,     0x8a4),\n\tDRV_PG(spi,        0x8a8),\n\tDRV_PG(uaa,        0x8ac),\n\tDRV_PG(uab,        0x8b0),\n\tDRV_PG(uart2,      0x8b4),\n\tDRV_PG(uart3,      0x8b8),\n\tDRV_PG(vi1,        0x8bc),\n\tDRV_PG(vi2,        0x8c0),\n\t \n\tDRV_PG_EXT(xm2a,   0x8c4, -1, -1,  4, 14, 19, 24, 4, 28, 4),\n\tDRV_PG_EXT(xm2c,   0x8c8, -1,  3, -1, 14, 19, 24, 4, 28, 4),\n\tDRV_PG_EXT(xm2d,   0x8cc, -1,  3, -1, 14, 19, 24, 4, 28, 4),\n\tDRV_PG_EXT(xm2clk, 0x8d0, -1, -1, -1, 14, 19, 24, 4, 28, 4),\n\t \n\tDRV_PG(sdio1,      0x8e0),\n\tDRV_PG(crt,        0x8ec),\n\tDRV_PG(ddc,        0x8f0),\n\tDRV_PG(gma,        0x8f4),\n\tDRV_PG(gmb,        0x8f8),\n\tDRV_PG(gmc,        0x8fc),\n\tDRV_PG(gmd,        0x900),\n\tDRV_PG(gme,        0x904),\n\tDRV_PG(owr,        0x908),\n\tDRV_PG(uda,        0x90c),\n};\n\nstatic const struct tegra_pinctrl_soc_data tegra20_pinctrl = {\n\t.ngpios = NUM_GPIOS,\n\t.gpio_compatible = \"nvidia,tegra20-gpio\",\n\t.pins = tegra20_pins,\n\t.npins = ARRAY_SIZE(tegra20_pins),\n\t.functions = tegra20_functions,\n\t.nfunctions = ARRAY_SIZE(tegra20_functions),\n\t.groups = tegra20_groups,\n\t.ngroups = ARRAY_SIZE(tegra20_groups),\n\t.hsm_in_mux = false,\n\t.schmitt_in_mux = false,\n\t.drvtype_in_mux = false,\n};\n\nstatic const char *cdev1_parents[] = {\n\t\"dev1_osc_div\", \"pll_a_out0\", \"pll_m_out1\", \"audio\",\n};\n\nstatic const char *cdev2_parents[] = {\n\t\"dev2_osc_div\", \"hclk\", \"pclk\", \"pll_p_out4\",\n};\n\nstatic void tegra20_pinctrl_register_clock_muxes(struct platform_device *pdev)\n{\n\tstruct tegra_pmx *pmx = platform_get_drvdata(pdev);\n\n\tclk_register_mux(NULL, \"cdev1_mux\", cdev1_parents, 4, 0,\n\t\t\t pmx->regs[1] + 0x8, 2, 2, CLK_MUX_READ_ONLY, NULL);\n\n\tclk_register_mux(NULL, \"cdev2_mux\", cdev2_parents, 4, 0,\n\t\t\t pmx->regs[1] + 0x8, 4, 2, CLK_MUX_READ_ONLY, NULL);\n}\n\nstatic int tegra20_pinctrl_probe(struct platform_device *pdev)\n{\n\tint err;\n\n\terr = tegra_pinctrl_probe(pdev, &tegra20_pinctrl);\n\tif (err)\n\t\treturn err;\n\n\ttegra20_pinctrl_register_clock_muxes(pdev);\n\n\treturn 0;\n}\n\nstatic const struct of_device_id tegra20_pinctrl_of_match[] = {\n\t{ .compatible = \"nvidia,tegra20-pinmux\", },\n\t{ },\n};\n\nstatic struct platform_driver tegra20_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"tegra20-pinctrl\",\n\t\t.of_match_table = tegra20_pinctrl_of_match,\n\t},\n\t.probe = tegra20_pinctrl_probe,\n};\n\nstatic int __init tegra20_pinctrl_init(void)\n{\n\treturn platform_driver_register(&tegra20_pinctrl_driver);\n}\narch_initcall(tegra20_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}