# do lab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:59 on Jun 17,2021
# vlog -work work lab.vo 
# -- Compiling module my_faddr
# 
# Top level modules:
# 	my_faddr
# End time: 17:53:59 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:00 on Jun 17,2021
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module my_faddr_vlg_vec_tst
# 
# Top level modules:
# 	my_faddr_vlg_vec_tst
# End time: 17:54:00 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.my_faddr_vlg_vec_tst 
# Start time: 17:54:00 on Jun 17,2021
# Loading work.my_faddr_vlg_vec_tst
# Loading work.my_faddr
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(50)
#    Time: 1 us  Iteration: 0  Instance: /my_faddr_vlg_vec_tst
# End time: 17:54:00 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
