// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _set_out_buffer_to_0_HH_
#define _set_out_buffer_to_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "zhang_cnn_mac_mulcud.h"

namespace ap_rtl {

struct set_out_buffer_to_0 : public sc_module {
    // Port declarations 118
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > partial_outputfm_0_address1;
    sc_out< sc_logic > partial_outputfm_0_ce1;
    sc_out< sc_logic > partial_outputfm_0_we1;
    sc_out< sc_lv<27> > partial_outputfm_0_d1;
    sc_out< sc_lv<10> > partial_outputfm_1_address1;
    sc_out< sc_logic > partial_outputfm_1_ce1;
    sc_out< sc_logic > partial_outputfm_1_we1;
    sc_out< sc_lv<27> > partial_outputfm_1_d1;
    sc_out< sc_lv<10> > partial_outputfm_2_address1;
    sc_out< sc_logic > partial_outputfm_2_ce1;
    sc_out< sc_logic > partial_outputfm_2_we1;
    sc_out< sc_lv<27> > partial_outputfm_2_d1;
    sc_out< sc_lv<10> > partial_outputfm_3_address1;
    sc_out< sc_logic > partial_outputfm_3_ce1;
    sc_out< sc_logic > partial_outputfm_3_we1;
    sc_out< sc_lv<27> > partial_outputfm_3_d1;
    sc_out< sc_lv<10> > partial_outputfm_4_address1;
    sc_out< sc_logic > partial_outputfm_4_ce1;
    sc_out< sc_logic > partial_outputfm_4_we1;
    sc_out< sc_lv<27> > partial_outputfm_4_d1;
    sc_out< sc_lv<10> > partial_outputfm_5_address1;
    sc_out< sc_logic > partial_outputfm_5_ce1;
    sc_out< sc_logic > partial_outputfm_5_we1;
    sc_out< sc_lv<27> > partial_outputfm_5_d1;
    sc_out< sc_lv<10> > partial_outputfm_6_address1;
    sc_out< sc_logic > partial_outputfm_6_ce1;
    sc_out< sc_logic > partial_outputfm_6_we1;
    sc_out< sc_lv<27> > partial_outputfm_6_d1;
    sc_out< sc_lv<10> > partial_outputfm_7_address1;
    sc_out< sc_logic > partial_outputfm_7_ce1;
    sc_out< sc_logic > partial_outputfm_7_we1;
    sc_out< sc_lv<27> > partial_outputfm_7_d1;
    sc_out< sc_lv<10> > partial_outputfm_8_address1;
    sc_out< sc_logic > partial_outputfm_8_ce1;
    sc_out< sc_logic > partial_outputfm_8_we1;
    sc_out< sc_lv<27> > partial_outputfm_8_d1;
    sc_out< sc_lv<10> > partial_outputfm_9_address1;
    sc_out< sc_logic > partial_outputfm_9_ce1;
    sc_out< sc_logic > partial_outputfm_9_we1;
    sc_out< sc_lv<27> > partial_outputfm_9_d1;
    sc_out< sc_lv<10> > partial_outputfm_10_address1;
    sc_out< sc_logic > partial_outputfm_10_ce1;
    sc_out< sc_logic > partial_outputfm_10_we1;
    sc_out< sc_lv<27> > partial_outputfm_10_d1;
    sc_out< sc_lv<10> > partial_outputfm_11_address1;
    sc_out< sc_logic > partial_outputfm_11_ce1;
    sc_out< sc_logic > partial_outputfm_11_we1;
    sc_out< sc_lv<27> > partial_outputfm_11_d1;
    sc_out< sc_lv<10> > partial_outputfm_12_address1;
    sc_out< sc_logic > partial_outputfm_12_ce1;
    sc_out< sc_logic > partial_outputfm_12_we1;
    sc_out< sc_lv<27> > partial_outputfm_12_d1;
    sc_out< sc_lv<10> > partial_outputfm_13_address1;
    sc_out< sc_logic > partial_outputfm_13_ce1;
    sc_out< sc_logic > partial_outputfm_13_we1;
    sc_out< sc_lv<27> > partial_outputfm_13_d1;
    sc_out< sc_lv<10> > partial_outputfm_14_address1;
    sc_out< sc_logic > partial_outputfm_14_ce1;
    sc_out< sc_logic > partial_outputfm_14_we1;
    sc_out< sc_lv<27> > partial_outputfm_14_d1;
    sc_out< sc_lv<10> > partial_outputfm_15_address1;
    sc_out< sc_logic > partial_outputfm_15_ce1;
    sc_out< sc_logic > partial_outputfm_15_we1;
    sc_out< sc_lv<27> > partial_outputfm_15_d1;
    sc_out< sc_lv<10> > partial_outputfm_16_address1;
    sc_out< sc_logic > partial_outputfm_16_ce1;
    sc_out< sc_logic > partial_outputfm_16_we1;
    sc_out< sc_lv<27> > partial_outputfm_16_d1;
    sc_out< sc_lv<10> > partial_outputfm_17_address1;
    sc_out< sc_logic > partial_outputfm_17_ce1;
    sc_out< sc_logic > partial_outputfm_17_we1;
    sc_out< sc_lv<27> > partial_outputfm_17_d1;
    sc_out< sc_lv<10> > partial_outputfm_18_address1;
    sc_out< sc_logic > partial_outputfm_18_ce1;
    sc_out< sc_logic > partial_outputfm_18_we1;
    sc_out< sc_lv<27> > partial_outputfm_18_d1;
    sc_out< sc_lv<10> > partial_outputfm_19_address1;
    sc_out< sc_logic > partial_outputfm_19_ce1;
    sc_out< sc_logic > partial_outputfm_19_we1;
    sc_out< sc_lv<27> > partial_outputfm_19_d1;
    sc_out< sc_lv<10> > partial_outputfm_20_address1;
    sc_out< sc_logic > partial_outputfm_20_ce1;
    sc_out< sc_logic > partial_outputfm_20_we1;
    sc_out< sc_lv<27> > partial_outputfm_20_d1;
    sc_out< sc_lv<10> > partial_outputfm_21_address1;
    sc_out< sc_logic > partial_outputfm_21_ce1;
    sc_out< sc_logic > partial_outputfm_21_we1;
    sc_out< sc_lv<27> > partial_outputfm_21_d1;
    sc_out< sc_lv<10> > partial_outputfm_22_address1;
    sc_out< sc_logic > partial_outputfm_22_ce1;
    sc_out< sc_logic > partial_outputfm_22_we1;
    sc_out< sc_lv<27> > partial_outputfm_22_d1;
    sc_out< sc_lv<10> > partial_outputfm_23_address1;
    sc_out< sc_logic > partial_outputfm_23_ce1;
    sc_out< sc_logic > partial_outputfm_23_we1;
    sc_out< sc_lv<27> > partial_outputfm_23_d1;
    sc_out< sc_lv<10> > partial_outputfm_24_address1;
    sc_out< sc_logic > partial_outputfm_24_ce1;
    sc_out< sc_logic > partial_outputfm_24_we1;
    sc_out< sc_lv<27> > partial_outputfm_24_d1;
    sc_out< sc_lv<10> > partial_outputfm_25_address1;
    sc_out< sc_logic > partial_outputfm_25_ce1;
    sc_out< sc_logic > partial_outputfm_25_we1;
    sc_out< sc_lv<27> > partial_outputfm_25_d1;
    sc_out< sc_lv<10> > partial_outputfm_26_address1;
    sc_out< sc_logic > partial_outputfm_26_ce1;
    sc_out< sc_logic > partial_outputfm_26_we1;
    sc_out< sc_lv<27> > partial_outputfm_26_d1;
    sc_out< sc_lv<10> > partial_outputfm_27_address1;
    sc_out< sc_logic > partial_outputfm_27_ce1;
    sc_out< sc_logic > partial_outputfm_27_we1;
    sc_out< sc_lv<27> > partial_outputfm_27_d1;


    // Module declarations
    set_out_buffer_to_0(sc_module_name name);
    SC_HAS_PROCESS(set_out_buffer_to_0);

    ~set_out_buffer_to_0();

    sc_trace_file* mVcdFile;

    zhang_cnn_mac_mulcud<1,1,6,6,5,11>* zhang_cnn_mac_mulcud_U752;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten_reg_550;
    sc_signal< sc_lv<6> > r_reg_561;
    sc_signal< sc_lv<5> > c_reg_572;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_583_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_675;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > indvar_flatten_next_fu_589_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > c_mid2_fu_607_p3;
    sc_signal< sc_lv<5> > c_mid2_reg_684;
    sc_signal< sc_lv<6> > tmp_mid2_v_fu_615_p3;
    sc_signal< sc_lv<6> > tmp_mid2_v_reg_689;
    sc_signal< sc_lv<5> > c_1_fu_623_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<6> > ap_phi_mux_r_phi_fu_565_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_2_cast_fu_635_p1;
    sc_signal< sc_lv<1> > exitcond_fu_601_p2;
    sc_signal< sc_lv<6> > r_1_fu_595_p2;
    sc_signal< sc_lv<11> > grp_fu_666_p3;
    sc_signal< sc_lv<6> > grp_fu_666_p0;
    sc_signal< sc_lv<6> > grp_fu_666_p1;
    sc_signal< sc_lv<5> > grp_fu_666_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<11> > grp_fu_666_p00;
    sc_signal< sc_lv<11> > grp_fu_666_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_lv<10> ap_const_lv10_3E7;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<11> ap_const_lv11_1B;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_r_phi_fu_565_p4();
    void thread_ap_ready();
    void thread_c_1_fu_623_p2();
    void thread_c_mid2_fu_607_p3();
    void thread_exitcond_flatten_fu_583_p2();
    void thread_exitcond_fu_601_p2();
    void thread_grp_fu_666_p0();
    void thread_grp_fu_666_p00();
    void thread_grp_fu_666_p1();
    void thread_grp_fu_666_p2();
    void thread_grp_fu_666_p20();
    void thread_indvar_flatten_next_fu_589_p2();
    void thread_partial_outputfm_0_address1();
    void thread_partial_outputfm_0_ce1();
    void thread_partial_outputfm_0_d1();
    void thread_partial_outputfm_0_we1();
    void thread_partial_outputfm_10_address1();
    void thread_partial_outputfm_10_ce1();
    void thread_partial_outputfm_10_d1();
    void thread_partial_outputfm_10_we1();
    void thread_partial_outputfm_11_address1();
    void thread_partial_outputfm_11_ce1();
    void thread_partial_outputfm_11_d1();
    void thread_partial_outputfm_11_we1();
    void thread_partial_outputfm_12_address1();
    void thread_partial_outputfm_12_ce1();
    void thread_partial_outputfm_12_d1();
    void thread_partial_outputfm_12_we1();
    void thread_partial_outputfm_13_address1();
    void thread_partial_outputfm_13_ce1();
    void thread_partial_outputfm_13_d1();
    void thread_partial_outputfm_13_we1();
    void thread_partial_outputfm_14_address1();
    void thread_partial_outputfm_14_ce1();
    void thread_partial_outputfm_14_d1();
    void thread_partial_outputfm_14_we1();
    void thread_partial_outputfm_15_address1();
    void thread_partial_outputfm_15_ce1();
    void thread_partial_outputfm_15_d1();
    void thread_partial_outputfm_15_we1();
    void thread_partial_outputfm_16_address1();
    void thread_partial_outputfm_16_ce1();
    void thread_partial_outputfm_16_d1();
    void thread_partial_outputfm_16_we1();
    void thread_partial_outputfm_17_address1();
    void thread_partial_outputfm_17_ce1();
    void thread_partial_outputfm_17_d1();
    void thread_partial_outputfm_17_we1();
    void thread_partial_outputfm_18_address1();
    void thread_partial_outputfm_18_ce1();
    void thread_partial_outputfm_18_d1();
    void thread_partial_outputfm_18_we1();
    void thread_partial_outputfm_19_address1();
    void thread_partial_outputfm_19_ce1();
    void thread_partial_outputfm_19_d1();
    void thread_partial_outputfm_19_we1();
    void thread_partial_outputfm_1_address1();
    void thread_partial_outputfm_1_ce1();
    void thread_partial_outputfm_1_d1();
    void thread_partial_outputfm_1_we1();
    void thread_partial_outputfm_20_address1();
    void thread_partial_outputfm_20_ce1();
    void thread_partial_outputfm_20_d1();
    void thread_partial_outputfm_20_we1();
    void thread_partial_outputfm_21_address1();
    void thread_partial_outputfm_21_ce1();
    void thread_partial_outputfm_21_d1();
    void thread_partial_outputfm_21_we1();
    void thread_partial_outputfm_22_address1();
    void thread_partial_outputfm_22_ce1();
    void thread_partial_outputfm_22_d1();
    void thread_partial_outputfm_22_we1();
    void thread_partial_outputfm_23_address1();
    void thread_partial_outputfm_23_ce1();
    void thread_partial_outputfm_23_d1();
    void thread_partial_outputfm_23_we1();
    void thread_partial_outputfm_24_address1();
    void thread_partial_outputfm_24_ce1();
    void thread_partial_outputfm_24_d1();
    void thread_partial_outputfm_24_we1();
    void thread_partial_outputfm_25_address1();
    void thread_partial_outputfm_25_ce1();
    void thread_partial_outputfm_25_d1();
    void thread_partial_outputfm_25_we1();
    void thread_partial_outputfm_26_address1();
    void thread_partial_outputfm_26_ce1();
    void thread_partial_outputfm_26_d1();
    void thread_partial_outputfm_26_we1();
    void thread_partial_outputfm_27_address1();
    void thread_partial_outputfm_27_ce1();
    void thread_partial_outputfm_27_d1();
    void thread_partial_outputfm_27_we1();
    void thread_partial_outputfm_2_address1();
    void thread_partial_outputfm_2_ce1();
    void thread_partial_outputfm_2_d1();
    void thread_partial_outputfm_2_we1();
    void thread_partial_outputfm_3_address1();
    void thread_partial_outputfm_3_ce1();
    void thread_partial_outputfm_3_d1();
    void thread_partial_outputfm_3_we1();
    void thread_partial_outputfm_4_address1();
    void thread_partial_outputfm_4_ce1();
    void thread_partial_outputfm_4_d1();
    void thread_partial_outputfm_4_we1();
    void thread_partial_outputfm_5_address1();
    void thread_partial_outputfm_5_ce1();
    void thread_partial_outputfm_5_d1();
    void thread_partial_outputfm_5_we1();
    void thread_partial_outputfm_6_address1();
    void thread_partial_outputfm_6_ce1();
    void thread_partial_outputfm_6_d1();
    void thread_partial_outputfm_6_we1();
    void thread_partial_outputfm_7_address1();
    void thread_partial_outputfm_7_ce1();
    void thread_partial_outputfm_7_d1();
    void thread_partial_outputfm_7_we1();
    void thread_partial_outputfm_8_address1();
    void thread_partial_outputfm_8_ce1();
    void thread_partial_outputfm_8_d1();
    void thread_partial_outputfm_8_we1();
    void thread_partial_outputfm_9_address1();
    void thread_partial_outputfm_9_ce1();
    void thread_partial_outputfm_9_d1();
    void thread_partial_outputfm_9_we1();
    void thread_r_1_fu_595_p2();
    void thread_tmp_2_cast_fu_635_p1();
    void thread_tmp_mid2_v_fu_615_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
