

================================================================
== Vitis HLS Report for 'gesvj_double_5_6_1_1_Pipeline_OUT_U_VITIS_LOOP_585_10'
================================================================
* Date:           Tue Apr  4 19:45:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.359 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  1.740 us|  1.740 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_U_VITIS_LOOP_585_10  |       27|       27|         4|          1|          1|    25|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|      79|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       35|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|       35|     151|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_3ns_3ns_3ns_5_4_1_U577  |mac_muladd_3ns_3ns_3ns_5_4_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln583_1_fu_139_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln583_fu_151_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln585_fu_207_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln588_1_fu_191_p2     |         +|   0|  0|  10|           5|           5|
    |add_ln588_2_fu_201_p2     |         +|   0|  0|  10|           5|           5|
    |icmp_ln583_fu_133_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln585_fu_157_p2      |      icmp|   0|  0|   8|           3|           3|
    |select_ln583_1_fu_171_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln583_fu_163_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  79|          34|          28|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten23_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_fu_58                                 |   9|          2|    3|          6|
    |indvar_flatten23_fu_62                  |   9|          2|    6|         12|
    |j_fu_54                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   26|         52|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |add_ln588_2_reg_284                 |  5|   0|    5|          0|
    |add_ln588_2_reg_284_pp0_iter1_reg   |  5|   0|    5|          0|
    |ap_CS_fsm                           |  1|   0|    1|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |  1|   0|    1|          0|
    |i_fu_58                             |  3|   0|    3|          0|
    |indvar_flatten23_fu_62              |  6|   0|    6|          0|
    |j_fu_54                             |  3|   0|    3|          0|
    |zext_ln588_2_reg_279                |  3|   0|    5|          2|
    |zext_ln588_2_reg_279_pp0_iter1_reg  |  3|   0|    5|          2|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 35|   0|   39|          4|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_U_VITIS_LOOP_585_10|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_U_VITIS_LOOP_585_10|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_U_VITIS_LOOP_585_10|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_U_VITIS_LOOP_585_10|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_U_VITIS_LOOP_585_10|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_U_VITIS_LOOP_585_10|  return value|
|mul_ln415      |   in|    6|     ap_none|                                                   mul_ln415|        scalar|
|m              |   in|    3|     ap_none|                                                           m|        scalar|
|zext_ln585     |   in|    3|     ap_none|                                                  zext_ln585|        scalar|
|matU_address0  |  out|    5|   ap_memory|                                                        matU|         array|
|matU_ce0       |  out|    1|   ap_memory|                                                        matU|         array|
|matU_q0        |   in|   64|   ap_memory|                                                        matU|         array|
|U_address0     |  out|    5|   ap_memory|                                                           U|         array|
|U_ce0          |  out|    1|   ap_memory|                                                           U|         array|
|U_we0          |  out|    1|   ap_memory|                                                           U|         array|
|U_d0           |  out|   64|   ap_memory|                                                           U|         array|
+---------------+-----+-----+------------+------------------------------------------------------------+--------------+

