{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550937228143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550937228143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 15:53:47 2019 " "Processing started: Sat Feb 23 15:53:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550937228143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550937228143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_Task2 -c Lab2_Task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_Task2 -c Lab2_Task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550937228143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550937229206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550937229206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_task2.v 5 5 " "Found 5 design units, including 5 entities, in source file lab2_task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_Task2 " "Found entity 1: Lab2_Task2" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550937245158 ""} { "Info" "ISGN_ENTITY_NAME" "2 Multiplier_FirstRowI " "Found entity 2: Multiplier_FirstRowI" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550937245158 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplier_FirstRowII " "Found entity 3: Multiplier_FirstRowII" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550937245158 ""} { "Info" "ISGN_ENTITY_NAME" "4 Multiplier_SecondRowI " "Found entity 4: Multiplier_SecondRowI" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550937245158 ""} { "Info" "ISGN_ENTITY_NAME" "5 Multiplier_SecondRowII " "Found entity 5: Multiplier_SecondRowII" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550937245158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum Lab2_Task2.v(31) " "Verilog HDL Implicit Net warning at Lab2_Task2.v(31): created implicit net for \"sum\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout Lab2_Task2.v(32) " "Verilog HDL Implicit Net warning at Lab2_Task2.v(32): created implicit net for \"cout\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum1 Lab2_Task2.v(42) " "Verilog HDL Implicit Net warning at Lab2_Task2.v(42): created implicit net for \"sum1\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 Lab2_Task2.v(43) " "Verilog HDL Implicit Net warning at Lab2_Task2.v(43): created implicit net for \"cout1\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum2 Lab2_Task2.v(51) " "Verilog HDL Implicit Net warning at Lab2_Task2.v(51): created implicit net for \"sum2\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 Lab2_Task2.v(52) " "Verilog HDL Implicit Net warning at Lab2_Task2.v(52): created implicit net for \"cout2\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum3 Lab2_Task2.v(60) " "Verilog HDL Implicit Net warning at Lab2_Task2.v(60): created implicit net for \"sum3\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout3 Lab2_Task2.v(61) " "Verilog HDL Implicit Net warning at Lab2_Task2.v(61): created implicit net for \"cout3\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_Task2 " "Elaborating entity \"Lab2_Task2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550937245236 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p Lab2_Task2.v(20) " "Output port \"p\" at Lab2_Task2.v(20) has no driver" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550937245236 "|Lab2_Task2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_FirstRowI Multiplier_FirstRowI:block_1 " "Elaborating entity \"Multiplier_FirstRowI\" for hierarchy \"Multiplier_FirstRowI:block_1\"" {  } { { "Lab2_Task2.v" "block_1" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245236 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p\[4..2\] Lab2_Task2.v(76) " "Output port \"p\[4..2\]\" at Lab2_Task2.v(76) has no driver" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550937245236 "|Lab2_Task2|Multiplier_FirstRowI:block_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_FirstRowII Multiplier_FirstRowII:block_2 " "Elaborating entity \"Multiplier_FirstRowII\" for hierarchy \"Multiplier_FirstRowII:block_2\"" {  } { { "Lab2_Task2.v" "block_2" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_SecondRowI Multiplier_SecondRowI:block1 " "Elaborating entity \"Multiplier_SecondRowI\" for hierarchy \"Multiplier_SecondRowI:block1\"" {  } { { "Lab2_Task2.v" "block1" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245251 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sum1 0 Lab2_Task2.v(125) " "Net \"sum1\" at Lab2_Task2.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1550937245251 "|Lab2_Task2|Multiplier_SecondRowI:block1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p\[4..3\] Lab2_Task2.v(129) " "Output port \"p\[4..3\]\" at Lab2_Task2.v(129) has no driver" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550937245251 "|Lab2_Task2|Multiplier_SecondRowI:block1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p\[1..0\] Lab2_Task2.v(129) " "Output port \"p\[1..0\]\" at Lab2_Task2.v(129) has no driver" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550937245251 "|Lab2_Task2|Multiplier_SecondRowI:block1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_SecondRowII Multiplier_SecondRowII:block2 " "Elaborating entity \"Multiplier_SecondRowII\" for hierarchy \"Multiplier_SecondRowII:block2\"" {  } { { "Lab2_Task2.v" "block2" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937245251 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cout1 0 Lab2_Task2.v(152) " "Net \"cout1\" at Lab2_Task2.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1550937245251 "|Lab2_Task2|Multiplier_SecondRowII:block2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p\[2..0\] Lab2_Task2.v(156) " "Output port \"p\[2..0\]\" at Lab2_Task2.v(156) has no driver" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550937245251 "|Lab2_Task2|Multiplier_SecondRowII:block2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1550937246095 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "p\[0\] GND " "Pin \"p\[0\]\" is stuck at GND" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550937246126 "|Lab2_Task2|p[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p\[1\] GND " "Pin \"p\[1\]\" is stuck at GND" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550937246126 "|Lab2_Task2|p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p\[2\] GND " "Pin \"p\[2\]\" is stuck at GND" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550937246126 "|Lab2_Task2|p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p\[3\] GND " "Pin \"p\[3\]\" is stuck at GND" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550937246126 "|Lab2_Task2|p[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p\[4\] GND " "Pin \"p\[4\]\" is stuck at GND" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550937246126 "|Lab2_Task2|p[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550937246126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550937246345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550937246345 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[0\] " "No output dependent on input pin \"m\[0\]\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550937246454 "|Lab2_Task2|m[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[1\] " "No output dependent on input pin \"m\[1\]\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550937246454 "|Lab2_Task2|m[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "q\[0\] " "No output dependent on input pin \"q\[0\]\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550937246454 "|Lab2_Task2|q[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "q\[1\] " "No output dependent on input pin \"q\[1\]\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550937246454 "|Lab2_Task2|q[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "q\[2\] " "No output dependent on input pin \"q\[2\]\"" {  } { { "Lab2_Task2.v" "" { Text "C:/Users/Kasem/Documents/Quartus_Projects/Lab2-Multiplier/Lab2_Task2.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550937246454 "|Lab2_Task2|q[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1550937246454 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550937246454 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550937246454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550937246454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550937246564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 15:54:06 2019 " "Processing ended: Sat Feb 23 15:54:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550937246564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550937246564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550937246564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550937246564 ""}
