module sr_ff_v
  ( input S, R,
    input clk,
    input rst,
    output reg Q,
    output reg Qbar );

  initial begin
    assign Q = 1'b0;
    assign Qbar = 1'b1;
  end

  always @(negedge clk or negedge rst)
    begin
      if(rst == 1'b0)
        begin
          if(S == 1'b0 && R == 1'b0)
            begin
              Q = Qbar;
              Qbar = ~Q;
            end
          else if(S == 1'b0 && R == 1'b1)
            begin
              Q = 1'b0;
              Qbar = 1'b1;       
            end
          else if(S == 1'b1 && R == 1'b0)
            begin
              Q = 1'b1;
              Qbar = 1'b0;
            end
          else
            begin
              Q = 1'b1;
              Q = 1'b1;
            end
        end
    end
endmodule
