{:input (genetic.crossover/dumb-crossover 941603332 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10_12 , wire1_19, wire25_36_38_40, wire26_19, wire27_47);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10_12 ;\n  wire \\wire0_:missing_10_12 ;\n  wire wire11_13;\n  wire wire14_15;\n  wire wire17;\n  wire wire18_19;\n  wire wire18_36_38_39;\n  wire wire18_37_39_40;\n  wire wire18_47;\n  wire wire18_48;\n  wire \\wire18_:missing ;\n  wire \\wire18_:missing_10 ;\n  wire \\wire18_:missing_12 ;\n  output wire1_19;\n  wire wire1_19;\n  wire wire20_24;\n  wire wire23;\n  input wire25_36_38_40;\n  wire wire25_36_38_40;\n  output wire26_19;\n  wire wire26_19;\n  output wire27_47;\n  wire wire27_47;\n  wire wire28_46_49_51;\n  wire \\wire29_:missing_50_52 ;\n  wire \\wire2_17_21_:missing ;\n  wire wire30;\n  wire wire31_38;\n  wire \\wire31_:missing ;\n  wire wire32_40;\n  wire \\wire32_:missing ;\n  wire \\wire33_19_:missing ;\n  wire wire33_45;\n  wire \\wire34_:missing ;\n  wire \\wire3_18_22_23_:missing ;\n  wire wire4;\n  wire wire42_43_2;\n  wire wire50;\n  wire wire5_11;\n  wire wire7_12;\n  wire wire7_13;\n  wire \\wire8_:missing ;\n  wire wire9_15_24;\n  wire \\wire:missing_14_16 ;\n  wire \\wire:missing_14_6 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_41_44 ;\n  wire \\wire:missing_41_6 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_edge ;\n  assign wire5_11 = 2'h1 >> \\wire:missing_edge ;\n  assign wire14_15 = 4'h8 >> { \\wire:missing_14_6 , \\wire:missing_14_16  };\n  assign wire9_15_24 = 4'h8 >> { \\wire:missing_edge , wire14_15 };\n  assign wire23 = 2'hx >> \\wire3_18_22_23_:missing ;\n  assign \\wire:missing_14_6  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_38;\n  assign \\wire32_:missing  = 2'h1 >> wire32_40;\n  assign wire33_45 = 2'h1 >> \\wire33_19_:missing ;\n  assign \\wire34_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { wire25_36_38_40, wire18_36_38_39 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire18_37_39_40, \\wire:missing_edge  };\n  assign wire31_38 = 4'h8 >> { wire25_36_38_40, wire18_36_38_39 };\n  assign \\wire:missing_39  = 4'h8 >> { wire18_37_39_40, wire18_36_38_39 };\n  assign wire7_13 = 2'h1 >> wire7_12;\n  assign wire32_40 = 4'h8 >> { wire18_37_39_40, wire25_36_38_40 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_41_6 , \\wire:missing_41_44  };\n  assign \\wire:missing_42  = 4'h6 >> { \\wire:missing_edge , wire42_43_2 };\n  assign \\wire:missing_43  = 4'h8 >> { wire42_43_2, \\wire:missing_edge  };\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire29_:missing_50_52 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire9_15_24;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire0_:missing_10_12 , \\wire18_:missing_10  };\n  assign wire11_13 = 4'h8 >> { \\wire:missing_edge , wire5_11 };\n  assign wire7_12 = 4'h8 >> { \\wire0_:missing_10_12 , \\wire18_:missing_12  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire7_13, wire11_13 };\n  assign \\wire2_17_21_:missing  = 1'h0;\n  assign \\wire3_18_22_23_:missing  = 1'h1;\n  assign wire4 = 1'h1;\n  assign wire28_46_49_51 = 1'h0;\n  assign \\wire29_:missing_50_52  = 1'h1;\n  assign wire30 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire28_46_49_51;\n  assign wire50 = \\wire29_:missing_50_52 ;\n  assign \\wire:missing_edge  = wire28_46_49_51;\n  assign \\wire:missing_48  = wire18_48;\n  assign wire27_47 = wire18_47;\n  assign \\wire:missing_edge  = wire28_46_49_51;\n  assign \\wire:missing_edge  = wire33_45;\n  assign \\wire:missing_41_44  = \\wire:missing_edge ;\n  assign wire20_24 = wire9_15_24;\n  assign \\wire:missing_edge  = \\wire3_18_22_23_:missing ;\n  assign \\wire:missing_edge  = \\wire2_17_21_:missing ;\n  assign \\wire:missing_20  = wire20_24;\n  assign wire1_19 = wire18_19;\n  assign \\wire18_:missing  = \\wire3_18_22_23_:missing ;\n  assign wire17 = \\wire2_17_21_:missing ;\n  assign \\wire:missing_14_16  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:3.1-107.10\" *)\nmodule postsynth(\\wire0_:missing_10_12 , wire1_19, wire25_36_38_40, wire26_19, wire27_47);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:5.9-5.30\" *)\n  input \\wire0_:missing_10_12 ;\n  wire \\wire0_:missing_10_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:7.8-7.17\" *)\n  wire wire11_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:8.8-8.17\" *)\n  wire wire14_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:9.8-9.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:10.8-10.17\" *)\n  wire wire18_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:13.8-13.17\" *)\n  wire wire18_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:15.8-15.24\" *)\n  wire \\wire18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:18.10-18.18\" *)\n  output wire1_19;\n  wire wire1_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:20.8-20.17\" *)\n  wire wire20_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:21.8-21.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:22.9-22.24\" *)\n  input wire25_36_38_40;\n  wire wire25_36_38_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:24.10-24.19\" *)\n  output wire26_19;\n  wire wire26_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:26.10-26.19\" *)\n  output wire27_47;\n  wire wire27_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:28.8-28.23\" *)\n  wire wire28_46_49_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:29.8-29.30\" *)\n  wire \\wire29_:missing_50_52 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:30.8-30.29\" *)\n  wire \\wire2_17_21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:31.8-31.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:37.8-37.17\" *)\n  wire wire33_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:38.8-38.24\" *)\n  wire \\wire34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:39.8-39.32\" *)\n  wire \\wire3_18_22_23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:40.8-40.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:42.8-42.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:43.8-43.16\" *)\n  wire wire5_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:46.8-46.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:47.8-47.19\" *)\n  wire wire9_15_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:48.8-48.27\" *)\n  wire \\wire:missing_14_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:49.8-49.26\" *)\n  wire \\wire:missing_14_6 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:50.8-50.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:52.8-52.27\" *)\n  wire \\wire:missing_41_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/140EC2C2.v:57.8-57.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_13 = 1'h0;\n  assign wire14_15 = 1'h0;\n  assign wire17 = 1'h0;\n  assign wire18_19 = 1'hx;\n  assign wire18_47 = 1'hx;\n  assign \\wire18_:missing  = 1'h1;\n  assign wire1_19 = 1'hx;\n  assign wire20_24 = 1'h0;\n  assign wire23 = 1'hx;\n  assign wire26_19 = 1'hx;\n  assign wire27_47 = 1'hx;\n  assign wire28_46_49_51 = 1'h0;\n  assign \\wire29_:missing_50_52  = 1'h1;\n  assign \\wire2_17_21_:missing  = 1'h0;\n  assign wire30 = 1'h0;\n  assign wire33_45 = 1'h0;\n  assign \\wire34_:missing  = 1'h1;\n  assign \\wire3_18_22_23_:missing  = 1'h1;\n  assign wire4 = 1'h1;\n  assign wire50 = 1'h1;\n  assign wire5_11 = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign wire9_15_24 = 1'h0;\n  assign \\wire:missing_14_16  = 1'h0;\n  assign \\wire:missing_14_6  = 1'h1;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_41_44  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:14:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l/src/top.v'.\nSBY  3:14:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] Copy '/tmp/fuzzmount2DDF5D8C/140EC2C2.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l/src/140EC2C2.v'.\nSBY  3:14:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] Copy '/tmp/fuzzmount2DDF5D8C/140EC2C2.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l/src/140EC2C2.post.v'.\nSBY  3:14:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] engine_0: abc pdr\nSBY  3:14:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:14:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] base: Warning: Wire presynth.\\wire27_47 is used but has no driver.\nSBY  3:14:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] base: Warning: Wire presynth.\\wire26_19 is used but has no driver.\nSBY  3:14:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] base: Warning: Wire presynth.\\wire1_19 is used but has no driver.\nSBY  3:14:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] base: finished (returncode=0)\nSBY  3:14:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:14:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] aig: Warning: Wire presynth.\\wire27_47 is used but has no driver.\nSBY  3:14:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] aig: Warning: Wire presynth.\\wire26_19 is used but has no driver.\nSBY  3:14:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] aig: Warning: Wire presynth.\\wire1_19 is used but has no driver.\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] aig: finished (returncode=0)\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] engine_0: Warning: The network has no constraints.\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] engine_0: finished (returncode=0)\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] engine_0: Status returned by engine: FAIL\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l'.\nSBY  3:14:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpztby7q7l] DONE (FAIL, rc=2)\n", :err ""}}}