[14:31:43.301] <TB3>     INFO: *** Welcome to pxar ***
[14:31:43.301] <TB3>     INFO: *** Today: 2016/09/16
[14:31:43.308] <TB3>     INFO: *** Version: 47bc-dirty
[14:31:43.308] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C15.dat
[14:31:43.309] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:31:43.309] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//defaultMaskFile.dat
[14:31:43.309] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters_C15.dat
[14:31:43.384] <TB3>     INFO:         clk: 4
[14:31:43.384] <TB3>     INFO:         ctr: 4
[14:31:43.384] <TB3>     INFO:         sda: 19
[14:31:43.384] <TB3>     INFO:         tin: 9
[14:31:43.384] <TB3>     INFO:         level: 15
[14:31:43.384] <TB3>     INFO:         triggerdelay: 0
[14:31:43.384] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:31:43.384] <TB3>     INFO: Log level: DEBUG
[14:31:43.396] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:31:43.399] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:31:43.402] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:31:44.952] <TB3>     INFO: DUT info: 
[14:31:44.952] <TB3>     INFO: The DUT currently contains the following objects:
[14:31:44.952] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:31:44.952] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:31:44.952] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:31:44.953] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:31:44.953] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:31:44.953] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:31:44.954] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:31:44.955] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:31:44.960] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31588352
[14:31:44.960] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24a7310
[14:31:44.960] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2419770
[14:31:44.960] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f5749d94010
[14:31:44.960] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f574ffff510
[14:31:44.960] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31653888 fPxarMemory = 0x7f5749d94010
[14:31:44.961] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[14:31:44.962] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 452.6mA
[14:31:44.962] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.7 C
[14:31:44.962] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:31:45.363] <TB3>     INFO: enter 'restricted' command line mode
[14:31:45.363] <TB3>     INFO: enter test to run
[14:31:45.363] <TB3>     INFO:   test: FPIXTest no parameter change
[14:31:45.363] <TB3>     INFO:   running: fpixtest
[14:31:45.363] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:31:45.366] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:31:45.366] <TB3>     INFO: ######################################################################
[14:31:45.366] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:31:45.366] <TB3>     INFO: ######################################################################
[14:31:45.369] <TB3>     INFO: ######################################################################
[14:31:45.369] <TB3>     INFO: PixTestPretest::doTest()
[14:31:45.369] <TB3>     INFO: ######################################################################
[14:31:45.372] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:45.372] <TB3>     INFO:    PixTestPretest::programROC() 
[14:31:45.372] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:03.389] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:32:03.389] <TB3>     INFO: IA differences per ROC:  20.1 17.7 18.5 19.3 20.1 18.5 20.1 16.1 19.3 17.7 19.3 19.3 19.3 19.3 18.5 18.5
[14:32:03.453] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:03.453] <TB3>     INFO:    PixTestPretest::checkIdig() 
[14:32:03.453] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:04.707] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:32:05.208] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:32:05.710] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:32:06.212] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:32:06.714] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:32:07.216] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:32:07.717] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:32:08.219] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 3.2 mA
[14:32:08.721] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:32:09.223] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:32:09.724] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:32:10.226] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:32:10.728] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:32:11.230] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:32:11.732] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:32:12.233] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:32:12.487] <TB3>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 3.2 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 
[14:32:12.487] <TB3>     INFO: Test took 9036 ms.
[14:32:12.487] <TB3>     INFO: PixTestPretest::checkIdig() done.
[14:32:12.516] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:12.516] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:32:12.516] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:12.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[14:32:12.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.7188 mA
[14:32:12.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  75 Ia 24.7188 mA
[14:32:12.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  72 Ia 23.9188 mA
[14:32:13.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[14:32:13.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[14:32:13.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 24.7188 mA
[14:32:13.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 23.9188 mA
[14:32:13.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[14:32:13.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 25.5188 mA
[14:32:13.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  75 Ia 23.1188 mA
[14:32:13.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  80 Ia 24.7188 mA
[14:32:13.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  77 Ia 23.1188 mA
[14:32:13.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  82 Ia 24.7188 mA
[14:32:14.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  79 Ia 23.9188 mA
[14:32:14.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[14:32:14.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 25.5188 mA
[14:32:14.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  70 Ia 23.9188 mA
[14:32:14.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[14:32:14.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 25.5188 mA
[14:32:14.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  70 Ia 23.9188 mA
[14:32:14.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.5188 mA
[14:32:14.839] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  93 Ia 24.7188 mA
[14:32:14.940] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  90 Ia 23.9188 mA
[14:32:15.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[14:32:15.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[14:32:15.243] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 23.9188 mA
[14:32:15.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.9188 mA
[14:32:15.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.7188 mA
[14:32:15.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.1188 mA
[14:32:15.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 24.7188 mA
[14:32:15.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.9188 mA
[14:32:15.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[14:32:15.950] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 25.5188 mA
[14:32:16.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  75 Ia 23.1188 mA
[14:32:16.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  80 Ia 24.7188 mA
[14:32:16.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  77 Ia 23.9188 mA
[14:32:16.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[14:32:16.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[14:32:16.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[14:32:16.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[14:32:16.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[14:32:16.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  72
[14:32:16.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[14:32:16.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[14:32:16.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  70
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  70
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  90
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  88
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  77
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[14:32:16.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:32:16.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[14:32:16.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[14:32:18.611] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[14:32:18.611] <TB3>     INFO: i(loss) [mA/ROC]:     18.5  18.5  18.5  19.3  18.5  18.5  18.5  18.5  20.1  20.1  18.5  18.5  18.5  18.5  18.5  18.5
[14:32:18.643] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:18.643] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:32:18.643] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:18.778] <TB3>     INFO: Expecting 231680 events.
[14:32:26.852] <TB3>     INFO: 231680 events read in total (7356ms).
[14:32:27.009] <TB3>     INFO: Test took 8364ms.
[14:32:27.209] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 60
[14:32:27.212] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 56
[14:32:27.216] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 56
[14:32:27.219] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 113 and Delta(CalDel) = 59
[14:32:27.223] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 60
[14:32:27.226] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 61
[14:32:27.230] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 92 and Delta(CalDel) = 57
[14:32:27.233] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 59
[14:32:27.236] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:32:27.240] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 59
[14:32:27.243] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 60
[14:32:27.247] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 60
[14:32:27.250] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 58
[14:32:27.254] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 77 and Delta(CalDel) = 63
[14:32:27.257] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 63
[14:32:27.260] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 101 and Delta(CalDel) = 60
[14:32:27.301] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:32:27.334] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:27.334] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:32:27.334] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:27.470] <TB3>     INFO: Expecting 231680 events.
[14:32:35.545] <TB3>     INFO: 231680 events read in total (7360ms).
[14:32:35.549] <TB3>     INFO: Test took 8211ms.
[14:32:35.571] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:32:35.892] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[14:32:35.895] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 30
[14:32:35.899] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 107 +/- 28
[14:32:35.902] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 29.5
[14:32:35.906] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[14:32:35.909] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[14:32:35.912] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 111 +/- 30.5
[14:32:35.916] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30
[14:32:35.919] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29
[14:32:35.923] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29.5
[14:32:35.926] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[14:32:35.929] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:32:35.933] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32
[14:32:35.936] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[14:32:35.940] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[14:32:35.974] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:32:35.974] <TB3>     INFO: CalDel:      127   114   112   107   134   141   114   111   140   125   131   124   127   145   148   127
[14:32:35.974] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:32:35.978] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C0.dat
[14:32:35.978] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C1.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C2.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C3.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C4.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C5.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C6.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C7.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C8.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C9.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C10.dat
[14:32:35.979] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C11.dat
[14:32:35.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C12.dat
[14:32:35.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C13.dat
[14:32:35.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C14.dat
[14:32:35.980] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters_C15.dat
[14:32:35.980] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:32:35.980] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:32:35.980] <TB3>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[14:32:35.980] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:32:36.063] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:32:36.063] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:32:36.063] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:32:36.063] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:32:36.066] <TB3>     INFO: ######################################################################
[14:32:36.066] <TB3>     INFO: PixTestTiming::doTest()
[14:32:36.066] <TB3>     INFO: ######################################################################
[14:32:36.066] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:36.066] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:32:36.066] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:36.066] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:32:40.780] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:32:43.054] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:32:45.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:32:47.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:32:50.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:32:53.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:32:55.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:32:57.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:32:59.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:33:01.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:33:03.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:33:06.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:33:10.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:33:13.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:33:15.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:33:17.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:33:19.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:33:20.738] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:33:22.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:33:23.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:33:40.338] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:33:41.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:33:43.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:33:44.897] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:33:46.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:33:47.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:33:49.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:33:50.978] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:33:54.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:33:56.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:33:57.608] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:33:59.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:34:04.103] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:34:05.624] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:34:07.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:34:08.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:34:11.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:34:12.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:34:14.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:34:15.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:34:20.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:34:22.874] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:34:25.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:34:27.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:34:48.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:34:50.394] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:34:52.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:34:54.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:34:57.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:35:00.239] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:35:02.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:35:04.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:35:08.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:35:10.916] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:35:13.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:35:15.463] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:35:18.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:35:21.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:35:23.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:35:25.755] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:35:29.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:35:32.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:35:34.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:35:36.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:35:39.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:35:41.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:35:43.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:35:46.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:35:51.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:35:53.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:35:55.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:35:58.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:36:00.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:36:02.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:36:04.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:36:07.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:36:09.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:36:11.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:36:13.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:36:16.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:36:17.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:36:19.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:36:20.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:36:22.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:36:28.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:36:29.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:36:31.340] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:36:32.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:36:34.570] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:36:36.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:36:37.614] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:36:39.136] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:37:04.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:37:06.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:37:07.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:37:09.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:37:11.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:37:13.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:37:14.608] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:37:16.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:37:33.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:37:35.348] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:37:36.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:37:38.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:37:41.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:37:43.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:37:45.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:37:47.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:38:07.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:38:09.905] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:38:12.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:38:14.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:38:16.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:38:18.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:38:21.272] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:38:23.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:38:32.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:38:34.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:38:36.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:38:39.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:38:41.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:38:43.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:38:46.228] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:38:48.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:38:56.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:38:58.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:39:00.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:39:03.618] <TB3>     INFO: TBM Phase Settings: 232
[14:39:03.619] <TB3>     INFO: 400MHz Phase: 2
[14:39:03.619] <TB3>     INFO: 160MHz Phase: 7
[14:39:03.619] <TB3>     INFO: Functional Phase Area: 3
[14:39:03.621] <TB3>     INFO: Test took 387555 ms.
[14:39:03.621] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:39:03.621] <TB3>     INFO:    ----------------------------------------------------------------------
[14:39:03.621] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:39:03.621] <TB3>     INFO:    ----------------------------------------------------------------------
[14:39:03.621] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:39:05.703] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:39:07.224] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:39:08.744] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:39:10.264] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:39:11.785] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:39:13.305] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:39:14.825] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:39:20.105] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:39:22.377] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:39:23.897] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:39:25.418] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:39:26.938] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:39:28.458] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:39:29.978] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:39:31.498] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:39:36.778] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:39:38.863] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:39:40.383] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:39:41.902] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:39:44.176] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:39:46.450] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:39:47.970] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:39:49.489] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:39:54.769] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:39:57.041] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:39:58.561] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:40:00.834] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:40:03.107] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:40:05.381] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:40:07.655] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:40:09.175] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:40:14.455] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:40:16.726] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:40:18.246] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:40:20.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:40:22.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:40:25.067] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:40:27.340] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:40:28.861] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:40:34.140] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:40:35.848] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:40:37.368] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:40:39.642] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:40:41.916] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:40:44.189] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:40:46.463] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:40:47.983] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:40:53.263] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:40:55.535] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:40:57.055] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:40:58.575] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:41:00.095] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:41:01.615] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:41:03.135] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:41:04.656] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:41:09.935] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:41:12.020] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:41:13.540] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:41:15.061] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:41:16.581] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:41:18.101] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:41:19.621] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:41:21.142] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:41:26.804] <TB3>     INFO: ROC Delay Settings: 227
[14:41:26.804] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:41:26.804] <TB3>     INFO: ROC Port 0 Delay: 3
[14:41:26.804] <TB3>     INFO: ROC Port 1 Delay: 4
[14:41:26.804] <TB3>     INFO: Functional ROC Area: 3
[14:41:26.807] <TB3>     INFO: Test took 143186 ms.
[14:41:26.807] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:41:26.807] <TB3>     INFO:    ----------------------------------------------------------------------
[14:41:26.807] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:41:26.807] <TB3>     INFO:    ----------------------------------------------------------------------
[14:41:27.948] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[14:41:27.948] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 a102 80c0 4068 4068 4068 4069 4068 4068 4068 4068 e022 c000 
[14:41:27.948] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 406b 406b 406b 406b 4068 406b 406b 406b e022 c000 a103 8000 4068 4068 4068 4069 4068 4068 4068 4068 e022 c000 
[14:41:27.948] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:41:41.717] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:41.717] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:41:55.479] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:55.479] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:42:09.240] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:09.240] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:42:22.994] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:22.994] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:42:36.752] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:36.752] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:42:50.514] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:50.514] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:43:04.279] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:04.279] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:43:18.031] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:18.031] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:43:31.789] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:31.789] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:43:45.550] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:45.934] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:45.946] <TB3>     INFO: Decoding statistics:
[14:43:45.946] <TB3>     INFO:   General information:
[14:43:45.946] <TB3>     INFO: 	 16bit words read:         240000000
[14:43:45.946] <TB3>     INFO: 	 valid events total:       20000000
[14:43:45.946] <TB3>     INFO: 	 empty events:             20000000
[14:43:45.946] <TB3>     INFO: 	 valid events with pixels: 0
[14:43:45.946] <TB3>     INFO: 	 valid pixel hits:         0
[14:43:45.946] <TB3>     INFO:   Event errors: 	           0
[14:43:45.946] <TB3>     INFO: 	 start marker:             0
[14:43:45.946] <TB3>     INFO: 	 stop marker:              0
[14:43:45.947] <TB3>     INFO: 	 overflow:                 0
[14:43:45.947] <TB3>     INFO: 	 invalid 5bit words:       0
[14:43:45.947] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:43:45.947] <TB3>     INFO:   TBM errors: 		           0
[14:43:45.947] <TB3>     INFO: 	 flawed TBM headers:       0
[14:43:45.947] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:43:45.947] <TB3>     INFO: 	 event ID mismatches:      0
[14:43:45.947] <TB3>     INFO:   ROC errors: 		           0
[14:43:45.947] <TB3>     INFO: 	 missing ROC header(s):    0
[14:43:45.947] <TB3>     INFO: 	 misplaced readback start: 0
[14:43:45.947] <TB3>     INFO:   Pixel decoding errors:	   0
[14:43:45.947] <TB3>     INFO: 	 pixel data incomplete:    0
[14:43:45.947] <TB3>     INFO: 	 pixel address:            0
[14:43:45.947] <TB3>     INFO: 	 pulse height fill bit:    0
[14:43:45.947] <TB3>     INFO: 	 buffer corruption:        0
[14:43:45.947] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:45.947] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:43:45.947] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:45.947] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:45.947] <TB3>     INFO:    Read back bit status: 1
[14:43:45.947] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:45.947] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:45.947] <TB3>     INFO:    Timings are good!
[14:43:45.947] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:45.947] <TB3>     INFO: Test took 139140 ms.
[14:43:45.947] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:43:45.947] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:43:45.947] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:43:45.947] <TB3>     INFO: PixTestTiming::doTest took 669884 ms.
[14:43:45.947] <TB3>     INFO: PixTestTiming::doTest() done
[14:43:45.947] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:43:45.947] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:43:45.948] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:43:45.948] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:43:45.948] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:43:45.948] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:43:45.948] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:43:46.302] <TB3>     INFO: ######################################################################
[14:43:46.302] <TB3>     INFO: PixTestAlive::doTest()
[14:43:46.302] <TB3>     INFO: ######################################################################
[14:43:46.305] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:46.305] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:43:46.305] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:46.306] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:43:46.647] <TB3>     INFO: Expecting 41600 events.
[14:43:50.624] <TB3>     INFO: 41600 events read in total (3262ms).
[14:43:50.624] <TB3>     INFO: Test took 4318ms.
[14:43:50.632] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:50.632] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:43:50.632] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:43:51.011] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:43:51.011] <TB3>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    1    0    0    0    0    0    1    0
[14:43:51.011] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    1    0    0    0    0    0    1    0
[14:43:51.014] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:51.014] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:43:51.014] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:51.015] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:43:51.355] <TB3>     INFO: Expecting 41600 events.
[14:43:54.271] <TB3>     INFO: 41600 events read in total (2201ms).
[14:43:54.271] <TB3>     INFO: Test took 3256ms.
[14:43:54.271] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:54.271] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:43:54.271] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:43:54.272] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:43:54.678] <TB3>     INFO: PixTestAlive::maskTest() done
[14:43:54.678] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:43:54.681] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:54.681] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:43:54.681] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:54.682] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:43:55.021] <TB3>     INFO: Expecting 41600 events.
[14:43:58.997] <TB3>     INFO: 41600 events read in total (3261ms).
[14:43:58.998] <TB3>     INFO: Test took 4316ms.
[14:43:59.006] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:59.006] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:43:59.006] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:43:59.384] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:43:59.384] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:43:59.384] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:43:59.384] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:43:59.392] <TB3>     INFO: ######################################################################
[14:43:59.392] <TB3>     INFO: PixTestTrim::doTest()
[14:43:59.392] <TB3>     INFO: ######################################################################
[14:43:59.395] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:59.395] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:43:59.395] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:59.471] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:43:59.471] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:43:59.484] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:59.484] <TB3>     INFO:     run 1 of 1
[14:43:59.484] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:59.826] <TB3>     INFO: Expecting 5025280 events.
[14:44:42.571] <TB3>     INFO: 1401552 events read in total (42030ms).
[14:45:24.414] <TB3>     INFO: 2789576 events read in total (83873ms).
[14:46:06.476] <TB3>     INFO: 4188160 events read in total (125935ms).
[14:46:31.740] <TB3>     INFO: 5025280 events read in total (151199ms).
[14:46:31.778] <TB3>     INFO: Test took 152294ms.
[14:46:31.833] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:31.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:33.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:34.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:36.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:37.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:38.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:40.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:41.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:42.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:44.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:45.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:46.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:48.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:49.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:50.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:52.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:53.559] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298295296
[14:46:53.562] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.411 minThrLimit = 101.4 minThrNLimit = 123.536 -> result = 101.411 -> 101
[14:46:53.562] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.159 minThrLimit = 103.152 minThrNLimit = 129.102 -> result = 103.159 -> 103
[14:46:53.563] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4107 minThrLimit = 95.4041 minThrNLimit = 119.74 -> result = 95.4107 -> 95
[14:46:53.563] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.585 minThrLimit = 109.564 minThrNLimit = 141.648 -> result = 109.585 -> 109
[14:46:53.564] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9325 minThrLimit = 91.9155 minThrNLimit = 110.107 -> result = 91.9325 -> 91
[14:46:53.564] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6238 minThrLimit = 99.6184 minThrNLimit = 120.889 -> result = 99.6238 -> 99
[14:46:53.564] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.85 minThrLimit = 102.804 minThrNLimit = 124.262 -> result = 102.85 -> 102
[14:46:53.565] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2872 minThrLimit = 98.2745 minThrNLimit = 120.314 -> result = 98.2872 -> 98
[14:46:53.565] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5534 minThrLimit = 92.4845 minThrNLimit = 117.273 -> result = 92.5534 -> 92
[14:46:53.566] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9288 minThrLimit = 95.9086 minThrNLimit = 119.168 -> result = 95.9288 -> 95
[14:46:53.566] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.4128 minThrLimit = 84.4065 minThrNLimit = 104.794 -> result = 84.4128 -> 84
[14:46:53.566] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3685 minThrLimit = 92.3134 minThrNLimit = 115.216 -> result = 92.3685 -> 92
[14:46:53.567] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.544 minThrLimit = 91.542 minThrNLimit = 121.844 -> result = 91.544 -> 91
[14:46:53.567] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7572 minThrLimit = 88.7372 minThrNLimit = 109.93 -> result = 88.7572 -> 88
[14:46:53.567] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2341 minThrLimit = 93.2074 minThrNLimit = 110.862 -> result = 93.2341 -> 93
[14:46:53.568] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.686 minThrLimit = 104.68 minThrNLimit = 133.823 -> result = 104.686 -> 104
[14:46:53.568] <TB3>     INFO: ROC 0 VthrComp = 101
[14:46:53.568] <TB3>     INFO: ROC 1 VthrComp = 103
[14:46:53.568] <TB3>     INFO: ROC 2 VthrComp = 95
[14:46:53.568] <TB3>     INFO: ROC 3 VthrComp = 109
[14:46:53.568] <TB3>     INFO: ROC 4 VthrComp = 91
[14:46:53.568] <TB3>     INFO: ROC 5 VthrComp = 99
[14:46:53.568] <TB3>     INFO: ROC 6 VthrComp = 102
[14:46:53.569] <TB3>     INFO: ROC 7 VthrComp = 98
[14:46:53.569] <TB3>     INFO: ROC 8 VthrComp = 92
[14:46:53.569] <TB3>     INFO: ROC 9 VthrComp = 95
[14:46:53.569] <TB3>     INFO: ROC 10 VthrComp = 84
[14:46:53.569] <TB3>     INFO: ROC 11 VthrComp = 92
[14:46:53.569] <TB3>     INFO: ROC 12 VthrComp = 91
[14:46:53.569] <TB3>     INFO: ROC 13 VthrComp = 88
[14:46:53.569] <TB3>     INFO: ROC 14 VthrComp = 93
[14:46:53.569] <TB3>     INFO: ROC 15 VthrComp = 104
[14:46:53.570] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:46:53.570] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:46:53.582] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:46:53.582] <TB3>     INFO:     run 1 of 1
[14:46:53.582] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:53.921] <TB3>     INFO: Expecting 5025280 events.
[14:47:27.884] <TB3>     INFO: 888424 events read in total (33246ms).
[14:48:01.142] <TB3>     INFO: 1774664 events read in total (66504ms).
[14:48:34.469] <TB3>     INFO: 2659800 events read in total (99831ms).
[14:49:07.571] <TB3>     INFO: 3536152 events read in total (132933ms).
[14:49:40.689] <TB3>     INFO: 4407736 events read in total (166051ms).
[14:50:04.263] <TB3>     INFO: 5025280 events read in total (189625ms).
[14:50:04.329] <TB3>     INFO: Test took 190747ms.
[14:50:04.504] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:04.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:06.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:07.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:09.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:11.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:12.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:14.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:15.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:17.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:18.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:20.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:22.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:23.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:25.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:26.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:28.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:29.699] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282755072
[14:50:29.702] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.085 for pixel 0/71 mean/min/max = 44.8005/31.4865/58.1145
[14:50:29.703] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.4922 for pixel 22/77 mean/min/max = 44.2551/31.9726/56.5376
[14:50:29.703] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.0892 for pixel 0/49 mean/min/max = 45.2217/32.266/58.1774
[14:50:29.703] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 63.1437 for pixel 15/3 mean/min/max = 48.6044/33.9402/63.2685
[14:50:29.704] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.777 for pixel 6/3 mean/min/max = 46.83/33.848/59.8121
[14:50:29.704] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.7947 for pixel 14/72 mean/min/max = 44.3185/31.8073/56.8297
[14:50:29.704] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.8406 for pixel 17/66 mean/min/max = 44.2494/32.5073/55.9914
[14:50:29.704] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.3136 for pixel 18/5 mean/min/max = 45.4674/31.5844/59.3503
[14:50:29.705] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.7246 for pixel 0/8 mean/min/max = 45.4477/34.0754/56.8201
[14:50:29.705] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.8395 for pixel 20/6 mean/min/max = 45.0841/33.23/56.9382
[14:50:29.705] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.3738 for pixel 0/47 mean/min/max = 44.8074/32.2088/57.406
[14:50:29.706] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.1551 for pixel 15/16 mean/min/max = 45.792/33.2664/58.3176
[14:50:29.706] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.1744 for pixel 24/7 mean/min/max = 44.313/34.1435/54.4825
[14:50:29.706] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.1886 for pixel 17/1 mean/min/max = 46.1636/35.0722/57.255
[14:50:29.707] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.5 for pixel 9/65 mean/min/max = 47.064/32.61/61.5181
[14:50:29.707] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.2562 for pixel 0/14 mean/min/max = 45.5983/34.7976/56.399
[14:50:29.707] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:29.839] <TB3>     INFO: Expecting 411648 events.
[14:50:37.312] <TB3>     INFO: 411648 events read in total (6758ms).
[14:50:37.318] <TB3>     INFO: Expecting 411648 events.
[14:50:44.806] <TB3>     INFO: 411648 events read in total (6817ms).
[14:50:44.815] <TB3>     INFO: Expecting 411648 events.
[14:50:52.256] <TB3>     INFO: 411648 events read in total (6781ms).
[14:50:52.266] <TB3>     INFO: Expecting 411648 events.
[14:50:59.761] <TB3>     INFO: 411648 events read in total (6831ms).
[14:50:59.775] <TB3>     INFO: Expecting 411648 events.
[14:51:07.238] <TB3>     INFO: 411648 events read in total (6809ms).
[14:51:07.254] <TB3>     INFO: Expecting 411648 events.
[14:51:14.714] <TB3>     INFO: 411648 events read in total (6806ms).
[14:51:14.731] <TB3>     INFO: Expecting 411648 events.
[14:51:22.181] <TB3>     INFO: 411648 events read in total (6796ms).
[14:51:22.201] <TB3>     INFO: Expecting 411648 events.
[14:51:29.662] <TB3>     INFO: 411648 events read in total (6809ms).
[14:51:29.685] <TB3>     INFO: Expecting 411648 events.
[14:51:37.161] <TB3>     INFO: 411648 events read in total (6826ms).
[14:51:37.186] <TB3>     INFO: Expecting 411648 events.
[14:51:44.667] <TB3>     INFO: 411648 events read in total (6835ms).
[14:51:44.694] <TB3>     INFO: Expecting 411648 events.
[14:51:52.122] <TB3>     INFO: 411648 events read in total (6786ms).
[14:51:52.151] <TB3>     INFO: Expecting 411648 events.
[14:51:59.638] <TB3>     INFO: 411648 events read in total (6837ms).
[14:51:59.670] <TB3>     INFO: Expecting 411648 events.
[14:52:07.155] <TB3>     INFO: 411648 events read in total (6844ms).
[14:52:07.190] <TB3>     INFO: Expecting 411648 events.
[14:52:14.635] <TB3>     INFO: 411648 events read in total (6812ms).
[14:52:14.673] <TB3>     INFO: Expecting 411648 events.
[14:52:22.116] <TB3>     INFO: 411648 events read in total (6805ms).
[14:52:22.154] <TB3>     INFO: Expecting 411648 events.
[14:52:29.610] <TB3>     INFO: 411648 events read in total (6820ms).
[14:52:29.651] <TB3>     INFO: Test took 119944ms.
[14:52:30.133] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1863 < 35 for itrim = 89; old thr = 34.7646 ... break
[14:52:30.172] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3326 < 35 for itrim+1 = 105; old thr = 34.9954 ... break
[14:52:30.202] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3676 < 35 for itrim = 96; old thr = 33.6729 ... break
[14:52:30.237] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3764 < 35 for itrim+1 = 120; old thr = 34.908 ... break
[14:52:30.270] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.311 < 35 for itrim+1 = 113; old thr = 34.9464 ... break
[14:52:30.305] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4367 < 35 for itrim = 108; old thr = 33.8758 ... break
[14:52:30.335] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.06 < 35 for itrim = 97; old thr = 34.741 ... break
[14:52:30.371] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0465 < 35 for itrim = 112; old thr = 33.3542 ... break
[14:52:30.406] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0051 < 35 for itrim = 104; old thr = 34.7866 ... break
[14:52:30.445] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0579 < 35 for itrim = 101; old thr = 34.106 ... break
[14:52:30.472] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8019 < 35 for itrim+1 = 95; old thr = 34.6741 ... break
[14:52:30.508] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0588 < 35 for itrim = 112; old thr = 34.2307 ... break
[14:52:30.549] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.624 < 35 for itrim = 94; old thr = 34.1305 ... break
[14:52:30.581] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4543 < 35 for itrim+1 = 100; old thr = 34.6833 ... break
[14:52:30.607] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.324 < 35 for itrim = 109; old thr = 34.6091 ... break
[14:52:30.643] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4188 < 35 for itrim+1 = 99; old thr = 34.9074 ... break
[14:52:30.718] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:52:30.728] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:52:30.728] <TB3>     INFO:     run 1 of 1
[14:52:30.728] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:31.066] <TB3>     INFO: Expecting 5025280 events.
[14:53:04.699] <TB3>     INFO: 870504 events read in total (32918ms).
[14:53:37.685] <TB3>     INFO: 1739640 events read in total (65904ms).
[14:54:10.725] <TB3>     INFO: 2608664 events read in total (98944ms).
[14:54:43.562] <TB3>     INFO: 3466456 events read in total (131781ms).
[14:55:16.396] <TB3>     INFO: 4320000 events read in total (164615ms).
[14:55:43.551] <TB3>     INFO: 5025280 events read in total (191771ms).
[14:55:43.628] <TB3>     INFO: Test took 192900ms.
[14:55:43.812] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:44.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:45.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:47.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:48.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:50.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:51.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:53.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:54.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:56.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:57.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:59.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:00.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:02.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:03.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:05.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:06.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:08.220] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257744896
[14:56:08.222] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.336468 .. 51.091856
[14:56:08.295] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:56:08.305] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:56:08.305] <TB3>     INFO:     run 1 of 1
[14:56:08.305] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:08.648] <TB3>     INFO: Expecting 1763840 events.
[14:56:46.604] <TB3>     INFO: 1088216 events read in total (37241ms).
[14:57:10.059] <TB3>     INFO: 1763840 events read in total (60696ms).
[14:57:10.077] <TB3>     INFO: Test took 61772ms.
[14:57:10.118] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:10.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:11.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:12.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:13.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:14.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:15.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:16.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:17.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:18.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:19.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:20.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:21.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:22.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:23.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:24.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:25.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:26.166] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232935424
[14:57:26.246] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.424154 .. 45.832377
[14:57:26.319] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:57:26.329] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:57:26.329] <TB3>     INFO:     run 1 of 1
[14:57:26.329] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:26.670] <TB3>     INFO: Expecting 1664000 events.
[14:58:05.899] <TB3>     INFO: 1159376 events read in total (38514ms).
[14:58:22.876] <TB3>     INFO: 1664000 events read in total (55491ms).
[14:58:22.889] <TB3>     INFO: Test took 56560ms.
[14:58:22.926] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:22.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:23.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:24.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:25.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:26.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:27.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:28.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:29.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:30.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:31.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:32.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:33.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:34.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:35.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:36.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:37.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:38.121] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233197568
[14:58:38.201] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.240618 .. 43.019659
[14:58:38.275] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:58:38.285] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:38.285] <TB3>     INFO:     run 1 of 1
[14:58:38.285] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:38.626] <TB3>     INFO: Expecting 1464320 events.
[14:59:17.858] <TB3>     INFO: 1149536 events read in total (38517ms).
[14:59:28.711] <TB3>     INFO: 1464320 events read in total (49370ms).
[14:59:28.724] <TB3>     INFO: Test took 50439ms.
[14:59:28.755] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:28.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:29.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:30.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:31.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:32.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:33.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:34.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:35.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:36.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:37.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:38.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:39.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:40.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:41.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:41.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:42.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:43.881] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301957120
[14:59:43.961] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.867175 .. 42.526557
[14:59:44.035] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:59:44.045] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:59:44.045] <TB3>     INFO:     run 1 of 1
[14:59:44.045] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:44.387] <TB3>     INFO: Expecting 1364480 events.
[15:00:23.687] <TB3>     INFO: 1146024 events read in total (38585ms).
[15:00:31.336] <TB3>     INFO: 1364480 events read in total (46234ms).
[15:00:31.346] <TB3>     INFO: Test took 47301ms.
[15:00:31.375] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:31.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:32.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:00:33.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:00:34.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:00:35.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:00:36.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:37.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:00:37.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:00:38.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:00:39.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:00:40.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:00:41.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:42.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:43.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:44.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:45.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:46.271] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342585344
[15:00:46.352] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:00:46.352] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:00:46.361] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:00:46.361] <TB3>     INFO:     run 1 of 1
[15:00:46.362] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:00:46.704] <TB3>     INFO: Expecting 1364480 events.
[15:01:24.751] <TB3>     INFO: 1075768 events read in total (37332ms).
[15:01:35.061] <TB3>     INFO: 1364480 events read in total (47642ms).
[15:01:35.074] <TB3>     INFO: Test took 48712ms.
[15:01:35.106] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:35.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:36.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:37.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:38.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:39.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:39.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:40.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:41.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:42.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:43.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:44.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:45.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:46.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:47.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:48.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:49.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:50.545] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291921920
[15:01:50.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C0.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C1.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C2.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C3.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C4.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C5.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C6.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C7.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C8.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C9.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C10.dat
[15:01:50.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C11.dat
[15:01:50.581] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C12.dat
[15:01:50.581] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C13.dat
[15:01:50.581] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C14.dat
[15:01:50.581] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C15.dat
[15:01:50.581] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C0.dat
[15:01:50.588] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C1.dat
[15:01:50.595] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C2.dat
[15:01:50.601] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C3.dat
[15:01:50.608] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C4.dat
[15:01:50.615] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C5.dat
[15:01:50.622] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C6.dat
[15:01:50.629] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C7.dat
[15:01:50.635] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C8.dat
[15:01:50.642] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C9.dat
[15:01:50.649] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C10.dat
[15:01:50.656] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C11.dat
[15:01:50.663] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C12.dat
[15:01:50.669] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C13.dat
[15:01:50.676] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C14.dat
[15:01:50.683] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//trimParameters35_C15.dat
[15:01:50.690] <TB3>     INFO: PixTestTrim::trimTest() done
[15:01:50.690] <TB3>     INFO: vtrim:      89 105  96 120 113 108  97 112 104 101  95 112  94 100 109  99 
[15:01:50.690] <TB3>     INFO: vthrcomp:  101 103  95 109  91  99 102  98  92  95  84  92  91  88  93 104 
[15:01:50.690] <TB3>     INFO: vcal mean:  34.91  34.90  35.01  35.01  34.93  34.96  35.01  35.01  35.01  34.97  34.97  35.00  35.03  35.01  34.96  34.99 
[15:01:50.690] <TB3>     INFO: vcal RMS:    1.03   0.85   0.81   0.83   0.85   0.92   0.85   0.87   0.93   0.81   0.82   0.81   0.73   0.80   1.03   0.75 
[15:01:50.690] <TB3>     INFO: bits mean:   9.58  10.09   9.27   8.36   9.28  10.28  10.01   9.88   8.92   9.48   9.56   9.44   9.73   9.07   9.09   8.77 
[15:01:50.690] <TB3>     INFO: bits RMS:    2.85   2.56   2.86   2.66   2.50   2.47   2.52   2.63   2.74   2.62   2.72   2.56   2.42   2.47   2.75   2.61 
[15:01:50.700] <TB3>     INFO:    ----------------------------------------------------------------------
[15:01:50.700] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:01:50.700] <TB3>     INFO:    ----------------------------------------------------------------------
[15:01:50.702] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:01:50.702] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:01:50.712] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:01:50.712] <TB3>     INFO:     run 1 of 1
[15:01:50.712] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:51.051] <TB3>     INFO: Expecting 4160000 events.
[15:02:35.265] <TB3>     INFO: 1137965 events read in total (43499ms).
[15:03:18.634] <TB3>     INFO: 2264985 events read in total (86868ms).
[15:04:01.769] <TB3>     INFO: 3379570 events read in total (130003ms).
[15:04:32.072] <TB3>     INFO: 4160000 events read in total (160306ms).
[15:04:32.132] <TB3>     INFO: Test took 161420ms.
[15:04:32.253] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:32.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:34.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:36.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:38.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:39.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:41.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:43.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:45.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:47.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:49.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:50.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:52.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:54.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:56.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:58.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:00.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:01.973] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377565184
[15:05:01.974] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:05:02.046] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:05:02.046] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[15:05:02.056] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:05:02.056] <TB3>     INFO:     run 1 of 1
[15:05:02.056] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:02.398] <TB3>     INFO: Expecting 3577600 events.
[15:05:47.700] <TB3>     INFO: 1181515 events read in total (44587ms).
[15:06:31.987] <TB3>     INFO: 2344195 events read in total (88874ms).
[15:07:16.223] <TB3>     INFO: 3497655 events read in total (133111ms).
[15:07:19.617] <TB3>     INFO: 3577600 events read in total (136504ms).
[15:07:19.662] <TB3>     INFO: Test took 137607ms.
[15:07:19.761] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:19.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:21.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:23.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:24.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:26.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:28.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:29.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:31.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:33.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:34.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:36.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:38.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:40.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:41.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:43.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:45.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:46.815] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341086208
[15:07:46.815] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:07:46.888] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:07:46.888] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:07:46.898] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:07:46.898] <TB3>     INFO:     run 1 of 1
[15:07:46.898] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:47.239] <TB3>     INFO: Expecting 3307200 events.
[15:08:33.801] <TB3>     INFO: 1236190 events read in total (45847ms).
[15:09:19.145] <TB3>     INFO: 2447760 events read in total (91191ms).
[15:09:51.452] <TB3>     INFO: 3307200 events read in total (123498ms).
[15:09:51.487] <TB3>     INFO: Test took 124589ms.
[15:09:51.562] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:51.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:53.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:54.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:56.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:58.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:59.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:01.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:02.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:04.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:06.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:07.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:09.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:11.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:12.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:14.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:15.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:17.499] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291930112
[15:10:17.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:10:17.572] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:10:17.572] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:10:17.582] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:17.582] <TB3>     INFO:     run 1 of 1
[15:10:17.582] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:17.920] <TB3>     INFO: Expecting 3307200 events.
[15:11:04.467] <TB3>     INFO: 1236025 events read in total (45832ms).
[15:11:49.800] <TB3>     INFO: 2447525 events read in total (91165ms).
[15:12:22.146] <TB3>     INFO: 3307200 events read in total (123511ms).
[15:12:22.182] <TB3>     INFO: Test took 124601ms.
[15:12:22.258] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:22.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:23.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:25.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:27.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:28.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:30.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:31.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:33.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:35.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:36.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:38.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:39.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:41.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:43.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:44.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:46.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:48.053] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312848384
[15:12:48.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:12:48.126] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:12:48.126] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:12:48.136] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:12:48.136] <TB3>     INFO:     run 1 of 1
[15:12:48.136] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:48.478] <TB3>     INFO: Expecting 3307200 events.
[15:13:35.034] <TB3>     INFO: 1235540 events read in total (45841ms).
[15:14:20.373] <TB3>     INFO: 2446930 events read in total (91180ms).
[15:14:52.694] <TB3>     INFO: 3307200 events read in total (123501ms).
[15:14:52.730] <TB3>     INFO: Test took 124594ms.
[15:14:52.805] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:52.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:54.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:56.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:57.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:59.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:00.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:02.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:03.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:05.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:07.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:08.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:10.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:11.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:13.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:15.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:16.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:18.424] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296337408
[15:15:18.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.7331, thr difference RMS: 1.46348
[15:15:18.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.3488, thr difference RMS: 1.50117
[15:15:18.425] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.76433, thr difference RMS: 1.68689
[15:15:18.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.86587, thr difference RMS: 1.37669
[15:15:18.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.95115, thr difference RMS: 1.61202
[15:15:18.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.89476, thr difference RMS: 1.61544
[15:15:18.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.0034, thr difference RMS: 1.35504
[15:15:18.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.4454, thr difference RMS: 1.43651
[15:15:18.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.55026, thr difference RMS: 1.57056
[15:15:18.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.17755, thr difference RMS: 1.62701
[15:15:18.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.94998, thr difference RMS: 1.36007
[15:15:18.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.98996, thr difference RMS: 1.55148
[15:15:18.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.14614, thr difference RMS: 1.34824
[15:15:18.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.48825, thr difference RMS: 1.64211
[15:15:18.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.47047, thr difference RMS: 1.76387
[15:15:18.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.9987, thr difference RMS: 1.63862
[15:15:18.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.7605, thr difference RMS: 1.48142
[15:15:18.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.4386, thr difference RMS: 1.49925
[15:15:18.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.71452, thr difference RMS: 1.70653
[15:15:18.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.88017, thr difference RMS: 1.34679
[15:15:18.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.82589, thr difference RMS: 1.60663
[15:15:18.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.88726, thr difference RMS: 1.64719
[15:15:18.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.0539, thr difference RMS: 1.3623
[15:15:18.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.3492, thr difference RMS: 1.4623
[15:15:18.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.47028, thr difference RMS: 1.57761
[15:15:18.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.12768, thr difference RMS: 1.62546
[15:15:18.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.92653, thr difference RMS: 1.35758
[15:15:18.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.95613, thr difference RMS: 1.53452
[15:15:18.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.20337, thr difference RMS: 1.34083
[15:15:18.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.46469, thr difference RMS: 1.60449
[15:15:18.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.40924, thr difference RMS: 1.78944
[15:15:18.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.05829, thr difference RMS: 1.61648
[15:15:18.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.9268, thr difference RMS: 1.46661
[15:15:18.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.5051, thr difference RMS: 1.48931
[15:15:18.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.78366, thr difference RMS: 1.70387
[15:15:18.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.93525, thr difference RMS: 1.38244
[15:15:18.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.88149, thr difference RMS: 1.6115
[15:15:18.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.93171, thr difference RMS: 1.64538
[15:15:18.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.1215, thr difference RMS: 1.34352
[15:15:18.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.3061, thr difference RMS: 1.442
[15:15:18.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.41026, thr difference RMS: 1.54512
[15:15:18.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.16786, thr difference RMS: 1.62278
[15:15:18.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.0223, thr difference RMS: 1.34855
[15:15:18.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.95894, thr difference RMS: 1.5351
[15:15:18.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.17666, thr difference RMS: 1.33162
[15:15:18.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.53779, thr difference RMS: 1.60858
[15:15:18.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.46546, thr difference RMS: 1.79538
[15:15:18.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.06207, thr difference RMS: 1.63039
[15:15:18.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.9532, thr difference RMS: 1.49227
[15:15:18.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.67, thr difference RMS: 1.52199
[15:15:18.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.76071, thr difference RMS: 1.71354
[15:15:18.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.932, thr difference RMS: 1.36323
[15:15:18.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.8796, thr difference RMS: 1.63839
[15:15:18.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.99365, thr difference RMS: 1.64177
[15:15:18.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.2088, thr difference RMS: 1.36048
[15:15:18.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2539, thr difference RMS: 1.43739
[15:15:18.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.50765, thr difference RMS: 1.51098
[15:15:18.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.14937, thr difference RMS: 1.63507
[15:15:18.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.0253, thr difference RMS: 1.36219
[15:15:18.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.05687, thr difference RMS: 1.52356
[15:15:18.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.1365, thr difference RMS: 1.34064
[15:15:18.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.56291, thr difference RMS: 1.61272
[15:15:18.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.46961, thr difference RMS: 1.78558
[15:15:18.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.05674, thr difference RMS: 1.65573
[15:15:18.541] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:15:18.544] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1879 seconds
[15:15:18.544] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:15:19.239] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:15:19.239] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:15:19.242] <TB3>     INFO: ######################################################################
[15:15:19.242] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:15:19.242] <TB3>     INFO: ######################################################################
[15:15:19.242] <TB3>     INFO:    ----------------------------------------------------------------------
[15:15:19.242] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:15:19.242] <TB3>     INFO:    ----------------------------------------------------------------------
[15:15:19.242] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:15:19.252] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:15:19.252] <TB3>     INFO:     run 1 of 1
[15:15:19.252] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:19.592] <TB3>     INFO: Expecting 59072000 events.
[15:15:46.601] <TB3>     INFO: 1072600 events read in total (26294ms).
[15:16:12.857] <TB3>     INFO: 2141000 events read in total (52550ms).
[15:16:39.125] <TB3>     INFO: 3210000 events read in total (78818ms).
[15:17:05.437] <TB3>     INFO: 4282400 events read in total (105130ms).
[15:17:31.689] <TB3>     INFO: 5351000 events read in total (131382ms).
[15:17:57.986] <TB3>     INFO: 6421200 events read in total (157679ms).
[15:18:24.274] <TB3>     INFO: 7492400 events read in total (183967ms).
[15:18:50.529] <TB3>     INFO: 8560800 events read in total (210222ms).
[15:19:16.808] <TB3>     INFO: 9631800 events read in total (236501ms).
[15:19:43.100] <TB3>     INFO: 10702000 events read in total (262793ms).
[15:20:09.386] <TB3>     INFO: 11770800 events read in total (289079ms).
[15:20:35.694] <TB3>     INFO: 12842000 events read in total (315387ms).
[15:21:01.977] <TB3>     INFO: 13911400 events read in total (341670ms).
[15:21:28.246] <TB3>     INFO: 14980000 events read in total (367939ms).
[15:21:54.538] <TB3>     INFO: 16052000 events read in total (394231ms).
[15:22:20.842] <TB3>     INFO: 17121800 events read in total (420535ms).
[15:22:47.128] <TB3>     INFO: 18190200 events read in total (446821ms).
[15:23:13.439] <TB3>     INFO: 19262400 events read in total (473132ms).
[15:23:39.735] <TB3>     INFO: 20331000 events read in total (499428ms).
[15:24:06.015] <TB3>     INFO: 21399400 events read in total (525708ms).
[15:24:32.342] <TB3>     INFO: 22472600 events read in total (552035ms).
[15:24:58.621] <TB3>     INFO: 23541000 events read in total (578314ms).
[15:25:24.931] <TB3>     INFO: 24610400 events read in total (604624ms).
[15:25:51.245] <TB3>     INFO: 25681800 events read in total (630938ms).
[15:26:17.532] <TB3>     INFO: 26750200 events read in total (657225ms).
[15:26:43.836] <TB3>     INFO: 27821200 events read in total (683529ms).
[15:27:10.161] <TB3>     INFO: 28892000 events read in total (709854ms).
[15:27:36.445] <TB3>     INFO: 29960400 events read in total (736138ms).
[15:28:02.742] <TB3>     INFO: 31029800 events read in total (762435ms).
[15:28:29.096] <TB3>     INFO: 32100600 events read in total (788789ms).
[15:28:55.515] <TB3>     INFO: 33169200 events read in total (815208ms).
[15:29:21.957] <TB3>     INFO: 34239400 events read in total (841650ms).
[15:29:48.313] <TB3>     INFO: 35310000 events read in total (868006ms).
[15:30:14.652] <TB3>     INFO: 36378200 events read in total (894345ms).
[15:30:41.005] <TB3>     INFO: 37447800 events read in total (920698ms).
[15:31:07.367] <TB3>     INFO: 38519200 events read in total (947060ms).
[15:31:33.703] <TB3>     INFO: 39587200 events read in total (973396ms).
[15:32:00.057] <TB3>     INFO: 40657000 events read in total (999750ms).
[15:32:26.422] <TB3>     INFO: 41727400 events read in total (1026115ms).
[15:32:52.892] <TB3>     INFO: 42795800 events read in total (1052585ms).
[15:33:19.185] <TB3>     INFO: 43863800 events read in total (1078878ms).
[15:33:45.471] <TB3>     INFO: 44934800 events read in total (1105164ms).
[15:34:11.758] <TB3>     INFO: 46004200 events read in total (1131451ms).
[15:34:38.068] <TB3>     INFO: 47071600 events read in total (1157761ms).
[15:35:04.357] <TB3>     INFO: 48141000 events read in total (1184050ms).
[15:35:30.674] <TB3>     INFO: 49211800 events read in total (1210367ms).
[15:35:56.960] <TB3>     INFO: 50279000 events read in total (1236653ms).
[15:36:23.239] <TB3>     INFO: 51347200 events read in total (1262932ms).
[15:36:49.551] <TB3>     INFO: 52419200 events read in total (1289244ms).
[15:37:15.831] <TB3>     INFO: 53486800 events read in total (1315524ms).
[15:37:42.111] <TB3>     INFO: 54554400 events read in total (1341804ms).
[15:38:08.380] <TB3>     INFO: 55621800 events read in total (1368074ms).
[15:38:34.680] <TB3>     INFO: 56693600 events read in total (1394373ms).
[15:39:00.975] <TB3>     INFO: 57761400 events read in total (1420668ms).
[15:39:27.262] <TB3>     INFO: 58829600 events read in total (1446955ms).
[15:39:33.502] <TB3>     INFO: 59072000 events read in total (1453196ms).
[15:39:33.521] <TB3>     INFO: Test took 1454269ms.
[15:39:33.577] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:33.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:33.701] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:34.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:34.846] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:35.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:35.999] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:37.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:37.126] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:38.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:39:38.276] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:39.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:39.430] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:40.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:40.581] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:41.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:41.723] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:42.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:42.856] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:44.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:44.011] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:45.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:45.159] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:46.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:46.316] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:47.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:47.483] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:48.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:48.625] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:49.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:49.772] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:50.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:50.936] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:52.098] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502308864
[15:39:52.128] <TB3>     INFO: PixTestScurves::scurves() done 
[15:39:52.128] <TB3>     INFO: Vcal mean:  35.06  35.02  35.12  34.95  35.10  35.08  35.13  35.07  35.05  35.11  35.03  35.12  35.06  35.14  35.10  35.12 
[15:39:52.128] <TB3>     INFO: Vcal RMS:    0.92   0.74   0.67   0.73   0.73   0.79   0.72   0.74   0.83   0.67   0.68   0.69   0.60   0.67   0.94   0.61 
[15:39:52.128] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:39:52.199] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:39:52.199] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:39:52.199] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:39:52.199] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:39:52.199] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:39:52.199] <TB3>     INFO: ######################################################################
[15:39:52.199] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:39:52.199] <TB3>     INFO: ######################################################################
[15:39:52.202] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:39:52.543] <TB3>     INFO: Expecting 41600 events.
[15:39:56.525] <TB3>     INFO: 41600 events read in total (3260ms).
[15:39:56.526] <TB3>     INFO: Test took 4324ms.
[15:39:56.533] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:56.533] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:39:56.533] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:39:56.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 42, 79] has eff 0/10
[15:39:56.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 42, 79]
[15:39:56.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 30, 29] has eff 0/10
[15:39:56.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 30, 29]
[15:39:56.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 4, 70] has eff 0/10
[15:39:56.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 4, 70]
[15:39:56.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:39:56.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:39:56.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:39:56.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:39:56.884] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:39:57.226] <TB3>     INFO: Expecting 41600 events.
[15:40:01.271] <TB3>     INFO: 41600 events read in total (3330ms).
[15:40:01.272] <TB3>     INFO: Test took 4387ms.
[15:40:01.280] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:01.280] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:40:01.280] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:40:01.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.812
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 186
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.299
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.6
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,7] phvalue 179
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.744
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 178
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.015
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 189
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.69
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 193
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.091
[15:40:01.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 182
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.178
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.686
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.167
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.15
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 199
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.686
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 180
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 200.959
[15:40:01.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 200
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.706
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.297
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 170
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.272
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 168
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:40:01.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:40:01.374] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:40:01.716] <TB3>     INFO: Expecting 41600 events.
[15:40:05.755] <TB3>     INFO: 41600 events read in total (3324ms).
[15:40:05.755] <TB3>     INFO: Test took 4381ms.
[15:40:05.763] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:05.763] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:40:05.763] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:40:05.767] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 9
[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7207
[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,32] phvalue 84
[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4154
[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 76
[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3685
[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 62
[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7095
[15:40:05.768] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 74
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.7579
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 87
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.331
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 82
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8756
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 80
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1388
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 78
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.4693
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 96
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8341
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 61
[15:40:05.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.2467
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,43] phvalue 98
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9813
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 65
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.6031
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [20 ,32] phvalue 90
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2542
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 77
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7232
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 64
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1235
[15:40:05.770] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 64
[15:40:05.772] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 32, 0 0
[15:40:06.181] <TB3>     INFO: Expecting 2560 events.
[15:40:07.139] <TB3>     INFO: 2560 events read in total (243ms).
[15:40:07.139] <TB3>     INFO: Test took 1367ms.
[15:40:07.139] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:07.139] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 1 1
[15:40:07.647] <TB3>     INFO: Expecting 2560 events.
[15:40:08.604] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:08.605] <TB3>     INFO: Test took 1466ms.
[15:40:08.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:08.605] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[15:40:09.113] <TB3>     INFO: Expecting 2560 events.
[15:40:10.070] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:10.070] <TB3>     INFO: Test took 1465ms.
[15:40:10.070] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:10.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 3 3
[15:40:10.578] <TB3>     INFO: Expecting 2560 events.
[15:40:11.535] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:11.535] <TB3>     INFO: Test took 1464ms.
[15:40:11.535] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:11.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 4 4
[15:40:12.044] <TB3>     INFO: Expecting 2560 events.
[15:40:12.001] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:12.001] <TB3>     INFO: Test took 1465ms.
[15:40:12.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:12.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 5 5
[15:40:13.509] <TB3>     INFO: Expecting 2560 events.
[15:40:14.466] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:14.466] <TB3>     INFO: Test took 1465ms.
[15:40:14.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:14.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 6 6
[15:40:14.974] <TB3>     INFO: Expecting 2560 events.
[15:40:15.931] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:15.932] <TB3>     INFO: Test took 1466ms.
[15:40:15.932] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:15.932] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[15:40:16.440] <TB3>     INFO: Expecting 2560 events.
[15:40:17.397] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:17.397] <TB3>     INFO: Test took 1465ms.
[15:40:17.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:17.397] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[15:40:17.905] <TB3>     INFO: Expecting 2560 events.
[15:40:18.862] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:18.862] <TB3>     INFO: Test took 1465ms.
[15:40:18.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:18.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 9 9
[15:40:19.371] <TB3>     INFO: Expecting 2560 events.
[15:40:20.328] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:20.328] <TB3>     INFO: Test took 1465ms.
[15:40:20.329] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:20.329] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 43, 10 10
[15:40:20.837] <TB3>     INFO: Expecting 2560 events.
[15:40:21.794] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:21.794] <TB3>     INFO: Test took 1465ms.
[15:40:21.794] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:21.795] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 11 11
[15:40:22.303] <TB3>     INFO: Expecting 2560 events.
[15:40:23.260] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:23.260] <TB3>     INFO: Test took 1465ms.
[15:40:23.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:23.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 20, 32, 12 12
[15:40:23.768] <TB3>     INFO: Expecting 2560 events.
[15:40:24.726] <TB3>     INFO: 2560 events read in total (243ms).
[15:40:24.726] <TB3>     INFO: Test took 1466ms.
[15:40:24.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:24.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 13 13
[15:40:25.234] <TB3>     INFO: Expecting 2560 events.
[15:40:26.191] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:26.191] <TB3>     INFO: Test took 1465ms.
[15:40:26.192] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:26.192] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 14 14
[15:40:26.700] <TB3>     INFO: Expecting 2560 events.
[15:40:27.657] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:27.657] <TB3>     INFO: Test took 1465ms.
[15:40:27.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:27.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:40:28.165] <TB3>     INFO: Expecting 2560 events.
[15:40:29.122] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:29.123] <TB3>     INFO: Test took 1466ms.
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:40:29.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:40:29.126] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:29.633] <TB3>     INFO: Expecting 655360 events.
[15:40:41.153] <TB3>     INFO: 655360 events read in total (10805ms).
[15:40:41.165] <TB3>     INFO: Expecting 655360 events.
[15:40:52.531] <TB3>     INFO: 655360 events read in total (10803ms).
[15:40:52.546] <TB3>     INFO: Expecting 655360 events.
[15:41:03.908] <TB3>     INFO: 655360 events read in total (10799ms).
[15:41:03.927] <TB3>     INFO: Expecting 655360 events.
[15:41:15.291] <TB3>     INFO: 655360 events read in total (10804ms).
[15:41:15.314] <TB3>     INFO: Expecting 655360 events.
[15:41:26.668] <TB3>     INFO: 655360 events read in total (10799ms).
[15:41:26.696] <TB3>     INFO: Expecting 655360 events.
[15:41:38.053] <TB3>     INFO: 655360 events read in total (10807ms).
[15:41:38.085] <TB3>     INFO: Expecting 655360 events.
[15:41:49.433] <TB3>     INFO: 655360 events read in total (10803ms).
[15:41:49.472] <TB3>     INFO: Expecting 655360 events.
[15:42:00.808] <TB3>     INFO: 655360 events read in total (10797ms).
[15:42:00.852] <TB3>     INFO: Expecting 655360 events.
[15:42:12.231] <TB3>     INFO: 655360 events read in total (10843ms).
[15:42:12.276] <TB3>     INFO: Expecting 655360 events.
[15:42:23.643] <TB3>     INFO: 655360 events read in total (10835ms).
[15:42:23.691] <TB3>     INFO: Expecting 655360 events.
[15:42:35.058] <TB3>     INFO: 655360 events read in total (10838ms).
[15:42:35.111] <TB3>     INFO: Expecting 655360 events.
[15:42:46.477] <TB3>     INFO: 655360 events read in total (10839ms).
[15:42:46.534] <TB3>     INFO: Expecting 655360 events.
[15:42:57.898] <TB3>     INFO: 655360 events read in total (10837ms).
[15:42:57.959] <TB3>     INFO: Expecting 655360 events.
[15:43:09.347] <TB3>     INFO: 655360 events read in total (10861ms).
[15:43:09.413] <TB3>     INFO: Expecting 655360 events.
[15:43:20.786] <TB3>     INFO: 655360 events read in total (10846ms).
[15:43:20.855] <TB3>     INFO: Expecting 655360 events.
[15:43:32.223] <TB3>     INFO: 655360 events read in total (10841ms).
[15:43:32.299] <TB3>     INFO: Test took 183173ms.
[15:43:32.391] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:43:32.699] <TB3>     INFO: Expecting 655360 events.
[15:43:44.203] <TB3>     INFO: 655360 events read in total (10789ms).
[15:43:44.213] <TB3>     INFO: Expecting 655360 events.
[15:43:55.572] <TB3>     INFO: 655360 events read in total (10792ms).
[15:43:55.587] <TB3>     INFO: Expecting 655360 events.
[15:44:06.952] <TB3>     INFO: 655360 events read in total (10801ms).
[15:44:06.971] <TB3>     INFO: Expecting 655360 events.
[15:44:18.328] <TB3>     INFO: 655360 events read in total (10799ms).
[15:44:18.352] <TB3>     INFO: Expecting 655360 events.
[15:44:29.674] <TB3>     INFO: 655360 events read in total (10768ms).
[15:44:29.701] <TB3>     INFO: Expecting 655360 events.
[15:44:41.016] <TB3>     INFO: 655360 events read in total (10762ms).
[15:44:41.047] <TB3>     INFO: Expecting 655360 events.
[15:44:52.400] <TB3>     INFO: 655360 events read in total (10800ms).
[15:44:52.439] <TB3>     INFO: Expecting 655360 events.
[15:45:03.779] <TB3>     INFO: 655360 events read in total (10801ms).
[15:45:03.824] <TB3>     INFO: Expecting 655360 events.
[15:45:15.200] <TB3>     INFO: 655360 events read in total (10843ms).
[15:45:15.244] <TB3>     INFO: Expecting 655360 events.
[15:45:26.623] <TB3>     INFO: 655360 events read in total (10846ms).
[15:45:26.676] <TB3>     INFO: Expecting 655360 events.
[15:45:38.044] <TB3>     INFO: 655360 events read in total (10842ms).
[15:45:38.097] <TB3>     INFO: Expecting 655360 events.
[15:45:49.450] <TB3>     INFO: 655360 events read in total (10826ms).
[15:45:49.508] <TB3>     INFO: Expecting 655360 events.
[15:46:00.883] <TB3>     INFO: 655360 events read in total (10849ms).
[15:46:00.943] <TB3>     INFO: Expecting 655360 events.
[15:46:12.320] <TB3>     INFO: 655360 events read in total (10850ms).
[15:46:12.393] <TB3>     INFO: Expecting 655360 events.
[15:46:23.769] <TB3>     INFO: 655360 events read in total (10849ms).
[15:46:23.839] <TB3>     INFO: Expecting 655360 events.
[15:46:35.204] <TB3>     INFO: 655360 events read in total (10838ms).
[15:46:35.280] <TB3>     INFO: Test took 182889ms.
[15:46:35.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:46:35.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:46:35.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:46:35.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:46:35.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:46:35.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:46:35.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:46:35.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:46:35.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:46:35.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:46:35.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:46:35.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:46:35.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:46:35.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:46:35.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:46:35.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:35.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:46:35.457] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.463] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.470] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:46:35.477] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:46:35.484] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:46:35.490] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:46:35.496] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:46:35.503] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:46:35.510] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:46:35.516] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.523] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.529] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.536] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.543] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.549] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.556] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.562] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.569] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.576] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.582] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:46:35.589] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.595] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.602] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.609] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:35.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:46:35.647] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C0.dat
[15:46:35.647] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C1.dat
[15:46:35.647] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C2.dat
[15:46:35.647] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C3.dat
[15:46:35.647] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C4.dat
[15:46:35.647] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C5.dat
[15:46:35.647] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C6.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C7.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C8.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C9.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C10.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C11.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C12.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C13.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C14.dat
[15:46:35.648] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//dacParameters35_C15.dat
[15:46:35.992] <TB3>     INFO: Expecting 41600 events.
[15:46:39.797] <TB3>     INFO: 41600 events read in total (3090ms).
[15:46:39.798] <TB3>     INFO: Test took 4147ms.
[15:46:40.445] <TB3>     INFO: Expecting 41600 events.
[15:46:44.257] <TB3>     INFO: 41600 events read in total (3097ms).
[15:46:44.257] <TB3>     INFO: Test took 4154ms.
[15:46:44.904] <TB3>     INFO: Expecting 41600 events.
[15:46:48.712] <TB3>     INFO: 41600 events read in total (3093ms).
[15:46:48.712] <TB3>     INFO: Test took 4149ms.
[15:46:49.017] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:49.148] <TB3>     INFO: Expecting 2560 events.
[15:46:50.105] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:50.106] <TB3>     INFO: Test took 1089ms.
[15:46:50.108] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:50.615] <TB3>     INFO: Expecting 2560 events.
[15:46:51.572] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:51.572] <TB3>     INFO: Test took 1465ms.
[15:46:51.574] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:52.081] <TB3>     INFO: Expecting 2560 events.
[15:46:53.038] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:53.039] <TB3>     INFO: Test took 1465ms.
[15:46:53.041] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:53.548] <TB3>     INFO: Expecting 2560 events.
[15:46:54.505] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:54.505] <TB3>     INFO: Test took 1464ms.
[15:46:54.507] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:55.014] <TB3>     INFO: Expecting 2560 events.
[15:46:55.971] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:55.972] <TB3>     INFO: Test took 1465ms.
[15:46:55.974] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:56.481] <TB3>     INFO: Expecting 2560 events.
[15:46:57.438] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:57.438] <TB3>     INFO: Test took 1464ms.
[15:46:57.440] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:57.947] <TB3>     INFO: Expecting 2560 events.
[15:46:58.904] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:58.905] <TB3>     INFO: Test took 1465ms.
[15:46:58.907] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:59.414] <TB3>     INFO: Expecting 2560 events.
[15:47:00.371] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:00.371] <TB3>     INFO: Test took 1464ms.
[15:47:00.373] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:00.880] <TB3>     INFO: Expecting 2560 events.
[15:47:01.838] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:01.838] <TB3>     INFO: Test took 1465ms.
[15:47:01.840] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:02.347] <TB3>     INFO: Expecting 2560 events.
[15:47:03.304] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:03.305] <TB3>     INFO: Test took 1465ms.
[15:47:03.306] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:03.814] <TB3>     INFO: Expecting 2560 events.
[15:47:04.771] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:04.771] <TB3>     INFO: Test took 1465ms.
[15:47:04.773] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:05.280] <TB3>     INFO: Expecting 2560 events.
[15:47:06.237] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:06.238] <TB3>     INFO: Test took 1465ms.
[15:47:06.240] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:06.747] <TB3>     INFO: Expecting 2560 events.
[15:47:07.704] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:07.704] <TB3>     INFO: Test took 1465ms.
[15:47:07.706] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:08.213] <TB3>     INFO: Expecting 2560 events.
[15:47:09.170] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:09.170] <TB3>     INFO: Test took 1464ms.
[15:47:09.172] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:09.679] <TB3>     INFO: Expecting 2560 events.
[15:47:10.637] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:10.638] <TB3>     INFO: Test took 1466ms.
[15:47:10.640] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:11.146] <TB3>     INFO: Expecting 2560 events.
[15:47:12.103] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:12.104] <TB3>     INFO: Test took 1464ms.
[15:47:12.106] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:12.613] <TB3>     INFO: Expecting 2560 events.
[15:47:13.570] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:13.571] <TB3>     INFO: Test took 1465ms.
[15:47:13.573] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:14.080] <TB3>     INFO: Expecting 2560 events.
[15:47:15.037] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:15.038] <TB3>     INFO: Test took 1465ms.
[15:47:15.040] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:15.546] <TB3>     INFO: Expecting 2560 events.
[15:47:16.504] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:16.504] <TB3>     INFO: Test took 1464ms.
[15:47:16.506] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:17.013] <TB3>     INFO: Expecting 2560 events.
[15:47:17.971] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:17.971] <TB3>     INFO: Test took 1465ms.
[15:47:17.973] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:18.480] <TB3>     INFO: Expecting 2560 events.
[15:47:19.438] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:19.438] <TB3>     INFO: Test took 1465ms.
[15:47:19.440] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:19.947] <TB3>     INFO: Expecting 2560 events.
[15:47:20.905] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:20.905] <TB3>     INFO: Test took 1465ms.
[15:47:20.907] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:21.414] <TB3>     INFO: Expecting 2560 events.
[15:47:22.372] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:22.372] <TB3>     INFO: Test took 1465ms.
[15:47:22.374] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:22.881] <TB3>     INFO: Expecting 2560 events.
[15:47:23.839] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:23.839] <TB3>     INFO: Test took 1465ms.
[15:47:23.841] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:24.348] <TB3>     INFO: Expecting 2560 events.
[15:47:25.306] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:25.306] <TB3>     INFO: Test took 1465ms.
[15:47:25.308] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:25.815] <TB3>     INFO: Expecting 2560 events.
[15:47:26.772] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:26.773] <TB3>     INFO: Test took 1465ms.
[15:47:26.775] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:27.282] <TB3>     INFO: Expecting 2560 events.
[15:47:28.239] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:28.240] <TB3>     INFO: Test took 1466ms.
[15:47:28.242] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:28.749] <TB3>     INFO: Expecting 2560 events.
[15:47:29.706] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:29.706] <TB3>     INFO: Test took 1465ms.
[15:47:29.708] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:30.215] <TB3>     INFO: Expecting 2560 events.
[15:47:31.173] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:31.173] <TB3>     INFO: Test took 1465ms.
[15:47:31.175] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:31.683] <TB3>     INFO: Expecting 2560 events.
[15:47:32.640] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:32.640] <TB3>     INFO: Test took 1465ms.
[15:47:32.643] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:33.149] <TB3>     INFO: Expecting 2560 events.
[15:47:34.107] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:34.107] <TB3>     INFO: Test took 1465ms.
[15:47:34.109] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:34.616] <TB3>     INFO: Expecting 2560 events.
[15:47:35.574] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:35.574] <TB3>     INFO: Test took 1465ms.
[15:47:36.590] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 464 seconds
[15:47:36.590] <TB3>     INFO: PH scale (per ROC):    70  75  81  72  75  77  72  74  79  80  76  80  96  79  66  75
[15:47:36.590] <TB3>     INFO: PH offset (per ROC):  171 176 178 176 165 171 173 175 155 182 157 179 154 173 188 186
[15:47:36.760] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:47:36.762] <TB3>     INFO: ######################################################################
[15:47:36.762] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:47:36.762] <TB3>     INFO: ######################################################################
[15:47:36.762] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:47:36.774] <TB3>     INFO: scanning low vcal = 10
[15:47:37.112] <TB3>     INFO: Expecting 41600 events.
[15:47:40.819] <TB3>     INFO: 41600 events read in total (2992ms).
[15:47:40.819] <TB3>     INFO: Test took 4045ms.
[15:47:40.821] <TB3>     INFO: scanning low vcal = 20
[15:47:41.328] <TB3>     INFO: Expecting 41600 events.
[15:47:45.034] <TB3>     INFO: 41600 events read in total (2991ms).
[15:47:45.034] <TB3>     INFO: Test took 4213ms.
[15:47:45.036] <TB3>     INFO: scanning low vcal = 30
[15:47:45.543] <TB3>     INFO: Expecting 41600 events.
[15:47:49.255] <TB3>     INFO: 41600 events read in total (2997ms).
[15:47:49.255] <TB3>     INFO: Test took 4219ms.
[15:47:49.257] <TB3>     INFO: scanning low vcal = 40
[15:47:49.762] <TB3>     INFO: Expecting 41600 events.
[15:47:53.980] <TB3>     INFO: 41600 events read in total (3503ms).
[15:47:53.980] <TB3>     INFO: Test took 4724ms.
[15:47:53.984] <TB3>     INFO: scanning low vcal = 50
[15:47:54.404] <TB3>     INFO: Expecting 41600 events.
[15:47:58.634] <TB3>     INFO: 41600 events read in total (3515ms).
[15:47:58.635] <TB3>     INFO: Test took 4651ms.
[15:47:58.637] <TB3>     INFO: scanning low vcal = 60
[15:47:59.060] <TB3>     INFO: Expecting 41600 events.
[15:48:03.290] <TB3>     INFO: 41600 events read in total (3515ms).
[15:48:03.291] <TB3>     INFO: Test took 4653ms.
[15:48:03.294] <TB3>     INFO: scanning low vcal = 70
[15:48:03.716] <TB3>     INFO: Expecting 41600 events.
[15:48:07.945] <TB3>     INFO: 41600 events read in total (3514ms).
[15:48:07.946] <TB3>     INFO: Test took 4652ms.
[15:48:07.949] <TB3>     INFO: scanning low vcal = 80
[15:48:08.371] <TB3>     INFO: Expecting 41600 events.
[15:48:12.605] <TB3>     INFO: 41600 events read in total (3519ms).
[15:48:12.606] <TB3>     INFO: Test took 4657ms.
[15:48:12.609] <TB3>     INFO: scanning low vcal = 90
[15:48:13.032] <TB3>     INFO: Expecting 41600 events.
[15:48:17.261] <TB3>     INFO: 41600 events read in total (3514ms).
[15:48:17.262] <TB3>     INFO: Test took 4653ms.
[15:48:17.265] <TB3>     INFO: scanning low vcal = 100
[15:48:17.688] <TB3>     INFO: Expecting 41600 events.
[15:48:22.050] <TB3>     INFO: 41600 events read in total (3647ms).
[15:48:22.051] <TB3>     INFO: Test took 4786ms.
[15:48:22.054] <TB3>     INFO: scanning low vcal = 110
[15:48:22.476] <TB3>     INFO: Expecting 41600 events.
[15:48:26.705] <TB3>     INFO: 41600 events read in total (3514ms).
[15:48:26.706] <TB3>     INFO: Test took 4652ms.
[15:48:26.709] <TB3>     INFO: scanning low vcal = 120
[15:48:27.132] <TB3>     INFO: Expecting 41600 events.
[15:48:31.360] <TB3>     INFO: 41600 events read in total (3513ms).
[15:48:31.361] <TB3>     INFO: Test took 4652ms.
[15:48:31.364] <TB3>     INFO: scanning low vcal = 130
[15:48:31.787] <TB3>     INFO: Expecting 41600 events.
[15:48:36.016] <TB3>     INFO: 41600 events read in total (3514ms).
[15:48:36.016] <TB3>     INFO: Test took 4652ms.
[15:48:36.019] <TB3>     INFO: scanning low vcal = 140
[15:48:36.442] <TB3>     INFO: Expecting 41600 events.
[15:48:40.670] <TB3>     INFO: 41600 events read in total (3513ms).
[15:48:40.670] <TB3>     INFO: Test took 4651ms.
[15:48:40.673] <TB3>     INFO: scanning low vcal = 150
[15:48:41.095] <TB3>     INFO: Expecting 41600 events.
[15:48:45.325] <TB3>     INFO: 41600 events read in total (3515ms).
[15:48:45.325] <TB3>     INFO: Test took 4652ms.
[15:48:45.328] <TB3>     INFO: scanning low vcal = 160
[15:48:45.751] <TB3>     INFO: Expecting 41600 events.
[15:48:49.981] <TB3>     INFO: 41600 events read in total (3515ms).
[15:48:49.981] <TB3>     INFO: Test took 4653ms.
[15:48:49.984] <TB3>     INFO: scanning low vcal = 170
[15:48:50.406] <TB3>     INFO: Expecting 41600 events.
[15:48:54.636] <TB3>     INFO: 41600 events read in total (3515ms).
[15:48:54.637] <TB3>     INFO: Test took 4653ms.
[15:48:54.641] <TB3>     INFO: scanning low vcal = 180
[15:48:55.062] <TB3>     INFO: Expecting 41600 events.
[15:48:59.293] <TB3>     INFO: 41600 events read in total (3516ms).
[15:48:59.294] <TB3>     INFO: Test took 4653ms.
[15:48:59.297] <TB3>     INFO: scanning low vcal = 190
[15:48:59.718] <TB3>     INFO: Expecting 41600 events.
[15:49:03.948] <TB3>     INFO: 41600 events read in total (3515ms).
[15:49:03.948] <TB3>     INFO: Test took 4651ms.
[15:49:03.951] <TB3>     INFO: scanning low vcal = 200
[15:49:04.374] <TB3>     INFO: Expecting 41600 events.
[15:49:08.605] <TB3>     INFO: 41600 events read in total (3516ms).
[15:49:08.605] <TB3>     INFO: Test took 4654ms.
[15:49:08.608] <TB3>     INFO: scanning low vcal = 210
[15:49:09.030] <TB3>     INFO: Expecting 41600 events.
[15:49:13.261] <TB3>     INFO: 41600 events read in total (3516ms).
[15:49:13.262] <TB3>     INFO: Test took 4654ms.
[15:49:13.264] <TB3>     INFO: scanning low vcal = 220
[15:49:13.687] <TB3>     INFO: Expecting 41600 events.
[15:49:17.917] <TB3>     INFO: 41600 events read in total (3515ms).
[15:49:17.918] <TB3>     INFO: Test took 4654ms.
[15:49:17.921] <TB3>     INFO: scanning low vcal = 230
[15:49:18.343] <TB3>     INFO: Expecting 41600 events.
[15:49:22.574] <TB3>     INFO: 41600 events read in total (3516ms).
[15:49:22.575] <TB3>     INFO: Test took 4654ms.
[15:49:22.578] <TB3>     INFO: scanning low vcal = 240
[15:49:22.999] <TB3>     INFO: Expecting 41600 events.
[15:49:27.227] <TB3>     INFO: 41600 events read in total (3513ms).
[15:49:27.228] <TB3>     INFO: Test took 4650ms.
[15:49:27.231] <TB3>     INFO: scanning low vcal = 250
[15:49:27.652] <TB3>     INFO: Expecting 41600 events.
[15:49:31.884] <TB3>     INFO: 41600 events read in total (3516ms).
[15:49:31.885] <TB3>     INFO: Test took 4654ms.
[15:49:31.890] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:49:32.310] <TB3>     INFO: Expecting 41600 events.
[15:49:36.537] <TB3>     INFO: 41600 events read in total (3512ms).
[15:49:36.538] <TB3>     INFO: Test took 4648ms.
[15:49:36.541] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:49:36.964] <TB3>     INFO: Expecting 41600 events.
[15:49:41.192] <TB3>     INFO: 41600 events read in total (3513ms).
[15:49:41.193] <TB3>     INFO: Test took 4652ms.
[15:49:41.196] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:49:41.618] <TB3>     INFO: Expecting 41600 events.
[15:49:45.848] <TB3>     INFO: 41600 events read in total (3515ms).
[15:49:45.849] <TB3>     INFO: Test took 4653ms.
[15:49:45.853] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:49:46.274] <TB3>     INFO: Expecting 41600 events.
[15:49:50.504] <TB3>     INFO: 41600 events read in total (3515ms).
[15:49:50.505] <TB3>     INFO: Test took 4652ms.
[15:49:50.508] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:49:50.929] <TB3>     INFO: Expecting 41600 events.
[15:49:55.162] <TB3>     INFO: 41600 events read in total (3518ms).
[15:49:55.162] <TB3>     INFO: Test took 4654ms.
[15:49:55.683] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:49:55.686] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:49:55.686] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:49:55.686] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:49:55.687] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:49:55.687] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:49:55.687] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:49:55.687] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:49:55.687] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:49:55.687] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:49:55.688] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:49:55.688] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:49:55.688] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:49:55.688] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:49:55.688] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:49:55.688] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:49:55.688] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:50:33.794] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:50:33.794] <TB3>     INFO: non-linearity mean:  0.957 0.961 0.961 0.962 0.965 0.954 0.959 0.957 0.954 0.962 0.954 0.962 0.957 0.960 0.957 0.958
[15:50:33.794] <TB3>     INFO: non-linearity RMS:   0.005 0.004 0.006 0.006 0.006 0.005 0.006 0.006 0.006 0.005 0.006 0.005 0.005 0.006 0.007 0.005
[15:50:33.794] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:50:33.817] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:50:33.839] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:50:33.862] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:50:33.884] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:50:33.907] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:50:33.930] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:50:33.953] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:50:33.975] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:50:33.998] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:50:34.020] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:50:34.043] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:50:34.066] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:50:34.088] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:50:34.111] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:50:34.134] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-48_FPIXTest-17C-Nebraska-160916-1429-300V_2016-09-16_14h29m_1474054194//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:50:34.156] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:50:34.156] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:50:34.163] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:50:34.163] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:50:34.166] <TB3>     INFO: ######################################################################
[15:50:34.166] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:50:34.166] <TB3>     INFO: ######################################################################
[15:50:34.169] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:50:34.179] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:50:34.179] <TB3>     INFO:     run 1 of 1
[15:50:34.179] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:34.520] <TB3>     INFO: Expecting 3120000 events.
[15:51:23.516] <TB3>     INFO: 1308415 events read in total (48281ms).
[15:52:11.943] <TB3>     INFO: 2617215 events read in total (96708ms).
[15:52:30.759] <TB3>     INFO: 3120000 events read in total (115525ms).
[15:52:30.799] <TB3>     INFO: Test took 116621ms.
[15:52:30.878] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:30.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:32.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:33.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:35.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:36.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:38.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:39.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:41.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:42.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:43.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:45.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:46.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:48.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:49.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:50.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:52.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:53.821] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404623360
[15:52:53.852] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:52:53.852] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5353, RMS = 1.6972
[15:52:53.852] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:52:53.852] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:52:53.852] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6216, RMS = 1.97047
[15:52:53.852] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:52:53.853] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:52:53.853] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.8111, RMS = 1.2794
[15:52:53.853] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[15:52:53.853] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:52:53.853] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 95.1146, RMS = 1.32355
[15:52:53.853] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:52:53.854] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:52:53.854] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4702, RMS = 1.73881
[15:52:53.854] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:52:53.854] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:52:53.854] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3506, RMS = 1.51202
[15:52:53.854] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:52:53.855] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:52:53.855] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 96.295, RMS = 1.39503
[15:52:53.855] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[15:52:53.856] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:52:53.856] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 94.0689, RMS = 1.45198
[15:52:53.856] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:52:53.857] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:52:53.857] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5972, RMS = 0.969406
[15:52:53.857] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:52:53.857] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:52:53.857] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8527, RMS = 1.38824
[15:52:53.857] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:52:53.858] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:52:53.858] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3346, RMS = 1.68948
[15:52:53.858] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:52:53.858] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:52:53.858] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4545, RMS = 1.39701
[15:52:53.858] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:52:53.859] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:52:53.859] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3785, RMS = 1.65461
[15:52:53.859] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:52:53.859] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:52:53.859] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.2701, RMS = 1.70151
[15:52:53.859] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:52:53.860] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:52:53.860] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0191, RMS = 1.66065
[15:52:53.860] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:52:53.860] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:52:53.860] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5244, RMS = 1.55736
[15:52:53.860] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:52:53.861] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:52:53.861] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7567, RMS = 1.26946
[15:52:53.861] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:52:53.861] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:52:53.861] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6389, RMS = 1.24945
[15:52:53.861] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:52:53.862] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:52:53.862] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4834, RMS = 1.34466
[15:52:53.862] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:52:53.862] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:52:53.862] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2411, RMS = 1.21234
[15:52:53.862] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:52:53.863] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:52:53.863] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0378, RMS = 1.25511
[15:52:53.863] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:52:53.863] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:52:53.863] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8022, RMS = 1.5782
[15:52:53.863] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:53.864] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:52:53.864] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9578, RMS = 1.24508
[15:52:53.864] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:52:53.864] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:52:53.864] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2286, RMS = 1.23047
[15:52:53.864] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:52:53.865] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:52:53.866] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5731, RMS = 1.91127
[15:52:53.866] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:52:53.866] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:52:53.866] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0537, RMS = 1.63703
[15:52:53.866] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:52:53.867] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:52:53.867] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6036, RMS = 1.43581
[15:52:53.867] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:52:53.867] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:52:53.867] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0103, RMS = 2.15376
[15:52:53.867] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:52:53.868] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:52:53.868] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3417, RMS = 1.13078
[15:52:53.868] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:52:53.868] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:52:53.868] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.043, RMS = 1.33268
[15:52:53.868] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:52:53.869] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:52:53.869] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.9415, RMS = 1.31758
[15:52:53.869] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:52:53.869] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:52:53.869] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.061, RMS = 1.44602
[15:52:53.869] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:52:53.872] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 139 seconds
[15:52:53.872] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    1    0    0    0    1    0    0    0    0    0    0
[15:52:53.872] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:52:53.966] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:52:53.966] <TB3>     INFO: enter test to run
[15:52:53.966] <TB3>     INFO:   test:  no parameter change
[15:52:53.967] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[15:52:53.968] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 457.4mA
[15:52:53.968] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.8 C
[15:52:53.968] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:52:54.615] <TB3>    QUIET: Connection to board 24 closed.
[15:52:54.616] <TB3>     INFO: pXar: this is the end, my friend
[15:52:54.616] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
