
module d1s4081tb2();
  
reg tb_a;
reg tb_b;
reg tb_c;

reg d_correct; 

wire [2:0] tb_dut_inputs;

wire tb_d;

d1s4178 dut(tb_a,tb_b,tb_c,tb_d);

assign tb_dut_inputs={tb_a,tb_b,tb_c};

initial begin
  {tb_a, tb_b,tb_c}=3'b000;
  
  forever #5 {tb_a,tb_b,tb_c}=tb_dut_inputs+1;
end
always
begin: check
  if(((tb_a && tb_b)&&(~tb_c))==tb_d) begin
    #1;
      d_correct<=1;
  end
  else begin
    d_correct<=0;
  end
end
endmodule






