
EE_475_Discovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011cdc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  08011e70  08011e70  00021e70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012304  08012304  000301f4  2**0
                  CONTENTS
  4 .ARM          00000008  08012304  08012304  00022304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801230c  0801230c  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801230c  0801230c  0002230c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012310  08012310  00022310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08012314  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f4  2**0
                  CONTENTS
 10 .bss          00000fd8  200001f4  200001f4  000301f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200011cc  200011cc  000301f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e632  00000000  00000000  00030267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000464a  00000000  00000000  0004e899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001a38  00000000  00000000  00052ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001469  00000000  00000000  00054920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002637c  00000000  00000000  00055d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002237c  00000000  00000000  0007c105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8c99  00000000  00000000  0009e481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000085dc  00000000  00000000  0017711c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0017f6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011e54 	.word	0x08011e54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	08011e54 	.word	0x08011e54

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	if (huart == &huart3) {
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a10      	ldr	r2, [pc, #64]	; (800103c <HAL_UART_RxCpltCallback+0x4c>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d11a      	bne.n	8001036 <HAL_UART_RxCpltCallback+0x46>
		memcpy(GPS_Buf, UART3_Rx_buf+1, GPS_BUF_N-1);
 8001000:	4b0f      	ldr	r3, [pc, #60]	; (8001040 <HAL_UART_RxCpltCallback+0x50>)
 8001002:	f240 12ff 	movw	r2, #511	; 0x1ff
 8001006:	4619      	mov	r1, r3
 8001008:	480e      	ldr	r0, [pc, #56]	; (8001044 <HAL_UART_RxCpltCallback+0x54>)
 800100a:	f00e fa42 	bl	800f492 <memcpy>
		GPS_Buf[GPS_BUF_N-1] = '\0';
 800100e:	4b0d      	ldr	r3, [pc, #52]	; (8001044 <HAL_UART_RxCpltCallback+0x54>)
 8001010:	2200      	movs	r2, #0
 8001012:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
		// HAL_UART_Transmit(&huart2, GPS_Buf, strlen((char*) GPS_Buf), HAL_MAX_DELAY);
		char* Data_Buffer_ptr = strnstr((char*) GPS_Buf, "GPGGA", 5);
 8001016:	2205      	movs	r2, #5
 8001018:	490b      	ldr	r1, [pc, #44]	; (8001048 <HAL_UART_RxCpltCallback+0x58>)
 800101a:	480a      	ldr	r0, [pc, #40]	; (8001044 <HAL_UART_RxCpltCallback+0x54>)
 800101c:	f00e f96f 	bl	800f2fe <strnstr>
 8001020:	60f8      	str	r0, [r7, #12]
		if (Data_Buffer_ptr == 0) return;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d005      	beq.n	8001034 <HAL_UART_RxCpltCallback+0x44>

		parse_GPS(Data_Buffer_ptr, GPS_Buf+GPS_BUF_N);
 8001028:	4b08      	ldr	r3, [pc, #32]	; (800104c <HAL_UART_RxCpltCallback+0x5c>)
 800102a:	4619      	mov	r1, r3
 800102c:	68f8      	ldr	r0, [r7, #12]
 800102e:	f000 f80f 	bl	8001050 <parse_GPS>
 8001032:	e000      	b.n	8001036 <HAL_UART_RxCpltCallback+0x46>
		if (Data_Buffer_ptr == 0) return;
 8001034:	bf00      	nop
//			Time = t;
//			Latitude = lat;
//			Longitude = lon;
//		}
	}
}
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000394 	.word	0x20000394
 8001040:	20000659 	.word	0x20000659
 8001044:	2000043c 	.word	0x2000043c
 8001048:	08011e70 	.word	0x08011e70
 800104c:	2000063c 	.word	0x2000063c

08001050 <parse_GPS>:

int parse_GPS(char* start, char* end) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	; 0x28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
	// GPGGA,035140.00,4739.22314,N,12218.23740,W,2,08,1.14,49.3,M,-18.8,M,,0000*55

	char* ptr = start;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	627b      	str	r3, [r7, #36]	; 0x24

	char* items[6];
	int i = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	623b      	str	r3, [r7, #32]

	items[i++] = ptr;
 8001062:	6a3b      	ldr	r3, [r7, #32]
 8001064:	1c5a      	adds	r2, r3, #1
 8001066:	623a      	str	r2, [r7, #32]
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	3328      	adds	r3, #40	; 0x28
 800106c:	443b      	add	r3, r7
 800106e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001070:	f843 2c20 	str.w	r2, [r3, #-32]

	while (ptr < end) {
 8001074:	e016      	b.n	80010a4 <parse_GPS+0x54>
		if (*ptr == ',') {
 8001076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b2c      	cmp	r3, #44	; 0x2c
 800107c:	d10f      	bne.n	800109e <parse_GPS+0x4e>
			*ptr = '/0';
 800107e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001080:	2230      	movs	r2, #48	; 0x30
 8001082:	701a      	strb	r2, [r3, #0]
			if (i < 6) {
 8001084:	6a3b      	ldr	r3, [r7, #32]
 8001086:	2b05      	cmp	r3, #5
 8001088:	dc11      	bgt.n	80010ae <parse_GPS+0x5e>
				items[i++] = ptr+1;
 800108a:	6a3b      	ldr	r3, [r7, #32]
 800108c:	1c5a      	adds	r2, r3, #1
 800108e:	623a      	str	r2, [r7, #32]
 8001090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001092:	3201      	adds	r2, #1
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	3328      	adds	r3, #40	; 0x28
 8001098:	443b      	add	r3, r7
 800109a:	f843 2c20 	str.w	r2, [r3, #-32]
			} else break;
		}
		ptr++;
 800109e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a0:	3301      	adds	r3, #1
 80010a2:	627b      	str	r3, [r7, #36]	; 0x24
	while (ptr < end) {
 80010a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d3e4      	bcc.n	8001076 <parse_GPS+0x26>
 80010ac:	e000      	b.n	80010b0 <parse_GPS+0x60>
			} else break;
 80010ae:	bf00      	nop
	}

	Time = atof(items[1]);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f00c fa90 	bl	800d5d8 <atof>
 80010b8:	ee07 0a90 	vmov	s15, r0
 80010bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c0:	4b03      	ldr	r3, [pc, #12]	; (80010d0 <parse_GPS+0x80>)
 80010c2:	edc3 7a00 	vstr	s15, [r3]

	return 0;
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3728      	adds	r7, #40	; 0x28
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	2000063c 	.word	0x2000063c

080010d4 <format_data>:

void format_data(float Time, float Lat, float Long) {
 80010d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010d8:	b08a      	sub	sp, #40	; 0x28
 80010da:	af06      	add	r7, sp, #24
 80010dc:	ed87 0a03 	vstr	s0, [r7, #12]
 80010e0:	edc7 0a02 	vstr	s1, [r7, #8]
 80010e4:	ed87 1a01 	vstr	s2, [r7, #4]
	Hours = (int)Time / 10000;
 80010e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010f0:	ee17 1a90 	vmov	r1, s15
 80010f4:	4b30      	ldr	r3, [pc, #192]	; (80011b8 <format_data+0xe4>)
 80010f6:	fb83 2301 	smull	r2, r3, r3, r1
 80010fa:	131a      	asrs	r2, r3, #12
 80010fc:	17cb      	asrs	r3, r1, #31
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	4a2e      	ldr	r2, [pc, #184]	; (80011bc <format_data+0xe8>)
 8001102:	6013      	str	r3, [r2, #0]
	Min = (int)(Time - (Hours * 10000)) / 100;
 8001104:	4b2d      	ldr	r3, [pc, #180]	; (80011bc <format_data+0xe8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f242 7210 	movw	r2, #10000	; 0x2710
 800110c:	fb02 f303 	mul.w	r3, r2, r3
 8001110:	ee07 3a90 	vmov	s15, r3
 8001114:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001118:	ed97 7a03 	vldr	s14, [r7, #12]
 800111c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001120:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001124:	ee17 1a90 	vmov	r1, s15
 8001128:	4b25      	ldr	r3, [pc, #148]	; (80011c0 <format_data+0xec>)
 800112a:	fb83 2301 	smull	r2, r3, r3, r1
 800112e:	115a      	asrs	r2, r3, #5
 8001130:	17cb      	asrs	r3, r1, #31
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	4a23      	ldr	r2, [pc, #140]	; (80011c4 <format_data+0xf0>)
 8001136:	6013      	str	r3, [r2, #0]
	Sec = (int)(Time - ((Hours * 10000) + (Min * 100)));
 8001138:	4b20      	ldr	r3, [pc, #128]	; (80011bc <format_data+0xe8>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f242 7210 	movw	r2, #10000	; 0x2710
 8001140:	fb03 f202 	mul.w	r2, r3, r2
 8001144:	4b1f      	ldr	r3, [pc, #124]	; (80011c4 <format_data+0xf0>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2164      	movs	r1, #100	; 0x64
 800114a:	fb01 f303 	mul.w	r3, r1, r3
 800114e:	4413      	add	r3, r2
 8001150:	ee07 3a90 	vmov	s15, r3
 8001154:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001158:	ed97 7a03 	vldr	s14, [r7, #12]
 800115c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001160:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001164:	ee17 2a90 	vmov	r2, s15
 8001168:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <format_data+0xf4>)
 800116a:	601a      	str	r2, [r3, #0]
	sprintf((char*) UART2_Tx_buf, "Time=%d:%d:%d Latitude=%f, Longitude=%f\r\n",
 800116c:	4b13      	ldr	r3, [pc, #76]	; (80011bc <format_data+0xe8>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f1a3 0808 	sub.w	r8, r3, #8
 8001174:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <format_data+0xf0>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	603b      	str	r3, [r7, #0]
 800117a:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <format_data+0xf4>)
 800117c:	681e      	ldr	r6, [r3, #0]
 800117e:	68b8      	ldr	r0, [r7, #8]
 8001180:	f7ff f9e2 	bl	8000548 <__aeabi_f2d>
 8001184:	4604      	mov	r4, r0
 8001186:	460d      	mov	r5, r1
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff f9dd 	bl	8000548 <__aeabi_f2d>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001196:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800119a:	9600      	str	r6, [sp, #0]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	4642      	mov	r2, r8
 80011a0:	490a      	ldr	r1, [pc, #40]	; (80011cc <format_data+0xf8>)
 80011a2:	480b      	ldr	r0, [pc, #44]	; (80011d0 <format_data+0xfc>)
 80011a4:	f00e f82e 	bl	800f204 <siprintf>
			Hours-8, Min, Sec, Lat, Long);
	printd();
 80011a8:	f000 f8a4 	bl	80012f4 <printd>
}
 80011ac:	bf00      	nop
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011b6:	bf00      	nop
 80011b8:	68db8bad 	.word	0x68db8bad
 80011bc:	2000064c 	.word	0x2000064c
 80011c0:	51eb851f 	.word	0x51eb851f
 80011c4:	20000650 	.word	0x20000650
 80011c8:	20000654 	.word	0x20000654
 80011cc:	08011e78 	.word	0x08011e78
 80011d0:	20000858 	.word	0x20000858

080011d4 <read_heading>:

void read_heading() {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af04      	add	r7, sp, #16
	uint8_t data[2];
	HAL_I2C_Mem_Read(&hi2c1, BNO055_ADDRESS << 1, BNO055_ADDR_HEADING, I2C_MEMADD_SIZE_8BIT, data, 2, HAL_MAX_DELAY);
 80011da:	f04f 33ff 	mov.w	r3, #4294967295
 80011de:	9302      	str	r3, [sp, #8]
 80011e0:	2302      	movs	r3, #2
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2301      	movs	r3, #1
 80011ea:	221a      	movs	r2, #26
 80011ec:	2150      	movs	r1, #80	; 0x50
 80011ee:	480c      	ldr	r0, [pc, #48]	; (8001220 <read_heading+0x4c>)
 80011f0:	f004 fb34 	bl	800585c <HAL_I2C_Mem_Read>
	Heading = (float)((int16_t)(data[1] << 8 | data[0])) / 16.0;
 80011f4:	797b      	ldrb	r3, [r7, #5]
 80011f6:	021b      	lsls	r3, r3, #8
 80011f8:	b21a      	sxth	r2, r3
 80011fa:	793b      	ldrb	r3, [r7, #4]
 80011fc:	b21b      	sxth	r3, r3
 80011fe:	4313      	orrs	r3, r2
 8001200:	b21b      	sxth	r3, r3
 8001202:	ee07 3a90 	vmov	s15, r3
 8001206:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800120a:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800120e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001212:	4b04      	ldr	r3, [pc, #16]	; (8001224 <read_heading+0x50>)
 8001214:	edc3 7a00 	vstr	s15, [r3]
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000210 	.word	0x20000210
 8001224:	20000648 	.word	0x20000648

08001228 <set_steering>:

void set_steering(float direction) {
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	ed87 0a01 	vstr	s0, [r7, #4]
	int pulse = direction*500+1500;
 8001232:	edd7 7a01 	vldr	s15, [r7, #4]
 8001236:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001280 <set_steering+0x58>
 800123a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001284 <set_steering+0x5c>
 8001242:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001246:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800124a:	ee17 3a90 	vmov	r3, s15
 800124e:	60fb      	str	r3, [r7, #12]
	if (pulse > 2000) pulse = 2000;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001256:	dd02      	ble.n	800125e <set_steering+0x36>
 8001258:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800125c:	60fb      	str	r3, [r7, #12]
	if (pulse < 1000) pulse = 1000;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001264:	da02      	bge.n	800126c <set_steering+0x44>
 8001266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800126a:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse);
 800126c:	4b06      	ldr	r3, [pc, #24]	; (8001288 <set_steering+0x60>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	68fa      	ldr	r2, [r7, #12]
 8001272:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	43fa0000 	.word	0x43fa0000
 8001284:	44bb8000 	.word	0x44bb8000
 8001288:	20000304 	.word	0x20000304

0800128c <set_speed>:

void set_speed(float speed) {
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	ed87 0a01 	vstr	s0, [r7, #4]
	int pulse = speed*200+1500;
 8001296:	edd7 7a01 	vldr	s15, [r7, #4]
 800129a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80012e8 <set_speed+0x5c>
 800129e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a2:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80012ec <set_speed+0x60>
 80012a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ae:	ee17 3a90 	vmov	r3, s15
 80012b2:	60fb      	str	r3, [r7, #12]
	if (pulse > 1700) pulse = 1700;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80012ba:	4293      	cmp	r3, r2
 80012bc:	dd02      	ble.n	80012c4 <set_speed+0x38>
 80012be:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80012c2:	60fb      	str	r3, [r7, #12]
	if (pulse < 1500) pulse = 1500;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f240 52db 	movw	r2, #1499	; 0x5db
 80012ca:	4293      	cmp	r3, r2
 80012cc:	dc02      	bgt.n	80012d4 <set_speed+0x48>
 80012ce:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80012d2:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse);
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <set_speed+0x64>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	68fa      	ldr	r2, [r7, #12]
 80012da:	639a      	str	r2, [r3, #56]	; 0x38
}
 80012dc:	bf00      	nop
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	43480000 	.word	0x43480000
 80012ec:	44bb8000 	.word	0x44bb8000
 80012f0:	20000304 	.word	0x20000304

080012f4 <printd>:

void printd() {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, UART2_Tx_buf, strlen((char*) UART2_Tx_buf), HAL_MAX_DELAY);
 80012f8:	4806      	ldr	r0, [pc, #24]	; (8001314 <printd+0x20>)
 80012fa:	f7fe ffb9 	bl	8000270 <strlen>
 80012fe:	4603      	mov	r3, r0
 8001300:	b29a      	uxth	r2, r3
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
 8001306:	4903      	ldr	r1, [pc, #12]	; (8001314 <printd+0x20>)
 8001308:	4803      	ldr	r0, [pc, #12]	; (8001318 <printd+0x24>)
 800130a:	f007 fac5 	bl	8008898 <HAL_UART_Transmit>
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000858 	.word	0x20000858
 8001318:	2000034c 	.word	0x2000034c
 800131c:	00000000 	.word	0x00000000

08001320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001320:	b5b0      	push	{r4, r5, r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001326:	f000 ffe1 	bl	80022ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800132a:	f000 f8ff 	bl	800152c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800132e:	f000 fb1f 	bl	8001970 <MX_GPIO_Init>
  MX_DMA_Init();
 8001332:	f000 fafd 	bl	8001930 <MX_DMA_Init>
  MX_I2C1_Init();
 8001336:	f000 f963 	bl	8001600 <MX_I2C1_Init>
  MX_I2S3_Init();
 800133a:	f000 f98f 	bl	800165c <MX_I2S3_Init>
  MX_SPI1_Init();
 800133e:	f000 f9bd 	bl	80016bc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8001342:	f00b fe3f 	bl	800cfc4 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8001346:	f000 fa9f 	bl	8001888 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800134a:	f000 f9ed 	bl	8001728 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 800134e:	f000 fac5 	bl	80018dc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  int i = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
  float comp_f = 0;
 8001356:	f04f 0300 	mov.w	r3, #0
 800135a:	60bb      	str	r3, [r7, #8]
  memset(UART3_Rx_buf, 0, GPS_BUF_N);
 800135c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001360:	2100      	movs	r1, #0
 8001362:	4861      	ldr	r0, [pc, #388]	; (80014e8 <main+0x1c8>)
 8001364:	f00d ffb1 	bl	800f2ca <memset>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001368:	2100      	movs	r1, #0
 800136a:	4860      	ldr	r0, [pc, #384]	; (80014ec <main+0x1cc>)
 800136c:	f006 fc08 	bl	8007b80 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001370:	2104      	movs	r1, #4
 8001372:	485e      	ldr	r0, [pc, #376]	; (80014ec <main+0x1cc>)
 8001374:	f006 fc04 	bl	8007b80 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_DMA(&huart3, UART3_Rx_buf, GPS_BUF_N);
 8001378:	f44f 7200 	mov.w	r2, #512	; 0x200
 800137c:	495a      	ldr	r1, [pc, #360]	; (80014e8 <main+0x1c8>)
 800137e:	485c      	ldr	r0, [pc, #368]	; (80014f0 <main+0x1d0>)
 8001380:	f007 fb15 	bl	80089ae <HAL_UART_Receive_DMA>
  uint8_t mode = BNO055_MODE_COMPASS;
 8001384:	2309      	movs	r3, #9
 8001386:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDRESS << 1, BNO055_ADDR_OPRMODE, I2C_MEMADD_SIZE_8BIT, &mode, 1, HAL_MAX_DELAY);
 8001388:	f04f 33ff 	mov.w	r3, #4294967295
 800138c:	9302      	str	r3, [sp, #8]
 800138e:	2301      	movs	r3, #1
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	1cfb      	adds	r3, r7, #3
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	2301      	movs	r3, #1
 8001398:	223d      	movs	r2, #61	; 0x3d
 800139a:	2150      	movs	r1, #80	; 0x50
 800139c:	4855      	ldr	r0, [pc, #340]	; (80014f4 <main+0x1d4>)
 800139e:	f004 f963 	bl	8005668 <HAL_I2C_Mem_Write>
  HAL_UART_Transmit(&huart2, (uint8_t*) "Hello!\r\n", 8, HAL_MAX_DELAY);
 80013a2:	f04f 33ff 	mov.w	r3, #4294967295
 80013a6:	2208      	movs	r2, #8
 80013a8:	4953      	ldr	r1, [pc, #332]	; (80014f8 <main+0x1d8>)
 80013aa:	4854      	ldr	r0, [pc, #336]	; (80014fc <main+0x1dc>)
 80013ac:	f007 fa74 	bl	8008898 <HAL_UART_Transmit>
  set_speed(0);
 80013b0:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8001500 <main+0x1e0>
 80013b4:	f7ff ff6a 	bl	800128c <set_speed>
  HAL_Delay(2000);
 80013b8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80013bc:	f001 f808 	bl	80023d0 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80013c0:	f00b fe26 	bl	800d010 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if (i % 10 == 0) format_data(Time, Latitude, Longitude);
 80013c4:	68f9      	ldr	r1, [r7, #12]
 80013c6:	4b4f      	ldr	r3, [pc, #316]	; (8001504 <main+0x1e4>)
 80013c8:	fb83 2301 	smull	r2, r3, r3, r1
 80013cc:	109a      	asrs	r2, r3, #2
 80013ce:	17cb      	asrs	r3, r1, #31
 80013d0:	1ad2      	subs	r2, r2, r3
 80013d2:	4613      	mov	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	1aca      	subs	r2, r1, r3
 80013dc:	2a00      	cmp	r2, #0
 80013de:	d110      	bne.n	8001402 <main+0xe2>
 80013e0:	4b49      	ldr	r3, [pc, #292]	; (8001508 <main+0x1e8>)
 80013e2:	edd3 7a00 	vldr	s15, [r3]
 80013e6:	4b49      	ldr	r3, [pc, #292]	; (800150c <main+0x1ec>)
 80013e8:	ed93 7a00 	vldr	s14, [r3]
 80013ec:	4b48      	ldr	r3, [pc, #288]	; (8001510 <main+0x1f0>)
 80013ee:	edd3 6a00 	vldr	s13, [r3]
 80013f2:	eeb0 1a66 	vmov.f32	s2, s13
 80013f6:	eef0 0a47 	vmov.f32	s1, s14
 80013fa:	eeb0 0a67 	vmov.f32	s0, s15
 80013fe:	f7ff fe69 	bl	80010d4 <format_data>
    read_heading();
 8001402:	f7ff fee7 	bl	80011d4 <read_heading>
    sprintf((char*) UART2_Tx_buf, "%f\r\n", Heading);
 8001406:	4b43      	ldr	r3, [pc, #268]	; (8001514 <main+0x1f4>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff f89c 	bl	8000548 <__aeabi_f2d>
 8001410:	4602      	mov	r2, r0
 8001412:	460b      	mov	r3, r1
 8001414:	4940      	ldr	r1, [pc, #256]	; (8001518 <main+0x1f8>)
 8001416:	4841      	ldr	r0, [pc, #260]	; (800151c <main+0x1fc>)
 8001418:	f00d fef4 	bl	800f204 <siprintf>
    printd();
 800141c:	f7ff ff6a 	bl	80012f4 <printd>

    float comp = (Heading > 180 ? Heading-360 : Heading)/180.0;
 8001420:	4b3c      	ldr	r3, [pc, #240]	; (8001514 <main+0x1f4>)
 8001422:	edd3 7a00 	vldr	s15, [r3]
 8001426:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001520 <main+0x200>
 800142a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800142e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001432:	dd07      	ble.n	8001444 <main+0x124>
 8001434:	4b37      	ldr	r3, [pc, #220]	; (8001514 <main+0x1f4>)
 8001436:	edd3 7a00 	vldr	s15, [r3]
 800143a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001524 <main+0x204>
 800143e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001442:	e002      	b.n	800144a <main+0x12a>
 8001444:	4b33      	ldr	r3, [pc, #204]	; (8001514 <main+0x1f4>)
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001520 <main+0x200>
 800144e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001452:	ed87 7a01 	vstr	s14, [r7, #4]
    comp_f += (comp-comp_f)*.01;
 8001456:	68b8      	ldr	r0, [r7, #8]
 8001458:	f7ff f876 	bl	8000548 <__aeabi_f2d>
 800145c:	4604      	mov	r4, r0
 800145e:	460d      	mov	r5, r1
 8001460:	ed97 7a01 	vldr	s14, [r7, #4]
 8001464:	edd7 7a02 	vldr	s15, [r7, #8]
 8001468:	ee77 7a67 	vsub.f32	s15, s14, s15
 800146c:	ee17 0a90 	vmov	r0, s15
 8001470:	f7ff f86a 	bl	8000548 <__aeabi_f2d>
 8001474:	a31a      	add	r3, pc, #104	; (adr r3, 80014e0 <main+0x1c0>)
 8001476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147a:	f7ff f8bd 	bl	80005f8 <__aeabi_dmul>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4620      	mov	r0, r4
 8001484:	4629      	mov	r1, r5
 8001486:	f7fe ff01 	bl	800028c <__adddf3>
 800148a:	4602      	mov	r2, r0
 800148c:	460b      	mov	r3, r1
 800148e:	4610      	mov	r0, r2
 8001490:	4619      	mov	r1, r3
 8001492:	f7ff fba9 	bl	8000be8 <__aeabi_d2f>
 8001496:	4603      	mov	r3, r0
 8001498:	60bb      	str	r3, [r7, #8]

    set_steering(comp_f);
 800149a:	ed97 0a02 	vldr	s0, [r7, #8]
 800149e:	f7ff fec3 	bl	8001228 <set_steering>
    set_speed(.6);
 80014a2:	ed9f 0a21 	vldr	s0, [pc, #132]	; 8001528 <main+0x208>
 80014a6:	f7ff fef1 	bl	800128c <set_speed>
    HAL_Delay(1000);
 80014aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014ae:	f000 ff8f 	bl	80023d0 <HAL_Delay>
    set_speed(.5);
 80014b2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80014b6:	f7ff fee9 	bl	800128c <set_speed>
    HAL_Delay(2000);
 80014ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014be:	f000 ff87 	bl	80023d0 <HAL_Delay>
    set_speed(0);
 80014c2:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8001500 <main+0x1e0>
 80014c6:	f7ff fee1 	bl	800128c <set_speed>
    HAL_Delay(3000);
 80014ca:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80014ce:	f000 ff7f 	bl	80023d0 <HAL_Delay>
    i++;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	3301      	adds	r3, #1
 80014d6:	60fb      	str	r3, [r7, #12]
  {
 80014d8:	e772      	b.n	80013c0 <main+0xa0>
 80014da:	bf00      	nop
 80014dc:	f3af 8000 	nop.w
 80014e0:	47ae147b 	.word	0x47ae147b
 80014e4:	3f847ae1 	.word	0x3f847ae1
 80014e8:	20000658 	.word	0x20000658
 80014ec:	20000304 	.word	0x20000304
 80014f0:	20000394 	.word	0x20000394
 80014f4:	20000210 	.word	0x20000210
 80014f8:	08011ea4 	.word	0x08011ea4
 80014fc:	2000034c 	.word	0x2000034c
 8001500:	00000000 	.word	0x00000000
 8001504:	66666667 	.word	0x66666667
 8001508:	2000063c 	.word	0x2000063c
 800150c:	20000640 	.word	0x20000640
 8001510:	20000644 	.word	0x20000644
 8001514:	20000648 	.word	0x20000648
 8001518:	08011eb0 	.word	0x08011eb0
 800151c:	20000858 	.word	0x20000858
 8001520:	43340000 	.word	0x43340000
 8001524:	43b40000 	.word	0x43b40000
 8001528:	3f19999a 	.word	0x3f19999a

0800152c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b094      	sub	sp, #80	; 0x50
 8001530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001532:	f107 0320 	add.w	r3, r7, #32
 8001536:	2230      	movs	r2, #48	; 0x30
 8001538:	2100      	movs	r1, #0
 800153a:	4618      	mov	r0, r3
 800153c:	f00d fec5 	bl	800f2ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001550:	2300      	movs	r3, #0
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	4b28      	ldr	r3, [pc, #160]	; (80015f8 <SystemClock_Config+0xcc>)
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	4a27      	ldr	r2, [pc, #156]	; (80015f8 <SystemClock_Config+0xcc>)
 800155a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155e:	6413      	str	r3, [r2, #64]	; 0x40
 8001560:	4b25      	ldr	r3, [pc, #148]	; (80015f8 <SystemClock_Config+0xcc>)
 8001562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800156c:	2300      	movs	r3, #0
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	4b22      	ldr	r3, [pc, #136]	; (80015fc <SystemClock_Config+0xd0>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a21      	ldr	r2, [pc, #132]	; (80015fc <SystemClock_Config+0xd0>)
 8001576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800157a:	6013      	str	r3, [r2, #0]
 800157c:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <SystemClock_Config+0xd0>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001588:	2301      	movs	r3, #1
 800158a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800158c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001592:	2302      	movs	r3, #2
 8001594:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001596:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800159a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800159c:	2308      	movs	r3, #8
 800159e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80015a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80015a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a6:	2302      	movs	r3, #2
 80015a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015aa:	2307      	movs	r3, #7
 80015ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ae:	f107 0320 	add.w	r3, r7, #32
 80015b2:	4618      	mov	r0, r3
 80015b4:	f005 fbd8 	bl	8006d68 <HAL_RCC_OscConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80015be:	f000 fad5 	bl	8001b6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c2:	230f      	movs	r3, #15
 80015c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c6:	2302      	movs	r3, #2
 80015c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ca:	2300      	movs	r3, #0
 80015cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015da:	f107 030c 	add.w	r3, r7, #12
 80015de:	2105      	movs	r1, #5
 80015e0:	4618      	mov	r0, r3
 80015e2:	f005 fe39 	bl	8007258 <HAL_RCC_ClockConfig>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80015ec:	f000 fabe 	bl	8001b6c <Error_Handler>
  }
}
 80015f0:	bf00      	nop
 80015f2:	3750      	adds	r7, #80	; 0x50
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40007000 	.word	0x40007000

08001600 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_I2C1_Init+0x50>)
 8001606:	4a13      	ldr	r2, [pc, #76]	; (8001654 <MX_I2C1_Init+0x54>)
 8001608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800160a:	4b11      	ldr	r3, [pc, #68]	; (8001650 <MX_I2C1_Init+0x50>)
 800160c:	4a12      	ldr	r2, [pc, #72]	; (8001658 <MX_I2C1_Init+0x58>)
 800160e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001610:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <MX_I2C1_Init+0x50>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001616:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <MX_I2C1_Init+0x50>)
 8001618:	2200      	movs	r2, #0
 800161a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800161c:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <MX_I2C1_Init+0x50>)
 800161e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001622:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <MX_I2C1_Init+0x50>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <MX_I2C1_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <MX_I2C1_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <MX_I2C1_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800163c:	4804      	ldr	r0, [pc, #16]	; (8001650 <MX_I2C1_Init+0x50>)
 800163e:	f003 fecf 	bl	80053e0 <HAL_I2C_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001648:	f000 fa90 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000210 	.word	0x20000210
 8001654:	40005400 	.word	0x40005400
 8001658:	000186a0 	.word	0x000186a0

0800165c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001660:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001662:	4a14      	ldr	r2, [pc, #80]	; (80016b4 <MX_I2S3_Init+0x58>)
 8001664:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001666:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800166c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800166e:	4b10      	ldr	r3, [pc, #64]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001674:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800167a:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <MX_I2S3_Init+0x54>)
 800167c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001680:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001682:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001684:	4a0c      	ldr	r2, [pc, #48]	; (80016b8 <MX_I2S3_Init+0x5c>)
 8001686:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001688:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <MX_I2S3_Init+0x54>)
 800168a:	2200      	movs	r2, #0
 800168c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800168e:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001690:	2200      	movs	r2, #0
 8001692:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001694:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <MX_I2S3_Init+0x54>)
 8001696:	2200      	movs	r2, #0
 8001698:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800169a:	4805      	ldr	r0, [pc, #20]	; (80016b0 <MX_I2S3_Init+0x54>)
 800169c:	f004 fec4 	bl	8006428 <HAL_I2S_Init>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80016a6:	f000 fa61 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000264 	.word	0x20000264
 80016b4:	40003c00 	.word	0x40003c00
 80016b8:	00017700 	.word	0x00017700

080016bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016c0:	4b17      	ldr	r3, [pc, #92]	; (8001720 <MX_SPI1_Init+0x64>)
 80016c2:	4a18      	ldr	r2, [pc, #96]	; (8001724 <MX_SPI1_Init+0x68>)
 80016c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <MX_SPI1_Init+0x64>)
 80016c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016ce:	4b14      	ldr	r3, [pc, #80]	; (8001720 <MX_SPI1_Init+0x64>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <MX_SPI1_Init+0x64>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016da:	4b11      	ldr	r3, [pc, #68]	; (8001720 <MX_SPI1_Init+0x64>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <MX_SPI1_Init+0x64>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <MX_SPI1_Init+0x64>)
 80016e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <MX_SPI1_Init+0x64>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016f4:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <MX_SPI1_Init+0x64>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MX_SPI1_Init+0x64>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <MX_SPI1_Init+0x64>)
 8001702:	2200      	movs	r2, #0
 8001704:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <MX_SPI1_Init+0x64>)
 8001708:	220a      	movs	r2, #10
 800170a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800170c:	4804      	ldr	r0, [pc, #16]	; (8001720 <MX_SPI1_Init+0x64>)
 800170e:	f006 f905 	bl	800791c <HAL_SPI_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001718:	f000 fa28 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	200002ac 	.word	0x200002ac
 8001724:	40013000 	.word	0x40013000

08001728 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b096      	sub	sp, #88	; 0x58
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800172e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800173c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001746:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]
 8001750:	609a      	str	r2, [r3, #8]
 8001752:	60da      	str	r2, [r3, #12]
 8001754:	611a      	str	r2, [r3, #16]
 8001756:	615a      	str	r2, [r3, #20]
 8001758:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800175a:	1d3b      	adds	r3, r7, #4
 800175c:	2220      	movs	r2, #32
 800175e:	2100      	movs	r1, #0
 8001760:	4618      	mov	r0, r3
 8001762:	f00d fdb2 	bl	800f2ca <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001766:	4b46      	ldr	r3, [pc, #280]	; (8001880 <MX_TIM1_Init+0x158>)
 8001768:	4a46      	ldr	r2, [pc, #280]	; (8001884 <MX_TIM1_Init+0x15c>)
 800176a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168;
 800176c:	4b44      	ldr	r3, [pc, #272]	; (8001880 <MX_TIM1_Init+0x158>)
 800176e:	22a8      	movs	r2, #168	; 0xa8
 8001770:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001772:	4b43      	ldr	r3, [pc, #268]	; (8001880 <MX_TIM1_Init+0x158>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8001778:	4b41      	ldr	r3, [pc, #260]	; (8001880 <MX_TIM1_Init+0x158>)
 800177a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800177e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001780:	4b3f      	ldr	r3, [pc, #252]	; (8001880 <MX_TIM1_Init+0x158>)
 8001782:	2200      	movs	r2, #0
 8001784:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001786:	4b3e      	ldr	r3, [pc, #248]	; (8001880 <MX_TIM1_Init+0x158>)
 8001788:	2200      	movs	r2, #0
 800178a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800178c:	4b3c      	ldr	r3, [pc, #240]	; (8001880 <MX_TIM1_Init+0x158>)
 800178e:	2200      	movs	r2, #0
 8001790:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001792:	483b      	ldr	r0, [pc, #236]	; (8001880 <MX_TIM1_Init+0x158>)
 8001794:	f006 f94b 	bl	8007a2e <HAL_TIM_Base_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800179e:	f000 f9e5 	bl	8001b6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017ac:	4619      	mov	r1, r3
 80017ae:	4834      	ldr	r0, [pc, #208]	; (8001880 <MX_TIM1_Init+0x158>)
 80017b0:	f006 fb70 	bl	8007e94 <HAL_TIM_ConfigClockSource>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017ba:	f000 f9d7 	bl	8001b6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017be:	4830      	ldr	r0, [pc, #192]	; (8001880 <MX_TIM1_Init+0x158>)
 80017c0:	f006 f984 	bl	8007acc <HAL_TIM_PWM_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80017ca:	f000 f9cf 	bl	8001b6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ce:	2300      	movs	r3, #0
 80017d0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d2:	2300      	movs	r3, #0
 80017d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017da:	4619      	mov	r1, r3
 80017dc:	4828      	ldr	r0, [pc, #160]	; (8001880 <MX_TIM1_Init+0x158>)
 80017de:	f006 ff3d 	bl	800865c <HAL_TIMEx_MasterConfigSynchronization>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80017e8:	f000 f9c0 	bl	8001b6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017ec:	2360      	movs	r3, #96	; 0x60
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1000;
 80017f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017f6:	2300      	movs	r3, #0
 80017f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017fa:	2300      	movs	r3, #0
 80017fc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017fe:	2300      	movs	r3, #0
 8001800:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001802:	2300      	movs	r3, #0
 8001804:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001806:	2300      	movs	r3, #0
 8001808:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800180a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800180e:	2200      	movs	r2, #0
 8001810:	4619      	mov	r1, r3
 8001812:	481b      	ldr	r0, [pc, #108]	; (8001880 <MX_TIM1_Init+0x158>)
 8001814:	f006 fa7c 	bl	8007d10 <HAL_TIM_PWM_ConfigChannel>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800181e:	f000 f9a5 	bl	8001b6c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001826:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800182a:	2204      	movs	r2, #4
 800182c:	4619      	mov	r1, r3
 800182e:	4814      	ldr	r0, [pc, #80]	; (8001880 <MX_TIM1_Init+0x158>)
 8001830:	f006 fa6e 	bl	8007d10 <HAL_TIM_PWM_ConfigChannel>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800183a:	f000 f997 	bl	8001b6c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001852:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001856:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001858:	2300      	movs	r3, #0
 800185a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	4619      	mov	r1, r3
 8001860:	4807      	ldr	r0, [pc, #28]	; (8001880 <MX_TIM1_Init+0x158>)
 8001862:	f006 ff77 	bl	8008754 <HAL_TIMEx_ConfigBreakDeadTime>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 800186c:	f000 f97e 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001870:	4803      	ldr	r0, [pc, #12]	; (8001880 <MX_TIM1_Init+0x158>)
 8001872:	f000 fadb 	bl	8001e2c <HAL_TIM_MspPostInit>

}
 8001876:	bf00      	nop
 8001878:	3758      	adds	r7, #88	; 0x58
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000304 	.word	0x20000304
 8001884:	40010000 	.word	0x40010000

08001888 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 800188e:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <MX_USART2_UART_Init+0x50>)
 8001890:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 8001894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001898:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018ae:	220c      	movs	r2, #12
 80018b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018b2:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018be:	4805      	ldr	r0, [pc, #20]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018c0:	f006 ff9a 	bl	80087f8 <HAL_UART_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018ca:	f000 f94f 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	2000034c 	.word	0x2000034c
 80018d8:	40004400 	.word	0x40004400

080018dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018e0:	4b11      	ldr	r3, [pc, #68]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 80018e2:	4a12      	ldr	r2, [pc, #72]	; (800192c <MX_USART3_UART_Init+0x50>)
 80018e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80018e6:	4b10      	ldr	r3, [pc, #64]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 80018e8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018ee:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018fa:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001900:	4b09      	ldr	r3, [pc, #36]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 8001902:	220c      	movs	r2, #12
 8001904:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001906:	4b08      	ldr	r3, [pc, #32]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 8001908:	2200      	movs	r2, #0
 800190a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800190c:	4b06      	ldr	r3, [pc, #24]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 800190e:	2200      	movs	r2, #0
 8001910:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001912:	4805      	ldr	r0, [pc, #20]	; (8001928 <MX_USART3_UART_Init+0x4c>)
 8001914:	f006 ff70 	bl	80087f8 <HAL_UART_Init>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800191e:	f000 f925 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000394 	.word	0x20000394
 800192c:	40004800 	.word	0x40004800

08001930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	607b      	str	r3, [r7, #4]
 800193a:	4b0c      	ldr	r3, [pc, #48]	; (800196c <MX_DMA_Init+0x3c>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	4a0b      	ldr	r2, [pc, #44]	; (800196c <MX_DMA_Init+0x3c>)
 8001940:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001944:	6313      	str	r3, [r2, #48]	; 0x30
 8001946:	4b09      	ldr	r3, [pc, #36]	; (800196c <MX_DMA_Init+0x3c>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001952:	2200      	movs	r2, #0
 8001954:	2100      	movs	r1, #0
 8001956:	200c      	movs	r0, #12
 8001958:	f000 fe39 	bl	80025ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800195c:	200c      	movs	r0, #12
 800195e:	f000 fe52 	bl	8002606 <HAL_NVIC_EnableIRQ>

}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40023800 	.word	0x40023800

08001970 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b08c      	sub	sp, #48	; 0x30
 8001974:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001976:	f107 031c 	add.w	r3, r7, #28
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
 8001982:	60da      	str	r2, [r3, #12]
 8001984:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	61bb      	str	r3, [r7, #24]
 800198a:	4b72      	ldr	r3, [pc, #456]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	4a71      	ldr	r2, [pc, #452]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 8001990:	f043 0310 	orr.w	r3, r3, #16
 8001994:	6313      	str	r3, [r2, #48]	; 0x30
 8001996:	4b6f      	ldr	r3, [pc, #444]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	f003 0310 	and.w	r3, r3, #16
 800199e:	61bb      	str	r3, [r7, #24]
 80019a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	4b6b      	ldr	r3, [pc, #428]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	4a6a      	ldr	r2, [pc, #424]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019ac:	f043 0304 	orr.w	r3, r3, #4
 80019b0:	6313      	str	r3, [r2, #48]	; 0x30
 80019b2:	4b68      	ldr	r3, [pc, #416]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	f003 0304 	and.w	r3, r3, #4
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	613b      	str	r3, [r7, #16]
 80019c2:	4b64      	ldr	r3, [pc, #400]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a63      	ldr	r2, [pc, #396]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b61      	ldr	r3, [pc, #388]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	4b5d      	ldr	r3, [pc, #372]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a5c      	ldr	r2, [pc, #368]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b5a      	ldr	r3, [pc, #360]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	4b56      	ldr	r3, [pc, #344]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a55      	ldr	r2, [pc, #340]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b53      	ldr	r3, [pc, #332]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	4b4f      	ldr	r3, [pc, #316]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4a4e      	ldr	r2, [pc, #312]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 8001a1c:	f043 0308 	orr.w	r3, r3, #8
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b4c      	ldr	r3, [pc, #304]	; (8001b54 <MX_GPIO_Init+0x1e4>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0308 	and.w	r3, r3, #8
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2108      	movs	r1, #8
 8001a32:	4849      	ldr	r0, [pc, #292]	; (8001b58 <MX_GPIO_Init+0x1e8>)
 8001a34:	f001 fba0 	bl	8003178 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	4847      	ldr	r0, [pc, #284]	; (8001b5c <MX_GPIO_Init+0x1ec>)
 8001a3e:	f001 fb9b 	bl	8003178 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001a42:	2200      	movs	r2, #0
 8001a44:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001a48:	4845      	ldr	r0, [pc, #276]	; (8001b60 <MX_GPIO_Init+0x1f0>)
 8001a4a:	f001 fb95 	bl	8003178 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001a4e:	2308      	movs	r3, #8
 8001a50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a52:	2301      	movs	r3, #1
 8001a54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	f107 031c 	add.w	r3, r7, #28
 8001a62:	4619      	mov	r1, r3
 8001a64:	483c      	ldr	r0, [pc, #240]	; (8001b58 <MX_GPIO_Init+0x1e8>)
 8001a66:	f001 f9eb 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a76:	2300      	movs	r3, #0
 8001a78:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001a7a:	f107 031c 	add.w	r3, r7, #28
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4836      	ldr	r0, [pc, #216]	; (8001b5c <MX_GPIO_Init+0x1ec>)
 8001a82:	f001 f9dd 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001a86:	2308      	movs	r3, #8
 8001a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a92:	2300      	movs	r3, #0
 8001a94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a96:	2305      	movs	r3, #5
 8001a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001a9a:	f107 031c 	add.w	r3, r7, #28
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	482e      	ldr	r0, [pc, #184]	; (8001b5c <MX_GPIO_Init+0x1ec>)
 8001aa2:	f001 f9cd 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001aaa:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001aae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ab4:	f107 031c 	add.w	r3, r7, #28
 8001ab8:	4619      	mov	r1, r3
 8001aba:	482a      	ldr	r0, [pc, #168]	; (8001b64 <MX_GPIO_Init+0x1f4>)
 8001abc:	f001 f9c0 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001ac0:	2304      	movs	r3, #4
 8001ac2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001acc:	f107 031c 	add.w	r3, r7, #28
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4825      	ldr	r0, [pc, #148]	; (8001b68 <MX_GPIO_Init+0x1f8>)
 8001ad4:	f001 f9b4 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001ad8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001adc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001aea:	2305      	movs	r3, #5
 8001aec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001aee:	f107 031c 	add.w	r3, r7, #28
 8001af2:	4619      	mov	r1, r3
 8001af4:	481c      	ldr	r0, [pc, #112]	; (8001b68 <MX_GPIO_Init+0x1f8>)
 8001af6:	f001 f9a3 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001afa:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001afe:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b00:	2301      	movs	r3, #1
 8001b02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b0c:	f107 031c 	add.w	r3, r7, #28
 8001b10:	4619      	mov	r1, r3
 8001b12:	4813      	ldr	r0, [pc, #76]	; (8001b60 <MX_GPIO_Init+0x1f0>)
 8001b14:	f001 f994 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001b18:	2320      	movs	r3, #32
 8001b1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b24:	f107 031c 	add.w	r3, r7, #28
 8001b28:	4619      	mov	r1, r3
 8001b2a:	480d      	ldr	r0, [pc, #52]	; (8001b60 <MX_GPIO_Init+0x1f0>)
 8001b2c:	f001 f988 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001b30:	2302      	movs	r3, #2
 8001b32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b34:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001b3e:	f107 031c 	add.w	r3, r7, #28
 8001b42:	4619      	mov	r1, r3
 8001b44:	4804      	ldr	r0, [pc, #16]	; (8001b58 <MX_GPIO_Init+0x1e8>)
 8001b46:	f001 f97b 	bl	8002e40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b4a:	bf00      	nop
 8001b4c:	3730      	adds	r7, #48	; 0x30
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40020800 	.word	0x40020800
 8001b60:	40020c00 	.word	0x40020c00
 8001b64:	40020000 	.word	0x40020000
 8001b68:	40020400 	.word	0x40020400

08001b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b70:	b672      	cpsid	i
}
 8001b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b74:	e7fe      	b.n	8001b74 <Error_Handler+0x8>
	...

08001b78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	4a0f      	ldr	r2, [pc, #60]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	603b      	str	r3, [r7, #0]
 8001b9e:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	4a08      	ldr	r2, [pc, #32]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001ba4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8001baa:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb2:	603b      	str	r3, [r7, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bb6:	2007      	movs	r0, #7
 8001bb8:	f000 fcfe 	bl	80025b8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40023800 	.word	0x40023800

08001bc8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	; 0x28
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a19      	ldr	r2, [pc, #100]	; (8001c4c <HAL_I2C_MspInit+0x84>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d12c      	bne.n	8001c44 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	4b18      	ldr	r3, [pc, #96]	; (8001c50 <HAL_I2C_MspInit+0x88>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	4a17      	ldr	r2, [pc, #92]	; (8001c50 <HAL_I2C_MspInit+0x88>)
 8001bf4:	f043 0302 	orr.w	r3, r3, #2
 8001bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfa:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <HAL_I2C_MspInit+0x88>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001c06:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c0c:	2312      	movs	r3, #18
 8001c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c10:	2301      	movs	r3, #1
 8001c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c14:	2300      	movs	r3, #0
 8001c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c18:	2304      	movs	r3, #4
 8001c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	4619      	mov	r1, r3
 8001c22:	480c      	ldr	r0, [pc, #48]	; (8001c54 <HAL_I2C_MspInit+0x8c>)
 8001c24:	f001 f90c 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <HAL_I2C_MspInit+0x88>)
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c30:	4a07      	ldr	r2, [pc, #28]	; (8001c50 <HAL_I2C_MspInit+0x88>)
 8001c32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c36:	6413      	str	r3, [r2, #64]	; 0x40
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <HAL_I2C_MspInit+0x88>)
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c44:	bf00      	nop
 8001c46:	3728      	adds	r7, #40	; 0x28
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40005400 	.word	0x40005400
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40020400 	.word	0x40020400

08001c58 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08e      	sub	sp, #56	; 0x38
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a31      	ldr	r2, [pc, #196]	; (8001d48 <HAL_I2S_MspInit+0xf0>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d15a      	bne.n	8001d3e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001c8c:	23c0      	movs	r3, #192	; 0xc0
 8001c8e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001c90:	2302      	movs	r3, #2
 8001c92:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f005 fcfd 	bl	8007698 <HAL_RCCEx_PeriphCLKConfig>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001ca4:	f7ff ff62 	bl	8001b6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ca8:	2300      	movs	r3, #0
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	4b27      	ldr	r3, [pc, #156]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	4a26      	ldr	r2, [pc, #152]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001cb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cb6:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb8:	4b24      	ldr	r3, [pc, #144]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	4b20      	ldr	r3, [pc, #128]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ccc:	4a1f      	ldr	r2, [pc, #124]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd4:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	4b19      	ldr	r3, [pc, #100]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	4a18      	ldr	r2, [pc, #96]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001cea:	f043 0304 	orr.w	r3, r3, #4
 8001cee:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf0:	4b16      	ldr	r3, [pc, #88]	; (8001d4c <HAL_I2S_MspInit+0xf4>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001cfc:	2310      	movs	r3, #16
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d00:	2302      	movs	r3, #2
 8001d02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d0c:	2306      	movs	r3, #6
 8001d0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001d10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d14:	4619      	mov	r1, r3
 8001d16:	480e      	ldr	r0, [pc, #56]	; (8001d50 <HAL_I2S_MspInit+0xf8>)
 8001d18:	f001 f892 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001d1c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d2e:	2306      	movs	r3, #6
 8001d30:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d36:	4619      	mov	r1, r3
 8001d38:	4806      	ldr	r0, [pc, #24]	; (8001d54 <HAL_I2S_MspInit+0xfc>)
 8001d3a:	f001 f881 	bl	8002e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001d3e:	bf00      	nop
 8001d40:	3738      	adds	r7, #56	; 0x38
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40003c00 	.word	0x40003c00
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40020000 	.word	0x40020000
 8001d54:	40020800 	.word	0x40020800

08001d58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]
 8001d6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a19      	ldr	r2, [pc, #100]	; (8001ddc <HAL_SPI_MspInit+0x84>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d12b      	bne.n	8001dd2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <HAL_SPI_MspInit+0x88>)
 8001d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d82:	4a17      	ldr	r2, [pc, #92]	; (8001de0 <HAL_SPI_MspInit+0x88>)
 8001d84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d88:	6453      	str	r3, [r2, #68]	; 0x44
 8001d8a:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <HAL_SPI_MspInit+0x88>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <HAL_SPI_MspInit+0x88>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	4a10      	ldr	r2, [pc, #64]	; (8001de0 <HAL_SPI_MspInit+0x88>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	6313      	str	r3, [r2, #48]	; 0x30
 8001da6:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <HAL_SPI_MspInit+0x88>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001db2:	23e0      	movs	r3, #224	; 0xe0
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	2302      	movs	r3, #2
 8001db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dc2:	2305      	movs	r3, #5
 8001dc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4805      	ldr	r0, [pc, #20]	; (8001de4 <HAL_SPI_MspInit+0x8c>)
 8001dce:	f001 f837 	bl	8002e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001dd2:	bf00      	nop
 8001dd4:	3728      	adds	r7, #40	; 0x28
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40013000 	.word	0x40013000
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020000 	.word	0x40020000

08001de8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0b      	ldr	r2, [pc, #44]	; (8001e24 <HAL_TIM_Base_MspInit+0x3c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d10d      	bne.n	8001e16 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	; (8001e28 <HAL_TIM_Base_MspInit+0x40>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e02:	4a09      	ldr	r2, [pc, #36]	; (8001e28 <HAL_TIM_Base_MspInit+0x40>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	6453      	str	r3, [r2, #68]	; 0x44
 8001e0a:	4b07      	ldr	r3, [pc, #28]	; (8001e28 <HAL_TIM_Base_MspInit+0x40>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e16:	bf00      	nop
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	40010000 	.word	0x40010000
 8001e28:	40023800 	.word	0x40023800

08001e2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 030c 	add.w	r3, r7, #12
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a12      	ldr	r2, [pc, #72]	; (8001e94 <HAL_TIM_MspPostInit+0x68>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d11e      	bne.n	8001e8c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <HAL_TIM_MspPostInit+0x6c>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e56:	4a10      	ldr	r2, [pc, #64]	; (8001e98 <HAL_TIM_MspPostInit+0x6c>)
 8001e58:	f043 0310 	orr.w	r3, r3, #16
 8001e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	; (8001e98 <HAL_TIM_MspPostInit+0x6c>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	f003 0310 	and.w	r3, r3, #16
 8001e66:	60bb      	str	r3, [r7, #8]
 8001e68:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001e6a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001e6e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e80:	f107 030c 	add.w	r3, r7, #12
 8001e84:	4619      	mov	r1, r3
 8001e86:	4805      	ldr	r0, [pc, #20]	; (8001e9c <HAL_TIM_MspPostInit+0x70>)
 8001e88:	f000 ffda 	bl	8002e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e8c:	bf00      	nop
 8001e8e:	3720      	adds	r7, #32
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40010000 	.word	0x40010000
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40021000 	.word	0x40021000

08001ea0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08c      	sub	sp, #48	; 0x30
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 031c 	add.w	r3, r7, #28
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a5e      	ldr	r2, [pc, #376]	; (8002038 <HAL_UART_MspInit+0x198>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d12c      	bne.n	8001f1c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
 8001ec6:	4b5d      	ldr	r3, [pc, #372]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	4a5c      	ldr	r2, [pc, #368]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001ecc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ed2:	4b5a      	ldr	r3, [pc, #360]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eda:	61bb      	str	r3, [r7, #24]
 8001edc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	4b56      	ldr	r3, [pc, #344]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	4a55      	ldr	r2, [pc, #340]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6313      	str	r3, [r2, #48]	; 0x30
 8001eee:	4b53      	ldr	r3, [pc, #332]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001efa:	230c      	movs	r3, #12
 8001efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efe:	2302      	movs	r3, #2
 8001f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f06:	2303      	movs	r3, #3
 8001f08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f0a:	2307      	movs	r3, #7
 8001f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0e:	f107 031c 	add.w	r3, r7, #28
 8001f12:	4619      	mov	r1, r3
 8001f14:	484a      	ldr	r0, [pc, #296]	; (8002040 <HAL_UART_MspInit+0x1a0>)
 8001f16:	f000 ff93 	bl	8002e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f1a:	e088      	b.n	800202e <HAL_UART_MspInit+0x18e>
  else if(huart->Instance==USART3)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a48      	ldr	r2, [pc, #288]	; (8002044 <HAL_UART_MspInit+0x1a4>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	f040 8083 	bne.w	800202e <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f28:	2300      	movs	r3, #0
 8001f2a:	613b      	str	r3, [r7, #16]
 8001f2c:	4b43      	ldr	r3, [pc, #268]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f30:	4a42      	ldr	r2, [pc, #264]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f36:	6413      	str	r3, [r2, #64]	; 0x40
 8001f38:	4b40      	ldr	r3, [pc, #256]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f40:	613b      	str	r3, [r7, #16]
 8001f42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	4b3c      	ldr	r3, [pc, #240]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4c:	4a3b      	ldr	r2, [pc, #236]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f4e:	f043 0302 	orr.w	r3, r3, #2
 8001f52:	6313      	str	r3, [r2, #48]	; 0x30
 8001f54:	4b39      	ldr	r3, [pc, #228]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f60:	2300      	movs	r3, #0
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	4b35      	ldr	r3, [pc, #212]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f68:	4a34      	ldr	r2, [pc, #208]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f6a:	f043 0308 	orr.w	r3, r3, #8
 8001f6e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f70:	4b32      	ldr	r3, [pc, #200]	; (800203c <HAL_UART_MspInit+0x19c>)
 8001f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f74:	f003 0308 	and.w	r3, r3, #8
 8001f78:	60bb      	str	r3, [r7, #8]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001f7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f82:	2302      	movs	r3, #2
 8001f84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f8e:	2307      	movs	r3, #7
 8001f90:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f92:	f107 031c 	add.w	r3, r7, #28
 8001f96:	4619      	mov	r1, r3
 8001f98:	482b      	ldr	r0, [pc, #172]	; (8002048 <HAL_UART_MspInit+0x1a8>)
 8001f9a:	f000 ff51 	bl	8002e40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fac:	2303      	movs	r3, #3
 8001fae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fb0:	2307      	movs	r3, #7
 8001fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fb4:	f107 031c 	add.w	r3, r7, #28
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4824      	ldr	r0, [pc, #144]	; (800204c <HAL_UART_MspInit+0x1ac>)
 8001fbc:	f000 ff40 	bl	8002e40 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001fc0:	4b23      	ldr	r3, [pc, #140]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001fc2:	4a24      	ldr	r2, [pc, #144]	; (8002054 <HAL_UART_MspInit+0x1b4>)
 8001fc4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001fc6:	4b22      	ldr	r3, [pc, #136]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001fc8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fcc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fce:	4b20      	ldr	r3, [pc, #128]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fd4:	4b1e      	ldr	r3, [pc, #120]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001fda:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001fdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fe0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fe2:	4b1b      	ldr	r3, [pc, #108]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fe8:	4b19      	ldr	r3, [pc, #100]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001fee:	4b18      	ldr	r3, [pc, #96]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001ff0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ff4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ff6:	4b16      	ldr	r3, [pc, #88]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ffc:	4b14      	ldr	r3, [pc, #80]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002002:	4813      	ldr	r0, [pc, #76]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8002004:	f000 fb1a 	bl	800263c <HAL_DMA_Init>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <HAL_UART_MspInit+0x172>
      Error_Handler();
 800200e:	f7ff fdad 	bl	8001b6c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a0e      	ldr	r2, [pc, #56]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 8002016:	63da      	str	r2, [r3, #60]	; 0x3c
 8002018:	4a0d      	ldr	r2, [pc, #52]	; (8002050 <HAL_UART_MspInit+0x1b0>)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800201e:	2200      	movs	r2, #0
 8002020:	2100      	movs	r1, #0
 8002022:	2027      	movs	r0, #39	; 0x27
 8002024:	f000 fad3 	bl	80025ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002028:	2027      	movs	r0, #39	; 0x27
 800202a:	f000 faec 	bl	8002606 <HAL_NVIC_EnableIRQ>
}
 800202e:	bf00      	nop
 8002030:	3730      	adds	r7, #48	; 0x30
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40004400 	.word	0x40004400
 800203c:	40023800 	.word	0x40023800
 8002040:	40020000 	.word	0x40020000
 8002044:	40004800 	.word	0x40004800
 8002048:	40020400 	.word	0x40020400
 800204c:	40020c00 	.word	0x40020c00
 8002050:	200003dc 	.word	0x200003dc
 8002054:	40026028 	.word	0x40026028

08002058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800205c:	e7fe      	b.n	800205c <NMI_Handler+0x4>

0800205e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002062:	e7fe      	b.n	8002062 <HardFault_Handler+0x4>

08002064 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002068:	e7fe      	b.n	8002068 <MemManage_Handler+0x4>

0800206a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800206a:	b480      	push	{r7}
 800206c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800206e:	e7fe      	b.n	800206e <BusFault_Handler+0x4>

08002070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002074:	e7fe      	b.n	8002074 <UsageFault_Handler+0x4>

08002076 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002076:	b480      	push	{r7}
 8002078:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002092:	b480      	push	{r7}
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020a4:	f000 f974 	bl	8002390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}

080020ac <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80020b0:	4802      	ldr	r0, [pc, #8]	; (80020bc <DMA1_Stream1_IRQHandler+0x10>)
 80020b2:	f000 fc5b 	bl	800296c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	200003dc 	.word	0x200003dc

080020c0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80020c4:	4802      	ldr	r0, [pc, #8]	; (80020d0 <USART3_IRQHandler+0x10>)
 80020c6:	f006 fc97 	bl	80089f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000394 	.word	0x20000394

080020d4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80020d8:	4802      	ldr	r0, [pc, #8]	; (80020e4 <OTG_FS_IRQHandler+0x10>)
 80020da:	f001 fb47 	bl	800376c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000ca0 	.word	0x20000ca0

080020e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return 1;
 80020ec:	2301      	movs	r3, #1
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <_kill>:

int _kill(int pid, int sig)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002102:	f00d f999 	bl	800f438 <__errno>
 8002106:	4603      	mov	r3, r0
 8002108:	2216      	movs	r2, #22
 800210a:	601a      	str	r2, [r3, #0]
  return -1;
 800210c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002110:	4618      	mov	r0, r3
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <_exit>:

void _exit (int status)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002120:	f04f 31ff 	mov.w	r1, #4294967295
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7ff ffe7 	bl	80020f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800212a:	e7fe      	b.n	800212a <_exit+0x12>

0800212c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	e00a      	b.n	8002154 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800213e:	f3af 8000 	nop.w
 8002142:	4601      	mov	r1, r0
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	1c5a      	adds	r2, r3, #1
 8002148:	60ba      	str	r2, [r7, #8]
 800214a:	b2ca      	uxtb	r2, r1
 800214c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	3301      	adds	r3, #1
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	429a      	cmp	r2, r3
 800215a:	dbf0      	blt.n	800213e <_read+0x12>
  }

  return len;
 800215c:	687b      	ldr	r3, [r7, #4]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3718      	adds	r7, #24
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b086      	sub	sp, #24
 800216a:	af00      	add	r7, sp, #0
 800216c:	60f8      	str	r0, [r7, #12]
 800216e:	60b9      	str	r1, [r7, #8]
 8002170:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
 8002176:	e009      	b.n	800218c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	1c5a      	adds	r2, r3, #1
 800217c:	60ba      	str	r2, [r7, #8]
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	4618      	mov	r0, r3
 8002182:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	3301      	adds	r3, #1
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	697a      	ldr	r2, [r7, #20]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	429a      	cmp	r2, r3
 8002192:	dbf1      	blt.n	8002178 <_write+0x12>
  }
  return len;
 8002194:	687b      	ldr	r3, [r7, #4]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3718      	adds	r7, #24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <_close>:

int _close(int file)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
 80021be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021c6:	605a      	str	r2, [r3, #4]
  return 0;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <_isatty>:

int _isatty(int file)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021de:	2301      	movs	r3, #1
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
	...

08002208 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002210:	4a14      	ldr	r2, [pc, #80]	; (8002264 <_sbrk+0x5c>)
 8002212:	4b15      	ldr	r3, [pc, #84]	; (8002268 <_sbrk+0x60>)
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800221c:	4b13      	ldr	r3, [pc, #76]	; (800226c <_sbrk+0x64>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d102      	bne.n	800222a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002224:	4b11      	ldr	r3, [pc, #68]	; (800226c <_sbrk+0x64>)
 8002226:	4a12      	ldr	r2, [pc, #72]	; (8002270 <_sbrk+0x68>)
 8002228:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800222a:	4b10      	ldr	r3, [pc, #64]	; (800226c <_sbrk+0x64>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	429a      	cmp	r2, r3
 8002236:	d207      	bcs.n	8002248 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002238:	f00d f8fe 	bl	800f438 <__errno>
 800223c:	4603      	mov	r3, r0
 800223e:	220c      	movs	r2, #12
 8002240:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002242:	f04f 33ff 	mov.w	r3, #4294967295
 8002246:	e009      	b.n	800225c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002248:	4b08      	ldr	r3, [pc, #32]	; (800226c <_sbrk+0x64>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800224e:	4b07      	ldr	r3, [pc, #28]	; (800226c <_sbrk+0x64>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4413      	add	r3, r2
 8002256:	4a05      	ldr	r2, [pc, #20]	; (800226c <_sbrk+0x64>)
 8002258:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800225a:	68fb      	ldr	r3, [r7, #12]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20020000 	.word	0x20020000
 8002268:	00000400 	.word	0x00000400
 800226c:	200008bc 	.word	0x200008bc
 8002270:	200011d0 	.word	0x200011d0

08002274 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002278:	4b06      	ldr	r3, [pc, #24]	; (8002294 <SystemInit+0x20>)
 800227a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800227e:	4a05      	ldr	r2, [pc, #20]	; (8002294 <SystemInit+0x20>)
 8002280:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002284:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002298:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800229c:	f7ff ffea 	bl	8002274 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022a0:	480c      	ldr	r0, [pc, #48]	; (80022d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022a2:	490d      	ldr	r1, [pc, #52]	; (80022d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022a4:	4a0d      	ldr	r2, [pc, #52]	; (80022dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022a8:	e002      	b.n	80022b0 <LoopCopyDataInit>

080022aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ae:	3304      	adds	r3, #4

080022b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022b4:	d3f9      	bcc.n	80022aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022b6:	4a0a      	ldr	r2, [pc, #40]	; (80022e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022b8:	4c0a      	ldr	r4, [pc, #40]	; (80022e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022bc:	e001      	b.n	80022c2 <LoopFillZerobss>

080022be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022c0:	3204      	adds	r2, #4

080022c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022c4:	d3fb      	bcc.n	80022be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022c6:	f00d f8bd 	bl	800f444 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ca:	f7ff f829 	bl	8001320 <main>
  bx  lr    
 80022ce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022d8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80022dc:	08012314 	.word	0x08012314
  ldr r2, =_sbss
 80022e0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80022e4:	200011cc 	.word	0x200011cc

080022e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022e8:	e7fe      	b.n	80022e8 <ADC_IRQHandler>
	...

080022ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022f0:	4b0e      	ldr	r3, [pc, #56]	; (800232c <HAL_Init+0x40>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a0d      	ldr	r2, [pc, #52]	; (800232c <HAL_Init+0x40>)
 80022f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022fc:	4b0b      	ldr	r3, [pc, #44]	; (800232c <HAL_Init+0x40>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a0a      	ldr	r2, [pc, #40]	; (800232c <HAL_Init+0x40>)
 8002302:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002306:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002308:	4b08      	ldr	r3, [pc, #32]	; (800232c <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a07      	ldr	r2, [pc, #28]	; (800232c <HAL_Init+0x40>)
 800230e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002312:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002314:	2003      	movs	r0, #3
 8002316:	f000 f94f 	bl	80025b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800231a:	2000      	movs	r0, #0
 800231c:	f000 f808 	bl	8002330 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002320:	f7ff fc2a 	bl	8001b78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40023c00 	.word	0x40023c00

08002330 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002338:	4b12      	ldr	r3, [pc, #72]	; (8002384 <HAL_InitTick+0x54>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b12      	ldr	r3, [pc, #72]	; (8002388 <HAL_InitTick+0x58>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	4619      	mov	r1, r3
 8002342:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002346:	fbb3 f3f1 	udiv	r3, r3, r1
 800234a:	fbb2 f3f3 	udiv	r3, r2, r3
 800234e:	4618      	mov	r0, r3
 8002350:	f000 f967 	bl	8002622 <HAL_SYSTICK_Config>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e00e      	b.n	800237c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b0f      	cmp	r3, #15
 8002362:	d80a      	bhi.n	800237a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002364:	2200      	movs	r2, #0
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	f04f 30ff 	mov.w	r0, #4294967295
 800236c:	f000 f92f 	bl	80025ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002370:	4a06      	ldr	r2, [pc, #24]	; (800238c <HAL_InitTick+0x5c>)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	e000      	b.n	800237c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
}
 800237c:	4618      	mov	r0, r3
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20000000 	.word	0x20000000
 8002388:	20000008 	.word	0x20000008
 800238c:	20000004 	.word	0x20000004

08002390 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002394:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <HAL_IncTick+0x20>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	461a      	mov	r2, r3
 800239a:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <HAL_IncTick+0x24>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4413      	add	r3, r2
 80023a0:	4a04      	ldr	r2, [pc, #16]	; (80023b4 <HAL_IncTick+0x24>)
 80023a2:	6013      	str	r3, [r2, #0]
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000008 	.word	0x20000008
 80023b4:	200008c0 	.word	0x200008c0

080023b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  return uwTick;
 80023bc:	4b03      	ldr	r3, [pc, #12]	; (80023cc <HAL_GetTick+0x14>)
 80023be:	681b      	ldr	r3, [r3, #0]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	200008c0 	.word	0x200008c0

080023d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d8:	f7ff ffee 	bl	80023b8 <HAL_GetTick>
 80023dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e8:	d005      	beq.n	80023f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ea:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <HAL_Delay+0x44>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	4413      	add	r3, r2
 80023f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023f6:	bf00      	nop
 80023f8:	f7ff ffde 	bl	80023b8 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	429a      	cmp	r2, r3
 8002406:	d8f7      	bhi.n	80023f8 <HAL_Delay+0x28>
  {
  }
}
 8002408:	bf00      	nop
 800240a:	bf00      	nop
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000008 	.word	0x20000008

08002418 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <__NVIC_SetPriorityGrouping+0x44>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002434:	4013      	ands	r3, r2
 8002436:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002440:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002448:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800244a:	4a04      	ldr	r2, [pc, #16]	; (800245c <__NVIC_SetPriorityGrouping+0x44>)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	60d3      	str	r3, [r2, #12]
}
 8002450:	bf00      	nop
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002464:	4b04      	ldr	r3, [pc, #16]	; (8002478 <__NVIC_GetPriorityGrouping+0x18>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	0a1b      	lsrs	r3, r3, #8
 800246a:	f003 0307 	and.w	r3, r3, #7
}
 800246e:	4618      	mov	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248a:	2b00      	cmp	r3, #0
 800248c:	db0b      	blt.n	80024a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	f003 021f 	and.w	r2, r3, #31
 8002494:	4907      	ldr	r1, [pc, #28]	; (80024b4 <__NVIC_EnableIRQ+0x38>)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	095b      	lsrs	r3, r3, #5
 800249c:	2001      	movs	r0, #1
 800249e:	fa00 f202 	lsl.w	r2, r0, r2
 80024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	e000e100 	.word	0xe000e100

080024b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	6039      	str	r1, [r7, #0]
 80024c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	db0a      	blt.n	80024e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	b2da      	uxtb	r2, r3
 80024d0:	490c      	ldr	r1, [pc, #48]	; (8002504 <__NVIC_SetPriority+0x4c>)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	0112      	lsls	r2, r2, #4
 80024d8:	b2d2      	uxtb	r2, r2
 80024da:	440b      	add	r3, r1
 80024dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024e0:	e00a      	b.n	80024f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	4908      	ldr	r1, [pc, #32]	; (8002508 <__NVIC_SetPriority+0x50>)
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	3b04      	subs	r3, #4
 80024f0:	0112      	lsls	r2, r2, #4
 80024f2:	b2d2      	uxtb	r2, r2
 80024f4:	440b      	add	r3, r1
 80024f6:	761a      	strb	r2, [r3, #24]
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	e000e100 	.word	0xe000e100
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800250c:	b480      	push	{r7}
 800250e:	b089      	sub	sp, #36	; 0x24
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	f1c3 0307 	rsb	r3, r3, #7
 8002526:	2b04      	cmp	r3, #4
 8002528:	bf28      	it	cs
 800252a:	2304      	movcs	r3, #4
 800252c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3304      	adds	r3, #4
 8002532:	2b06      	cmp	r3, #6
 8002534:	d902      	bls.n	800253c <NVIC_EncodePriority+0x30>
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	3b03      	subs	r3, #3
 800253a:	e000      	b.n	800253e <NVIC_EncodePriority+0x32>
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002540:	f04f 32ff 	mov.w	r2, #4294967295
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43da      	mvns	r2, r3
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	401a      	ands	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002554:	f04f 31ff 	mov.w	r1, #4294967295
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	fa01 f303 	lsl.w	r3, r1, r3
 800255e:	43d9      	mvns	r1, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002564:	4313      	orrs	r3, r2
         );
}
 8002566:	4618      	mov	r0, r3
 8002568:	3724      	adds	r7, #36	; 0x24
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
	...

08002574 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3b01      	subs	r3, #1
 8002580:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002584:	d301      	bcc.n	800258a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002586:	2301      	movs	r3, #1
 8002588:	e00f      	b.n	80025aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800258a:	4a0a      	ldr	r2, [pc, #40]	; (80025b4 <SysTick_Config+0x40>)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3b01      	subs	r3, #1
 8002590:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002592:	210f      	movs	r1, #15
 8002594:	f04f 30ff 	mov.w	r0, #4294967295
 8002598:	f7ff ff8e 	bl	80024b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800259c:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <SysTick_Config+0x40>)
 800259e:	2200      	movs	r2, #0
 80025a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025a2:	4b04      	ldr	r3, [pc, #16]	; (80025b4 <SysTick_Config+0x40>)
 80025a4:	2207      	movs	r2, #7
 80025a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	e000e010 	.word	0xe000e010

080025b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7ff ff29 	bl	8002418 <__NVIC_SetPriorityGrouping>
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b086      	sub	sp, #24
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	4603      	mov	r3, r0
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607a      	str	r2, [r7, #4]
 80025da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025e0:	f7ff ff3e 	bl	8002460 <__NVIC_GetPriorityGrouping>
 80025e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	68b9      	ldr	r1, [r7, #8]
 80025ea:	6978      	ldr	r0, [r7, #20]
 80025ec:	f7ff ff8e 	bl	800250c <NVIC_EncodePriority>
 80025f0:	4602      	mov	r2, r0
 80025f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f6:	4611      	mov	r1, r2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff5d 	bl	80024b8 <__NVIC_SetPriority>
}
 80025fe:	bf00      	nop
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	4603      	mov	r3, r0
 800260e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff31 	bl	800247c <__NVIC_EnableIRQ>
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff ffa2 	bl	8002574 <SysTick_Config>
 8002630:	4603      	mov	r3, r0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
	...

0800263c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002644:	2300      	movs	r3, #0
 8002646:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002648:	f7ff feb6 	bl	80023b8 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d101      	bne.n	8002658 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e099      	b.n	800278c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2202      	movs	r2, #2
 800265c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0201 	bic.w	r2, r2, #1
 8002676:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002678:	e00f      	b.n	800269a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800267a:	f7ff fe9d 	bl	80023b8 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b05      	cmp	r3, #5
 8002686:	d908      	bls.n	800269a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2220      	movs	r2, #32
 800268c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2203      	movs	r2, #3
 8002692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e078      	b.n	800278c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0301 	and.w	r3, r3, #1
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1e8      	bne.n	800267a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	4b38      	ldr	r3, [pc, #224]	; (8002794 <HAL_DMA_Init+0x158>)
 80026b4:	4013      	ands	r3, r2
 80026b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	691b      	ldr	r3, [r3, #16]
 80026cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f0:	2b04      	cmp	r3, #4
 80026f2:	d107      	bne.n	8002704 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fc:	4313      	orrs	r3, r2
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	4313      	orrs	r3, r2
 8002702:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	f023 0307 	bic.w	r3, r3, #7
 800271a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	4313      	orrs	r3, r2
 8002724:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272a:	2b04      	cmp	r3, #4
 800272c:	d117      	bne.n	800275e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	4313      	orrs	r3, r2
 8002736:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800273c:	2b00      	cmp	r3, #0
 800273e:	d00e      	beq.n	800275e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 fb01 	bl	8002d48 <DMA_CheckFifoParam>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d008      	beq.n	800275e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2240      	movs	r2, #64	; 0x40
 8002750:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800275a:	2301      	movs	r3, #1
 800275c:	e016      	b.n	800278c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 fab8 	bl	8002cdc <DMA_CalcBaseAndBitshift>
 800276c:	4603      	mov	r3, r0
 800276e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002774:	223f      	movs	r2, #63	; 0x3f
 8002776:	409a      	lsls	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	f010803f 	.word	0xf010803f

08002798 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
 80027a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027a6:	2300      	movs	r3, #0
 80027a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_DMA_Start_IT+0x26>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e040      	b.n	8002840 <HAL_DMA_Start_IT+0xa8>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d12f      	bne.n	8002832 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2202      	movs	r2, #2
 80027d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fa4a 	bl	8002c80 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f0:	223f      	movs	r2, #63	; 0x3f
 80027f2:	409a      	lsls	r2, r3
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 0216 	orr.w	r2, r2, #22
 8002806:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280c:	2b00      	cmp	r3, #0
 800280e:	d007      	beq.n	8002820 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f042 0208 	orr.w	r2, r2, #8
 800281e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	e005      	b.n	800283e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800283a:	2302      	movs	r3, #2
 800283c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800283e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002854:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002856:	f7ff fdaf 	bl	80023b8 <HAL_GetTick>
 800285a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002862:	b2db      	uxtb	r3, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d008      	beq.n	800287a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2280      	movs	r2, #128	; 0x80
 800286c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e052      	b.n	8002920 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 0216 	bic.w	r2, r2, #22
 8002888:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	695a      	ldr	r2, [r3, #20]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002898:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d103      	bne.n	80028aa <HAL_DMA_Abort+0x62>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d007      	beq.n	80028ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0208 	bic.w	r2, r2, #8
 80028b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0201 	bic.w	r2, r2, #1
 80028c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028ca:	e013      	b.n	80028f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028cc:	f7ff fd74 	bl	80023b8 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b05      	cmp	r3, #5
 80028d8:	d90c      	bls.n	80028f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2220      	movs	r2, #32
 80028de:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2203      	movs	r2, #3
 80028e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e015      	b.n	8002920 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1e4      	bne.n	80028cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002906:	223f      	movs	r2, #63	; 0x3f
 8002908:	409a      	lsls	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002936:	b2db      	uxtb	r3, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d004      	beq.n	8002946 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2280      	movs	r2, #128	; 0x80
 8002940:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e00c      	b.n	8002960 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2205      	movs	r2, #5
 800294a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 0201 	bic.w	r2, r2, #1
 800295c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002974:	2300      	movs	r3, #0
 8002976:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002978:	4b8e      	ldr	r3, [pc, #568]	; (8002bb4 <HAL_DMA_IRQHandler+0x248>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a8e      	ldr	r2, [pc, #568]	; (8002bb8 <HAL_DMA_IRQHandler+0x24c>)
 800297e:	fba2 2303 	umull	r2, r3, r2, r3
 8002982:	0a9b      	lsrs	r3, r3, #10
 8002984:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800298a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002996:	2208      	movs	r2, #8
 8002998:	409a      	lsls	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	4013      	ands	r3, r2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d01a      	beq.n	80029d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d013      	beq.n	80029d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 0204 	bic.w	r2, r2, #4
 80029be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c4:	2208      	movs	r2, #8
 80029c6:	409a      	lsls	r2, r3
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d0:	f043 0201 	orr.w	r2, r3, #1
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029dc:	2201      	movs	r2, #1
 80029de:	409a      	lsls	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	4013      	ands	r3, r2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d012      	beq.n	8002a0e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00b      	beq.n	8002a0e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029fa:	2201      	movs	r2, #1
 80029fc:	409a      	lsls	r2, r3
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a06:	f043 0202 	orr.w	r2, r3, #2
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a12:	2204      	movs	r2, #4
 8002a14:	409a      	lsls	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d012      	beq.n	8002a44 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d00b      	beq.n	8002a44 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a30:	2204      	movs	r2, #4
 8002a32:	409a      	lsls	r2, r3
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3c:	f043 0204 	orr.w	r2, r3, #4
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a48:	2210      	movs	r2, #16
 8002a4a:	409a      	lsls	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d043      	beq.n	8002adc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d03c      	beq.n	8002adc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a66:	2210      	movs	r2, #16
 8002a68:	409a      	lsls	r2, r3
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d018      	beq.n	8002aae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d108      	bne.n	8002a9c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d024      	beq.n	8002adc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	4798      	blx	r3
 8002a9a:	e01f      	b.n	8002adc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d01b      	beq.n	8002adc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	4798      	blx	r3
 8002aac:	e016      	b.n	8002adc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d107      	bne.n	8002acc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f022 0208 	bic.w	r2, r2, #8
 8002aca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d003      	beq.n	8002adc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae0:	2220      	movs	r2, #32
 8002ae2:	409a      	lsls	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 808f 	beq.w	8002c0c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0310 	and.w	r3, r3, #16
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 8087 	beq.w	8002c0c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b02:	2220      	movs	r2, #32
 8002b04:	409a      	lsls	r2, r3
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b05      	cmp	r3, #5
 8002b14:	d136      	bne.n	8002b84 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0216 	bic.w	r2, r2, #22
 8002b24:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	695a      	ldr	r2, [r3, #20]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b34:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d103      	bne.n	8002b46 <HAL_DMA_IRQHandler+0x1da>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d007      	beq.n	8002b56 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 0208 	bic.w	r2, r2, #8
 8002b54:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5a:	223f      	movs	r2, #63	; 0x3f
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2201      	movs	r2, #1
 8002b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d07e      	beq.n	8002c78 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	4798      	blx	r3
        }
        return;
 8002b82:	e079      	b.n	8002c78 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d01d      	beq.n	8002bce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d10d      	bne.n	8002bbc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d031      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	4798      	blx	r3
 8002bb0:	e02c      	b.n	8002c0c <HAL_DMA_IRQHandler+0x2a0>
 8002bb2:	bf00      	nop
 8002bb4:	20000000 	.word	0x20000000
 8002bb8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d023      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	4798      	blx	r3
 8002bcc:	e01e      	b.n	8002c0c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10f      	bne.n	8002bfc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 0210 	bic.w	r2, r2, #16
 8002bea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d003      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d032      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d022      	beq.n	8002c66 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2205      	movs	r2, #5
 8002c24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0201 	bic.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d307      	bcc.n	8002c54 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0301 	and.w	r3, r3, #1
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1f2      	bne.n	8002c38 <HAL_DMA_IRQHandler+0x2cc>
 8002c52:	e000      	b.n	8002c56 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c54:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d005      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	4798      	blx	r3
 8002c76:	e000      	b.n	8002c7a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c78:	bf00      	nop
    }
  }
}
 8002c7a:	3718      	adds	r7, #24
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]
 8002c8c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c9c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	2b40      	cmp	r3, #64	; 0x40
 8002cac:	d108      	bne.n	8002cc0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cbe:	e007      	b.n	8002cd0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68ba      	ldr	r2, [r7, #8]
 8002cc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	60da      	str	r2, [r3, #12]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	3b10      	subs	r3, #16
 8002cec:	4a14      	ldr	r2, [pc, #80]	; (8002d40 <DMA_CalcBaseAndBitshift+0x64>)
 8002cee:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf2:	091b      	lsrs	r3, r3, #4
 8002cf4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002cf6:	4a13      	ldr	r2, [pc, #76]	; (8002d44 <DMA_CalcBaseAndBitshift+0x68>)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	461a      	mov	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2b03      	cmp	r3, #3
 8002d08:	d909      	bls.n	8002d1e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d12:	f023 0303 	bic.w	r3, r3, #3
 8002d16:	1d1a      	adds	r2, r3, #4
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	659a      	str	r2, [r3, #88]	; 0x58
 8002d1c:	e007      	b.n	8002d2e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d26:	f023 0303 	bic.w	r3, r3, #3
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	aaaaaaab 	.word	0xaaaaaaab
 8002d44:	08011ed4 	.word	0x08011ed4

08002d48 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d50:	2300      	movs	r3, #0
 8002d52:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d11f      	bne.n	8002da2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b03      	cmp	r3, #3
 8002d66:	d856      	bhi.n	8002e16 <DMA_CheckFifoParam+0xce>
 8002d68:	a201      	add	r2, pc, #4	; (adr r2, 8002d70 <DMA_CheckFifoParam+0x28>)
 8002d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d6e:	bf00      	nop
 8002d70:	08002d81 	.word	0x08002d81
 8002d74:	08002d93 	.word	0x08002d93
 8002d78:	08002d81 	.word	0x08002d81
 8002d7c:	08002e17 	.word	0x08002e17
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d046      	beq.n	8002e1a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d90:	e043      	b.n	8002e1a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d96:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d9a:	d140      	bne.n	8002e1e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da0:	e03d      	b.n	8002e1e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002daa:	d121      	bne.n	8002df0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b03      	cmp	r3, #3
 8002db0:	d837      	bhi.n	8002e22 <DMA_CheckFifoParam+0xda>
 8002db2:	a201      	add	r2, pc, #4	; (adr r2, 8002db8 <DMA_CheckFifoParam+0x70>)
 8002db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db8:	08002dc9 	.word	0x08002dc9
 8002dbc:	08002dcf 	.word	0x08002dcf
 8002dc0:	08002dc9 	.word	0x08002dc9
 8002dc4:	08002de1 	.word	0x08002de1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	73fb      	strb	r3, [r7, #15]
      break;
 8002dcc:	e030      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d025      	beq.n	8002e26 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dde:	e022      	b.n	8002e26 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002de8:	d11f      	bne.n	8002e2a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002dee:	e01c      	b.n	8002e2a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d903      	bls.n	8002dfe <DMA_CheckFifoParam+0xb6>
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b03      	cmp	r3, #3
 8002dfa:	d003      	beq.n	8002e04 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dfc:	e018      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	73fb      	strb	r3, [r7, #15]
      break;
 8002e02:	e015      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00e      	beq.n	8002e2e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	73fb      	strb	r3, [r7, #15]
      break;
 8002e14:	e00b      	b.n	8002e2e <DMA_CheckFifoParam+0xe6>
      break;
 8002e16:	bf00      	nop
 8002e18:	e00a      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e1a:	bf00      	nop
 8002e1c:	e008      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e1e:	bf00      	nop
 8002e20:	e006      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e22:	bf00      	nop
 8002e24:	e004      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e26:	bf00      	nop
 8002e28:	e002      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e2a:	bf00      	nop
 8002e2c:	e000      	b.n	8002e30 <DMA_CheckFifoParam+0xe8>
      break;
 8002e2e:	bf00      	nop
    }
  } 
  
  return status; 
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3714      	adds	r7, #20
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop

08002e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b089      	sub	sp, #36	; 0x24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
 8002e5a:	e16b      	b.n	8003134 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	f040 815a 	bne.w	800312e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d005      	beq.n	8002e92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d130      	bne.n	8002ef4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ec8:	2201      	movs	r2, #1
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	091b      	lsrs	r3, r3, #4
 8002ede:	f003 0201 	and.w	r2, r3, #1
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f003 0303 	and.w	r3, r3, #3
 8002efc:	2b03      	cmp	r3, #3
 8002efe:	d017      	beq.n	8002f30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d123      	bne.n	8002f84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	08da      	lsrs	r2, r3, #3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3208      	adds	r2, #8
 8002f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	220f      	movs	r2, #15
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	691a      	ldr	r2, [r3, #16]
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	08da      	lsrs	r2, r3, #3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	3208      	adds	r2, #8
 8002f7e:	69b9      	ldr	r1, [r7, #24]
 8002f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	2203      	movs	r2, #3
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 0203 	and.w	r2, r3, #3
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 80b4 	beq.w	800312e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	4b60      	ldr	r3, [pc, #384]	; (800314c <HAL_GPIO_Init+0x30c>)
 8002fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fce:	4a5f      	ldr	r2, [pc, #380]	; (800314c <HAL_GPIO_Init+0x30c>)
 8002fd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002fd6:	4b5d      	ldr	r3, [pc, #372]	; (800314c <HAL_GPIO_Init+0x30c>)
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fe2:	4a5b      	ldr	r2, [pc, #364]	; (8003150 <HAL_GPIO_Init+0x310>)
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	089b      	lsrs	r3, r3, #2
 8002fe8:	3302      	adds	r3, #2
 8002fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	220f      	movs	r2, #15
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4013      	ands	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a52      	ldr	r2, [pc, #328]	; (8003154 <HAL_GPIO_Init+0x314>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d02b      	beq.n	8003066 <HAL_GPIO_Init+0x226>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a51      	ldr	r2, [pc, #324]	; (8003158 <HAL_GPIO_Init+0x318>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d025      	beq.n	8003062 <HAL_GPIO_Init+0x222>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a50      	ldr	r2, [pc, #320]	; (800315c <HAL_GPIO_Init+0x31c>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d01f      	beq.n	800305e <HAL_GPIO_Init+0x21e>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a4f      	ldr	r2, [pc, #316]	; (8003160 <HAL_GPIO_Init+0x320>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d019      	beq.n	800305a <HAL_GPIO_Init+0x21a>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a4e      	ldr	r2, [pc, #312]	; (8003164 <HAL_GPIO_Init+0x324>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d013      	beq.n	8003056 <HAL_GPIO_Init+0x216>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a4d      	ldr	r2, [pc, #308]	; (8003168 <HAL_GPIO_Init+0x328>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d00d      	beq.n	8003052 <HAL_GPIO_Init+0x212>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a4c      	ldr	r2, [pc, #304]	; (800316c <HAL_GPIO_Init+0x32c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d007      	beq.n	800304e <HAL_GPIO_Init+0x20e>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a4b      	ldr	r2, [pc, #300]	; (8003170 <HAL_GPIO_Init+0x330>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d101      	bne.n	800304a <HAL_GPIO_Init+0x20a>
 8003046:	2307      	movs	r3, #7
 8003048:	e00e      	b.n	8003068 <HAL_GPIO_Init+0x228>
 800304a:	2308      	movs	r3, #8
 800304c:	e00c      	b.n	8003068 <HAL_GPIO_Init+0x228>
 800304e:	2306      	movs	r3, #6
 8003050:	e00a      	b.n	8003068 <HAL_GPIO_Init+0x228>
 8003052:	2305      	movs	r3, #5
 8003054:	e008      	b.n	8003068 <HAL_GPIO_Init+0x228>
 8003056:	2304      	movs	r3, #4
 8003058:	e006      	b.n	8003068 <HAL_GPIO_Init+0x228>
 800305a:	2303      	movs	r3, #3
 800305c:	e004      	b.n	8003068 <HAL_GPIO_Init+0x228>
 800305e:	2302      	movs	r3, #2
 8003060:	e002      	b.n	8003068 <HAL_GPIO_Init+0x228>
 8003062:	2301      	movs	r3, #1
 8003064:	e000      	b.n	8003068 <HAL_GPIO_Init+0x228>
 8003066:	2300      	movs	r3, #0
 8003068:	69fa      	ldr	r2, [r7, #28]
 800306a:	f002 0203 	and.w	r2, r2, #3
 800306e:	0092      	lsls	r2, r2, #2
 8003070:	4093      	lsls	r3, r2
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4313      	orrs	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003078:	4935      	ldr	r1, [pc, #212]	; (8003150 <HAL_GPIO_Init+0x310>)
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	089b      	lsrs	r3, r3, #2
 800307e:	3302      	adds	r3, #2
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003086:	4b3b      	ldr	r3, [pc, #236]	; (8003174 <HAL_GPIO_Init+0x334>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	43db      	mvns	r3, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4013      	ands	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030aa:	4a32      	ldr	r2, [pc, #200]	; (8003174 <HAL_GPIO_Init+0x334>)
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030b0:	4b30      	ldr	r3, [pc, #192]	; (8003174 <HAL_GPIO_Init+0x334>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	43db      	mvns	r3, r3
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4013      	ands	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d003      	beq.n	80030d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030d4:	4a27      	ldr	r2, [pc, #156]	; (8003174 <HAL_GPIO_Init+0x334>)
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030da:	4b26      	ldr	r3, [pc, #152]	; (8003174 <HAL_GPIO_Init+0x334>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	43db      	mvns	r3, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4013      	ands	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030fe:	4a1d      	ldr	r2, [pc, #116]	; (8003174 <HAL_GPIO_Init+0x334>)
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003104:	4b1b      	ldr	r3, [pc, #108]	; (8003174 <HAL_GPIO_Init+0x334>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003128:	4a12      	ldr	r2, [pc, #72]	; (8003174 <HAL_GPIO_Init+0x334>)
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	3301      	adds	r3, #1
 8003132:	61fb      	str	r3, [r7, #28]
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	2b0f      	cmp	r3, #15
 8003138:	f67f ae90 	bls.w	8002e5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	3724      	adds	r7, #36	; 0x24
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	40023800 	.word	0x40023800
 8003150:	40013800 	.word	0x40013800
 8003154:	40020000 	.word	0x40020000
 8003158:	40020400 	.word	0x40020400
 800315c:	40020800 	.word	0x40020800
 8003160:	40020c00 	.word	0x40020c00
 8003164:	40021000 	.word	0x40021000
 8003168:	40021400 	.word	0x40021400
 800316c:	40021800 	.word	0x40021800
 8003170:	40021c00 	.word	0x40021c00
 8003174:	40013c00 	.word	0x40013c00

08003178 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	460b      	mov	r3, r1
 8003182:	807b      	strh	r3, [r7, #2]
 8003184:	4613      	mov	r3, r2
 8003186:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003188:	787b      	ldrb	r3, [r7, #1]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800318e:	887a      	ldrh	r2, [r7, #2]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003194:	e003      	b.n	800319e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003196:	887b      	ldrh	r3, [r7, #2]
 8003198:	041a      	lsls	r2, r3, #16
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	619a      	str	r2, [r3, #24]
}
 800319e:	bf00      	nop
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr

080031aa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b086      	sub	sp, #24
 80031ae:	af02      	add	r7, sp, #8
 80031b0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e059      	b.n	8003270 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 33d5 	ldrb.w	r3, [r3, #981]	; 0x3d5
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d106      	bne.n	80031dc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f009 ff52 	bl	800d080 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2203      	movs	r2, #3
 80031e0:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031ea:	d102      	bne.n	80031f2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f006 fd5b 	bl	8009cb2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6818      	ldr	r0, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	7c1a      	ldrb	r2, [r3, #16]
 8003204:	f88d 2000 	strb.w	r2, [sp]
 8003208:	3304      	adds	r3, #4
 800320a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800320c:	f006 fcdc 	bl	8009bc8 <USB_CoreInit>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d005      	beq.n	8003222 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2202      	movs	r2, #2
 800321a:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e026      	b.n	8003270 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2101      	movs	r1, #1
 8003228:	4618      	mov	r0, r3
 800322a:	f006 fd53 	bl	8009cd4 <USB_SetCurrentMode>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d005      	beq.n	8003240 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2202      	movs	r2, #2
 8003238:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e017      	b.n	8003270 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6818      	ldr	r0, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	7c1a      	ldrb	r2, [r3, #16]
 8003248:	f88d 2000 	strb.w	r2, [sp]
 800324c:	3304      	adds	r3, #4
 800324e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003250:	f006 fef6 	bl	800a040 <USB_HostInit>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2202      	movs	r2, #2
 800325e:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e004      	b.n	8003270 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003278:	b590      	push	{r4, r7, lr}
 800327a:	b08b      	sub	sp, #44	; 0x2c
 800327c:	af04      	add	r7, sp, #16
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	4608      	mov	r0, r1
 8003282:	4611      	mov	r1, r2
 8003284:	461a      	mov	r2, r3
 8003286:	4603      	mov	r3, r0
 8003288:	70fb      	strb	r3, [r7, #3]
 800328a:	460b      	mov	r3, r1
 800328c:	70bb      	strb	r3, [r7, #2]
 800328e:	4613      	mov	r3, r2
 8003290:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003292:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003294:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 800329c:	2b01      	cmp	r3, #1
 800329e:	d101      	bne.n	80032a4 <HAL_HCD_HC_Init+0x2c>
 80032a0:	2302      	movs	r3, #2
 80032a2:	e09d      	b.n	80033e0 <HAL_HCD_HC_Init+0x168>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80032ac:	78fa      	ldrb	r2, [r7, #3]
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	3319      	adds	r3, #25
 80032bc:	2200      	movs	r2, #0
 80032be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80032c0:	78fa      	ldrb	r2, [r7, #3]
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	011b      	lsls	r3, r3, #4
 80032c8:	1a9b      	subs	r3, r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	3314      	adds	r3, #20
 80032d0:	787a      	ldrb	r2, [r7, #1]
 80032d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80032d4:	78fa      	ldrb	r2, [r7, #3]
 80032d6:	6879      	ldr	r1, [r7, #4]
 80032d8:	4613      	mov	r3, r2
 80032da:	011b      	lsls	r3, r3, #4
 80032dc:	1a9b      	subs	r3, r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	440b      	add	r3, r1
 80032e2:	3315      	adds	r3, #21
 80032e4:	78fa      	ldrb	r2, [r7, #3]
 80032e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80032e8:	78fa      	ldrb	r2, [r7, #3]
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	1a9b      	subs	r3, r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	3326      	adds	r3, #38	; 0x26
 80032f8:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80032fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80032fe:	78fa      	ldrb	r2, [r7, #3]
 8003300:	78bb      	ldrb	r3, [r7, #2]
 8003302:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003306:	b2d8      	uxtb	r0, r3
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	4613      	mov	r3, r2
 800330c:	011b      	lsls	r3, r3, #4
 800330e:	1a9b      	subs	r3, r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	3316      	adds	r3, #22
 8003316:	4602      	mov	r2, r0
 8003318:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800331a:	78fb      	ldrb	r3, [r7, #3]
 800331c:	4619      	mov	r1, r3
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 fbc8 	bl	8003ab4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003324:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003328:	2b00      	cmp	r3, #0
 800332a:	da0a      	bge.n	8003342 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800332c:	78fa      	ldrb	r2, [r7, #3]
 800332e:	6879      	ldr	r1, [r7, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	011b      	lsls	r3, r3, #4
 8003334:	1a9b      	subs	r3, r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	440b      	add	r3, r1
 800333a:	3317      	adds	r3, #23
 800333c:	2201      	movs	r2, #1
 800333e:	701a      	strb	r2, [r3, #0]
 8003340:	e009      	b.n	8003356 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003342:	78fa      	ldrb	r2, [r7, #3]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	011b      	lsls	r3, r3, #4
 800334a:	1a9b      	subs	r3, r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	440b      	add	r3, r1
 8003350:	3317      	adds	r3, #23
 8003352:	2200      	movs	r2, #0
 8003354:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f006 ffd4 	bl	800a308 <USB_GetHostSpeed>
 8003360:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003362:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003366:	2b01      	cmp	r3, #1
 8003368:	d10b      	bne.n	8003382 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800336a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800336e:	2b01      	cmp	r3, #1
 8003370:	d107      	bne.n	8003382 <HAL_HCD_HC_Init+0x10a>
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d104      	bne.n	8003382 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	2bbc      	cmp	r3, #188	; 0xbc
 800337c:	d901      	bls.n	8003382 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800337e:	23bc      	movs	r3, #188	; 0xbc
 8003380:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003382:	78fa      	ldrb	r2, [r7, #3]
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	4613      	mov	r3, r2
 8003388:	011b      	lsls	r3, r3, #4
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	440b      	add	r3, r1
 8003390:	3318      	adds	r3, #24
 8003392:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003396:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003398:	78fa      	ldrb	r2, [r7, #3]
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	b298      	uxth	r0, r3
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	4613      	mov	r3, r2
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	1a9b      	subs	r3, r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	3328      	adds	r3, #40	; 0x28
 80033ac:	4602      	mov	r2, r0
 80033ae:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	787c      	ldrb	r4, [r7, #1]
 80033ba:	78ba      	ldrb	r2, [r7, #2]
 80033bc:	78f9      	ldrb	r1, [r7, #3]
 80033be:	9302      	str	r3, [sp, #8]
 80033c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80033c4:	9301      	str	r3, [sp, #4]
 80033c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	4623      	mov	r3, r4
 80033ce:	f006 ffc3 	bl	800a358 <USB_HC_Init>
 80033d2:	4603      	mov	r3, r0
 80033d4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 80033de:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	371c      	adds	r7, #28
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd90      	pop	{r4, r7, pc}

080033e8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80033f4:	2300      	movs	r3, #0
 80033f6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_HCD_HC_Halt+0x1e>
 8003402:	2302      	movs	r3, #2
 8003404:	e00f      	b.n	8003426 <HAL_HCD_HC_Halt+0x3e>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	78fa      	ldrb	r2, [r7, #3]
 8003414:	4611      	mov	r1, r2
 8003416:	4618      	mov	r0, r3
 8003418:	f007 fb55 	bl	800aac6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 8003424:	7bfb      	ldrb	r3, [r7, #15]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	4608      	mov	r0, r1
 800343a:	4611      	mov	r1, r2
 800343c:	461a      	mov	r2, r3
 800343e:	4603      	mov	r3, r0
 8003440:	70fb      	strb	r3, [r7, #3]
 8003442:	460b      	mov	r3, r1
 8003444:	70bb      	strb	r3, [r7, #2]
 8003446:	4613      	mov	r3, r2
 8003448:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800344a:	78fa      	ldrb	r2, [r7, #3]
 800344c:	6879      	ldr	r1, [r7, #4]
 800344e:	4613      	mov	r3, r2
 8003450:	011b      	lsls	r3, r3, #4
 8003452:	1a9b      	subs	r3, r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	440b      	add	r3, r1
 8003458:	3317      	adds	r3, #23
 800345a:	78ba      	ldrb	r2, [r7, #2]
 800345c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800345e:	78fa      	ldrb	r2, [r7, #3]
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	1a9b      	subs	r3, r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	3326      	adds	r3, #38	; 0x26
 800346e:	787a      	ldrb	r2, [r7, #1]
 8003470:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003472:	7c3b      	ldrb	r3, [r7, #16]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d114      	bne.n	80034a2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003478:	78fa      	ldrb	r2, [r7, #3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	332a      	adds	r3, #42	; 0x2a
 8003488:	2203      	movs	r2, #3
 800348a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800348c:	78fa      	ldrb	r2, [r7, #3]
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	4613      	mov	r3, r2
 8003492:	011b      	lsls	r3, r3, #4
 8003494:	1a9b      	subs	r3, r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	440b      	add	r3, r1
 800349a:	3319      	adds	r3, #25
 800349c:	7f3a      	ldrb	r2, [r7, #28]
 800349e:	701a      	strb	r2, [r3, #0]
 80034a0:	e009      	b.n	80034b6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80034a2:	78fa      	ldrb	r2, [r7, #3]
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	1a9b      	subs	r3, r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	332a      	adds	r3, #42	; 0x2a
 80034b2:	2202      	movs	r2, #2
 80034b4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80034b6:	787b      	ldrb	r3, [r7, #1]
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	f200 8102 	bhi.w	80036c2 <HAL_HCD_HC_SubmitRequest+0x292>
 80034be:	a201      	add	r2, pc, #4	; (adr r2, 80034c4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80034c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c4:	080034d5 	.word	0x080034d5
 80034c8:	080036ad 	.word	0x080036ad
 80034cc:	08003599 	.word	0x08003599
 80034d0:	08003623 	.word	0x08003623
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80034d4:	7c3b      	ldrb	r3, [r7, #16]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	f040 80f5 	bne.w	80036c6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80034dc:	78bb      	ldrb	r3, [r7, #2]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d12d      	bne.n	800353e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80034e2:	8b3b      	ldrh	r3, [r7, #24]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d109      	bne.n	80034fc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80034e8:	78fa      	ldrb	r2, [r7, #3]
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	1a9b      	subs	r3, r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	333d      	adds	r3, #61	; 0x3d
 80034f8:	2201      	movs	r2, #1
 80034fa:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80034fc:	78fa      	ldrb	r2, [r7, #3]
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	1a9b      	subs	r3, r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	333d      	adds	r3, #61	; 0x3d
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10a      	bne.n	8003528 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003512:	78fa      	ldrb	r2, [r7, #3]
 8003514:	6879      	ldr	r1, [r7, #4]
 8003516:	4613      	mov	r3, r2
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	1a9b      	subs	r3, r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	440b      	add	r3, r1
 8003520:	332a      	adds	r3, #42	; 0x2a
 8003522:	2200      	movs	r2, #0
 8003524:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003526:	e0ce      	b.n	80036c6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003528:	78fa      	ldrb	r2, [r7, #3]
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	011b      	lsls	r3, r3, #4
 8003530:	1a9b      	subs	r3, r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	332a      	adds	r3, #42	; 0x2a
 8003538:	2202      	movs	r2, #2
 800353a:	701a      	strb	r2, [r3, #0]
      break;
 800353c:	e0c3      	b.n	80036c6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800353e:	78fa      	ldrb	r2, [r7, #3]
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	4613      	mov	r3, r2
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	440b      	add	r3, r1
 800354c:	331a      	adds	r3, #26
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b01      	cmp	r3, #1
 8003552:	f040 80b8 	bne.w	80036c6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003556:	78fa      	ldrb	r2, [r7, #3]
 8003558:	6879      	ldr	r1, [r7, #4]
 800355a:	4613      	mov	r3, r2
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	1a9b      	subs	r3, r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	440b      	add	r3, r1
 8003564:	333c      	adds	r3, #60	; 0x3c
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10a      	bne.n	8003582 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800356c:	78fa      	ldrb	r2, [r7, #3]
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	1a9b      	subs	r3, r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	440b      	add	r3, r1
 800357a:	332a      	adds	r3, #42	; 0x2a
 800357c:	2200      	movs	r2, #0
 800357e:	701a      	strb	r2, [r3, #0]
      break;
 8003580:	e0a1      	b.n	80036c6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	332a      	adds	r3, #42	; 0x2a
 8003592:	2202      	movs	r2, #2
 8003594:	701a      	strb	r2, [r3, #0]
      break;
 8003596:	e096      	b.n	80036c6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003598:	78bb      	ldrb	r3, [r7, #2]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d120      	bne.n	80035e0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800359e:	78fa      	ldrb	r2, [r7, #3]
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	4613      	mov	r3, r2
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	333d      	adds	r3, #61	; 0x3d
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10a      	bne.n	80035ca <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80035b4:	78fa      	ldrb	r2, [r7, #3]
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	1a9b      	subs	r3, r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	332a      	adds	r3, #42	; 0x2a
 80035c4:	2200      	movs	r2, #0
 80035c6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80035c8:	e07e      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80035ca:	78fa      	ldrb	r2, [r7, #3]
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	011b      	lsls	r3, r3, #4
 80035d2:	1a9b      	subs	r3, r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	332a      	adds	r3, #42	; 0x2a
 80035da:	2202      	movs	r2, #2
 80035dc:	701a      	strb	r2, [r3, #0]
      break;
 80035de:	e073      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80035e0:	78fa      	ldrb	r2, [r7, #3]
 80035e2:	6879      	ldr	r1, [r7, #4]
 80035e4:	4613      	mov	r3, r2
 80035e6:	011b      	lsls	r3, r3, #4
 80035e8:	1a9b      	subs	r3, r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	440b      	add	r3, r1
 80035ee:	333c      	adds	r3, #60	; 0x3c
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10a      	bne.n	800360c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	332a      	adds	r3, #42	; 0x2a
 8003606:	2200      	movs	r2, #0
 8003608:	701a      	strb	r2, [r3, #0]
      break;
 800360a:	e05d      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	332a      	adds	r3, #42	; 0x2a
 800361c:	2202      	movs	r2, #2
 800361e:	701a      	strb	r2, [r3, #0]
      break;
 8003620:	e052      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003622:	78bb      	ldrb	r3, [r7, #2]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d120      	bne.n	800366a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003628:	78fa      	ldrb	r2, [r7, #3]
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	4613      	mov	r3, r2
 800362e:	011b      	lsls	r3, r3, #4
 8003630:	1a9b      	subs	r3, r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	440b      	add	r3, r1
 8003636:	333d      	adds	r3, #61	; 0x3d
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10a      	bne.n	8003654 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800363e:	78fa      	ldrb	r2, [r7, #3]
 8003640:	6879      	ldr	r1, [r7, #4]
 8003642:	4613      	mov	r3, r2
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	1a9b      	subs	r3, r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	440b      	add	r3, r1
 800364c:	332a      	adds	r3, #42	; 0x2a
 800364e:	2200      	movs	r2, #0
 8003650:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003652:	e039      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003654:	78fa      	ldrb	r2, [r7, #3]
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4613      	mov	r3, r2
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	1a9b      	subs	r3, r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	332a      	adds	r3, #42	; 0x2a
 8003664:	2202      	movs	r2, #2
 8003666:	701a      	strb	r2, [r3, #0]
      break;
 8003668:	e02e      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800366a:	78fa      	ldrb	r2, [r7, #3]
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	4613      	mov	r3, r2
 8003670:	011b      	lsls	r3, r3, #4
 8003672:	1a9b      	subs	r3, r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	440b      	add	r3, r1
 8003678:	333c      	adds	r3, #60	; 0x3c
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10a      	bne.n	8003696 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003680:	78fa      	ldrb	r2, [r7, #3]
 8003682:	6879      	ldr	r1, [r7, #4]
 8003684:	4613      	mov	r3, r2
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	1a9b      	subs	r3, r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	332a      	adds	r3, #42	; 0x2a
 8003690:	2200      	movs	r2, #0
 8003692:	701a      	strb	r2, [r3, #0]
      break;
 8003694:	e018      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003696:	78fa      	ldrb	r2, [r7, #3]
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	1a9b      	subs	r3, r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	440b      	add	r3, r1
 80036a4:	332a      	adds	r3, #42	; 0x2a
 80036a6:	2202      	movs	r2, #2
 80036a8:	701a      	strb	r2, [r3, #0]
      break;
 80036aa:	e00d      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80036ac:	78fa      	ldrb	r2, [r7, #3]
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	011b      	lsls	r3, r3, #4
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	332a      	adds	r3, #42	; 0x2a
 80036bc:	2200      	movs	r2, #0
 80036be:	701a      	strb	r2, [r3, #0]
      break;
 80036c0:	e002      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80036c2:	bf00      	nop
 80036c4:	e000      	b.n	80036c8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80036c6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80036c8:	78fa      	ldrb	r2, [r7, #3]
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	4613      	mov	r3, r2
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	1a9b      	subs	r3, r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	440b      	add	r3, r1
 80036d6:	332c      	adds	r3, #44	; 0x2c
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80036dc:	78fa      	ldrb	r2, [r7, #3]
 80036de:	8b39      	ldrh	r1, [r7, #24]
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	1a9b      	subs	r3, r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	4403      	add	r3, r0
 80036ec:	3334      	adds	r3, #52	; 0x34
 80036ee:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80036f0:	78fa      	ldrb	r2, [r7, #3]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	4613      	mov	r3, r2
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	334c      	adds	r3, #76	; 0x4c
 8003700:	2200      	movs	r2, #0
 8003702:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003704:	78fa      	ldrb	r2, [r7, #3]
 8003706:	6879      	ldr	r1, [r7, #4]
 8003708:	4613      	mov	r3, r2
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	1a9b      	subs	r3, r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	3338      	adds	r3, #56	; 0x38
 8003714:	2200      	movs	r2, #0
 8003716:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003718:	78fa      	ldrb	r2, [r7, #3]
 800371a:	6879      	ldr	r1, [r7, #4]
 800371c:	4613      	mov	r3, r2
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	1a9b      	subs	r3, r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	3315      	adds	r3, #21
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800372c:	78fa      	ldrb	r2, [r7, #3]
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	4613      	mov	r3, r2
 8003732:	011b      	lsls	r3, r3, #4
 8003734:	1a9b      	subs	r3, r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	440b      	add	r3, r1
 800373a:	334d      	adds	r3, #77	; 0x4d
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6818      	ldr	r0, [r3, #0]
 8003744:	78fa      	ldrb	r2, [r7, #3]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	3310      	adds	r3, #16
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	4413      	add	r3, r2
 8003754:	1d19      	adds	r1, r3, #4
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	799b      	ldrb	r3, [r3, #6]
 800375a:	461a      	mov	r2, r3
 800375c:	f006 ff28 	bl	800a5b0 <USB_HC_StartXfer>
 8003760:	4603      	mov	r3, r0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop

0800376c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f006 fc1c 	bl	8009fc0 <USB_GetMode>
 8003788:	4603      	mov	r3, r0
 800378a:	2b01      	cmp	r3, #1
 800378c:	f040 80fb 	bne.w	8003986 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4618      	mov	r0, r3
 8003796:	f006 fbdf 	bl	8009f58 <USB_ReadInterrupts>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	f000 80f1 	beq.w	8003984 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f006 fbd6 	bl	8009f58 <USB_ReadInterrupts>
 80037ac:	4603      	mov	r3, r0
 80037ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037b6:	d104      	bne.n	80037c2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80037c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f006 fbc6 	bl	8009f58 <USB_ReadInterrupts>
 80037cc:	4603      	mov	r3, r0
 80037ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037d6:	d104      	bne.n	80037e2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80037e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f006 fbb6 	bl	8009f58 <USB_ReadInterrupts>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80037f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037f6:	d104      	bne.n	8003802 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003800:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f006 fba6 	bl	8009f58 <USB_ReadInterrupts>
 800380c:	4603      	mov	r3, r0
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b02      	cmp	r3, #2
 8003814:	d103      	bne.n	800381e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2202      	movs	r2, #2
 800381c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f006 fb98 	bl	8009f58 <USB_ReadInterrupts>
 8003828:	4603      	mov	r3, r0
 800382a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800382e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003832:	d120      	bne.n	8003876 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800383c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d113      	bne.n	8003876 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800384e:	2110      	movs	r1, #16
 8003850:	6938      	ldr	r0, [r7, #16]
 8003852:	f006 fa8b 	bl	8009d6c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003856:	6938      	ldr	r0, [r7, #16]
 8003858:	f006 faba 	bl	8009dd0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	7a5b      	ldrb	r3, [r3, #9]
 8003860:	2b02      	cmp	r3, #2
 8003862:	d105      	bne.n	8003870 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2101      	movs	r1, #1
 800386a:	4618      	mov	r0, r3
 800386c:	f006 fcac 	bl	800a1c8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f009 fc83 	bl	800d17c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f006 fb6c 	bl	8009f58 <USB_ReadInterrupts>
 8003880:	4603      	mov	r3, r0
 8003882:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003886:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800388a:	d102      	bne.n	8003892 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f001 fd33 	bl	80052f8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f006 fb5e 	bl	8009f58 <USB_ReadInterrupts>
 800389c:	4603      	mov	r3, r0
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	d106      	bne.n	80038b4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f009 fc4c 	bl	800d144 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2208      	movs	r2, #8
 80038b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f006 fb4d 	bl	8009f58 <USB_ReadInterrupts>
 80038be:	4603      	mov	r3, r0
 80038c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038c8:	d139      	bne.n	800393e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f007 f8e8 	bl	800aaa4 <USB_HC_ReadInterrupt>
 80038d4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80038d6:	2300      	movs	r3, #0
 80038d8:	617b      	str	r3, [r7, #20]
 80038da:	e025      	b.n	8003928 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	f003 030f 	and.w	r3, r3, #15
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	fa22 f303 	lsr.w	r3, r2, r3
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d018      	beq.n	8003922 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	015a      	lsls	r2, r3, #5
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	4413      	add	r3, r2
 80038f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003902:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003906:	d106      	bne.n	8003916 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	b2db      	uxtb	r3, r3
 800390c:	4619      	mov	r1, r3
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f905 	bl	8003b1e <HCD_HC_IN_IRQHandler>
 8003914:	e005      	b.n	8003922 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	b2db      	uxtb	r3, r3
 800391a:	4619      	mov	r1, r3
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 ff67 	bl	80047f0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	3301      	adds	r3, #1
 8003926:	617b      	str	r3, [r7, #20]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	795b      	ldrb	r3, [r3, #5]
 800392c:	461a      	mov	r2, r3
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	4293      	cmp	r3, r2
 8003932:	d3d3      	bcc.n	80038dc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800393c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f006 fb08 	bl	8009f58 <USB_ReadInterrupts>
 8003948:	4603      	mov	r3, r0
 800394a:	f003 0310 	and.w	r3, r3, #16
 800394e:	2b10      	cmp	r3, #16
 8003950:	d101      	bne.n	8003956 <HAL_HCD_IRQHandler+0x1ea>
 8003952:	2301      	movs	r3, #1
 8003954:	e000      	b.n	8003958 <HAL_HCD_IRQHandler+0x1ec>
 8003956:	2300      	movs	r3, #0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d014      	beq.n	8003986 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699a      	ldr	r2, [r3, #24]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 0210 	bic.w	r2, r2, #16
 800396a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f001 fbe4 	bl	800513a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	699a      	ldr	r2, [r3, #24]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f042 0210 	orr.w	r2, r2, #16
 8003980:	619a      	str	r2, [r3, #24]
 8003982:	e000      	b.n	8003986 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003984:	bf00      	nop
    }
  }
}
 8003986:	3718      	adds	r7, #24
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 800399a:	2b01      	cmp	r3, #1
 800399c:	d101      	bne.n	80039a2 <HAL_HCD_Start+0x16>
 800399e:	2302      	movs	r3, #2
 80039a0:	e013      	b.n	80039ca <HAL_HCD_Start+0x3e>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2201      	movs	r2, #1
 80039a6:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2101      	movs	r1, #1
 80039b0:	4618      	mov	r0, r3
 80039b2:	f006 fc70 	bl	800a296 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f006 f968 	bl	8009c90 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b082      	sub	sp, #8
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d101      	bne.n	80039e8 <HAL_HCD_Stop+0x16>
 80039e4:	2302      	movs	r3, #2
 80039e6:	e00d      	b.n	8003a04 <HAL_HCD_Stop+0x32>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f007 f9c3 	bl	800ad80 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3708      	adds	r7, #8
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f006 fc12 	bl	800a242 <USB_ResetPort>
 8003a1e:	4603      	mov	r3, r0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	460b      	mov	r3, r1
 8003a32:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003a34:	78fa      	ldrb	r2, [r7, #3]
 8003a36:	6879      	ldr	r1, [r7, #4]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	1a9b      	subs	r3, r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	440b      	add	r3, r1
 8003a42:	334c      	adds	r3, #76	; 0x4c
 8003a44:	781b      	ldrb	r3, [r3, #0]
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b083      	sub	sp, #12
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003a5e:	78fa      	ldrb	r2, [r7, #3]
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	4613      	mov	r3, r2
 8003a64:	011b      	lsls	r3, r3, #4
 8003a66:	1a9b      	subs	r3, r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	440b      	add	r3, r1
 8003a6c:	3338      	adds	r3, #56	; 0x38
 8003a6e:	681b      	ldr	r3, [r3, #0]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f006 fc54 	bl	800a336 <USB_GetCurrentFrame>
 8003a8e:	4603      	mov	r3, r0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3708      	adds	r7, #8
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f006 fc2f 	bl	800a308 <USB_GetHostSpeed>
 8003aaa:	4603      	mov	r3, r0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	460b      	mov	r3, r1
 8003abe:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003ac0:	78fa      	ldrb	r2, [r7, #3]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	1a9b      	subs	r3, r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	331a      	adds	r3, #26
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003ad4:	78fa      	ldrb	r2, [r7, #3]
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	1a9b      	subs	r3, r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	440b      	add	r3, r1
 8003ae2:	331b      	adds	r3, #27
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003ae8:	78fa      	ldrb	r2, [r7, #3]
 8003aea:	6879      	ldr	r1, [r7, #4]
 8003aec:	4613      	mov	r3, r2
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	1a9b      	subs	r3, r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	440b      	add	r3, r1
 8003af6:	3325      	adds	r3, #37	; 0x25
 8003af8:	2200      	movs	r2, #0
 8003afa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	3324      	adds	r3, #36	; 0x24
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b086      	sub	sp, #24
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
 8003b26:	460b      	mov	r3, r1
 8003b28:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	78fa      	ldrb	r2, [r7, #3]
 8003b3a:	4611      	mov	r1, r2
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f006 fa1e 	bl	8009f7e <USB_ReadChInterrupts>
 8003b42:	4603      	mov	r3, r0
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b04      	cmp	r3, #4
 8003b4a:	d11a      	bne.n	8003b82 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003b4c:	78fb      	ldrb	r3, [r7, #3]
 8003b4e:	015a      	lsls	r2, r3, #5
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	4413      	add	r3, r2
 8003b54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b58:	461a      	mov	r2, r3
 8003b5a:	2304      	movs	r3, #4
 8003b5c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003b5e:	78fa      	ldrb	r2, [r7, #3]
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	4613      	mov	r3, r2
 8003b64:	011b      	lsls	r3, r3, #4
 8003b66:	1a9b      	subs	r3, r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	440b      	add	r3, r1
 8003b6c:	334d      	adds	r3, #77	; 0x4d
 8003b6e:	2207      	movs	r2, #7
 8003b70:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	78fa      	ldrb	r2, [r7, #3]
 8003b78:	4611      	mov	r1, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f006 ffa3 	bl	800aac6 <USB_HC_Halt>
 8003b80:	e09e      	b.n	8003cc0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	78fa      	ldrb	r2, [r7, #3]
 8003b88:	4611      	mov	r1, r2
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f006 f9f7 	bl	8009f7e <USB_ReadChInterrupts>
 8003b90:	4603      	mov	r3, r0
 8003b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b9a:	d11b      	bne.n	8003bd4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003b9c:	78fb      	ldrb	r3, [r7, #3]
 8003b9e:	015a      	lsls	r2, r3, #5
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba8:	461a      	mov	r2, r3
 8003baa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003bb0:	78fa      	ldrb	r2, [r7, #3]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	334d      	adds	r3, #77	; 0x4d
 8003bc0:	2208      	movs	r2, #8
 8003bc2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	78fa      	ldrb	r2, [r7, #3]
 8003bca:	4611      	mov	r1, r2
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f006 ff7a 	bl	800aac6 <USB_HC_Halt>
 8003bd2:	e075      	b.n	8003cc0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	78fa      	ldrb	r2, [r7, #3]
 8003bda:	4611      	mov	r1, r2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f006 f9ce 	bl	8009f7e <USB_ReadChInterrupts>
 8003be2:	4603      	mov	r3, r0
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	2b08      	cmp	r3, #8
 8003bea:	d11a      	bne.n	8003c22 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003bec:	78fb      	ldrb	r3, [r7, #3]
 8003bee:	015a      	lsls	r2, r3, #5
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	2308      	movs	r3, #8
 8003bfc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003bfe:	78fa      	ldrb	r2, [r7, #3]
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	4613      	mov	r3, r2
 8003c04:	011b      	lsls	r3, r3, #4
 8003c06:	1a9b      	subs	r3, r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	334d      	adds	r3, #77	; 0x4d
 8003c0e:	2206      	movs	r2, #6
 8003c10:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	78fa      	ldrb	r2, [r7, #3]
 8003c18:	4611      	mov	r1, r2
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f006 ff53 	bl	800aac6 <USB_HC_Halt>
 8003c20:	e04e      	b.n	8003cc0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	78fa      	ldrb	r2, [r7, #3]
 8003c28:	4611      	mov	r1, r2
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f006 f9a7 	bl	8009f7e <USB_ReadChInterrupts>
 8003c30:	4603      	mov	r3, r0
 8003c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c3a:	d11b      	bne.n	8003c74 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003c3c:	78fb      	ldrb	r3, [r7, #3]
 8003c3e:	015a      	lsls	r2, r3, #5
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c48:	461a      	mov	r2, r3
 8003c4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c4e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003c50:	78fa      	ldrb	r2, [r7, #3]
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	4613      	mov	r3, r2
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	1a9b      	subs	r3, r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	334d      	adds	r3, #77	; 0x4d
 8003c60:	2209      	movs	r2, #9
 8003c62:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	78fa      	ldrb	r2, [r7, #3]
 8003c6a:	4611      	mov	r1, r2
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f006 ff2a 	bl	800aac6 <USB_HC_Halt>
 8003c72:	e025      	b.n	8003cc0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	78fa      	ldrb	r2, [r7, #3]
 8003c7a:	4611      	mov	r1, r2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f006 f97e 	bl	8009f7e <USB_ReadChInterrupts>
 8003c82:	4603      	mov	r3, r0
 8003c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c88:	2b80      	cmp	r3, #128	; 0x80
 8003c8a:	d119      	bne.n	8003cc0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003c8c:	78fb      	ldrb	r3, [r7, #3]
 8003c8e:	015a      	lsls	r2, r3, #5
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	4413      	add	r3, r2
 8003c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c98:	461a      	mov	r2, r3
 8003c9a:	2380      	movs	r3, #128	; 0x80
 8003c9c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	1a9b      	subs	r3, r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	440b      	add	r3, r1
 8003cac:	334d      	adds	r3, #77	; 0x4d
 8003cae:	2207      	movs	r2, #7
 8003cb0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	78fa      	ldrb	r2, [r7, #3]
 8003cb8:	4611      	mov	r1, r2
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f006 ff03 	bl	800aac6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	4611      	mov	r1, r2
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f006 f958 	bl	8009f7e <USB_ReadChInterrupts>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cd8:	d112      	bne.n	8003d00 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	78fa      	ldrb	r2, [r7, #3]
 8003ce0:	4611      	mov	r1, r2
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f006 feef 	bl	800aac6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003ce8:	78fb      	ldrb	r3, [r7, #3]
 8003cea:	015a      	lsls	r2, r3, #5
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	4413      	add	r3, r2
 8003cf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003cfa:	6093      	str	r3, [r2, #8]
 8003cfc:	f000 bd75 	b.w	80047ea <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	78fa      	ldrb	r2, [r7, #3]
 8003d06:	4611      	mov	r1, r2
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f006 f938 	bl	8009f7e <USB_ReadChInterrupts>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	f040 8128 	bne.w	8003f6a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003d1a:	78fb      	ldrb	r3, [r7, #3]
 8003d1c:	015a      	lsls	r2, r3, #5
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4413      	add	r3, r2
 8003d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d26:	461a      	mov	r2, r3
 8003d28:	2320      	movs	r3, #32
 8003d2a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003d2c:	78fa      	ldrb	r2, [r7, #3]
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	331b      	adds	r3, #27
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d119      	bne.n	8003d76 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003d42:	78fa      	ldrb	r2, [r7, #3]
 8003d44:	6879      	ldr	r1, [r7, #4]
 8003d46:	4613      	mov	r3, r2
 8003d48:	011b      	lsls	r3, r3, #4
 8003d4a:	1a9b      	subs	r3, r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	440b      	add	r3, r1
 8003d50:	331b      	adds	r3, #27
 8003d52:	2200      	movs	r2, #0
 8003d54:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d56:	78fb      	ldrb	r3, [r7, #3]
 8003d58:	015a      	lsls	r2, r3, #5
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	78fa      	ldrb	r2, [r7, #3]
 8003d66:	0151      	lsls	r1, r2, #5
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	440a      	add	r2, r1
 8003d6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d74:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	799b      	ldrb	r3, [r3, #6]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d01b      	beq.n	8003db6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003d7e:	78fa      	ldrb	r2, [r7, #3]
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	4613      	mov	r3, r2
 8003d84:	011b      	lsls	r3, r3, #4
 8003d86:	1a9b      	subs	r3, r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	440b      	add	r3, r1
 8003d8c:	3330      	adds	r3, #48	; 0x30
 8003d8e:	6819      	ldr	r1, [r3, #0]
 8003d90:	78fb      	ldrb	r3, [r7, #3]
 8003d92:	015a      	lsls	r2, r3, #5
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	4413      	add	r3, r2
 8003d98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da2:	78fa      	ldrb	r2, [r7, #3]
 8003da4:	1ac9      	subs	r1, r1, r3
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	4613      	mov	r3, r2
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4403      	add	r3, r0
 8003db2:	3338      	adds	r3, #56	; 0x38
 8003db4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003db6:	78fa      	ldrb	r2, [r7, #3]
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	011b      	lsls	r3, r3, #4
 8003dbe:	1a9b      	subs	r3, r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	440b      	add	r3, r1
 8003dc4:	334d      	adds	r3, #77	; 0x4d
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003dca:	78fa      	ldrb	r2, [r7, #3]
 8003dcc:	6879      	ldr	r1, [r7, #4]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	011b      	lsls	r3, r3, #4
 8003dd2:	1a9b      	subs	r3, r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	440b      	add	r3, r1
 8003dd8:	3344      	adds	r3, #68	; 0x44
 8003dda:	2200      	movs	r2, #0
 8003ddc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003dde:	78fb      	ldrb	r3, [r7, #3]
 8003de0:	015a      	lsls	r2, r3, #5
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dea:	461a      	mov	r2, r3
 8003dec:	2301      	movs	r3, #1
 8003dee:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003df0:	78fa      	ldrb	r2, [r7, #3]
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	4613      	mov	r3, r2
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	1a9b      	subs	r3, r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	3326      	adds	r3, #38	; 0x26
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00a      	beq.n	8003e1c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e06:	78fa      	ldrb	r2, [r7, #3]
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	1a9b      	subs	r3, r3, r2
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	440b      	add	r3, r1
 8003e14:	3326      	adds	r3, #38	; 0x26
 8003e16:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d110      	bne.n	8003e3e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	78fa      	ldrb	r2, [r7, #3]
 8003e22:	4611      	mov	r1, r2
 8003e24:	4618      	mov	r0, r3
 8003e26:	f006 fe4e 	bl	800aac6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003e2a:	78fb      	ldrb	r3, [r7, #3]
 8003e2c:	015a      	lsls	r2, r3, #5
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	4413      	add	r3, r2
 8003e32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e36:	461a      	mov	r2, r3
 8003e38:	2310      	movs	r3, #16
 8003e3a:	6093      	str	r3, [r2, #8]
 8003e3c:	e03d      	b.n	8003eba <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	4613      	mov	r3, r2
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	1a9b      	subs	r3, r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	440b      	add	r3, r1
 8003e4c:	3326      	adds	r3, #38	; 0x26
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	2b03      	cmp	r3, #3
 8003e52:	d00a      	beq.n	8003e6a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003e54:	78fa      	ldrb	r2, [r7, #3]
 8003e56:	6879      	ldr	r1, [r7, #4]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	011b      	lsls	r3, r3, #4
 8003e5c:	1a9b      	subs	r3, r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	3326      	adds	r3, #38	; 0x26
 8003e64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d127      	bne.n	8003eba <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003e6a:	78fb      	ldrb	r3, [r7, #3]
 8003e6c:	015a      	lsls	r2, r3, #5
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	4413      	add	r3, r2
 8003e72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	78fa      	ldrb	r2, [r7, #3]
 8003e7a:	0151      	lsls	r1, r2, #5
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	440a      	add	r2, r1
 8003e80:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e84:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e88:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003e8a:	78fa      	ldrb	r2, [r7, #3]
 8003e8c:	6879      	ldr	r1, [r7, #4]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	011b      	lsls	r3, r3, #4
 8003e92:	1a9b      	subs	r3, r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	440b      	add	r3, r1
 8003e98:	334c      	adds	r3, #76	; 0x4c
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003e9e:	78fa      	ldrb	r2, [r7, #3]
 8003ea0:	6879      	ldr	r1, [r7, #4]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	011b      	lsls	r3, r3, #4
 8003ea6:	1a9b      	subs	r3, r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	440b      	add	r3, r1
 8003eac:	334c      	adds	r3, #76	; 0x4c
 8003eae:	781a      	ldrb	r2, [r3, #0]
 8003eb0:	78fb      	ldrb	r3, [r7, #3]
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f009 f96f 	bl	800d198 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	799b      	ldrb	r3, [r3, #6]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d13b      	bne.n	8003f3a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003ec2:	78fa      	ldrb	r2, [r7, #3]
 8003ec4:	6879      	ldr	r1, [r7, #4]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	011b      	lsls	r3, r3, #4
 8003eca:	1a9b      	subs	r3, r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	3338      	adds	r3, #56	; 0x38
 8003ed2:	6819      	ldr	r1, [r3, #0]
 8003ed4:	78fa      	ldrb	r2, [r7, #3]
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	1a9b      	subs	r3, r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	4403      	add	r3, r0
 8003ee2:	3328      	adds	r3, #40	; 0x28
 8003ee4:	881b      	ldrh	r3, [r3, #0]
 8003ee6:	440b      	add	r3, r1
 8003ee8:	1e59      	subs	r1, r3, #1
 8003eea:	78fa      	ldrb	r2, [r7, #3]
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	1a9b      	subs	r3, r3, r2
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	4403      	add	r3, r0
 8003ef8:	3328      	adds	r3, #40	; 0x28
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 8470 	beq.w	80047ea <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003f0a:	78fa      	ldrb	r2, [r7, #3]
 8003f0c:	6879      	ldr	r1, [r7, #4]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	011b      	lsls	r3, r3, #4
 8003f12:	1a9b      	subs	r3, r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	440b      	add	r3, r1
 8003f18:	333c      	adds	r3, #60	; 0x3c
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	78fa      	ldrb	r2, [r7, #3]
 8003f1e:	f083 0301 	eor.w	r3, r3, #1
 8003f22:	b2d8      	uxtb	r0, r3
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	4613      	mov	r3, r2
 8003f28:	011b      	lsls	r3, r3, #4
 8003f2a:	1a9b      	subs	r3, r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	440b      	add	r3, r1
 8003f30:	333c      	adds	r3, #60	; 0x3c
 8003f32:	4602      	mov	r2, r0
 8003f34:	701a      	strb	r2, [r3, #0]
 8003f36:	f000 bc58 	b.w	80047ea <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003f3a:	78fa      	ldrb	r2, [r7, #3]
 8003f3c:	6879      	ldr	r1, [r7, #4]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	011b      	lsls	r3, r3, #4
 8003f42:	1a9b      	subs	r3, r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	440b      	add	r3, r1
 8003f48:	333c      	adds	r3, #60	; 0x3c
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	78fa      	ldrb	r2, [r7, #3]
 8003f4e:	f083 0301 	eor.w	r3, r3, #1
 8003f52:	b2d8      	uxtb	r0, r3
 8003f54:	6879      	ldr	r1, [r7, #4]
 8003f56:	4613      	mov	r3, r2
 8003f58:	011b      	lsls	r3, r3, #4
 8003f5a:	1a9b      	subs	r3, r3, r2
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	440b      	add	r3, r1
 8003f60:	333c      	adds	r3, #60	; 0x3c
 8003f62:	4602      	mov	r2, r0
 8003f64:	701a      	strb	r2, [r3, #0]
 8003f66:	f000 bc40 	b.w	80047ea <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	78fa      	ldrb	r2, [r7, #3]
 8003f70:	4611      	mov	r1, r2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f006 f803 	bl	8009f7e <USB_ReadChInterrupts>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	f003 0320 	and.w	r3, r3, #32
 8003f7e:	2b20      	cmp	r3, #32
 8003f80:	d131      	bne.n	8003fe6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003f82:	78fb      	ldrb	r3, [r7, #3]
 8003f84:	015a      	lsls	r2, r3, #5
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	4413      	add	r3, r2
 8003f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f8e:	461a      	mov	r2, r3
 8003f90:	2320      	movs	r3, #32
 8003f92:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003f94:	78fa      	ldrb	r2, [r7, #3]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	1a9b      	subs	r3, r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	331a      	adds	r3, #26
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	f040 841f 	bne.w	80047ea <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003fac:	78fa      	ldrb	r2, [r7, #3]
 8003fae:	6879      	ldr	r1, [r7, #4]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	011b      	lsls	r3, r3, #4
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	331b      	adds	r3, #27
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003fc0:	78fa      	ldrb	r2, [r7, #3]
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	011b      	lsls	r3, r3, #4
 8003fc8:	1a9b      	subs	r3, r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	334d      	adds	r3, #77	; 0x4d
 8003fd0:	2203      	movs	r2, #3
 8003fd2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	78fa      	ldrb	r2, [r7, #3]
 8003fda:	4611      	mov	r1, r2
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f006 fd72 	bl	800aac6 <USB_HC_Halt>
 8003fe2:	f000 bc02 	b.w	80047ea <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	78fa      	ldrb	r2, [r7, #3]
 8003fec:	4611      	mov	r1, r2
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f005 ffc5 	bl	8009f7e <USB_ReadChInterrupts>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	f040 8305 	bne.w	800460a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004000:	78fb      	ldrb	r3, [r7, #3]
 8004002:	015a      	lsls	r2, r3, #5
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	4413      	add	r3, r2
 8004008:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800400c:	461a      	mov	r2, r3
 800400e:	2302      	movs	r3, #2
 8004010:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004012:	78fa      	ldrb	r2, [r7, #3]
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	011b      	lsls	r3, r3, #4
 800401a:	1a9b      	subs	r3, r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	440b      	add	r3, r1
 8004020:	334d      	adds	r3, #77	; 0x4d
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d114      	bne.n	8004052 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004028:	78fa      	ldrb	r2, [r7, #3]
 800402a:	6879      	ldr	r1, [r7, #4]
 800402c:	4613      	mov	r3, r2
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	1a9b      	subs	r3, r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	440b      	add	r3, r1
 8004036:	334d      	adds	r3, #77	; 0x4d
 8004038:	2202      	movs	r2, #2
 800403a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800403c:	78fa      	ldrb	r2, [r7, #3]
 800403e:	6879      	ldr	r1, [r7, #4]
 8004040:	4613      	mov	r3, r2
 8004042:	011b      	lsls	r3, r3, #4
 8004044:	1a9b      	subs	r3, r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	440b      	add	r3, r1
 800404a:	334c      	adds	r3, #76	; 0x4c
 800404c:	2201      	movs	r2, #1
 800404e:	701a      	strb	r2, [r3, #0]
 8004050:	e2cc      	b.n	80045ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004052:	78fa      	ldrb	r2, [r7, #3]
 8004054:	6879      	ldr	r1, [r7, #4]
 8004056:	4613      	mov	r3, r2
 8004058:	011b      	lsls	r3, r3, #4
 800405a:	1a9b      	subs	r3, r3, r2
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	440b      	add	r3, r1
 8004060:	334d      	adds	r3, #77	; 0x4d
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	2b06      	cmp	r3, #6
 8004066:	d114      	bne.n	8004092 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004068:	78fa      	ldrb	r2, [r7, #3]
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	4613      	mov	r3, r2
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	1a9b      	subs	r3, r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	440b      	add	r3, r1
 8004076:	334d      	adds	r3, #77	; 0x4d
 8004078:	2202      	movs	r2, #2
 800407a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800407c:	78fa      	ldrb	r2, [r7, #3]
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	4613      	mov	r3, r2
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	1a9b      	subs	r3, r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	334c      	adds	r3, #76	; 0x4c
 800408c:	2205      	movs	r2, #5
 800408e:	701a      	strb	r2, [r3, #0]
 8004090:	e2ac      	b.n	80045ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004092:	78fa      	ldrb	r2, [r7, #3]
 8004094:	6879      	ldr	r1, [r7, #4]
 8004096:	4613      	mov	r3, r2
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	1a9b      	subs	r3, r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	334d      	adds	r3, #77	; 0x4d
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	2b07      	cmp	r3, #7
 80040a6:	d00b      	beq.n	80040c0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80040a8:	78fa      	ldrb	r2, [r7, #3]
 80040aa:	6879      	ldr	r1, [r7, #4]
 80040ac:	4613      	mov	r3, r2
 80040ae:	011b      	lsls	r3, r3, #4
 80040b0:	1a9b      	subs	r3, r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	440b      	add	r3, r1
 80040b6:	334d      	adds	r3, #77	; 0x4d
 80040b8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80040ba:	2b09      	cmp	r3, #9
 80040bc:	f040 80a6 	bne.w	800420c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040c0:	78fa      	ldrb	r2, [r7, #3]
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	4613      	mov	r3, r2
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	1a9b      	subs	r3, r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	440b      	add	r3, r1
 80040ce:	334d      	adds	r3, #77	; 0x4d
 80040d0:	2202      	movs	r2, #2
 80040d2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80040d4:	78fa      	ldrb	r2, [r7, #3]
 80040d6:	6879      	ldr	r1, [r7, #4]
 80040d8:	4613      	mov	r3, r2
 80040da:	011b      	lsls	r3, r3, #4
 80040dc:	1a9b      	subs	r3, r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	440b      	add	r3, r1
 80040e2:	3344      	adds	r3, #68	; 0x44
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	1c59      	adds	r1, r3, #1
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	1a9b      	subs	r3, r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4403      	add	r3, r0
 80040f4:	3344      	adds	r3, #68	; 0x44
 80040f6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80040f8:	78fa      	ldrb	r2, [r7, #3]
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4613      	mov	r3, r2
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	1a9b      	subs	r3, r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	440b      	add	r3, r1
 8004106:	3344      	adds	r3, #68	; 0x44
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2b02      	cmp	r3, #2
 800410c:	d943      	bls.n	8004196 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800410e:	78fa      	ldrb	r2, [r7, #3]
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	3344      	adds	r3, #68	; 0x44
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004122:	78fa      	ldrb	r2, [r7, #3]
 8004124:	6879      	ldr	r1, [r7, #4]
 8004126:	4613      	mov	r3, r2
 8004128:	011b      	lsls	r3, r3, #4
 800412a:	1a9b      	subs	r3, r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	440b      	add	r3, r1
 8004130:	331a      	adds	r3, #26
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d123      	bne.n	8004180 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	4613      	mov	r3, r2
 800413e:	011b      	lsls	r3, r3, #4
 8004140:	1a9b      	subs	r3, r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	331b      	adds	r3, #27
 8004148:	2200      	movs	r2, #0
 800414a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800414c:	78fa      	ldrb	r2, [r7, #3]
 800414e:	6879      	ldr	r1, [r7, #4]
 8004150:	4613      	mov	r3, r2
 8004152:	011b      	lsls	r3, r3, #4
 8004154:	1a9b      	subs	r3, r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	440b      	add	r3, r1
 800415a:	331c      	adds	r3, #28
 800415c:	2200      	movs	r2, #0
 800415e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004160:	78fb      	ldrb	r3, [r7, #3]
 8004162:	015a      	lsls	r2, r3, #5
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	4413      	add	r3, r2
 8004168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	78fa      	ldrb	r2, [r7, #3]
 8004170:	0151      	lsls	r1, r2, #5
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	440a      	add	r2, r1
 8004176:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800417a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800417e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004180:	78fa      	ldrb	r2, [r7, #3]
 8004182:	6879      	ldr	r1, [r7, #4]
 8004184:	4613      	mov	r3, r2
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	1a9b      	subs	r3, r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	334c      	adds	r3, #76	; 0x4c
 8004190:	2204      	movs	r2, #4
 8004192:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004194:	e229      	b.n	80045ea <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004196:	78fa      	ldrb	r2, [r7, #3]
 8004198:	6879      	ldr	r1, [r7, #4]
 800419a:	4613      	mov	r3, r2
 800419c:	011b      	lsls	r3, r3, #4
 800419e:	1a9b      	subs	r3, r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	440b      	add	r3, r1
 80041a4:	334c      	adds	r3, #76	; 0x4c
 80041a6:	2202      	movs	r2, #2
 80041a8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041aa:	78fa      	ldrb	r2, [r7, #3]
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	4613      	mov	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	1a9b      	subs	r3, r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	440b      	add	r3, r1
 80041b8:	3326      	adds	r3, #38	; 0x26
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00b      	beq.n	80041d8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80041c0:	78fa      	ldrb	r2, [r7, #3]
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	4613      	mov	r3, r2
 80041c6:	011b      	lsls	r3, r3, #4
 80041c8:	1a9b      	subs	r3, r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	3326      	adds	r3, #38	; 0x26
 80041d0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	f040 8209 	bne.w	80045ea <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80041d8:	78fb      	ldrb	r3, [r7, #3]
 80041da:	015a      	lsls	r2, r3, #5
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	4413      	add	r3, r2
 80041e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80041ee:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80041f6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80041f8:	78fb      	ldrb	r3, [r7, #3]
 80041fa:	015a      	lsls	r2, r3, #5
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	4413      	add	r3, r2
 8004200:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004204:	461a      	mov	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800420a:	e1ee      	b.n	80045ea <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800420c:	78fa      	ldrb	r2, [r7, #3]
 800420e:	6879      	ldr	r1, [r7, #4]
 8004210:	4613      	mov	r3, r2
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	1a9b      	subs	r3, r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	440b      	add	r3, r1
 800421a:	334d      	adds	r3, #77	; 0x4d
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	2b05      	cmp	r3, #5
 8004220:	f040 80c8 	bne.w	80043b4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004224:	78fa      	ldrb	r2, [r7, #3]
 8004226:	6879      	ldr	r1, [r7, #4]
 8004228:	4613      	mov	r3, r2
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	1a9b      	subs	r3, r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	440b      	add	r3, r1
 8004232:	334d      	adds	r3, #77	; 0x4d
 8004234:	2202      	movs	r2, #2
 8004236:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004238:	78fa      	ldrb	r2, [r7, #3]
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	4613      	mov	r3, r2
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	1a9b      	subs	r3, r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	331b      	adds	r3, #27
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	2b01      	cmp	r3, #1
 800424c:	f040 81ce 	bne.w	80045ec <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004250:	78fa      	ldrb	r2, [r7, #3]
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	4613      	mov	r3, r2
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	1a9b      	subs	r3, r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	440b      	add	r3, r1
 800425e:	3326      	adds	r3, #38	; 0x26
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b03      	cmp	r3, #3
 8004264:	d16b      	bne.n	800433e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004266:	78fa      	ldrb	r2, [r7, #3]
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	4613      	mov	r3, r2
 800426c:	011b      	lsls	r3, r3, #4
 800426e:	1a9b      	subs	r3, r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	440b      	add	r3, r1
 8004274:	3348      	adds	r3, #72	; 0x48
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	1c59      	adds	r1, r3, #1
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	4613      	mov	r3, r2
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	1a9b      	subs	r3, r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	4403      	add	r3, r0
 8004286:	3348      	adds	r3, #72	; 0x48
 8004288:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800428a:	78fa      	ldrb	r2, [r7, #3]
 800428c:	6879      	ldr	r1, [r7, #4]
 800428e:	4613      	mov	r3, r2
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	1a9b      	subs	r3, r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	440b      	add	r3, r1
 8004298:	3348      	adds	r3, #72	; 0x48
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b02      	cmp	r3, #2
 800429e:	d943      	bls.n	8004328 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80042a0:	78fa      	ldrb	r2, [r7, #3]
 80042a2:	6879      	ldr	r1, [r7, #4]
 80042a4:	4613      	mov	r3, r2
 80042a6:	011b      	lsls	r3, r3, #4
 80042a8:	1a9b      	subs	r3, r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	3348      	adds	r3, #72	; 0x48
 80042b0:	2200      	movs	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80042b4:	78fa      	ldrb	r2, [r7, #3]
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	4613      	mov	r3, r2
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	1a9b      	subs	r3, r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	440b      	add	r3, r1
 80042c2:	331b      	adds	r3, #27
 80042c4:	2200      	movs	r2, #0
 80042c6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80042c8:	78fa      	ldrb	r2, [r7, #3]
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	4613      	mov	r3, r2
 80042ce:	011b      	lsls	r3, r3, #4
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	3344      	adds	r3, #68	; 0x44
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d809      	bhi.n	80042f2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80042de:	78fa      	ldrb	r2, [r7, #3]
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	440b      	add	r3, r1
 80042ec:	331c      	adds	r3, #28
 80042ee:	2201      	movs	r2, #1
 80042f0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80042f2:	78fb      	ldrb	r3, [r7, #3]
 80042f4:	015a      	lsls	r2, r3, #5
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	4413      	add	r3, r2
 80042fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	78fa      	ldrb	r2, [r7, #3]
 8004302:	0151      	lsls	r1, r2, #5
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	440a      	add	r2, r1
 8004308:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800430c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004310:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004312:	78fa      	ldrb	r2, [r7, #3]
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	4613      	mov	r3, r2
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	1a9b      	subs	r3, r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	440b      	add	r3, r1
 8004320:	334c      	adds	r3, #76	; 0x4c
 8004322:	2204      	movs	r2, #4
 8004324:	701a      	strb	r2, [r3, #0]
 8004326:	e014      	b.n	8004352 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004328:	78fa      	ldrb	r2, [r7, #3]
 800432a:	6879      	ldr	r1, [r7, #4]
 800432c:	4613      	mov	r3, r2
 800432e:	011b      	lsls	r3, r3, #4
 8004330:	1a9b      	subs	r3, r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	440b      	add	r3, r1
 8004336:	334c      	adds	r3, #76	; 0x4c
 8004338:	2202      	movs	r2, #2
 800433a:	701a      	strb	r2, [r3, #0]
 800433c:	e009      	b.n	8004352 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800433e:	78fa      	ldrb	r2, [r7, #3]
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	4613      	mov	r3, r2
 8004344:	011b      	lsls	r3, r3, #4
 8004346:	1a9b      	subs	r3, r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	440b      	add	r3, r1
 800434c:	334c      	adds	r3, #76	; 0x4c
 800434e:	2202      	movs	r2, #2
 8004350:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004352:	78fa      	ldrb	r2, [r7, #3]
 8004354:	6879      	ldr	r1, [r7, #4]
 8004356:	4613      	mov	r3, r2
 8004358:	011b      	lsls	r3, r3, #4
 800435a:	1a9b      	subs	r3, r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	440b      	add	r3, r1
 8004360:	3326      	adds	r3, #38	; 0x26
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00b      	beq.n	8004380 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004368:	78fa      	ldrb	r2, [r7, #3]
 800436a:	6879      	ldr	r1, [r7, #4]
 800436c:	4613      	mov	r3, r2
 800436e:	011b      	lsls	r3, r3, #4
 8004370:	1a9b      	subs	r3, r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	3326      	adds	r3, #38	; 0x26
 8004378:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800437a:	2b02      	cmp	r3, #2
 800437c:	f040 8136 	bne.w	80045ec <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004380:	78fb      	ldrb	r3, [r7, #3]
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	4413      	add	r3, r2
 8004388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004396:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800439e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80043a0:	78fb      	ldrb	r3, [r7, #3]
 80043a2:	015a      	lsls	r2, r3, #5
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	4413      	add	r3, r2
 80043a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ac:	461a      	mov	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6013      	str	r3, [r2, #0]
 80043b2:	e11b      	b.n	80045ec <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80043b4:	78fa      	ldrb	r2, [r7, #3]
 80043b6:	6879      	ldr	r1, [r7, #4]
 80043b8:	4613      	mov	r3, r2
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	1a9b      	subs	r3, r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	334d      	adds	r3, #77	; 0x4d
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	2b03      	cmp	r3, #3
 80043c8:	f040 8081 	bne.w	80044ce <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043cc:	78fa      	ldrb	r2, [r7, #3]
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	4613      	mov	r3, r2
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	334d      	adds	r3, #77	; 0x4d
 80043dc:	2202      	movs	r2, #2
 80043de:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	331b      	adds	r3, #27
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	f040 80fa 	bne.w	80045ec <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043f8:	78fa      	ldrb	r2, [r7, #3]
 80043fa:	6879      	ldr	r1, [r7, #4]
 80043fc:	4613      	mov	r3, r2
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	334c      	adds	r3, #76	; 0x4c
 8004408:	2202      	movs	r2, #2
 800440a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800440c:	78fb      	ldrb	r3, [r7, #3]
 800440e:	015a      	lsls	r2, r3, #5
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	4413      	add	r3, r2
 8004414:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	78fa      	ldrb	r2, [r7, #3]
 800441c:	0151      	lsls	r1, r2, #5
 800441e:	693a      	ldr	r2, [r7, #16]
 8004420:	440a      	add	r2, r1
 8004422:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004426:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800442a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800442c:	78fb      	ldrb	r3, [r7, #3]
 800442e:	015a      	lsls	r2, r3, #5
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	4413      	add	r3, r2
 8004434:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	78fa      	ldrb	r2, [r7, #3]
 800443c:	0151      	lsls	r1, r2, #5
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	440a      	add	r2, r1
 8004442:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800444a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800444c:	78fb      	ldrb	r3, [r7, #3]
 800444e:	015a      	lsls	r2, r3, #5
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	4413      	add	r3, r2
 8004454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	78fa      	ldrb	r2, [r7, #3]
 800445c:	0151      	lsls	r1, r2, #5
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	440a      	add	r2, r1
 8004462:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004466:	f023 0320 	bic.w	r3, r3, #32
 800446a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800446c:	78fa      	ldrb	r2, [r7, #3]
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	4613      	mov	r3, r2
 8004472:	011b      	lsls	r3, r3, #4
 8004474:	1a9b      	subs	r3, r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	440b      	add	r3, r1
 800447a:	3326      	adds	r3, #38	; 0x26
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00b      	beq.n	800449a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004482:	78fa      	ldrb	r2, [r7, #3]
 8004484:	6879      	ldr	r1, [r7, #4]
 8004486:	4613      	mov	r3, r2
 8004488:	011b      	lsls	r3, r3, #4
 800448a:	1a9b      	subs	r3, r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	440b      	add	r3, r1
 8004490:	3326      	adds	r3, #38	; 0x26
 8004492:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004494:	2b02      	cmp	r3, #2
 8004496:	f040 80a9 	bne.w	80045ec <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800449a:	78fb      	ldrb	r3, [r7, #3]
 800449c:	015a      	lsls	r2, r3, #5
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	4413      	add	r3, r2
 80044a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80044b0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80044b8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80044ba:	78fb      	ldrb	r3, [r7, #3]
 80044bc:	015a      	lsls	r2, r3, #5
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	4413      	add	r3, r2
 80044c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044c6:	461a      	mov	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6013      	str	r3, [r2, #0]
 80044cc:	e08e      	b.n	80045ec <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80044ce:	78fa      	ldrb	r2, [r7, #3]
 80044d0:	6879      	ldr	r1, [r7, #4]
 80044d2:	4613      	mov	r3, r2
 80044d4:	011b      	lsls	r3, r3, #4
 80044d6:	1a9b      	subs	r3, r3, r2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	440b      	add	r3, r1
 80044dc:	334d      	adds	r3, #77	; 0x4d
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	2b04      	cmp	r3, #4
 80044e2:	d143      	bne.n	800456c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	4613      	mov	r3, r2
 80044ea:	011b      	lsls	r3, r3, #4
 80044ec:	1a9b      	subs	r3, r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	440b      	add	r3, r1
 80044f2:	334d      	adds	r3, #77	; 0x4d
 80044f4:	2202      	movs	r2, #2
 80044f6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80044f8:	78fa      	ldrb	r2, [r7, #3]
 80044fa:	6879      	ldr	r1, [r7, #4]
 80044fc:	4613      	mov	r3, r2
 80044fe:	011b      	lsls	r3, r3, #4
 8004500:	1a9b      	subs	r3, r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	440b      	add	r3, r1
 8004506:	334c      	adds	r3, #76	; 0x4c
 8004508:	2202      	movs	r2, #2
 800450a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800450c:	78fa      	ldrb	r2, [r7, #3]
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	4613      	mov	r3, r2
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	1a9b      	subs	r3, r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	440b      	add	r3, r1
 800451a:	3326      	adds	r3, #38	; 0x26
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00a      	beq.n	8004538 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004522:	78fa      	ldrb	r2, [r7, #3]
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	4613      	mov	r3, r2
 8004528:	011b      	lsls	r3, r3, #4
 800452a:	1a9b      	subs	r3, r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	3326      	adds	r3, #38	; 0x26
 8004532:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004534:	2b02      	cmp	r3, #2
 8004536:	d159      	bne.n	80045ec <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004538:	78fb      	ldrb	r3, [r7, #3]
 800453a:	015a      	lsls	r2, r3, #5
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	4413      	add	r3, r2
 8004540:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800454e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004556:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004558:	78fb      	ldrb	r3, [r7, #3]
 800455a:	015a      	lsls	r2, r3, #5
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	4413      	add	r3, r2
 8004560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004564:	461a      	mov	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6013      	str	r3, [r2, #0]
 800456a:	e03f      	b.n	80045ec <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800456c:	78fa      	ldrb	r2, [r7, #3]
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	4613      	mov	r3, r2
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	1a9b      	subs	r3, r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	334d      	adds	r3, #77	; 0x4d
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b08      	cmp	r3, #8
 8004580:	d126      	bne.n	80045d0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004582:	78fa      	ldrb	r2, [r7, #3]
 8004584:	6879      	ldr	r1, [r7, #4]
 8004586:	4613      	mov	r3, r2
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	1a9b      	subs	r3, r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	334d      	adds	r3, #77	; 0x4d
 8004592:	2202      	movs	r2, #2
 8004594:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004596:	78fa      	ldrb	r2, [r7, #3]
 8004598:	6879      	ldr	r1, [r7, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	1a9b      	subs	r3, r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	3344      	adds	r3, #68	; 0x44
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	1c59      	adds	r1, r3, #1
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	4613      	mov	r3, r2
 80045ae:	011b      	lsls	r3, r3, #4
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4403      	add	r3, r0
 80045b6:	3344      	adds	r3, #68	; 0x44
 80045b8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80045ba:	78fa      	ldrb	r2, [r7, #3]
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	011b      	lsls	r3, r3, #4
 80045c2:	1a9b      	subs	r3, r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	440b      	add	r3, r1
 80045c8:	334c      	adds	r3, #76	; 0x4c
 80045ca:	2204      	movs	r2, #4
 80045cc:	701a      	strb	r2, [r3, #0]
 80045ce:	e00d      	b.n	80045ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80045d0:	78fa      	ldrb	r2, [r7, #3]
 80045d2:	6879      	ldr	r1, [r7, #4]
 80045d4:	4613      	mov	r3, r2
 80045d6:	011b      	lsls	r3, r3, #4
 80045d8:	1a9b      	subs	r3, r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	440b      	add	r3, r1
 80045de:	334d      	adds	r3, #77	; 0x4d
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	f000 8100 	beq.w	80047e8 <HCD_HC_IN_IRQHandler+0xcca>
 80045e8:	e000      	b.n	80045ec <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045ea:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80045ec:	78fa      	ldrb	r2, [r7, #3]
 80045ee:	6879      	ldr	r1, [r7, #4]
 80045f0:	4613      	mov	r3, r2
 80045f2:	011b      	lsls	r3, r3, #4
 80045f4:	1a9b      	subs	r3, r3, r2
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	440b      	add	r3, r1
 80045fa:	334c      	adds	r3, #76	; 0x4c
 80045fc:	781a      	ldrb	r2, [r3, #0]
 80045fe:	78fb      	ldrb	r3, [r7, #3]
 8004600:	4619      	mov	r1, r3
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f008 fdc8 	bl	800d198 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004608:	e0ef      	b.n	80047ea <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	78fa      	ldrb	r2, [r7, #3]
 8004610:	4611      	mov	r1, r2
 8004612:	4618      	mov	r0, r3
 8004614:	f005 fcb3 	bl	8009f7e <USB_ReadChInterrupts>
 8004618:	4603      	mov	r3, r0
 800461a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800461e:	2b40      	cmp	r3, #64	; 0x40
 8004620:	d12f      	bne.n	8004682 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004622:	78fb      	ldrb	r3, [r7, #3]
 8004624:	015a      	lsls	r2, r3, #5
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	4413      	add	r3, r2
 800462a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800462e:	461a      	mov	r2, r3
 8004630:	2340      	movs	r3, #64	; 0x40
 8004632:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004634:	78fa      	ldrb	r2, [r7, #3]
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	334d      	adds	r3, #77	; 0x4d
 8004644:	2205      	movs	r2, #5
 8004646:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004648:	78fa      	ldrb	r2, [r7, #3]
 800464a:	6879      	ldr	r1, [r7, #4]
 800464c:	4613      	mov	r3, r2
 800464e:	011b      	lsls	r3, r3, #4
 8004650:	1a9b      	subs	r3, r3, r2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	440b      	add	r3, r1
 8004656:	331a      	adds	r3, #26
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d109      	bne.n	8004672 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800465e:	78fa      	ldrb	r2, [r7, #3]
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4613      	mov	r3, r2
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	440b      	add	r3, r1
 800466c:	3344      	adds	r3, #68	; 0x44
 800466e:	2200      	movs	r2, #0
 8004670:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	78fa      	ldrb	r2, [r7, #3]
 8004678:	4611      	mov	r1, r2
 800467a:	4618      	mov	r0, r3
 800467c:	f006 fa23 	bl	800aac6 <USB_HC_Halt>
 8004680:	e0b3      	b.n	80047ea <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	78fa      	ldrb	r2, [r7, #3]
 8004688:	4611      	mov	r1, r2
 800468a:	4618      	mov	r0, r3
 800468c:	f005 fc77 	bl	8009f7e <USB_ReadChInterrupts>
 8004690:	4603      	mov	r3, r0
 8004692:	f003 0310 	and.w	r3, r3, #16
 8004696:	2b10      	cmp	r3, #16
 8004698:	f040 80a7 	bne.w	80047ea <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800469c:	78fa      	ldrb	r2, [r7, #3]
 800469e:	6879      	ldr	r1, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	3326      	adds	r3, #38	; 0x26
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d11b      	bne.n	80046ea <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80046b2:	78fa      	ldrb	r2, [r7, #3]
 80046b4:	6879      	ldr	r1, [r7, #4]
 80046b6:	4613      	mov	r3, r2
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	1a9b      	subs	r3, r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	440b      	add	r3, r1
 80046c0:	3344      	adds	r3, #68	; 0x44
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	6879      	ldr	r1, [r7, #4]
 80046ca:	4613      	mov	r3, r2
 80046cc:	011b      	lsls	r3, r3, #4
 80046ce:	1a9b      	subs	r3, r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	440b      	add	r3, r1
 80046d4:	334d      	adds	r3, #77	; 0x4d
 80046d6:	2204      	movs	r2, #4
 80046d8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	78fa      	ldrb	r2, [r7, #3]
 80046e0:	4611      	mov	r1, r2
 80046e2:	4618      	mov	r0, r3
 80046e4:	f006 f9ef 	bl	800aac6 <USB_HC_Halt>
 80046e8:	e03f      	b.n	800476a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80046ea:	78fa      	ldrb	r2, [r7, #3]
 80046ec:	6879      	ldr	r1, [r7, #4]
 80046ee:	4613      	mov	r3, r2
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	1a9b      	subs	r3, r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	440b      	add	r3, r1
 80046f8:	3326      	adds	r3, #38	; 0x26
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00a      	beq.n	8004716 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004700:	78fa      	ldrb	r2, [r7, #3]
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	4613      	mov	r3, r2
 8004706:	011b      	lsls	r3, r3, #4
 8004708:	1a9b      	subs	r3, r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	440b      	add	r3, r1
 800470e:	3326      	adds	r3, #38	; 0x26
 8004710:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004712:	2b02      	cmp	r3, #2
 8004714:	d129      	bne.n	800476a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004716:	78fa      	ldrb	r2, [r7, #3]
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	4613      	mov	r3, r2
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	3344      	adds	r3, #68	; 0x44
 8004726:	2200      	movs	r2, #0
 8004728:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	799b      	ldrb	r3, [r3, #6]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00a      	beq.n	8004748 <HCD_HC_IN_IRQHandler+0xc2a>
 8004732:	78fa      	ldrb	r2, [r7, #3]
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	4613      	mov	r3, r2
 8004738:	011b      	lsls	r3, r3, #4
 800473a:	1a9b      	subs	r3, r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	440b      	add	r3, r1
 8004740:	331b      	adds	r3, #27
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d110      	bne.n	800476a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004748:	78fa      	ldrb	r2, [r7, #3]
 800474a:	6879      	ldr	r1, [r7, #4]
 800474c:	4613      	mov	r3, r2
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	1a9b      	subs	r3, r3, r2
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	334d      	adds	r3, #77	; 0x4d
 8004758:	2204      	movs	r2, #4
 800475a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	78fa      	ldrb	r2, [r7, #3]
 8004762:	4611      	mov	r1, r2
 8004764:	4618      	mov	r0, r3
 8004766:	f006 f9ae 	bl	800aac6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800476a:	78fa      	ldrb	r2, [r7, #3]
 800476c:	6879      	ldr	r1, [r7, #4]
 800476e:	4613      	mov	r3, r2
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	1a9b      	subs	r3, r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	440b      	add	r3, r1
 8004778:	331b      	adds	r3, #27
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d129      	bne.n	80047d4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004780:	78fa      	ldrb	r2, [r7, #3]
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	4613      	mov	r3, r2
 8004786:	011b      	lsls	r3, r3, #4
 8004788:	1a9b      	subs	r3, r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	440b      	add	r3, r1
 800478e:	331b      	adds	r3, #27
 8004790:	2200      	movs	r2, #0
 8004792:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004794:	78fb      	ldrb	r3, [r7, #3]
 8004796:	015a      	lsls	r2, r3, #5
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	4413      	add	r3, r2
 800479c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	78fa      	ldrb	r2, [r7, #3]
 80047a4:	0151      	lsls	r1, r2, #5
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	440a      	add	r2, r1
 80047aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80047ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047b2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80047b4:	78fb      	ldrb	r3, [r7, #3]
 80047b6:	015a      	lsls	r2, r3, #5
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	4413      	add	r3, r2
 80047bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	78fa      	ldrb	r2, [r7, #3]
 80047c4:	0151      	lsls	r1, r2, #5
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	440a      	add	r2, r1
 80047ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80047ce:	f043 0320 	orr.w	r3, r3, #32
 80047d2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80047d4:	78fb      	ldrb	r3, [r7, #3]
 80047d6:	015a      	lsls	r2, r3, #5
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	4413      	add	r3, r2
 80047dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047e0:	461a      	mov	r2, r3
 80047e2:	2310      	movs	r3, #16
 80047e4:	6093      	str	r3, [r2, #8]
 80047e6:	e000      	b.n	80047ea <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80047e8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	78fa      	ldrb	r2, [r7, #3]
 800480c:	4611      	mov	r1, r2
 800480e:	4618      	mov	r0, r3
 8004810:	f005 fbb5 	bl	8009f7e <USB_ReadChInterrupts>
 8004814:	4603      	mov	r3, r0
 8004816:	f003 0304 	and.w	r3, r3, #4
 800481a:	2b04      	cmp	r3, #4
 800481c:	d11b      	bne.n	8004856 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800481e:	78fb      	ldrb	r3, [r7, #3]
 8004820:	015a      	lsls	r2, r3, #5
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	4413      	add	r3, r2
 8004826:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800482a:	461a      	mov	r2, r3
 800482c:	2304      	movs	r3, #4
 800482e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004830:	78fa      	ldrb	r2, [r7, #3]
 8004832:	6879      	ldr	r1, [r7, #4]
 8004834:	4613      	mov	r3, r2
 8004836:	011b      	lsls	r3, r3, #4
 8004838:	1a9b      	subs	r3, r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	440b      	add	r3, r1
 800483e:	334d      	adds	r3, #77	; 0x4d
 8004840:	2207      	movs	r2, #7
 8004842:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	78fa      	ldrb	r2, [r7, #3]
 800484a:	4611      	mov	r1, r2
 800484c:	4618      	mov	r0, r3
 800484e:	f006 f93a 	bl	800aac6 <USB_HC_Halt>
 8004852:	f000 bc6f 	b.w	8005134 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	78fa      	ldrb	r2, [r7, #3]
 800485c:	4611      	mov	r1, r2
 800485e:	4618      	mov	r0, r3
 8004860:	f005 fb8d 	bl	8009f7e <USB_ReadChInterrupts>
 8004864:	4603      	mov	r3, r0
 8004866:	f003 0320 	and.w	r3, r3, #32
 800486a:	2b20      	cmp	r3, #32
 800486c:	f040 8082 	bne.w	8004974 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004870:	78fb      	ldrb	r3, [r7, #3]
 8004872:	015a      	lsls	r2, r3, #5
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	4413      	add	r3, r2
 8004878:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800487c:	461a      	mov	r2, r3
 800487e:	2320      	movs	r3, #32
 8004880:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004882:	78fa      	ldrb	r2, [r7, #3]
 8004884:	6879      	ldr	r1, [r7, #4]
 8004886:	4613      	mov	r3, r2
 8004888:	011b      	lsls	r3, r3, #4
 800488a:	1a9b      	subs	r3, r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	440b      	add	r3, r1
 8004890:	3319      	adds	r3, #25
 8004892:	781b      	ldrb	r3, [r3, #0]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d124      	bne.n	80048e2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004898:	78fa      	ldrb	r2, [r7, #3]
 800489a:	6879      	ldr	r1, [r7, #4]
 800489c:	4613      	mov	r3, r2
 800489e:	011b      	lsls	r3, r3, #4
 80048a0:	1a9b      	subs	r3, r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	440b      	add	r3, r1
 80048a6:	3319      	adds	r3, #25
 80048a8:	2200      	movs	r2, #0
 80048aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80048ac:	78fa      	ldrb	r2, [r7, #3]
 80048ae:	6879      	ldr	r1, [r7, #4]
 80048b0:	4613      	mov	r3, r2
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	1a9b      	subs	r3, r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	440b      	add	r3, r1
 80048ba:	334c      	adds	r3, #76	; 0x4c
 80048bc:	2202      	movs	r2, #2
 80048be:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80048c0:	78fa      	ldrb	r2, [r7, #3]
 80048c2:	6879      	ldr	r1, [r7, #4]
 80048c4:	4613      	mov	r3, r2
 80048c6:	011b      	lsls	r3, r3, #4
 80048c8:	1a9b      	subs	r3, r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	440b      	add	r3, r1
 80048ce:	334d      	adds	r3, #77	; 0x4d
 80048d0:	2203      	movs	r2, #3
 80048d2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	78fa      	ldrb	r2, [r7, #3]
 80048da:	4611      	mov	r1, r2
 80048dc:	4618      	mov	r0, r3
 80048de:	f006 f8f2 	bl	800aac6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	331a      	adds	r3, #26
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	f040 841d 	bne.w	8005134 <HCD_HC_OUT_IRQHandler+0x944>
 80048fa:	78fa      	ldrb	r2, [r7, #3]
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	4613      	mov	r3, r2
 8004900:	011b      	lsls	r3, r3, #4
 8004902:	1a9b      	subs	r3, r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	440b      	add	r3, r1
 8004908:	331b      	adds	r3, #27
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	f040 8411 	bne.w	8005134 <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004912:	78fa      	ldrb	r2, [r7, #3]
 8004914:	6879      	ldr	r1, [r7, #4]
 8004916:	4613      	mov	r3, r2
 8004918:	011b      	lsls	r3, r3, #4
 800491a:	1a9b      	subs	r3, r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	440b      	add	r3, r1
 8004920:	3326      	adds	r3, #38	; 0x26
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d009      	beq.n	800493c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004928:	78fa      	ldrb	r2, [r7, #3]
 800492a:	6879      	ldr	r1, [r7, #4]
 800492c:	4613      	mov	r3, r2
 800492e:	011b      	lsls	r3, r3, #4
 8004930:	1a9b      	subs	r3, r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	440b      	add	r3, r1
 8004936:	331b      	adds	r3, #27
 8004938:	2201      	movs	r2, #1
 800493a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800493c:	78fa      	ldrb	r2, [r7, #3]
 800493e:	6879      	ldr	r1, [r7, #4]
 8004940:	4613      	mov	r3, r2
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	1a9b      	subs	r3, r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	440b      	add	r3, r1
 800494a:	334d      	adds	r3, #77	; 0x4d
 800494c:	2203      	movs	r2, #3
 800494e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	78fa      	ldrb	r2, [r7, #3]
 8004956:	4611      	mov	r1, r2
 8004958:	4618      	mov	r0, r3
 800495a:	f006 f8b4 	bl	800aac6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800495e:	78fa      	ldrb	r2, [r7, #3]
 8004960:	6879      	ldr	r1, [r7, #4]
 8004962:	4613      	mov	r3, r2
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	1a9b      	subs	r3, r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	440b      	add	r3, r1
 800496c:	3344      	adds	r3, #68	; 0x44
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	e3df      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	78fa      	ldrb	r2, [r7, #3]
 800497a:	4611      	mov	r1, r2
 800497c:	4618      	mov	r0, r3
 800497e:	f005 fafe 	bl	8009f7e <USB_ReadChInterrupts>
 8004982:	4603      	mov	r3, r0
 8004984:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004988:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800498c:	d111      	bne.n	80049b2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800498e:	78fb      	ldrb	r3, [r7, #3]
 8004990:	015a      	lsls	r2, r3, #5
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	4413      	add	r3, r2
 8004996:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800499a:	461a      	mov	r2, r3
 800499c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049a0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	78fa      	ldrb	r2, [r7, #3]
 80049a8:	4611      	mov	r1, r2
 80049aa:	4618      	mov	r0, r3
 80049ac:	f006 f88b 	bl	800aac6 <USB_HC_Halt>
 80049b0:	e3c0      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	78fa      	ldrb	r2, [r7, #3]
 80049b8:	4611      	mov	r1, r2
 80049ba:	4618      	mov	r0, r3
 80049bc:	f005 fadf 	bl	8009f7e <USB_ReadChInterrupts>
 80049c0:	4603      	mov	r3, r0
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d168      	bne.n	8004a9c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80049ca:	78fa      	ldrb	r2, [r7, #3]
 80049cc:	6879      	ldr	r1, [r7, #4]
 80049ce:	4613      	mov	r3, r2
 80049d0:	011b      	lsls	r3, r3, #4
 80049d2:	1a9b      	subs	r3, r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	440b      	add	r3, r1
 80049d8:	3344      	adds	r3, #68	; 0x44
 80049da:	2200      	movs	r2, #0
 80049dc:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	78fa      	ldrb	r2, [r7, #3]
 80049e4:	4611      	mov	r1, r2
 80049e6:	4618      	mov	r0, r3
 80049e8:	f005 fac9 	bl	8009f7e <USB_ReadChInterrupts>
 80049ec:	4603      	mov	r3, r0
 80049ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049f2:	2b40      	cmp	r3, #64	; 0x40
 80049f4:	d112      	bne.n	8004a1c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80049f6:	78fa      	ldrb	r2, [r7, #3]
 80049f8:	6879      	ldr	r1, [r7, #4]
 80049fa:	4613      	mov	r3, r2
 80049fc:	011b      	lsls	r3, r3, #4
 80049fe:	1a9b      	subs	r3, r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	440b      	add	r3, r1
 8004a04:	3319      	adds	r3, #25
 8004a06:	2201      	movs	r2, #1
 8004a08:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004a0a:	78fb      	ldrb	r3, [r7, #3]
 8004a0c:	015a      	lsls	r2, r3, #5
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	4413      	add	r3, r2
 8004a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a16:	461a      	mov	r2, r3
 8004a18:	2340      	movs	r3, #64	; 0x40
 8004a1a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004a1c:	78fa      	ldrb	r2, [r7, #3]
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	4613      	mov	r3, r2
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	1a9b      	subs	r3, r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	440b      	add	r3, r1
 8004a2a:	331b      	adds	r3, #27
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d019      	beq.n	8004a66 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004a32:	78fa      	ldrb	r2, [r7, #3]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	331b      	adds	r3, #27
 8004a42:	2200      	movs	r2, #0
 8004a44:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004a46:	78fb      	ldrb	r3, [r7, #3]
 8004a48:	015a      	lsls	r2, r3, #5
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	78fa      	ldrb	r2, [r7, #3]
 8004a56:	0151      	lsls	r1, r2, #5
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	440a      	add	r2, r1
 8004a5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a64:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004a66:	78fb      	ldrb	r3, [r7, #3]
 8004a68:	015a      	lsls	r2, r3, #5
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a72:	461a      	mov	r2, r3
 8004a74:	2301      	movs	r3, #1
 8004a76:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004a78:	78fa      	ldrb	r2, [r7, #3]
 8004a7a:	6879      	ldr	r1, [r7, #4]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	1a9b      	subs	r3, r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	334d      	adds	r3, #77	; 0x4d
 8004a88:	2201      	movs	r2, #1
 8004a8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	78fa      	ldrb	r2, [r7, #3]
 8004a92:	4611      	mov	r1, r2
 8004a94:	4618      	mov	r0, r3
 8004a96:	f006 f816 	bl	800aac6 <USB_HC_Halt>
 8004a9a:	e34b      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	78fa      	ldrb	r2, [r7, #3]
 8004aa2:	4611      	mov	r1, r2
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f005 fa6a 	bl	8009f7e <USB_ReadChInterrupts>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab0:	2b40      	cmp	r3, #64	; 0x40
 8004ab2:	d139      	bne.n	8004b28 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004ab4:	78fa      	ldrb	r2, [r7, #3]
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	011b      	lsls	r3, r3, #4
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	334d      	adds	r3, #77	; 0x4d
 8004ac4:	2205      	movs	r2, #5
 8004ac6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004ac8:	78fa      	ldrb	r2, [r7, #3]
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	4613      	mov	r3, r2
 8004ace:	011b      	lsls	r3, r3, #4
 8004ad0:	1a9b      	subs	r3, r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	331a      	adds	r3, #26
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d109      	bne.n	8004af2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004ade:	78fa      	ldrb	r2, [r7, #3]
 8004ae0:	6879      	ldr	r1, [r7, #4]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	011b      	lsls	r3, r3, #4
 8004ae6:	1a9b      	subs	r3, r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	440b      	add	r3, r1
 8004aec:	3319      	adds	r3, #25
 8004aee:	2201      	movs	r2, #1
 8004af0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004af2:	78fa      	ldrb	r2, [r7, #3]
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	4613      	mov	r3, r2
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	1a9b      	subs	r3, r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	440b      	add	r3, r1
 8004b00:	3344      	adds	r3, #68	; 0x44
 8004b02:	2200      	movs	r2, #0
 8004b04:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	78fa      	ldrb	r2, [r7, #3]
 8004b0c:	4611      	mov	r1, r2
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f005 ffd9 	bl	800aac6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004b14:	78fb      	ldrb	r3, [r7, #3]
 8004b16:	015a      	lsls	r2, r3, #5
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b20:	461a      	mov	r2, r3
 8004b22:	2340      	movs	r3, #64	; 0x40
 8004b24:	6093      	str	r3, [r2, #8]
 8004b26:	e305      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	78fa      	ldrb	r2, [r7, #3]
 8004b2e:	4611      	mov	r1, r2
 8004b30:	4618      	mov	r0, r3
 8004b32:	f005 fa24 	bl	8009f7e <USB_ReadChInterrupts>
 8004b36:	4603      	mov	r3, r0
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	d11a      	bne.n	8004b76 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004b40:	78fb      	ldrb	r3, [r7, #3]
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	2308      	movs	r3, #8
 8004b50:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004b52:	78fa      	ldrb	r2, [r7, #3]
 8004b54:	6879      	ldr	r1, [r7, #4]
 8004b56:	4613      	mov	r3, r2
 8004b58:	011b      	lsls	r3, r3, #4
 8004b5a:	1a9b      	subs	r3, r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	440b      	add	r3, r1
 8004b60:	334d      	adds	r3, #77	; 0x4d
 8004b62:	2206      	movs	r2, #6
 8004b64:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	78fa      	ldrb	r2, [r7, #3]
 8004b6c:	4611      	mov	r1, r2
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f005 ffa9 	bl	800aac6 <USB_HC_Halt>
 8004b74:	e2de      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	78fa      	ldrb	r2, [r7, #3]
 8004b7c:	4611      	mov	r1, r2
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f005 f9fd 	bl	8009f7e <USB_ReadChInterrupts>
 8004b84:	4603      	mov	r3, r0
 8004b86:	f003 0310 	and.w	r3, r3, #16
 8004b8a:	2b10      	cmp	r3, #16
 8004b8c:	d144      	bne.n	8004c18 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004b8e:	78fa      	ldrb	r2, [r7, #3]
 8004b90:	6879      	ldr	r1, [r7, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	1a9b      	subs	r3, r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	440b      	add	r3, r1
 8004b9c:	3344      	adds	r3, #68	; 0x44
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004ba2:	78fa      	ldrb	r2, [r7, #3]
 8004ba4:	6879      	ldr	r1, [r7, #4]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	1a9b      	subs	r3, r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	440b      	add	r3, r1
 8004bb0:	334d      	adds	r3, #77	; 0x4d
 8004bb2:	2204      	movs	r2, #4
 8004bb4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004bb6:	78fa      	ldrb	r2, [r7, #3]
 8004bb8:	6879      	ldr	r1, [r7, #4]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	011b      	lsls	r3, r3, #4
 8004bbe:	1a9b      	subs	r3, r3, r2
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	440b      	add	r3, r1
 8004bc4:	3319      	adds	r3, #25
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d114      	bne.n	8004bf6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004bcc:	78fa      	ldrb	r2, [r7, #3]
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	011b      	lsls	r3, r3, #4
 8004bd4:	1a9b      	subs	r3, r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	440b      	add	r3, r1
 8004bda:	3318      	adds	r3, #24
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d109      	bne.n	8004bf6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004be2:	78fa      	ldrb	r2, [r7, #3]
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	4613      	mov	r3, r2
 8004be8:	011b      	lsls	r3, r3, #4
 8004bea:	1a9b      	subs	r3, r3, r2
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	440b      	add	r3, r1
 8004bf0:	3319      	adds	r3, #25
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	78fa      	ldrb	r2, [r7, #3]
 8004bfc:	4611      	mov	r1, r2
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f005 ff61 	bl	800aac6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004c04:	78fb      	ldrb	r3, [r7, #3]
 8004c06:	015a      	lsls	r2, r3, #5
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c10:	461a      	mov	r2, r3
 8004c12:	2310      	movs	r3, #16
 8004c14:	6093      	str	r3, [r2, #8]
 8004c16:	e28d      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	78fa      	ldrb	r2, [r7, #3]
 8004c1e:	4611      	mov	r1, r2
 8004c20:	4618      	mov	r0, r3
 8004c22:	f005 f9ac 	bl	8009f7e <USB_ReadChInterrupts>
 8004c26:	4603      	mov	r3, r0
 8004c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2c:	2b80      	cmp	r3, #128	; 0x80
 8004c2e:	d169      	bne.n	8004d04 <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	799b      	ldrb	r3, [r3, #6]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d111      	bne.n	8004c5c <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004c38:	78fa      	ldrb	r2, [r7, #3]
 8004c3a:	6879      	ldr	r1, [r7, #4]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	011b      	lsls	r3, r3, #4
 8004c40:	1a9b      	subs	r3, r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	440b      	add	r3, r1
 8004c46:	334d      	adds	r3, #77	; 0x4d
 8004c48:	2207      	movs	r2, #7
 8004c4a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	78fa      	ldrb	r2, [r7, #3]
 8004c52:	4611      	mov	r1, r2
 8004c54:	4618      	mov	r0, r3
 8004c56:	f005 ff36 	bl	800aac6 <USB_HC_Halt>
 8004c5a:	e049      	b.n	8004cf0 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004c5c:	78fa      	ldrb	r2, [r7, #3]
 8004c5e:	6879      	ldr	r1, [r7, #4]
 8004c60:	4613      	mov	r3, r2
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	1a9b      	subs	r3, r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	440b      	add	r3, r1
 8004c6a:	3344      	adds	r3, #68	; 0x44
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	1c59      	adds	r1, r3, #1
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	4613      	mov	r3, r2
 8004c74:	011b      	lsls	r3, r3, #4
 8004c76:	1a9b      	subs	r3, r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	4403      	add	r3, r0
 8004c7c:	3344      	adds	r3, #68	; 0x44
 8004c7e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004c80:	78fa      	ldrb	r2, [r7, #3]
 8004c82:	6879      	ldr	r1, [r7, #4]
 8004c84:	4613      	mov	r3, r2
 8004c86:	011b      	lsls	r3, r3, #4
 8004c88:	1a9b      	subs	r3, r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	440b      	add	r3, r1
 8004c8e:	3344      	adds	r3, #68	; 0x44
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d922      	bls.n	8004cdc <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004c96:	78fa      	ldrb	r2, [r7, #3]
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	1a9b      	subs	r3, r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	440b      	add	r3, r1
 8004ca4:	3344      	adds	r3, #68	; 0x44
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004caa:	78fa      	ldrb	r2, [r7, #3]
 8004cac:	6879      	ldr	r1, [r7, #4]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	011b      	lsls	r3, r3, #4
 8004cb2:	1a9b      	subs	r3, r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	440b      	add	r3, r1
 8004cb8:	334c      	adds	r3, #76	; 0x4c
 8004cba:	2204      	movs	r2, #4
 8004cbc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004cbe:	78fa      	ldrb	r2, [r7, #3]
 8004cc0:	6879      	ldr	r1, [r7, #4]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	1a9b      	subs	r3, r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	334c      	adds	r3, #76	; 0x4c
 8004cce:	781a      	ldrb	r2, [r3, #0]
 8004cd0:	78fb      	ldrb	r3, [r7, #3]
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f008 fa5f 	bl	800d198 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004cda:	e009      	b.n	8004cf0 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004cdc:	78fa      	ldrb	r2, [r7, #3]
 8004cde:	6879      	ldr	r1, [r7, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	1a9b      	subs	r3, r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	334c      	adds	r3, #76	; 0x4c
 8004cec:	2202      	movs	r2, #2
 8004cee:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	2380      	movs	r3, #128	; 0x80
 8004d00:	6093      	str	r3, [r2, #8]
 8004d02:	e217      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	78fa      	ldrb	r2, [r7, #3]
 8004d0a:	4611      	mov	r1, r2
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f005 f936 	bl	8009f7e <USB_ReadChInterrupts>
 8004d12:	4603      	mov	r3, r0
 8004d14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d1c:	d11b      	bne.n	8004d56 <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004d1e:	78fa      	ldrb	r2, [r7, #3]
 8004d20:	6879      	ldr	r1, [r7, #4]
 8004d22:	4613      	mov	r3, r2
 8004d24:	011b      	lsls	r3, r3, #4
 8004d26:	1a9b      	subs	r3, r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	440b      	add	r3, r1
 8004d2c:	334d      	adds	r3, #77	; 0x4d
 8004d2e:	2209      	movs	r2, #9
 8004d30:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	78fa      	ldrb	r2, [r7, #3]
 8004d38:	4611      	mov	r1, r2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f005 fec3 	bl	800aac6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004d40:	78fb      	ldrb	r3, [r7, #3]
 8004d42:	015a      	lsls	r2, r3, #5
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	4413      	add	r3, r2
 8004d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d52:	6093      	str	r3, [r2, #8]
 8004d54:	e1ee      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	78fa      	ldrb	r2, [r7, #3]
 8004d5c:	4611      	mov	r1, r2
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f005 f90d 	bl	8009f7e <USB_ReadChInterrupts>
 8004d64:	4603      	mov	r3, r0
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	f040 81df 	bne.w	800512e <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004d70:	78fb      	ldrb	r3, [r7, #3]
 8004d72:	015a      	lsls	r2, r3, #5
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	4413      	add	r3, r2
 8004d78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	2302      	movs	r3, #2
 8004d80:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004d82:	78fa      	ldrb	r2, [r7, #3]
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	4613      	mov	r3, r2
 8004d88:	011b      	lsls	r3, r3, #4
 8004d8a:	1a9b      	subs	r3, r3, r2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	440b      	add	r3, r1
 8004d90:	334d      	adds	r3, #77	; 0x4d
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	f040 8093 	bne.w	8004ec0 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d9a:	78fa      	ldrb	r2, [r7, #3]
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	1a9b      	subs	r3, r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	440b      	add	r3, r1
 8004da8:	334d      	adds	r3, #77	; 0x4d
 8004daa:	2202      	movs	r2, #2
 8004dac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004dae:	78fa      	ldrb	r2, [r7, #3]
 8004db0:	6879      	ldr	r1, [r7, #4]
 8004db2:	4613      	mov	r3, r2
 8004db4:	011b      	lsls	r3, r3, #4
 8004db6:	1a9b      	subs	r3, r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	440b      	add	r3, r1
 8004dbc:	334c      	adds	r3, #76	; 0x4c
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004dc2:	78fa      	ldrb	r2, [r7, #3]
 8004dc4:	6879      	ldr	r1, [r7, #4]
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	011b      	lsls	r3, r3, #4
 8004dca:	1a9b      	subs	r3, r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	440b      	add	r3, r1
 8004dd0:	3326      	adds	r3, #38	; 0x26
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d00b      	beq.n	8004df0 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004dd8:	78fa      	ldrb	r2, [r7, #3]
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	011b      	lsls	r3, r3, #4
 8004de0:	1a9b      	subs	r3, r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	3326      	adds	r3, #38	; 0x26
 8004de8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004dea:	2b03      	cmp	r3, #3
 8004dec:	f040 8190 	bne.w	8005110 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	799b      	ldrb	r3, [r3, #6]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d115      	bne.n	8004e24 <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004df8:	78fa      	ldrb	r2, [r7, #3]
 8004dfa:	6879      	ldr	r1, [r7, #4]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	011b      	lsls	r3, r3, #4
 8004e00:	1a9b      	subs	r3, r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	440b      	add	r3, r1
 8004e06:	333d      	adds	r3, #61	; 0x3d
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	78fa      	ldrb	r2, [r7, #3]
 8004e0c:	f083 0301 	eor.w	r3, r3, #1
 8004e10:	b2d8      	uxtb	r0, r3
 8004e12:	6879      	ldr	r1, [r7, #4]
 8004e14:	4613      	mov	r3, r2
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	1a9b      	subs	r3, r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	440b      	add	r3, r1
 8004e1e:	333d      	adds	r3, #61	; 0x3d
 8004e20:	4602      	mov	r2, r0
 8004e22:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	799b      	ldrb	r3, [r3, #6]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	f040 8171 	bne.w	8005110 <HCD_HC_OUT_IRQHandler+0x920>
 8004e2e:	78fa      	ldrb	r2, [r7, #3]
 8004e30:	6879      	ldr	r1, [r7, #4]
 8004e32:	4613      	mov	r3, r2
 8004e34:	011b      	lsls	r3, r3, #4
 8004e36:	1a9b      	subs	r3, r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	440b      	add	r3, r1
 8004e3c:	3334      	adds	r3, #52	; 0x34
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 8165 	beq.w	8005110 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004e46:	78fa      	ldrb	r2, [r7, #3]
 8004e48:	6879      	ldr	r1, [r7, #4]
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	1a9b      	subs	r3, r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	440b      	add	r3, r1
 8004e54:	3334      	adds	r3, #52	; 0x34
 8004e56:	6819      	ldr	r1, [r3, #0]
 8004e58:	78fa      	ldrb	r2, [r7, #3]
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	011b      	lsls	r3, r3, #4
 8004e60:	1a9b      	subs	r3, r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4403      	add	r3, r0
 8004e66:	3328      	adds	r3, #40	; 0x28
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	440b      	add	r3, r1
 8004e6c:	1e59      	subs	r1, r3, #1
 8004e6e:	78fa      	ldrb	r2, [r7, #3]
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	4613      	mov	r3, r2
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	1a9b      	subs	r3, r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4403      	add	r3, r0
 8004e7c:	3328      	adds	r3, #40	; 0x28
 8004e7e:	881b      	ldrh	r3, [r3, #0]
 8004e80:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e84:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 813f 	beq.w	8005110 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004e92:	78fa      	ldrb	r2, [r7, #3]
 8004e94:	6879      	ldr	r1, [r7, #4]
 8004e96:	4613      	mov	r3, r2
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	1a9b      	subs	r3, r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	440b      	add	r3, r1
 8004ea0:	333d      	adds	r3, #61	; 0x3d
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	78fa      	ldrb	r2, [r7, #3]
 8004ea6:	f083 0301 	eor.w	r3, r3, #1
 8004eaa:	b2d8      	uxtb	r0, r3
 8004eac:	6879      	ldr	r1, [r7, #4]
 8004eae:	4613      	mov	r3, r2
 8004eb0:	011b      	lsls	r3, r3, #4
 8004eb2:	1a9b      	subs	r3, r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	440b      	add	r3, r1
 8004eb8:	333d      	adds	r3, #61	; 0x3d
 8004eba:	4602      	mov	r2, r0
 8004ebc:	701a      	strb	r2, [r3, #0]
 8004ebe:	e127      	b.n	8005110 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004ec0:	78fa      	ldrb	r2, [r7, #3]
 8004ec2:	6879      	ldr	r1, [r7, #4]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	011b      	lsls	r3, r3, #4
 8004ec8:	1a9b      	subs	r3, r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	440b      	add	r3, r1
 8004ece:	334d      	adds	r3, #77	; 0x4d
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	2b03      	cmp	r3, #3
 8004ed4:	d120      	bne.n	8004f18 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ed6:	78fa      	ldrb	r2, [r7, #3]
 8004ed8:	6879      	ldr	r1, [r7, #4]
 8004eda:	4613      	mov	r3, r2
 8004edc:	011b      	lsls	r3, r3, #4
 8004ede:	1a9b      	subs	r3, r3, r2
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	440b      	add	r3, r1
 8004ee4:	334d      	adds	r3, #77	; 0x4d
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004eea:	78fa      	ldrb	r2, [r7, #3]
 8004eec:	6879      	ldr	r1, [r7, #4]
 8004eee:	4613      	mov	r3, r2
 8004ef0:	011b      	lsls	r3, r3, #4
 8004ef2:	1a9b      	subs	r3, r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	440b      	add	r3, r1
 8004ef8:	331b      	adds	r3, #27
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	f040 8107 	bne.w	8005110 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f02:	78fa      	ldrb	r2, [r7, #3]
 8004f04:	6879      	ldr	r1, [r7, #4]
 8004f06:	4613      	mov	r3, r2
 8004f08:	011b      	lsls	r3, r3, #4
 8004f0a:	1a9b      	subs	r3, r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	440b      	add	r3, r1
 8004f10:	334c      	adds	r3, #76	; 0x4c
 8004f12:	2202      	movs	r2, #2
 8004f14:	701a      	strb	r2, [r3, #0]
 8004f16:	e0fb      	b.n	8005110 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004f18:	78fa      	ldrb	r2, [r7, #3]
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	011b      	lsls	r3, r3, #4
 8004f20:	1a9b      	subs	r3, r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	334d      	adds	r3, #77	; 0x4d
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	d13a      	bne.n	8004fa4 <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004f2e:	78fa      	ldrb	r2, [r7, #3]
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	4613      	mov	r3, r2
 8004f34:	011b      	lsls	r3, r3, #4
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	440b      	add	r3, r1
 8004f3c:	334d      	adds	r3, #77	; 0x4d
 8004f3e:	2202      	movs	r2, #2
 8004f40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f42:	78fa      	ldrb	r2, [r7, #3]
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	1a9b      	subs	r3, r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	440b      	add	r3, r1
 8004f50:	334c      	adds	r3, #76	; 0x4c
 8004f52:	2202      	movs	r2, #2
 8004f54:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004f56:	78fa      	ldrb	r2, [r7, #3]
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	011b      	lsls	r3, r3, #4
 8004f5e:	1a9b      	subs	r3, r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	440b      	add	r3, r1
 8004f64:	331b      	adds	r3, #27
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	f040 80d1 	bne.w	8005110 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004f6e:	78fa      	ldrb	r2, [r7, #3]
 8004f70:	6879      	ldr	r1, [r7, #4]
 8004f72:	4613      	mov	r3, r2
 8004f74:	011b      	lsls	r3, r3, #4
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	440b      	add	r3, r1
 8004f7c:	331b      	adds	r3, #27
 8004f7e:	2200      	movs	r2, #0
 8004f80:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004f82:	78fb      	ldrb	r3, [r7, #3]
 8004f84:	015a      	lsls	r2, r3, #5
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	78fa      	ldrb	r2, [r7, #3]
 8004f92:	0151      	lsls	r1, r2, #5
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	440a      	add	r2, r1
 8004f98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fa0:	6053      	str	r3, [r2, #4]
 8004fa2:	e0b5      	b.n	8005110 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004fa4:	78fa      	ldrb	r2, [r7, #3]
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	4613      	mov	r3, r2
 8004faa:	011b      	lsls	r3, r3, #4
 8004fac:	1a9b      	subs	r3, r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	440b      	add	r3, r1
 8004fb2:	334d      	adds	r3, #77	; 0x4d
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	2b05      	cmp	r3, #5
 8004fb8:	d114      	bne.n	8004fe4 <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004fba:	78fa      	ldrb	r2, [r7, #3]
 8004fbc:	6879      	ldr	r1, [r7, #4]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	1a9b      	subs	r3, r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	440b      	add	r3, r1
 8004fc8:	334d      	adds	r3, #77	; 0x4d
 8004fca:	2202      	movs	r2, #2
 8004fcc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004fce:	78fa      	ldrb	r2, [r7, #3]
 8004fd0:	6879      	ldr	r1, [r7, #4]
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	011b      	lsls	r3, r3, #4
 8004fd6:	1a9b      	subs	r3, r3, r2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	440b      	add	r3, r1
 8004fdc:	334c      	adds	r3, #76	; 0x4c
 8004fde:	2202      	movs	r2, #2
 8004fe0:	701a      	strb	r2, [r3, #0]
 8004fe2:	e095      	b.n	8005110 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004fe4:	78fa      	ldrb	r2, [r7, #3]
 8004fe6:	6879      	ldr	r1, [r7, #4]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	011b      	lsls	r3, r3, #4
 8004fec:	1a9b      	subs	r3, r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	334d      	adds	r3, #77	; 0x4d
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	2b06      	cmp	r3, #6
 8004ff8:	d114      	bne.n	8005024 <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ffa:	78fa      	ldrb	r2, [r7, #3]
 8004ffc:	6879      	ldr	r1, [r7, #4]
 8004ffe:	4613      	mov	r3, r2
 8005000:	011b      	lsls	r3, r3, #4
 8005002:	1a9b      	subs	r3, r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	440b      	add	r3, r1
 8005008:	334d      	adds	r3, #77	; 0x4d
 800500a:	2202      	movs	r2, #2
 800500c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800500e:	78fa      	ldrb	r2, [r7, #3]
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	4613      	mov	r3, r2
 8005014:	011b      	lsls	r3, r3, #4
 8005016:	1a9b      	subs	r3, r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	440b      	add	r3, r1
 800501c:	334c      	adds	r3, #76	; 0x4c
 800501e:	2205      	movs	r2, #5
 8005020:	701a      	strb	r2, [r3, #0]
 8005022:	e075      	b.n	8005110 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005024:	78fa      	ldrb	r2, [r7, #3]
 8005026:	6879      	ldr	r1, [r7, #4]
 8005028:	4613      	mov	r3, r2
 800502a:	011b      	lsls	r3, r3, #4
 800502c:	1a9b      	subs	r3, r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	440b      	add	r3, r1
 8005032:	334d      	adds	r3, #77	; 0x4d
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	2b07      	cmp	r3, #7
 8005038:	d00a      	beq.n	8005050 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800503a:	78fa      	ldrb	r2, [r7, #3]
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	4613      	mov	r3, r2
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	1a9b      	subs	r3, r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	440b      	add	r3, r1
 8005048:	334d      	adds	r3, #77	; 0x4d
 800504a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800504c:	2b09      	cmp	r3, #9
 800504e:	d170      	bne.n	8005132 <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005050:	78fa      	ldrb	r2, [r7, #3]
 8005052:	6879      	ldr	r1, [r7, #4]
 8005054:	4613      	mov	r3, r2
 8005056:	011b      	lsls	r3, r3, #4
 8005058:	1a9b      	subs	r3, r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	440b      	add	r3, r1
 800505e:	334d      	adds	r3, #77	; 0x4d
 8005060:	2202      	movs	r2, #2
 8005062:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005064:	78fa      	ldrb	r2, [r7, #3]
 8005066:	6879      	ldr	r1, [r7, #4]
 8005068:	4613      	mov	r3, r2
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	1a9b      	subs	r3, r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	440b      	add	r3, r1
 8005072:	3344      	adds	r3, #68	; 0x44
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	1c59      	adds	r1, r3, #1
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	4613      	mov	r3, r2
 800507c:	011b      	lsls	r3, r3, #4
 800507e:	1a9b      	subs	r3, r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4403      	add	r3, r0
 8005084:	3344      	adds	r3, #68	; 0x44
 8005086:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005088:	78fa      	ldrb	r2, [r7, #3]
 800508a:	6879      	ldr	r1, [r7, #4]
 800508c:	4613      	mov	r3, r2
 800508e:	011b      	lsls	r3, r3, #4
 8005090:	1a9b      	subs	r3, r3, r2
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	440b      	add	r3, r1
 8005096:	3344      	adds	r3, #68	; 0x44
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2b02      	cmp	r3, #2
 800509c:	d914      	bls.n	80050c8 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800509e:	78fa      	ldrb	r2, [r7, #3]
 80050a0:	6879      	ldr	r1, [r7, #4]
 80050a2:	4613      	mov	r3, r2
 80050a4:	011b      	lsls	r3, r3, #4
 80050a6:	1a9b      	subs	r3, r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	440b      	add	r3, r1
 80050ac:	3344      	adds	r3, #68	; 0x44
 80050ae:	2200      	movs	r2, #0
 80050b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80050b2:	78fa      	ldrb	r2, [r7, #3]
 80050b4:	6879      	ldr	r1, [r7, #4]
 80050b6:	4613      	mov	r3, r2
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	1a9b      	subs	r3, r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	440b      	add	r3, r1
 80050c0:	334c      	adds	r3, #76	; 0x4c
 80050c2:	2204      	movs	r2, #4
 80050c4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80050c6:	e022      	b.n	800510e <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80050c8:	78fa      	ldrb	r2, [r7, #3]
 80050ca:	6879      	ldr	r1, [r7, #4]
 80050cc:	4613      	mov	r3, r2
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	1a9b      	subs	r3, r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	440b      	add	r3, r1
 80050d6:	334c      	adds	r3, #76	; 0x4c
 80050d8:	2202      	movs	r2, #2
 80050da:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80050dc:	78fb      	ldrb	r3, [r7, #3]
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80050f2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80050fa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80050fc:	78fb      	ldrb	r3, [r7, #3]
 80050fe:	015a      	lsls	r2, r3, #5
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	4413      	add	r3, r2
 8005104:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005108:	461a      	mov	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800510e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005110:	78fa      	ldrb	r2, [r7, #3]
 8005112:	6879      	ldr	r1, [r7, #4]
 8005114:	4613      	mov	r3, r2
 8005116:	011b      	lsls	r3, r3, #4
 8005118:	1a9b      	subs	r3, r3, r2
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	440b      	add	r3, r1
 800511e:	334c      	adds	r3, #76	; 0x4c
 8005120:	781a      	ldrb	r2, [r3, #0]
 8005122:	78fb      	ldrb	r3, [r7, #3]
 8005124:	4619      	mov	r1, r3
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f008 f836 	bl	800d198 <HAL_HCD_HC_NotifyURBChange_Callback>
 800512c:	e002      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800512e:	bf00      	nop
 8005130:	e000      	b.n	8005134 <HCD_HC_OUT_IRQHandler+0x944>
      return;
 8005132:	bf00      	nop
  }
}
 8005134:	3718      	adds	r7, #24
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b08a      	sub	sp, #40	; 0x28
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	f003 030f 	and.w	r3, r3, #15
 800515a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	0c5b      	lsrs	r3, r3, #17
 8005160:	f003 030f 	and.w	r3, r3, #15
 8005164:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	091b      	lsrs	r3, r3, #4
 800516a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800516e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d004      	beq.n	8005180 <HCD_RXQLVL_IRQHandler+0x46>
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	2b05      	cmp	r3, #5
 800517a:	f000 80b6 	beq.w	80052ea <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800517e:	e0b7      	b.n	80052f0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	2b00      	cmp	r3, #0
 8005184:	f000 80b3 	beq.w	80052ee <HCD_RXQLVL_IRQHandler+0x1b4>
 8005188:	6879      	ldr	r1, [r7, #4]
 800518a:	69ba      	ldr	r2, [r7, #24]
 800518c:	4613      	mov	r3, r2
 800518e:	011b      	lsls	r3, r3, #4
 8005190:	1a9b      	subs	r3, r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	440b      	add	r3, r1
 8005196:	332c      	adds	r3, #44	; 0x2c
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 80a7 	beq.w	80052ee <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80051a0:	6879      	ldr	r1, [r7, #4]
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	4613      	mov	r3, r2
 80051a6:	011b      	lsls	r3, r3, #4
 80051a8:	1a9b      	subs	r3, r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	440b      	add	r3, r1
 80051ae:	3338      	adds	r3, #56	; 0x38
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	18d1      	adds	r1, r2, r3
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	4613      	mov	r3, r2
 80051bc:	011b      	lsls	r3, r3, #4
 80051be:	1a9b      	subs	r3, r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4403      	add	r3, r0
 80051c4:	3334      	adds	r3, #52	; 0x34
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4299      	cmp	r1, r3
 80051ca:	f200 8083 	bhi.w	80052d4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6818      	ldr	r0, [r3, #0]
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	4613      	mov	r3, r2
 80051d8:	011b      	lsls	r3, r3, #4
 80051da:	1a9b      	subs	r3, r3, r2
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	440b      	add	r3, r1
 80051e0:	332c      	adds	r3, #44	; 0x2c
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	b292      	uxth	r2, r2
 80051e8:	4619      	mov	r1, r3
 80051ea:	f004 fe5d 	bl	8009ea8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	4613      	mov	r3, r2
 80051f4:	011b      	lsls	r3, r3, #4
 80051f6:	1a9b      	subs	r3, r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	440b      	add	r3, r1
 80051fc:	332c      	adds	r3, #44	; 0x2c
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	18d1      	adds	r1, r2, r3
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	4613      	mov	r3, r2
 800520a:	011b      	lsls	r3, r3, #4
 800520c:	1a9b      	subs	r3, r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4403      	add	r3, r0
 8005212:	332c      	adds	r3, #44	; 0x2c
 8005214:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005216:	6879      	ldr	r1, [r7, #4]
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	4613      	mov	r3, r2
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	1a9b      	subs	r3, r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	440b      	add	r3, r1
 8005224:	3338      	adds	r3, #56	; 0x38
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	18d1      	adds	r1, r2, r3
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	4613      	mov	r3, r2
 8005232:	011b      	lsls	r3, r3, #4
 8005234:	1a9b      	subs	r3, r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4403      	add	r3, r0
 800523a:	3338      	adds	r3, #56	; 0x38
 800523c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	015a      	lsls	r2, r3, #5
 8005242:	6a3b      	ldr	r3, [r7, #32]
 8005244:	4413      	add	r3, r2
 8005246:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	0cdb      	lsrs	r3, r3, #19
 800524e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005252:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005254:	6879      	ldr	r1, [r7, #4]
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	4613      	mov	r3, r2
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	1a9b      	subs	r3, r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	440b      	add	r3, r1
 8005262:	3328      	adds	r3, #40	; 0x28
 8005264:	881b      	ldrh	r3, [r3, #0]
 8005266:	461a      	mov	r2, r3
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	4293      	cmp	r3, r2
 800526c:	d13f      	bne.n	80052ee <HCD_RXQLVL_IRQHandler+0x1b4>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d03c      	beq.n	80052ee <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	015a      	lsls	r2, r3, #5
 8005278:	6a3b      	ldr	r3, [r7, #32]
 800527a:	4413      	add	r3, r2
 800527c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800528a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005292:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	015a      	lsls	r2, r3, #5
 8005298:	6a3b      	ldr	r3, [r7, #32]
 800529a:	4413      	add	r3, r2
 800529c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052a0:	461a      	mov	r2, r3
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80052a6:	6879      	ldr	r1, [r7, #4]
 80052a8:	69ba      	ldr	r2, [r7, #24]
 80052aa:	4613      	mov	r3, r2
 80052ac:	011b      	lsls	r3, r3, #4
 80052ae:	1a9b      	subs	r3, r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	440b      	add	r3, r1
 80052b4:	333c      	adds	r3, #60	; 0x3c
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	f083 0301 	eor.w	r3, r3, #1
 80052bc:	b2d8      	uxtb	r0, r3
 80052be:	6879      	ldr	r1, [r7, #4]
 80052c0:	69ba      	ldr	r2, [r7, #24]
 80052c2:	4613      	mov	r3, r2
 80052c4:	011b      	lsls	r3, r3, #4
 80052c6:	1a9b      	subs	r3, r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	440b      	add	r3, r1
 80052cc:	333c      	adds	r3, #60	; 0x3c
 80052ce:	4602      	mov	r2, r0
 80052d0:	701a      	strb	r2, [r3, #0]
      break;
 80052d2:	e00c      	b.n	80052ee <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80052d4:	6879      	ldr	r1, [r7, #4]
 80052d6:	69ba      	ldr	r2, [r7, #24]
 80052d8:	4613      	mov	r3, r2
 80052da:	011b      	lsls	r3, r3, #4
 80052dc:	1a9b      	subs	r3, r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	440b      	add	r3, r1
 80052e2:	334c      	adds	r3, #76	; 0x4c
 80052e4:	2204      	movs	r2, #4
 80052e6:	701a      	strb	r2, [r3, #0]
      break;
 80052e8:	e001      	b.n	80052ee <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80052ea:	bf00      	nop
 80052ec:	e000      	b.n	80052f0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80052ee:	bf00      	nop
  }
}
 80052f0:	bf00      	nop
 80052f2:	3728      	adds	r7, #40	; 0x28
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005324:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b02      	cmp	r3, #2
 800532e:	d10b      	bne.n	8005348 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b01      	cmp	r3, #1
 8005338:	d102      	bne.n	8005340 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f007 ff10 	bl	800d160 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	f043 0302 	orr.w	r3, r3, #2
 8005346:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b08      	cmp	r3, #8
 8005350:	d132      	bne.n	80053b8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	f043 0308 	orr.w	r3, r3, #8
 8005358:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b04      	cmp	r3, #4
 8005362:	d126      	bne.n	80053b2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	7a5b      	ldrb	r3, [r3, #9]
 8005368:	2b02      	cmp	r3, #2
 800536a:	d113      	bne.n	8005394 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005372:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005376:	d106      	bne.n	8005386 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2102      	movs	r1, #2
 800537e:	4618      	mov	r0, r3
 8005380:	f004 ff22 	bl	800a1c8 <USB_InitFSLSPClkSel>
 8005384:	e011      	b.n	80053aa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2101      	movs	r1, #1
 800538c:	4618      	mov	r0, r3
 800538e:	f004 ff1b 	bl	800a1c8 <USB_InitFSLSPClkSel>
 8005392:	e00a      	b.n	80053aa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	79db      	ldrb	r3, [r3, #7]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d106      	bne.n	80053aa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053a2:	461a      	mov	r2, r3
 80053a4:	f64e 2360 	movw	r3, #60000	; 0xea60
 80053a8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f007 ff02 	bl	800d1b4 <HAL_HCD_PortEnabled_Callback>
 80053b0:	e002      	b.n	80053b8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f007 ff0c 	bl	800d1d0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f003 0320 	and.w	r3, r3, #32
 80053be:	2b20      	cmp	r3, #32
 80053c0:	d103      	bne.n	80053ca <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	f043 0320 	orr.w	r3, r3, #32
 80053c8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80053d0:	461a      	mov	r2, r3
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	6013      	str	r3, [r2, #0]
}
 80053d6:	bf00      	nop
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e12b      	b.n	800564a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d106      	bne.n	800540c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f7fc fbde 	bl	8001bc8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2224      	movs	r2, #36	; 0x24
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f022 0201 	bic.w	r2, r2, #1
 8005422:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005432:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005442:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005444:	f002 f900 	bl	8007648 <HAL_RCC_GetPCLK1Freq>
 8005448:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	4a81      	ldr	r2, [pc, #516]	; (8005654 <HAL_I2C_Init+0x274>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d807      	bhi.n	8005464 <HAL_I2C_Init+0x84>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	4a80      	ldr	r2, [pc, #512]	; (8005658 <HAL_I2C_Init+0x278>)
 8005458:	4293      	cmp	r3, r2
 800545a:	bf94      	ite	ls
 800545c:	2301      	movls	r3, #1
 800545e:	2300      	movhi	r3, #0
 8005460:	b2db      	uxtb	r3, r3
 8005462:	e006      	b.n	8005472 <HAL_I2C_Init+0x92>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	4a7d      	ldr	r2, [pc, #500]	; (800565c <HAL_I2C_Init+0x27c>)
 8005468:	4293      	cmp	r3, r2
 800546a:	bf94      	ite	ls
 800546c:	2301      	movls	r3, #1
 800546e:	2300      	movhi	r3, #0
 8005470:	b2db      	uxtb	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e0e7      	b.n	800564a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4a78      	ldr	r2, [pc, #480]	; (8005660 <HAL_I2C_Init+0x280>)
 800547e:	fba2 2303 	umull	r2, r3, r2, r3
 8005482:	0c9b      	lsrs	r3, r3, #18
 8005484:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68ba      	ldr	r2, [r7, #8]
 8005496:	430a      	orrs	r2, r1
 8005498:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	4a6a      	ldr	r2, [pc, #424]	; (8005654 <HAL_I2C_Init+0x274>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d802      	bhi.n	80054b4 <HAL_I2C_Init+0xd4>
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	3301      	adds	r3, #1
 80054b2:	e009      	b.n	80054c8 <HAL_I2C_Init+0xe8>
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80054ba:	fb02 f303 	mul.w	r3, r2, r3
 80054be:	4a69      	ldr	r2, [pc, #420]	; (8005664 <HAL_I2C_Init+0x284>)
 80054c0:	fba2 2303 	umull	r2, r3, r2, r3
 80054c4:	099b      	lsrs	r3, r3, #6
 80054c6:	3301      	adds	r3, #1
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6812      	ldr	r2, [r2, #0]
 80054cc:	430b      	orrs	r3, r1
 80054ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80054da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	495c      	ldr	r1, [pc, #368]	; (8005654 <HAL_I2C_Init+0x274>)
 80054e4:	428b      	cmp	r3, r1
 80054e6:	d819      	bhi.n	800551c <HAL_I2C_Init+0x13c>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	1e59      	subs	r1, r3, #1
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	005b      	lsls	r3, r3, #1
 80054f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80054f6:	1c59      	adds	r1, r3, #1
 80054f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80054fc:	400b      	ands	r3, r1
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00a      	beq.n	8005518 <HAL_I2C_Init+0x138>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	1e59      	subs	r1, r3, #1
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	005b      	lsls	r3, r3, #1
 800550c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005510:	3301      	adds	r3, #1
 8005512:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005516:	e051      	b.n	80055bc <HAL_I2C_Init+0x1dc>
 8005518:	2304      	movs	r3, #4
 800551a:	e04f      	b.n	80055bc <HAL_I2C_Init+0x1dc>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d111      	bne.n	8005548 <HAL_I2C_Init+0x168>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	1e58      	subs	r0, r3, #1
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6859      	ldr	r1, [r3, #4]
 800552c:	460b      	mov	r3, r1
 800552e:	005b      	lsls	r3, r3, #1
 8005530:	440b      	add	r3, r1
 8005532:	fbb0 f3f3 	udiv	r3, r0, r3
 8005536:	3301      	adds	r3, #1
 8005538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800553c:	2b00      	cmp	r3, #0
 800553e:	bf0c      	ite	eq
 8005540:	2301      	moveq	r3, #1
 8005542:	2300      	movne	r3, #0
 8005544:	b2db      	uxtb	r3, r3
 8005546:	e012      	b.n	800556e <HAL_I2C_Init+0x18e>
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	1e58      	subs	r0, r3, #1
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6859      	ldr	r1, [r3, #4]
 8005550:	460b      	mov	r3, r1
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	440b      	add	r3, r1
 8005556:	0099      	lsls	r1, r3, #2
 8005558:	440b      	add	r3, r1
 800555a:	fbb0 f3f3 	udiv	r3, r0, r3
 800555e:	3301      	adds	r3, #1
 8005560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005564:	2b00      	cmp	r3, #0
 8005566:	bf0c      	ite	eq
 8005568:	2301      	moveq	r3, #1
 800556a:	2300      	movne	r3, #0
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <HAL_I2C_Init+0x196>
 8005572:	2301      	movs	r3, #1
 8005574:	e022      	b.n	80055bc <HAL_I2C_Init+0x1dc>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10e      	bne.n	800559c <HAL_I2C_Init+0x1bc>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	1e58      	subs	r0, r3, #1
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6859      	ldr	r1, [r3, #4]
 8005586:	460b      	mov	r3, r1
 8005588:	005b      	lsls	r3, r3, #1
 800558a:	440b      	add	r3, r1
 800558c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005590:	3301      	adds	r3, #1
 8005592:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005596:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800559a:	e00f      	b.n	80055bc <HAL_I2C_Init+0x1dc>
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	1e58      	subs	r0, r3, #1
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6859      	ldr	r1, [r3, #4]
 80055a4:	460b      	mov	r3, r1
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	440b      	add	r3, r1
 80055aa:	0099      	lsls	r1, r3, #2
 80055ac:	440b      	add	r3, r1
 80055ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80055b2:	3301      	adds	r3, #1
 80055b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80055bc:	6879      	ldr	r1, [r7, #4]
 80055be:	6809      	ldr	r1, [r1, #0]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69da      	ldr	r2, [r3, #28]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	430a      	orrs	r2, r1
 80055de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80055ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	6911      	ldr	r1, [r2, #16]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	68d2      	ldr	r2, [r2, #12]
 80055f6:	4311      	orrs	r1, r2
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	6812      	ldr	r2, [r2, #0]
 80055fc:	430b      	orrs	r3, r1
 80055fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	695a      	ldr	r2, [r3, #20]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	431a      	orrs	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	430a      	orrs	r2, r1
 800561a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0201 	orr.w	r2, r2, #1
 800562a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2220      	movs	r2, #32
 8005636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	000186a0 	.word	0x000186a0
 8005658:	001e847f 	.word	0x001e847f
 800565c:	003d08ff 	.word	0x003d08ff
 8005660:	431bde83 	.word	0x431bde83
 8005664:	10624dd3 	.word	0x10624dd3

08005668 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af02      	add	r7, sp, #8
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	4608      	mov	r0, r1
 8005672:	4611      	mov	r1, r2
 8005674:	461a      	mov	r2, r3
 8005676:	4603      	mov	r3, r0
 8005678:	817b      	strh	r3, [r7, #10]
 800567a:	460b      	mov	r3, r1
 800567c:	813b      	strh	r3, [r7, #8]
 800567e:	4613      	mov	r3, r2
 8005680:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005682:	f7fc fe99 	bl	80023b8 <HAL_GetTick>
 8005686:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b20      	cmp	r3, #32
 8005692:	f040 80d9 	bne.w	8005848 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	2319      	movs	r3, #25
 800569c:	2201      	movs	r2, #1
 800569e:	496d      	ldr	r1, [pc, #436]	; (8005854 <HAL_I2C_Mem_Write+0x1ec>)
 80056a0:	68f8      	ldr	r0, [r7, #12]
 80056a2:	f000 fc8b 	bl	8005fbc <I2C_WaitOnFlagUntilTimeout>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80056ac:	2302      	movs	r3, #2
 80056ae:	e0cc      	b.n	800584a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <HAL_I2C_Mem_Write+0x56>
 80056ba:	2302      	movs	r3, #2
 80056bc:	e0c5      	b.n	800584a <HAL_I2C_Mem_Write+0x1e2>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d007      	beq.n	80056e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f042 0201 	orr.w	r2, r2, #1
 80056e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2221      	movs	r2, #33	; 0x21
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2240      	movs	r2, #64	; 0x40
 8005700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6a3a      	ldr	r2, [r7, #32]
 800570e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005714:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800571a:	b29a      	uxth	r2, r3
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	4a4d      	ldr	r2, [pc, #308]	; (8005858 <HAL_I2C_Mem_Write+0x1f0>)
 8005724:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005726:	88f8      	ldrh	r0, [r7, #6]
 8005728:	893a      	ldrh	r2, [r7, #8]
 800572a:	8979      	ldrh	r1, [r7, #10]
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	9301      	str	r3, [sp, #4]
 8005730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005732:	9300      	str	r3, [sp, #0]
 8005734:	4603      	mov	r3, r0
 8005736:	68f8      	ldr	r0, [r7, #12]
 8005738:	f000 fac2 	bl	8005cc0 <I2C_RequestMemoryWrite>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	d052      	beq.n	80057e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e081      	b.n	800584a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f000 fd50 	bl	80061f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00d      	beq.n	8005772 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575a:	2b04      	cmp	r3, #4
 800575c:	d107      	bne.n	800576e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800576c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e06b      	b.n	800584a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005776:	781a      	ldrb	r2, [r3, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005782:	1c5a      	adds	r2, r3, #1
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578c:	3b01      	subs	r3, #1
 800578e:	b29a      	uxth	r2, r3
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005798:	b29b      	uxth	r3, r3
 800579a:	3b01      	subs	r3, #1
 800579c:	b29a      	uxth	r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	f003 0304 	and.w	r3, r3, #4
 80057ac:	2b04      	cmp	r3, #4
 80057ae:	d11b      	bne.n	80057e8 <HAL_I2C_Mem_Write+0x180>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d017      	beq.n	80057e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057bc:	781a      	ldrb	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c8:	1c5a      	adds	r2, r3, #1
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057de:	b29b      	uxth	r3, r3
 80057e0:	3b01      	subs	r3, #1
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1aa      	bne.n	8005746 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 fd43 	bl	8006280 <I2C_WaitOnBTFFlagUntilTimeout>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00d      	beq.n	800581c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005804:	2b04      	cmp	r3, #4
 8005806:	d107      	bne.n	8005818 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005816:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e016      	b.n	800584a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800582a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005844:	2300      	movs	r3, #0
 8005846:	e000      	b.n	800584a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005848:	2302      	movs	r3, #2
  }
}
 800584a:	4618      	mov	r0, r3
 800584c:	3718      	adds	r7, #24
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	00100002 	.word	0x00100002
 8005858:	ffff0000 	.word	0xffff0000

0800585c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b08c      	sub	sp, #48	; 0x30
 8005860:	af02      	add	r7, sp, #8
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	4608      	mov	r0, r1
 8005866:	4611      	mov	r1, r2
 8005868:	461a      	mov	r2, r3
 800586a:	4603      	mov	r3, r0
 800586c:	817b      	strh	r3, [r7, #10]
 800586e:	460b      	mov	r3, r1
 8005870:	813b      	strh	r3, [r7, #8]
 8005872:	4613      	mov	r3, r2
 8005874:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005876:	f7fc fd9f 	bl	80023b8 <HAL_GetTick>
 800587a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005882:	b2db      	uxtb	r3, r3
 8005884:	2b20      	cmp	r3, #32
 8005886:	f040 8214 	bne.w	8005cb2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800588a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588c:	9300      	str	r3, [sp, #0]
 800588e:	2319      	movs	r3, #25
 8005890:	2201      	movs	r2, #1
 8005892:	497b      	ldr	r1, [pc, #492]	; (8005a80 <HAL_I2C_Mem_Read+0x224>)
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f000 fb91 	bl	8005fbc <I2C_WaitOnFlagUntilTimeout>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d001      	beq.n	80058a4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80058a0:	2302      	movs	r3, #2
 80058a2:	e207      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d101      	bne.n	80058b2 <HAL_I2C_Mem_Read+0x56>
 80058ae:	2302      	movs	r3, #2
 80058b0:	e200      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d007      	beq.n	80058d8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0201 	orr.w	r2, r2, #1
 80058d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2222      	movs	r2, #34	; 0x22
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2240      	movs	r2, #64	; 0x40
 80058f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005902:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005908:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800590e:	b29a      	uxth	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	4a5b      	ldr	r2, [pc, #364]	; (8005a84 <HAL_I2C_Mem_Read+0x228>)
 8005918:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800591a:	88f8      	ldrh	r0, [r7, #6]
 800591c:	893a      	ldrh	r2, [r7, #8]
 800591e:	8979      	ldrh	r1, [r7, #10]
 8005920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005922:	9301      	str	r3, [sp, #4]
 8005924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005926:	9300      	str	r3, [sp, #0]
 8005928:	4603      	mov	r3, r0
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f000 fa5e 	bl	8005dec <I2C_RequestMemoryRead>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d001      	beq.n	800593a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e1bc      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800593e:	2b00      	cmp	r3, #0
 8005940:	d113      	bne.n	800596a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005942:	2300      	movs	r3, #0
 8005944:	623b      	str	r3, [r7, #32]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	695b      	ldr	r3, [r3, #20]
 800594c:	623b      	str	r3, [r7, #32]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	623b      	str	r3, [r7, #32]
 8005956:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	e190      	b.n	8005c8c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800596e:	2b01      	cmp	r3, #1
 8005970:	d11b      	bne.n	80059aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005980:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005982:	2300      	movs	r3, #0
 8005984:	61fb      	str	r3, [r7, #28]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	695b      	ldr	r3, [r3, #20]
 800598c:	61fb      	str	r3, [r7, #28]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	61fb      	str	r3, [r7, #28]
 8005996:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	e170      	b.n	8005c8c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d11b      	bne.n	80059ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059d2:	2300      	movs	r3, #0
 80059d4:	61bb      	str	r3, [r7, #24]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	61bb      	str	r3, [r7, #24]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	61bb      	str	r3, [r7, #24]
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	e150      	b.n	8005c8c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059ea:	2300      	movs	r3, #0
 80059ec:	617b      	str	r3, [r7, #20]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	617b      	str	r3, [r7, #20]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	699b      	ldr	r3, [r3, #24]
 80059fc:	617b      	str	r3, [r7, #20]
 80059fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005a00:	e144      	b.n	8005c8c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a06:	2b03      	cmp	r3, #3
 8005a08:	f200 80f1 	bhi.w	8005bee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d123      	bne.n	8005a5c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 fc79 	bl	8006310 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d001      	beq.n	8005a28 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e145      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	691a      	ldr	r2, [r3, #16]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a32:	b2d2      	uxtb	r2, r2
 8005a34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	1c5a      	adds	r2, r3, #1
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a44:	3b01      	subs	r3, #1
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	3b01      	subs	r3, #1
 8005a54:	b29a      	uxth	r2, r3
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a5a:	e117      	b.n	8005c8c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d14e      	bne.n	8005b02 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a66:	9300      	str	r3, [sp, #0]
 8005a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	4906      	ldr	r1, [pc, #24]	; (8005a88 <HAL_I2C_Mem_Read+0x22c>)
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f000 faa4 	bl	8005fbc <I2C_WaitOnFlagUntilTimeout>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d008      	beq.n	8005a8c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e11a      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
 8005a7e:	bf00      	nop
 8005a80:	00100002 	.word	0x00100002
 8005a84:	ffff0000 	.word	0xffff0000
 8005a88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	691a      	ldr	r2, [r3, #16]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa6:	b2d2      	uxtb	r2, r2
 8005aa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aae:	1c5a      	adds	r2, r3, #1
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	691a      	ldr	r2, [r3, #16]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae0:	1c5a      	adds	r2, r3, #1
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aea:	3b01      	subs	r3, #1
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	3b01      	subs	r3, #1
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b00:	e0c4      	b.n	8005c8c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b04:	9300      	str	r3, [sp, #0]
 8005b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b08:	2200      	movs	r2, #0
 8005b0a:	496c      	ldr	r1, [pc, #432]	; (8005cbc <HAL_I2C_Mem_Read+0x460>)
 8005b0c:	68f8      	ldr	r0, [r7, #12]
 8005b0e:	f000 fa55 	bl	8005fbc <I2C_WaitOnFlagUntilTimeout>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d001      	beq.n	8005b1c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e0cb      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	691a      	ldr	r2, [r3, #16]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3e:	1c5a      	adds	r2, r3, #1
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	b29a      	uxth	r2, r3
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b64:	2200      	movs	r2, #0
 8005b66:	4955      	ldr	r1, [pc, #340]	; (8005cbc <HAL_I2C_Mem_Read+0x460>)
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f000 fa27 	bl	8005fbc <I2C_WaitOnFlagUntilTimeout>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d001      	beq.n	8005b78 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e09d      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	691a      	ldr	r2, [r3, #16]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b92:	b2d2      	uxtb	r2, r2
 8005b94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	691a      	ldr	r2, [r3, #16]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bcc:	1c5a      	adds	r2, r3, #1
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	b29a      	uxth	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	3b01      	subs	r3, #1
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005bec:	e04e      	b.n	8005c8c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bf0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f000 fb8c 	bl	8006310 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d001      	beq.n	8005c02 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e058      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	691a      	ldr	r2, [r3, #16]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0c:	b2d2      	uxtb	r2, r2
 8005c0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c14:	1c5a      	adds	r2, r3, #1
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c1e:	3b01      	subs	r3, #1
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	d124      	bne.n	8005c8c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c46:	2b03      	cmp	r3, #3
 8005c48:	d107      	bne.n	8005c5a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c58:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c76:	3b01      	subs	r3, #1
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f47f aeb6 	bne.w	8005a02 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2220      	movs	r2, #32
 8005c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	e000      	b.n	8005cb4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
  }
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3728      	adds	r7, #40	; 0x28
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	00010004 	.word	0x00010004

08005cc0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b088      	sub	sp, #32
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	4608      	mov	r0, r1
 8005cca:	4611      	mov	r1, r2
 8005ccc:	461a      	mov	r2, r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	817b      	strh	r3, [r7, #10]
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	813b      	strh	r3, [r7, #8]
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ce8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005cf6:	68f8      	ldr	r0, [r7, #12]
 8005cf8:	f000 f960 	bl	8005fbc <I2C_WaitOnFlagUntilTimeout>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00d      	beq.n	8005d1e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d10:	d103      	bne.n	8005d1a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d18:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e05f      	b.n	8005dde <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d1e:	897b      	ldrh	r3, [r7, #10]
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	461a      	mov	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d30:	6a3a      	ldr	r2, [r7, #32]
 8005d32:	492d      	ldr	r1, [pc, #180]	; (8005de8 <I2C_RequestMemoryWrite+0x128>)
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	f000 f9bb 	bl	80060b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d001      	beq.n	8005d44 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e04c      	b.n	8005dde <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d44:	2300      	movs	r3, #0
 8005d46:	617b      	str	r3, [r7, #20]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	617b      	str	r3, [r7, #20]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	617b      	str	r3, [r7, #20]
 8005d58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d5c:	6a39      	ldr	r1, [r7, #32]
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f000 fa46 	bl	80061f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00d      	beq.n	8005d86 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	d107      	bne.n	8005d82 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e02b      	b.n	8005dde <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d86:	88fb      	ldrh	r3, [r7, #6]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d105      	bne.n	8005d98 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d8c:	893b      	ldrh	r3, [r7, #8]
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	611a      	str	r2, [r3, #16]
 8005d96:	e021      	b.n	8005ddc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d98:	893b      	ldrh	r3, [r7, #8]
 8005d9a:	0a1b      	lsrs	r3, r3, #8
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	b2da      	uxtb	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005da6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005da8:	6a39      	ldr	r1, [r7, #32]
 8005daa:	68f8      	ldr	r0, [r7, #12]
 8005dac:	f000 fa20 	bl	80061f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00d      	beq.n	8005dd2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dba:	2b04      	cmp	r3, #4
 8005dbc:	d107      	bne.n	8005dce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dcc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e005      	b.n	8005dde <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dd2:	893b      	ldrh	r3, [r7, #8]
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3718      	adds	r7, #24
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	00010002 	.word	0x00010002

08005dec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b088      	sub	sp, #32
 8005df0:	af02      	add	r7, sp, #8
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	4608      	mov	r0, r1
 8005df6:	4611      	mov	r1, r2
 8005df8:	461a      	mov	r2, r3
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	817b      	strh	r3, [r7, #10]
 8005dfe:	460b      	mov	r3, r1
 8005e00:	813b      	strh	r3, [r7, #8]
 8005e02:	4613      	mov	r3, r2
 8005e04:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e14:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e28:	9300      	str	r3, [sp, #0]
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	f000 f8c2 	bl	8005fbc <I2C_WaitOnFlagUntilTimeout>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00d      	beq.n	8005e5a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e4c:	d103      	bne.n	8005e56 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e54:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e0aa      	b.n	8005fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e5a:	897b      	ldrh	r3, [r7, #10]
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	461a      	mov	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6c:	6a3a      	ldr	r2, [r7, #32]
 8005e6e:	4952      	ldr	r1, [pc, #328]	; (8005fb8 <I2C_RequestMemoryRead+0x1cc>)
 8005e70:	68f8      	ldr	r0, [r7, #12]
 8005e72:	f000 f91d 	bl	80060b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d001      	beq.n	8005e80 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e097      	b.n	8005fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e80:	2300      	movs	r3, #0
 8005e82:	617b      	str	r3, [r7, #20]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	617b      	str	r3, [r7, #20]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e98:	6a39      	ldr	r1, [r7, #32]
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 f9a8 	bl	80061f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d00d      	beq.n	8005ec2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eaa:	2b04      	cmp	r3, #4
 8005eac:	d107      	bne.n	8005ebe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ebc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e076      	b.n	8005fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ec2:	88fb      	ldrh	r3, [r7, #6]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d105      	bne.n	8005ed4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ec8:	893b      	ldrh	r3, [r7, #8]
 8005eca:	b2da      	uxtb	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	611a      	str	r2, [r3, #16]
 8005ed2:	e021      	b.n	8005f18 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005ed4:	893b      	ldrh	r3, [r7, #8]
 8005ed6:	0a1b      	lsrs	r3, r3, #8
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ee4:	6a39      	ldr	r1, [r7, #32]
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 f982 	bl	80061f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00d      	beq.n	8005f0e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef6:	2b04      	cmp	r3, #4
 8005ef8:	d107      	bne.n	8005f0a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e050      	b.n	8005fb0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f0e:	893b      	ldrh	r3, [r7, #8]
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f1a:	6a39      	ldr	r1, [r7, #32]
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f000 f967 	bl	80061f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00d      	beq.n	8005f44 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	d107      	bne.n	8005f40 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e035      	b.n	8005fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f52:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f56:	9300      	str	r3, [sp, #0]
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f000 f82b 	bl	8005fbc <I2C_WaitOnFlagUntilTimeout>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00d      	beq.n	8005f88 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f7a:	d103      	bne.n	8005f84 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e013      	b.n	8005fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f88:	897b      	ldrh	r3, [r7, #10]
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	f043 0301 	orr.w	r3, r3, #1
 8005f90:	b2da      	uxtb	r2, r3
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9a:	6a3a      	ldr	r2, [r7, #32]
 8005f9c:	4906      	ldr	r1, [pc, #24]	; (8005fb8 <I2C_RequestMemoryRead+0x1cc>)
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f000 f886 	bl	80060b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d001      	beq.n	8005fae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e000      	b.n	8005fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3718      	adds	r7, #24
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	00010002 	.word	0x00010002

08005fbc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	603b      	str	r3, [r7, #0]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fcc:	e048      	b.n	8006060 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd4:	d044      	beq.n	8006060 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fd6:	f7fc f9ef 	bl	80023b8 <HAL_GetTick>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	683a      	ldr	r2, [r7, #0]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d302      	bcc.n	8005fec <I2C_WaitOnFlagUntilTimeout+0x30>
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d139      	bne.n	8006060 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	0c1b      	lsrs	r3, r3, #16
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d10d      	bne.n	8006012 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	695b      	ldr	r3, [r3, #20]
 8005ffc:	43da      	mvns	r2, r3
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	4013      	ands	r3, r2
 8006002:	b29b      	uxth	r3, r3
 8006004:	2b00      	cmp	r3, #0
 8006006:	bf0c      	ite	eq
 8006008:	2301      	moveq	r3, #1
 800600a:	2300      	movne	r3, #0
 800600c:	b2db      	uxtb	r3, r3
 800600e:	461a      	mov	r2, r3
 8006010:	e00c      	b.n	800602c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	699b      	ldr	r3, [r3, #24]
 8006018:	43da      	mvns	r2, r3
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	4013      	ands	r3, r2
 800601e:	b29b      	uxth	r3, r3
 8006020:	2b00      	cmp	r3, #0
 8006022:	bf0c      	ite	eq
 8006024:	2301      	moveq	r3, #1
 8006026:	2300      	movne	r3, #0
 8006028:	b2db      	uxtb	r3, r3
 800602a:	461a      	mov	r2, r3
 800602c:	79fb      	ldrb	r3, [r7, #7]
 800602e:	429a      	cmp	r2, r3
 8006030:	d116      	bne.n	8006060 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2220      	movs	r2, #32
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604c:	f043 0220 	orr.w	r2, r3, #32
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e023      	b.n	80060a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	0c1b      	lsrs	r3, r3, #16
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b01      	cmp	r3, #1
 8006068:	d10d      	bne.n	8006086 <I2C_WaitOnFlagUntilTimeout+0xca>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	43da      	mvns	r2, r3
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	4013      	ands	r3, r2
 8006076:	b29b      	uxth	r3, r3
 8006078:	2b00      	cmp	r3, #0
 800607a:	bf0c      	ite	eq
 800607c:	2301      	moveq	r3, #1
 800607e:	2300      	movne	r3, #0
 8006080:	b2db      	uxtb	r3, r3
 8006082:	461a      	mov	r2, r3
 8006084:	e00c      	b.n	80060a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	43da      	mvns	r2, r3
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	4013      	ands	r3, r2
 8006092:	b29b      	uxth	r3, r3
 8006094:	2b00      	cmp	r3, #0
 8006096:	bf0c      	ite	eq
 8006098:	2301      	moveq	r3, #1
 800609a:	2300      	movne	r3, #0
 800609c:	b2db      	uxtb	r3, r3
 800609e:	461a      	mov	r2, r3
 80060a0:	79fb      	ldrb	r3, [r7, #7]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d093      	beq.n	8005fce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
 80060bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060be:	e071      	b.n	80061a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060ce:	d123      	bne.n	8006118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80060e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2220      	movs	r2, #32
 80060f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006104:	f043 0204 	orr.w	r2, r3, #4
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e067      	b.n	80061e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611e:	d041      	beq.n	80061a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006120:	f7fc f94a 	bl	80023b8 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	429a      	cmp	r2, r3
 800612e:	d302      	bcc.n	8006136 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d136      	bne.n	80061a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	0c1b      	lsrs	r3, r3, #16
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b01      	cmp	r3, #1
 800613e:	d10c      	bne.n	800615a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	43da      	mvns	r2, r3
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	4013      	ands	r3, r2
 800614c:	b29b      	uxth	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	bf14      	ite	ne
 8006152:	2301      	movne	r3, #1
 8006154:	2300      	moveq	r3, #0
 8006156:	b2db      	uxtb	r3, r3
 8006158:	e00b      	b.n	8006172 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	43da      	mvns	r2, r3
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	4013      	ands	r3, r2
 8006166:	b29b      	uxth	r3, r3
 8006168:	2b00      	cmp	r3, #0
 800616a:	bf14      	ite	ne
 800616c:	2301      	movne	r3, #1
 800616e:	2300      	moveq	r3, #0
 8006170:	b2db      	uxtb	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d016      	beq.n	80061a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2220      	movs	r2, #32
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006190:	f043 0220 	orr.w	r2, r3, #32
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e021      	b.n	80061e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	0c1b      	lsrs	r3, r3, #16
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d10c      	bne.n	80061c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	695b      	ldr	r3, [r3, #20]
 80061b4:	43da      	mvns	r2, r3
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	4013      	ands	r3, r2
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	2b00      	cmp	r3, #0
 80061be:	bf14      	ite	ne
 80061c0:	2301      	movne	r3, #1
 80061c2:	2300      	moveq	r3, #0
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	e00b      	b.n	80061e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	43da      	mvns	r2, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	4013      	ands	r3, r2
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	bf14      	ite	ne
 80061da:	2301      	movne	r3, #1
 80061dc:	2300      	moveq	r3, #0
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f47f af6d 	bne.w	80060c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3710      	adds	r7, #16
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061fc:	e034      	b.n	8006268 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f000 f8e3 	bl	80063ca <I2C_IsAcknowledgeFailed>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d001      	beq.n	800620e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e034      	b.n	8006278 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006214:	d028      	beq.n	8006268 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006216:	f7fc f8cf 	bl	80023b8 <HAL_GetTick>
 800621a:	4602      	mov	r2, r0
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	68ba      	ldr	r2, [r7, #8]
 8006222:	429a      	cmp	r2, r3
 8006224:	d302      	bcc.n	800622c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d11d      	bne.n	8006268 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006236:	2b80      	cmp	r3, #128	; 0x80
 8006238:	d016      	beq.n	8006268 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006254:	f043 0220 	orr.w	r2, r3, #32
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e007      	b.n	8006278 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	695b      	ldr	r3, [r3, #20]
 800626e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006272:	2b80      	cmp	r3, #128	; 0x80
 8006274:	d1c3      	bne.n	80061fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3710      	adds	r7, #16
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800628c:	e034      	b.n	80062f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800628e:	68f8      	ldr	r0, [r7, #12]
 8006290:	f000 f89b 	bl	80063ca <I2C_IsAcknowledgeFailed>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d001      	beq.n	800629e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e034      	b.n	8006308 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a4:	d028      	beq.n	80062f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062a6:	f7fc f887 	bl	80023b8 <HAL_GetTick>
 80062aa:	4602      	mov	r2, r0
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	1ad3      	subs	r3, r2, r3
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d302      	bcc.n	80062bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d11d      	bne.n	80062f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	f003 0304 	and.w	r3, r3, #4
 80062c6:	2b04      	cmp	r3, #4
 80062c8:	d016      	beq.n	80062f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2220      	movs	r2, #32
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e4:	f043 0220 	orr.w	r2, r3, #32
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e007      	b.n	8006308 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	f003 0304 	and.w	r3, r3, #4
 8006302:	2b04      	cmp	r3, #4
 8006304:	d1c3      	bne.n	800628e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800631c:	e049      	b.n	80063b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	695b      	ldr	r3, [r3, #20]
 8006324:	f003 0310 	and.w	r3, r3, #16
 8006328:	2b10      	cmp	r3, #16
 800632a:	d119      	bne.n	8006360 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f06f 0210 	mvn.w	r2, #16
 8006334:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2200      	movs	r2, #0
 800633a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2220      	movs	r2, #32
 8006340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e030      	b.n	80063c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006360:	f7fc f82a 	bl	80023b8 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	429a      	cmp	r2, r3
 800636e:	d302      	bcc.n	8006376 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d11d      	bne.n	80063b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006380:	2b40      	cmp	r3, #64	; 0x40
 8006382:	d016      	beq.n	80063b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2220      	movs	r2, #32
 800638e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639e:	f043 0220 	orr.w	r2, r3, #32
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e007      	b.n	80063c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	695b      	ldr	r3, [r3, #20]
 80063b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063bc:	2b40      	cmp	r3, #64	; 0x40
 80063be:	d1ae      	bne.n	800631e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3710      	adds	r7, #16
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b083      	sub	sp, #12
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	695b      	ldr	r3, [r3, #20]
 80063d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063e0:	d11b      	bne.n	800641a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80063ea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2220      	movs	r2, #32
 80063f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006406:	f043 0204 	orr.w	r2, r3, #4
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e000      	b.n	800641c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800641a:	2300      	movs	r3, #0
}
 800641c:	4618      	mov	r0, r3
 800641e:	370c      	adds	r7, #12
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b088      	sub	sp, #32
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e128      	b.n	800668c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006440:	b2db      	uxtb	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d109      	bne.n	800645a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a90      	ldr	r2, [pc, #576]	; (8006694 <HAL_I2S_Init+0x26c>)
 8006452:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7fb fbff 	bl	8001c58 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2202      	movs	r2, #2
 800645e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	6812      	ldr	r2, [r2, #0]
 800646c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006470:	f023 030f 	bic.w	r3, r3, #15
 8006474:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2202      	movs	r2, #2
 800647c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	2b02      	cmp	r3, #2
 8006484:	d060      	beq.n	8006548 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d102      	bne.n	8006494 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800648e:	2310      	movs	r3, #16
 8006490:	617b      	str	r3, [r7, #20]
 8006492:	e001      	b.n	8006498 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006494:	2320      	movs	r3, #32
 8006496:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	2b20      	cmp	r3, #32
 800649e:	d802      	bhi.n	80064a6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	005b      	lsls	r3, r3, #1
 80064a4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80064a6:	2001      	movs	r0, #1
 80064a8:	f001 f9d8 	bl	800785c <HAL_RCCEx_GetPeriphCLKFreq>
 80064ac:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064b6:	d125      	bne.n	8006504 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d010      	beq.n	80064e2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80064ca:	4613      	mov	r3, r2
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4413      	add	r3, r2
 80064d0:	005b      	lsls	r3, r3, #1
 80064d2:	461a      	mov	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80064dc:	3305      	adds	r3, #5
 80064de:	613b      	str	r3, [r7, #16]
 80064e0:	e01f      	b.n	8006522 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	00db      	lsls	r3, r3, #3
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80064ec:	4613      	mov	r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	4413      	add	r3, r2
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	461a      	mov	r2, r3
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80064fe:	3305      	adds	r3, #5
 8006500:	613b      	str	r3, [r7, #16]
 8006502:	e00e      	b.n	8006522 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	fbb2 f2f3 	udiv	r2, r2, r3
 800650c:	4613      	mov	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	4413      	add	r3, r2
 8006512:	005b      	lsls	r3, r3, #1
 8006514:	461a      	mov	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	fbb2 f3f3 	udiv	r3, r2, r3
 800651e:	3305      	adds	r3, #5
 8006520:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	4a5c      	ldr	r2, [pc, #368]	; (8006698 <HAL_I2S_Init+0x270>)
 8006526:	fba2 2303 	umull	r2, r3, r2, r3
 800652a:	08db      	lsrs	r3, r3, #3
 800652c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	085b      	lsrs	r3, r3, #1
 800653e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	021b      	lsls	r3, r3, #8
 8006544:	61bb      	str	r3, [r7, #24]
 8006546:	e003      	b.n	8006550 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006548:	2302      	movs	r3, #2
 800654a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800654c:	2300      	movs	r3, #0
 800654e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	2b01      	cmp	r3, #1
 8006554:	d902      	bls.n	800655c <HAL_I2S_Init+0x134>
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	2bff      	cmp	r3, #255	; 0xff
 800655a:	d907      	bls.n	800656c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006560:	f043 0210 	orr.w	r2, r3, #16
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e08f      	b.n	800668c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	691a      	ldr	r2, [r3, #16]
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	ea42 0103 	orr.w	r1, r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	69fa      	ldr	r2, [r7, #28]
 800657c:	430a      	orrs	r2, r1
 800657e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	69db      	ldr	r3, [r3, #28]
 8006586:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800658a:	f023 030f 	bic.w	r3, r3, #15
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	6851      	ldr	r1, [r2, #4]
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	6892      	ldr	r2, [r2, #8]
 8006596:	4311      	orrs	r1, r2
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	68d2      	ldr	r2, [r2, #12]
 800659c:	4311      	orrs	r1, r2
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	6992      	ldr	r2, [r2, #24]
 80065a2:	430a      	orrs	r2, r1
 80065a4:	431a      	orrs	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065ae:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d161      	bne.n	800667c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a38      	ldr	r2, [pc, #224]	; (800669c <HAL_I2S_Init+0x274>)
 80065bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a37      	ldr	r2, [pc, #220]	; (80066a0 <HAL_I2S_Init+0x278>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d101      	bne.n	80065cc <HAL_I2S_Init+0x1a4>
 80065c8:	4b36      	ldr	r3, [pc, #216]	; (80066a4 <HAL_I2S_Init+0x27c>)
 80065ca:	e001      	b.n	80065d0 <HAL_I2S_Init+0x1a8>
 80065cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80065d0:	69db      	ldr	r3, [r3, #28]
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	6812      	ldr	r2, [r2, #0]
 80065d6:	4932      	ldr	r1, [pc, #200]	; (80066a0 <HAL_I2S_Init+0x278>)
 80065d8:	428a      	cmp	r2, r1
 80065da:	d101      	bne.n	80065e0 <HAL_I2S_Init+0x1b8>
 80065dc:	4a31      	ldr	r2, [pc, #196]	; (80066a4 <HAL_I2S_Init+0x27c>)
 80065de:	e001      	b.n	80065e4 <HAL_I2S_Init+0x1bc>
 80065e0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80065e4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80065e8:	f023 030f 	bic.w	r3, r3, #15
 80065ec:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a2b      	ldr	r2, [pc, #172]	; (80066a0 <HAL_I2S_Init+0x278>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d101      	bne.n	80065fc <HAL_I2S_Init+0x1d4>
 80065f8:	4b2a      	ldr	r3, [pc, #168]	; (80066a4 <HAL_I2S_Init+0x27c>)
 80065fa:	e001      	b.n	8006600 <HAL_I2S_Init+0x1d8>
 80065fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006600:	2202      	movs	r2, #2
 8006602:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a25      	ldr	r2, [pc, #148]	; (80066a0 <HAL_I2S_Init+0x278>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d101      	bne.n	8006612 <HAL_I2S_Init+0x1ea>
 800660e:	4b25      	ldr	r3, [pc, #148]	; (80066a4 <HAL_I2S_Init+0x27c>)
 8006610:	e001      	b.n	8006616 <HAL_I2S_Init+0x1ee>
 8006612:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006616:	69db      	ldr	r3, [r3, #28]
 8006618:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006622:	d003      	beq.n	800662c <HAL_I2S_Init+0x204>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d103      	bne.n	8006634 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800662c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006630:	613b      	str	r3, [r7, #16]
 8006632:	e001      	b.n	8006638 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006634:	2300      	movs	r3, #0
 8006636:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006642:	4313      	orrs	r3, r2
 8006644:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800664c:	4313      	orrs	r3, r2
 800664e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006656:	4313      	orrs	r3, r2
 8006658:	b29a      	uxth	r2, r3
 800665a:	897b      	ldrh	r3, [r7, #10]
 800665c:	4313      	orrs	r3, r2
 800665e:	b29b      	uxth	r3, r3
 8006660:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006664:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a0d      	ldr	r2, [pc, #52]	; (80066a0 <HAL_I2S_Init+0x278>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d101      	bne.n	8006674 <HAL_I2S_Init+0x24c>
 8006670:	4b0c      	ldr	r3, [pc, #48]	; (80066a4 <HAL_I2S_Init+0x27c>)
 8006672:	e001      	b.n	8006678 <HAL_I2S_Init+0x250>
 8006674:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006678:	897a      	ldrh	r2, [r7, #10]
 800667a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3720      	adds	r7, #32
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	0800679f 	.word	0x0800679f
 8006698:	cccccccd 	.word	0xcccccccd
 800669c:	080068b5 	.word	0x080068b5
 80066a0:	40003800 	.word	0x40003800
 80066a4:	40003400 	.word	0x40003400

080066a8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80066b0:	bf00      	nop
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80066c4:	bf00      	nop
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f0:	881a      	ldrh	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fc:	1c9a      	adds	r2, r3, #2
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006706:	b29b      	uxth	r3, r3
 8006708:	3b01      	subs	r3, #1
 800670a:	b29a      	uxth	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10e      	bne.n	8006738 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006728:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7ff ffb8 	bl	80066a8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006738:	bf00      	nop
 800673a:	3708      	adds	r7, #8
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b082      	sub	sp, #8
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68da      	ldr	r2, [r3, #12]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006752:	b292      	uxth	r2, r2
 8006754:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800675a:	1c9a      	adds	r2, r3, #2
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006764:	b29b      	uxth	r3, r3
 8006766:	3b01      	subs	r3, #1
 8006768:	b29a      	uxth	r2, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006772:	b29b      	uxth	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	d10e      	bne.n	8006796 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	685a      	ldr	r2, [r3, #4]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006786:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f7ff ff93 	bl	80066bc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006796:	bf00      	nop
 8006798:	3708      	adds	r7, #8
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800679e:	b580      	push	{r7, lr}
 80067a0:	b086      	sub	sp, #24
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b04      	cmp	r3, #4
 80067b8:	d13a      	bne.n	8006830 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f003 0301 	and.w	r3, r3, #1
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d109      	bne.n	80067d8 <I2S_IRQHandler+0x3a>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ce:	2b40      	cmp	r3, #64	; 0x40
 80067d0:	d102      	bne.n	80067d8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7ff ffb4 	bl	8006740 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067de:	2b40      	cmp	r3, #64	; 0x40
 80067e0:	d126      	bne.n	8006830 <I2S_IRQHandler+0x92>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f003 0320 	and.w	r3, r3, #32
 80067ec:	2b20      	cmp	r3, #32
 80067ee:	d11f      	bne.n	8006830 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80067fe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006800:	2300      	movs	r3, #0
 8006802:	613b      	str	r3, [r7, #16]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	613b      	str	r3, [r7, #16]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	613b      	str	r3, [r7, #16]
 8006814:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006822:	f043 0202 	orr.w	r2, r3, #2
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7ff ff50 	bl	80066d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b03      	cmp	r3, #3
 800683a:	d136      	bne.n	80068aa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f003 0302 	and.w	r3, r3, #2
 8006842:	2b02      	cmp	r3, #2
 8006844:	d109      	bne.n	800685a <I2S_IRQHandler+0xbc>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006850:	2b80      	cmp	r3, #128	; 0x80
 8006852:	d102      	bne.n	800685a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f7ff ff45 	bl	80066e4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	f003 0308 	and.w	r3, r3, #8
 8006860:	2b08      	cmp	r3, #8
 8006862:	d122      	bne.n	80068aa <I2S_IRQHandler+0x10c>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f003 0320 	and.w	r3, r3, #32
 800686e:	2b20      	cmp	r3, #32
 8006870:	d11b      	bne.n	80068aa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006880:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006882:	2300      	movs	r3, #0
 8006884:	60fb      	str	r3, [r7, #12]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	60fb      	str	r3, [r7, #12]
 800688e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800689c:	f043 0204 	orr.w	r2, r3, #4
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f7ff ff13 	bl	80066d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80068aa:	bf00      	nop
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
	...

080068b4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a92      	ldr	r2, [pc, #584]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d101      	bne.n	80068d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80068ce:	4b92      	ldr	r3, [pc, #584]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80068d0:	e001      	b.n	80068d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80068d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a8b      	ldr	r2, [pc, #556]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d101      	bne.n	80068f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80068ec:	4b8a      	ldr	r3, [pc, #552]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80068ee:	e001      	b.n	80068f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80068f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006900:	d004      	beq.n	800690c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	2b00      	cmp	r3, #0
 8006908:	f040 8099 	bne.w	8006a3e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	f003 0302 	and.w	r3, r3, #2
 8006912:	2b02      	cmp	r3, #2
 8006914:	d107      	bne.n	8006926 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 f925 	bl	8006b70 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	f003 0301 	and.w	r3, r3, #1
 800692c:	2b01      	cmp	r3, #1
 800692e:	d107      	bne.n	8006940 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006936:	2b00      	cmp	r3, #0
 8006938:	d002      	beq.n	8006940 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f9c8 	bl	8006cd0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006946:	2b40      	cmp	r3, #64	; 0x40
 8006948:	d13a      	bne.n	80069c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b00      	cmp	r3, #0
 8006952:	d035      	beq.n	80069c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a6e      	ldr	r2, [pc, #440]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d101      	bne.n	8006962 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800695e:	4b6e      	ldr	r3, [pc, #440]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006960:	e001      	b.n	8006966 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006962:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006966:	685a      	ldr	r2, [r3, #4]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4969      	ldr	r1, [pc, #420]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800696e:	428b      	cmp	r3, r1
 8006970:	d101      	bne.n	8006976 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006972:	4b69      	ldr	r3, [pc, #420]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006974:	e001      	b.n	800697a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006976:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800697a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800697e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	685a      	ldr	r2, [r3, #4]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800698e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006990:	2300      	movs	r3, #0
 8006992:	60fb      	str	r3, [r7, #12]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	60fb      	str	r3, [r7, #12]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	60fb      	str	r3, [r7, #12]
 80069a4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b2:	f043 0202 	orr.w	r2, r3, #2
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f7ff fe88 	bl	80066d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	f003 0308 	and.w	r3, r3, #8
 80069c6:	2b08      	cmp	r3, #8
 80069c8:	f040 80c3 	bne.w	8006b52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	f003 0320 	and.w	r3, r3, #32
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f000 80bd 	beq.w	8006b52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	685a      	ldr	r2, [r3, #4]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80069e6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a49      	ldr	r2, [pc, #292]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d101      	bne.n	80069f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80069f2:	4b49      	ldr	r3, [pc, #292]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069f4:	e001      	b.n	80069fa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80069f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4944      	ldr	r1, [pc, #272]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a02:	428b      	cmp	r3, r1
 8006a04:	d101      	bne.n	8006a0a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006a06:	4b44      	ldr	r3, [pc, #272]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a08:	e001      	b.n	8006a0e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006a0a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a0e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006a12:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006a14:	2300      	movs	r3, #0
 8006a16:	60bb      	str	r3, [r7, #8]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	60bb      	str	r3, [r7, #8]
 8006a20:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2201      	movs	r2, #1
 8006a26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2e:	f043 0204 	orr.w	r2, r3, #4
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7ff fe4a 	bl	80066d0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006a3c:	e089      	b.n	8006b52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	f003 0302 	and.w	r3, r3, #2
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d107      	bne.n	8006a58 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d002      	beq.n	8006a58 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f000 f8be 	bl	8006bd4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	f003 0301 	and.w	r3, r3, #1
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d107      	bne.n	8006a72 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d002      	beq.n	8006a72 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f8fd 	bl	8006c6c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a78:	2b40      	cmp	r3, #64	; 0x40
 8006a7a:	d12f      	bne.n	8006adc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	f003 0320 	and.w	r3, r3, #32
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d02a      	beq.n	8006adc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006a94:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a1e      	ldr	r2, [pc, #120]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d101      	bne.n	8006aa4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006aa0:	4b1d      	ldr	r3, [pc, #116]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006aa2:	e001      	b.n	8006aa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006aa4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006aa8:	685a      	ldr	r2, [r3, #4]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4919      	ldr	r1, [pc, #100]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ab0:	428b      	cmp	r3, r1
 8006ab2:	d101      	bne.n	8006ab8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006ab4:	4b18      	ldr	r3, [pc, #96]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006ab6:	e001      	b.n	8006abc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006ab8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006abc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006ac0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ace:	f043 0202 	orr.w	r2, r3, #2
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f7ff fdfa 	bl	80066d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	f003 0308 	and.w	r3, r3, #8
 8006ae2:	2b08      	cmp	r3, #8
 8006ae4:	d136      	bne.n	8006b54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	f003 0320 	and.w	r3, r3, #32
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d031      	beq.n	8006b54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a07      	ldr	r2, [pc, #28]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d101      	bne.n	8006afe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006afa:	4b07      	ldr	r3, [pc, #28]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006afc:	e001      	b.n	8006b02 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006afe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b02:	685a      	ldr	r2, [r3, #4]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4902      	ldr	r1, [pc, #8]	; (8006b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b0a:	428b      	cmp	r3, r1
 8006b0c:	d106      	bne.n	8006b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006b0e:	4b02      	ldr	r3, [pc, #8]	; (8006b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b10:	e006      	b.n	8006b20 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006b12:	bf00      	nop
 8006b14:	40003800 	.word	0x40003800
 8006b18:	40003400 	.word	0x40003400
 8006b1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006b24:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	685a      	ldr	r2, [r3, #4]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006b34:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b42:	f043 0204 	orr.w	r2, r3, #4
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff fdc0 	bl	80066d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006b50:	e000      	b.n	8006b54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006b52:	bf00      	nop
}
 8006b54:	bf00      	nop
 8006b56:	3720      	adds	r7, #32
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b082      	sub	sp, #8
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7c:	1c99      	adds	r1, r3, #2
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	6251      	str	r1, [r2, #36]	; 0x24
 8006b82:	881a      	ldrh	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	3b01      	subs	r3, #1
 8006b92:	b29a      	uxth	r2, r3
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d113      	bne.n	8006bca <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	685a      	ldr	r2, [r3, #4]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006bb0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d106      	bne.n	8006bca <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f7ff ffc9 	bl	8006b5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006bca:	bf00      	nop
 8006bcc:	3708      	adds	r7, #8
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
	...

08006bd4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be0:	1c99      	adds	r1, r3, #2
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	6251      	str	r1, [r2, #36]	; 0x24
 8006be6:	8819      	ldrh	r1, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a1d      	ldr	r2, [pc, #116]	; (8006c64 <I2SEx_TxISR_I2SExt+0x90>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d101      	bne.n	8006bf6 <I2SEx_TxISR_I2SExt+0x22>
 8006bf2:	4b1d      	ldr	r3, [pc, #116]	; (8006c68 <I2SEx_TxISR_I2SExt+0x94>)
 8006bf4:	e001      	b.n	8006bfa <I2SEx_TxISR_I2SExt+0x26>
 8006bf6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006bfa:	460a      	mov	r2, r1
 8006bfc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	3b01      	subs	r3, #1
 8006c06:	b29a      	uxth	r2, r3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d121      	bne.n	8006c5a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a12      	ldr	r2, [pc, #72]	; (8006c64 <I2SEx_TxISR_I2SExt+0x90>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d101      	bne.n	8006c24 <I2SEx_TxISR_I2SExt+0x50>
 8006c20:	4b11      	ldr	r3, [pc, #68]	; (8006c68 <I2SEx_TxISR_I2SExt+0x94>)
 8006c22:	e001      	b.n	8006c28 <I2SEx_TxISR_I2SExt+0x54>
 8006c24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c28:	685a      	ldr	r2, [r3, #4]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	490d      	ldr	r1, [pc, #52]	; (8006c64 <I2SEx_TxISR_I2SExt+0x90>)
 8006c30:	428b      	cmp	r3, r1
 8006c32:	d101      	bne.n	8006c38 <I2SEx_TxISR_I2SExt+0x64>
 8006c34:	4b0c      	ldr	r3, [pc, #48]	; (8006c68 <I2SEx_TxISR_I2SExt+0x94>)
 8006c36:	e001      	b.n	8006c3c <I2SEx_TxISR_I2SExt+0x68>
 8006c38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006c40:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d106      	bne.n	8006c5a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f7ff ff81 	bl	8006b5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006c5a:	bf00      	nop
 8006c5c:	3708      	adds	r7, #8
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	40003800 	.word	0x40003800
 8006c68:	40003400 	.word	0x40003400

08006c6c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68d8      	ldr	r0, [r3, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7e:	1c99      	adds	r1, r3, #2
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006c84:	b282      	uxth	r2, r0
 8006c86:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d113      	bne.n	8006cc8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006cae:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d106      	bne.n	8006cc8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f7ff ff4a 	bl	8006b5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006cc8:	bf00      	nop
 8006cca:	3708      	adds	r7, #8
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a20      	ldr	r2, [pc, #128]	; (8006d60 <I2SEx_RxISR_I2SExt+0x90>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d101      	bne.n	8006ce6 <I2SEx_RxISR_I2SExt+0x16>
 8006ce2:	4b20      	ldr	r3, [pc, #128]	; (8006d64 <I2SEx_RxISR_I2SExt+0x94>)
 8006ce4:	e001      	b.n	8006cea <I2SEx_RxISR_I2SExt+0x1a>
 8006ce6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006cea:	68d8      	ldr	r0, [r3, #12]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf0:	1c99      	adds	r1, r3, #2
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006cf6:	b282      	uxth	r2, r0
 8006cf8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	3b01      	subs	r3, #1
 8006d02:	b29a      	uxth	r2, r3
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d121      	bne.n	8006d56 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a12      	ldr	r2, [pc, #72]	; (8006d60 <I2SEx_RxISR_I2SExt+0x90>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d101      	bne.n	8006d20 <I2SEx_RxISR_I2SExt+0x50>
 8006d1c:	4b11      	ldr	r3, [pc, #68]	; (8006d64 <I2SEx_RxISR_I2SExt+0x94>)
 8006d1e:	e001      	b.n	8006d24 <I2SEx_RxISR_I2SExt+0x54>
 8006d20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	490d      	ldr	r1, [pc, #52]	; (8006d60 <I2SEx_RxISR_I2SExt+0x90>)
 8006d2c:	428b      	cmp	r3, r1
 8006d2e:	d101      	bne.n	8006d34 <I2SEx_RxISR_I2SExt+0x64>
 8006d30:	4b0c      	ldr	r3, [pc, #48]	; (8006d64 <I2SEx_RxISR_I2SExt+0x94>)
 8006d32:	e001      	b.n	8006d38 <I2SEx_RxISR_I2SExt+0x68>
 8006d34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d38:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006d3c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d106      	bne.n	8006d56 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f7ff ff03 	bl	8006b5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006d56:	bf00      	nop
 8006d58:	3708      	adds	r7, #8
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	40003800 	.word	0x40003800
 8006d64:	40003400 	.word	0x40003400

08006d68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b086      	sub	sp, #24
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d101      	bne.n	8006d7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e267      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0301 	and.w	r3, r3, #1
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d075      	beq.n	8006e72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d86:	4b88      	ldr	r3, [pc, #544]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f003 030c 	and.w	r3, r3, #12
 8006d8e:	2b04      	cmp	r3, #4
 8006d90:	d00c      	beq.n	8006dac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d92:	4b85      	ldr	r3, [pc, #532]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d9a:	2b08      	cmp	r3, #8
 8006d9c:	d112      	bne.n	8006dc4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d9e:	4b82      	ldr	r3, [pc, #520]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006da6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006daa:	d10b      	bne.n	8006dc4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dac:	4b7e      	ldr	r3, [pc, #504]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d05b      	beq.n	8006e70 <HAL_RCC_OscConfig+0x108>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d157      	bne.n	8006e70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e242      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dcc:	d106      	bne.n	8006ddc <HAL_RCC_OscConfig+0x74>
 8006dce:	4b76      	ldr	r3, [pc, #472]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a75      	ldr	r2, [pc, #468]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dd8:	6013      	str	r3, [r2, #0]
 8006dda:	e01d      	b.n	8006e18 <HAL_RCC_OscConfig+0xb0>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006de4:	d10c      	bne.n	8006e00 <HAL_RCC_OscConfig+0x98>
 8006de6:	4b70      	ldr	r3, [pc, #448]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a6f      	ldr	r2, [pc, #444]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006df0:	6013      	str	r3, [r2, #0]
 8006df2:	4b6d      	ldr	r3, [pc, #436]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a6c      	ldr	r2, [pc, #432]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dfc:	6013      	str	r3, [r2, #0]
 8006dfe:	e00b      	b.n	8006e18 <HAL_RCC_OscConfig+0xb0>
 8006e00:	4b69      	ldr	r3, [pc, #420]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a68      	ldr	r2, [pc, #416]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e0a:	6013      	str	r3, [r2, #0]
 8006e0c:	4b66      	ldr	r3, [pc, #408]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a65      	ldr	r2, [pc, #404]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d013      	beq.n	8006e48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e20:	f7fb faca 	bl	80023b8 <HAL_GetTick>
 8006e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e26:	e008      	b.n	8006e3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e28:	f7fb fac6 	bl	80023b8 <HAL_GetTick>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	2b64      	cmp	r3, #100	; 0x64
 8006e34:	d901      	bls.n	8006e3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e36:	2303      	movs	r3, #3
 8006e38:	e207      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e3a:	4b5b      	ldr	r3, [pc, #364]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d0f0      	beq.n	8006e28 <HAL_RCC_OscConfig+0xc0>
 8006e46:	e014      	b.n	8006e72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e48:	f7fb fab6 	bl	80023b8 <HAL_GetTick>
 8006e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e4e:	e008      	b.n	8006e62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e50:	f7fb fab2 	bl	80023b8 <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b64      	cmp	r3, #100	; 0x64
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e1f3      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e62:	4b51      	ldr	r3, [pc, #324]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1f0      	bne.n	8006e50 <HAL_RCC_OscConfig+0xe8>
 8006e6e:	e000      	b.n	8006e72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d063      	beq.n	8006f46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e7e:	4b4a      	ldr	r3, [pc, #296]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f003 030c 	and.w	r3, r3, #12
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d00b      	beq.n	8006ea2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e8a:	4b47      	ldr	r3, [pc, #284]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e92:	2b08      	cmp	r3, #8
 8006e94:	d11c      	bne.n	8006ed0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e96:	4b44      	ldr	r3, [pc, #272]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d116      	bne.n	8006ed0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ea2:	4b41      	ldr	r3, [pc, #260]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0302 	and.w	r3, r3, #2
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d005      	beq.n	8006eba <HAL_RCC_OscConfig+0x152>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d001      	beq.n	8006eba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e1c7      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eba:	4b3b      	ldr	r3, [pc, #236]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	691b      	ldr	r3, [r3, #16]
 8006ec6:	00db      	lsls	r3, r3, #3
 8006ec8:	4937      	ldr	r1, [pc, #220]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ece:	e03a      	b.n	8006f46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d020      	beq.n	8006f1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ed8:	4b34      	ldr	r3, [pc, #208]	; (8006fac <HAL_RCC_OscConfig+0x244>)
 8006eda:	2201      	movs	r2, #1
 8006edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ede:	f7fb fa6b 	bl	80023b8 <HAL_GetTick>
 8006ee2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ee4:	e008      	b.n	8006ef8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ee6:	f7fb fa67 	bl	80023b8 <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d901      	bls.n	8006ef8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	e1a8      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ef8:	4b2b      	ldr	r3, [pc, #172]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0302 	and.w	r3, r3, #2
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d0f0      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f04:	4b28      	ldr	r3, [pc, #160]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	00db      	lsls	r3, r3, #3
 8006f12:	4925      	ldr	r1, [pc, #148]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006f14:	4313      	orrs	r3, r2
 8006f16:	600b      	str	r3, [r1, #0]
 8006f18:	e015      	b.n	8006f46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f1a:	4b24      	ldr	r3, [pc, #144]	; (8006fac <HAL_RCC_OscConfig+0x244>)
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f20:	f7fb fa4a 	bl	80023b8 <HAL_GetTick>
 8006f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f26:	e008      	b.n	8006f3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f28:	f7fb fa46 	bl	80023b8 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d901      	bls.n	8006f3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e187      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f3a:	4b1b      	ldr	r3, [pc, #108]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1f0      	bne.n	8006f28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0308 	and.w	r3, r3, #8
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d036      	beq.n	8006fc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	695b      	ldr	r3, [r3, #20]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d016      	beq.n	8006f88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f5a:	4b15      	ldr	r3, [pc, #84]	; (8006fb0 <HAL_RCC_OscConfig+0x248>)
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f60:	f7fb fa2a 	bl	80023b8 <HAL_GetTick>
 8006f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f66:	e008      	b.n	8006f7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f68:	f7fb fa26 	bl	80023b8 <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e167      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f7a:	4b0b      	ldr	r3, [pc, #44]	; (8006fa8 <HAL_RCC_OscConfig+0x240>)
 8006f7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f7e:	f003 0302 	and.w	r3, r3, #2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0f0      	beq.n	8006f68 <HAL_RCC_OscConfig+0x200>
 8006f86:	e01b      	b.n	8006fc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f88:	4b09      	ldr	r3, [pc, #36]	; (8006fb0 <HAL_RCC_OscConfig+0x248>)
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f8e:	f7fb fa13 	bl	80023b8 <HAL_GetTick>
 8006f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f94:	e00e      	b.n	8006fb4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f96:	f7fb fa0f 	bl	80023b8 <HAL_GetTick>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	2b02      	cmp	r3, #2
 8006fa2:	d907      	bls.n	8006fb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	e150      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
 8006fa8:	40023800 	.word	0x40023800
 8006fac:	42470000 	.word	0x42470000
 8006fb0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fb4:	4b88      	ldr	r3, [pc, #544]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8006fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fb8:	f003 0302 	and.w	r3, r3, #2
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d1ea      	bne.n	8006f96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0304 	and.w	r3, r3, #4
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 8097 	beq.w	80070fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fd2:	4b81      	ldr	r3, [pc, #516]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8006fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10f      	bne.n	8006ffe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fde:	2300      	movs	r3, #0
 8006fe0:	60bb      	str	r3, [r7, #8]
 8006fe2:	4b7d      	ldr	r3, [pc, #500]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8006fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe6:	4a7c      	ldr	r2, [pc, #496]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8006fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fec:	6413      	str	r3, [r2, #64]	; 0x40
 8006fee:	4b7a      	ldr	r3, [pc, #488]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8006ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ff6:	60bb      	str	r3, [r7, #8]
 8006ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ffe:	4b77      	ldr	r3, [pc, #476]	; (80071dc <HAL_RCC_OscConfig+0x474>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007006:	2b00      	cmp	r3, #0
 8007008:	d118      	bne.n	800703c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800700a:	4b74      	ldr	r3, [pc, #464]	; (80071dc <HAL_RCC_OscConfig+0x474>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a73      	ldr	r2, [pc, #460]	; (80071dc <HAL_RCC_OscConfig+0x474>)
 8007010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007016:	f7fb f9cf 	bl	80023b8 <HAL_GetTick>
 800701a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800701c:	e008      	b.n	8007030 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800701e:	f7fb f9cb 	bl	80023b8 <HAL_GetTick>
 8007022:	4602      	mov	r2, r0
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	2b02      	cmp	r3, #2
 800702a:	d901      	bls.n	8007030 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800702c:	2303      	movs	r3, #3
 800702e:	e10c      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007030:	4b6a      	ldr	r3, [pc, #424]	; (80071dc <HAL_RCC_OscConfig+0x474>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007038:	2b00      	cmp	r3, #0
 800703a:	d0f0      	beq.n	800701e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	2b01      	cmp	r3, #1
 8007042:	d106      	bne.n	8007052 <HAL_RCC_OscConfig+0x2ea>
 8007044:	4b64      	ldr	r3, [pc, #400]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8007046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007048:	4a63      	ldr	r2, [pc, #396]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 800704a:	f043 0301 	orr.w	r3, r3, #1
 800704e:	6713      	str	r3, [r2, #112]	; 0x70
 8007050:	e01c      	b.n	800708c <HAL_RCC_OscConfig+0x324>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	2b05      	cmp	r3, #5
 8007058:	d10c      	bne.n	8007074 <HAL_RCC_OscConfig+0x30c>
 800705a:	4b5f      	ldr	r3, [pc, #380]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 800705c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800705e:	4a5e      	ldr	r2, [pc, #376]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8007060:	f043 0304 	orr.w	r3, r3, #4
 8007064:	6713      	str	r3, [r2, #112]	; 0x70
 8007066:	4b5c      	ldr	r3, [pc, #368]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8007068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800706a:	4a5b      	ldr	r2, [pc, #364]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 800706c:	f043 0301 	orr.w	r3, r3, #1
 8007070:	6713      	str	r3, [r2, #112]	; 0x70
 8007072:	e00b      	b.n	800708c <HAL_RCC_OscConfig+0x324>
 8007074:	4b58      	ldr	r3, [pc, #352]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8007076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007078:	4a57      	ldr	r2, [pc, #348]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 800707a:	f023 0301 	bic.w	r3, r3, #1
 800707e:	6713      	str	r3, [r2, #112]	; 0x70
 8007080:	4b55      	ldr	r3, [pc, #340]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8007082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007084:	4a54      	ldr	r2, [pc, #336]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8007086:	f023 0304 	bic.w	r3, r3, #4
 800708a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d015      	beq.n	80070c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007094:	f7fb f990 	bl	80023b8 <HAL_GetTick>
 8007098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800709a:	e00a      	b.n	80070b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800709c:	f7fb f98c 	bl	80023b8 <HAL_GetTick>
 80070a0:	4602      	mov	r2, r0
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	1ad3      	subs	r3, r2, r3
 80070a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d901      	bls.n	80070b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80070ae:	2303      	movs	r3, #3
 80070b0:	e0cb      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070b2:	4b49      	ldr	r3, [pc, #292]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 80070b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070b6:	f003 0302 	and.w	r3, r3, #2
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d0ee      	beq.n	800709c <HAL_RCC_OscConfig+0x334>
 80070be:	e014      	b.n	80070ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070c0:	f7fb f97a 	bl	80023b8 <HAL_GetTick>
 80070c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070c6:	e00a      	b.n	80070de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070c8:	f7fb f976 	bl	80023b8 <HAL_GetTick>
 80070cc:	4602      	mov	r2, r0
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d901      	bls.n	80070de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e0b5      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070de:	4b3e      	ldr	r3, [pc, #248]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 80070e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070e2:	f003 0302 	and.w	r3, r3, #2
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1ee      	bne.n	80070c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80070ea:	7dfb      	ldrb	r3, [r7, #23]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d105      	bne.n	80070fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070f0:	4b39      	ldr	r3, [pc, #228]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 80070f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f4:	4a38      	ldr	r2, [pc, #224]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 80070f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	699b      	ldr	r3, [r3, #24]
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 80a1 	beq.w	8007248 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007106:	4b34      	ldr	r3, [pc, #208]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	f003 030c 	and.w	r3, r3, #12
 800710e:	2b08      	cmp	r3, #8
 8007110:	d05c      	beq.n	80071cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	2b02      	cmp	r3, #2
 8007118:	d141      	bne.n	800719e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800711a:	4b31      	ldr	r3, [pc, #196]	; (80071e0 <HAL_RCC_OscConfig+0x478>)
 800711c:	2200      	movs	r2, #0
 800711e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007120:	f7fb f94a 	bl	80023b8 <HAL_GetTick>
 8007124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007126:	e008      	b.n	800713a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007128:	f7fb f946 	bl	80023b8 <HAL_GetTick>
 800712c:	4602      	mov	r2, r0
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	1ad3      	subs	r3, r2, r3
 8007132:	2b02      	cmp	r3, #2
 8007134:	d901      	bls.n	800713a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e087      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800713a:	4b27      	ldr	r3, [pc, #156]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1f0      	bne.n	8007128 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	69da      	ldr	r2, [r3, #28]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a1b      	ldr	r3, [r3, #32]
 800714e:	431a      	orrs	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007154:	019b      	lsls	r3, r3, #6
 8007156:	431a      	orrs	r2, r3
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800715c:	085b      	lsrs	r3, r3, #1
 800715e:	3b01      	subs	r3, #1
 8007160:	041b      	lsls	r3, r3, #16
 8007162:	431a      	orrs	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007168:	061b      	lsls	r3, r3, #24
 800716a:	491b      	ldr	r1, [pc, #108]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 800716c:	4313      	orrs	r3, r2
 800716e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007170:	4b1b      	ldr	r3, [pc, #108]	; (80071e0 <HAL_RCC_OscConfig+0x478>)
 8007172:	2201      	movs	r2, #1
 8007174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007176:	f7fb f91f 	bl	80023b8 <HAL_GetTick>
 800717a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800717c:	e008      	b.n	8007190 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800717e:	f7fb f91b 	bl	80023b8 <HAL_GetTick>
 8007182:	4602      	mov	r2, r0
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	2b02      	cmp	r3, #2
 800718a:	d901      	bls.n	8007190 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800718c:	2303      	movs	r3, #3
 800718e:	e05c      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007190:	4b11      	ldr	r3, [pc, #68]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d0f0      	beq.n	800717e <HAL_RCC_OscConfig+0x416>
 800719c:	e054      	b.n	8007248 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800719e:	4b10      	ldr	r3, [pc, #64]	; (80071e0 <HAL_RCC_OscConfig+0x478>)
 80071a0:	2200      	movs	r2, #0
 80071a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a4:	f7fb f908 	bl	80023b8 <HAL_GetTick>
 80071a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071aa:	e008      	b.n	80071be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80071ac:	f7fb f904 	bl	80023b8 <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d901      	bls.n	80071be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e045      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071be:	4b06      	ldr	r3, [pc, #24]	; (80071d8 <HAL_RCC_OscConfig+0x470>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1f0      	bne.n	80071ac <HAL_RCC_OscConfig+0x444>
 80071ca:	e03d      	b.n	8007248 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d107      	bne.n	80071e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e038      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
 80071d8:	40023800 	.word	0x40023800
 80071dc:	40007000 	.word	0x40007000
 80071e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80071e4:	4b1b      	ldr	r3, [pc, #108]	; (8007254 <HAL_RCC_OscConfig+0x4ec>)
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	699b      	ldr	r3, [r3, #24]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d028      	beq.n	8007244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d121      	bne.n	8007244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800720a:	429a      	cmp	r2, r3
 800720c:	d11a      	bne.n	8007244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007214:	4013      	ands	r3, r2
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800721a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800721c:	4293      	cmp	r3, r2
 800721e:	d111      	bne.n	8007244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800722a:	085b      	lsrs	r3, r3, #1
 800722c:	3b01      	subs	r3, #1
 800722e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007230:	429a      	cmp	r2, r3
 8007232:	d107      	bne.n	8007244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800723e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007240:	429a      	cmp	r2, r3
 8007242:	d001      	beq.n	8007248 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	e000      	b.n	800724a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3718      	adds	r7, #24
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	40023800 	.word	0x40023800

08007258 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d101      	bne.n	800726c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e0cc      	b.n	8007406 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800726c:	4b68      	ldr	r3, [pc, #416]	; (8007410 <HAL_RCC_ClockConfig+0x1b8>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0307 	and.w	r3, r3, #7
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	429a      	cmp	r2, r3
 8007278:	d90c      	bls.n	8007294 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800727a:	4b65      	ldr	r3, [pc, #404]	; (8007410 <HAL_RCC_ClockConfig+0x1b8>)
 800727c:	683a      	ldr	r2, [r7, #0]
 800727e:	b2d2      	uxtb	r2, r2
 8007280:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007282:	4b63      	ldr	r3, [pc, #396]	; (8007410 <HAL_RCC_ClockConfig+0x1b8>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 0307 	and.w	r3, r3, #7
 800728a:	683a      	ldr	r2, [r7, #0]
 800728c:	429a      	cmp	r2, r3
 800728e:	d001      	beq.n	8007294 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e0b8      	b.n	8007406 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 0302 	and.w	r3, r3, #2
 800729c:	2b00      	cmp	r3, #0
 800729e:	d020      	beq.n	80072e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 0304 	and.w	r3, r3, #4
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d005      	beq.n	80072b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072ac:	4b59      	ldr	r3, [pc, #356]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	4a58      	ldr	r2, [pc, #352]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80072b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80072b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0308 	and.w	r3, r3, #8
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d005      	beq.n	80072d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80072c4:	4b53      	ldr	r3, [pc, #332]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	4a52      	ldr	r2, [pc, #328]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80072ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80072ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072d0:	4b50      	ldr	r3, [pc, #320]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	494d      	ldr	r1, [pc, #308]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80072de:	4313      	orrs	r3, r2
 80072e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0301 	and.w	r3, r3, #1
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d044      	beq.n	8007378 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d107      	bne.n	8007306 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072f6:	4b47      	ldr	r3, [pc, #284]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d119      	bne.n	8007336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	e07f      	b.n	8007406 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	2b02      	cmp	r3, #2
 800730c:	d003      	beq.n	8007316 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007312:	2b03      	cmp	r3, #3
 8007314:	d107      	bne.n	8007326 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007316:	4b3f      	ldr	r3, [pc, #252]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800731e:	2b00      	cmp	r3, #0
 8007320:	d109      	bne.n	8007336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e06f      	b.n	8007406 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007326:	4b3b      	ldr	r3, [pc, #236]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 0302 	and.w	r3, r3, #2
 800732e:	2b00      	cmp	r3, #0
 8007330:	d101      	bne.n	8007336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e067      	b.n	8007406 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007336:	4b37      	ldr	r3, [pc, #220]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	f023 0203 	bic.w	r2, r3, #3
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	4934      	ldr	r1, [pc, #208]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 8007344:	4313      	orrs	r3, r2
 8007346:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007348:	f7fb f836 	bl	80023b8 <HAL_GetTick>
 800734c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800734e:	e00a      	b.n	8007366 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007350:	f7fb f832 	bl	80023b8 <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	f241 3288 	movw	r2, #5000	; 0x1388
 800735e:	4293      	cmp	r3, r2
 8007360:	d901      	bls.n	8007366 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007362:	2303      	movs	r3, #3
 8007364:	e04f      	b.n	8007406 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007366:	4b2b      	ldr	r3, [pc, #172]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f003 020c 	and.w	r2, r3, #12
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	429a      	cmp	r2, r3
 8007376:	d1eb      	bne.n	8007350 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007378:	4b25      	ldr	r3, [pc, #148]	; (8007410 <HAL_RCC_ClockConfig+0x1b8>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 0307 	and.w	r3, r3, #7
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	429a      	cmp	r2, r3
 8007384:	d20c      	bcs.n	80073a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007386:	4b22      	ldr	r3, [pc, #136]	; (8007410 <HAL_RCC_ClockConfig+0x1b8>)
 8007388:	683a      	ldr	r2, [r7, #0]
 800738a:	b2d2      	uxtb	r2, r2
 800738c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800738e:	4b20      	ldr	r3, [pc, #128]	; (8007410 <HAL_RCC_ClockConfig+0x1b8>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 0307 	and.w	r3, r3, #7
 8007396:	683a      	ldr	r2, [r7, #0]
 8007398:	429a      	cmp	r2, r3
 800739a:	d001      	beq.n	80073a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e032      	b.n	8007406 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0304 	and.w	r3, r3, #4
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d008      	beq.n	80073be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073ac:	4b19      	ldr	r3, [pc, #100]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	4916      	ldr	r1, [pc, #88]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80073ba:	4313      	orrs	r3, r2
 80073bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 0308 	and.w	r3, r3, #8
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d009      	beq.n	80073de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073ca:	4b12      	ldr	r3, [pc, #72]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	00db      	lsls	r3, r3, #3
 80073d8:	490e      	ldr	r1, [pc, #56]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80073de:	f000 f821 	bl	8007424 <HAL_RCC_GetSysClockFreq>
 80073e2:	4602      	mov	r2, r0
 80073e4:	4b0b      	ldr	r3, [pc, #44]	; (8007414 <HAL_RCC_ClockConfig+0x1bc>)
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	091b      	lsrs	r3, r3, #4
 80073ea:	f003 030f 	and.w	r3, r3, #15
 80073ee:	490a      	ldr	r1, [pc, #40]	; (8007418 <HAL_RCC_ClockConfig+0x1c0>)
 80073f0:	5ccb      	ldrb	r3, [r1, r3]
 80073f2:	fa22 f303 	lsr.w	r3, r2, r3
 80073f6:	4a09      	ldr	r2, [pc, #36]	; (800741c <HAL_RCC_ClockConfig+0x1c4>)
 80073f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80073fa:	4b09      	ldr	r3, [pc, #36]	; (8007420 <HAL_RCC_ClockConfig+0x1c8>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4618      	mov	r0, r3
 8007400:	f7fa ff96 	bl	8002330 <HAL_InitTick>

  return HAL_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	40023c00 	.word	0x40023c00
 8007414:	40023800 	.word	0x40023800
 8007418:	08011ebc 	.word	0x08011ebc
 800741c:	20000000 	.word	0x20000000
 8007420:	20000004 	.word	0x20000004

08007424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007428:	b094      	sub	sp, #80	; 0x50
 800742a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800742c:	2300      	movs	r3, #0
 800742e:	647b      	str	r3, [r7, #68]	; 0x44
 8007430:	2300      	movs	r3, #0
 8007432:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007434:	2300      	movs	r3, #0
 8007436:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007438:	2300      	movs	r3, #0
 800743a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800743c:	4b79      	ldr	r3, [pc, #484]	; (8007624 <HAL_RCC_GetSysClockFreq+0x200>)
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	f003 030c 	and.w	r3, r3, #12
 8007444:	2b08      	cmp	r3, #8
 8007446:	d00d      	beq.n	8007464 <HAL_RCC_GetSysClockFreq+0x40>
 8007448:	2b08      	cmp	r3, #8
 800744a:	f200 80e1 	bhi.w	8007610 <HAL_RCC_GetSysClockFreq+0x1ec>
 800744e:	2b00      	cmp	r3, #0
 8007450:	d002      	beq.n	8007458 <HAL_RCC_GetSysClockFreq+0x34>
 8007452:	2b04      	cmp	r3, #4
 8007454:	d003      	beq.n	800745e <HAL_RCC_GetSysClockFreq+0x3a>
 8007456:	e0db      	b.n	8007610 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007458:	4b73      	ldr	r3, [pc, #460]	; (8007628 <HAL_RCC_GetSysClockFreq+0x204>)
 800745a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800745c:	e0db      	b.n	8007616 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800745e:	4b73      	ldr	r3, [pc, #460]	; (800762c <HAL_RCC_GetSysClockFreq+0x208>)
 8007460:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007462:	e0d8      	b.n	8007616 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007464:	4b6f      	ldr	r3, [pc, #444]	; (8007624 <HAL_RCC_GetSysClockFreq+0x200>)
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800746c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800746e:	4b6d      	ldr	r3, [pc, #436]	; (8007624 <HAL_RCC_GetSysClockFreq+0x200>)
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007476:	2b00      	cmp	r3, #0
 8007478:	d063      	beq.n	8007542 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800747a:	4b6a      	ldr	r3, [pc, #424]	; (8007624 <HAL_RCC_GetSysClockFreq+0x200>)
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	099b      	lsrs	r3, r3, #6
 8007480:	2200      	movs	r2, #0
 8007482:	63bb      	str	r3, [r7, #56]	; 0x38
 8007484:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800748c:	633b      	str	r3, [r7, #48]	; 0x30
 800748e:	2300      	movs	r3, #0
 8007490:	637b      	str	r3, [r7, #52]	; 0x34
 8007492:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007496:	4622      	mov	r2, r4
 8007498:	462b      	mov	r3, r5
 800749a:	f04f 0000 	mov.w	r0, #0
 800749e:	f04f 0100 	mov.w	r1, #0
 80074a2:	0159      	lsls	r1, r3, #5
 80074a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074a8:	0150      	lsls	r0, r2, #5
 80074aa:	4602      	mov	r2, r0
 80074ac:	460b      	mov	r3, r1
 80074ae:	4621      	mov	r1, r4
 80074b0:	1a51      	subs	r1, r2, r1
 80074b2:	6139      	str	r1, [r7, #16]
 80074b4:	4629      	mov	r1, r5
 80074b6:	eb63 0301 	sbc.w	r3, r3, r1
 80074ba:	617b      	str	r3, [r7, #20]
 80074bc:	f04f 0200 	mov.w	r2, #0
 80074c0:	f04f 0300 	mov.w	r3, #0
 80074c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074c8:	4659      	mov	r1, fp
 80074ca:	018b      	lsls	r3, r1, #6
 80074cc:	4651      	mov	r1, sl
 80074ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80074d2:	4651      	mov	r1, sl
 80074d4:	018a      	lsls	r2, r1, #6
 80074d6:	4651      	mov	r1, sl
 80074d8:	ebb2 0801 	subs.w	r8, r2, r1
 80074dc:	4659      	mov	r1, fp
 80074de:	eb63 0901 	sbc.w	r9, r3, r1
 80074e2:	f04f 0200 	mov.w	r2, #0
 80074e6:	f04f 0300 	mov.w	r3, #0
 80074ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074f6:	4690      	mov	r8, r2
 80074f8:	4699      	mov	r9, r3
 80074fa:	4623      	mov	r3, r4
 80074fc:	eb18 0303 	adds.w	r3, r8, r3
 8007500:	60bb      	str	r3, [r7, #8]
 8007502:	462b      	mov	r3, r5
 8007504:	eb49 0303 	adc.w	r3, r9, r3
 8007508:	60fb      	str	r3, [r7, #12]
 800750a:	f04f 0200 	mov.w	r2, #0
 800750e:	f04f 0300 	mov.w	r3, #0
 8007512:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007516:	4629      	mov	r1, r5
 8007518:	024b      	lsls	r3, r1, #9
 800751a:	4621      	mov	r1, r4
 800751c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007520:	4621      	mov	r1, r4
 8007522:	024a      	lsls	r2, r1, #9
 8007524:	4610      	mov	r0, r2
 8007526:	4619      	mov	r1, r3
 8007528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800752a:	2200      	movs	r2, #0
 800752c:	62bb      	str	r3, [r7, #40]	; 0x28
 800752e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007530:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007534:	f7f9 fba8 	bl	8000c88 <__aeabi_uldivmod>
 8007538:	4602      	mov	r2, r0
 800753a:	460b      	mov	r3, r1
 800753c:	4613      	mov	r3, r2
 800753e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007540:	e058      	b.n	80075f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007542:	4b38      	ldr	r3, [pc, #224]	; (8007624 <HAL_RCC_GetSysClockFreq+0x200>)
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	099b      	lsrs	r3, r3, #6
 8007548:	2200      	movs	r2, #0
 800754a:	4618      	mov	r0, r3
 800754c:	4611      	mov	r1, r2
 800754e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007552:	623b      	str	r3, [r7, #32]
 8007554:	2300      	movs	r3, #0
 8007556:	627b      	str	r3, [r7, #36]	; 0x24
 8007558:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800755c:	4642      	mov	r2, r8
 800755e:	464b      	mov	r3, r9
 8007560:	f04f 0000 	mov.w	r0, #0
 8007564:	f04f 0100 	mov.w	r1, #0
 8007568:	0159      	lsls	r1, r3, #5
 800756a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800756e:	0150      	lsls	r0, r2, #5
 8007570:	4602      	mov	r2, r0
 8007572:	460b      	mov	r3, r1
 8007574:	4641      	mov	r1, r8
 8007576:	ebb2 0a01 	subs.w	sl, r2, r1
 800757a:	4649      	mov	r1, r9
 800757c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007580:	f04f 0200 	mov.w	r2, #0
 8007584:	f04f 0300 	mov.w	r3, #0
 8007588:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800758c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007590:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007594:	ebb2 040a 	subs.w	r4, r2, sl
 8007598:	eb63 050b 	sbc.w	r5, r3, fp
 800759c:	f04f 0200 	mov.w	r2, #0
 80075a0:	f04f 0300 	mov.w	r3, #0
 80075a4:	00eb      	lsls	r3, r5, #3
 80075a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80075aa:	00e2      	lsls	r2, r4, #3
 80075ac:	4614      	mov	r4, r2
 80075ae:	461d      	mov	r5, r3
 80075b0:	4643      	mov	r3, r8
 80075b2:	18e3      	adds	r3, r4, r3
 80075b4:	603b      	str	r3, [r7, #0]
 80075b6:	464b      	mov	r3, r9
 80075b8:	eb45 0303 	adc.w	r3, r5, r3
 80075bc:	607b      	str	r3, [r7, #4]
 80075be:	f04f 0200 	mov.w	r2, #0
 80075c2:	f04f 0300 	mov.w	r3, #0
 80075c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80075ca:	4629      	mov	r1, r5
 80075cc:	028b      	lsls	r3, r1, #10
 80075ce:	4621      	mov	r1, r4
 80075d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80075d4:	4621      	mov	r1, r4
 80075d6:	028a      	lsls	r2, r1, #10
 80075d8:	4610      	mov	r0, r2
 80075da:	4619      	mov	r1, r3
 80075dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075de:	2200      	movs	r2, #0
 80075e0:	61bb      	str	r3, [r7, #24]
 80075e2:	61fa      	str	r2, [r7, #28]
 80075e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075e8:	f7f9 fb4e 	bl	8000c88 <__aeabi_uldivmod>
 80075ec:	4602      	mov	r2, r0
 80075ee:	460b      	mov	r3, r1
 80075f0:	4613      	mov	r3, r2
 80075f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80075f4:	4b0b      	ldr	r3, [pc, #44]	; (8007624 <HAL_RCC_GetSysClockFreq+0x200>)
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	0c1b      	lsrs	r3, r3, #16
 80075fa:	f003 0303 	and.w	r3, r3, #3
 80075fe:	3301      	adds	r3, #1
 8007600:	005b      	lsls	r3, r3, #1
 8007602:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007604:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007606:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007608:	fbb2 f3f3 	udiv	r3, r2, r3
 800760c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800760e:	e002      	b.n	8007616 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007610:	4b05      	ldr	r3, [pc, #20]	; (8007628 <HAL_RCC_GetSysClockFreq+0x204>)
 8007612:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007614:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007616:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007618:	4618      	mov	r0, r3
 800761a:	3750      	adds	r7, #80	; 0x50
 800761c:	46bd      	mov	sp, r7
 800761e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007622:	bf00      	nop
 8007624:	40023800 	.word	0x40023800
 8007628:	00f42400 	.word	0x00f42400
 800762c:	007a1200 	.word	0x007a1200

08007630 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007630:	b480      	push	{r7}
 8007632:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007634:	4b03      	ldr	r3, [pc, #12]	; (8007644 <HAL_RCC_GetHCLKFreq+0x14>)
 8007636:	681b      	ldr	r3, [r3, #0]
}
 8007638:	4618      	mov	r0, r3
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	20000000 	.word	0x20000000

08007648 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800764c:	f7ff fff0 	bl	8007630 <HAL_RCC_GetHCLKFreq>
 8007650:	4602      	mov	r2, r0
 8007652:	4b05      	ldr	r3, [pc, #20]	; (8007668 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	0a9b      	lsrs	r3, r3, #10
 8007658:	f003 0307 	and.w	r3, r3, #7
 800765c:	4903      	ldr	r1, [pc, #12]	; (800766c <HAL_RCC_GetPCLK1Freq+0x24>)
 800765e:	5ccb      	ldrb	r3, [r1, r3]
 8007660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007664:	4618      	mov	r0, r3
 8007666:	bd80      	pop	{r7, pc}
 8007668:	40023800 	.word	0x40023800
 800766c:	08011ecc 	.word	0x08011ecc

08007670 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007674:	f7ff ffdc 	bl	8007630 <HAL_RCC_GetHCLKFreq>
 8007678:	4602      	mov	r2, r0
 800767a:	4b05      	ldr	r3, [pc, #20]	; (8007690 <HAL_RCC_GetPCLK2Freq+0x20>)
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	0b5b      	lsrs	r3, r3, #13
 8007680:	f003 0307 	and.w	r3, r3, #7
 8007684:	4903      	ldr	r1, [pc, #12]	; (8007694 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007686:	5ccb      	ldrb	r3, [r1, r3]
 8007688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800768c:	4618      	mov	r0, r3
 800768e:	bd80      	pop	{r7, pc}
 8007690:	40023800 	.word	0x40023800
 8007694:	08011ecc 	.word	0x08011ecc

08007698 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80076a0:	2300      	movs	r3, #0
 80076a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80076a4:	2300      	movs	r3, #0
 80076a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f003 0301 	and.w	r3, r3, #1
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d105      	bne.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d035      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80076c0:	4b62      	ldr	r3, [pc, #392]	; (800784c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80076c2:	2200      	movs	r2, #0
 80076c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80076c6:	f7fa fe77 	bl	80023b8 <HAL_GetTick>
 80076ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80076cc:	e008      	b.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80076ce:	f7fa fe73 	bl	80023b8 <HAL_GetTick>
 80076d2:	4602      	mov	r2, r0
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	2b02      	cmp	r3, #2
 80076da:	d901      	bls.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80076dc:	2303      	movs	r3, #3
 80076de:	e0b0      	b.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80076e0:	4b5b      	ldr	r3, [pc, #364]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1f0      	bne.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	019a      	lsls	r2, r3, #6
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	071b      	lsls	r3, r3, #28
 80076f8:	4955      	ldr	r1, [pc, #340]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007700:	4b52      	ldr	r3, [pc, #328]	; (800784c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007702:	2201      	movs	r2, #1
 8007704:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007706:	f7fa fe57 	bl	80023b8 <HAL_GetTick>
 800770a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800770c:	e008      	b.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800770e:	f7fa fe53 	bl	80023b8 <HAL_GetTick>
 8007712:	4602      	mov	r2, r0
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	2b02      	cmp	r3, #2
 800771a:	d901      	bls.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800771c:	2303      	movs	r3, #3
 800771e:	e090      	b.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007720:	4b4b      	ldr	r3, [pc, #300]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007728:	2b00      	cmp	r3, #0
 800772a:	d0f0      	beq.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 0302 	and.w	r3, r3, #2
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 8083 	beq.w	8007840 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800773a:	2300      	movs	r3, #0
 800773c:	60fb      	str	r3, [r7, #12]
 800773e:	4b44      	ldr	r3, [pc, #272]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007742:	4a43      	ldr	r2, [pc, #268]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007748:	6413      	str	r3, [r2, #64]	; 0x40
 800774a:	4b41      	ldr	r3, [pc, #260]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800774c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800774e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007752:	60fb      	str	r3, [r7, #12]
 8007754:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007756:	4b3f      	ldr	r3, [pc, #252]	; (8007854 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a3e      	ldr	r2, [pc, #248]	; (8007854 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800775c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007760:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007762:	f7fa fe29 	bl	80023b8 <HAL_GetTick>
 8007766:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007768:	e008      	b.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800776a:	f7fa fe25 	bl	80023b8 <HAL_GetTick>
 800776e:	4602      	mov	r2, r0
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	2b02      	cmp	r3, #2
 8007776:	d901      	bls.n	800777c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e062      	b.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800777c:	4b35      	ldr	r3, [pc, #212]	; (8007854 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007784:	2b00      	cmp	r3, #0
 8007786:	d0f0      	beq.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007788:	4b31      	ldr	r3, [pc, #196]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800778a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800778c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007790:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d02f      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077a0:	693a      	ldr	r2, [r7, #16]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d028      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80077a6:	4b2a      	ldr	r3, [pc, #168]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80077b0:	4b29      	ldr	r3, [pc, #164]	; (8007858 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80077b2:	2201      	movs	r2, #1
 80077b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80077b6:	4b28      	ldr	r3, [pc, #160]	; (8007858 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80077b8:	2200      	movs	r2, #0
 80077ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80077bc:	4a24      	ldr	r2, [pc, #144]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80077c2:	4b23      	ldr	r3, [pc, #140]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077c6:	f003 0301 	and.w	r3, r3, #1
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d114      	bne.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80077ce:	f7fa fdf3 	bl	80023b8 <HAL_GetTick>
 80077d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077d4:	e00a      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077d6:	f7fa fdef 	bl	80023b8 <HAL_GetTick>
 80077da:	4602      	mov	r2, r0
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d901      	bls.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80077e8:	2303      	movs	r3, #3
 80077ea:	e02a      	b.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077ec:	4b18      	ldr	r3, [pc, #96]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077f0:	f003 0302 	and.w	r3, r3, #2
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0ee      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007800:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007804:	d10d      	bne.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007806:	4b12      	ldr	r3, [pc, #72]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007816:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800781a:	490d      	ldr	r1, [pc, #52]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800781c:	4313      	orrs	r3, r2
 800781e:	608b      	str	r3, [r1, #8]
 8007820:	e005      	b.n	800782e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007822:	4b0b      	ldr	r3, [pc, #44]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	4a0a      	ldr	r2, [pc, #40]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007828:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800782c:	6093      	str	r3, [r2, #8]
 800782e:	4b08      	ldr	r3, [pc, #32]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007830:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800783a:	4905      	ldr	r1, [pc, #20]	; (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800783c:	4313      	orrs	r3, r2
 800783e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3718      	adds	r7, #24
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop
 800784c:	42470068 	.word	0x42470068
 8007850:	40023800 	.word	0x40023800
 8007854:	40007000 	.word	0x40007000
 8007858:	42470e40 	.word	0x42470e40

0800785c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800785c:	b480      	push	{r7}
 800785e:	b087      	sub	sp, #28
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007864:	2300      	movs	r3, #0
 8007866:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007868:	2300      	movs	r3, #0
 800786a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800786c:	2300      	movs	r3, #0
 800786e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007870:	2300      	movs	r3, #0
 8007872:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2b01      	cmp	r3, #1
 8007878:	d13f      	bne.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800787a:	4b24      	ldr	r3, [pc, #144]	; (800790c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007882:	60fb      	str	r3, [r7, #12]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d006      	beq.n	8007898 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007890:	d12f      	bne.n	80078f2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007892:	4b1f      	ldr	r3, [pc, #124]	; (8007910 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007894:	617b      	str	r3, [r7, #20]
          break;
 8007896:	e02f      	b.n	80078f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007898:	4b1c      	ldr	r3, [pc, #112]	; (800790c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80078a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80078a4:	d108      	bne.n	80078b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80078a6:	4b19      	ldr	r3, [pc, #100]	; (800790c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078ae:	4a19      	ldr	r2, [pc, #100]	; (8007914 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80078b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80078b4:	613b      	str	r3, [r7, #16]
 80078b6:	e007      	b.n	80078c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80078b8:	4b14      	ldr	r3, [pc, #80]	; (800790c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078c0:	4a15      	ldr	r2, [pc, #84]	; (8007918 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80078c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80078c8:	4b10      	ldr	r3, [pc, #64]	; (800790c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80078ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078ce:	099b      	lsrs	r3, r3, #6
 80078d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	fb02 f303 	mul.w	r3, r2, r3
 80078da:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80078dc:	4b0b      	ldr	r3, [pc, #44]	; (800790c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80078de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078e2:	0f1b      	lsrs	r3, r3, #28
 80078e4:	f003 0307 	and.w	r3, r3, #7
 80078e8:	68ba      	ldr	r2, [r7, #8]
 80078ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ee:	617b      	str	r3, [r7, #20]
          break;
 80078f0:	e002      	b.n	80078f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80078f2:	2300      	movs	r3, #0
 80078f4:	617b      	str	r3, [r7, #20]
          break;
 80078f6:	bf00      	nop
        }
      }
      break;
 80078f8:	e000      	b.n	80078fc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 80078fa:	bf00      	nop
    }
  }
  return frequency;
 80078fc:	697b      	ldr	r3, [r7, #20]
}
 80078fe:	4618      	mov	r0, r3
 8007900:	371c      	adds	r7, #28
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	40023800 	.word	0x40023800
 8007910:	00bb8000 	.word	0x00bb8000
 8007914:	007a1200 	.word	0x007a1200
 8007918:	00f42400 	.word	0x00f42400

0800791c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d101      	bne.n	800792e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	e07b      	b.n	8007a26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007932:	2b00      	cmp	r3, #0
 8007934:	d108      	bne.n	8007948 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800793e:	d009      	beq.n	8007954 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	61da      	str	r2, [r3, #28]
 8007946:	e005      	b.n	8007954 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2200      	movs	r2, #0
 8007958:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007960:	b2db      	uxtb	r3, r3
 8007962:	2b00      	cmp	r3, #0
 8007964:	d106      	bne.n	8007974 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f7fa f9f2 	bl	8001d58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2202      	movs	r2, #2
 8007978:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800798a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800799c:	431a      	orrs	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079a6:	431a      	orrs	r2, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	f003 0302 	and.w	r3, r3, #2
 80079b0:	431a      	orrs	r2, r3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	695b      	ldr	r3, [r3, #20]
 80079b6:	f003 0301 	and.w	r3, r3, #1
 80079ba:	431a      	orrs	r2, r3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	699b      	ldr	r3, [r3, #24]
 80079c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079c4:	431a      	orrs	r2, r3
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	69db      	ldr	r3, [r3, #28]
 80079ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80079ce:	431a      	orrs	r2, r3
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6a1b      	ldr	r3, [r3, #32]
 80079d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079d8:	ea42 0103 	orr.w	r1, r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	430a      	orrs	r2, r1
 80079ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	0c1b      	lsrs	r3, r3, #16
 80079f2:	f003 0104 	and.w	r1, r3, #4
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fa:	f003 0210 	and.w	r2, r3, #16
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	69da      	ldr	r2, [r3, #28]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b082      	sub	sp, #8
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d101      	bne.n	8007a40 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e041      	b.n	8007ac4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d106      	bne.n	8007a5a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f7fa f9c7 	bl	8001de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2202      	movs	r2, #2
 8007a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	3304      	adds	r3, #4
 8007a6a:	4619      	mov	r1, r3
 8007a6c:	4610      	mov	r0, r2
 8007a6e:	f000 fad9 	bl	8008024 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2201      	movs	r2, #1
 8007a76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2201      	movs	r2, #1
 8007a86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2201      	movs	r2, #1
 8007a96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2201      	movs	r2, #1
 8007abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3708      	adds	r7, #8
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d101      	bne.n	8007ade <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e041      	b.n	8007b62 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d106      	bne.n	8007af8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f839 	bl	8007b6a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2202      	movs	r2, #2
 8007afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	3304      	adds	r3, #4
 8007b08:	4619      	mov	r1, r3
 8007b0a:	4610      	mov	r0, r2
 8007b0c:	f000 fa8a 	bl	8008024 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2201      	movs	r2, #1
 8007b54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b60:	2300      	movs	r3, #0
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3708      	adds	r7, #8
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007b6a:	b480      	push	{r7}
 8007b6c:	b083      	sub	sp, #12
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007b72:	bf00      	nop
 8007b74:	370c      	adds	r7, #12
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
	...

08007b80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
 8007b88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d109      	bne.n	8007ba4 <HAL_TIM_PWM_Start+0x24>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	bf14      	ite	ne
 8007b9c:	2301      	movne	r3, #1
 8007b9e:	2300      	moveq	r3, #0
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	e022      	b.n	8007bea <HAL_TIM_PWM_Start+0x6a>
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	2b04      	cmp	r3, #4
 8007ba8:	d109      	bne.n	8007bbe <HAL_TIM_PWM_Start+0x3e>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	bf14      	ite	ne
 8007bb6:	2301      	movne	r3, #1
 8007bb8:	2300      	moveq	r3, #0
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	e015      	b.n	8007bea <HAL_TIM_PWM_Start+0x6a>
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	2b08      	cmp	r3, #8
 8007bc2:	d109      	bne.n	8007bd8 <HAL_TIM_PWM_Start+0x58>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007bca:	b2db      	uxtb	r3, r3
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	bf14      	ite	ne
 8007bd0:	2301      	movne	r3, #1
 8007bd2:	2300      	moveq	r3, #0
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	e008      	b.n	8007bea <HAL_TIM_PWM_Start+0x6a>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	bf14      	ite	ne
 8007be4:	2301      	movne	r3, #1
 8007be6:	2300      	moveq	r3, #0
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d001      	beq.n	8007bf2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e07c      	b.n	8007cec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d104      	bne.n	8007c02 <HAL_TIM_PWM_Start+0x82>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2202      	movs	r2, #2
 8007bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c00:	e013      	b.n	8007c2a <HAL_TIM_PWM_Start+0xaa>
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	2b04      	cmp	r3, #4
 8007c06:	d104      	bne.n	8007c12 <HAL_TIM_PWM_Start+0x92>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2202      	movs	r2, #2
 8007c0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c10:	e00b      	b.n	8007c2a <HAL_TIM_PWM_Start+0xaa>
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	2b08      	cmp	r3, #8
 8007c16:	d104      	bne.n	8007c22 <HAL_TIM_PWM_Start+0xa2>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2202      	movs	r2, #2
 8007c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c20:	e003      	b.n	8007c2a <HAL_TIM_PWM_Start+0xaa>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2202      	movs	r2, #2
 8007c26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	6839      	ldr	r1, [r7, #0]
 8007c32:	4618      	mov	r0, r3
 8007c34:	f000 fcec 	bl	8008610 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a2d      	ldr	r2, [pc, #180]	; (8007cf4 <HAL_TIM_PWM_Start+0x174>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d004      	beq.n	8007c4c <HAL_TIM_PWM_Start+0xcc>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a2c      	ldr	r2, [pc, #176]	; (8007cf8 <HAL_TIM_PWM_Start+0x178>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d101      	bne.n	8007c50 <HAL_TIM_PWM_Start+0xd0>
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e000      	b.n	8007c52 <HAL_TIM_PWM_Start+0xd2>
 8007c50:	2300      	movs	r3, #0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d007      	beq.n	8007c66 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a22      	ldr	r2, [pc, #136]	; (8007cf4 <HAL_TIM_PWM_Start+0x174>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d022      	beq.n	8007cb6 <HAL_TIM_PWM_Start+0x136>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c78:	d01d      	beq.n	8007cb6 <HAL_TIM_PWM_Start+0x136>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a1f      	ldr	r2, [pc, #124]	; (8007cfc <HAL_TIM_PWM_Start+0x17c>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d018      	beq.n	8007cb6 <HAL_TIM_PWM_Start+0x136>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a1d      	ldr	r2, [pc, #116]	; (8007d00 <HAL_TIM_PWM_Start+0x180>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d013      	beq.n	8007cb6 <HAL_TIM_PWM_Start+0x136>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a1c      	ldr	r2, [pc, #112]	; (8007d04 <HAL_TIM_PWM_Start+0x184>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d00e      	beq.n	8007cb6 <HAL_TIM_PWM_Start+0x136>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a16      	ldr	r2, [pc, #88]	; (8007cf8 <HAL_TIM_PWM_Start+0x178>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d009      	beq.n	8007cb6 <HAL_TIM_PWM_Start+0x136>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a18      	ldr	r2, [pc, #96]	; (8007d08 <HAL_TIM_PWM_Start+0x188>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d004      	beq.n	8007cb6 <HAL_TIM_PWM_Start+0x136>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a16      	ldr	r2, [pc, #88]	; (8007d0c <HAL_TIM_PWM_Start+0x18c>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d111      	bne.n	8007cda <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f003 0307 	and.w	r3, r3, #7
 8007cc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2b06      	cmp	r3, #6
 8007cc6:	d010      	beq.n	8007cea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f042 0201 	orr.w	r2, r2, #1
 8007cd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cd8:	e007      	b.n	8007cea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	681a      	ldr	r2, [r3, #0]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f042 0201 	orr.w	r2, r2, #1
 8007ce8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cea:	2300      	movs	r3, #0
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3710      	adds	r7, #16
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	40010000 	.word	0x40010000
 8007cf8:	40010400 	.word	0x40010400
 8007cfc:	40000400 	.word	0x40000400
 8007d00:	40000800 	.word	0x40000800
 8007d04:	40000c00 	.word	0x40000c00
 8007d08:	40014000 	.word	0x40014000
 8007d0c:	40001800 	.word	0x40001800

08007d10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b086      	sub	sp, #24
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d101      	bne.n	8007d2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	e0ae      	b.n	8007e8c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b0c      	cmp	r3, #12
 8007d3a:	f200 809f 	bhi.w	8007e7c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007d3e:	a201      	add	r2, pc, #4	; (adr r2, 8007d44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d44:	08007d79 	.word	0x08007d79
 8007d48:	08007e7d 	.word	0x08007e7d
 8007d4c:	08007e7d 	.word	0x08007e7d
 8007d50:	08007e7d 	.word	0x08007e7d
 8007d54:	08007db9 	.word	0x08007db9
 8007d58:	08007e7d 	.word	0x08007e7d
 8007d5c:	08007e7d 	.word	0x08007e7d
 8007d60:	08007e7d 	.word	0x08007e7d
 8007d64:	08007dfb 	.word	0x08007dfb
 8007d68:	08007e7d 	.word	0x08007e7d
 8007d6c:	08007e7d 	.word	0x08007e7d
 8007d70:	08007e7d 	.word	0x08007e7d
 8007d74:	08007e3b 	.word	0x08007e3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	68b9      	ldr	r1, [r7, #8]
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f000 f9fc 	bl	800817c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	699a      	ldr	r2, [r3, #24]
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f042 0208 	orr.w	r2, r2, #8
 8007d92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	699a      	ldr	r2, [r3, #24]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f022 0204 	bic.w	r2, r2, #4
 8007da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	6999      	ldr	r1, [r3, #24]
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	691a      	ldr	r2, [r3, #16]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	430a      	orrs	r2, r1
 8007db4:	619a      	str	r2, [r3, #24]
      break;
 8007db6:	e064      	b.n	8007e82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68b9      	ldr	r1, [r7, #8]
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f000 fa4c 	bl	800825c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	699a      	ldr	r2, [r3, #24]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007dd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	699a      	ldr	r2, [r3, #24]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	6999      	ldr	r1, [r3, #24]
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	021a      	lsls	r2, r3, #8
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	430a      	orrs	r2, r1
 8007df6:	619a      	str	r2, [r3, #24]
      break;
 8007df8:	e043      	b.n	8007e82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68b9      	ldr	r1, [r7, #8]
 8007e00:	4618      	mov	r0, r3
 8007e02:	f000 faa1 	bl	8008348 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	69da      	ldr	r2, [r3, #28]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f042 0208 	orr.w	r2, r2, #8
 8007e14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	69da      	ldr	r2, [r3, #28]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 0204 	bic.w	r2, r2, #4
 8007e24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	69d9      	ldr	r1, [r3, #28]
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	691a      	ldr	r2, [r3, #16]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	430a      	orrs	r2, r1
 8007e36:	61da      	str	r2, [r3, #28]
      break;
 8007e38:	e023      	b.n	8007e82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	68b9      	ldr	r1, [r7, #8]
 8007e40:	4618      	mov	r0, r3
 8007e42:	f000 faf5 	bl	8008430 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	69da      	ldr	r2, [r3, #28]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	69da      	ldr	r2, [r3, #28]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	69d9      	ldr	r1, [r3, #28]
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	021a      	lsls	r2, r3, #8
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	430a      	orrs	r2, r1
 8007e78:	61da      	str	r2, [r3, #28]
      break;
 8007e7a:	e002      	b.n	8007e82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	75fb      	strb	r3, [r7, #23]
      break;
 8007e80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3718      	adds	r7, #24
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d101      	bne.n	8007eb0 <HAL_TIM_ConfigClockSource+0x1c>
 8007eac:	2302      	movs	r3, #2
 8007eae:	e0b4      	b.n	800801a <HAL_TIM_ConfigClockSource+0x186>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2202      	movs	r2, #2
 8007ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007ece:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ed6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	68ba      	ldr	r2, [r7, #8]
 8007ede:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ee8:	d03e      	beq.n	8007f68 <HAL_TIM_ConfigClockSource+0xd4>
 8007eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007eee:	f200 8087 	bhi.w	8008000 <HAL_TIM_ConfigClockSource+0x16c>
 8007ef2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ef6:	f000 8086 	beq.w	8008006 <HAL_TIM_ConfigClockSource+0x172>
 8007efa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007efe:	d87f      	bhi.n	8008000 <HAL_TIM_ConfigClockSource+0x16c>
 8007f00:	2b70      	cmp	r3, #112	; 0x70
 8007f02:	d01a      	beq.n	8007f3a <HAL_TIM_ConfigClockSource+0xa6>
 8007f04:	2b70      	cmp	r3, #112	; 0x70
 8007f06:	d87b      	bhi.n	8008000 <HAL_TIM_ConfigClockSource+0x16c>
 8007f08:	2b60      	cmp	r3, #96	; 0x60
 8007f0a:	d050      	beq.n	8007fae <HAL_TIM_ConfigClockSource+0x11a>
 8007f0c:	2b60      	cmp	r3, #96	; 0x60
 8007f0e:	d877      	bhi.n	8008000 <HAL_TIM_ConfigClockSource+0x16c>
 8007f10:	2b50      	cmp	r3, #80	; 0x50
 8007f12:	d03c      	beq.n	8007f8e <HAL_TIM_ConfigClockSource+0xfa>
 8007f14:	2b50      	cmp	r3, #80	; 0x50
 8007f16:	d873      	bhi.n	8008000 <HAL_TIM_ConfigClockSource+0x16c>
 8007f18:	2b40      	cmp	r3, #64	; 0x40
 8007f1a:	d058      	beq.n	8007fce <HAL_TIM_ConfigClockSource+0x13a>
 8007f1c:	2b40      	cmp	r3, #64	; 0x40
 8007f1e:	d86f      	bhi.n	8008000 <HAL_TIM_ConfigClockSource+0x16c>
 8007f20:	2b30      	cmp	r3, #48	; 0x30
 8007f22:	d064      	beq.n	8007fee <HAL_TIM_ConfigClockSource+0x15a>
 8007f24:	2b30      	cmp	r3, #48	; 0x30
 8007f26:	d86b      	bhi.n	8008000 <HAL_TIM_ConfigClockSource+0x16c>
 8007f28:	2b20      	cmp	r3, #32
 8007f2a:	d060      	beq.n	8007fee <HAL_TIM_ConfigClockSource+0x15a>
 8007f2c:	2b20      	cmp	r3, #32
 8007f2e:	d867      	bhi.n	8008000 <HAL_TIM_ConfigClockSource+0x16c>
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d05c      	beq.n	8007fee <HAL_TIM_ConfigClockSource+0x15a>
 8007f34:	2b10      	cmp	r3, #16
 8007f36:	d05a      	beq.n	8007fee <HAL_TIM_ConfigClockSource+0x15a>
 8007f38:	e062      	b.n	8008000 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f4a:	f000 fb41 	bl	80085d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007f5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	609a      	str	r2, [r3, #8]
      break;
 8007f66:	e04f      	b.n	8008008 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f78:	f000 fb2a 	bl	80085d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	689a      	ldr	r2, [r3, #8]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f8a:	609a      	str	r2, [r3, #8]
      break;
 8007f8c:	e03c      	b.n	8008008 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	f000 fa9e 	bl	80084dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	2150      	movs	r1, #80	; 0x50
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f000 faf7 	bl	800859a <TIM_ITRx_SetConfig>
      break;
 8007fac:	e02c      	b.n	8008008 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007fba:	461a      	mov	r2, r3
 8007fbc:	f000 fabd 	bl	800853a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2160      	movs	r1, #96	; 0x60
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f000 fae7 	bl	800859a <TIM_ITRx_SetConfig>
      break;
 8007fcc:	e01c      	b.n	8008008 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fda:	461a      	mov	r2, r3
 8007fdc:	f000 fa7e 	bl	80084dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2140      	movs	r1, #64	; 0x40
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f000 fad7 	bl	800859a <TIM_ITRx_SetConfig>
      break;
 8007fec:	e00c      	b.n	8008008 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	4610      	mov	r0, r2
 8007ffa:	f000 face 	bl	800859a <TIM_ITRx_SetConfig>
      break;
 8007ffe:	e003      	b.n	8008008 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	73fb      	strb	r3, [r7, #15]
      break;
 8008004:	e000      	b.n	8008008 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008006:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2200      	movs	r2, #0
 8008014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008018:	7bfb      	ldrb	r3, [r7, #15]
}
 800801a:	4618      	mov	r0, r3
 800801c:	3710      	adds	r7, #16
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
	...

08008024 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a46      	ldr	r2, [pc, #280]	; (8008150 <TIM_Base_SetConfig+0x12c>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d013      	beq.n	8008064 <TIM_Base_SetConfig+0x40>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008042:	d00f      	beq.n	8008064 <TIM_Base_SetConfig+0x40>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a43      	ldr	r2, [pc, #268]	; (8008154 <TIM_Base_SetConfig+0x130>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d00b      	beq.n	8008064 <TIM_Base_SetConfig+0x40>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a42      	ldr	r2, [pc, #264]	; (8008158 <TIM_Base_SetConfig+0x134>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d007      	beq.n	8008064 <TIM_Base_SetConfig+0x40>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a41      	ldr	r2, [pc, #260]	; (800815c <TIM_Base_SetConfig+0x138>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d003      	beq.n	8008064 <TIM_Base_SetConfig+0x40>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a40      	ldr	r2, [pc, #256]	; (8008160 <TIM_Base_SetConfig+0x13c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d108      	bne.n	8008076 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800806a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	68fa      	ldr	r2, [r7, #12]
 8008072:	4313      	orrs	r3, r2
 8008074:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a35      	ldr	r2, [pc, #212]	; (8008150 <TIM_Base_SetConfig+0x12c>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d02b      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008084:	d027      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4a32      	ldr	r2, [pc, #200]	; (8008154 <TIM_Base_SetConfig+0x130>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d023      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4a31      	ldr	r2, [pc, #196]	; (8008158 <TIM_Base_SetConfig+0x134>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d01f      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	4a30      	ldr	r2, [pc, #192]	; (800815c <TIM_Base_SetConfig+0x138>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d01b      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4a2f      	ldr	r2, [pc, #188]	; (8008160 <TIM_Base_SetConfig+0x13c>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d017      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a2e      	ldr	r2, [pc, #184]	; (8008164 <TIM_Base_SetConfig+0x140>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d013      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a2d      	ldr	r2, [pc, #180]	; (8008168 <TIM_Base_SetConfig+0x144>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d00f      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a2c      	ldr	r2, [pc, #176]	; (800816c <TIM_Base_SetConfig+0x148>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d00b      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a2b      	ldr	r2, [pc, #172]	; (8008170 <TIM_Base_SetConfig+0x14c>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d007      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	4a2a      	ldr	r2, [pc, #168]	; (8008174 <TIM_Base_SetConfig+0x150>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d003      	beq.n	80080d6 <TIM_Base_SetConfig+0xb2>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	4a29      	ldr	r2, [pc, #164]	; (8008178 <TIM_Base_SetConfig+0x154>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d108      	bne.n	80080e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	4313      	orrs	r3, r2
 80080e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	695b      	ldr	r3, [r3, #20]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68fa      	ldr	r2, [r7, #12]
 80080fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	689a      	ldr	r2, [r3, #8]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a10      	ldr	r2, [pc, #64]	; (8008150 <TIM_Base_SetConfig+0x12c>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d003      	beq.n	800811c <TIM_Base_SetConfig+0xf8>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	4a12      	ldr	r2, [pc, #72]	; (8008160 <TIM_Base_SetConfig+0x13c>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d103      	bne.n	8008124 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	691a      	ldr	r2, [r3, #16]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	2b01      	cmp	r3, #1
 8008134:	d105      	bne.n	8008142 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	f023 0201 	bic.w	r2, r3, #1
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	611a      	str	r2, [r3, #16]
  }
}
 8008142:	bf00      	nop
 8008144:	3714      	adds	r7, #20
 8008146:	46bd      	mov	sp, r7
 8008148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814c:	4770      	bx	lr
 800814e:	bf00      	nop
 8008150:	40010000 	.word	0x40010000
 8008154:	40000400 	.word	0x40000400
 8008158:	40000800 	.word	0x40000800
 800815c:	40000c00 	.word	0x40000c00
 8008160:	40010400 	.word	0x40010400
 8008164:	40014000 	.word	0x40014000
 8008168:	40014400 	.word	0x40014400
 800816c:	40014800 	.word	0x40014800
 8008170:	40001800 	.word	0x40001800
 8008174:	40001c00 	.word	0x40001c00
 8008178:	40002000 	.word	0x40002000

0800817c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a1b      	ldr	r3, [r3, #32]
 800818a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a1b      	ldr	r3, [r3, #32]
 8008190:	f023 0201 	bic.w	r2, r3, #1
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f023 0303 	bic.w	r3, r3, #3
 80081b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	f023 0302 	bic.w	r3, r3, #2
 80081c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	697a      	ldr	r2, [r7, #20]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	4a20      	ldr	r2, [pc, #128]	; (8008254 <TIM_OC1_SetConfig+0xd8>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d003      	beq.n	80081e0 <TIM_OC1_SetConfig+0x64>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	4a1f      	ldr	r2, [pc, #124]	; (8008258 <TIM_OC1_SetConfig+0xdc>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d10c      	bne.n	80081fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	f023 0308 	bic.w	r3, r3, #8
 80081e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	f023 0304 	bic.w	r3, r3, #4
 80081f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a15      	ldr	r2, [pc, #84]	; (8008254 <TIM_OC1_SetConfig+0xd8>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d003      	beq.n	800820a <TIM_OC1_SetConfig+0x8e>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	4a14      	ldr	r2, [pc, #80]	; (8008258 <TIM_OC1_SetConfig+0xdc>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d111      	bne.n	800822e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	695b      	ldr	r3, [r3, #20]
 800821e:	693a      	ldr	r2, [r7, #16]
 8008220:	4313      	orrs	r3, r2
 8008222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	699b      	ldr	r3, [r3, #24]
 8008228:	693a      	ldr	r2, [r7, #16]
 800822a:	4313      	orrs	r3, r2
 800822c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	693a      	ldr	r2, [r7, #16]
 8008232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	68fa      	ldr	r2, [r7, #12]
 8008238:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	685a      	ldr	r2, [r3, #4]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	697a      	ldr	r2, [r7, #20]
 8008246:	621a      	str	r2, [r3, #32]
}
 8008248:	bf00      	nop
 800824a:	371c      	adds	r7, #28
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr
 8008254:	40010000 	.word	0x40010000
 8008258:	40010400 	.word	0x40010400

0800825c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800825c:	b480      	push	{r7}
 800825e:	b087      	sub	sp, #28
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a1b      	ldr	r3, [r3, #32]
 800826a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a1b      	ldr	r3, [r3, #32]
 8008270:	f023 0210 	bic.w	r2, r3, #16
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	699b      	ldr	r3, [r3, #24]
 8008282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800828a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008292:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	021b      	lsls	r3, r3, #8
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	4313      	orrs	r3, r2
 800829e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	f023 0320 	bic.w	r3, r3, #32
 80082a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	011b      	lsls	r3, r3, #4
 80082ae:	697a      	ldr	r2, [r7, #20]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	4a22      	ldr	r2, [pc, #136]	; (8008340 <TIM_OC2_SetConfig+0xe4>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d003      	beq.n	80082c4 <TIM_OC2_SetConfig+0x68>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a21      	ldr	r2, [pc, #132]	; (8008344 <TIM_OC2_SetConfig+0xe8>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d10d      	bne.n	80082e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	011b      	lsls	r3, r3, #4
 80082d2:	697a      	ldr	r2, [r7, #20]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	4a17      	ldr	r2, [pc, #92]	; (8008340 <TIM_OC2_SetConfig+0xe4>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d003      	beq.n	80082f0 <TIM_OC2_SetConfig+0x94>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4a16      	ldr	r2, [pc, #88]	; (8008344 <TIM_OC2_SetConfig+0xe8>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d113      	bne.n	8008318 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80082f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80082fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	695b      	ldr	r3, [r3, #20]
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	693a      	ldr	r2, [r7, #16]
 8008308:	4313      	orrs	r3, r2
 800830a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	693a      	ldr	r2, [r7, #16]
 8008314:	4313      	orrs	r3, r2
 8008316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	693a      	ldr	r2, [r7, #16]
 800831c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	68fa      	ldr	r2, [r7, #12]
 8008322:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	685a      	ldr	r2, [r3, #4]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	697a      	ldr	r2, [r7, #20]
 8008330:	621a      	str	r2, [r3, #32]
}
 8008332:	bf00      	nop
 8008334:	371c      	adds	r7, #28
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	40010000 	.word	0x40010000
 8008344:	40010400 	.word	0x40010400

08008348 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008348:	b480      	push	{r7}
 800834a:	b087      	sub	sp, #28
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a1b      	ldr	r3, [r3, #32]
 8008356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a1b      	ldr	r3, [r3, #32]
 800835c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	69db      	ldr	r3, [r3, #28]
 800836e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f023 0303 	bic.w	r3, r3, #3
 800837e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	4313      	orrs	r3, r2
 8008388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008390:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	021b      	lsls	r3, r3, #8
 8008398:	697a      	ldr	r2, [r7, #20]
 800839a:	4313      	orrs	r3, r2
 800839c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a21      	ldr	r2, [pc, #132]	; (8008428 <TIM_OC3_SetConfig+0xe0>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d003      	beq.n	80083ae <TIM_OC3_SetConfig+0x66>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a20      	ldr	r2, [pc, #128]	; (800842c <TIM_OC3_SetConfig+0xe4>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d10d      	bne.n	80083ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80083b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	021b      	lsls	r3, r3, #8
 80083bc:	697a      	ldr	r2, [r7, #20]
 80083be:	4313      	orrs	r3, r2
 80083c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80083c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	4a16      	ldr	r2, [pc, #88]	; (8008428 <TIM_OC3_SetConfig+0xe0>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d003      	beq.n	80083da <TIM_OC3_SetConfig+0x92>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	4a15      	ldr	r2, [pc, #84]	; (800842c <TIM_OC3_SetConfig+0xe4>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d113      	bne.n	8008402 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80083e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	695b      	ldr	r3, [r3, #20]
 80083ee:	011b      	lsls	r3, r3, #4
 80083f0:	693a      	ldr	r2, [r7, #16]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	699b      	ldr	r3, [r3, #24]
 80083fa:	011b      	lsls	r3, r3, #4
 80083fc:	693a      	ldr	r2, [r7, #16]
 80083fe:	4313      	orrs	r3, r2
 8008400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	693a      	ldr	r2, [r7, #16]
 8008406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	685a      	ldr	r2, [r3, #4]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	697a      	ldr	r2, [r7, #20]
 800841a:	621a      	str	r2, [r3, #32]
}
 800841c:	bf00      	nop
 800841e:	371c      	adds	r7, #28
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr
 8008428:	40010000 	.word	0x40010000
 800842c:	40010400 	.word	0x40010400

08008430 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008430:	b480      	push	{r7}
 8008432:	b087      	sub	sp, #28
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6a1b      	ldr	r3, [r3, #32]
 8008444:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	69db      	ldr	r3, [r3, #28]
 8008456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800845e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008466:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	021b      	lsls	r3, r3, #8
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	4313      	orrs	r3, r2
 8008472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800847a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	031b      	lsls	r3, r3, #12
 8008482:	693a      	ldr	r2, [r7, #16]
 8008484:	4313      	orrs	r3, r2
 8008486:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a12      	ldr	r2, [pc, #72]	; (80084d4 <TIM_OC4_SetConfig+0xa4>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d003      	beq.n	8008498 <TIM_OC4_SetConfig+0x68>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4a11      	ldr	r2, [pc, #68]	; (80084d8 <TIM_OC4_SetConfig+0xa8>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d109      	bne.n	80084ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800849e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	695b      	ldr	r3, [r3, #20]
 80084a4:	019b      	lsls	r3, r3, #6
 80084a6:	697a      	ldr	r2, [r7, #20]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	685a      	ldr	r2, [r3, #4]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	693a      	ldr	r2, [r7, #16]
 80084c4:	621a      	str	r2, [r3, #32]
}
 80084c6:	bf00      	nop
 80084c8:	371c      	adds	r7, #28
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr
 80084d2:	bf00      	nop
 80084d4:	40010000 	.word	0x40010000
 80084d8:	40010400 	.word	0x40010400

080084dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084dc:	b480      	push	{r7}
 80084de:	b087      	sub	sp, #28
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6a1b      	ldr	r3, [r3, #32]
 80084ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6a1b      	ldr	r3, [r3, #32]
 80084f2:	f023 0201 	bic.w	r2, r3, #1
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008506:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	011b      	lsls	r3, r3, #4
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	4313      	orrs	r3, r2
 8008510:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	f023 030a 	bic.w	r3, r3, #10
 8008518:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800851a:	697a      	ldr	r2, [r7, #20]
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	4313      	orrs	r3, r2
 8008520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	621a      	str	r2, [r3, #32]
}
 800852e:	bf00      	nop
 8008530:	371c      	adds	r7, #28
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr

0800853a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800853a:	b480      	push	{r7}
 800853c:	b087      	sub	sp, #28
 800853e:	af00      	add	r7, sp, #0
 8008540:	60f8      	str	r0, [r7, #12]
 8008542:	60b9      	str	r1, [r7, #8]
 8008544:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	6a1b      	ldr	r3, [r3, #32]
 800854a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6a1b      	ldr	r3, [r3, #32]
 8008550:	f023 0210 	bic.w	r2, r3, #16
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	699b      	ldr	r3, [r3, #24]
 800855c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008564:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	031b      	lsls	r3, r3, #12
 800856a:	693a      	ldr	r2, [r7, #16]
 800856c:	4313      	orrs	r3, r2
 800856e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008576:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	011b      	lsls	r3, r3, #4
 800857c:	697a      	ldr	r2, [r7, #20]
 800857e:	4313      	orrs	r3, r2
 8008580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	693a      	ldr	r2, [r7, #16]
 8008586:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	697a      	ldr	r2, [r7, #20]
 800858c:	621a      	str	r2, [r3, #32]
}
 800858e:	bf00      	nop
 8008590:	371c      	adds	r7, #28
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800859a:	b480      	push	{r7}
 800859c:	b085      	sub	sp, #20
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
 80085a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085b2:	683a      	ldr	r2, [r7, #0]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	f043 0307 	orr.w	r3, r3, #7
 80085bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	68fa      	ldr	r2, [r7, #12]
 80085c2:	609a      	str	r2, [r3, #8]
}
 80085c4:	bf00      	nop
 80085c6:	3714      	adds	r7, #20
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b087      	sub	sp, #28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
 80085dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	021a      	lsls	r2, r3, #8
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	431a      	orrs	r2, r3
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	4313      	orrs	r3, r2
 80085f8:	697a      	ldr	r2, [r7, #20]
 80085fa:	4313      	orrs	r3, r2
 80085fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	697a      	ldr	r2, [r7, #20]
 8008602:	609a      	str	r2, [r3, #8]
}
 8008604:	bf00      	nop
 8008606:	371c      	adds	r7, #28
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008610:	b480      	push	{r7}
 8008612:	b087      	sub	sp, #28
 8008614:	af00      	add	r7, sp, #0
 8008616:	60f8      	str	r0, [r7, #12]
 8008618:	60b9      	str	r1, [r7, #8]
 800861a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	f003 031f 	and.w	r3, r3, #31
 8008622:	2201      	movs	r2, #1
 8008624:	fa02 f303 	lsl.w	r3, r2, r3
 8008628:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	6a1a      	ldr	r2, [r3, #32]
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	43db      	mvns	r3, r3
 8008632:	401a      	ands	r2, r3
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6a1a      	ldr	r2, [r3, #32]
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	f003 031f 	and.w	r3, r3, #31
 8008642:	6879      	ldr	r1, [r7, #4]
 8008644:	fa01 f303 	lsl.w	r3, r1, r3
 8008648:	431a      	orrs	r2, r3
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	621a      	str	r2, [r3, #32]
}
 800864e:	bf00      	nop
 8008650:	371c      	adds	r7, #28
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
	...

0800865c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800866c:	2b01      	cmp	r3, #1
 800866e:	d101      	bne.n	8008674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008670:	2302      	movs	r3, #2
 8008672:	e05a      	b.n	800872a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2202      	movs	r2, #2
 8008680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800869a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	68fa      	ldr	r2, [r7, #12]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	68fa      	ldr	r2, [r7, #12]
 80086ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a21      	ldr	r2, [pc, #132]	; (8008738 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d022      	beq.n	80086fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086c0:	d01d      	beq.n	80086fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a1d      	ldr	r2, [pc, #116]	; (800873c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d018      	beq.n	80086fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a1b      	ldr	r2, [pc, #108]	; (8008740 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d013      	beq.n	80086fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a1a      	ldr	r2, [pc, #104]	; (8008744 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d00e      	beq.n	80086fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a18      	ldr	r2, [pc, #96]	; (8008748 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d009      	beq.n	80086fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a17      	ldr	r2, [pc, #92]	; (800874c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d004      	beq.n	80086fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a15      	ldr	r2, [pc, #84]	; (8008750 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d10c      	bne.n	8008718 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008704:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	4313      	orrs	r3, r2
 800870e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	68ba      	ldr	r2, [r7, #8]
 8008716:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2201      	movs	r2, #1
 800871c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3714      	adds	r7, #20
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr
 8008736:	bf00      	nop
 8008738:	40010000 	.word	0x40010000
 800873c:	40000400 	.word	0x40000400
 8008740:	40000800 	.word	0x40000800
 8008744:	40000c00 	.word	0x40000c00
 8008748:	40010400 	.word	0x40010400
 800874c:	40014000 	.word	0x40014000
 8008750:	40001800 	.word	0x40001800

08008754 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800875e:	2300      	movs	r3, #0
 8008760:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008768:	2b01      	cmp	r3, #1
 800876a:	d101      	bne.n	8008770 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800876c:	2302      	movs	r3, #2
 800876e:	e03d      	b.n	80087ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	4313      	orrs	r3, r2
 8008784:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	4313      	orrs	r3, r2
 8008792:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	4313      	orrs	r3, r2
 80087a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4313      	orrs	r3, r2
 80087ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	4313      	orrs	r3, r2
 80087bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	695b      	ldr	r3, [r3, #20]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	69db      	ldr	r3, [r3, #28]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68fa      	ldr	r2, [r7, #12]
 80087e0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087ea:	2300      	movs	r3, #0
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3714      	adds	r7, #20
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b082      	sub	sp, #8
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e042      	b.n	8008890 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008810:	b2db      	uxtb	r3, r3
 8008812:	2b00      	cmp	r3, #0
 8008814:	d106      	bne.n	8008824 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f7f9 fb3e 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2224      	movs	r2, #36	; 0x24
 8008828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	68da      	ldr	r2, [r3, #12]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800883a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 ff4f 	bl	80096e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	691a      	ldr	r2, [r3, #16]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008850:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	695a      	ldr	r2, [r3, #20]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008860:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	68da      	ldr	r2, [r3, #12]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008870:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2220      	movs	r2, #32
 800887c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2220      	movs	r2, #32
 8008884:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3708      	adds	r7, #8
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b08a      	sub	sp, #40	; 0x28
 800889c:	af02      	add	r7, sp, #8
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	603b      	str	r3, [r7, #0]
 80088a4:	4613      	mov	r3, r2
 80088a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80088a8:	2300      	movs	r3, #0
 80088aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	2b20      	cmp	r3, #32
 80088b6:	d175      	bne.n	80089a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d002      	beq.n	80088c4 <HAL_UART_Transmit+0x2c>
 80088be:	88fb      	ldrh	r3, [r7, #6]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d101      	bne.n	80088c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80088c4:	2301      	movs	r3, #1
 80088c6:	e06e      	b.n	80089a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2221      	movs	r2, #33	; 0x21
 80088d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088d6:	f7f9 fd6f 	bl	80023b8 <HAL_GetTick>
 80088da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	88fa      	ldrh	r2, [r7, #6]
 80088e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	88fa      	ldrh	r2, [r7, #6]
 80088e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	689b      	ldr	r3, [r3, #8]
 80088ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088f0:	d108      	bne.n	8008904 <HAL_UART_Transmit+0x6c>
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	691b      	ldr	r3, [r3, #16]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d104      	bne.n	8008904 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80088fa:	2300      	movs	r3, #0
 80088fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	61bb      	str	r3, [r7, #24]
 8008902:	e003      	b.n	800890c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008908:	2300      	movs	r3, #0
 800890a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800890c:	e02e      	b.n	800896c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	9300      	str	r3, [sp, #0]
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	2200      	movs	r2, #0
 8008916:	2180      	movs	r1, #128	; 0x80
 8008918:	68f8      	ldr	r0, [r7, #12]
 800891a:	f000 fc27 	bl	800916c <UART_WaitOnFlagUntilTimeout>
 800891e:	4603      	mov	r3, r0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d005      	beq.n	8008930 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2220      	movs	r2, #32
 8008928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 800892c:	2303      	movs	r3, #3
 800892e:	e03a      	b.n	80089a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d10b      	bne.n	800894e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	881b      	ldrh	r3, [r3, #0]
 800893a:	461a      	mov	r2, r3
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008944:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	3302      	adds	r3, #2
 800894a:	61bb      	str	r3, [r7, #24]
 800894c:	e007      	b.n	800895e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800894e:	69fb      	ldr	r3, [r7, #28]
 8008950:	781a      	ldrb	r2, [r3, #0]
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	3301      	adds	r3, #1
 800895c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008962:	b29b      	uxth	r3, r3
 8008964:	3b01      	subs	r3, #1
 8008966:	b29a      	uxth	r2, r3
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008970:	b29b      	uxth	r3, r3
 8008972:	2b00      	cmp	r3, #0
 8008974:	d1cb      	bne.n	800890e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	9300      	str	r3, [sp, #0]
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	2200      	movs	r2, #0
 800897e:	2140      	movs	r1, #64	; 0x40
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f000 fbf3 	bl	800916c <UART_WaitOnFlagUntilTimeout>
 8008986:	4603      	mov	r3, r0
 8008988:	2b00      	cmp	r3, #0
 800898a:	d005      	beq.n	8008998 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2220      	movs	r2, #32
 8008990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8008994:	2303      	movs	r3, #3
 8008996:	e006      	b.n	80089a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2220      	movs	r2, #32
 800899c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80089a0:	2300      	movs	r3, #0
 80089a2:	e000      	b.n	80089a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80089a4:	2302      	movs	r3, #2
  }
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3720      	adds	r7, #32
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}

080089ae <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089ae:	b580      	push	{r7, lr}
 80089b0:	b084      	sub	sp, #16
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	60f8      	str	r0, [r7, #12]
 80089b6:	60b9      	str	r1, [r7, #8]
 80089b8:	4613      	mov	r3, r2
 80089ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	2b20      	cmp	r3, #32
 80089c6:	d112      	bne.n	80089ee <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d002      	beq.n	80089d4 <HAL_UART_Receive_DMA+0x26>
 80089ce:	88fb      	ldrh	r3, [r7, #6]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d101      	bne.n	80089d8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80089d4:	2301      	movs	r3, #1
 80089d6:	e00b      	b.n	80089f0 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80089de:	88fb      	ldrh	r3, [r7, #6]
 80089e0:	461a      	mov	r2, r3
 80089e2:	68b9      	ldr	r1, [r7, #8]
 80089e4:	68f8      	ldr	r0, [r7, #12]
 80089e6:	f000 fc1b 	bl	8009220 <UART_Start_Receive_DMA>
 80089ea:	4603      	mov	r3, r0
 80089ec:	e000      	b.n	80089f0 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80089ee:	2302      	movs	r3, #2
  }
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3710      	adds	r7, #16
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b0ba      	sub	sp, #232	; 0xe8
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	68db      	ldr	r3, [r3, #12]
 8008a10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	695b      	ldr	r3, [r3, #20]
 8008a1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008a24:	2300      	movs	r3, #0
 8008a26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a2e:	f003 030f 	and.w	r3, r3, #15
 8008a32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008a36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d10f      	bne.n	8008a5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a42:	f003 0320 	and.w	r3, r3, #32
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d009      	beq.n	8008a5e <HAL_UART_IRQHandler+0x66>
 8008a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a4e:	f003 0320 	and.w	r3, r3, #32
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d003      	beq.n	8008a5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f000 fd83 	bl	8009562 <UART_Receive_IT>
      return;
 8008a5c:	e25b      	b.n	8008f16 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008a5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f000 80de 	beq.w	8008c24 <HAL_UART_IRQHandler+0x22c>
 8008a68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a6c:	f003 0301 	and.w	r3, r3, #1
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d106      	bne.n	8008a82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a78:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	f000 80d1 	beq.w	8008c24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a86:	f003 0301 	and.w	r3, r3, #1
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d00b      	beq.n	8008aa6 <HAL_UART_IRQHandler+0xae>
 8008a8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d005      	beq.n	8008aa6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a9e:	f043 0201 	orr.w	r2, r3, #1
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008aaa:	f003 0304 	and.w	r3, r3, #4
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d00b      	beq.n	8008aca <HAL_UART_IRQHandler+0xd2>
 8008ab2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ab6:	f003 0301 	and.w	r3, r3, #1
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d005      	beq.n	8008aca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ac2:	f043 0202 	orr.w	r2, r3, #2
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ace:	f003 0302 	and.w	r3, r3, #2
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00b      	beq.n	8008aee <HAL_UART_IRQHandler+0xf6>
 8008ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d005      	beq.n	8008aee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ae6:	f043 0204 	orr.w	r2, r3, #4
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008af2:	f003 0308 	and.w	r3, r3, #8
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d011      	beq.n	8008b1e <HAL_UART_IRQHandler+0x126>
 8008afa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008afe:	f003 0320 	and.w	r3, r3, #32
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d105      	bne.n	8008b12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b0a:	f003 0301 	and.w	r3, r3, #1
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d005      	beq.n	8008b1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b16:	f043 0208 	orr.w	r2, r3, #8
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	f000 81f2 	beq.w	8008f0c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b2c:	f003 0320 	and.w	r3, r3, #32
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d008      	beq.n	8008b46 <HAL_UART_IRQHandler+0x14e>
 8008b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b38:	f003 0320 	and.w	r3, r3, #32
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d002      	beq.n	8008b46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fd0e 	bl	8009562 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	695b      	ldr	r3, [r3, #20]
 8008b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b50:	2b40      	cmp	r3, #64	; 0x40
 8008b52:	bf0c      	ite	eq
 8008b54:	2301      	moveq	r3, #1
 8008b56:	2300      	movne	r3, #0
 8008b58:	b2db      	uxtb	r3, r3
 8008b5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b62:	f003 0308 	and.w	r3, r3, #8
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d103      	bne.n	8008b72 <HAL_UART_IRQHandler+0x17a>
 8008b6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d04f      	beq.n	8008c12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 fc16 	bl	80093a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	695b      	ldr	r3, [r3, #20]
 8008b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b82:	2b40      	cmp	r3, #64	; 0x40
 8008b84:	d141      	bne.n	8008c0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	3314      	adds	r3, #20
 8008b8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008b94:	e853 3f00 	ldrex	r3, [r3]
 8008b98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008b9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ba0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ba4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	3314      	adds	r3, #20
 8008bae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008bb2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008bbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008bc2:	e841 2300 	strex	r3, r2, [r1]
 8008bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008bca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1d9      	bne.n	8008b86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d013      	beq.n	8008c02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bde:	4a7e      	ldr	r2, [pc, #504]	; (8008dd8 <HAL_UART_IRQHandler+0x3e0>)
 8008be0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7f9 fe9e 	bl	8002928 <HAL_DMA_Abort_IT>
 8008bec:	4603      	mov	r3, r0
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d016      	beq.n	8008c20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bf8:	687a      	ldr	r2, [r7, #4]
 8008bfa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008bfc:	4610      	mov	r0, r2
 8008bfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c00:	e00e      	b.n	8008c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 f99e 	bl	8008f44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c08:	e00a      	b.n	8008c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f99a 	bl	8008f44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c10:	e006      	b.n	8008c20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 f996 	bl	8008f44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8008c1e:	e175      	b.n	8008f0c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c20:	bf00      	nop
    return;
 8008c22:	e173      	b.n	8008f0c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	f040 814f 	bne.w	8008ecc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c32:	f003 0310 	and.w	r3, r3, #16
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	f000 8148 	beq.w	8008ecc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c40:	f003 0310 	and.w	r3, r3, #16
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	f000 8141 	beq.w	8008ecc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	60bb      	str	r3, [r7, #8]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	60bb      	str	r3, [r7, #8]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	60bb      	str	r3, [r7, #8]
 8008c5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	695b      	ldr	r3, [r3, #20]
 8008c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c6a:	2b40      	cmp	r3, #64	; 0x40
 8008c6c:	f040 80b6 	bne.w	8008ddc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	f000 8145 	beq.w	8008f10 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008c8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	f080 813e 	bcs.w	8008f10 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008c9a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ca0:	69db      	ldr	r3, [r3, #28]
 8008ca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ca6:	f000 8088 	beq.w	8008dba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	330c      	adds	r3, #12
 8008cb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008cb8:	e853 3f00 	ldrex	r3, [r3]
 8008cbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008cc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	330c      	adds	r3, #12
 8008cd2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008cd6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008cda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cde:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008ce2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008ce6:	e841 2300 	strex	r3, r2, [r1]
 8008cea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008cee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d1d9      	bne.n	8008caa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	3314      	adds	r3, #20
 8008cfc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d00:	e853 3f00 	ldrex	r3, [r3]
 8008d04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008d06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d08:	f023 0301 	bic.w	r3, r3, #1
 8008d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	3314      	adds	r3, #20
 8008d16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008d1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008d1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008d22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008d26:	e841 2300 	strex	r3, r2, [r1]
 8008d2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008d2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1e1      	bne.n	8008cf6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	3314      	adds	r3, #20
 8008d38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008d3c:	e853 3f00 	ldrex	r3, [r3]
 8008d40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008d42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	3314      	adds	r3, #20
 8008d52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008d56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008d58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008d5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008d5e:	e841 2300 	strex	r3, r2, [r1]
 8008d62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008d64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d1e3      	bne.n	8008d32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2220      	movs	r2, #32
 8008d6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	330c      	adds	r3, #12
 8008d7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d82:	e853 3f00 	ldrex	r3, [r3]
 8008d86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d8a:	f023 0310 	bic.w	r3, r3, #16
 8008d8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	330c      	adds	r3, #12
 8008d98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008d9c:	65ba      	str	r2, [r7, #88]	; 0x58
 8008d9e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008da2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008da4:	e841 2300 	strex	r3, r2, [r1]
 8008da8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008daa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d1e3      	bne.n	8008d78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008db4:	4618      	mov	r0, r3
 8008db6:	f7f9 fd47 	bl	8002848 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2202      	movs	r2, #2
 8008dbe:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	1ad3      	subs	r3, r2, r3
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	4619      	mov	r1, r3
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f000 f8c1 	bl	8008f58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008dd6:	e09b      	b.n	8008f10 <HAL_UART_IRQHandler+0x518>
 8008dd8:	0800946b 	.word	0x0800946b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	1ad3      	subs	r3, r2, r3
 8008de8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	f000 808e 	beq.w	8008f14 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008df8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f000 8089 	beq.w	8008f14 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	330c      	adds	r3, #12
 8008e08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e0c:	e853 3f00 	ldrex	r3, [r3]
 8008e10:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008e12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e18:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	330c      	adds	r3, #12
 8008e22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008e26:	647a      	str	r2, [r7, #68]	; 0x44
 8008e28:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008e2e:	e841 2300 	strex	r3, r2, [r1]
 8008e32:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1e3      	bne.n	8008e02 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	3314      	adds	r3, #20
 8008e40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e44:	e853 3f00 	ldrex	r3, [r3]
 8008e48:	623b      	str	r3, [r7, #32]
   return(result);
 8008e4a:	6a3b      	ldr	r3, [r7, #32]
 8008e4c:	f023 0301 	bic.w	r3, r3, #1
 8008e50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	3314      	adds	r3, #20
 8008e5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008e5e:	633a      	str	r2, [r7, #48]	; 0x30
 8008e60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e66:	e841 2300 	strex	r3, r2, [r1]
 8008e6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1e3      	bne.n	8008e3a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2220      	movs	r2, #32
 8008e76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	330c      	adds	r3, #12
 8008e86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	e853 3f00 	ldrex	r3, [r3]
 8008e8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f023 0310 	bic.w	r3, r3, #16
 8008e96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	330c      	adds	r3, #12
 8008ea0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008ea4:	61fa      	str	r2, [r7, #28]
 8008ea6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea8:	69b9      	ldr	r1, [r7, #24]
 8008eaa:	69fa      	ldr	r2, [r7, #28]
 8008eac:	e841 2300 	strex	r3, r2, [r1]
 8008eb0:	617b      	str	r3, [r7, #20]
   return(result);
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1e3      	bne.n	8008e80 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2202      	movs	r2, #2
 8008ebc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ebe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008ec2:	4619      	mov	r1, r3
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 f847 	bl	8008f58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008eca:	e023      	b.n	8008f14 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d009      	beq.n	8008eec <HAL_UART_IRQHandler+0x4f4>
 8008ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d003      	beq.n	8008eec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f000 fad4 	bl	8009492 <UART_Transmit_IT>
    return;
 8008eea:	e014      	b.n	8008f16 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d00e      	beq.n	8008f16 <HAL_UART_IRQHandler+0x51e>
 8008ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d008      	beq.n	8008f16 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 fb14 	bl	8009532 <UART_EndTransmit_IT>
    return;
 8008f0a:	e004      	b.n	8008f16 <HAL_UART_IRQHandler+0x51e>
    return;
 8008f0c:	bf00      	nop
 8008f0e:	e002      	b.n	8008f16 <HAL_UART_IRQHandler+0x51e>
      return;
 8008f10:	bf00      	nop
 8008f12:	e000      	b.n	8008f16 <HAL_UART_IRQHandler+0x51e>
      return;
 8008f14:	bf00      	nop
  }
}
 8008f16:	37e8      	adds	r7, #232	; 0xe8
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008f24:	bf00      	nop
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b083      	sub	sp, #12
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008f38:	bf00      	nop
 8008f3a:	370c      	adds	r7, #12
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b083      	sub	sp, #12
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f4c:	bf00      	nop
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr

08008f58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	460b      	mov	r3, r1
 8008f62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b09c      	sub	sp, #112	; 0x70
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f7c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d172      	bne.n	8009072 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008f8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f8e:	2200      	movs	r2, #0
 8008f90:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	330c      	adds	r3, #12
 8008f98:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f9c:	e853 3f00 	ldrex	r3, [r3]
 8008fa0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fa8:	66bb      	str	r3, [r7, #104]	; 0x68
 8008faa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	330c      	adds	r3, #12
 8008fb0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008fb2:	65ba      	str	r2, [r7, #88]	; 0x58
 8008fb4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008fb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008fba:	e841 2300 	strex	r3, r2, [r1]
 8008fbe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008fc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d1e5      	bne.n	8008f92 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	3314      	adds	r3, #20
 8008fcc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd0:	e853 3f00 	ldrex	r3, [r3]
 8008fd4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008fd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fd8:	f023 0301 	bic.w	r3, r3, #1
 8008fdc:	667b      	str	r3, [r7, #100]	; 0x64
 8008fde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	3314      	adds	r3, #20
 8008fe4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008fe6:	647a      	str	r2, [r7, #68]	; 0x44
 8008fe8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008fec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008fee:	e841 2300 	strex	r3, r2, [r1]
 8008ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d1e5      	bne.n	8008fc6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	3314      	adds	r3, #20
 8009000:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009004:	e853 3f00 	ldrex	r3, [r3]
 8009008:	623b      	str	r3, [r7, #32]
   return(result);
 800900a:	6a3b      	ldr	r3, [r7, #32]
 800900c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009010:	663b      	str	r3, [r7, #96]	; 0x60
 8009012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	3314      	adds	r3, #20
 8009018:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800901a:	633a      	str	r2, [r7, #48]	; 0x30
 800901c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800901e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009022:	e841 2300 	strex	r3, r2, [r1]
 8009026:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902a:	2b00      	cmp	r3, #0
 800902c:	d1e5      	bne.n	8008ffa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800902e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009030:	2220      	movs	r2, #32
 8009032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800903a:	2b01      	cmp	r3, #1
 800903c:	d119      	bne.n	8009072 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800903e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	330c      	adds	r3, #12
 8009044:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	e853 3f00 	ldrex	r3, [r3]
 800904c:	60fb      	str	r3, [r7, #12]
   return(result);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	f023 0310 	bic.w	r3, r3, #16
 8009054:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	330c      	adds	r3, #12
 800905c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800905e:	61fa      	str	r2, [r7, #28]
 8009060:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009062:	69b9      	ldr	r1, [r7, #24]
 8009064:	69fa      	ldr	r2, [r7, #28]
 8009066:	e841 2300 	strex	r3, r2, [r1]
 800906a:	617b      	str	r3, [r7, #20]
   return(result);
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1e5      	bne.n	800903e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009074:	2200      	movs	r2, #0
 8009076:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009078:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800907a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800907c:	2b01      	cmp	r3, #1
 800907e:	d106      	bne.n	800908e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009080:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009082:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009084:	4619      	mov	r1, r3
 8009086:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009088:	f7ff ff66 	bl	8008f58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800908c:	e002      	b.n	8009094 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800908e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009090:	f7f7 ffae 	bl	8000ff0 <HAL_UART_RxCpltCallback>
}
 8009094:	bf00      	nop
 8009096:	3770      	adds	r7, #112	; 0x70
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2201      	movs	r2, #1
 80090ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d108      	bne.n	80090ca <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80090bc:	085b      	lsrs	r3, r3, #1
 80090be:	b29b      	uxth	r3, r3
 80090c0:	4619      	mov	r1, r3
 80090c2:	68f8      	ldr	r0, [r7, #12]
 80090c4:	f7ff ff48 	bl	8008f58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80090c8:	e002      	b.n	80090d0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f7ff ff30 	bl	8008f30 <HAL_UART_RxHalfCpltCallback>
}
 80090d0:	bf00      	nop
 80090d2:	3710      	adds	r7, #16
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b084      	sub	sp, #16
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80090e0:	2300      	movs	r3, #0
 80090e2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	695b      	ldr	r3, [r3, #20]
 80090f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090f4:	2b80      	cmp	r3, #128	; 0x80
 80090f6:	bf0c      	ite	eq
 80090f8:	2301      	moveq	r3, #1
 80090fa:	2300      	movne	r3, #0
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009106:	b2db      	uxtb	r3, r3
 8009108:	2b21      	cmp	r3, #33	; 0x21
 800910a:	d108      	bne.n	800911e <UART_DMAError+0x46>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d005      	beq.n	800911e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	2200      	movs	r2, #0
 8009116:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009118:	68b8      	ldr	r0, [r7, #8]
 800911a:	f000 f91b 	bl	8009354 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	695b      	ldr	r3, [r3, #20]
 8009124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009128:	2b40      	cmp	r3, #64	; 0x40
 800912a:	bf0c      	ite	eq
 800912c:	2301      	moveq	r3, #1
 800912e:	2300      	movne	r3, #0
 8009130:	b2db      	uxtb	r3, r3
 8009132:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800913a:	b2db      	uxtb	r3, r3
 800913c:	2b22      	cmp	r3, #34	; 0x22
 800913e:	d108      	bne.n	8009152 <UART_DMAError+0x7a>
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d005      	beq.n	8009152 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	2200      	movs	r2, #0
 800914a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800914c:	68b8      	ldr	r0, [r7, #8]
 800914e:	f000 f929 	bl	80093a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009156:	f043 0210 	orr.w	r2, r3, #16
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800915e:	68b8      	ldr	r0, [r7, #8]
 8009160:	f7ff fef0 	bl	8008f44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009164:	bf00      	nop
 8009166:	3710      	adds	r7, #16
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b086      	sub	sp, #24
 8009170:	af00      	add	r7, sp, #0
 8009172:	60f8      	str	r0, [r7, #12]
 8009174:	60b9      	str	r1, [r7, #8]
 8009176:	603b      	str	r3, [r7, #0]
 8009178:	4613      	mov	r3, r2
 800917a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800917c:	e03b      	b.n	80091f6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800917e:	6a3b      	ldr	r3, [r7, #32]
 8009180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009184:	d037      	beq.n	80091f6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009186:	f7f9 f917 	bl	80023b8 <HAL_GetTick>
 800918a:	4602      	mov	r2, r0
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	1ad3      	subs	r3, r2, r3
 8009190:	6a3a      	ldr	r2, [r7, #32]
 8009192:	429a      	cmp	r2, r3
 8009194:	d302      	bcc.n	800919c <UART_WaitOnFlagUntilTimeout+0x30>
 8009196:	6a3b      	ldr	r3, [r7, #32]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d101      	bne.n	80091a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800919c:	2303      	movs	r3, #3
 800919e:	e03a      	b.n	8009216 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	68db      	ldr	r3, [r3, #12]
 80091a6:	f003 0304 	and.w	r3, r3, #4
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d023      	beq.n	80091f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	2b80      	cmp	r3, #128	; 0x80
 80091b2:	d020      	beq.n	80091f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	2b40      	cmp	r3, #64	; 0x40
 80091b8:	d01d      	beq.n	80091f6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f003 0308 	and.w	r3, r3, #8
 80091c4:	2b08      	cmp	r3, #8
 80091c6:	d116      	bne.n	80091f6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80091c8:	2300      	movs	r3, #0
 80091ca:	617b      	str	r3, [r7, #20]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	617b      	str	r3, [r7, #20]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	617b      	str	r3, [r7, #20]
 80091dc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80091de:	68f8      	ldr	r0, [r7, #12]
 80091e0:	f000 f8e0 	bl	80093a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2208      	movs	r2, #8
 80091e8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80091f2:	2301      	movs	r3, #1
 80091f4:	e00f      	b.n	8009216 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	4013      	ands	r3, r2
 8009200:	68ba      	ldr	r2, [r7, #8]
 8009202:	429a      	cmp	r2, r3
 8009204:	bf0c      	ite	eq
 8009206:	2301      	moveq	r3, #1
 8009208:	2300      	movne	r3, #0
 800920a:	b2db      	uxtb	r3, r3
 800920c:	461a      	mov	r2, r3
 800920e:	79fb      	ldrb	r3, [r7, #7]
 8009210:	429a      	cmp	r2, r3
 8009212:	d0b4      	beq.n	800917e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3718      	adds	r7, #24
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
	...

08009220 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b098      	sub	sp, #96	; 0x60
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	4613      	mov	r3, r2
 800922c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800922e:	68ba      	ldr	r2, [r7, #8]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	88fa      	ldrh	r2, [r7, #6]
 8009238:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2200      	movs	r2, #0
 800923e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2222      	movs	r2, #34	; 0x22
 8009244:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800924c:	4a3e      	ldr	r2, [pc, #248]	; (8009348 <UART_Start_Receive_DMA+0x128>)
 800924e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009254:	4a3d      	ldr	r2, [pc, #244]	; (800934c <UART_Start_Receive_DMA+0x12c>)
 8009256:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800925c:	4a3c      	ldr	r2, [pc, #240]	; (8009350 <UART_Start_Receive_DMA+0x130>)
 800925e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009264:	2200      	movs	r2, #0
 8009266:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009268:	f107 0308 	add.w	r3, r7, #8
 800926c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	3304      	adds	r3, #4
 8009278:	4619      	mov	r1, r3
 800927a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800927c:	681a      	ldr	r2, [r3, #0]
 800927e:	88fb      	ldrh	r3, [r7, #6]
 8009280:	f7f9 fa8a 	bl	8002798 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009284:	2300      	movs	r3, #0
 8009286:	613b      	str	r3, [r7, #16]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	613b      	str	r3, [r7, #16]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	613b      	str	r3, [r7, #16]
 8009298:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d019      	beq.n	80092d6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	330c      	adds	r3, #12
 80092a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092ac:	e853 3f00 	ldrex	r3, [r3]
 80092b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80092b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80092b8:	65bb      	str	r3, [r7, #88]	; 0x58
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	330c      	adds	r3, #12
 80092c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80092c2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80092c4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80092c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80092ca:	e841 2300 	strex	r3, r2, [r1]
 80092ce:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80092d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d1e5      	bne.n	80092a2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	3314      	adds	r3, #20
 80092dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e0:	e853 3f00 	ldrex	r3, [r3]
 80092e4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80092e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e8:	f043 0301 	orr.w	r3, r3, #1
 80092ec:	657b      	str	r3, [r7, #84]	; 0x54
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	3314      	adds	r3, #20
 80092f4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80092f6:	63ba      	str	r2, [r7, #56]	; 0x38
 80092f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80092fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092fe:	e841 2300 	strex	r3, r2, [r1]
 8009302:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009306:	2b00      	cmp	r3, #0
 8009308:	d1e5      	bne.n	80092d6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	3314      	adds	r3, #20
 8009310:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009312:	69bb      	ldr	r3, [r7, #24]
 8009314:	e853 3f00 	ldrex	r3, [r3]
 8009318:	617b      	str	r3, [r7, #20]
   return(result);
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009320:	653b      	str	r3, [r7, #80]	; 0x50
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	3314      	adds	r3, #20
 8009328:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800932a:	627a      	str	r2, [r7, #36]	; 0x24
 800932c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932e:	6a39      	ldr	r1, [r7, #32]
 8009330:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009332:	e841 2300 	strex	r3, r2, [r1]
 8009336:	61fb      	str	r3, [r7, #28]
   return(result);
 8009338:	69fb      	ldr	r3, [r7, #28]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1e5      	bne.n	800930a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3760      	adds	r7, #96	; 0x60
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	08008f71 	.word	0x08008f71
 800934c:	0800909d 	.word	0x0800909d
 8009350:	080090d9 	.word	0x080090d9

08009354 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009354:	b480      	push	{r7}
 8009356:	b089      	sub	sp, #36	; 0x24
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	330c      	adds	r3, #12
 8009362:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	e853 3f00 	ldrex	r3, [r3]
 800936a:	60bb      	str	r3, [r7, #8]
   return(result);
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009372:	61fb      	str	r3, [r7, #28]
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	330c      	adds	r3, #12
 800937a:	69fa      	ldr	r2, [r7, #28]
 800937c:	61ba      	str	r2, [r7, #24]
 800937e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009380:	6979      	ldr	r1, [r7, #20]
 8009382:	69ba      	ldr	r2, [r7, #24]
 8009384:	e841 2300 	strex	r3, r2, [r1]
 8009388:	613b      	str	r3, [r7, #16]
   return(result);
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d1e5      	bne.n	800935c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2220      	movs	r2, #32
 8009394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8009398:	bf00      	nop
 800939a:	3724      	adds	r7, #36	; 0x24
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b095      	sub	sp, #84	; 0x54
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	330c      	adds	r3, #12
 80093b2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093b6:	e853 3f00 	ldrex	r3, [r3]
 80093ba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80093bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80093c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	330c      	adds	r3, #12
 80093ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80093cc:	643a      	str	r2, [r7, #64]	; 0x40
 80093ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80093d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80093d4:	e841 2300 	strex	r3, r2, [r1]
 80093d8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80093da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d1e5      	bne.n	80093ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	3314      	adds	r3, #20
 80093e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093e8:	6a3b      	ldr	r3, [r7, #32]
 80093ea:	e853 3f00 	ldrex	r3, [r3]
 80093ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80093f0:	69fb      	ldr	r3, [r7, #28]
 80093f2:	f023 0301 	bic.w	r3, r3, #1
 80093f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	3314      	adds	r3, #20
 80093fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009400:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009402:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009404:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009406:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009408:	e841 2300 	strex	r3, r2, [r1]
 800940c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800940e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009410:	2b00      	cmp	r3, #0
 8009412:	d1e5      	bne.n	80093e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009418:	2b01      	cmp	r3, #1
 800941a:	d119      	bne.n	8009450 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	330c      	adds	r3, #12
 8009422:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	e853 3f00 	ldrex	r3, [r3]
 800942a:	60bb      	str	r3, [r7, #8]
   return(result);
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	f023 0310 	bic.w	r3, r3, #16
 8009432:	647b      	str	r3, [r7, #68]	; 0x44
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	330c      	adds	r3, #12
 800943a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800943c:	61ba      	str	r2, [r7, #24]
 800943e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009440:	6979      	ldr	r1, [r7, #20]
 8009442:	69ba      	ldr	r2, [r7, #24]
 8009444:	e841 2300 	strex	r3, r2, [r1]
 8009448:	613b      	str	r3, [r7, #16]
   return(result);
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1e5      	bne.n	800941c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2220      	movs	r2, #32
 8009454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800945e:	bf00      	nop
 8009460:	3754      	adds	r7, #84	; 0x54
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr

0800946a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b084      	sub	sp, #16
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009476:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2200      	movs	r2, #0
 800947c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2200      	movs	r2, #0
 8009482:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f7ff fd5d 	bl	8008f44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800948a:	bf00      	nop
 800948c:	3710      	adds	r7, #16
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}

08009492 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009492:	b480      	push	{r7}
 8009494:	b085      	sub	sp, #20
 8009496:	af00      	add	r7, sp, #0
 8009498:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	2b21      	cmp	r3, #33	; 0x21
 80094a4:	d13e      	bne.n	8009524 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094ae:	d114      	bne.n	80094da <UART_Transmit_IT+0x48>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	691b      	ldr	r3, [r3, #16]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d110      	bne.n	80094da <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6a1b      	ldr	r3, [r3, #32]
 80094bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	881b      	ldrh	r3, [r3, #0]
 80094c2:	461a      	mov	r2, r3
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a1b      	ldr	r3, [r3, #32]
 80094d2:	1c9a      	adds	r2, r3, #2
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	621a      	str	r2, [r3, #32]
 80094d8:	e008      	b.n	80094ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6a1b      	ldr	r3, [r3, #32]
 80094de:	1c59      	adds	r1, r3, #1
 80094e0:	687a      	ldr	r2, [r7, #4]
 80094e2:	6211      	str	r1, [r2, #32]
 80094e4:	781a      	ldrb	r2, [r3, #0]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	3b01      	subs	r3, #1
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	687a      	ldr	r2, [r7, #4]
 80094f8:	4619      	mov	r1, r3
 80094fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d10f      	bne.n	8009520 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	68da      	ldr	r2, [r3, #12]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800950e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68da      	ldr	r2, [r3, #12]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800951e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009520:	2300      	movs	r3, #0
 8009522:	e000      	b.n	8009526 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009524:	2302      	movs	r3, #2
  }
}
 8009526:	4618      	mov	r0, r3
 8009528:	3714      	adds	r7, #20
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr

08009532 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b082      	sub	sp, #8
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	68da      	ldr	r2, [r3, #12]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009548:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2220      	movs	r2, #32
 800954e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f7ff fce2 	bl	8008f1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	3708      	adds	r7, #8
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}

08009562 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009562:	b580      	push	{r7, lr}
 8009564:	b08c      	sub	sp, #48	; 0x30
 8009566:	af00      	add	r7, sp, #0
 8009568:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009570:	b2db      	uxtb	r3, r3
 8009572:	2b22      	cmp	r3, #34	; 0x22
 8009574:	f040 80ae 	bne.w	80096d4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009580:	d117      	bne.n	80095b2 <UART_Receive_IT+0x50>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	691b      	ldr	r3, [r3, #16]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d113      	bne.n	80095b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800958a:	2300      	movs	r3, #0
 800958c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009592:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	b29b      	uxth	r3, r3
 800959c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095a0:	b29a      	uxth	r2, r3
 80095a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095aa:	1c9a      	adds	r2, r3, #2
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	629a      	str	r2, [r3, #40]	; 0x28
 80095b0:	e026      	b.n	8009600 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80095b8:	2300      	movs	r3, #0
 80095ba:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095c4:	d007      	beq.n	80095d6 <UART_Receive_IT+0x74>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d10a      	bne.n	80095e4 <UART_Receive_IT+0x82>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	691b      	ldr	r3, [r3, #16]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d106      	bne.n	80095e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	b2da      	uxtb	r2, r3
 80095de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e0:	701a      	strb	r2, [r3, #0]
 80095e2:	e008      	b.n	80095f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	685b      	ldr	r3, [r3, #4]
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095f0:	b2da      	uxtb	r2, r3
 80095f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095fa:	1c5a      	adds	r2, r3, #1
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009604:	b29b      	uxth	r3, r3
 8009606:	3b01      	subs	r3, #1
 8009608:	b29b      	uxth	r3, r3
 800960a:	687a      	ldr	r2, [r7, #4]
 800960c:	4619      	mov	r1, r3
 800960e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009610:	2b00      	cmp	r3, #0
 8009612:	d15d      	bne.n	80096d0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	68da      	ldr	r2, [r3, #12]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f022 0220 	bic.w	r2, r2, #32
 8009622:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	68da      	ldr	r2, [r3, #12]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009632:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	695a      	ldr	r2, [r3, #20]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f022 0201 	bic.w	r2, r2, #1
 8009642:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2220      	movs	r2, #32
 8009648:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2200      	movs	r2, #0
 8009650:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009656:	2b01      	cmp	r3, #1
 8009658:	d135      	bne.n	80096c6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2200      	movs	r2, #0
 800965e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	330c      	adds	r3, #12
 8009666:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	e853 3f00 	ldrex	r3, [r3]
 800966e:	613b      	str	r3, [r7, #16]
   return(result);
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	f023 0310 	bic.w	r3, r3, #16
 8009676:	627b      	str	r3, [r7, #36]	; 0x24
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	330c      	adds	r3, #12
 800967e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009680:	623a      	str	r2, [r7, #32]
 8009682:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009684:	69f9      	ldr	r1, [r7, #28]
 8009686:	6a3a      	ldr	r2, [r7, #32]
 8009688:	e841 2300 	strex	r3, r2, [r1]
 800968c:	61bb      	str	r3, [r7, #24]
   return(result);
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d1e5      	bne.n	8009660 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f003 0310 	and.w	r3, r3, #16
 800969e:	2b10      	cmp	r3, #16
 80096a0:	d10a      	bne.n	80096b8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80096a2:	2300      	movs	r3, #0
 80096a4:	60fb      	str	r3, [r7, #12]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	60fb      	str	r3, [r7, #12]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	60fb      	str	r3, [r7, #12]
 80096b6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80096bc:	4619      	mov	r1, r3
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f7ff fc4a 	bl	8008f58 <HAL_UARTEx_RxEventCallback>
 80096c4:	e002      	b.n	80096cc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f7f7 fc92 	bl	8000ff0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80096cc:	2300      	movs	r3, #0
 80096ce:	e002      	b.n	80096d6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80096d0:	2300      	movs	r3, #0
 80096d2:	e000      	b.n	80096d6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80096d4:	2302      	movs	r3, #2
  }
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	3730      	adds	r7, #48	; 0x30
 80096da:	46bd      	mov	sp, r7
 80096dc:	bd80      	pop	{r7, pc}
	...

080096e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096e4:	b0c0      	sub	sp, #256	; 0x100
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	691b      	ldr	r3, [r3, #16]
 80096f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80096f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096fc:	68d9      	ldr	r1, [r3, #12]
 80096fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	ea40 0301 	orr.w	r3, r0, r1
 8009708:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800970a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800970e:	689a      	ldr	r2, [r3, #8]
 8009710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009714:	691b      	ldr	r3, [r3, #16]
 8009716:	431a      	orrs	r2, r3
 8009718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800971c:	695b      	ldr	r3, [r3, #20]
 800971e:	431a      	orrs	r2, r3
 8009720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009724:	69db      	ldr	r3, [r3, #28]
 8009726:	4313      	orrs	r3, r2
 8009728:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800972c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	68db      	ldr	r3, [r3, #12]
 8009734:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009738:	f021 010c 	bic.w	r1, r1, #12
 800973c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009746:	430b      	orrs	r3, r1
 8009748:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800974a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	695b      	ldr	r3, [r3, #20]
 8009752:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800975a:	6999      	ldr	r1, [r3, #24]
 800975c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	ea40 0301 	orr.w	r3, r0, r1
 8009766:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800976c:	681a      	ldr	r2, [r3, #0]
 800976e:	4b8f      	ldr	r3, [pc, #572]	; (80099ac <UART_SetConfig+0x2cc>)
 8009770:	429a      	cmp	r2, r3
 8009772:	d005      	beq.n	8009780 <UART_SetConfig+0xa0>
 8009774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	4b8d      	ldr	r3, [pc, #564]	; (80099b0 <UART_SetConfig+0x2d0>)
 800977c:	429a      	cmp	r2, r3
 800977e:	d104      	bne.n	800978a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009780:	f7fd ff76 	bl	8007670 <HAL_RCC_GetPCLK2Freq>
 8009784:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009788:	e003      	b.n	8009792 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800978a:	f7fd ff5d 	bl	8007648 <HAL_RCC_GetPCLK1Freq>
 800978e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009796:	69db      	ldr	r3, [r3, #28]
 8009798:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800979c:	f040 810c 	bne.w	80099b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80097a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80097a4:	2200      	movs	r2, #0
 80097a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80097aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80097ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80097b2:	4622      	mov	r2, r4
 80097b4:	462b      	mov	r3, r5
 80097b6:	1891      	adds	r1, r2, r2
 80097b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80097ba:	415b      	adcs	r3, r3
 80097bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80097be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80097c2:	4621      	mov	r1, r4
 80097c4:	eb12 0801 	adds.w	r8, r2, r1
 80097c8:	4629      	mov	r1, r5
 80097ca:	eb43 0901 	adc.w	r9, r3, r1
 80097ce:	f04f 0200 	mov.w	r2, #0
 80097d2:	f04f 0300 	mov.w	r3, #0
 80097d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80097da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80097de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80097e2:	4690      	mov	r8, r2
 80097e4:	4699      	mov	r9, r3
 80097e6:	4623      	mov	r3, r4
 80097e8:	eb18 0303 	adds.w	r3, r8, r3
 80097ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80097f0:	462b      	mov	r3, r5
 80097f2:	eb49 0303 	adc.w	r3, r9, r3
 80097f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80097fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009806:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800980a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800980e:	460b      	mov	r3, r1
 8009810:	18db      	adds	r3, r3, r3
 8009812:	653b      	str	r3, [r7, #80]	; 0x50
 8009814:	4613      	mov	r3, r2
 8009816:	eb42 0303 	adc.w	r3, r2, r3
 800981a:	657b      	str	r3, [r7, #84]	; 0x54
 800981c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009820:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009824:	f7f7 fa30 	bl	8000c88 <__aeabi_uldivmod>
 8009828:	4602      	mov	r2, r0
 800982a:	460b      	mov	r3, r1
 800982c:	4b61      	ldr	r3, [pc, #388]	; (80099b4 <UART_SetConfig+0x2d4>)
 800982e:	fba3 2302 	umull	r2, r3, r3, r2
 8009832:	095b      	lsrs	r3, r3, #5
 8009834:	011c      	lsls	r4, r3, #4
 8009836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800983a:	2200      	movs	r2, #0
 800983c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009840:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009844:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009848:	4642      	mov	r2, r8
 800984a:	464b      	mov	r3, r9
 800984c:	1891      	adds	r1, r2, r2
 800984e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009850:	415b      	adcs	r3, r3
 8009852:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009854:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009858:	4641      	mov	r1, r8
 800985a:	eb12 0a01 	adds.w	sl, r2, r1
 800985e:	4649      	mov	r1, r9
 8009860:	eb43 0b01 	adc.w	fp, r3, r1
 8009864:	f04f 0200 	mov.w	r2, #0
 8009868:	f04f 0300 	mov.w	r3, #0
 800986c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009870:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009874:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009878:	4692      	mov	sl, r2
 800987a:	469b      	mov	fp, r3
 800987c:	4643      	mov	r3, r8
 800987e:	eb1a 0303 	adds.w	r3, sl, r3
 8009882:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009886:	464b      	mov	r3, r9
 8009888:	eb4b 0303 	adc.w	r3, fp, r3
 800988c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	2200      	movs	r2, #0
 8009898:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800989c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80098a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80098a4:	460b      	mov	r3, r1
 80098a6:	18db      	adds	r3, r3, r3
 80098a8:	643b      	str	r3, [r7, #64]	; 0x40
 80098aa:	4613      	mov	r3, r2
 80098ac:	eb42 0303 	adc.w	r3, r2, r3
 80098b0:	647b      	str	r3, [r7, #68]	; 0x44
 80098b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80098b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80098ba:	f7f7 f9e5 	bl	8000c88 <__aeabi_uldivmod>
 80098be:	4602      	mov	r2, r0
 80098c0:	460b      	mov	r3, r1
 80098c2:	4611      	mov	r1, r2
 80098c4:	4b3b      	ldr	r3, [pc, #236]	; (80099b4 <UART_SetConfig+0x2d4>)
 80098c6:	fba3 2301 	umull	r2, r3, r3, r1
 80098ca:	095b      	lsrs	r3, r3, #5
 80098cc:	2264      	movs	r2, #100	; 0x64
 80098ce:	fb02 f303 	mul.w	r3, r2, r3
 80098d2:	1acb      	subs	r3, r1, r3
 80098d4:	00db      	lsls	r3, r3, #3
 80098d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80098da:	4b36      	ldr	r3, [pc, #216]	; (80099b4 <UART_SetConfig+0x2d4>)
 80098dc:	fba3 2302 	umull	r2, r3, r3, r2
 80098e0:	095b      	lsrs	r3, r3, #5
 80098e2:	005b      	lsls	r3, r3, #1
 80098e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80098e8:	441c      	add	r4, r3
 80098ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80098ee:	2200      	movs	r2, #0
 80098f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80098f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80098f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80098fc:	4642      	mov	r2, r8
 80098fe:	464b      	mov	r3, r9
 8009900:	1891      	adds	r1, r2, r2
 8009902:	63b9      	str	r1, [r7, #56]	; 0x38
 8009904:	415b      	adcs	r3, r3
 8009906:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009908:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800990c:	4641      	mov	r1, r8
 800990e:	1851      	adds	r1, r2, r1
 8009910:	6339      	str	r1, [r7, #48]	; 0x30
 8009912:	4649      	mov	r1, r9
 8009914:	414b      	adcs	r3, r1
 8009916:	637b      	str	r3, [r7, #52]	; 0x34
 8009918:	f04f 0200 	mov.w	r2, #0
 800991c:	f04f 0300 	mov.w	r3, #0
 8009920:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009924:	4659      	mov	r1, fp
 8009926:	00cb      	lsls	r3, r1, #3
 8009928:	4651      	mov	r1, sl
 800992a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800992e:	4651      	mov	r1, sl
 8009930:	00ca      	lsls	r2, r1, #3
 8009932:	4610      	mov	r0, r2
 8009934:	4619      	mov	r1, r3
 8009936:	4603      	mov	r3, r0
 8009938:	4642      	mov	r2, r8
 800993a:	189b      	adds	r3, r3, r2
 800993c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009940:	464b      	mov	r3, r9
 8009942:	460a      	mov	r2, r1
 8009944:	eb42 0303 	adc.w	r3, r2, r3
 8009948:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800994c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009958:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800995c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009960:	460b      	mov	r3, r1
 8009962:	18db      	adds	r3, r3, r3
 8009964:	62bb      	str	r3, [r7, #40]	; 0x28
 8009966:	4613      	mov	r3, r2
 8009968:	eb42 0303 	adc.w	r3, r2, r3
 800996c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800996e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009972:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009976:	f7f7 f987 	bl	8000c88 <__aeabi_uldivmod>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	4b0d      	ldr	r3, [pc, #52]	; (80099b4 <UART_SetConfig+0x2d4>)
 8009980:	fba3 1302 	umull	r1, r3, r3, r2
 8009984:	095b      	lsrs	r3, r3, #5
 8009986:	2164      	movs	r1, #100	; 0x64
 8009988:	fb01 f303 	mul.w	r3, r1, r3
 800998c:	1ad3      	subs	r3, r2, r3
 800998e:	00db      	lsls	r3, r3, #3
 8009990:	3332      	adds	r3, #50	; 0x32
 8009992:	4a08      	ldr	r2, [pc, #32]	; (80099b4 <UART_SetConfig+0x2d4>)
 8009994:	fba2 2303 	umull	r2, r3, r2, r3
 8009998:	095b      	lsrs	r3, r3, #5
 800999a:	f003 0207 	and.w	r2, r3, #7
 800999e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4422      	add	r2, r4
 80099a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80099a8:	e106      	b.n	8009bb8 <UART_SetConfig+0x4d8>
 80099aa:	bf00      	nop
 80099ac:	40011000 	.word	0x40011000
 80099b0:	40011400 	.word	0x40011400
 80099b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80099b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80099bc:	2200      	movs	r2, #0
 80099be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80099c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80099c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80099ca:	4642      	mov	r2, r8
 80099cc:	464b      	mov	r3, r9
 80099ce:	1891      	adds	r1, r2, r2
 80099d0:	6239      	str	r1, [r7, #32]
 80099d2:	415b      	adcs	r3, r3
 80099d4:	627b      	str	r3, [r7, #36]	; 0x24
 80099d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80099da:	4641      	mov	r1, r8
 80099dc:	1854      	adds	r4, r2, r1
 80099de:	4649      	mov	r1, r9
 80099e0:	eb43 0501 	adc.w	r5, r3, r1
 80099e4:	f04f 0200 	mov.w	r2, #0
 80099e8:	f04f 0300 	mov.w	r3, #0
 80099ec:	00eb      	lsls	r3, r5, #3
 80099ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80099f2:	00e2      	lsls	r2, r4, #3
 80099f4:	4614      	mov	r4, r2
 80099f6:	461d      	mov	r5, r3
 80099f8:	4643      	mov	r3, r8
 80099fa:	18e3      	adds	r3, r4, r3
 80099fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009a00:	464b      	mov	r3, r9
 8009a02:	eb45 0303 	adc.w	r3, r5, r3
 8009a06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009a16:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009a1a:	f04f 0200 	mov.w	r2, #0
 8009a1e:	f04f 0300 	mov.w	r3, #0
 8009a22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009a26:	4629      	mov	r1, r5
 8009a28:	008b      	lsls	r3, r1, #2
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a30:	4621      	mov	r1, r4
 8009a32:	008a      	lsls	r2, r1, #2
 8009a34:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009a38:	f7f7 f926 	bl	8000c88 <__aeabi_uldivmod>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	460b      	mov	r3, r1
 8009a40:	4b60      	ldr	r3, [pc, #384]	; (8009bc4 <UART_SetConfig+0x4e4>)
 8009a42:	fba3 2302 	umull	r2, r3, r3, r2
 8009a46:	095b      	lsrs	r3, r3, #5
 8009a48:	011c      	lsls	r4, r3, #4
 8009a4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009a54:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009a58:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009a5c:	4642      	mov	r2, r8
 8009a5e:	464b      	mov	r3, r9
 8009a60:	1891      	adds	r1, r2, r2
 8009a62:	61b9      	str	r1, [r7, #24]
 8009a64:	415b      	adcs	r3, r3
 8009a66:	61fb      	str	r3, [r7, #28]
 8009a68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009a6c:	4641      	mov	r1, r8
 8009a6e:	1851      	adds	r1, r2, r1
 8009a70:	6139      	str	r1, [r7, #16]
 8009a72:	4649      	mov	r1, r9
 8009a74:	414b      	adcs	r3, r1
 8009a76:	617b      	str	r3, [r7, #20]
 8009a78:	f04f 0200 	mov.w	r2, #0
 8009a7c:	f04f 0300 	mov.w	r3, #0
 8009a80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009a84:	4659      	mov	r1, fp
 8009a86:	00cb      	lsls	r3, r1, #3
 8009a88:	4651      	mov	r1, sl
 8009a8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a8e:	4651      	mov	r1, sl
 8009a90:	00ca      	lsls	r2, r1, #3
 8009a92:	4610      	mov	r0, r2
 8009a94:	4619      	mov	r1, r3
 8009a96:	4603      	mov	r3, r0
 8009a98:	4642      	mov	r2, r8
 8009a9a:	189b      	adds	r3, r3, r2
 8009a9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009aa0:	464b      	mov	r3, r9
 8009aa2:	460a      	mov	r2, r1
 8009aa4:	eb42 0303 	adc.w	r3, r2, r3
 8009aa8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	67bb      	str	r3, [r7, #120]	; 0x78
 8009ab6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009ab8:	f04f 0200 	mov.w	r2, #0
 8009abc:	f04f 0300 	mov.w	r3, #0
 8009ac0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009ac4:	4649      	mov	r1, r9
 8009ac6:	008b      	lsls	r3, r1, #2
 8009ac8:	4641      	mov	r1, r8
 8009aca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009ace:	4641      	mov	r1, r8
 8009ad0:	008a      	lsls	r2, r1, #2
 8009ad2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009ad6:	f7f7 f8d7 	bl	8000c88 <__aeabi_uldivmod>
 8009ada:	4602      	mov	r2, r0
 8009adc:	460b      	mov	r3, r1
 8009ade:	4611      	mov	r1, r2
 8009ae0:	4b38      	ldr	r3, [pc, #224]	; (8009bc4 <UART_SetConfig+0x4e4>)
 8009ae2:	fba3 2301 	umull	r2, r3, r3, r1
 8009ae6:	095b      	lsrs	r3, r3, #5
 8009ae8:	2264      	movs	r2, #100	; 0x64
 8009aea:	fb02 f303 	mul.w	r3, r2, r3
 8009aee:	1acb      	subs	r3, r1, r3
 8009af0:	011b      	lsls	r3, r3, #4
 8009af2:	3332      	adds	r3, #50	; 0x32
 8009af4:	4a33      	ldr	r2, [pc, #204]	; (8009bc4 <UART_SetConfig+0x4e4>)
 8009af6:	fba2 2303 	umull	r2, r3, r2, r3
 8009afa:	095b      	lsrs	r3, r3, #5
 8009afc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b00:	441c      	add	r4, r3
 8009b02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b06:	2200      	movs	r2, #0
 8009b08:	673b      	str	r3, [r7, #112]	; 0x70
 8009b0a:	677a      	str	r2, [r7, #116]	; 0x74
 8009b0c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009b10:	4642      	mov	r2, r8
 8009b12:	464b      	mov	r3, r9
 8009b14:	1891      	adds	r1, r2, r2
 8009b16:	60b9      	str	r1, [r7, #8]
 8009b18:	415b      	adcs	r3, r3
 8009b1a:	60fb      	str	r3, [r7, #12]
 8009b1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009b20:	4641      	mov	r1, r8
 8009b22:	1851      	adds	r1, r2, r1
 8009b24:	6039      	str	r1, [r7, #0]
 8009b26:	4649      	mov	r1, r9
 8009b28:	414b      	adcs	r3, r1
 8009b2a:	607b      	str	r3, [r7, #4]
 8009b2c:	f04f 0200 	mov.w	r2, #0
 8009b30:	f04f 0300 	mov.w	r3, #0
 8009b34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009b38:	4659      	mov	r1, fp
 8009b3a:	00cb      	lsls	r3, r1, #3
 8009b3c:	4651      	mov	r1, sl
 8009b3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b42:	4651      	mov	r1, sl
 8009b44:	00ca      	lsls	r2, r1, #3
 8009b46:	4610      	mov	r0, r2
 8009b48:	4619      	mov	r1, r3
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	4642      	mov	r2, r8
 8009b4e:	189b      	adds	r3, r3, r2
 8009b50:	66bb      	str	r3, [r7, #104]	; 0x68
 8009b52:	464b      	mov	r3, r9
 8009b54:	460a      	mov	r2, r1
 8009b56:	eb42 0303 	adc.w	r3, r2, r3
 8009b5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b60:	685b      	ldr	r3, [r3, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	663b      	str	r3, [r7, #96]	; 0x60
 8009b66:	667a      	str	r2, [r7, #100]	; 0x64
 8009b68:	f04f 0200 	mov.w	r2, #0
 8009b6c:	f04f 0300 	mov.w	r3, #0
 8009b70:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009b74:	4649      	mov	r1, r9
 8009b76:	008b      	lsls	r3, r1, #2
 8009b78:	4641      	mov	r1, r8
 8009b7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b7e:	4641      	mov	r1, r8
 8009b80:	008a      	lsls	r2, r1, #2
 8009b82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009b86:	f7f7 f87f 	bl	8000c88 <__aeabi_uldivmod>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	460b      	mov	r3, r1
 8009b8e:	4b0d      	ldr	r3, [pc, #52]	; (8009bc4 <UART_SetConfig+0x4e4>)
 8009b90:	fba3 1302 	umull	r1, r3, r3, r2
 8009b94:	095b      	lsrs	r3, r3, #5
 8009b96:	2164      	movs	r1, #100	; 0x64
 8009b98:	fb01 f303 	mul.w	r3, r1, r3
 8009b9c:	1ad3      	subs	r3, r2, r3
 8009b9e:	011b      	lsls	r3, r3, #4
 8009ba0:	3332      	adds	r3, #50	; 0x32
 8009ba2:	4a08      	ldr	r2, [pc, #32]	; (8009bc4 <UART_SetConfig+0x4e4>)
 8009ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8009ba8:	095b      	lsrs	r3, r3, #5
 8009baa:	f003 020f 	and.w	r2, r3, #15
 8009bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4422      	add	r2, r4
 8009bb6:	609a      	str	r2, [r3, #8]
}
 8009bb8:	bf00      	nop
 8009bba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009bc4:	51eb851f 	.word	0x51eb851f

08009bc8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009bc8:	b084      	sub	sp, #16
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b084      	sub	sp, #16
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
 8009bd2:	f107 001c 	add.w	r0, r7, #28
 8009bd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009bda:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8009bde:	2b01      	cmp	r3, #1
 8009be0:	d123      	bne.n	8009c2a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009bf6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bfa:	687a      	ldr	r2, [r7, #4]
 8009bfc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	68db      	ldr	r3, [r3, #12]
 8009c02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009c0a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d105      	bne.n	8009c1e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 f9dc 	bl	8009fdc <USB_CoreReset>
 8009c24:	4603      	mov	r3, r0
 8009c26:	73fb      	strb	r3, [r7, #15]
 8009c28:	e01b      	b.n	8009c62 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 f9d0 	bl	8009fdc <USB_CoreReset>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009c40:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d106      	bne.n	8009c56 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c4c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	639a      	str	r2, [r3, #56]	; 0x38
 8009c54:	e005      	b.n	8009c62 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009c62:	7fbb      	ldrb	r3, [r7, #30]
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d10b      	bne.n	8009c80 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f043 0206 	orr.w	r2, r3, #6
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	689b      	ldr	r3, [r3, #8]
 8009c78:	f043 0220 	orr.w	r2, r3, #32
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3710      	adds	r7, #16
 8009c86:	46bd      	mov	sp, r7
 8009c88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c8c:	b004      	add	sp, #16
 8009c8e:	4770      	bx	lr

08009c90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	f043 0201 	orr.w	r2, r3, #1
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009cb2:	b480      	push	{r7}
 8009cb4:	b083      	sub	sp, #12
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	f023 0201 	bic.w	r2, r3, #1
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	370c      	adds	r7, #12
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	460b      	mov	r3, r1
 8009cde:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009cf0:	78fb      	ldrb	r3, [r7, #3]
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d115      	bne.n	8009d22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	68db      	ldr	r3, [r3, #12]
 8009cfa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009d02:	200a      	movs	r0, #10
 8009d04:	f7f8 fb64 	bl	80023d0 <HAL_Delay>
      ms += 10U;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	330a      	adds	r3, #10
 8009d0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 f956 	bl	8009fc0 <USB_GetMode>
 8009d14:	4603      	mov	r3, r0
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d01e      	beq.n	8009d58 <USB_SetCurrentMode+0x84>
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2bc7      	cmp	r3, #199	; 0xc7
 8009d1e:	d9f0      	bls.n	8009d02 <USB_SetCurrentMode+0x2e>
 8009d20:	e01a      	b.n	8009d58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009d22:	78fb      	ldrb	r3, [r7, #3]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d115      	bne.n	8009d54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009d34:	200a      	movs	r0, #10
 8009d36:	f7f8 fb4b 	bl	80023d0 <HAL_Delay>
      ms += 10U;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	330a      	adds	r3, #10
 8009d3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 f93d 	bl	8009fc0 <USB_GetMode>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d005      	beq.n	8009d58 <USB_SetCurrentMode+0x84>
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2bc7      	cmp	r3, #199	; 0xc7
 8009d50:	d9f0      	bls.n	8009d34 <USB_SetCurrentMode+0x60>
 8009d52:	e001      	b.n	8009d58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	e005      	b.n	8009d64 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2bc8      	cmp	r3, #200	; 0xc8
 8009d5c:	d101      	bne.n	8009d62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e000      	b.n	8009d64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009d62:	2300      	movs	r3, #0
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3710      	adds	r7, #16
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b085      	sub	sp, #20
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009d76:	2300      	movs	r3, #0
 8009d78:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009d86:	d901      	bls.n	8009d8c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009d88:	2303      	movs	r3, #3
 8009d8a:	e01b      	b.n	8009dc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	691b      	ldr	r3, [r3, #16]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	daf2      	bge.n	8009d7a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009d94:	2300      	movs	r3, #0
 8009d96:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	019b      	lsls	r3, r3, #6
 8009d9c:	f043 0220 	orr.w	r2, r3, #32
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	3301      	adds	r3, #1
 8009da8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009db0:	d901      	bls.n	8009db6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009db2:	2303      	movs	r3, #3
 8009db4:	e006      	b.n	8009dc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	691b      	ldr	r3, [r3, #16]
 8009dba:	f003 0320 	and.w	r3, r3, #32
 8009dbe:	2b20      	cmp	r3, #32
 8009dc0:	d0f0      	beq.n	8009da4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3714      	adds	r7, #20
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b085      	sub	sp, #20
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	3301      	adds	r3, #1
 8009de0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009de8:	d901      	bls.n	8009dee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009dea:	2303      	movs	r3, #3
 8009dec:	e018      	b.n	8009e20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	691b      	ldr	r3, [r3, #16]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	daf2      	bge.n	8009ddc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009df6:	2300      	movs	r3, #0
 8009df8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2210      	movs	r2, #16
 8009dfe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	3301      	adds	r3, #1
 8009e04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009e0c:	d901      	bls.n	8009e12 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009e0e:	2303      	movs	r3, #3
 8009e10:	e006      	b.n	8009e20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	691b      	ldr	r3, [r3, #16]
 8009e16:	f003 0310 	and.w	r3, r3, #16
 8009e1a:	2b10      	cmp	r3, #16
 8009e1c:	d0f0      	beq.n	8009e00 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009e1e:	2300      	movs	r3, #0
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3714      	adds	r7, #20
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b089      	sub	sp, #36	; 0x24
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	4611      	mov	r1, r2
 8009e38:	461a      	mov	r2, r3
 8009e3a:	460b      	mov	r3, r1
 8009e3c:	71fb      	strb	r3, [r7, #7]
 8009e3e:	4613      	mov	r3, r2
 8009e40:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009e4a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d123      	bne.n	8009e9a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009e52:	88bb      	ldrh	r3, [r7, #4]
 8009e54:	3303      	adds	r3, #3
 8009e56:	089b      	lsrs	r3, r3, #2
 8009e58:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	61bb      	str	r3, [r7, #24]
 8009e5e:	e018      	b.n	8009e92 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009e60:	79fb      	ldrb	r3, [r7, #7]
 8009e62:	031a      	lsls	r2, r3, #12
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	4413      	add	r3, r2
 8009e68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	69fb      	ldr	r3, [r7, #28]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	3301      	adds	r3, #1
 8009e78:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009e7a:	69fb      	ldr	r3, [r7, #28]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009e80:	69fb      	ldr	r3, [r7, #28]
 8009e82:	3301      	adds	r3, #1
 8009e84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009e86:	69fb      	ldr	r3, [r7, #28]
 8009e88:	3301      	adds	r3, #1
 8009e8a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009e8c:	69bb      	ldr	r3, [r7, #24]
 8009e8e:	3301      	adds	r3, #1
 8009e90:	61bb      	str	r3, [r7, #24]
 8009e92:	69ba      	ldr	r2, [r7, #24]
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d3e2      	bcc.n	8009e60 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009e9a:	2300      	movs	r3, #0
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3724      	adds	r7, #36	; 0x24
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr

08009ea8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b08b      	sub	sp, #44	; 0x2c
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	60f8      	str	r0, [r7, #12]
 8009eb0:	60b9      	str	r1, [r7, #8]
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009ebe:	88fb      	ldrh	r3, [r7, #6]
 8009ec0:	089b      	lsrs	r3, r3, #2
 8009ec2:	b29b      	uxth	r3, r3
 8009ec4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009ec6:	88fb      	ldrh	r3, [r7, #6]
 8009ec8:	f003 0303 	and.w	r3, r3, #3
 8009ecc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009ece:	2300      	movs	r3, #0
 8009ed0:	623b      	str	r3, [r7, #32]
 8009ed2:	e014      	b.n	8009efe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ede:	601a      	str	r2, [r3, #0]
    pDest++;
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee8:	3301      	adds	r3, #1
 8009eea:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eee:	3301      	adds	r3, #1
 8009ef0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef4:	3301      	adds	r3, #1
 8009ef6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009ef8:	6a3b      	ldr	r3, [r7, #32]
 8009efa:	3301      	adds	r3, #1
 8009efc:	623b      	str	r3, [r7, #32]
 8009efe:	6a3a      	ldr	r2, [r7, #32]
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d3e6      	bcc.n	8009ed4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009f06:	8bfb      	ldrh	r3, [r7, #30]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d01e      	beq.n	8009f4a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009f10:	69bb      	ldr	r3, [r7, #24]
 8009f12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f16:	461a      	mov	r2, r3
 8009f18:	f107 0310 	add.w	r3, r7, #16
 8009f1c:	6812      	ldr	r2, [r2, #0]
 8009f1e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009f20:	693a      	ldr	r2, [r7, #16]
 8009f22:	6a3b      	ldr	r3, [r7, #32]
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	00db      	lsls	r3, r3, #3
 8009f28:	fa22 f303 	lsr.w	r3, r2, r3
 8009f2c:	b2da      	uxtb	r2, r3
 8009f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f30:	701a      	strb	r2, [r3, #0]
      i++;
 8009f32:	6a3b      	ldr	r3, [r7, #32]
 8009f34:	3301      	adds	r3, #1
 8009f36:	623b      	str	r3, [r7, #32]
      pDest++;
 8009f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009f3e:	8bfb      	ldrh	r3, [r7, #30]
 8009f40:	3b01      	subs	r3, #1
 8009f42:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009f44:	8bfb      	ldrh	r3, [r7, #30]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1ea      	bne.n	8009f20 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	372c      	adds	r7, #44	; 0x2c
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr

08009f58 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b085      	sub	sp, #20
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	695b      	ldr	r3, [r3, #20]
 8009f64:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	699b      	ldr	r3, [r3, #24]
 8009f6a:	68fa      	ldr	r2, [r7, #12]
 8009f6c:	4013      	ands	r3, r2
 8009f6e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009f70:	68fb      	ldr	r3, [r7, #12]
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3714      	adds	r7, #20
 8009f76:	46bd      	mov	sp, r7
 8009f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7c:	4770      	bx	lr

08009f7e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009f7e:	b480      	push	{r7}
 8009f80:	b085      	sub	sp, #20
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
 8009f86:	460b      	mov	r3, r1
 8009f88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009f8e:	78fb      	ldrb	r3, [r7, #3]
 8009f90:	015a      	lsls	r2, r3, #5
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	4413      	add	r3, r2
 8009f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f9a:	689b      	ldr	r3, [r3, #8]
 8009f9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009f9e:	78fb      	ldrb	r3, [r7, #3]
 8009fa0:	015a      	lsls	r2, r3, #5
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009faa:	68db      	ldr	r3, [r3, #12]
 8009fac:	68ba      	ldr	r2, [r7, #8]
 8009fae:	4013      	ands	r3, r2
 8009fb0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009fb2:	68bb      	ldr	r3, [r7, #8]
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3714      	adds	r7, #20
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr

08009fc0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b083      	sub	sp, #12
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	695b      	ldr	r3, [r3, #20]
 8009fcc:	f003 0301 	and.w	r3, r3, #1
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b085      	sub	sp, #20
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	3301      	adds	r3, #1
 8009fec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009ff4:	d901      	bls.n	8009ffa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ff6:	2303      	movs	r3, #3
 8009ff8:	e01b      	b.n	800a032 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	691b      	ldr	r3, [r3, #16]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	daf2      	bge.n	8009fe8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a002:	2300      	movs	r3, #0
 800a004:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	f043 0201 	orr.w	r2, r3, #1
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	3301      	adds	r3, #1
 800a016:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800a01e:	d901      	bls.n	800a024 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a020:	2303      	movs	r3, #3
 800a022:	e006      	b.n	800a032 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	691b      	ldr	r3, [r3, #16]
 800a028:	f003 0301 	and.w	r3, r3, #1
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d0f0      	beq.n	800a012 <USB_CoreReset+0x36>

  return HAL_OK;
 800a030:	2300      	movs	r3, #0
}
 800a032:	4618      	mov	r0, r3
 800a034:	3714      	adds	r7, #20
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr
	...

0800a040 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a040:	b084      	sub	sp, #16
 800a042:	b580      	push	{r7, lr}
 800a044:	b086      	sub	sp, #24
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
 800a04a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a04e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a052:	2300      	movs	r3, #0
 800a054:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a060:	461a      	mov	r2, r3
 800a062:	2300      	movs	r3, #0
 800a064:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a06a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a076:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a082:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	639a      	str	r2, [r3, #56]	; 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	68db      	ldr	r3, [r3, #12]
 800a08e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a092:	2b00      	cmp	r3, #0
 800a094:	d119      	bne.n	800a0ca <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a096:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	d10a      	bne.n	800a0b4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	68fa      	ldr	r2, [r7, #12]
 800a0a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a0ac:	f043 0304 	orr.w	r3, r3, #4
 800a0b0:	6013      	str	r3, [r2, #0]
 800a0b2:	e014      	b.n	800a0de <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	68fa      	ldr	r2, [r7, #12]
 800a0be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a0c2:	f023 0304 	bic.w	r3, r3, #4
 800a0c6:	6013      	str	r3, [r2, #0]
 800a0c8:	e009      	b.n	800a0de <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	68fa      	ldr	r2, [r7, #12]
 800a0d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a0d8:	f023 0304 	bic.w	r3, r3, #4
 800a0dc:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a0de:	2110      	movs	r1, #16
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f7ff fe43 	bl	8009d6c <USB_FlushTxFifo>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d001      	beq.n	800a0f0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f7ff fe6d 	bl	8009dd0 <USB_FlushRxFifo>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d001      	beq.n	800a100 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a100:	2300      	movs	r3, #0
 800a102:	613b      	str	r3, [r7, #16]
 800a104:	e015      	b.n	800a132 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	015a      	lsls	r2, r3, #5
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	4413      	add	r3, r2
 800a10e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a112:	461a      	mov	r2, r3
 800a114:	f04f 33ff 	mov.w	r3, #4294967295
 800a118:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	015a      	lsls	r2, r3, #5
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	4413      	add	r3, r2
 800a122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a126:	461a      	mov	r2, r3
 800a128:	2300      	movs	r3, #0
 800a12a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	3301      	adds	r3, #1
 800a130:	613b      	str	r3, [r7, #16]
 800a132:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800a136:	461a      	mov	r2, r3
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d3e3      	bcc.n	800a106 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f04f 32ff 	mov.w	r2, #4294967295
 800a14a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a18      	ldr	r2, [pc, #96]	; (800a1b0 <USB_HostInit+0x170>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d10b      	bne.n	800a16c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a15a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	4a15      	ldr	r2, [pc, #84]	; (800a1b4 <USB_HostInit+0x174>)
 800a160:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	4a14      	ldr	r2, [pc, #80]	; (800a1b8 <USB_HostInit+0x178>)
 800a166:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a16a:	e009      	b.n	800a180 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2280      	movs	r2, #128	; 0x80
 800a170:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a11      	ldr	r2, [pc, #68]	; (800a1bc <USB_HostInit+0x17c>)
 800a176:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	4a11      	ldr	r2, [pc, #68]	; (800a1c0 <USB_HostInit+0x180>)
 800a17c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a180:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a184:	2b00      	cmp	r3, #0
 800a186:	d105      	bne.n	800a194 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	699b      	ldr	r3, [r3, #24]
 800a18c:	f043 0210 	orr.w	r2, r3, #16
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	699a      	ldr	r2, [r3, #24]
 800a198:	4b0a      	ldr	r3, [pc, #40]	; (800a1c4 <USB_HostInit+0x184>)
 800a19a:	4313      	orrs	r3, r2
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a1a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3718      	adds	r7, #24
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1ac:	b004      	add	sp, #16
 800a1ae:	4770      	bx	lr
 800a1b0:	40040000 	.word	0x40040000
 800a1b4:	01000200 	.word	0x01000200
 800a1b8:	00e00300 	.word	0x00e00300
 800a1bc:	00600080 	.word	0x00600080
 800a1c0:	004000e0 	.word	0x004000e0
 800a1c4:	a3200008 	.word	0xa3200008

0800a1c8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b085      	sub	sp, #20
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	68fa      	ldr	r2, [r7, #12]
 800a1e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a1e6:	f023 0303 	bic.w	r3, r3, #3
 800a1ea:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1f2:	681a      	ldr	r2, [r3, #0]
 800a1f4:	78fb      	ldrb	r3, [r7, #3]
 800a1f6:	f003 0303 	and.w	r3, r3, #3
 800a1fa:	68f9      	ldr	r1, [r7, #12]
 800a1fc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a200:	4313      	orrs	r3, r2
 800a202:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a204:	78fb      	ldrb	r3, [r7, #3]
 800a206:	2b01      	cmp	r3, #1
 800a208:	d107      	bne.n	800a21a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a210:	461a      	mov	r2, r3
 800a212:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a216:	6053      	str	r3, [r2, #4]
 800a218:	e00c      	b.n	800a234 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800a21a:	78fb      	ldrb	r3, [r7, #3]
 800a21c:	2b02      	cmp	r3, #2
 800a21e:	d107      	bne.n	800a230 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a226:	461a      	mov	r2, r3
 800a228:	f241 7370 	movw	r3, #6000	; 0x1770
 800a22c:	6053      	str	r3, [r2, #4]
 800a22e:	e001      	b.n	800a234 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800a230:	2301      	movs	r3, #1
 800a232:	e000      	b.n	800a236 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800a234:	2300      	movs	r3, #0
}
 800a236:	4618      	mov	r0, r3
 800a238:	3714      	adds	r7, #20
 800a23a:	46bd      	mov	sp, r7
 800a23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a240:	4770      	bx	lr

0800a242 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800a242:	b580      	push	{r7, lr}
 800a244:	b084      	sub	sp, #16
 800a246:	af00      	add	r7, sp, #0
 800a248:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a24e:	2300      	movs	r3, #0
 800a250:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a262:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	68fa      	ldr	r2, [r7, #12]
 800a268:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a26c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a270:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a272:	2064      	movs	r0, #100	; 0x64
 800a274:	f7f8 f8ac 	bl	80023d0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	68fa      	ldr	r2, [r7, #12]
 800a27c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a284:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a286:	200a      	movs	r0, #10
 800a288:	f7f8 f8a2 	bl	80023d0 <HAL_Delay>

  return HAL_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3710      	adds	r7, #16
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a296:	b480      	push	{r7}
 800a298:	b085      	sub	sp, #20
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
 800a29e:	460b      	mov	r3, r1
 800a2a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a2ba:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d109      	bne.n	800a2da <USB_DriveVbus+0x44>
 800a2c6:	78fb      	ldrb	r3, [r7, #3]
 800a2c8:	2b01      	cmp	r3, #1
 800a2ca:	d106      	bne.n	800a2da <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	68fa      	ldr	r2, [r7, #12]
 800a2d0:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a2d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a2d8:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a2e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2e4:	d109      	bne.n	800a2fa <USB_DriveVbus+0x64>
 800a2e6:	78fb      	ldrb	r3, [r7, #3]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d106      	bne.n	800a2fa <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	68fa      	ldr	r2, [r7, #12]
 800a2f0:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a2f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2f8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a2fa:	2300      	movs	r3, #0
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3714      	adds	r7, #20
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800a308:	b480      	push	{r7}
 800a30a:	b085      	sub	sp, #20
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a314:	2300      	movs	r3, #0
 800a316:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	0c5b      	lsrs	r3, r3, #17
 800a326:	f003 0303 	and.w	r3, r3, #3
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3714      	adds	r7, #20
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr

0800a336 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800a336:	b480      	push	{r7}
 800a338:	b085      	sub	sp, #20
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a348:	689b      	ldr	r3, [r3, #8]
 800a34a:	b29b      	uxth	r3, r3
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3714      	adds	r7, #20
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b088      	sub	sp, #32
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
 800a360:	4608      	mov	r0, r1
 800a362:	4611      	mov	r1, r2
 800a364:	461a      	mov	r2, r3
 800a366:	4603      	mov	r3, r0
 800a368:	70fb      	strb	r3, [r7, #3]
 800a36a:	460b      	mov	r3, r1
 800a36c:	70bb      	strb	r3, [r7, #2]
 800a36e:	4613      	mov	r3, r2
 800a370:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a372:	2300      	movs	r3, #0
 800a374:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800a37a:	78fb      	ldrb	r3, [r7, #3]
 800a37c:	015a      	lsls	r2, r3, #5
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	4413      	add	r3, r2
 800a382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a386:	461a      	mov	r2, r3
 800a388:	f04f 33ff 	mov.w	r3, #4294967295
 800a38c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a38e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a392:	2b03      	cmp	r3, #3
 800a394:	d87c      	bhi.n	800a490 <USB_HC_Init+0x138>
 800a396:	a201      	add	r2, pc, #4	; (adr r2, 800a39c <USB_HC_Init+0x44>)
 800a398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a39c:	0800a3ad 	.word	0x0800a3ad
 800a3a0:	0800a453 	.word	0x0800a453
 800a3a4:	0800a3ad 	.word	0x0800a3ad
 800a3a8:	0800a415 	.word	0x0800a415
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a3ac:	78fb      	ldrb	r3, [r7, #3]
 800a3ae:	015a      	lsls	r2, r3, #5
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	4413      	add	r3, r2
 800a3b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	f240 439d 	movw	r3, #1181	; 0x49d
 800a3be:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a3c0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	da10      	bge.n	800a3ea <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a3c8:	78fb      	ldrb	r3, [r7, #3]
 800a3ca:	015a      	lsls	r2, r3, #5
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	4413      	add	r3, r2
 800a3d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	78fa      	ldrb	r2, [r7, #3]
 800a3d8:	0151      	lsls	r1, r2, #5
 800a3da:	693a      	ldr	r2, [r7, #16]
 800a3dc:	440a      	add	r2, r1
 800a3de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a3e6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800a3e8:	e055      	b.n	800a496 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	4a6f      	ldr	r2, [pc, #444]	; (800a5ac <USB_HC_Init+0x254>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d151      	bne.n	800a496 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a3f2:	78fb      	ldrb	r3, [r7, #3]
 800a3f4:	015a      	lsls	r2, r3, #5
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	4413      	add	r3, r2
 800a3fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3fe:	68db      	ldr	r3, [r3, #12]
 800a400:	78fa      	ldrb	r2, [r7, #3]
 800a402:	0151      	lsls	r1, r2, #5
 800a404:	693a      	ldr	r2, [r7, #16]
 800a406:	440a      	add	r2, r1
 800a408:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a40c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a410:	60d3      	str	r3, [r2, #12]
      break;
 800a412:	e040      	b.n	800a496 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a414:	78fb      	ldrb	r3, [r7, #3]
 800a416:	015a      	lsls	r2, r3, #5
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	4413      	add	r3, r2
 800a41c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a420:	461a      	mov	r2, r3
 800a422:	f240 639d 	movw	r3, #1693	; 0x69d
 800a426:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a428:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	da34      	bge.n	800a49a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a430:	78fb      	ldrb	r3, [r7, #3]
 800a432:	015a      	lsls	r2, r3, #5
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	4413      	add	r3, r2
 800a438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a43c:	68db      	ldr	r3, [r3, #12]
 800a43e:	78fa      	ldrb	r2, [r7, #3]
 800a440:	0151      	lsls	r1, r2, #5
 800a442:	693a      	ldr	r2, [r7, #16]
 800a444:	440a      	add	r2, r1
 800a446:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a44a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a44e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a450:	e023      	b.n	800a49a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a452:	78fb      	ldrb	r3, [r7, #3]
 800a454:	015a      	lsls	r2, r3, #5
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	4413      	add	r3, r2
 800a45a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a45e:	461a      	mov	r2, r3
 800a460:	f240 2325 	movw	r3, #549	; 0x225
 800a464:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a466:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	da17      	bge.n	800a49e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a46e:	78fb      	ldrb	r3, [r7, #3]
 800a470:	015a      	lsls	r2, r3, #5
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	4413      	add	r3, r2
 800a476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a47a:	68db      	ldr	r3, [r3, #12]
 800a47c:	78fa      	ldrb	r2, [r7, #3]
 800a47e:	0151      	lsls	r1, r2, #5
 800a480:	693a      	ldr	r2, [r7, #16]
 800a482:	440a      	add	r2, r1
 800a484:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a488:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a48c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a48e:	e006      	b.n	800a49e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800a490:	2301      	movs	r3, #1
 800a492:	77fb      	strb	r3, [r7, #31]
      break;
 800a494:	e004      	b.n	800a4a0 <USB_HC_Init+0x148>
      break;
 800a496:	bf00      	nop
 800a498:	e002      	b.n	800a4a0 <USB_HC_Init+0x148>
      break;
 800a49a:	bf00      	nop
 800a49c:	e000      	b.n	800a4a0 <USB_HC_Init+0x148>
      break;
 800a49e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a4a0:	78fb      	ldrb	r3, [r7, #3]
 800a4a2:	015a      	lsls	r2, r3, #5
 800a4a4:	693b      	ldr	r3, [r7, #16]
 800a4a6:	4413      	add	r3, r2
 800a4a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a4b2:	78fb      	ldrb	r3, [r7, #3]
 800a4b4:	015a      	lsls	r2, r3, #5
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	4413      	add	r3, r2
 800a4ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4be:	68db      	ldr	r3, [r3, #12]
 800a4c0:	78fa      	ldrb	r2, [r7, #3]
 800a4c2:	0151      	lsls	r1, r2, #5
 800a4c4:	693a      	ldr	r2, [r7, #16]
 800a4c6:	440a      	add	r2, r1
 800a4c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4cc:	f043 0302 	orr.w	r3, r3, #2
 800a4d0:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4d8:	699a      	ldr	r2, [r3, #24]
 800a4da:	78fb      	ldrb	r3, [r7, #3]
 800a4dc:	f003 030f 	and.w	r3, r3, #15
 800a4e0:	2101      	movs	r1, #1
 800a4e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a4e6:	6939      	ldr	r1, [r7, #16]
 800a4e8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a4fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a500:	2b00      	cmp	r3, #0
 800a502:	da03      	bge.n	800a50c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a504:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a508:	61bb      	str	r3, [r7, #24]
 800a50a:	e001      	b.n	800a510 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800a50c:	2300      	movs	r3, #0
 800a50e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f7ff fef9 	bl	800a308 <USB_GetHostSpeed>
 800a516:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a518:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a51c:	2b02      	cmp	r3, #2
 800a51e:	d106      	bne.n	800a52e <USB_HC_Init+0x1d6>
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	2b02      	cmp	r3, #2
 800a524:	d003      	beq.n	800a52e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a526:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a52a:	617b      	str	r3, [r7, #20]
 800a52c:	e001      	b.n	800a532 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a52e:	2300      	movs	r3, #0
 800a530:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a532:	787b      	ldrb	r3, [r7, #1]
 800a534:	059b      	lsls	r3, r3, #22
 800a536:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a53a:	78bb      	ldrb	r3, [r7, #2]
 800a53c:	02db      	lsls	r3, r3, #11
 800a53e:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a542:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a544:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a548:	049b      	lsls	r3, r3, #18
 800a54a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a54e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800a550:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800a552:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a556:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a558:	69bb      	ldr	r3, [r7, #24]
 800a55a:	431a      	orrs	r2, r3
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a560:	78fa      	ldrb	r2, [r7, #3]
 800a562:	0151      	lsls	r1, r2, #5
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	440a      	add	r2, r1
 800a568:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a56c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a570:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a572:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a576:	2b03      	cmp	r3, #3
 800a578:	d003      	beq.n	800a582 <USB_HC_Init+0x22a>
 800a57a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a57e:	2b01      	cmp	r3, #1
 800a580:	d10f      	bne.n	800a5a2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a582:	78fb      	ldrb	r3, [r7, #3]
 800a584:	015a      	lsls	r2, r3, #5
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	4413      	add	r3, r2
 800a58a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	78fa      	ldrb	r2, [r7, #3]
 800a592:	0151      	lsls	r1, r2, #5
 800a594:	693a      	ldr	r2, [r7, #16]
 800a596:	440a      	add	r2, r1
 800a598:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a59c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a5a0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a5a2:	7ffb      	ldrb	r3, [r7, #31]
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3720      	adds	r7, #32
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}
 800a5ac:	40040000 	.word	0x40040000

0800a5b0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b08c      	sub	sp, #48	; 0x30
 800a5b4:	af02      	add	r7, sp, #8
 800a5b6:	60f8      	str	r0, [r7, #12]
 800a5b8:	60b9      	str	r1, [r7, #8]
 800a5ba:	4613      	mov	r3, r2
 800a5bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	785b      	ldrb	r3, [r3, #1]
 800a5c6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800a5c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a5cc:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	4a5d      	ldr	r2, [pc, #372]	; (800a748 <USB_HC_StartXfer+0x198>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d12f      	bne.n	800a636 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800a5d6:	79fb      	ldrb	r3, [r7, #7]
 800a5d8:	2b01      	cmp	r3, #1
 800a5da:	d11c      	bne.n	800a616 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	7c9b      	ldrb	r3, [r3, #18]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d003      	beq.n	800a5ec <USB_HC_StartXfer+0x3c>
 800a5e4:	68bb      	ldr	r3, [r7, #8]
 800a5e6:	7c9b      	ldrb	r3, [r3, #18]
 800a5e8:	2b02      	cmp	r3, #2
 800a5ea:	d124      	bne.n	800a636 <USB_HC_StartXfer+0x86>
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	799b      	ldrb	r3, [r3, #6]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d120      	bne.n	800a636 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a5f4:	69fb      	ldr	r3, [r7, #28]
 800a5f6:	015a      	lsls	r2, r3, #5
 800a5f8:	6a3b      	ldr	r3, [r7, #32]
 800a5fa:	4413      	add	r3, r2
 800a5fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a600:	68db      	ldr	r3, [r3, #12]
 800a602:	69fa      	ldr	r2, [r7, #28]
 800a604:	0151      	lsls	r1, r2, #5
 800a606:	6a3a      	ldr	r2, [r7, #32]
 800a608:	440a      	add	r2, r1
 800a60a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a60e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a612:	60d3      	str	r3, [r2, #12]
 800a614:	e00f      	b.n	800a636 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	791b      	ldrb	r3, [r3, #4]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d10b      	bne.n	800a636 <USB_HC_StartXfer+0x86>
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	795b      	ldrb	r3, [r3, #5]
 800a622:	2b01      	cmp	r3, #1
 800a624:	d107      	bne.n	800a636 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	785b      	ldrb	r3, [r3, #1]
 800a62a:	4619      	mov	r1, r3
 800a62c:	68f8      	ldr	r0, [r7, #12]
 800a62e:	f000 fb6b 	bl	800ad08 <USB_DoPing>
        return HAL_OK;
 800a632:	2300      	movs	r3, #0
 800a634:	e232      	b.n	800aa9c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800a636:	68bb      	ldr	r3, [r7, #8]
 800a638:	799b      	ldrb	r3, [r3, #6]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d158      	bne.n	800a6f0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800a63e:	2301      	movs	r3, #1
 800a640:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (hc->ep_is_in != 0U)
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	78db      	ldrb	r3, [r3, #3]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d007      	beq.n	800a65a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a64a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a64c:	68ba      	ldr	r2, [r7, #8]
 800a64e:	8a92      	ldrh	r2, [r2, #20]
 800a650:	fb03 f202 	mul.w	r2, r3, r2
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	61da      	str	r2, [r3, #28]
 800a658:	e07c      	b.n	800a754 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	7c9b      	ldrb	r3, [r3, #18]
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d130      	bne.n	800a6c4 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	6a1b      	ldr	r3, [r3, #32]
 800a666:	2bbc      	cmp	r3, #188	; 0xbc
 800a668:	d918      	bls.n	800a69c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	8a9b      	ldrh	r3, [r3, #20]
 800a66e:	461a      	mov	r2, r3
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	69da      	ldr	r2, [r3, #28]
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	68db      	ldr	r3, [r3, #12]
 800a680:	2b01      	cmp	r3, #1
 800a682:	d003      	beq.n	800a68c <USB_HC_StartXfer+0xdc>
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	68db      	ldr	r3, [r3, #12]
 800a688:	2b02      	cmp	r3, #2
 800a68a:	d103      	bne.n	800a694 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	2202      	movs	r2, #2
 800a690:	60da      	str	r2, [r3, #12]
 800a692:	e05f      	b.n	800a754 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	2201      	movs	r2, #1
 800a698:	60da      	str	r2, [r3, #12]
 800a69a:	e05b      	b.n	800a754 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	6a1a      	ldr	r2, [r3, #32]
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	68db      	ldr	r3, [r3, #12]
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d007      	beq.n	800a6bc <USB_HC_StartXfer+0x10c>
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	2b02      	cmp	r3, #2
 800a6b2:	d003      	beq.n	800a6bc <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	2204      	movs	r2, #4
 800a6b8:	60da      	str	r2, [r3, #12]
 800a6ba:	e04b      	b.n	800a754 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	2203      	movs	r2, #3
 800a6c0:	60da      	str	r2, [r3, #12]
 800a6c2:	e047      	b.n	800a754 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800a6c4:	79fb      	ldrb	r3, [r7, #7]
 800a6c6:	2b01      	cmp	r3, #1
 800a6c8:	d10d      	bne.n	800a6e6 <USB_HC_StartXfer+0x136>
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	6a1b      	ldr	r3, [r3, #32]
 800a6ce:	68ba      	ldr	r2, [r7, #8]
 800a6d0:	8a92      	ldrh	r2, [r2, #20]
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d907      	bls.n	800a6e6 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a6d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a6d8:	68ba      	ldr	r2, [r7, #8]
 800a6da:	8a92      	ldrh	r2, [r2, #20]
 800a6dc:	fb03 f202 	mul.w	r2, r3, r2
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	61da      	str	r2, [r3, #28]
 800a6e4:	e036      	b.n	800a754 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	6a1a      	ldr	r2, [r3, #32]
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	61da      	str	r2, [r3, #28]
 800a6ee:	e031      	b.n	800a754 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	6a1b      	ldr	r3, [r3, #32]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d018      	beq.n	800a72a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	6a1b      	ldr	r3, [r3, #32]
 800a6fc:	68ba      	ldr	r2, [r7, #8]
 800a6fe:	8a92      	ldrh	r2, [r2, #20]
 800a700:	4413      	add	r3, r2
 800a702:	3b01      	subs	r3, #1
 800a704:	68ba      	ldr	r2, [r7, #8]
 800a706:	8a92      	ldrh	r2, [r2, #20]
 800a708:	fbb3 f3f2 	udiv	r3, r3, r2
 800a70c:	84fb      	strh	r3, [r7, #38]	; 0x26

      if (num_packets > max_hc_pkt_count)
 800a70e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a710:	8b7b      	ldrh	r3, [r7, #26]
 800a712:	429a      	cmp	r2, r3
 800a714:	d90b      	bls.n	800a72e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800a716:	8b7b      	ldrh	r3, [r7, #26]
 800a718:	84fb      	strh	r3, [r7, #38]	; 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a71a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a71c:	68ba      	ldr	r2, [r7, #8]
 800a71e:	8a92      	ldrh	r2, [r2, #20]
 800a720:	fb03 f202 	mul.w	r2, r3, r2
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	61da      	str	r2, [r3, #28]
 800a728:	e001      	b.n	800a72e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800a72a:	2301      	movs	r3, #1
 800a72c:	84fb      	strh	r3, [r7, #38]	; 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	78db      	ldrb	r3, [r3, #3]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d00a      	beq.n	800a74c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a736:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	8a92      	ldrh	r2, [r2, #20]
 800a73c:	fb03 f202 	mul.w	r2, r3, r2
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	61da      	str	r2, [r3, #28]
 800a744:	e006      	b.n	800a754 <USB_HC_StartXfer+0x1a4>
 800a746:	bf00      	nop
 800a748:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	6a1a      	ldr	r2, [r3, #32]
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a754:	68bb      	ldr	r3, [r7, #8]
 800a756:	69db      	ldr	r3, [r3, #28]
 800a758:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a75c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a75e:	04d9      	lsls	r1, r3, #19
 800a760:	4ba3      	ldr	r3, [pc, #652]	; (800a9f0 <USB_HC_StartXfer+0x440>)
 800a762:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a764:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	7d9b      	ldrb	r3, [r3, #22]
 800a76a:	075b      	lsls	r3, r3, #29
 800a76c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a770:	69f9      	ldr	r1, [r7, #28]
 800a772:	0148      	lsls	r0, r1, #5
 800a774:	6a39      	ldr	r1, [r7, #32]
 800a776:	4401      	add	r1, r0
 800a778:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a77c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a77e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a780:	79fb      	ldrb	r3, [r7, #7]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d009      	beq.n	800a79a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	6999      	ldr	r1, [r3, #24]
 800a78a:	69fb      	ldr	r3, [r7, #28]
 800a78c:	015a      	lsls	r2, r3, #5
 800a78e:	6a3b      	ldr	r3, [r7, #32]
 800a790:	4413      	add	r3, r2
 800a792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a796:	460a      	mov	r2, r1
 800a798:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a79a:	6a3b      	ldr	r3, [r7, #32]
 800a79c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7a0:	689b      	ldr	r3, [r3, #8]
 800a7a2:	f003 0301 	and.w	r3, r3, #1
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	bf0c      	ite	eq
 800a7aa:	2301      	moveq	r3, #1
 800a7ac:	2300      	movne	r3, #0
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a7b2:	69fb      	ldr	r3, [r7, #28]
 800a7b4:	015a      	lsls	r2, r3, #5
 800a7b6:	6a3b      	ldr	r3, [r7, #32]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	69fa      	ldr	r2, [r7, #28]
 800a7c2:	0151      	lsls	r1, r2, #5
 800a7c4:	6a3a      	ldr	r2, [r7, #32]
 800a7c6:	440a      	add	r2, r1
 800a7c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a7cc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a7d0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a7d2:	69fb      	ldr	r3, [r7, #28]
 800a7d4:	015a      	lsls	r2, r3, #5
 800a7d6:	6a3b      	ldr	r3, [r7, #32]
 800a7d8:	4413      	add	r3, r2
 800a7da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7de:	681a      	ldr	r2, [r3, #0]
 800a7e0:	7e7b      	ldrb	r3, [r7, #25]
 800a7e2:	075b      	lsls	r3, r3, #29
 800a7e4:	69f9      	ldr	r1, [r7, #28]
 800a7e6:	0148      	lsls	r0, r1, #5
 800a7e8:	6a39      	ldr	r1, [r7, #32]
 800a7ea:	4401      	add	r1, r0
 800a7ec:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a7f0:	4313      	orrs	r3, r2
 800a7f2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	799b      	ldrb	r3, [r3, #6]
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	f040 80c3 	bne.w	800a984 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	7c5b      	ldrb	r3, [r3, #17]
 800a802:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a804:	68ba      	ldr	r2, [r7, #8]
 800a806:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a808:	4313      	orrs	r3, r2
 800a80a:	69fa      	ldr	r2, [r7, #28]
 800a80c:	0151      	lsls	r1, r2, #5
 800a80e:	6a3a      	ldr	r2, [r7, #32]
 800a810:	440a      	add	r2, r1
 800a812:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a816:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a81a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800a81c:	69fb      	ldr	r3, [r7, #28]
 800a81e:	015a      	lsls	r2, r3, #5
 800a820:	6a3b      	ldr	r3, [r7, #32]
 800a822:	4413      	add	r3, r2
 800a824:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a828:	68db      	ldr	r3, [r3, #12]
 800a82a:	69fa      	ldr	r2, [r7, #28]
 800a82c:	0151      	lsls	r1, r2, #5
 800a82e:	6a3a      	ldr	r2, [r7, #32]
 800a830:	440a      	add	r2, r1
 800a832:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a836:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a83a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	79db      	ldrb	r3, [r3, #7]
 800a840:	2b01      	cmp	r3, #1
 800a842:	d123      	bne.n	800a88c <USB_HC_StartXfer+0x2dc>
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	78db      	ldrb	r3, [r3, #3]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d11f      	bne.n	800a88c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a84c:	69fb      	ldr	r3, [r7, #28]
 800a84e:	015a      	lsls	r2, r3, #5
 800a850:	6a3b      	ldr	r3, [r7, #32]
 800a852:	4413      	add	r3, r2
 800a854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a858:	685b      	ldr	r3, [r3, #4]
 800a85a:	69fa      	ldr	r2, [r7, #28]
 800a85c:	0151      	lsls	r1, r2, #5
 800a85e:	6a3a      	ldr	r2, [r7, #32]
 800a860:	440a      	add	r2, r1
 800a862:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a86a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800a86c:	69fb      	ldr	r3, [r7, #28]
 800a86e:	015a      	lsls	r2, r3, #5
 800a870:	6a3b      	ldr	r3, [r7, #32]
 800a872:	4413      	add	r3, r2
 800a874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	69fa      	ldr	r2, [r7, #28]
 800a87c:	0151      	lsls	r1, r2, #5
 800a87e:	6a3a      	ldr	r2, [r7, #32]
 800a880:	440a      	add	r2, r1
 800a882:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a88a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	7c9b      	ldrb	r3, [r3, #18]
 800a890:	2b01      	cmp	r3, #1
 800a892:	d003      	beq.n	800a89c <USB_HC_StartXfer+0x2ec>
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	7c9b      	ldrb	r3, [r3, #18]
 800a898:	2b03      	cmp	r3, #3
 800a89a:	d117      	bne.n	800a8cc <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d113      	bne.n	800a8cc <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	78db      	ldrb	r3, [r3, #3]
 800a8a8:	2b01      	cmp	r3, #1
 800a8aa:	d10f      	bne.n	800a8cc <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a8ac:	69fb      	ldr	r3, [r7, #28]
 800a8ae:	015a      	lsls	r2, r3, #5
 800a8b0:	6a3b      	ldr	r3, [r7, #32]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	69fa      	ldr	r2, [r7, #28]
 800a8bc:	0151      	lsls	r1, r2, #5
 800a8be:	6a3a      	ldr	r2, [r7, #32]
 800a8c0:	440a      	add	r2, r1
 800a8c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8ca:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	7c9b      	ldrb	r3, [r3, #18]
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	d162      	bne.n	800a99a <USB_HC_StartXfer+0x3ea>
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	78db      	ldrb	r3, [r3, #3]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d15e      	bne.n	800a99a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	68db      	ldr	r3, [r3, #12]
 800a8e0:	3b01      	subs	r3, #1
 800a8e2:	2b03      	cmp	r3, #3
 800a8e4:	d858      	bhi.n	800a998 <USB_HC_StartXfer+0x3e8>
 800a8e6:	a201      	add	r2, pc, #4	; (adr r2, 800a8ec <USB_HC_StartXfer+0x33c>)
 800a8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ec:	0800a8fd 	.word	0x0800a8fd
 800a8f0:	0800a91f 	.word	0x0800a91f
 800a8f4:	0800a941 	.word	0x0800a941
 800a8f8:	0800a963 	.word	0x0800a963
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800a8fc:	69fb      	ldr	r3, [r7, #28]
 800a8fe:	015a      	lsls	r2, r3, #5
 800a900:	6a3b      	ldr	r3, [r7, #32]
 800a902:	4413      	add	r3, r2
 800a904:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	69fa      	ldr	r2, [r7, #28]
 800a90c:	0151      	lsls	r1, r2, #5
 800a90e:	6a3a      	ldr	r2, [r7, #32]
 800a910:	440a      	add	r2, r1
 800a912:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a916:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a91a:	6053      	str	r3, [r2, #4]
          break;
 800a91c:	e03d      	b.n	800a99a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800a91e:	69fb      	ldr	r3, [r7, #28]
 800a920:	015a      	lsls	r2, r3, #5
 800a922:	6a3b      	ldr	r3, [r7, #32]
 800a924:	4413      	add	r3, r2
 800a926:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	69fa      	ldr	r2, [r7, #28]
 800a92e:	0151      	lsls	r1, r2, #5
 800a930:	6a3a      	ldr	r2, [r7, #32]
 800a932:	440a      	add	r2, r1
 800a934:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a938:	f043 030e 	orr.w	r3, r3, #14
 800a93c:	6053      	str	r3, [r2, #4]
          break;
 800a93e:	e02c      	b.n	800a99a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	015a      	lsls	r2, r3, #5
 800a944:	6a3b      	ldr	r3, [r7, #32]
 800a946:	4413      	add	r3, r2
 800a948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a94c:	685b      	ldr	r3, [r3, #4]
 800a94e:	69fa      	ldr	r2, [r7, #28]
 800a950:	0151      	lsls	r1, r2, #5
 800a952:	6a3a      	ldr	r2, [r7, #32]
 800a954:	440a      	add	r2, r1
 800a956:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a95a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a95e:	6053      	str	r3, [r2, #4]
          break;
 800a960:	e01b      	b.n	800a99a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800a962:	69fb      	ldr	r3, [r7, #28]
 800a964:	015a      	lsls	r2, r3, #5
 800a966:	6a3b      	ldr	r3, [r7, #32]
 800a968:	4413      	add	r3, r2
 800a96a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	69fa      	ldr	r2, [r7, #28]
 800a972:	0151      	lsls	r1, r2, #5
 800a974:	6a3a      	ldr	r2, [r7, #32]
 800a976:	440a      	add	r2, r1
 800a978:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a97c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a980:	6053      	str	r3, [r2, #4]
          break;
 800a982:	e00a      	b.n	800a99a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	015a      	lsls	r2, r3, #5
 800a988:	6a3b      	ldr	r3, [r7, #32]
 800a98a:	4413      	add	r3, r2
 800a98c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a990:	461a      	mov	r2, r3
 800a992:	2300      	movs	r3, #0
 800a994:	6053      	str	r3, [r2, #4]
 800a996:	e000      	b.n	800a99a <USB_HC_StartXfer+0x3ea>
          break;
 800a998:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a99a:	69fb      	ldr	r3, [r7, #28]
 800a99c:	015a      	lsls	r2, r3, #5
 800a99e:	6a3b      	ldr	r3, [r7, #32]
 800a9a0:	4413      	add	r3, r2
 800a9a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a9b0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	78db      	ldrb	r3, [r3, #3]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d004      	beq.n	800a9c4 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a9c0:	613b      	str	r3, [r7, #16]
 800a9c2:	e003      	b.n	800a9cc <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a9ca:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a9d2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	015a      	lsls	r2, r3, #5
 800a9d8:	6a3b      	ldr	r3, [r7, #32]
 800a9da:	4413      	add	r3, r2
 800a9dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a9e6:	79fb      	ldrb	r3, [r7, #7]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d003      	beq.n	800a9f4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	e055      	b.n	800aa9c <USB_HC_StartXfer+0x4ec>
 800a9f0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	78db      	ldrb	r3, [r3, #3]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d14e      	bne.n	800aa9a <USB_HC_StartXfer+0x4ea>
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	6a1b      	ldr	r3, [r3, #32]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d04a      	beq.n	800aa9a <USB_HC_StartXfer+0x4ea>
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	79db      	ldrb	r3, [r3, #7]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d146      	bne.n	800aa9a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	7c9b      	ldrb	r3, [r3, #18]
 800aa10:	2b03      	cmp	r3, #3
 800aa12:	d831      	bhi.n	800aa78 <USB_HC_StartXfer+0x4c8>
 800aa14:	a201      	add	r2, pc, #4	; (adr r2, 800aa1c <USB_HC_StartXfer+0x46c>)
 800aa16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa1a:	bf00      	nop
 800aa1c:	0800aa2d 	.word	0x0800aa2d
 800aa20:	0800aa51 	.word	0x0800aa51
 800aa24:	0800aa2d 	.word	0x0800aa2d
 800aa28:	0800aa51 	.word	0x0800aa51
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	6a1b      	ldr	r3, [r3, #32]
 800aa30:	3303      	adds	r3, #3
 800aa32:	089b      	lsrs	r3, r3, #2
 800aa34:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800aa36:	8afa      	ldrh	r2, [r7, #22]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa3c:	b29b      	uxth	r3, r3
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d91c      	bls.n	800aa7c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	699b      	ldr	r3, [r3, #24]
 800aa46:	f043 0220 	orr.w	r2, r3, #32
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	619a      	str	r2, [r3, #24]
        }
        break;
 800aa4e:	e015      	b.n	800aa7c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	6a1b      	ldr	r3, [r3, #32]
 800aa54:	3303      	adds	r3, #3
 800aa56:	089b      	lsrs	r3, r3, #2
 800aa58:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800aa5a:	8afa      	ldrh	r2, [r7, #22]
 800aa5c:	6a3b      	ldr	r3, [r7, #32]
 800aa5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa62:	691b      	ldr	r3, [r3, #16]
 800aa64:	b29b      	uxth	r3, r3
 800aa66:	429a      	cmp	r2, r3
 800aa68:	d90a      	bls.n	800aa80 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	699b      	ldr	r3, [r3, #24]
 800aa6e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	619a      	str	r2, [r3, #24]
        }
        break;
 800aa76:	e003      	b.n	800aa80 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800aa78:	bf00      	nop
 800aa7a:	e002      	b.n	800aa82 <USB_HC_StartXfer+0x4d2>
        break;
 800aa7c:	bf00      	nop
 800aa7e:	e000      	b.n	800aa82 <USB_HC_StartXfer+0x4d2>
        break;
 800aa80:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	6999      	ldr	r1, [r3, #24]
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	785a      	ldrb	r2, [r3, #1]
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	6a1b      	ldr	r3, [r3, #32]
 800aa8e:	b29b      	uxth	r3, r3
 800aa90:	2000      	movs	r0, #0
 800aa92:	9000      	str	r0, [sp, #0]
 800aa94:	68f8      	ldr	r0, [r7, #12]
 800aa96:	f7ff f9c9 	bl	8009e2c <USB_WritePacket>
  }

  return HAL_OK;
 800aa9a:	2300      	movs	r3, #0
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3728      	adds	r7, #40	; 0x28
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b085      	sub	sp, #20
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aab6:	695b      	ldr	r3, [r3, #20]
 800aab8:	b29b      	uxth	r3, r3
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3714      	adds	r7, #20
 800aabe:	46bd      	mov	sp, r7
 800aac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac4:	4770      	bx	lr

0800aac6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800aac6:	b480      	push	{r7}
 800aac8:	b089      	sub	sp, #36	; 0x24
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
 800aace:	460b      	mov	r3, r1
 800aad0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800aad6:	78fb      	ldrb	r3, [r7, #3]
 800aad8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800aada:	2300      	movs	r3, #0
 800aadc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800aade:	69bb      	ldr	r3, [r7, #24]
 800aae0:	015a      	lsls	r2, r3, #5
 800aae2:	69fb      	ldr	r3, [r7, #28]
 800aae4:	4413      	add	r3, r2
 800aae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	0c9b      	lsrs	r3, r3, #18
 800aaee:	f003 0303 	and.w	r3, r3, #3
 800aaf2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800aaf4:	69bb      	ldr	r3, [r7, #24]
 800aaf6:	015a      	lsls	r2, r3, #5
 800aaf8:	69fb      	ldr	r3, [r7, #28]
 800aafa:	4413      	add	r3, r2
 800aafc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	0fdb      	lsrs	r3, r3, #31
 800ab04:	f003 0301 	and.w	r3, r3, #1
 800ab08:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800ab0a:	69bb      	ldr	r3, [r7, #24]
 800ab0c:	015a      	lsls	r2, r3, #5
 800ab0e:	69fb      	ldr	r3, [r7, #28]
 800ab10:	4413      	add	r3, r2
 800ab12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	0fdb      	lsrs	r3, r3, #31
 800ab1a:	f003 0301 	and.w	r3, r3, #1
 800ab1e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	689b      	ldr	r3, [r3, #8]
 800ab24:	f003 0320 	and.w	r3, r3, #32
 800ab28:	2b20      	cmp	r3, #32
 800ab2a:	d10d      	bne.n	800ab48 <USB_HC_Halt+0x82>
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d10a      	bne.n	800ab48 <USB_HC_Halt+0x82>
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d005      	beq.n	800ab44 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	2b01      	cmp	r3, #1
 800ab3c:	d002      	beq.n	800ab44 <USB_HC_Halt+0x7e>
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	2b03      	cmp	r3, #3
 800ab42:	d101      	bne.n	800ab48 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800ab44:	2300      	movs	r3, #0
 800ab46:	e0d8      	b.n	800acfa <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d002      	beq.n	800ab54 <USB_HC_Halt+0x8e>
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	2b02      	cmp	r3, #2
 800ab52:	d173      	bne.n	800ac3c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ab54:	69bb      	ldr	r3, [r7, #24]
 800ab56:	015a      	lsls	r2, r3, #5
 800ab58:	69fb      	ldr	r3, [r7, #28]
 800ab5a:	4413      	add	r3, r2
 800ab5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	69ba      	ldr	r2, [r7, #24]
 800ab64:	0151      	lsls	r1, r2, #5
 800ab66:	69fa      	ldr	r2, [r7, #28]
 800ab68:	440a      	add	r2, r1
 800ab6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab6e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab72:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	f003 0320 	and.w	r3, r3, #32
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d14a      	bne.n	800ac16 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d133      	bne.n	800abf4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	69fb      	ldr	r3, [r7, #28]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	69ba      	ldr	r2, [r7, #24]
 800ab9c:	0151      	lsls	r1, r2, #5
 800ab9e:	69fa      	ldr	r2, [r7, #28]
 800aba0:	440a      	add	r2, r1
 800aba2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aba6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800abaa:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800abac:	69bb      	ldr	r3, [r7, #24]
 800abae:	015a      	lsls	r2, r3, #5
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	4413      	add	r3, r2
 800abb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	69ba      	ldr	r2, [r7, #24]
 800abbc:	0151      	lsls	r1, r2, #5
 800abbe:	69fa      	ldr	r2, [r7, #28]
 800abc0:	440a      	add	r2, r1
 800abc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800abc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800abca:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	3301      	adds	r3, #1
 800abd0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800abd8:	d82e      	bhi.n	800ac38 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800abda:	69bb      	ldr	r3, [r7, #24]
 800abdc:	015a      	lsls	r2, r3, #5
 800abde:	69fb      	ldr	r3, [r7, #28]
 800abe0:	4413      	add	r3, r2
 800abe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800abec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800abf0:	d0ec      	beq.n	800abcc <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800abf2:	e081      	b.n	800acf8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800abf4:	69bb      	ldr	r3, [r7, #24]
 800abf6:	015a      	lsls	r2, r3, #5
 800abf8:	69fb      	ldr	r3, [r7, #28]
 800abfa:	4413      	add	r3, r2
 800abfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	69ba      	ldr	r2, [r7, #24]
 800ac04:	0151      	lsls	r1, r2, #5
 800ac06:	69fa      	ldr	r2, [r7, #28]
 800ac08:	440a      	add	r2, r1
 800ac0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac12:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ac14:	e070      	b.n	800acf8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac16:	69bb      	ldr	r3, [r7, #24]
 800ac18:	015a      	lsls	r2, r3, #5
 800ac1a:	69fb      	ldr	r3, [r7, #28]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	69ba      	ldr	r2, [r7, #24]
 800ac26:	0151      	lsls	r1, r2, #5
 800ac28:	69fa      	ldr	r2, [r7, #28]
 800ac2a:	440a      	add	r2, r1
 800ac2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac34:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ac36:	e05f      	b.n	800acf8 <USB_HC_Halt+0x232>
            break;
 800ac38:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ac3a:	e05d      	b.n	800acf8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ac3c:	69bb      	ldr	r3, [r7, #24]
 800ac3e:	015a      	lsls	r2, r3, #5
 800ac40:	69fb      	ldr	r3, [r7, #28]
 800ac42:	4413      	add	r3, r2
 800ac44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	69ba      	ldr	r2, [r7, #24]
 800ac4c:	0151      	lsls	r1, r2, #5
 800ac4e:	69fa      	ldr	r2, [r7, #28]
 800ac50:	440a      	add	r2, r1
 800ac52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac5a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ac5c:	69fb      	ldr	r3, [r7, #28]
 800ac5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac62:	691b      	ldr	r3, [r3, #16]
 800ac64:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d133      	bne.n	800acd4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ac6c:	69bb      	ldr	r3, [r7, #24]
 800ac6e:	015a      	lsls	r2, r3, #5
 800ac70:	69fb      	ldr	r3, [r7, #28]
 800ac72:	4413      	add	r3, r2
 800ac74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	69ba      	ldr	r2, [r7, #24]
 800ac7c:	0151      	lsls	r1, r2, #5
 800ac7e:	69fa      	ldr	r2, [r7, #28]
 800ac80:	440a      	add	r2, r1
 800ac82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac8a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac8c:	69bb      	ldr	r3, [r7, #24]
 800ac8e:	015a      	lsls	r2, r3, #5
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	4413      	add	r3, r2
 800ac94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	69ba      	ldr	r2, [r7, #24]
 800ac9c:	0151      	lsls	r1, r2, #5
 800ac9e:	69fa      	ldr	r2, [r7, #28]
 800aca0:	440a      	add	r2, r1
 800aca2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aca6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800acaa:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	3301      	adds	r3, #1
 800acb0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800acb8:	d81d      	bhi.n	800acf6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800acba:	69bb      	ldr	r3, [r7, #24]
 800acbc:	015a      	lsls	r2, r3, #5
 800acbe:	69fb      	ldr	r3, [r7, #28]
 800acc0:	4413      	add	r3, r2
 800acc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800accc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800acd0:	d0ec      	beq.n	800acac <USB_HC_Halt+0x1e6>
 800acd2:	e011      	b.n	800acf8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800acd4:	69bb      	ldr	r3, [r7, #24]
 800acd6:	015a      	lsls	r2, r3, #5
 800acd8:	69fb      	ldr	r3, [r7, #28]
 800acda:	4413      	add	r3, r2
 800acdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	69ba      	ldr	r2, [r7, #24]
 800ace4:	0151      	lsls	r1, r2, #5
 800ace6:	69fa      	ldr	r2, [r7, #28]
 800ace8:	440a      	add	r2, r1
 800acea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800acf2:	6013      	str	r3, [r2, #0]
 800acf4:	e000      	b.n	800acf8 <USB_HC_Halt+0x232>
          break;
 800acf6:	bf00      	nop
    }
  }

  return HAL_OK;
 800acf8:	2300      	movs	r3, #0
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3724      	adds	r7, #36	; 0x24
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr
	...

0800ad08 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b087      	sub	sp, #28
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	460b      	mov	r3, r1
 800ad12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800ad18:	78fb      	ldrb	r3, [r7, #3]
 800ad1a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	04da      	lsls	r2, r3, #19
 800ad24:	4b15      	ldr	r3, [pc, #84]	; (800ad7c <USB_DoPing+0x74>)
 800ad26:	4013      	ands	r3, r2
 800ad28:	693a      	ldr	r2, [r7, #16]
 800ad2a:	0151      	lsls	r1, r2, #5
 800ad2c:	697a      	ldr	r2, [r7, #20]
 800ad2e:	440a      	add	r2, r1
 800ad30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad38:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	015a      	lsls	r2, r3, #5
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	4413      	add	r3, r2
 800ad42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ad50:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ad52:	68bb      	ldr	r3, [r7, #8]
 800ad54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad58:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	015a      	lsls	r2, r3, #5
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	4413      	add	r3, r2
 800ad62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad66:	461a      	mov	r2, r3
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	371c      	adds	r7, #28
 800ad72:	46bd      	mov	sp, r7
 800ad74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad78:	4770      	bx	lr
 800ad7a:	bf00      	nop
 800ad7c:	1ff80000 	.word	0x1ff80000

0800ad80 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b088      	sub	sp, #32
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800ad90:	2300      	movs	r3, #0
 800ad92:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f7fe ff8c 	bl	8009cb2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ad9a:	2110      	movs	r1, #16
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f7fe ffe5 	bl	8009d6c <USB_FlushTxFifo>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d001      	beq.n	800adac <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800ada8:	2301      	movs	r3, #1
 800adaa:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f7ff f80f 	bl	8009dd0 <USB_FlushRxFifo>
 800adb2:	4603      	mov	r3, r0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d001      	beq.n	800adbc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800adb8:	2301      	movs	r3, #1
 800adba:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800adbc:	2300      	movs	r3, #0
 800adbe:	61bb      	str	r3, [r7, #24]
 800adc0:	e01f      	b.n	800ae02 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800adc2:	69bb      	ldr	r3, [r7, #24]
 800adc4:	015a      	lsls	r2, r3, #5
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	4413      	add	r3, r2
 800adca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800add8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ade0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ade8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800adea:	69bb      	ldr	r3, [r7, #24]
 800adec:	015a      	lsls	r2, r3, #5
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	4413      	add	r3, r2
 800adf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adf6:	461a      	mov	r2, r3
 800adf8:	693b      	ldr	r3, [r7, #16]
 800adfa:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800adfc:	69bb      	ldr	r3, [r7, #24]
 800adfe:	3301      	adds	r3, #1
 800ae00:	61bb      	str	r3, [r7, #24]
 800ae02:	69bb      	ldr	r3, [r7, #24]
 800ae04:	2b0f      	cmp	r3, #15
 800ae06:	d9dc      	bls.n	800adc2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ae08:	2300      	movs	r3, #0
 800ae0a:	61bb      	str	r3, [r7, #24]
 800ae0c:	e034      	b.n	800ae78 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800ae0e:	69bb      	ldr	r3, [r7, #24]
 800ae10:	015a      	lsls	r2, r3, #5
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	4413      	add	r3, r2
 800ae16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ae24:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae2c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ae34:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	015a      	lsls	r2, r3, #5
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae42:	461a      	mov	r2, r3
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	3301      	adds	r3, #1
 800ae4c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae54:	d80c      	bhi.n	800ae70 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	015a      	lsls	r2, r3, #5
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae6c:	d0ec      	beq.n	800ae48 <USB_StopHost+0xc8>
 800ae6e:	e000      	b.n	800ae72 <USB_StopHost+0xf2>
        break;
 800ae70:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ae72:	69bb      	ldr	r3, [r7, #24]
 800ae74:	3301      	adds	r3, #1
 800ae76:	61bb      	str	r3, [r7, #24]
 800ae78:	69bb      	ldr	r3, [r7, #24]
 800ae7a:	2b0f      	cmp	r3, #15
 800ae7c:	d9c7      	bls.n	800ae0e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae84:	461a      	mov	r2, r3
 800ae86:	f04f 33ff 	mov.w	r3, #4294967295
 800ae8a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f04f 32ff 	mov.w	r2, #4294967295
 800ae92:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f7fe fefb 	bl	8009c90 <USB_EnableGlobalInt>

  return ret;
 800ae9a:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	3720      	adds	r7, #32
 800aea0:	46bd      	mov	sp, r7
 800aea2:	bd80      	pop	{r7, pc}

0800aea4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800aea4:	b590      	push	{r4, r7, lr}
 800aea6:	b089      	sub	sp, #36	; 0x24
 800aea8:	af04      	add	r7, sp, #16
 800aeaa:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800aeac:	2301      	movs	r3, #1
 800aeae:	2202      	movs	r2, #2
 800aeb0:	2102      	movs	r1, #2
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f000 fc85 	bl	800b7c2 <USBH_FindInterface>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800aebc:	7bfb      	ldrb	r3, [r7, #15]
 800aebe:	2bff      	cmp	r3, #255	; 0xff
 800aec0:	d002      	beq.n	800aec8 <USBH_CDC_InterfaceInit+0x24>
 800aec2:	7bfb      	ldrb	r3, [r7, #15]
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d901      	bls.n	800aecc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800aec8:	2302      	movs	r3, #2
 800aeca:	e13d      	b.n	800b148 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800aecc:	7bfb      	ldrb	r3, [r7, #15]
 800aece:	4619      	mov	r1, r3
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	f000 fc5a 	bl	800b78a <USBH_SelectInterface>
 800aed6:	4603      	mov	r3, r0
 800aed8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800aeda:	7bbb      	ldrb	r3, [r7, #14]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d001      	beq.n	800aee4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800aee0:	2302      	movs	r3, #2
 800aee2:	e131      	b.n	800b148 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800aeea:	2050      	movs	r0, #80	; 0x50
 800aeec:	f002 fb78 	bl	800d5e0 <malloc>
 800aef0:	4603      	mov	r3, r0
 800aef2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aefa:	69db      	ldr	r3, [r3, #28]
 800aefc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d101      	bne.n	800af08 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800af04:	2302      	movs	r3, #2
 800af06:	e11f      	b.n	800b148 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800af08:	2250      	movs	r2, #80	; 0x50
 800af0a:	2100      	movs	r1, #0
 800af0c:	68b8      	ldr	r0, [r7, #8]
 800af0e:	f004 f9dc 	bl	800f2ca <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800af12:	7bfb      	ldrb	r3, [r7, #15]
 800af14:	687a      	ldr	r2, [r7, #4]
 800af16:	211a      	movs	r1, #26
 800af18:	fb01 f303 	mul.w	r3, r1, r3
 800af1c:	4413      	add	r3, r2
 800af1e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	b25b      	sxtb	r3, r3
 800af26:	2b00      	cmp	r3, #0
 800af28:	da15      	bge.n	800af56 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800af2a:	7bfb      	ldrb	r3, [r7, #15]
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	211a      	movs	r1, #26
 800af30:	fb01 f303 	mul.w	r3, r1, r3
 800af34:	4413      	add	r3, r2
 800af36:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800af3a:	781a      	ldrb	r2, [r3, #0]
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800af40:	7bfb      	ldrb	r3, [r7, #15]
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	211a      	movs	r1, #26
 800af46:	fb01 f303 	mul.w	r3, r1, r3
 800af4a:	4413      	add	r3, r2
 800af4c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800af50:	881a      	ldrh	r2, [r3, #0]
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	785b      	ldrb	r3, [r3, #1]
 800af5a:	4619      	mov	r1, r3
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f001 ffce 	bl	800cefe <USBH_AllocPipe>
 800af62:	4603      	mov	r3, r0
 800af64:	461a      	mov	r2, r3
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	7819      	ldrb	r1, [r3, #0]
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	7858      	ldrb	r0, [r3, #1]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800af7e:	68ba      	ldr	r2, [r7, #8]
 800af80:	8952      	ldrh	r2, [r2, #10]
 800af82:	9202      	str	r2, [sp, #8]
 800af84:	2203      	movs	r2, #3
 800af86:	9201      	str	r2, [sp, #4]
 800af88:	9300      	str	r3, [sp, #0]
 800af8a:	4623      	mov	r3, r4
 800af8c:	4602      	mov	r2, r0
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f001 ff86 	bl	800cea0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	2200      	movs	r2, #0
 800af9a:	4619      	mov	r1, r3
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f002 fa95 	bl	800d4cc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800afa2:	2300      	movs	r3, #0
 800afa4:	2200      	movs	r2, #0
 800afa6:	210a      	movs	r1, #10
 800afa8:	6878      	ldr	r0, [r7, #4]
 800afaa:	f000 fc0a 	bl	800b7c2 <USBH_FindInterface>
 800afae:	4603      	mov	r3, r0
 800afb0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800afb2:	7bfb      	ldrb	r3, [r7, #15]
 800afb4:	2bff      	cmp	r3, #255	; 0xff
 800afb6:	d002      	beq.n	800afbe <USBH_CDC_InterfaceInit+0x11a>
 800afb8:	7bfb      	ldrb	r3, [r7, #15]
 800afba:	2b01      	cmp	r3, #1
 800afbc:	d901      	bls.n	800afc2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800afbe:	2302      	movs	r3, #2
 800afc0:	e0c2      	b.n	800b148 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800afc2:	7bfb      	ldrb	r3, [r7, #15]
 800afc4:	687a      	ldr	r2, [r7, #4]
 800afc6:	211a      	movs	r1, #26
 800afc8:	fb01 f303 	mul.w	r3, r1, r3
 800afcc:	4413      	add	r3, r2
 800afce:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800afd2:	781b      	ldrb	r3, [r3, #0]
 800afd4:	b25b      	sxtb	r3, r3
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	da16      	bge.n	800b008 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800afda:	7bfb      	ldrb	r3, [r7, #15]
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	211a      	movs	r1, #26
 800afe0:	fb01 f303 	mul.w	r3, r1, r3
 800afe4:	4413      	add	r3, r2
 800afe6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800afea:	781a      	ldrb	r2, [r3, #0]
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800aff0:	7bfb      	ldrb	r3, [r7, #15]
 800aff2:	687a      	ldr	r2, [r7, #4]
 800aff4:	211a      	movs	r1, #26
 800aff6:	fb01 f303 	mul.w	r3, r1, r3
 800affa:	4413      	add	r3, r2
 800affc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b000:	881a      	ldrh	r2, [r3, #0]
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	835a      	strh	r2, [r3, #26]
 800b006:	e015      	b.n	800b034 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b008:	7bfb      	ldrb	r3, [r7, #15]
 800b00a:	687a      	ldr	r2, [r7, #4]
 800b00c:	211a      	movs	r1, #26
 800b00e:	fb01 f303 	mul.w	r3, r1, r3
 800b012:	4413      	add	r3, r2
 800b014:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800b018:	781a      	ldrb	r2, [r3, #0]
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b01e:	7bfb      	ldrb	r3, [r7, #15]
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	211a      	movs	r1, #26
 800b024:	fb01 f303 	mul.w	r3, r1, r3
 800b028:	4413      	add	r3, r2
 800b02a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b02e:	881a      	ldrh	r2, [r3, #0]
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800b034:	7bfb      	ldrb	r3, [r7, #15]
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	211a      	movs	r1, #26
 800b03a:	fb01 f303 	mul.w	r3, r1, r3
 800b03e:	4413      	add	r3, r2
 800b040:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	b25b      	sxtb	r3, r3
 800b048:	2b00      	cmp	r3, #0
 800b04a:	da16      	bge.n	800b07a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b04c:	7bfb      	ldrb	r3, [r7, #15]
 800b04e:	687a      	ldr	r2, [r7, #4]
 800b050:	211a      	movs	r1, #26
 800b052:	fb01 f303 	mul.w	r3, r1, r3
 800b056:	4413      	add	r3, r2
 800b058:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b05c:	781a      	ldrb	r2, [r3, #0]
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b062:	7bfb      	ldrb	r3, [r7, #15]
 800b064:	687a      	ldr	r2, [r7, #4]
 800b066:	211a      	movs	r1, #26
 800b068:	fb01 f303 	mul.w	r3, r1, r3
 800b06c:	4413      	add	r3, r2
 800b06e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b072:	881a      	ldrh	r2, [r3, #0]
 800b074:	68bb      	ldr	r3, [r7, #8]
 800b076:	835a      	strh	r2, [r3, #26]
 800b078:	e015      	b.n	800b0a6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b07a:	7bfb      	ldrb	r3, [r7, #15]
 800b07c:	687a      	ldr	r2, [r7, #4]
 800b07e:	211a      	movs	r1, #26
 800b080:	fb01 f303 	mul.w	r3, r1, r3
 800b084:	4413      	add	r3, r2
 800b086:	f203 3356 	addw	r3, r3, #854	; 0x356
 800b08a:	781a      	ldrb	r2, [r3, #0]
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b090:	7bfb      	ldrb	r3, [r7, #15]
 800b092:	687a      	ldr	r2, [r7, #4]
 800b094:	211a      	movs	r1, #26
 800b096:	fb01 f303 	mul.w	r3, r1, r3
 800b09a:	4413      	add	r3, r2
 800b09c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800b0a0:	881a      	ldrh	r2, [r3, #0]
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	7b9b      	ldrb	r3, [r3, #14]
 800b0aa:	4619      	mov	r1, r3
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f001 ff26 	bl	800cefe <USBH_AllocPipe>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	7bdb      	ldrb	r3, [r3, #15]
 800b0be:	4619      	mov	r1, r3
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	f001 ff1c 	bl	800cefe <USBH_AllocPipe>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	7b59      	ldrb	r1, [r3, #13]
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	7b98      	ldrb	r0, [r3, #14]
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b0e2:	68ba      	ldr	r2, [r7, #8]
 800b0e4:	8b12      	ldrh	r2, [r2, #24]
 800b0e6:	9202      	str	r2, [sp, #8]
 800b0e8:	2202      	movs	r2, #2
 800b0ea:	9201      	str	r2, [sp, #4]
 800b0ec:	9300      	str	r3, [sp, #0]
 800b0ee:	4623      	mov	r3, r4
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f001 fed4 	bl	800cea0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	7b19      	ldrb	r1, [r3, #12]
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	7bd8      	ldrb	r0, [r3, #15]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b10c:	68ba      	ldr	r2, [r7, #8]
 800b10e:	8b52      	ldrh	r2, [r2, #26]
 800b110:	9202      	str	r2, [sp, #8]
 800b112:	2202      	movs	r2, #2
 800b114:	9201      	str	r2, [sp, #4]
 800b116:	9300      	str	r3, [sp, #0]
 800b118:	4623      	mov	r3, r4
 800b11a:	4602      	mov	r2, r0
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f001 febf 	bl	800cea0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	2200      	movs	r2, #0
 800b126:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b12a:	68bb      	ldr	r3, [r7, #8]
 800b12c:	7b5b      	ldrb	r3, [r3, #13]
 800b12e:	2200      	movs	r2, #0
 800b130:	4619      	mov	r1, r3
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f002 f9ca 	bl	800d4cc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	7b1b      	ldrb	r3, [r3, #12]
 800b13c:	2200      	movs	r2, #0
 800b13e:	4619      	mov	r1, r3
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f002 f9c3 	bl	800d4cc <USBH_LL_SetToggle>

  return USBH_OK;
 800b146:	2300      	movs	r3, #0
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3714      	adds	r7, #20
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd90      	pop	{r4, r7, pc}

0800b150 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b150:	b580      	push	{r7, lr}
 800b152:	b084      	sub	sp, #16
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b15e:	69db      	ldr	r3, [r3, #28]
 800b160:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	781b      	ldrb	r3, [r3, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d00e      	beq.n	800b188 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	781b      	ldrb	r3, [r3, #0]
 800b16e:	4619      	mov	r1, r3
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f001 feb4 	bl	800cede <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	781b      	ldrb	r3, [r3, #0]
 800b17a:	4619      	mov	r1, r3
 800b17c:	6878      	ldr	r0, [r7, #4]
 800b17e:	f001 fedf 	bl	800cf40 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	7b1b      	ldrb	r3, [r3, #12]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d00e      	beq.n	800b1ae <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	7b1b      	ldrb	r3, [r3, #12]
 800b194:	4619      	mov	r1, r3
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f001 fea1 	bl	800cede <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	7b1b      	ldrb	r3, [r3, #12]
 800b1a0:	4619      	mov	r1, r3
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f001 fecc 	bl	800cf40 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	7b5b      	ldrb	r3, [r3, #13]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d00e      	beq.n	800b1d4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	7b5b      	ldrb	r3, [r3, #13]
 800b1ba:	4619      	mov	r1, r3
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f001 fe8e 	bl	800cede <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	7b5b      	ldrb	r3, [r3, #13]
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f001 feb9 	bl	800cf40 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b1da:	69db      	ldr	r3, [r3, #28]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d00b      	beq.n	800b1f8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b1e6:	69db      	ldr	r3, [r3, #28]
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f002 fa01 	bl	800d5f0 <free>
    phost->pActiveClass->pData = 0U;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b1f8:	2300      	movs	r3, #0
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3710      	adds	r7, #16
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}

0800b202 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b202:	b580      	push	{r7, lr}
 800b204:	b084      	sub	sp, #16
 800b206:	af00      	add	r7, sp, #0
 800b208:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b210:	69db      	ldr	r3, [r3, #28]
 800b212:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	3340      	adds	r3, #64	; 0x40
 800b218:	4619      	mov	r1, r3
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f000 f8b1 	bl	800b382 <GetLineCoding>
 800b220:	4603      	mov	r3, r0
 800b222:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800b224:	7afb      	ldrb	r3, [r7, #11]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d105      	bne.n	800b236 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b230:	2102      	movs	r1, #2
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800b236:	7afb      	ldrb	r3, [r7, #11]
}
 800b238:	4618      	mov	r0, r3
 800b23a:	3710      	adds	r7, #16
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}

0800b240 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b084      	sub	sp, #16
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b248:	2301      	movs	r3, #1
 800b24a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b24c:	2300      	movs	r3, #0
 800b24e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b256:	69db      	ldr	r3, [r3, #28]
 800b258:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800b260:	2b04      	cmp	r3, #4
 800b262:	d877      	bhi.n	800b354 <USBH_CDC_Process+0x114>
 800b264:	a201      	add	r2, pc, #4	; (adr r2, 800b26c <USBH_CDC_Process+0x2c>)
 800b266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b26a:	bf00      	nop
 800b26c:	0800b281 	.word	0x0800b281
 800b270:	0800b287 	.word	0x0800b287
 800b274:	0800b2b7 	.word	0x0800b2b7
 800b278:	0800b32b 	.word	0x0800b32b
 800b27c:	0800b339 	.word	0x0800b339
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800b280:	2300      	movs	r3, #0
 800b282:	73fb      	strb	r3, [r7, #15]
      break;
 800b284:	e06d      	b.n	800b362 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b28a:	4619      	mov	r1, r3
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f000 f897 	bl	800b3c0 <SetLineCoding>
 800b292:	4603      	mov	r3, r0
 800b294:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b296:	7bbb      	ldrb	r3, [r7, #14]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d104      	bne.n	800b2a6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	2202      	movs	r2, #2
 800b2a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b2a4:	e058      	b.n	800b358 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800b2a6:	7bbb      	ldrb	r3, [r7, #14]
 800b2a8:	2b01      	cmp	r3, #1
 800b2aa:	d055      	beq.n	800b358 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	2204      	movs	r2, #4
 800b2b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800b2b4:	e050      	b.n	800b358 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	3340      	adds	r3, #64	; 0x40
 800b2ba:	4619      	mov	r1, r3
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 f860 	bl	800b382 <GetLineCoding>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b2c6:	7bbb      	ldrb	r3, [r7, #14]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d126      	bne.n	800b31a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2de:	791b      	ldrb	r3, [r3, #4]
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d13b      	bne.n	800b35c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2ee:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	d133      	bne.n	800b35c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2fe:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b300:	429a      	cmp	r2, r3
 800b302:	d12b      	bne.n	800b35c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b30c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b30e:	429a      	cmp	r2, r3
 800b310:	d124      	bne.n	800b35c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 f958 	bl	800b5c8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b318:	e020      	b.n	800b35c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800b31a:	7bbb      	ldrb	r3, [r7, #14]
 800b31c:	2b01      	cmp	r3, #1
 800b31e:	d01d      	beq.n	800b35c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	2204      	movs	r2, #4
 800b324:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800b328:	e018      	b.n	800b35c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f000 f867 	bl	800b3fe <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f000 f8da 	bl	800b4ea <CDC_ProcessReception>
      break;
 800b336:	e014      	b.n	800b362 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800b338:	2100      	movs	r1, #0
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f001 f822 	bl	800c384 <USBH_ClrFeature>
 800b340:	4603      	mov	r3, r0
 800b342:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b344:	7bbb      	ldrb	r3, [r7, #14]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d10a      	bne.n	800b360 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	2200      	movs	r2, #0
 800b34e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800b352:	e005      	b.n	800b360 <USBH_CDC_Process+0x120>

    default:
      break;
 800b354:	bf00      	nop
 800b356:	e004      	b.n	800b362 <USBH_CDC_Process+0x122>
      break;
 800b358:	bf00      	nop
 800b35a:	e002      	b.n	800b362 <USBH_CDC_Process+0x122>
      break;
 800b35c:	bf00      	nop
 800b35e:	e000      	b.n	800b362 <USBH_CDC_Process+0x122>
      break;
 800b360:	bf00      	nop

  }

  return status;
 800b362:	7bfb      	ldrb	r3, [r7, #15]
}
 800b364:	4618      	mov	r0, r3
 800b366:	3710      	adds	r7, #16
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}

0800b36c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b374:	2300      	movs	r3, #0
}
 800b376:	4618      	mov	r0, r3
 800b378:	370c      	adds	r7, #12
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr

0800b382 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b382:	b580      	push	{r7, lr}
 800b384:	b082      	sub	sp, #8
 800b386:	af00      	add	r7, sp, #0
 800b388:	6078      	str	r0, [r7, #4]
 800b38a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	22a1      	movs	r2, #161	; 0xa1
 800b390:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2221      	movs	r2, #33	; 0x21
 800b396:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	2207      	movs	r2, #7
 800b3a8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	2207      	movs	r2, #7
 800b3ae:	4619      	mov	r1, r3
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f001 fb23 	bl	800c9fc <USBH_CtlReq>
 800b3b6:	4603      	mov	r3, r0
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3708      	adds	r7, #8
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}

0800b3c0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b082      	sub	sp, #8
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
 800b3c8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2221      	movs	r2, #33	; 0x21
 800b3ce:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2220      	movs	r2, #32
 800b3d4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2200      	movs	r2, #0
 800b3da:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	2207      	movs	r2, #7
 800b3e6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	2207      	movs	r2, #7
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f001 fb04 	bl	800c9fc <USBH_CtlReq>
 800b3f4:	4603      	mov	r3, r0
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3708      	adds	r7, #8
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b086      	sub	sp, #24
 800b402:	af02      	add	r7, sp, #8
 800b404:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b40c:	69db      	ldr	r3, [r3, #28]
 800b40e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b410:	2300      	movs	r3, #0
 800b412:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b41a:	2b01      	cmp	r3, #1
 800b41c:	d002      	beq.n	800b424 <CDC_ProcessTransmission+0x26>
 800b41e:	2b02      	cmp	r3, #2
 800b420:	d023      	beq.n	800b46a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800b422:	e05e      	b.n	800b4e2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b428:	68fa      	ldr	r2, [r7, #12]
 800b42a:	8b12      	ldrh	r2, [r2, #24]
 800b42c:	4293      	cmp	r3, r2
 800b42e:	d90b      	bls.n	800b448 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	69d9      	ldr	r1, [r3, #28]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	8b1a      	ldrh	r2, [r3, #24]
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	7b5b      	ldrb	r3, [r3, #13]
 800b43c:	2001      	movs	r0, #1
 800b43e:	9000      	str	r0, [sp, #0]
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f001 fcea 	bl	800ce1a <USBH_BulkSendData>
 800b446:	e00b      	b.n	800b460 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 800b450:	b29a      	uxth	r2, r3
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	7b5b      	ldrb	r3, [r3, #13]
 800b456:	2001      	movs	r0, #1
 800b458:	9000      	str	r0, [sp, #0]
 800b45a:	6878      	ldr	r0, [r7, #4]
 800b45c:	f001 fcdd 	bl	800ce1a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2202      	movs	r2, #2
 800b464:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b468:	e03b      	b.n	800b4e2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	7b5b      	ldrb	r3, [r3, #13]
 800b46e:	4619      	mov	r1, r3
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f002 f801 	bl	800d478 <USBH_LL_GetURBState>
 800b476:	4603      	mov	r3, r0
 800b478:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800b47a:	7afb      	ldrb	r3, [r7, #11]
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d128      	bne.n	800b4d2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b484:	68fa      	ldr	r2, [r7, #12]
 800b486:	8b12      	ldrh	r2, [r2, #24]
 800b488:	4293      	cmp	r3, r2
 800b48a:	d90e      	bls.n	800b4aa <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b490:	68fa      	ldr	r2, [r7, #12]
 800b492:	8b12      	ldrh	r2, [r2, #24]
 800b494:	1a9a      	subs	r2, r3, r2
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	69db      	ldr	r3, [r3, #28]
 800b49e:	68fa      	ldr	r2, [r7, #12]
 800b4a0:	8b12      	ldrh	r2, [r2, #24]
 800b4a2:	441a      	add	r2, r3
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	61da      	str	r2, [r3, #28]
 800b4a8:	e002      	b.n	800b4b0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d004      	beq.n	800b4c2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2201      	movs	r2, #1
 800b4bc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b4c0:	e00e      	b.n	800b4e0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f000 f868 	bl	800b5a0 <USBH_CDC_TransmitCallback>
      break;
 800b4d0:	e006      	b.n	800b4e0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800b4d2:	7afb      	ldrb	r3, [r7, #11]
 800b4d4:	2b02      	cmp	r3, #2
 800b4d6:	d103      	bne.n	800b4e0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2201      	movs	r2, #1
 800b4dc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b4e0:	bf00      	nop
  }
}
 800b4e2:	bf00      	nop
 800b4e4:	3710      	adds	r7, #16
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}

0800b4ea <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b4ea:	b580      	push	{r7, lr}
 800b4ec:	b086      	sub	sp, #24
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4f8:	69db      	ldr	r3, [r3, #28]
 800b4fa:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800b500:	697b      	ldr	r3, [r7, #20]
 800b502:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b506:	2b03      	cmp	r3, #3
 800b508:	d002      	beq.n	800b510 <CDC_ProcessReception+0x26>
 800b50a:	2b04      	cmp	r3, #4
 800b50c:	d00e      	beq.n	800b52c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800b50e:	e043      	b.n	800b598 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	6a19      	ldr	r1, [r3, #32]
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	8b5a      	ldrh	r2, [r3, #26]
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	7b1b      	ldrb	r3, [r3, #12]
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f001 fca1 	bl	800ce64 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b522:	697b      	ldr	r3, [r7, #20]
 800b524:	2204      	movs	r2, #4
 800b526:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800b52a:	e035      	b.n	800b598 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	7b1b      	ldrb	r3, [r3, #12]
 800b530:	4619      	mov	r1, r3
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	f001 ffa0 	bl	800d478 <USBH_LL_GetURBState>
 800b538:	4603      	mov	r3, r0
 800b53a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800b53c:	7cfb      	ldrb	r3, [r7, #19]
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d129      	bne.n	800b596 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	7b1b      	ldrb	r3, [r3, #12]
 800b546:	4619      	mov	r1, r3
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f001 ff03 	bl	800d354 <USBH_LL_GetLastXferSize>
 800b54e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b554:	68fa      	ldr	r2, [r7, #12]
 800b556:	429a      	cmp	r2, r3
 800b558:	d016      	beq.n	800b588 <CDC_ProcessReception+0x9e>
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	8b5b      	ldrh	r3, [r3, #26]
 800b55e:	461a      	mov	r2, r3
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	4293      	cmp	r3, r2
 800b564:	d910      	bls.n	800b588 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	1ad2      	subs	r2, r2, r3
 800b56e:	697b      	ldr	r3, [r7, #20]
 800b570:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	6a1a      	ldr	r2, [r3, #32]
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	441a      	add	r2, r3
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	2203      	movs	r2, #3
 800b582:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800b586:	e006      	b.n	800b596 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800b588:	697b      	ldr	r3, [r7, #20]
 800b58a:	2200      	movs	r2, #0
 800b58c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f000 f80f 	bl	800b5b4 <USBH_CDC_ReceiveCallback>
      break;
 800b596:	bf00      	nop
  }
}
 800b598:	bf00      	nop
 800b59a:	3718      	adds	r7, #24
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b083      	sub	sp, #12
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b5a8:	bf00      	nop
 800b5aa:	370c      	adds	r7, #12
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b083      	sub	sp, #12
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b5bc:	bf00      	nop
 800b5be:	370c      	adds	r7, #12
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr

0800b5c8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b083      	sub	sp, #12
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b5d0:	bf00      	nop
 800b5d2:	370c      	adds	r7, #12
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr

0800b5dc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b084      	sub	sp, #16
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	60f8      	str	r0, [r7, #12]
 800b5e4:	60b9      	str	r1, [r7, #8]
 800b5e6:	4613      	mov	r3, r2
 800b5e8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d101      	bne.n	800b5f4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b5f0:	2302      	movs	r3, #2
 800b5f2:	e029      	b.n	800b648 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	79fa      	ldrb	r2, [r7, #7]
 800b5f8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	2200      	movs	r2, #0
 800b600:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	2200      	movs	r2, #0
 800b608:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800b60c:	68f8      	ldr	r0, [r7, #12]
 800b60e:	f000 f81f 	bl	800b650 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	2200      	movs	r2, #0
 800b616:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2200      	movs	r2, #0
 800b61e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2200      	movs	r2, #0
 800b626:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2200      	movs	r2, #0
 800b62e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b632:	68bb      	ldr	r3, [r7, #8]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d003      	beq.n	800b640 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	68ba      	ldr	r2, [r7, #8]
 800b63c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800b640:	68f8      	ldr	r0, [r7, #12]
 800b642:	f001 fdd3 	bl	800d1ec <USBH_LL_Init>

  return USBH_OK;
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3710      	adds	r7, #16
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}

0800b650 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b084      	sub	sp, #16
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b658:	2300      	movs	r3, #0
 800b65a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b65c:	2300      	movs	r3, #0
 800b65e:	60fb      	str	r3, [r7, #12]
 800b660:	e009      	b.n	800b676 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	33e0      	adds	r3, #224	; 0xe0
 800b668:	009b      	lsls	r3, r3, #2
 800b66a:	4413      	add	r3, r2
 800b66c:	2200      	movs	r2, #0
 800b66e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	3301      	adds	r3, #1
 800b674:	60fb      	str	r3, [r7, #12]
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	2b0f      	cmp	r3, #15
 800b67a:	d9f2      	bls.n	800b662 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b67c:	2300      	movs	r3, #0
 800b67e:	60fb      	str	r3, [r7, #12]
 800b680:	e009      	b.n	800b696 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	4413      	add	r3, r2
 800b688:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b68c:	2200      	movs	r2, #0
 800b68e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	3301      	adds	r3, #1
 800b694:	60fb      	str	r3, [r7, #12]
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b69c:	d3f1      	bcc.n	800b682 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2201      	movs	r2, #1
 800b6ae:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2240      	movs	r2, #64	; 0x40
 800b6c2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2201      	movs	r2, #1
 800b6d6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	331c      	adds	r3, #28
 800b6ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b6f2:	2100      	movs	r1, #0
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f003 fde8 	bl	800f2ca <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b700:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b704:	2100      	movs	r1, #0
 800b706:	4618      	mov	r0, r3
 800b708:	f003 fddf 	bl	800f2ca <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	f203 3326 	addw	r3, r3, #806	; 0x326
 800b712:	2212      	movs	r2, #18
 800b714:	2100      	movs	r1, #0
 800b716:	4618      	mov	r0, r3
 800b718:	f003 fdd7 	bl	800f2ca <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b722:	223e      	movs	r2, #62	; 0x3e
 800b724:	2100      	movs	r1, #0
 800b726:	4618      	mov	r0, r3
 800b728:	f003 fdcf 	bl	800f2ca <memset>

  return USBH_OK;
 800b72c:	2300      	movs	r3, #0
}
 800b72e:	4618      	mov	r0, r3
 800b730:	3710      	adds	r7, #16
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}

0800b736 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b736:	b480      	push	{r7}
 800b738:	b085      	sub	sp, #20
 800b73a:	af00      	add	r7, sp, #0
 800b73c:	6078      	str	r0, [r7, #4]
 800b73e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b740:	2300      	movs	r3, #0
 800b742:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d016      	beq.n	800b778 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b750:	2b00      	cmp	r3, #0
 800b752:	d10e      	bne.n	800b772 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b75a:	1c59      	adds	r1, r3, #1
 800b75c:	687a      	ldr	r2, [r7, #4]
 800b75e:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800b762:	687a      	ldr	r2, [r7, #4]
 800b764:	33de      	adds	r3, #222	; 0xde
 800b766:	6839      	ldr	r1, [r7, #0]
 800b768:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b76c:	2300      	movs	r3, #0
 800b76e:	73fb      	strb	r3, [r7, #15]
 800b770:	e004      	b.n	800b77c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b772:	2302      	movs	r3, #2
 800b774:	73fb      	strb	r3, [r7, #15]
 800b776:	e001      	b.n	800b77c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b778:	2302      	movs	r3, #2
 800b77a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b77c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3714      	adds	r7, #20
 800b782:	46bd      	mov	sp, r7
 800b784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b788:	4770      	bx	lr

0800b78a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b78a:	b480      	push	{r7}
 800b78c:	b085      	sub	sp, #20
 800b78e:	af00      	add	r7, sp, #0
 800b790:	6078      	str	r0, [r7, #4]
 800b792:	460b      	mov	r3, r1
 800b794:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b796:	2300      	movs	r3, #0
 800b798:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800b7a0:	78fa      	ldrb	r2, [r7, #3]
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d204      	bcs.n	800b7b0 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	78fa      	ldrb	r2, [r7, #3]
 800b7aa:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800b7ae:	e001      	b.n	800b7b4 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b7b0:	2302      	movs	r3, #2
 800b7b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b7b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3714      	adds	r7, #20
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c0:	4770      	bx	lr

0800b7c2 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b7c2:	b480      	push	{r7}
 800b7c4:	b087      	sub	sp, #28
 800b7c6:	af00      	add	r7, sp, #0
 800b7c8:	6078      	str	r0, [r7, #4]
 800b7ca:	4608      	mov	r0, r1
 800b7cc:	4611      	mov	r1, r2
 800b7ce:	461a      	mov	r2, r3
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	70fb      	strb	r3, [r7, #3]
 800b7d4:	460b      	mov	r3, r1
 800b7d6:	70bb      	strb	r3, [r7, #2]
 800b7d8:	4613      	mov	r3, r2
 800b7da:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b7ea:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b7ec:	e025      	b.n	800b83a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b7ee:	7dfb      	ldrb	r3, [r7, #23]
 800b7f0:	221a      	movs	r2, #26
 800b7f2:	fb02 f303 	mul.w	r3, r2, r3
 800b7f6:	3308      	adds	r3, #8
 800b7f8:	68fa      	ldr	r2, [r7, #12]
 800b7fa:	4413      	add	r3, r2
 800b7fc:	3302      	adds	r3, #2
 800b7fe:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	795b      	ldrb	r3, [r3, #5]
 800b804:	78fa      	ldrb	r2, [r7, #3]
 800b806:	429a      	cmp	r2, r3
 800b808:	d002      	beq.n	800b810 <USBH_FindInterface+0x4e>
 800b80a:	78fb      	ldrb	r3, [r7, #3]
 800b80c:	2bff      	cmp	r3, #255	; 0xff
 800b80e:	d111      	bne.n	800b834 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b814:	78ba      	ldrb	r2, [r7, #2]
 800b816:	429a      	cmp	r2, r3
 800b818:	d002      	beq.n	800b820 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b81a:	78bb      	ldrb	r3, [r7, #2]
 800b81c:	2bff      	cmp	r3, #255	; 0xff
 800b81e:	d109      	bne.n	800b834 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b824:	787a      	ldrb	r2, [r7, #1]
 800b826:	429a      	cmp	r2, r3
 800b828:	d002      	beq.n	800b830 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b82a:	787b      	ldrb	r3, [r7, #1]
 800b82c:	2bff      	cmp	r3, #255	; 0xff
 800b82e:	d101      	bne.n	800b834 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b830:	7dfb      	ldrb	r3, [r7, #23]
 800b832:	e006      	b.n	800b842 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b834:	7dfb      	ldrb	r3, [r7, #23]
 800b836:	3301      	adds	r3, #1
 800b838:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b83a:	7dfb      	ldrb	r3, [r7, #23]
 800b83c:	2b01      	cmp	r3, #1
 800b83e:	d9d6      	bls.n	800b7ee <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b840:	23ff      	movs	r3, #255	; 0xff
}
 800b842:	4618      	mov	r0, r3
 800b844:	371c      	adds	r7, #28
 800b846:	46bd      	mov	sp, r7
 800b848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84c:	4770      	bx	lr

0800b84e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800b84e:	b580      	push	{r7, lr}
 800b850:	b082      	sub	sp, #8
 800b852:	af00      	add	r7, sp, #0
 800b854:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f001 fd04 	bl	800d264 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b85c:	2101      	movs	r1, #1
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f001 fe1d 	bl	800d49e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b864:	2300      	movs	r3, #0
}
 800b866:	4618      	mov	r0, r3
 800b868:	3708      	adds	r7, #8
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
	...

0800b870 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b088      	sub	sp, #32
 800b874:	af04      	add	r7, sp, #16
 800b876:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b878:	2302      	movs	r3, #2
 800b87a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b87c:	2300      	movs	r3, #0
 800b87e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800b886:	b2db      	uxtb	r3, r3
 800b888:	2b01      	cmp	r3, #1
 800b88a:	d102      	bne.n	800b892 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2203      	movs	r2, #3
 800b890:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	781b      	ldrb	r3, [r3, #0]
 800b896:	b2db      	uxtb	r3, r3
 800b898:	2b0b      	cmp	r3, #11
 800b89a:	f200 81be 	bhi.w	800bc1a <USBH_Process+0x3aa>
 800b89e:	a201      	add	r2, pc, #4	; (adr r2, 800b8a4 <USBH_Process+0x34>)
 800b8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a4:	0800b8d5 	.word	0x0800b8d5
 800b8a8:	0800b907 	.word	0x0800b907
 800b8ac:	0800b96f 	.word	0x0800b96f
 800b8b0:	0800bbb5 	.word	0x0800bbb5
 800b8b4:	0800bc1b 	.word	0x0800bc1b
 800b8b8:	0800ba13 	.word	0x0800ba13
 800b8bc:	0800bb5b 	.word	0x0800bb5b
 800b8c0:	0800ba49 	.word	0x0800ba49
 800b8c4:	0800ba69 	.word	0x0800ba69
 800b8c8:	0800ba89 	.word	0x0800ba89
 800b8cc:	0800bacd 	.word	0x0800bacd
 800b8d0:	0800bb9d 	.word	0x0800bb9d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b8da:	b2db      	uxtb	r3, r3
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f000 819e 	beq.w	800bc1e <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b8e8:	20c8      	movs	r0, #200	; 0xc8
 800b8ea:	f001 fe22 	bl	800d532 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f001 fd15 	bl	800d31e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2200      	movs	r2, #0
 800b900:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b904:	e18b      	b.n	800bc1e <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d107      	bne.n	800b920 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2200      	movs	r2, #0
 800b914:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2202      	movs	r2, #2
 800b91c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b91e:	e18d      	b.n	800bc3c <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b926:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b92a:	d914      	bls.n	800b956 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b932:	3301      	adds	r3, #1
 800b934:	b2da      	uxtb	r2, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b942:	2b03      	cmp	r3, #3
 800b944:	d903      	bls.n	800b94e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	220d      	movs	r2, #13
 800b94a:	701a      	strb	r2, [r3, #0]
      break;
 800b94c:	e176      	b.n	800bc3c <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	701a      	strb	r2, [r3, #0]
      break;
 800b954:	e172      	b.n	800bc3c <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b95c:	f103 020a 	add.w	r2, r3, #10
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800b966:	200a      	movs	r0, #10
 800b968:	f001 fde3 	bl	800d532 <USBH_Delay>
      break;
 800b96c:	e166      	b.n	800bc3c <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b974:	2b00      	cmp	r3, #0
 800b976:	d005      	beq.n	800b984 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b97e:	2104      	movs	r1, #4
 800b980:	6878      	ldr	r0, [r7, #4]
 800b982:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b984:	2064      	movs	r0, #100	; 0x64
 800b986:	f001 fdd4 	bl	800d532 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f001 fca0 	bl	800d2d0 <USBH_LL_GetSpeed>
 800b990:	4603      	mov	r3, r0
 800b992:	461a      	mov	r2, r3
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2205      	movs	r2, #5
 800b99e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f001 faab 	bl	800cefe <USBH_AllocPipe>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b9b0:	2180      	movs	r1, #128	; 0x80
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f001 faa3 	bl	800cefe <USBH_AllocPipe>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	461a      	mov	r2, r3
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	7919      	ldrb	r1, [r3, #4]
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b9d0:	687a      	ldr	r2, [r7, #4]
 800b9d2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b9d4:	b292      	uxth	r2, r2
 800b9d6:	9202      	str	r2, [sp, #8]
 800b9d8:	2200      	movs	r2, #0
 800b9da:	9201      	str	r2, [sp, #4]
 800b9dc:	9300      	str	r3, [sp, #0]
 800b9de:	4603      	mov	r3, r0
 800b9e0:	2280      	movs	r2, #128	; 0x80
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	f001 fa5c 	bl	800cea0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	7959      	ldrb	r1, [r3, #5]
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b9f8:	687a      	ldr	r2, [r7, #4]
 800b9fa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b9fc:	b292      	uxth	r2, r2
 800b9fe:	9202      	str	r2, [sp, #8]
 800ba00:	2200      	movs	r2, #0
 800ba02:	9201      	str	r2, [sp, #4]
 800ba04:	9300      	str	r3, [sp, #0]
 800ba06:	4603      	mov	r3, r0
 800ba08:	2200      	movs	r2, #0
 800ba0a:	6878      	ldr	r0, [r7, #4]
 800ba0c:	f001 fa48 	bl	800cea0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800ba10:	e114      	b.n	800bc3c <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	f000 f918 	bl	800bc48 <USBH_HandleEnum>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800ba1c:	7bbb      	ldrb	r3, [r7, #14]
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f040 80fe 	bne.w	800bc22 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2200      	movs	r2, #0
 800ba2a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800ba34:	2b01      	cmp	r3, #1
 800ba36:	d103      	bne.n	800ba40 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2208      	movs	r2, #8
 800ba3c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800ba3e:	e0f0      	b.n	800bc22 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2207      	movs	r2, #7
 800ba44:	701a      	strb	r2, [r3, #0]
      break;
 800ba46:	e0ec      	b.n	800bc22 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	f000 80e9 	beq.w	800bc26 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ba5a:	2101      	movs	r1, #1
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2208      	movs	r2, #8
 800ba64:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800ba66:	e0de      	b.n	800bc26 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	4619      	mov	r1, r3
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f000 fc3f 	bl	800c2f6 <USBH_SetCfg>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	f040 80d5 	bne.w	800bc2a <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2209      	movs	r2, #9
 800ba84:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800ba86:	e0d0      	b.n	800bc2a <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800ba8e:	f003 0320 	and.w	r3, r3, #32
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d016      	beq.n	800bac4 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800ba96:	2101      	movs	r1, #1
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f000 fc4f 	bl	800c33c <USBH_SetFeature>
 800ba9e:	4603      	mov	r3, r0
 800baa0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800baa2:	7bbb      	ldrb	r3, [r7, #14]
 800baa4:	b2db      	uxtb	r3, r3
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d103      	bne.n	800bab2 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	220a      	movs	r2, #10
 800baae:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bab0:	e0bd      	b.n	800bc2e <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800bab2:	7bbb      	ldrb	r3, [r7, #14]
 800bab4:	b2db      	uxtb	r3, r3
 800bab6:	2b03      	cmp	r3, #3
 800bab8:	f040 80b9 	bne.w	800bc2e <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	220a      	movs	r2, #10
 800bac0:	701a      	strb	r2, [r3, #0]
      break;
 800bac2:	e0b4      	b.n	800bc2e <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	220a      	movs	r2, #10
 800bac8:	701a      	strb	r2, [r3, #0]
      break;
 800baca:	e0b0      	b.n	800bc2e <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	f000 80ad 	beq.w	800bc32 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2200      	movs	r2, #0
 800badc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bae0:	2300      	movs	r3, #0
 800bae2:	73fb      	strb	r3, [r7, #15]
 800bae4:	e016      	b.n	800bb14 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800bae6:	7bfa      	ldrb	r2, [r7, #15]
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	32de      	adds	r2, #222	; 0xde
 800baec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baf0:	791a      	ldrb	r2, [r3, #4]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800baf8:	429a      	cmp	r2, r3
 800bafa:	d108      	bne.n	800bb0e <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800bafc:	7bfa      	ldrb	r2, [r7, #15]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	32de      	adds	r2, #222	; 0xde
 800bb02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800bb0c:	e005      	b.n	800bb1a <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bb0e:	7bfb      	ldrb	r3, [r7, #15]
 800bb10:	3301      	adds	r3, #1
 800bb12:	73fb      	strb	r3, [r7, #15]
 800bb14:	7bfb      	ldrb	r3, [r7, #15]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d0e5      	beq.n	800bae6 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d016      	beq.n	800bb52 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb2a:	689b      	ldr	r3, [r3, #8]
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	4798      	blx	r3
 800bb30:	4603      	mov	r3, r0
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d109      	bne.n	800bb4a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2206      	movs	r2, #6
 800bb3a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bb42:	2103      	movs	r1, #3
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bb48:	e073      	b.n	800bc32 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	220d      	movs	r2, #13
 800bb4e:	701a      	strb	r2, [r3, #0]
      break;
 800bb50:	e06f      	b.n	800bc32 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	220d      	movs	r2, #13
 800bb56:	701a      	strb	r2, [r3, #0]
      break;
 800bb58:	e06b      	b.n	800bc32 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d017      	beq.n	800bb94 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb6a:	691b      	ldr	r3, [r3, #16]
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	4798      	blx	r3
 800bb70:	4603      	mov	r3, r0
 800bb72:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800bb74:	7bbb      	ldrb	r3, [r7, #14]
 800bb76:	b2db      	uxtb	r3, r3
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d103      	bne.n	800bb84 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	220b      	movs	r2, #11
 800bb80:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bb82:	e058      	b.n	800bc36 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800bb84:	7bbb      	ldrb	r3, [r7, #14]
 800bb86:	b2db      	uxtb	r3, r3
 800bb88:	2b02      	cmp	r3, #2
 800bb8a:	d154      	bne.n	800bc36 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	220d      	movs	r2, #13
 800bb90:	701a      	strb	r2, [r3, #0]
      break;
 800bb92:	e050      	b.n	800bc36 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	220d      	movs	r2, #13
 800bb98:	701a      	strb	r2, [r3, #0]
      break;
 800bb9a:	e04c      	b.n	800bc36 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d049      	beq.n	800bc3a <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bbac:	695b      	ldr	r3, [r3, #20]
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	4798      	blx	r3
      }
      break;
 800bbb2:	e042      	b.n	800bc3a <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f7ff fd47 	bl	800b650 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d009      	beq.n	800bbe0 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	6878      	ldr	r0, [r7, #4]
 800bbd6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2200      	movs	r2, #0
 800bbdc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d005      	beq.n	800bbf6 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bbf0:	2105      	movs	r1, #5
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	2b01      	cmp	r3, #1
 800bc00:	d107      	bne.n	800bc12 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	2200      	movs	r2, #0
 800bc06:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	f7ff fe1f 	bl	800b84e <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800bc10:	e014      	b.n	800bc3c <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f001 fb26 	bl	800d264 <USBH_LL_Start>
      break;
 800bc18:	e010      	b.n	800bc3c <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800bc1a:	bf00      	nop
 800bc1c:	e00e      	b.n	800bc3c <USBH_Process+0x3cc>
      break;
 800bc1e:	bf00      	nop
 800bc20:	e00c      	b.n	800bc3c <USBH_Process+0x3cc>
      break;
 800bc22:	bf00      	nop
 800bc24:	e00a      	b.n	800bc3c <USBH_Process+0x3cc>
    break;
 800bc26:	bf00      	nop
 800bc28:	e008      	b.n	800bc3c <USBH_Process+0x3cc>
      break;
 800bc2a:	bf00      	nop
 800bc2c:	e006      	b.n	800bc3c <USBH_Process+0x3cc>
      break;
 800bc2e:	bf00      	nop
 800bc30:	e004      	b.n	800bc3c <USBH_Process+0x3cc>
      break;
 800bc32:	bf00      	nop
 800bc34:	e002      	b.n	800bc3c <USBH_Process+0x3cc>
      break;
 800bc36:	bf00      	nop
 800bc38:	e000      	b.n	800bc3c <USBH_Process+0x3cc>
      break;
 800bc3a:	bf00      	nop
  }
  return USBH_OK;
 800bc3c:	2300      	movs	r3, #0
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3710      	adds	r7, #16
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}
 800bc46:	bf00      	nop

0800bc48 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b088      	sub	sp, #32
 800bc4c:	af04      	add	r7, sp, #16
 800bc4e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc50:	2301      	movs	r3, #1
 800bc52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800bc54:	2301      	movs	r3, #1
 800bc56:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	785b      	ldrb	r3, [r3, #1]
 800bc5c:	2b07      	cmp	r3, #7
 800bc5e:	f200 81c1 	bhi.w	800bfe4 <USBH_HandleEnum+0x39c>
 800bc62:	a201      	add	r2, pc, #4	; (adr r2, 800bc68 <USBH_HandleEnum+0x20>)
 800bc64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc68:	0800bc89 	.word	0x0800bc89
 800bc6c:	0800bd47 	.word	0x0800bd47
 800bc70:	0800bdb1 	.word	0x0800bdb1
 800bc74:	0800be3f 	.word	0x0800be3f
 800bc78:	0800bea9 	.word	0x0800bea9
 800bc7c:	0800bf19 	.word	0x0800bf19
 800bc80:	0800bf5f 	.word	0x0800bf5f
 800bc84:	0800bfa5 	.word	0x0800bfa5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800bc88:	2108      	movs	r1, #8
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 fa50 	bl	800c130 <USBH_Get_DevDesc>
 800bc90:	4603      	mov	r3, r0
 800bc92:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bc94:	7bbb      	ldrb	r3, [r7, #14]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d130      	bne.n	800bcfc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2201      	movs	r2, #1
 800bca8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	7919      	ldrb	r1, [r3, #4]
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bcba:	687a      	ldr	r2, [r7, #4]
 800bcbc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bcbe:	b292      	uxth	r2, r2
 800bcc0:	9202      	str	r2, [sp, #8]
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	9201      	str	r2, [sp, #4]
 800bcc6:	9300      	str	r3, [sp, #0]
 800bcc8:	4603      	mov	r3, r0
 800bcca:	2280      	movs	r2, #128	; 0x80
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f001 f8e7 	bl	800cea0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	7959      	ldrb	r1, [r3, #5]
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bce2:	687a      	ldr	r2, [r7, #4]
 800bce4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bce6:	b292      	uxth	r2, r2
 800bce8:	9202      	str	r2, [sp, #8]
 800bcea:	2200      	movs	r2, #0
 800bcec:	9201      	str	r2, [sp, #4]
 800bcee:	9300      	str	r3, [sp, #0]
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f001 f8d3 	bl	800cea0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bcfa:	e175      	b.n	800bfe8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bcfc:	7bbb      	ldrb	r3, [r7, #14]
 800bcfe:	2b03      	cmp	r3, #3
 800bd00:	f040 8172 	bne.w	800bfe8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd0a:	3301      	adds	r3, #1
 800bd0c:	b2da      	uxtb	r2, r3
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd1a:	2b03      	cmp	r3, #3
 800bd1c:	d903      	bls.n	800bd26 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	220d      	movs	r2, #13
 800bd22:	701a      	strb	r2, [r3, #0]
      break;
 800bd24:	e160      	b.n	800bfe8 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	795b      	ldrb	r3, [r3, #5]
 800bd2a:	4619      	mov	r1, r3
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f001 f907 	bl	800cf40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	791b      	ldrb	r3, [r3, #4]
 800bd36:	4619      	mov	r1, r3
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f001 f901 	bl	800cf40 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2200      	movs	r2, #0
 800bd42:	701a      	strb	r2, [r3, #0]
      break;
 800bd44:	e150      	b.n	800bfe8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800bd46:	2112      	movs	r1, #18
 800bd48:	6878      	ldr	r0, [r7, #4]
 800bd4a:	f000 f9f1 	bl	800c130 <USBH_Get_DevDesc>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bd52:	7bbb      	ldrb	r3, [r7, #14]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d103      	bne.n	800bd60 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2202      	movs	r2, #2
 800bd5c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bd5e:	e145      	b.n	800bfec <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bd60:	7bbb      	ldrb	r3, [r7, #14]
 800bd62:	2b03      	cmp	r3, #3
 800bd64:	f040 8142 	bne.w	800bfec <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd6e:	3301      	adds	r3, #1
 800bd70:	b2da      	uxtb	r2, r3
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd7e:	2b03      	cmp	r3, #3
 800bd80:	d903      	bls.n	800bd8a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	220d      	movs	r2, #13
 800bd86:	701a      	strb	r2, [r3, #0]
      break;
 800bd88:	e130      	b.n	800bfec <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	795b      	ldrb	r3, [r3, #5]
 800bd8e:	4619      	mov	r1, r3
 800bd90:	6878      	ldr	r0, [r7, #4]
 800bd92:	f001 f8d5 	bl	800cf40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	791b      	ldrb	r3, [r3, #4]
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	6878      	ldr	r0, [r7, #4]
 800bd9e:	f001 f8cf 	bl	800cf40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	2200      	movs	r2, #0
 800bda6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2200      	movs	r2, #0
 800bdac:	701a      	strb	r2, [r3, #0]
      break;
 800bdae:	e11d      	b.n	800bfec <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800bdb0:	2101      	movs	r1, #1
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f000 fa7b 	bl	800c2ae <USBH_SetAddress>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bdbc:	7bbb      	ldrb	r3, [r7, #14]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d132      	bne.n	800be28 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800bdc2:	2002      	movs	r0, #2
 800bdc4:	f001 fbb5 	bl	800d532 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2201      	movs	r2, #1
 800bdcc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2203      	movs	r2, #3
 800bdd4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	7919      	ldrb	r1, [r3, #4]
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bdea:	b292      	uxth	r2, r2
 800bdec:	9202      	str	r2, [sp, #8]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	9201      	str	r2, [sp, #4]
 800bdf2:	9300      	str	r3, [sp, #0]
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	2280      	movs	r2, #128	; 0x80
 800bdf8:	6878      	ldr	r0, [r7, #4]
 800bdfa:	f001 f851 	bl	800cea0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	7959      	ldrb	r1, [r3, #5]
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800be0e:	687a      	ldr	r2, [r7, #4]
 800be10:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800be12:	b292      	uxth	r2, r2
 800be14:	9202      	str	r2, [sp, #8]
 800be16:	2200      	movs	r2, #0
 800be18:	9201      	str	r2, [sp, #4]
 800be1a:	9300      	str	r3, [sp, #0]
 800be1c:	4603      	mov	r3, r0
 800be1e:	2200      	movs	r2, #0
 800be20:	6878      	ldr	r0, [r7, #4]
 800be22:	f001 f83d 	bl	800cea0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800be26:	e0e3      	b.n	800bff0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be28:	7bbb      	ldrb	r3, [r7, #14]
 800be2a:	2b03      	cmp	r3, #3
 800be2c:	f040 80e0 	bne.w	800bff0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	220d      	movs	r2, #13
 800be34:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2200      	movs	r2, #0
 800be3a:	705a      	strb	r2, [r3, #1]
      break;
 800be3c:	e0d8      	b.n	800bff0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800be3e:	2109      	movs	r1, #9
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f000 f9a1 	bl	800c188 <USBH_Get_CfgDesc>
 800be46:	4603      	mov	r3, r0
 800be48:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800be4a:	7bbb      	ldrb	r3, [r7, #14]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d103      	bne.n	800be58 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2204      	movs	r2, #4
 800be54:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800be56:	e0cd      	b.n	800bff4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be58:	7bbb      	ldrb	r3, [r7, #14]
 800be5a:	2b03      	cmp	r3, #3
 800be5c:	f040 80ca 	bne.w	800bff4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800be66:	3301      	adds	r3, #1
 800be68:	b2da      	uxtb	r2, r3
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800be76:	2b03      	cmp	r3, #3
 800be78:	d903      	bls.n	800be82 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	220d      	movs	r2, #13
 800be7e:	701a      	strb	r2, [r3, #0]
      break;
 800be80:	e0b8      	b.n	800bff4 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	795b      	ldrb	r3, [r3, #5]
 800be86:	4619      	mov	r1, r3
 800be88:	6878      	ldr	r0, [r7, #4]
 800be8a:	f001 f859 	bl	800cf40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	791b      	ldrb	r3, [r3, #4]
 800be92:	4619      	mov	r1, r3
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f001 f853 	bl	800cf40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2200      	movs	r2, #0
 800be9e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2200      	movs	r2, #0
 800bea4:	701a      	strb	r2, [r3, #0]
      break;
 800bea6:	e0a5      	b.n	800bff4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800beae:	4619      	mov	r1, r3
 800beb0:	6878      	ldr	r0, [r7, #4]
 800beb2:	f000 f969 	bl	800c188 <USBH_Get_CfgDesc>
 800beb6:	4603      	mov	r3, r0
 800beb8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800beba:	7bbb      	ldrb	r3, [r7, #14]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d103      	bne.n	800bec8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2205      	movs	r2, #5
 800bec4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bec6:	e097      	b.n	800bff8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bec8:	7bbb      	ldrb	r3, [r7, #14]
 800beca:	2b03      	cmp	r3, #3
 800becc:	f040 8094 	bne.w	800bff8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bed6:	3301      	adds	r3, #1
 800bed8:	b2da      	uxtb	r2, r3
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bee6:	2b03      	cmp	r3, #3
 800bee8:	d903      	bls.n	800bef2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	220d      	movs	r2, #13
 800beee:	701a      	strb	r2, [r3, #0]
      break;
 800bef0:	e082      	b.n	800bff8 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	795b      	ldrb	r3, [r3, #5]
 800bef6:	4619      	mov	r1, r3
 800bef8:	6878      	ldr	r0, [r7, #4]
 800befa:	f001 f821 	bl	800cf40 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	791b      	ldrb	r3, [r3, #4]
 800bf02:	4619      	mov	r1, r3
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f001 f81b 	bl	800cf40 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2200      	movs	r2, #0
 800bf14:	701a      	strb	r2, [r3, #0]
      break;
 800bf16:	e06f      	b.n	800bff8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d019      	beq.n	800bf56 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800bf2e:	23ff      	movs	r3, #255	; 0xff
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f000 f953 	bl	800c1dc <USBH_Get_StringDesc>
 800bf36:	4603      	mov	r3, r0
 800bf38:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bf3a:	7bbb      	ldrb	r3, [r7, #14]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d103      	bne.n	800bf48 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2206      	movs	r2, #6
 800bf44:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800bf46:	e059      	b.n	800bffc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bf48:	7bbb      	ldrb	r3, [r7, #14]
 800bf4a:	2b03      	cmp	r3, #3
 800bf4c:	d156      	bne.n	800bffc <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2206      	movs	r2, #6
 800bf52:	705a      	strb	r2, [r3, #1]
      break;
 800bf54:	e052      	b.n	800bffc <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2206      	movs	r2, #6
 800bf5a:	705a      	strb	r2, [r3, #1]
      break;
 800bf5c:	e04e      	b.n	800bffc <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d019      	beq.n	800bf9c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800bf74:	23ff      	movs	r3, #255	; 0xff
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f000 f930 	bl	800c1dc <USBH_Get_StringDesc>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bf80:	7bbb      	ldrb	r3, [r7, #14]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d103      	bne.n	800bf8e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2207      	movs	r2, #7
 800bf8a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800bf8c:	e038      	b.n	800c000 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bf8e:	7bbb      	ldrb	r3, [r7, #14]
 800bf90:	2b03      	cmp	r3, #3
 800bf92:	d135      	bne.n	800c000 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2207      	movs	r2, #7
 800bf98:	705a      	strb	r2, [r3, #1]
      break;
 800bf9a:	e031      	b.n	800c000 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2207      	movs	r2, #7
 800bfa0:	705a      	strb	r2, [r3, #1]
      break;
 800bfa2:	e02d      	b.n	800c000 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d017      	beq.n	800bfde <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bfba:	23ff      	movs	r3, #255	; 0xff
 800bfbc:	6878      	ldr	r0, [r7, #4]
 800bfbe:	f000 f90d 	bl	800c1dc <USBH_Get_StringDesc>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bfc6:	7bbb      	ldrb	r3, [r7, #14]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d102      	bne.n	800bfd2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800bfcc:	2300      	movs	r3, #0
 800bfce:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800bfd0:	e018      	b.n	800c004 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bfd2:	7bbb      	ldrb	r3, [r7, #14]
 800bfd4:	2b03      	cmp	r3, #3
 800bfd6:	d115      	bne.n	800c004 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	73fb      	strb	r3, [r7, #15]
      break;
 800bfdc:	e012      	b.n	800c004 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	73fb      	strb	r3, [r7, #15]
      break;
 800bfe2:	e00f      	b.n	800c004 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800bfe4:	bf00      	nop
 800bfe6:	e00e      	b.n	800c006 <USBH_HandleEnum+0x3be>
      break;
 800bfe8:	bf00      	nop
 800bfea:	e00c      	b.n	800c006 <USBH_HandleEnum+0x3be>
      break;
 800bfec:	bf00      	nop
 800bfee:	e00a      	b.n	800c006 <USBH_HandleEnum+0x3be>
      break;
 800bff0:	bf00      	nop
 800bff2:	e008      	b.n	800c006 <USBH_HandleEnum+0x3be>
      break;
 800bff4:	bf00      	nop
 800bff6:	e006      	b.n	800c006 <USBH_HandleEnum+0x3be>
      break;
 800bff8:	bf00      	nop
 800bffa:	e004      	b.n	800c006 <USBH_HandleEnum+0x3be>
      break;
 800bffc:	bf00      	nop
 800bffe:	e002      	b.n	800c006 <USBH_HandleEnum+0x3be>
      break;
 800c000:	bf00      	nop
 800c002:	e000      	b.n	800c006 <USBH_HandleEnum+0x3be>
      break;
 800c004:	bf00      	nop
  }
  return Status;
 800c006:	7bfb      	ldrb	r3, [r7, #15]
}
 800c008:	4618      	mov	r0, r3
 800c00a:	3710      	adds	r7, #16
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}

0800c010 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800c010:	b480      	push	{r7}
 800c012:	b083      	sub	sp, #12
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
 800c018:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	683a      	ldr	r2, [r7, #0]
 800c01e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800c022:	bf00      	nop
 800c024:	370c      	adds	r7, #12
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr

0800c02e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800c02e:	b580      	push	{r7, lr}
 800c030:	b082      	sub	sp, #8
 800c032:	af00      	add	r7, sp, #0
 800c034:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c03c:	1c5a      	adds	r2, r3, #1
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f000 f804 	bl	800c052 <USBH_HandleSof>
}
 800c04a:	bf00      	nop
 800c04c:	3708      	adds	r7, #8
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}

0800c052 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c052:	b580      	push	{r7, lr}
 800c054:	b082      	sub	sp, #8
 800c056:	af00      	add	r7, sp, #0
 800c058:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	b2db      	uxtb	r3, r3
 800c060:	2b0b      	cmp	r3, #11
 800c062:	d10a      	bne.n	800c07a <USBH_HandleSof+0x28>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d005      	beq.n	800c07a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c074:	699b      	ldr	r3, [r3, #24]
 800c076:	6878      	ldr	r0, [r7, #4]
 800c078:	4798      	blx	r3
  }
}
 800c07a:	bf00      	nop
 800c07c:	3708      	adds	r7, #8
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}

0800c082 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800c082:	b480      	push	{r7}
 800c084:	b083      	sub	sp, #12
 800c086:	af00      	add	r7, sp, #0
 800c088:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2201      	movs	r2, #1
 800c08e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800c092:	bf00      	nop
}
 800c094:	370c      	adds	r7, #12
 800c096:	46bd      	mov	sp, r7
 800c098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09c:	4770      	bx	lr

0800c09e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800c09e:	b480      	push	{r7}
 800c0a0:	b083      	sub	sp, #12
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800c0ae:	bf00      	nop
}
 800c0b0:	370c      	adds	r7, #12
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b8:	4770      	bx	lr

0800c0ba <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800c0ba:	b480      	push	{r7}
 800c0bc:	b083      	sub	sp, #12
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800c0da:	2300      	movs	r3, #0
}
 800c0dc:	4618      	mov	r0, r3
 800c0de:	370c      	adds	r7, #12
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e6:	4770      	bx	lr

0800c0e8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b082      	sub	sp, #8
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2200      	movs	r2, #0
 800c104:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f001 f8c6 	bl	800d29a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	791b      	ldrb	r3, [r3, #4]
 800c112:	4619      	mov	r1, r3
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f000 ff13 	bl	800cf40 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	795b      	ldrb	r3, [r3, #5]
 800c11e:	4619      	mov	r1, r3
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f000 ff0d 	bl	800cf40 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800c126:	2300      	movs	r3, #0
}
 800c128:	4618      	mov	r0, r3
 800c12a:	3708      	adds	r7, #8
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}

0800c130 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b086      	sub	sp, #24
 800c134:	af02      	add	r7, sp, #8
 800c136:	6078      	str	r0, [r7, #4]
 800c138:	460b      	mov	r3, r1
 800c13a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800c13c:	887b      	ldrh	r3, [r7, #2]
 800c13e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c142:	d901      	bls.n	800c148 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c144:	2303      	movs	r3, #3
 800c146:	e01b      	b.n	800c180 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800c14e:	887b      	ldrh	r3, [r7, #2]
 800c150:	9300      	str	r3, [sp, #0]
 800c152:	4613      	mov	r3, r2
 800c154:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c158:	2100      	movs	r1, #0
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f000 f872 	bl	800c244 <USBH_GetDescriptor>
 800c160:	4603      	mov	r3, r0
 800c162:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800c164:	7bfb      	ldrb	r3, [r7, #15]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d109      	bne.n	800c17e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c170:	887a      	ldrh	r2, [r7, #2]
 800c172:	4619      	mov	r1, r3
 800c174:	6878      	ldr	r0, [r7, #4]
 800c176:	f000 f929 	bl	800c3cc <USBH_ParseDevDesc>
 800c17a:	4603      	mov	r3, r0
 800c17c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c180:	4618      	mov	r0, r3
 800c182:	3710      	adds	r7, #16
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}

0800c188 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b086      	sub	sp, #24
 800c18c:	af02      	add	r7, sp, #8
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	460b      	mov	r3, r1
 800c192:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	331c      	adds	r3, #28
 800c198:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800c19a:	887b      	ldrh	r3, [r7, #2]
 800c19c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1a0:	d901      	bls.n	800c1a6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c1a2:	2303      	movs	r3, #3
 800c1a4:	e016      	b.n	800c1d4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c1a6:	887b      	ldrh	r3, [r7, #2]
 800c1a8:	9300      	str	r3, [sp, #0]
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c1b0:	2100      	movs	r1, #0
 800c1b2:	6878      	ldr	r0, [r7, #4]
 800c1b4:	f000 f846 	bl	800c244 <USBH_GetDescriptor>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c1bc:	7bfb      	ldrb	r3, [r7, #15]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d107      	bne.n	800c1d2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c1c2:	887b      	ldrh	r3, [r7, #2]
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	68b9      	ldr	r1, [r7, #8]
 800c1c8:	6878      	ldr	r0, [r7, #4]
 800c1ca:	f000 f9b3 	bl	800c534 <USBH_ParseCfgDesc>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c1d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3710      	adds	r7, #16
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd80      	pop	{r7, pc}

0800c1dc <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b088      	sub	sp, #32
 800c1e0:	af02      	add	r7, sp, #8
 800c1e2:	60f8      	str	r0, [r7, #12]
 800c1e4:	607a      	str	r2, [r7, #4]
 800c1e6:	461a      	mov	r2, r3
 800c1e8:	460b      	mov	r3, r1
 800c1ea:	72fb      	strb	r3, [r7, #11]
 800c1ec:	4613      	mov	r3, r2
 800c1ee:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800c1f0:	893b      	ldrh	r3, [r7, #8]
 800c1f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1f6:	d802      	bhi.n	800c1fe <USBH_Get_StringDesc+0x22>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d101      	bne.n	800c202 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c1fe:	2303      	movs	r3, #3
 800c200:	e01c      	b.n	800c23c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800c202:	7afb      	ldrb	r3, [r7, #11]
 800c204:	b29b      	uxth	r3, r3
 800c206:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800c20a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800c212:	893b      	ldrh	r3, [r7, #8]
 800c214:	9300      	str	r3, [sp, #0]
 800c216:	460b      	mov	r3, r1
 800c218:	2100      	movs	r1, #0
 800c21a:	68f8      	ldr	r0, [r7, #12]
 800c21c:	f000 f812 	bl	800c244 <USBH_GetDescriptor>
 800c220:	4603      	mov	r3, r0
 800c222:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800c224:	7dfb      	ldrb	r3, [r7, #23]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d107      	bne.n	800c23a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c230:	893a      	ldrh	r2, [r7, #8]
 800c232:	6879      	ldr	r1, [r7, #4]
 800c234:	4618      	mov	r0, r3
 800c236:	f000 fb93 	bl	800c960 <USBH_ParseStringDesc>
  }

  return status;
 800c23a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c23c:	4618      	mov	r0, r3
 800c23e:	3718      	adds	r7, #24
 800c240:	46bd      	mov	sp, r7
 800c242:	bd80      	pop	{r7, pc}

0800c244 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b084      	sub	sp, #16
 800c248:	af00      	add	r7, sp, #0
 800c24a:	60f8      	str	r0, [r7, #12]
 800c24c:	607b      	str	r3, [r7, #4]
 800c24e:	460b      	mov	r3, r1
 800c250:	72fb      	strb	r3, [r7, #11]
 800c252:	4613      	mov	r3, r2
 800c254:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	789b      	ldrb	r3, [r3, #2]
 800c25a:	2b01      	cmp	r3, #1
 800c25c:	d11c      	bne.n	800c298 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c25e:	7afb      	ldrb	r3, [r7, #11]
 800c260:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c264:	b2da      	uxtb	r2, r3
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2206      	movs	r2, #6
 800c26e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	893a      	ldrh	r2, [r7, #8]
 800c274:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c276:	893b      	ldrh	r3, [r7, #8]
 800c278:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c27c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c280:	d104      	bne.n	800c28c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	f240 4209 	movw	r2, #1033	; 0x409
 800c288:	829a      	strh	r2, [r3, #20]
 800c28a:	e002      	b.n	800c292 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2200      	movs	r2, #0
 800c290:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	8b3a      	ldrh	r2, [r7, #24]
 800c296:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c298:	8b3b      	ldrh	r3, [r7, #24]
 800c29a:	461a      	mov	r2, r3
 800c29c:	6879      	ldr	r1, [r7, #4]
 800c29e:	68f8      	ldr	r0, [r7, #12]
 800c2a0:	f000 fbac 	bl	800c9fc <USBH_CtlReq>
 800c2a4:	4603      	mov	r3, r0
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3710      	adds	r7, #16
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}

0800c2ae <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c2ae:	b580      	push	{r7, lr}
 800c2b0:	b082      	sub	sp, #8
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
 800c2b6:	460b      	mov	r3, r1
 800c2b8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	789b      	ldrb	r3, [r3, #2]
 800c2be:	2b01      	cmp	r3, #1
 800c2c0:	d10f      	bne.n	800c2e2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2205      	movs	r2, #5
 800c2cc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c2ce:	78fb      	ldrb	r3, [r7, #3]
 800c2d0:	b29a      	uxth	r2, r3
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	2100      	movs	r1, #0
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 fb88 	bl	800c9fc <USBH_CtlReq>
 800c2ec:	4603      	mov	r3, r0
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3708      	adds	r7, #8
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}

0800c2f6 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c2f6:	b580      	push	{r7, lr}
 800c2f8:	b082      	sub	sp, #8
 800c2fa:	af00      	add	r7, sp, #0
 800c2fc:	6078      	str	r0, [r7, #4]
 800c2fe:	460b      	mov	r3, r1
 800c300:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	789b      	ldrb	r3, [r3, #2]
 800c306:	2b01      	cmp	r3, #1
 800c308:	d10e      	bne.n	800c328 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2200      	movs	r2, #0
 800c30e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2209      	movs	r2, #9
 800c314:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	887a      	ldrh	r2, [r7, #2]
 800c31a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2200      	movs	r2, #0
 800c320:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2200      	movs	r2, #0
 800c326:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c328:	2200      	movs	r2, #0
 800c32a:	2100      	movs	r1, #0
 800c32c:	6878      	ldr	r0, [r7, #4]
 800c32e:	f000 fb65 	bl	800c9fc <USBH_CtlReq>
 800c332:	4603      	mov	r3, r0
}
 800c334:	4618      	mov	r0, r3
 800c336:	3708      	adds	r7, #8
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}

0800c33c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b082      	sub	sp, #8
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	460b      	mov	r3, r1
 800c346:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	789b      	ldrb	r3, [r3, #2]
 800c34c:	2b01      	cmp	r3, #1
 800c34e:	d10f      	bne.n	800c370 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	2200      	movs	r2, #0
 800c354:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2203      	movs	r2, #3
 800c35a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c35c:	78fb      	ldrb	r3, [r7, #3]
 800c35e:	b29a      	uxth	r2, r3
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2200      	movs	r2, #0
 800c368:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2200      	movs	r2, #0
 800c36e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c370:	2200      	movs	r2, #0
 800c372:	2100      	movs	r1, #0
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 fb41 	bl	800c9fc <USBH_CtlReq>
 800c37a:	4603      	mov	r3, r0
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3708      	adds	r7, #8
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b082      	sub	sp, #8
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
 800c38c:	460b      	mov	r3, r1
 800c38e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	789b      	ldrb	r3, [r3, #2]
 800c394:	2b01      	cmp	r3, #1
 800c396:	d10f      	bne.n	800c3b8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2202      	movs	r2, #2
 800c39c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2201      	movs	r2, #1
 800c3a2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c3aa:	78fb      	ldrb	r3, [r7, #3]
 800c3ac:	b29a      	uxth	r2, r3
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	2100      	movs	r1, #0
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f000 fb1d 	bl	800c9fc <USBH_CtlReq>
 800c3c2:	4603      	mov	r3, r0
}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	3708      	adds	r7, #8
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	bd80      	pop	{r7, pc}

0800c3cc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b087      	sub	sp, #28
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	60f8      	str	r0, [r7, #12]
 800c3d4:	60b9      	str	r1, [r7, #8]
 800c3d6:	4613      	mov	r3, r2
 800c3d8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	f203 3326 	addw	r3, r3, #806	; 0x326
 800c3e0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d101      	bne.n	800c3f0 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800c3ec:	2302      	movs	r3, #2
 800c3ee:	e098      	b.n	800c522 <USBH_ParseDevDesc+0x156>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	781a      	ldrb	r2, [r3, #0]
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	785a      	ldrb	r2, [r3, #1]
 800c3fc:	693b      	ldr	r3, [r7, #16]
 800c3fe:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	3302      	adds	r3, #2
 800c404:	781b      	ldrb	r3, [r3, #0]
 800c406:	b29a      	uxth	r2, r3
 800c408:	68bb      	ldr	r3, [r7, #8]
 800c40a:	3303      	adds	r3, #3
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	b29b      	uxth	r3, r3
 800c410:	021b      	lsls	r3, r3, #8
 800c412:	b29b      	uxth	r3, r3
 800c414:	4313      	orrs	r3, r2
 800c416:	b29a      	uxth	r2, r3
 800c418:	693b      	ldr	r3, [r7, #16]
 800c41a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	791a      	ldrb	r2, [r3, #4]
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	795a      	ldrb	r2, [r3, #5]
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	799a      	ldrb	r2, [r3, #6]
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	79da      	ldrb	r2, [r3, #7]
 800c438:	693b      	ldr	r3, [r7, #16]
 800c43a:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c442:	2b00      	cmp	r3, #0
 800c444:	d004      	beq.n	800c450 <USBH_ParseDevDesc+0x84>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c44c:	2b01      	cmp	r3, #1
 800c44e:	d11b      	bne.n	800c488 <USBH_ParseDevDesc+0xbc>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	79db      	ldrb	r3, [r3, #7]
 800c454:	2b20      	cmp	r3, #32
 800c456:	dc0f      	bgt.n	800c478 <USBH_ParseDevDesc+0xac>
 800c458:	2b08      	cmp	r3, #8
 800c45a:	db0f      	blt.n	800c47c <USBH_ParseDevDesc+0xb0>
 800c45c:	3b08      	subs	r3, #8
 800c45e:	4a34      	ldr	r2, [pc, #208]	; (800c530 <USBH_ParseDevDesc+0x164>)
 800c460:	fa22 f303 	lsr.w	r3, r2, r3
 800c464:	f003 0301 	and.w	r3, r3, #1
 800c468:	2b00      	cmp	r3, #0
 800c46a:	bf14      	ite	ne
 800c46c:	2301      	movne	r3, #1
 800c46e:	2300      	moveq	r3, #0
 800c470:	b2db      	uxtb	r3, r3
 800c472:	2b00      	cmp	r3, #0
 800c474:	d106      	bne.n	800c484 <USBH_ParseDevDesc+0xb8>
 800c476:	e001      	b.n	800c47c <USBH_ParseDevDesc+0xb0>
 800c478:	2b40      	cmp	r3, #64	; 0x40
 800c47a:	d003      	beq.n	800c484 <USBH_ParseDevDesc+0xb8>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800c47c:	693b      	ldr	r3, [r7, #16]
 800c47e:	2208      	movs	r2, #8
 800c480:	71da      	strb	r2, [r3, #7]
        break;
 800c482:	e000      	b.n	800c486 <USBH_ParseDevDesc+0xba>
        break;
 800c484:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800c486:	e00e      	b.n	800c4a6 <USBH_ParseDevDesc+0xda>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c48e:	2b02      	cmp	r3, #2
 800c490:	d107      	bne.n	800c4a2 <USBH_ParseDevDesc+0xd6>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	79db      	ldrb	r3, [r3, #7]
 800c496:	2b08      	cmp	r3, #8
 800c498:	d005      	beq.n	800c4a6 <USBH_ParseDevDesc+0xda>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	2208      	movs	r2, #8
 800c49e:	71da      	strb	r2, [r3, #7]
 800c4a0:	e001      	b.n	800c4a6 <USBH_ParseDevDesc+0xda>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c4a2:	2303      	movs	r3, #3
 800c4a4:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800c4a6:	88fb      	ldrh	r3, [r7, #6]
 800c4a8:	2b08      	cmp	r3, #8
 800c4aa:	d939      	bls.n	800c520 <USBH_ParseDevDesc+0x154>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800c4ac:	68bb      	ldr	r3, [r7, #8]
 800c4ae:	3308      	adds	r3, #8
 800c4b0:	781b      	ldrb	r3, [r3, #0]
 800c4b2:	b29a      	uxth	r2, r3
 800c4b4:	68bb      	ldr	r3, [r7, #8]
 800c4b6:	3309      	adds	r3, #9
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	b29b      	uxth	r3, r3
 800c4bc:	021b      	lsls	r3, r3, #8
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	4313      	orrs	r3, r2
 800c4c2:	b29a      	uxth	r2, r3
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	330a      	adds	r3, #10
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	b29a      	uxth	r2, r3
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	330b      	adds	r3, #11
 800c4d4:	781b      	ldrb	r3, [r3, #0]
 800c4d6:	b29b      	uxth	r3, r3
 800c4d8:	021b      	lsls	r3, r3, #8
 800c4da:	b29b      	uxth	r3, r3
 800c4dc:	4313      	orrs	r3, r2
 800c4de:	b29a      	uxth	r2, r3
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	330c      	adds	r3, #12
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	b29a      	uxth	r2, r3
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	330d      	adds	r3, #13
 800c4f0:	781b      	ldrb	r3, [r3, #0]
 800c4f2:	b29b      	uxth	r3, r3
 800c4f4:	021b      	lsls	r3, r3, #8
 800c4f6:	b29b      	uxth	r3, r3
 800c4f8:	4313      	orrs	r3, r2
 800c4fa:	b29a      	uxth	r2, r3
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800c500:	68bb      	ldr	r3, [r7, #8]
 800c502:	7b9a      	ldrb	r2, [r3, #14]
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	7bda      	ldrb	r2, [r3, #15]
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	7c1a      	ldrb	r2, [r3, #16]
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800c518:	68bb      	ldr	r3, [r7, #8]
 800c51a:	7c5a      	ldrb	r2, [r3, #17]
 800c51c:	693b      	ldr	r3, [r7, #16]
 800c51e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800c520:	7dfb      	ldrb	r3, [r7, #23]
}
 800c522:	4618      	mov	r0, r3
 800c524:	371c      	adds	r7, #28
 800c526:	46bd      	mov	sp, r7
 800c528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52c:	4770      	bx	lr
 800c52e:	bf00      	nop
 800c530:	01000101 	.word	0x01000101

0800c534 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b08c      	sub	sp, #48	; 0x30
 800c538:	af00      	add	r7, sp, #0
 800c53a:	60f8      	str	r0, [r7, #12]
 800c53c:	60b9      	str	r1, [r7, #8]
 800c53e:	4613      	mov	r3, r2
 800c540:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c548:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c54a:	2300      	movs	r3, #0
 800c54c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c550:	2300      	movs	r3, #0
 800c552:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800c556:	2300      	movs	r3, #0
 800c558:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  if (buf == NULL)
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d101      	bne.n	800c566 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800c562:	2302      	movs	r3, #2
 800c564:	e0db      	b.n	800c71e <USBH_ParseCfgDesc+0x1ea>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	781a      	ldrb	r2, [r3, #0]
 800c56e:	6a3b      	ldr	r3, [r7, #32]
 800c570:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	785a      	ldrb	r2, [r3, #1]
 800c576:	6a3b      	ldr	r3, [r7, #32]
 800c578:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	3302      	adds	r3, #2
 800c57e:	781b      	ldrb	r3, [r3, #0]
 800c580:	b29a      	uxth	r2, r3
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	3303      	adds	r3, #3
 800c586:	781b      	ldrb	r3, [r3, #0]
 800c588:	b29b      	uxth	r3, r3
 800c58a:	021b      	lsls	r3, r3, #8
 800c58c:	b29b      	uxth	r3, r3
 800c58e:	4313      	orrs	r3, r2
 800c590:	b29b      	uxth	r3, r3
 800c592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c596:	bf28      	it	cs
 800c598:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800c59c:	b29a      	uxth	r2, r3
 800c59e:	6a3b      	ldr	r3, [r7, #32]
 800c5a0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	791a      	ldrb	r2, [r3, #4]
 800c5a6:	6a3b      	ldr	r3, [r7, #32]
 800c5a8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	795a      	ldrb	r2, [r3, #5]
 800c5ae:	6a3b      	ldr	r3, [r7, #32]
 800c5b0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	799a      	ldrb	r2, [r3, #6]
 800c5b6:	6a3b      	ldr	r3, [r7, #32]
 800c5b8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	79da      	ldrb	r2, [r3, #7]
 800c5be:	6a3b      	ldr	r3, [r7, #32]
 800c5c0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	7a1a      	ldrb	r2, [r3, #8]
 800c5c6:	6a3b      	ldr	r3, [r7, #32]
 800c5c8:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800c5ca:	6a3b      	ldr	r3, [r7, #32]
 800c5cc:	781b      	ldrb	r3, [r3, #0]
 800c5ce:	2b09      	cmp	r3, #9
 800c5d0:	d002      	beq.n	800c5d8 <USBH_ParseCfgDesc+0xa4>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c5d2:	6a3b      	ldr	r3, [r7, #32]
 800c5d4:	2209      	movs	r2, #9
 800c5d6:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c5d8:	88fb      	ldrh	r3, [r7, #6]
 800c5da:	2b09      	cmp	r3, #9
 800c5dc:	f240 809d 	bls.w	800c71a <USBH_ParseCfgDesc+0x1e6>
  {
    ptr = USB_LEN_CFG_DESC;
 800c5e0:	2309      	movs	r3, #9
 800c5e2:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c5e8:	e081      	b.n	800c6ee <USBH_ParseCfgDesc+0x1ba>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c5ea:	f107 0316 	add.w	r3, r7, #22
 800c5ee:	4619      	mov	r1, r3
 800c5f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5f2:	f000 f9e8 	bl	800c9c6 <USBH_GetNextDesc>
 800c5f6:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5fa:	785b      	ldrb	r3, [r3, #1]
 800c5fc:	2b04      	cmp	r3, #4
 800c5fe:	d176      	bne.n	800c6ee <USBH_ParseCfgDesc+0x1ba>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800c600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c602:	781b      	ldrb	r3, [r3, #0]
 800c604:	2b09      	cmp	r3, #9
 800c606:	d002      	beq.n	800c60e <USBH_ParseCfgDesc+0xda>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800c608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c60a:	2209      	movs	r2, #9
 800c60c:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800c60e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c612:	221a      	movs	r2, #26
 800c614:	fb02 f303 	mul.w	r3, r2, r3
 800c618:	3308      	adds	r3, #8
 800c61a:	6a3a      	ldr	r2, [r7, #32]
 800c61c:	4413      	add	r3, r2
 800c61e:	3302      	adds	r3, #2
 800c620:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c622:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c624:	69f8      	ldr	r0, [r7, #28]
 800c626:	f000 f87e 	bl	800c726 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c62a:	2300      	movs	r3, #0
 800c62c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800c630:	2300      	movs	r3, #0
 800c632:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c634:	e043      	b.n	800c6be <USBH_ParseCfgDesc+0x18a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c636:	f107 0316 	add.w	r3, r7, #22
 800c63a:	4619      	mov	r1, r3
 800c63c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c63e:	f000 f9c2 	bl	800c9c6 <USBH_GetNextDesc>
 800c642:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c646:	785b      	ldrb	r3, [r3, #1]
 800c648:	2b05      	cmp	r3, #5
 800c64a:	d138      	bne.n	800c6be <USBH_ParseCfgDesc+0x18a>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800c64c:	69fb      	ldr	r3, [r7, #28]
 800c64e:	795b      	ldrb	r3, [r3, #5]
 800c650:	2b01      	cmp	r3, #1
 800c652:	d113      	bne.n	800c67c <USBH_ParseCfgDesc+0x148>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800c654:	69fb      	ldr	r3, [r7, #28]
 800c656:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800c658:	2b02      	cmp	r3, #2
 800c65a:	d003      	beq.n	800c664 <USBH_ParseCfgDesc+0x130>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	799b      	ldrb	r3, [r3, #6]
 800c660:	2b03      	cmp	r3, #3
 800c662:	d10b      	bne.n	800c67c <USBH_ParseCfgDesc+0x148>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c664:	69fb      	ldr	r3, [r7, #28]
 800c666:	79db      	ldrb	r3, [r3, #7]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d10b      	bne.n	800c684 <USBH_ParseCfgDesc+0x150>
 800c66c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c66e:	781b      	ldrb	r3, [r3, #0]
 800c670:	2b09      	cmp	r3, #9
 800c672:	d007      	beq.n	800c684 <USBH_ParseCfgDesc+0x150>
              {
                pdesc->bLength = 0x09U;
 800c674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c676:	2209      	movs	r2, #9
 800c678:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c67a:	e003      	b.n	800c684 <USBH_ParseCfgDesc+0x150>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800c67c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c67e:	2207      	movs	r2, #7
 800c680:	701a      	strb	r2, [r3, #0]
 800c682:	e000      	b.n	800c686 <USBH_ParseCfgDesc+0x152>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c684:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c686:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c68a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c68e:	3201      	adds	r2, #1
 800c690:	00d2      	lsls	r2, r2, #3
 800c692:	211a      	movs	r1, #26
 800c694:	fb01 f303 	mul.w	r3, r1, r3
 800c698:	4413      	add	r3, r2
 800c69a:	3308      	adds	r3, #8
 800c69c:	6a3a      	ldr	r2, [r7, #32]
 800c69e:	4413      	add	r3, r2
 800c6a0:	3304      	adds	r3, #4
 800c6a2:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800c6a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c6a6:	69b9      	ldr	r1, [r7, #24]
 800c6a8:	68f8      	ldr	r0, [r7, #12]
 800c6aa:	f000 f870 	bl	800c78e <USBH_ParseEPDesc>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800c6b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c6b8:	3301      	adds	r3, #1
 800c6ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c6be:	69fb      	ldr	r3, [r7, #28]
 800c6c0:	791b      	ldrb	r3, [r3, #4]
 800c6c2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d204      	bcs.n	800c6d4 <USBH_ParseCfgDesc+0x1a0>
 800c6ca:	6a3b      	ldr	r3, [r7, #32]
 800c6cc:	885a      	ldrh	r2, [r3, #2]
 800c6ce:	8afb      	ldrh	r3, [r7, #22]
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d8b0      	bhi.n	800c636 <USBH_ParseCfgDesc+0x102>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c6d4:	69fb      	ldr	r3, [r7, #28]
 800c6d6:	791b      	ldrb	r3, [r3, #4]
 800c6d8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c6dc:	429a      	cmp	r2, r3
 800c6de:	d201      	bcs.n	800c6e4 <USBH_ParseCfgDesc+0x1b0>
        {
          return USBH_NOT_SUPPORTED;
 800c6e0:	2303      	movs	r3, #3
 800c6e2:	e01c      	b.n	800c71e <USBH_ParseCfgDesc+0x1ea>
        }

        if_ix++;
 800c6e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c6e8:	3301      	adds	r3, #1
 800c6ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c6ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c6f2:	2b01      	cmp	r3, #1
 800c6f4:	d805      	bhi.n	800c702 <USBH_ParseCfgDesc+0x1ce>
 800c6f6:	6a3b      	ldr	r3, [r7, #32]
 800c6f8:	885a      	ldrh	r2, [r3, #2]
 800c6fa:	8afb      	ldrh	r3, [r7, #22]
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	f63f af74 	bhi.w	800c5ea <USBH_ParseCfgDesc+0xb6>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c702:	6a3b      	ldr	r3, [r7, #32]
 800c704:	791b      	ldrb	r3, [r3, #4]
 800c706:	2b02      	cmp	r3, #2
 800c708:	bf28      	it	cs
 800c70a:	2302      	movcs	r3, #2
 800c70c:	b2db      	uxtb	r3, r3
 800c70e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c712:	429a      	cmp	r2, r3
 800c714:	d201      	bcs.n	800c71a <USBH_ParseCfgDesc+0x1e6>
    {
      return USBH_NOT_SUPPORTED;
 800c716:	2303      	movs	r3, #3
 800c718:	e001      	b.n	800c71e <USBH_ParseCfgDesc+0x1ea>
    }
  }

  return status;
 800c71a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c71e:	4618      	mov	r0, r3
 800c720:	3730      	adds	r7, #48	; 0x30
 800c722:	46bd      	mov	sp, r7
 800c724:	bd80      	pop	{r7, pc}

0800c726 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800c726:	b480      	push	{r7}
 800c728:	b083      	sub	sp, #12
 800c72a:	af00      	add	r7, sp, #0
 800c72c:	6078      	str	r0, [r7, #4]
 800c72e:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	781a      	ldrb	r2, [r3, #0]
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	785a      	ldrb	r2, [r3, #1]
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	789a      	ldrb	r2, [r3, #2]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	78da      	ldrb	r2, [r3, #3]
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	3304      	adds	r3, #4
 800c754:	781b      	ldrb	r3, [r3, #0]
 800c756:	2b02      	cmp	r3, #2
 800c758:	bf28      	it	cs
 800c75a:	2302      	movcs	r3, #2
 800c75c:	b2da      	uxtb	r2, r3
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	795a      	ldrb	r2, [r3, #5]
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	799a      	ldrb	r2, [r3, #6]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	79da      	ldrb	r2, [r3, #7]
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	7a1a      	ldrb	r2, [r3, #8]
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	721a      	strb	r2, [r3, #8]
}
 800c782:	bf00      	nop
 800c784:	370c      	adds	r7, #12
 800c786:	46bd      	mov	sp, r7
 800c788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c78c:	4770      	bx	lr

0800c78e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800c78e:	b480      	push	{r7}
 800c790:	b087      	sub	sp, #28
 800c792:	af00      	add	r7, sp, #0
 800c794:	60f8      	str	r0, [r7, #12]
 800c796:	60b9      	str	r1, [r7, #8]
 800c798:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c79a:	2300      	movs	r3, #0
 800c79c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	781a      	ldrb	r2, [r3, #0]
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	785a      	ldrb	r2, [r3, #1]
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	789a      	ldrb	r2, [r3, #2]
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	78da      	ldrb	r2, [r3, #3]
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	3304      	adds	r3, #4
 800c7c2:	781b      	ldrb	r3, [r3, #0]
 800c7c4:	b29a      	uxth	r2, r3
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	3305      	adds	r3, #5
 800c7ca:	781b      	ldrb	r3, [r3, #0]
 800c7cc:	b29b      	uxth	r3, r3
 800c7ce:	021b      	lsls	r3, r3, #8
 800c7d0:	b29b      	uxth	r3, r3
 800c7d2:	4313      	orrs	r3, r2
 800c7d4:	b29a      	uxth	r2, r3
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	799a      	ldrb	r2, [r3, #6]
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c7e2:	68bb      	ldr	r3, [r7, #8]
 800c7e4:	889b      	ldrh	r3, [r3, #4]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d009      	beq.n	800c7fe <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c7ea:	68bb      	ldr	r3, [r7, #8]
 800c7ec:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c7ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c7f2:	d804      	bhi.n	800c7fe <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c7f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c7fc:	d901      	bls.n	800c802 <USBH_ParseEPDesc+0x74>
  {
    status = USBH_NOT_SUPPORTED;
 800c7fe:	2303      	movs	r3, #3
 800c800:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d136      	bne.n	800c87a <USBH_ParseEPDesc+0xec>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	78db      	ldrb	r3, [r3, #3]
 800c810:	f003 0303 	and.w	r3, r3, #3
 800c814:	2b02      	cmp	r3, #2
 800c816:	d108      	bne.n	800c82a <USBH_ParseEPDesc+0x9c>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	889b      	ldrh	r3, [r3, #4]
 800c81c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c820:	f240 8097 	bls.w	800c952 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c824:	2303      	movs	r3, #3
 800c826:	75fb      	strb	r3, [r7, #23]
 800c828:	e093      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	78db      	ldrb	r3, [r3, #3]
 800c82e:	f003 0303 	and.w	r3, r3, #3
 800c832:	2b00      	cmp	r3, #0
 800c834:	d107      	bne.n	800c846 <USBH_ParseEPDesc+0xb8>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c836:	68bb      	ldr	r3, [r7, #8]
 800c838:	889b      	ldrh	r3, [r3, #4]
 800c83a:	2b40      	cmp	r3, #64	; 0x40
 800c83c:	f240 8089 	bls.w	800c952 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c840:	2303      	movs	r3, #3
 800c842:	75fb      	strb	r3, [r7, #23]
 800c844:	e085      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	78db      	ldrb	r3, [r3, #3]
 800c84a:	f003 0303 	and.w	r3, r3, #3
 800c84e:	2b01      	cmp	r3, #1
 800c850:	d005      	beq.n	800c85e <USBH_ParseEPDesc+0xd0>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c852:	68bb      	ldr	r3, [r7, #8]
 800c854:	78db      	ldrb	r3, [r3, #3]
 800c856:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c85a:	2b03      	cmp	r3, #3
 800c85c:	d10a      	bne.n	800c874 <USBH_ParseEPDesc+0xe6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c85e:	68bb      	ldr	r3, [r7, #8]
 800c860:	799b      	ldrb	r3, [r3, #6]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d003      	beq.n	800c86e <USBH_ParseEPDesc+0xe0>
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	799b      	ldrb	r3, [r3, #6]
 800c86a:	2b10      	cmp	r3, #16
 800c86c:	d970      	bls.n	800c950 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c86e:	2303      	movs	r3, #3
 800c870:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c872:	e06d      	b.n	800c950 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c874:	2303      	movs	r3, #3
 800c876:	75fb      	strb	r3, [r7, #23]
 800c878:	e06b      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c880:	2b01      	cmp	r3, #1
 800c882:	d13c      	bne.n	800c8fe <USBH_ParseEPDesc+0x170>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c884:	68bb      	ldr	r3, [r7, #8]
 800c886:	78db      	ldrb	r3, [r3, #3]
 800c888:	f003 0303 	and.w	r3, r3, #3
 800c88c:	2b02      	cmp	r3, #2
 800c88e:	d005      	beq.n	800c89c <USBH_ParseEPDesc+0x10e>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	78db      	ldrb	r3, [r3, #3]
 800c894:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d106      	bne.n	800c8aa <USBH_ParseEPDesc+0x11c>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	889b      	ldrh	r3, [r3, #4]
 800c8a0:	2b40      	cmp	r3, #64	; 0x40
 800c8a2:	d956      	bls.n	800c952 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c8a4:	2303      	movs	r3, #3
 800c8a6:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c8a8:	e053      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	78db      	ldrb	r3, [r3, #3]
 800c8ae:	f003 0303 	and.w	r3, r3, #3
 800c8b2:	2b01      	cmp	r3, #1
 800c8b4:	d10e      	bne.n	800c8d4 <USBH_ParseEPDesc+0x146>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	799b      	ldrb	r3, [r3, #6]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d007      	beq.n	800c8ce <USBH_ParseEPDesc+0x140>
          (ep_descriptor->bInterval > 0x10U) ||
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800c8c2:	2b10      	cmp	r3, #16
 800c8c4:	d803      	bhi.n	800c8ce <USBH_ParseEPDesc+0x140>
          (ep_descriptor->wMaxPacketSize > 64U))
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800c8ca:	2b40      	cmp	r3, #64	; 0x40
 800c8cc:	d941      	bls.n	800c952 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c8ce:	2303      	movs	r3, #3
 800c8d0:	75fb      	strb	r3, [r7, #23]
 800c8d2:	e03e      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	78db      	ldrb	r3, [r3, #3]
 800c8d8:	f003 0303 	and.w	r3, r3, #3
 800c8dc:	2b03      	cmp	r3, #3
 800c8de:	d10b      	bne.n	800c8f8 <USBH_ParseEPDesc+0x16a>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	799b      	ldrb	r3, [r3, #6]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d004      	beq.n	800c8f2 <USBH_ParseEPDesc+0x164>
 800c8e8:	68bb      	ldr	r3, [r7, #8]
 800c8ea:	889b      	ldrh	r3, [r3, #4]
 800c8ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8f0:	d32f      	bcc.n	800c952 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c8f2:	2303      	movs	r3, #3
 800c8f4:	75fb      	strb	r3, [r7, #23]
 800c8f6:	e02c      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c8f8:	2303      	movs	r3, #3
 800c8fa:	75fb      	strb	r3, [r7, #23]
 800c8fc:	e029      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c904:	2b02      	cmp	r3, #2
 800c906:	d120      	bne.n	800c94a <USBH_ParseEPDesc+0x1bc>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	78db      	ldrb	r3, [r3, #3]
 800c90c:	f003 0303 	and.w	r3, r3, #3
 800c910:	2b00      	cmp	r3, #0
 800c912:	d106      	bne.n	800c922 <USBH_ParseEPDesc+0x194>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	889b      	ldrh	r3, [r3, #4]
 800c918:	2b08      	cmp	r3, #8
 800c91a:	d01a      	beq.n	800c952 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c91c:	2303      	movs	r3, #3
 800c91e:	75fb      	strb	r3, [r7, #23]
 800c920:	e017      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	78db      	ldrb	r3, [r3, #3]
 800c926:	f003 0303 	and.w	r3, r3, #3
 800c92a:	2b03      	cmp	r3, #3
 800c92c:	d10a      	bne.n	800c944 <USBH_ParseEPDesc+0x1b6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	799b      	ldrb	r3, [r3, #6]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d003      	beq.n	800c93e <USBH_ParseEPDesc+0x1b0>
 800c936:	68bb      	ldr	r3, [r7, #8]
 800c938:	889b      	ldrh	r3, [r3, #4]
 800c93a:	2b08      	cmp	r3, #8
 800c93c:	d909      	bls.n	800c952 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800c93e:	2303      	movs	r3, #3
 800c940:	75fb      	strb	r3, [r7, #23]
 800c942:	e006      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c944:	2303      	movs	r3, #3
 800c946:	75fb      	strb	r3, [r7, #23]
 800c948:	e003      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c94a:	2303      	movs	r3, #3
 800c94c:	75fb      	strb	r3, [r7, #23]
 800c94e:	e000      	b.n	800c952 <USBH_ParseEPDesc+0x1c4>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c950:	bf00      	nop
  }

  return status;
 800c952:	7dfb      	ldrb	r3, [r7, #23]
}
 800c954:	4618      	mov	r0, r3
 800c956:	371c      	adds	r7, #28
 800c958:	46bd      	mov	sp, r7
 800c95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95e:	4770      	bx	lr

0800c960 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c960:	b480      	push	{r7}
 800c962:	b087      	sub	sp, #28
 800c964:	af00      	add	r7, sp, #0
 800c966:	60f8      	str	r0, [r7, #12]
 800c968:	60b9      	str	r1, [r7, #8]
 800c96a:	4613      	mov	r3, r2
 800c96c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	3301      	adds	r3, #1
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	2b03      	cmp	r3, #3
 800c976:	d120      	bne.n	800c9ba <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	1e9a      	subs	r2, r3, #2
 800c97e:	88fb      	ldrh	r3, [r7, #6]
 800c980:	4293      	cmp	r3, r2
 800c982:	bf28      	it	cs
 800c984:	4613      	movcs	r3, r2
 800c986:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	3302      	adds	r3, #2
 800c98c:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c98e:	2300      	movs	r3, #0
 800c990:	82fb      	strh	r3, [r7, #22]
 800c992:	e00b      	b.n	800c9ac <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c994:	8afb      	ldrh	r3, [r7, #22]
 800c996:	68fa      	ldr	r2, [r7, #12]
 800c998:	4413      	add	r3, r2
 800c99a:	781a      	ldrb	r2, [r3, #0]
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	3301      	adds	r3, #1
 800c9a4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c9a6:	8afb      	ldrh	r3, [r7, #22]
 800c9a8:	3302      	adds	r3, #2
 800c9aa:	82fb      	strh	r3, [r7, #22]
 800c9ac:	8afa      	ldrh	r2, [r7, #22]
 800c9ae:	8abb      	ldrh	r3, [r7, #20]
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d3ef      	bcc.n	800c994 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	701a      	strb	r2, [r3, #0]
  }
}
 800c9ba:	bf00      	nop
 800c9bc:	371c      	adds	r7, #28
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c9c6:	b480      	push	{r7}
 800c9c8:	b085      	sub	sp, #20
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
 800c9ce:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	881a      	ldrh	r2, [r3, #0]
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	b29b      	uxth	r3, r3
 800c9da:	4413      	add	r3, r2
 800c9dc:	b29a      	uxth	r2, r3
 800c9de:	683b      	ldr	r3, [r7, #0]
 800c9e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	781b      	ldrb	r3, [r3, #0]
 800c9e6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	4413      	add	r3, r2
 800c9ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c9ee:	68fb      	ldr	r3, [r7, #12]
}
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	3714      	adds	r7, #20
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fa:	4770      	bx	lr

0800c9fc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b086      	sub	sp, #24
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	60f8      	str	r0, [r7, #12]
 800ca04:	60b9      	str	r1, [r7, #8]
 800ca06:	4613      	mov	r3, r2
 800ca08:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	789b      	ldrb	r3, [r3, #2]
 800ca12:	2b01      	cmp	r3, #1
 800ca14:	d002      	beq.n	800ca1c <USBH_CtlReq+0x20>
 800ca16:	2b02      	cmp	r3, #2
 800ca18:	d00f      	beq.n	800ca3a <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800ca1a:	e027      	b.n	800ca6c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	68ba      	ldr	r2, [r7, #8]
 800ca20:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	88fa      	ldrh	r2, [r7, #6]
 800ca26:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	2201      	movs	r2, #1
 800ca2c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	2202      	movs	r2, #2
 800ca32:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800ca34:	2301      	movs	r3, #1
 800ca36:	75fb      	strb	r3, [r7, #23]
      break;
 800ca38:	e018      	b.n	800ca6c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800ca3a:	68f8      	ldr	r0, [r7, #12]
 800ca3c:	f000 f81c 	bl	800ca78 <USBH_HandleControl>
 800ca40:	4603      	mov	r3, r0
 800ca42:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ca44:	7dfb      	ldrb	r3, [r7, #23]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d002      	beq.n	800ca50 <USBH_CtlReq+0x54>
 800ca4a:	7dfb      	ldrb	r3, [r7, #23]
 800ca4c:	2b03      	cmp	r3, #3
 800ca4e:	d106      	bne.n	800ca5e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	2201      	movs	r2, #1
 800ca54:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	2200      	movs	r2, #0
 800ca5a:	761a      	strb	r2, [r3, #24]
      break;
 800ca5c:	e005      	b.n	800ca6a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800ca5e:	7dfb      	ldrb	r3, [r7, #23]
 800ca60:	2b02      	cmp	r3, #2
 800ca62:	d102      	bne.n	800ca6a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	2201      	movs	r2, #1
 800ca68:	709a      	strb	r2, [r3, #2]
      break;
 800ca6a:	bf00      	nop
  }
  return status;
 800ca6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca6e:	4618      	mov	r0, r3
 800ca70:	3718      	adds	r7, #24
 800ca72:	46bd      	mov	sp, r7
 800ca74:	bd80      	pop	{r7, pc}
	...

0800ca78 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b086      	sub	sp, #24
 800ca7c:	af02      	add	r7, sp, #8
 800ca7e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ca80:	2301      	movs	r3, #1
 800ca82:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ca84:	2300      	movs	r3, #0
 800ca86:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	7e1b      	ldrb	r3, [r3, #24]
 800ca8c:	3b01      	subs	r3, #1
 800ca8e:	2b0a      	cmp	r3, #10
 800ca90:	f200 8156 	bhi.w	800cd40 <USBH_HandleControl+0x2c8>
 800ca94:	a201      	add	r2, pc, #4	; (adr r2, 800ca9c <USBH_HandleControl+0x24>)
 800ca96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca9a:	bf00      	nop
 800ca9c:	0800cac9 	.word	0x0800cac9
 800caa0:	0800cae3 	.word	0x0800cae3
 800caa4:	0800cb4d 	.word	0x0800cb4d
 800caa8:	0800cb73 	.word	0x0800cb73
 800caac:	0800cbab 	.word	0x0800cbab
 800cab0:	0800cbd5 	.word	0x0800cbd5
 800cab4:	0800cc27 	.word	0x0800cc27
 800cab8:	0800cc49 	.word	0x0800cc49
 800cabc:	0800cc85 	.word	0x0800cc85
 800cac0:	0800ccab 	.word	0x0800ccab
 800cac4:	0800cce9 	.word	0x0800cce9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f103 0110 	add.w	r1, r3, #16
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	795b      	ldrb	r3, [r3, #5]
 800cad2:	461a      	mov	r2, r3
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f000 f943 	bl	800cd60 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2202      	movs	r2, #2
 800cade:	761a      	strb	r2, [r3, #24]
      break;
 800cae0:	e139      	b.n	800cd56 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	795b      	ldrb	r3, [r3, #5]
 800cae6:	4619      	mov	r1, r3
 800cae8:	6878      	ldr	r0, [r7, #4]
 800caea:	f000 fcc5 	bl	800d478 <USBH_LL_GetURBState>
 800caee:	4603      	mov	r3, r0
 800caf0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800caf2:	7bbb      	ldrb	r3, [r7, #14]
 800caf4:	2b01      	cmp	r3, #1
 800caf6:	d11e      	bne.n	800cb36 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	7c1b      	ldrb	r3, [r3, #16]
 800cafc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cb00:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	8adb      	ldrh	r3, [r3, #22]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d00a      	beq.n	800cb20 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800cb0a:	7b7b      	ldrb	r3, [r7, #13]
 800cb0c:	2b80      	cmp	r3, #128	; 0x80
 800cb0e:	d103      	bne.n	800cb18 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2203      	movs	r2, #3
 800cb14:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cb16:	e115      	b.n	800cd44 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	2205      	movs	r2, #5
 800cb1c:	761a      	strb	r2, [r3, #24]
      break;
 800cb1e:	e111      	b.n	800cd44 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800cb20:	7b7b      	ldrb	r3, [r7, #13]
 800cb22:	2b80      	cmp	r3, #128	; 0x80
 800cb24:	d103      	bne.n	800cb2e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2209      	movs	r2, #9
 800cb2a:	761a      	strb	r2, [r3, #24]
      break;
 800cb2c:	e10a      	b.n	800cd44 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2207      	movs	r2, #7
 800cb32:	761a      	strb	r2, [r3, #24]
      break;
 800cb34:	e106      	b.n	800cd44 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800cb36:	7bbb      	ldrb	r3, [r7, #14]
 800cb38:	2b04      	cmp	r3, #4
 800cb3a:	d003      	beq.n	800cb44 <USBH_HandleControl+0xcc>
 800cb3c:	7bbb      	ldrb	r3, [r7, #14]
 800cb3e:	2b02      	cmp	r3, #2
 800cb40:	f040 8100 	bne.w	800cd44 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	220b      	movs	r2, #11
 800cb48:	761a      	strb	r2, [r3, #24]
      break;
 800cb4a:	e0fb      	b.n	800cd44 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cb52:	b29a      	uxth	r2, r3
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	6899      	ldr	r1, [r3, #8]
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	899a      	ldrh	r2, [r3, #12]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	791b      	ldrb	r3, [r3, #4]
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 f93a 	bl	800cdde <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2204      	movs	r2, #4
 800cb6e:	761a      	strb	r2, [r3, #24]
      break;
 800cb70:	e0f1      	b.n	800cd56 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	791b      	ldrb	r3, [r3, #4]
 800cb76:	4619      	mov	r1, r3
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	f000 fc7d 	bl	800d478 <USBH_LL_GetURBState>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800cb82:	7bbb      	ldrb	r3, [r7, #14]
 800cb84:	2b01      	cmp	r3, #1
 800cb86:	d102      	bne.n	800cb8e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2209      	movs	r2, #9
 800cb8c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800cb8e:	7bbb      	ldrb	r3, [r7, #14]
 800cb90:	2b05      	cmp	r3, #5
 800cb92:	d102      	bne.n	800cb9a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800cb94:	2303      	movs	r3, #3
 800cb96:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cb98:	e0d6      	b.n	800cd48 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800cb9a:	7bbb      	ldrb	r3, [r7, #14]
 800cb9c:	2b04      	cmp	r3, #4
 800cb9e:	f040 80d3 	bne.w	800cd48 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	220b      	movs	r2, #11
 800cba6:	761a      	strb	r2, [r3, #24]
      break;
 800cba8:	e0ce      	b.n	800cd48 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	6899      	ldr	r1, [r3, #8]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	899a      	ldrh	r2, [r3, #12]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	795b      	ldrb	r3, [r3, #5]
 800cbb6:	2001      	movs	r0, #1
 800cbb8:	9000      	str	r0, [sp, #0]
 800cbba:	6878      	ldr	r0, [r7, #4]
 800cbbc:	f000 f8ea 	bl	800cd94 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cbc6:	b29a      	uxth	r2, r3
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2206      	movs	r2, #6
 800cbd0:	761a      	strb	r2, [r3, #24]
      break;
 800cbd2:	e0c0      	b.n	800cd56 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	795b      	ldrb	r3, [r3, #5]
 800cbd8:	4619      	mov	r1, r3
 800cbda:	6878      	ldr	r0, [r7, #4]
 800cbdc:	f000 fc4c 	bl	800d478 <USBH_LL_GetURBState>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800cbe4:	7bbb      	ldrb	r3, [r7, #14]
 800cbe6:	2b01      	cmp	r3, #1
 800cbe8:	d103      	bne.n	800cbf2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2207      	movs	r2, #7
 800cbee:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cbf0:	e0ac      	b.n	800cd4c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800cbf2:	7bbb      	ldrb	r3, [r7, #14]
 800cbf4:	2b05      	cmp	r3, #5
 800cbf6:	d105      	bne.n	800cc04 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	220c      	movs	r2, #12
 800cbfc:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800cbfe:	2303      	movs	r3, #3
 800cc00:	73fb      	strb	r3, [r7, #15]
      break;
 800cc02:	e0a3      	b.n	800cd4c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cc04:	7bbb      	ldrb	r3, [r7, #14]
 800cc06:	2b02      	cmp	r3, #2
 800cc08:	d103      	bne.n	800cc12 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2205      	movs	r2, #5
 800cc0e:	761a      	strb	r2, [r3, #24]
      break;
 800cc10:	e09c      	b.n	800cd4c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800cc12:	7bbb      	ldrb	r3, [r7, #14]
 800cc14:	2b04      	cmp	r3, #4
 800cc16:	f040 8099 	bne.w	800cd4c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	220b      	movs	r2, #11
 800cc1e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800cc20:	2302      	movs	r3, #2
 800cc22:	73fb      	strb	r3, [r7, #15]
      break;
 800cc24:	e092      	b.n	800cd4c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	791b      	ldrb	r3, [r3, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	2100      	movs	r1, #0
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f000 f8d5 	bl	800cdde <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cc3a:	b29a      	uxth	r2, r3
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2208      	movs	r2, #8
 800cc44:	761a      	strb	r2, [r3, #24]

      break;
 800cc46:	e086      	b.n	800cd56 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	791b      	ldrb	r3, [r3, #4]
 800cc4c:	4619      	mov	r1, r3
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f000 fc12 	bl	800d478 <USBH_LL_GetURBState>
 800cc54:	4603      	mov	r3, r0
 800cc56:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800cc58:	7bbb      	ldrb	r3, [r7, #14]
 800cc5a:	2b01      	cmp	r3, #1
 800cc5c:	d105      	bne.n	800cc6a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	220d      	movs	r2, #13
 800cc62:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800cc64:	2300      	movs	r3, #0
 800cc66:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800cc68:	e072      	b.n	800cd50 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800cc6a:	7bbb      	ldrb	r3, [r7, #14]
 800cc6c:	2b04      	cmp	r3, #4
 800cc6e:	d103      	bne.n	800cc78 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	220b      	movs	r2, #11
 800cc74:	761a      	strb	r2, [r3, #24]
      break;
 800cc76:	e06b      	b.n	800cd50 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800cc78:	7bbb      	ldrb	r3, [r7, #14]
 800cc7a:	2b05      	cmp	r3, #5
 800cc7c:	d168      	bne.n	800cd50 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800cc7e:	2303      	movs	r3, #3
 800cc80:	73fb      	strb	r3, [r7, #15]
      break;
 800cc82:	e065      	b.n	800cd50 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	795b      	ldrb	r3, [r3, #5]
 800cc88:	2201      	movs	r2, #1
 800cc8a:	9200      	str	r2, [sp, #0]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	2100      	movs	r1, #0
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f000 f87f 	bl	800cd94 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800cc9c:	b29a      	uxth	r2, r3
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	220a      	movs	r2, #10
 800cca6:	761a      	strb	r2, [r3, #24]
      break;
 800cca8:	e055      	b.n	800cd56 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	795b      	ldrb	r3, [r3, #5]
 800ccae:	4619      	mov	r1, r3
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f000 fbe1 	bl	800d478 <USBH_LL_GetURBState>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ccba:	7bbb      	ldrb	r3, [r7, #14]
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d105      	bne.n	800cccc <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	220d      	movs	r2, #13
 800ccc8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ccca:	e043      	b.n	800cd54 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cccc:	7bbb      	ldrb	r3, [r7, #14]
 800ccce:	2b02      	cmp	r3, #2
 800ccd0:	d103      	bne.n	800ccda <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2209      	movs	r2, #9
 800ccd6:	761a      	strb	r2, [r3, #24]
      break;
 800ccd8:	e03c      	b.n	800cd54 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800ccda:	7bbb      	ldrb	r3, [r7, #14]
 800ccdc:	2b04      	cmp	r3, #4
 800ccde:	d139      	bne.n	800cd54 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	220b      	movs	r2, #11
 800cce4:	761a      	strb	r2, [r3, #24]
      break;
 800cce6:	e035      	b.n	800cd54 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	7e5b      	ldrb	r3, [r3, #25]
 800ccec:	3301      	adds	r3, #1
 800ccee:	b2da      	uxtb	r2, r3
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	765a      	strb	r2, [r3, #25]
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	7e5b      	ldrb	r3, [r3, #25]
 800ccf8:	2b02      	cmp	r3, #2
 800ccfa:	d806      	bhi.n	800cd0a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2201      	movs	r2, #1
 800cd00:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2201      	movs	r2, #1
 800cd06:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800cd08:	e025      	b.n	800cd56 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cd10:	2106      	movs	r1, #6
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2200      	movs	r2, #0
 800cd1a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	795b      	ldrb	r3, [r3, #5]
 800cd20:	4619      	mov	r1, r3
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f000 f90c 	bl	800cf40 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	791b      	ldrb	r3, [r3, #4]
 800cd2c:	4619      	mov	r1, r3
 800cd2e:	6878      	ldr	r0, [r7, #4]
 800cd30:	f000 f906 	bl	800cf40 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	2200      	movs	r2, #0
 800cd38:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800cd3a:	2302      	movs	r3, #2
 800cd3c:	73fb      	strb	r3, [r7, #15]
      break;
 800cd3e:	e00a      	b.n	800cd56 <USBH_HandleControl+0x2de>

    default:
      break;
 800cd40:	bf00      	nop
 800cd42:	e008      	b.n	800cd56 <USBH_HandleControl+0x2de>
      break;
 800cd44:	bf00      	nop
 800cd46:	e006      	b.n	800cd56 <USBH_HandleControl+0x2de>
      break;
 800cd48:	bf00      	nop
 800cd4a:	e004      	b.n	800cd56 <USBH_HandleControl+0x2de>
      break;
 800cd4c:	bf00      	nop
 800cd4e:	e002      	b.n	800cd56 <USBH_HandleControl+0x2de>
      break;
 800cd50:	bf00      	nop
 800cd52:	e000      	b.n	800cd56 <USBH_HandleControl+0x2de>
      break;
 800cd54:	bf00      	nop
  }

  return status;
 800cd56:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	3710      	adds	r7, #16
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b088      	sub	sp, #32
 800cd64:	af04      	add	r7, sp, #16
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	4613      	mov	r3, r2
 800cd6c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cd6e:	79f9      	ldrb	r1, [r7, #7]
 800cd70:	2300      	movs	r3, #0
 800cd72:	9303      	str	r3, [sp, #12]
 800cd74:	2308      	movs	r3, #8
 800cd76:	9302      	str	r3, [sp, #8]
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	9301      	str	r3, [sp, #4]
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	9300      	str	r3, [sp, #0]
 800cd80:	2300      	movs	r3, #0
 800cd82:	2200      	movs	r2, #0
 800cd84:	68f8      	ldr	r0, [r7, #12]
 800cd86:	f000 fb46 	bl	800d416 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cd8a:	2300      	movs	r3, #0
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3710      	adds	r7, #16
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}

0800cd94 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b088      	sub	sp, #32
 800cd98:	af04      	add	r7, sp, #16
 800cd9a:	60f8      	str	r0, [r7, #12]
 800cd9c:	60b9      	str	r1, [r7, #8]
 800cd9e:	4611      	mov	r1, r2
 800cda0:	461a      	mov	r2, r3
 800cda2:	460b      	mov	r3, r1
 800cda4:	80fb      	strh	r3, [r7, #6]
 800cda6:	4613      	mov	r3, r2
 800cda8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d001      	beq.n	800cdb8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cdb8:	7979      	ldrb	r1, [r7, #5]
 800cdba:	7e3b      	ldrb	r3, [r7, #24]
 800cdbc:	9303      	str	r3, [sp, #12]
 800cdbe:	88fb      	ldrh	r3, [r7, #6]
 800cdc0:	9302      	str	r3, [sp, #8]
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	9301      	str	r3, [sp, #4]
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	9300      	str	r3, [sp, #0]
 800cdca:	2300      	movs	r3, #0
 800cdcc:	2200      	movs	r2, #0
 800cdce:	68f8      	ldr	r0, [r7, #12]
 800cdd0:	f000 fb21 	bl	800d416 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cdd4:	2300      	movs	r3, #0
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3710      	adds	r7, #16
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}

0800cdde <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800cdde:	b580      	push	{r7, lr}
 800cde0:	b088      	sub	sp, #32
 800cde2:	af04      	add	r7, sp, #16
 800cde4:	60f8      	str	r0, [r7, #12]
 800cde6:	60b9      	str	r1, [r7, #8]
 800cde8:	4611      	mov	r1, r2
 800cdea:	461a      	mov	r2, r3
 800cdec:	460b      	mov	r3, r1
 800cdee:	80fb      	strh	r3, [r7, #6]
 800cdf0:	4613      	mov	r3, r2
 800cdf2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cdf4:	7979      	ldrb	r1, [r7, #5]
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	9303      	str	r3, [sp, #12]
 800cdfa:	88fb      	ldrh	r3, [r7, #6]
 800cdfc:	9302      	str	r3, [sp, #8]
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	9301      	str	r3, [sp, #4]
 800ce02:	2301      	movs	r3, #1
 800ce04:	9300      	str	r3, [sp, #0]
 800ce06:	2300      	movs	r3, #0
 800ce08:	2201      	movs	r2, #1
 800ce0a:	68f8      	ldr	r0, [r7, #12]
 800ce0c:	f000 fb03 	bl	800d416 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ce10:	2300      	movs	r3, #0

}
 800ce12:	4618      	mov	r0, r3
 800ce14:	3710      	adds	r7, #16
 800ce16:	46bd      	mov	sp, r7
 800ce18:	bd80      	pop	{r7, pc}

0800ce1a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800ce1a:	b580      	push	{r7, lr}
 800ce1c:	b088      	sub	sp, #32
 800ce1e:	af04      	add	r7, sp, #16
 800ce20:	60f8      	str	r0, [r7, #12]
 800ce22:	60b9      	str	r1, [r7, #8]
 800ce24:	4611      	mov	r1, r2
 800ce26:	461a      	mov	r2, r3
 800ce28:	460b      	mov	r3, r1
 800ce2a:	80fb      	strh	r3, [r7, #6]
 800ce2c:	4613      	mov	r3, r2
 800ce2e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d001      	beq.n	800ce3e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ce3e:	7979      	ldrb	r1, [r7, #5]
 800ce40:	7e3b      	ldrb	r3, [r7, #24]
 800ce42:	9303      	str	r3, [sp, #12]
 800ce44:	88fb      	ldrh	r3, [r7, #6]
 800ce46:	9302      	str	r3, [sp, #8]
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	9301      	str	r3, [sp, #4]
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	9300      	str	r3, [sp, #0]
 800ce50:	2302      	movs	r3, #2
 800ce52:	2200      	movs	r2, #0
 800ce54:	68f8      	ldr	r0, [r7, #12]
 800ce56:	f000 fade 	bl	800d416 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ce5a:	2300      	movs	r3, #0
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	3710      	adds	r7, #16
 800ce60:	46bd      	mov	sp, r7
 800ce62:	bd80      	pop	{r7, pc}

0800ce64 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b088      	sub	sp, #32
 800ce68:	af04      	add	r7, sp, #16
 800ce6a:	60f8      	str	r0, [r7, #12]
 800ce6c:	60b9      	str	r1, [r7, #8]
 800ce6e:	4611      	mov	r1, r2
 800ce70:	461a      	mov	r2, r3
 800ce72:	460b      	mov	r3, r1
 800ce74:	80fb      	strh	r3, [r7, #6]
 800ce76:	4613      	mov	r3, r2
 800ce78:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ce7a:	7979      	ldrb	r1, [r7, #5]
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	9303      	str	r3, [sp, #12]
 800ce80:	88fb      	ldrh	r3, [r7, #6]
 800ce82:	9302      	str	r3, [sp, #8]
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	9301      	str	r3, [sp, #4]
 800ce88:	2301      	movs	r3, #1
 800ce8a:	9300      	str	r3, [sp, #0]
 800ce8c:	2302      	movs	r3, #2
 800ce8e:	2201      	movs	r2, #1
 800ce90:	68f8      	ldr	r0, [r7, #12]
 800ce92:	f000 fac0 	bl	800d416 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ce96:	2300      	movs	r3, #0
}
 800ce98:	4618      	mov	r0, r3
 800ce9a:	3710      	adds	r7, #16
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	bd80      	pop	{r7, pc}

0800cea0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b086      	sub	sp, #24
 800cea4:	af04      	add	r7, sp, #16
 800cea6:	6078      	str	r0, [r7, #4]
 800cea8:	4608      	mov	r0, r1
 800ceaa:	4611      	mov	r1, r2
 800ceac:	461a      	mov	r2, r3
 800ceae:	4603      	mov	r3, r0
 800ceb0:	70fb      	strb	r3, [r7, #3]
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	70bb      	strb	r3, [r7, #2]
 800ceb6:	4613      	mov	r3, r2
 800ceb8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ceba:	7878      	ldrb	r0, [r7, #1]
 800cebc:	78ba      	ldrb	r2, [r7, #2]
 800cebe:	78f9      	ldrb	r1, [r7, #3]
 800cec0:	8b3b      	ldrh	r3, [r7, #24]
 800cec2:	9302      	str	r3, [sp, #8]
 800cec4:	7d3b      	ldrb	r3, [r7, #20]
 800cec6:	9301      	str	r3, [sp, #4]
 800cec8:	7c3b      	ldrb	r3, [r7, #16]
 800ceca:	9300      	str	r3, [sp, #0]
 800cecc:	4603      	mov	r3, r0
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f000 fa53 	bl	800d37a <USBH_LL_OpenPipe>

  return USBH_OK;
 800ced4:	2300      	movs	r3, #0
}
 800ced6:	4618      	mov	r0, r3
 800ced8:	3708      	adds	r7, #8
 800ceda:	46bd      	mov	sp, r7
 800cedc:	bd80      	pop	{r7, pc}

0800cede <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800cede:	b580      	push	{r7, lr}
 800cee0:	b082      	sub	sp, #8
 800cee2:	af00      	add	r7, sp, #0
 800cee4:	6078      	str	r0, [r7, #4]
 800cee6:	460b      	mov	r3, r1
 800cee8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ceea:	78fb      	ldrb	r3, [r7, #3]
 800ceec:	4619      	mov	r1, r3
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f000 fa72 	bl	800d3d8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800cef4:	2300      	movs	r3, #0
}
 800cef6:	4618      	mov	r0, r3
 800cef8:	3708      	adds	r7, #8
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}

0800cefe <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800cefe:	b580      	push	{r7, lr}
 800cf00:	b084      	sub	sp, #16
 800cf02:	af00      	add	r7, sp, #0
 800cf04:	6078      	str	r0, [r7, #4]
 800cf06:	460b      	mov	r3, r1
 800cf08:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	f000 f836 	bl	800cf7c <USBH_GetFreePipe>
 800cf10:	4603      	mov	r3, r0
 800cf12:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800cf14:	89fb      	ldrh	r3, [r7, #14]
 800cf16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d00a      	beq.n	800cf34 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800cf1e:	78fa      	ldrb	r2, [r7, #3]
 800cf20:	89fb      	ldrh	r3, [r7, #14]
 800cf22:	f003 030f 	and.w	r3, r3, #15
 800cf26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cf2a:	6879      	ldr	r1, [r7, #4]
 800cf2c:	33e0      	adds	r3, #224	; 0xe0
 800cf2e:	009b      	lsls	r3, r3, #2
 800cf30:	440b      	add	r3, r1
 800cf32:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800cf34:	89fb      	ldrh	r3, [r7, #14]
 800cf36:	b2db      	uxtb	r3, r3
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3710      	adds	r7, #16
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}

0800cf40 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800cf40:	b480      	push	{r7}
 800cf42:	b083      	sub	sp, #12
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
 800cf48:	460b      	mov	r3, r1
 800cf4a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800cf4c:	78fb      	ldrb	r3, [r7, #3]
 800cf4e:	2b0f      	cmp	r3, #15
 800cf50:	d80d      	bhi.n	800cf6e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800cf52:	78fb      	ldrb	r3, [r7, #3]
 800cf54:	687a      	ldr	r2, [r7, #4]
 800cf56:	33e0      	adds	r3, #224	; 0xe0
 800cf58:	009b      	lsls	r3, r3, #2
 800cf5a:	4413      	add	r3, r2
 800cf5c:	685a      	ldr	r2, [r3, #4]
 800cf5e:	78fb      	ldrb	r3, [r7, #3]
 800cf60:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cf64:	6879      	ldr	r1, [r7, #4]
 800cf66:	33e0      	adds	r3, #224	; 0xe0
 800cf68:	009b      	lsls	r3, r3, #2
 800cf6a:	440b      	add	r3, r1
 800cf6c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800cf6e:	2300      	movs	r3, #0
}
 800cf70:	4618      	mov	r0, r3
 800cf72:	370c      	adds	r7, #12
 800cf74:	46bd      	mov	sp, r7
 800cf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7a:	4770      	bx	lr

0800cf7c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800cf7c:	b480      	push	{r7}
 800cf7e:	b085      	sub	sp, #20
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800cf84:	2300      	movs	r3, #0
 800cf86:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800cf88:	2300      	movs	r3, #0
 800cf8a:	73fb      	strb	r3, [r7, #15]
 800cf8c:	e00f      	b.n	800cfae <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800cf8e:	7bfb      	ldrb	r3, [r7, #15]
 800cf90:	687a      	ldr	r2, [r7, #4]
 800cf92:	33e0      	adds	r3, #224	; 0xe0
 800cf94:	009b      	lsls	r3, r3, #2
 800cf96:	4413      	add	r3, r2
 800cf98:	685b      	ldr	r3, [r3, #4]
 800cf9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d102      	bne.n	800cfa8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800cfa2:	7bfb      	ldrb	r3, [r7, #15]
 800cfa4:	b29b      	uxth	r3, r3
 800cfa6:	e007      	b.n	800cfb8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800cfa8:	7bfb      	ldrb	r3, [r7, #15]
 800cfaa:	3301      	adds	r3, #1
 800cfac:	73fb      	strb	r3, [r7, #15]
 800cfae:	7bfb      	ldrb	r3, [r7, #15]
 800cfb0:	2b0f      	cmp	r3, #15
 800cfb2:	d9ec      	bls.n	800cf8e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800cfb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	3714      	adds	r7, #20
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr

0800cfc4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800cfc8:	2201      	movs	r2, #1
 800cfca:	490e      	ldr	r1, [pc, #56]	; (800d004 <MX_USB_HOST_Init+0x40>)
 800cfcc:	480e      	ldr	r0, [pc, #56]	; (800d008 <MX_USB_HOST_Init+0x44>)
 800cfce:	f7fe fb05 	bl	800b5dc <USBH_Init>
 800cfd2:	4603      	mov	r3, r0
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d001      	beq.n	800cfdc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800cfd8:	f7f4 fdc8 	bl	8001b6c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800cfdc:	490b      	ldr	r1, [pc, #44]	; (800d00c <MX_USB_HOST_Init+0x48>)
 800cfde:	480a      	ldr	r0, [pc, #40]	; (800d008 <MX_USB_HOST_Init+0x44>)
 800cfe0:	f7fe fba9 	bl	800b736 <USBH_RegisterClass>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d001      	beq.n	800cfee <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800cfea:	f7f4 fdbf 	bl	8001b6c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800cfee:	4806      	ldr	r0, [pc, #24]	; (800d008 <MX_USB_HOST_Init+0x44>)
 800cff0:	f7fe fc2d 	bl	800b84e <USBH_Start>
 800cff4:	4603      	mov	r3, r0
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d001      	beq.n	800cffe <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800cffa:	f7f4 fdb7 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800cffe:	bf00      	nop
 800d000:	bd80      	pop	{r7, pc}
 800d002:	bf00      	nop
 800d004:	0800d025 	.word	0x0800d025
 800d008:	200008c4 	.word	0x200008c4
 800d00c:	2000000c 	.word	0x2000000c

0800d010 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800d014:	4802      	ldr	r0, [pc, #8]	; (800d020 <MX_USB_HOST_Process+0x10>)
 800d016:	f7fe fc2b 	bl	800b870 <USBH_Process>
}
 800d01a:	bf00      	nop
 800d01c:	bd80      	pop	{r7, pc}
 800d01e:	bf00      	nop
 800d020:	200008c4 	.word	0x200008c4

0800d024 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d024:	b480      	push	{r7}
 800d026:	b083      	sub	sp, #12
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
 800d02c:	460b      	mov	r3, r1
 800d02e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d030:	78fb      	ldrb	r3, [r7, #3]
 800d032:	3b01      	subs	r3, #1
 800d034:	2b04      	cmp	r3, #4
 800d036:	d819      	bhi.n	800d06c <USBH_UserProcess+0x48>
 800d038:	a201      	add	r2, pc, #4	; (adr r2, 800d040 <USBH_UserProcess+0x1c>)
 800d03a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d03e:	bf00      	nop
 800d040:	0800d06d 	.word	0x0800d06d
 800d044:	0800d05d 	.word	0x0800d05d
 800d048:	0800d06d 	.word	0x0800d06d
 800d04c:	0800d065 	.word	0x0800d065
 800d050:	0800d055 	.word	0x0800d055
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d054:	4b09      	ldr	r3, [pc, #36]	; (800d07c <USBH_UserProcess+0x58>)
 800d056:	2203      	movs	r2, #3
 800d058:	701a      	strb	r2, [r3, #0]
  break;
 800d05a:	e008      	b.n	800d06e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d05c:	4b07      	ldr	r3, [pc, #28]	; (800d07c <USBH_UserProcess+0x58>)
 800d05e:	2202      	movs	r2, #2
 800d060:	701a      	strb	r2, [r3, #0]
  break;
 800d062:	e004      	b.n	800d06e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d064:	4b05      	ldr	r3, [pc, #20]	; (800d07c <USBH_UserProcess+0x58>)
 800d066:	2201      	movs	r2, #1
 800d068:	701a      	strb	r2, [r3, #0]
  break;
 800d06a:	e000      	b.n	800d06e <USBH_UserProcess+0x4a>

  default:
  break;
 800d06c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d06e:	bf00      	nop
 800d070:	370c      	adds	r7, #12
 800d072:	46bd      	mov	sp, r7
 800d074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d078:	4770      	bx	lr
 800d07a:	bf00      	nop
 800d07c:	20000c9c 	.word	0x20000c9c

0800d080 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b08a      	sub	sp, #40	; 0x28
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d088:	f107 0314 	add.w	r3, r7, #20
 800d08c:	2200      	movs	r2, #0
 800d08e:	601a      	str	r2, [r3, #0]
 800d090:	605a      	str	r2, [r3, #4]
 800d092:	609a      	str	r2, [r3, #8]
 800d094:	60da      	str	r2, [r3, #12]
 800d096:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d0a0:	d147      	bne.n	800d132 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	613b      	str	r3, [r7, #16]
 800d0a6:	4b25      	ldr	r3, [pc, #148]	; (800d13c <HAL_HCD_MspInit+0xbc>)
 800d0a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0aa:	4a24      	ldr	r2, [pc, #144]	; (800d13c <HAL_HCD_MspInit+0xbc>)
 800d0ac:	f043 0301 	orr.w	r3, r3, #1
 800d0b0:	6313      	str	r3, [r2, #48]	; 0x30
 800d0b2:	4b22      	ldr	r3, [pc, #136]	; (800d13c <HAL_HCD_MspInit+0xbc>)
 800d0b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0b6:	f003 0301 	and.w	r3, r3, #1
 800d0ba:	613b      	str	r3, [r7, #16]
 800d0bc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d0be:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d0c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d0cc:	f107 0314 	add.w	r3, r7, #20
 800d0d0:	4619      	mov	r1, r3
 800d0d2:	481b      	ldr	r0, [pc, #108]	; (800d140 <HAL_HCD_MspInit+0xc0>)
 800d0d4:	f7f5 feb4 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d0d8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800d0dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0de:	2302      	movs	r3, #2
 800d0e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d0ea:	230a      	movs	r3, #10
 800d0ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d0ee:	f107 0314 	add.w	r3, r7, #20
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	4812      	ldr	r0, [pc, #72]	; (800d140 <HAL_HCD_MspInit+0xc0>)
 800d0f6:	f7f5 fea3 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d0fa:	4b10      	ldr	r3, [pc, #64]	; (800d13c <HAL_HCD_MspInit+0xbc>)
 800d0fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0fe:	4a0f      	ldr	r2, [pc, #60]	; (800d13c <HAL_HCD_MspInit+0xbc>)
 800d100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d104:	6353      	str	r3, [r2, #52]	; 0x34
 800d106:	2300      	movs	r3, #0
 800d108:	60fb      	str	r3, [r7, #12]
 800d10a:	4b0c      	ldr	r3, [pc, #48]	; (800d13c <HAL_HCD_MspInit+0xbc>)
 800d10c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d10e:	4a0b      	ldr	r2, [pc, #44]	; (800d13c <HAL_HCD_MspInit+0xbc>)
 800d110:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d114:	6453      	str	r3, [r2, #68]	; 0x44
 800d116:	4b09      	ldr	r3, [pc, #36]	; (800d13c <HAL_HCD_MspInit+0xbc>)
 800d118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d11a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d11e:	60fb      	str	r3, [r7, #12]
 800d120:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d122:	2200      	movs	r2, #0
 800d124:	2100      	movs	r1, #0
 800d126:	2043      	movs	r0, #67	; 0x43
 800d128:	f7f5 fa51 	bl	80025ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d12c:	2043      	movs	r0, #67	; 0x43
 800d12e:	f7f5 fa6a 	bl	8002606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d132:	bf00      	nop
 800d134:	3728      	adds	r7, #40	; 0x28
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	bf00      	nop
 800d13c:	40023800 	.word	0x40023800
 800d140:	40020000 	.word	0x40020000

0800d144 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b082      	sub	sp, #8
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800d152:	4618      	mov	r0, r3
 800d154:	f7fe ff6b 	bl	800c02e <USBH_LL_IncTimer>
}
 800d158:	bf00      	nop
 800d15a:	3708      	adds	r7, #8
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd80      	pop	{r7, pc}

0800d160 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b082      	sub	sp, #8
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800d16e:	4618      	mov	r0, r3
 800d170:	f7fe ffa3 	bl	800c0ba <USBH_LL_Connect>
}
 800d174:	bf00      	nop
 800d176:	3708      	adds	r7, #8
 800d178:	46bd      	mov	sp, r7
 800d17a:	bd80      	pop	{r7, pc}

0800d17c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b082      	sub	sp, #8
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800d18a:	4618      	mov	r0, r3
 800d18c:	f7fe ffac 	bl	800c0e8 <USBH_LL_Disconnect>
}
 800d190:	bf00      	nop
 800d192:	3708      	adds	r7, #8
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d198:	b480      	push	{r7}
 800d19a:	b083      	sub	sp, #12
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	70fb      	strb	r3, [r7, #3]
 800d1a4:	4613      	mov	r3, r2
 800d1a6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800d1a8:	bf00      	nop
 800d1aa:	370c      	adds	r7, #12
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b2:	4770      	bx	lr

0800d1b4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b082      	sub	sp, #8
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	f7fe ff5d 	bl	800c082 <USBH_LL_PortEnabled>
}
 800d1c8:	bf00      	nop
 800d1ca:	3708      	adds	r7, #8
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}

0800d1d0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b082      	sub	sp, #8
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800d1de:	4618      	mov	r0, r3
 800d1e0:	f7fe ff5d 	bl	800c09e <USBH_LL_PortDisabled>
}
 800d1e4:	bf00      	nop
 800d1e6:	3708      	adds	r7, #8
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	bd80      	pop	{r7, pc}

0800d1ec <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b082      	sub	sp, #8
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800d1fa:	2b01      	cmp	r3, #1
 800d1fc:	d12a      	bne.n	800d254 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d1fe:	4a18      	ldr	r2, [pc, #96]	; (800d260 <USBH_LL_Init+0x74>)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f8c2 33dc 	str.w	r3, [r2, #988]	; 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	4a15      	ldr	r2, [pc, #84]	; (800d260 <USBH_LL_Init+0x74>)
 800d20a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d20e:	4b14      	ldr	r3, [pc, #80]	; (800d260 <USBH_LL_Init+0x74>)
 800d210:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d214:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d216:	4b12      	ldr	r3, [pc, #72]	; (800d260 <USBH_LL_Init+0x74>)
 800d218:	2208      	movs	r2, #8
 800d21a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d21c:	4b10      	ldr	r3, [pc, #64]	; (800d260 <USBH_LL_Init+0x74>)
 800d21e:	2201      	movs	r2, #1
 800d220:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d222:	4b0f      	ldr	r3, [pc, #60]	; (800d260 <USBH_LL_Init+0x74>)
 800d224:	2200      	movs	r2, #0
 800d226:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d228:	4b0d      	ldr	r3, [pc, #52]	; (800d260 <USBH_LL_Init+0x74>)
 800d22a:	2202      	movs	r2, #2
 800d22c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d22e:	4b0c      	ldr	r3, [pc, #48]	; (800d260 <USBH_LL_Init+0x74>)
 800d230:	2200      	movs	r2, #0
 800d232:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d234:	480a      	ldr	r0, [pc, #40]	; (800d260 <USBH_LL_Init+0x74>)
 800d236:	f7f5 ffb8 	bl	80031aa <HAL_HCD_Init>
 800d23a:	4603      	mov	r3, r0
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d001      	beq.n	800d244 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d240:	f7f4 fc94 	bl	8001b6c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d244:	4806      	ldr	r0, [pc, #24]	; (800d260 <USBH_LL_Init+0x74>)
 800d246:	f7f6 fc19 	bl	8003a7c <HAL_HCD_GetCurrentFrame>
 800d24a:	4603      	mov	r3, r0
 800d24c:	4619      	mov	r1, r3
 800d24e:	6878      	ldr	r0, [r7, #4]
 800d250:	f7fe fede 	bl	800c010 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d254:	2300      	movs	r3, #0
}
 800d256:	4618      	mov	r0, r3
 800d258:	3708      	adds	r7, #8
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bd80      	pop	{r7, pc}
 800d25e:	bf00      	nop
 800d260:	20000ca0 	.word	0x20000ca0

0800d264 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b084      	sub	sp, #16
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d26c:	2300      	movs	r3, #0
 800d26e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d270:	2300      	movs	r3, #0
 800d272:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d27a:	4618      	mov	r0, r3
 800d27c:	f7f6 fb86 	bl	800398c <HAL_HCD_Start>
 800d280:	4603      	mov	r3, r0
 800d282:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d284:	7bfb      	ldrb	r3, [r7, #15]
 800d286:	4618      	mov	r0, r3
 800d288:	f000 f95e 	bl	800d548 <USBH_Get_USB_Status>
 800d28c:	4603      	mov	r3, r0
 800d28e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d290:	7bbb      	ldrb	r3, [r7, #14]
}
 800d292:	4618      	mov	r0, r3
 800d294:	3710      	adds	r7, #16
 800d296:	46bd      	mov	sp, r7
 800d298:	bd80      	pop	{r7, pc}

0800d29a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d29a:	b580      	push	{r7, lr}
 800d29c:	b084      	sub	sp, #16
 800d29e:	af00      	add	r7, sp, #0
 800d2a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7f6 fb8e 	bl	80039d2 <HAL_HCD_Stop>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d2ba:	7bfb      	ldrb	r3, [r7, #15]
 800d2bc:	4618      	mov	r0, r3
 800d2be:	f000 f943 	bl	800d548 <USBH_Get_USB_Status>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	3710      	adds	r7, #16
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	bd80      	pop	{r7, pc}

0800d2d0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b084      	sub	sp, #16
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d2d8:	2301      	movs	r3, #1
 800d2da:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f7f6 fbd8 	bl	8003a98 <HAL_HCD_GetCurrentSpeed>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	2b02      	cmp	r3, #2
 800d2ec:	d00c      	beq.n	800d308 <USBH_LL_GetSpeed+0x38>
 800d2ee:	2b02      	cmp	r3, #2
 800d2f0:	d80d      	bhi.n	800d30e <USBH_LL_GetSpeed+0x3e>
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d002      	beq.n	800d2fc <USBH_LL_GetSpeed+0x2c>
 800d2f6:	2b01      	cmp	r3, #1
 800d2f8:	d003      	beq.n	800d302 <USBH_LL_GetSpeed+0x32>
 800d2fa:	e008      	b.n	800d30e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	73fb      	strb	r3, [r7, #15]
    break;
 800d300:	e008      	b.n	800d314 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d302:	2301      	movs	r3, #1
 800d304:	73fb      	strb	r3, [r7, #15]
    break;
 800d306:	e005      	b.n	800d314 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d308:	2302      	movs	r3, #2
 800d30a:	73fb      	strb	r3, [r7, #15]
    break;
 800d30c:	e002      	b.n	800d314 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d30e:	2301      	movs	r3, #1
 800d310:	73fb      	strb	r3, [r7, #15]
    break;
 800d312:	bf00      	nop
  }
  return  speed;
 800d314:	7bfb      	ldrb	r3, [r7, #15]
}
 800d316:	4618      	mov	r0, r3
 800d318:	3710      	adds	r7, #16
 800d31a:	46bd      	mov	sp, r7
 800d31c:	bd80      	pop	{r7, pc}

0800d31e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d31e:	b580      	push	{r7, lr}
 800d320:	b084      	sub	sp, #16
 800d322:	af00      	add	r7, sp, #0
 800d324:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d326:	2300      	movs	r3, #0
 800d328:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d32a:	2300      	movs	r3, #0
 800d32c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d334:	4618      	mov	r0, r3
 800d336:	f7f6 fb69 	bl	8003a0c <HAL_HCD_ResetPort>
 800d33a:	4603      	mov	r3, r0
 800d33c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d33e:	7bfb      	ldrb	r3, [r7, #15]
 800d340:	4618      	mov	r0, r3
 800d342:	f000 f901 	bl	800d548 <USBH_Get_USB_Status>
 800d346:	4603      	mov	r3, r0
 800d348:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d34a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d34c:	4618      	mov	r0, r3
 800d34e:	3710      	adds	r7, #16
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}

0800d354 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b082      	sub	sp, #8
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
 800d35c:	460b      	mov	r3, r1
 800d35e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d366:	78fa      	ldrb	r2, [r7, #3]
 800d368:	4611      	mov	r1, r2
 800d36a:	4618      	mov	r0, r3
 800d36c:	f7f6 fb71 	bl	8003a52 <HAL_HCD_HC_GetXferCount>
 800d370:	4603      	mov	r3, r0
}
 800d372:	4618      	mov	r0, r3
 800d374:	3708      	adds	r7, #8
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}

0800d37a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d37a:	b590      	push	{r4, r7, lr}
 800d37c:	b089      	sub	sp, #36	; 0x24
 800d37e:	af04      	add	r7, sp, #16
 800d380:	6078      	str	r0, [r7, #4]
 800d382:	4608      	mov	r0, r1
 800d384:	4611      	mov	r1, r2
 800d386:	461a      	mov	r2, r3
 800d388:	4603      	mov	r3, r0
 800d38a:	70fb      	strb	r3, [r7, #3]
 800d38c:	460b      	mov	r3, r1
 800d38e:	70bb      	strb	r3, [r7, #2]
 800d390:	4613      	mov	r3, r2
 800d392:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d394:	2300      	movs	r3, #0
 800d396:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d398:	2300      	movs	r3, #0
 800d39a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d3a2:	787c      	ldrb	r4, [r7, #1]
 800d3a4:	78ba      	ldrb	r2, [r7, #2]
 800d3a6:	78f9      	ldrb	r1, [r7, #3]
 800d3a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d3aa:	9302      	str	r3, [sp, #8]
 800d3ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d3b0:	9301      	str	r3, [sp, #4]
 800d3b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d3b6:	9300      	str	r3, [sp, #0]
 800d3b8:	4623      	mov	r3, r4
 800d3ba:	f7f5 ff5d 	bl	8003278 <HAL_HCD_HC_Init>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d3c2:	7bfb      	ldrb	r3, [r7, #15]
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	f000 f8bf 	bl	800d548 <USBH_Get_USB_Status>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d3ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	3714      	adds	r7, #20
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	bd90      	pop	{r4, r7, pc}

0800d3d8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d3d8:	b580      	push	{r7, lr}
 800d3da:	b084      	sub	sp, #16
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
 800d3e0:	460b      	mov	r3, r1
 800d3e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d3f2:	78fa      	ldrb	r2, [r7, #3]
 800d3f4:	4611      	mov	r1, r2
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	f7f5 fff6 	bl	80033e8 <HAL_HCD_HC_Halt>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d400:	7bfb      	ldrb	r3, [r7, #15]
 800d402:	4618      	mov	r0, r3
 800d404:	f000 f8a0 	bl	800d548 <USBH_Get_USB_Status>
 800d408:	4603      	mov	r3, r0
 800d40a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d40c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3710      	adds	r7, #16
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}

0800d416 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d416:	b590      	push	{r4, r7, lr}
 800d418:	b089      	sub	sp, #36	; 0x24
 800d41a:	af04      	add	r7, sp, #16
 800d41c:	6078      	str	r0, [r7, #4]
 800d41e:	4608      	mov	r0, r1
 800d420:	4611      	mov	r1, r2
 800d422:	461a      	mov	r2, r3
 800d424:	4603      	mov	r3, r0
 800d426:	70fb      	strb	r3, [r7, #3]
 800d428:	460b      	mov	r3, r1
 800d42a:	70bb      	strb	r3, [r7, #2]
 800d42c:	4613      	mov	r3, r2
 800d42e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d430:	2300      	movs	r3, #0
 800d432:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d434:	2300      	movs	r3, #0
 800d436:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d43e:	787c      	ldrb	r4, [r7, #1]
 800d440:	78ba      	ldrb	r2, [r7, #2]
 800d442:	78f9      	ldrb	r1, [r7, #3]
 800d444:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d448:	9303      	str	r3, [sp, #12]
 800d44a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d44c:	9302      	str	r3, [sp, #8]
 800d44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d450:	9301      	str	r3, [sp, #4]
 800d452:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d456:	9300      	str	r3, [sp, #0]
 800d458:	4623      	mov	r3, r4
 800d45a:	f7f5 ffe9 	bl	8003430 <HAL_HCD_HC_SubmitRequest>
 800d45e:	4603      	mov	r3, r0
 800d460:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d462:	7bfb      	ldrb	r3, [r7, #15]
 800d464:	4618      	mov	r0, r3
 800d466:	f000 f86f 	bl	800d548 <USBH_Get_USB_Status>
 800d46a:	4603      	mov	r3, r0
 800d46c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d46e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d470:	4618      	mov	r0, r3
 800d472:	3714      	adds	r7, #20
 800d474:	46bd      	mov	sp, r7
 800d476:	bd90      	pop	{r4, r7, pc}

0800d478 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b082      	sub	sp, #8
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
 800d480:	460b      	mov	r3, r1
 800d482:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d48a:	78fa      	ldrb	r2, [r7, #3]
 800d48c:	4611      	mov	r1, r2
 800d48e:	4618      	mov	r0, r3
 800d490:	f7f6 faca 	bl	8003a28 <HAL_HCD_HC_GetURBState>
 800d494:	4603      	mov	r3, r0
}
 800d496:	4618      	mov	r0, r3
 800d498:	3708      	adds	r7, #8
 800d49a:	46bd      	mov	sp, r7
 800d49c:	bd80      	pop	{r7, pc}

0800d49e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d49e:	b580      	push	{r7, lr}
 800d4a0:	b082      	sub	sp, #8
 800d4a2:	af00      	add	r7, sp, #0
 800d4a4:	6078      	str	r0, [r7, #4]
 800d4a6:	460b      	mov	r3, r1
 800d4a8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800d4b0:	2b01      	cmp	r3, #1
 800d4b2:	d103      	bne.n	800d4bc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d4b4:	78fb      	ldrb	r3, [r7, #3]
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	f000 f872 	bl	800d5a0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d4bc:	20c8      	movs	r0, #200	; 0xc8
 800d4be:	f7f4 ff87 	bl	80023d0 <HAL_Delay>
  return USBH_OK;
 800d4c2:	2300      	movs	r3, #0
}
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	3708      	adds	r7, #8
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	bd80      	pop	{r7, pc}

0800d4cc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	b085      	sub	sp, #20
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
 800d4d4:	460b      	mov	r3, r1
 800d4d6:	70fb      	strb	r3, [r7, #3]
 800d4d8:	4613      	mov	r3, r2
 800d4da:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d4e2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d4e4:	78fa      	ldrb	r2, [r7, #3]
 800d4e6:	68f9      	ldr	r1, [r7, #12]
 800d4e8:	4613      	mov	r3, r2
 800d4ea:	011b      	lsls	r3, r3, #4
 800d4ec:	1a9b      	subs	r3, r3, r2
 800d4ee:	009b      	lsls	r3, r3, #2
 800d4f0:	440b      	add	r3, r1
 800d4f2:	3317      	adds	r3, #23
 800d4f4:	781b      	ldrb	r3, [r3, #0]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d00a      	beq.n	800d510 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d4fa:	78fa      	ldrb	r2, [r7, #3]
 800d4fc:	68f9      	ldr	r1, [r7, #12]
 800d4fe:	4613      	mov	r3, r2
 800d500:	011b      	lsls	r3, r3, #4
 800d502:	1a9b      	subs	r3, r3, r2
 800d504:	009b      	lsls	r3, r3, #2
 800d506:	440b      	add	r3, r1
 800d508:	333c      	adds	r3, #60	; 0x3c
 800d50a:	78ba      	ldrb	r2, [r7, #2]
 800d50c:	701a      	strb	r2, [r3, #0]
 800d50e:	e009      	b.n	800d524 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d510:	78fa      	ldrb	r2, [r7, #3]
 800d512:	68f9      	ldr	r1, [r7, #12]
 800d514:	4613      	mov	r3, r2
 800d516:	011b      	lsls	r3, r3, #4
 800d518:	1a9b      	subs	r3, r3, r2
 800d51a:	009b      	lsls	r3, r3, #2
 800d51c:	440b      	add	r3, r1
 800d51e:	333d      	adds	r3, #61	; 0x3d
 800d520:	78ba      	ldrb	r2, [r7, #2]
 800d522:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d524:	2300      	movs	r3, #0
}
 800d526:	4618      	mov	r0, r3
 800d528:	3714      	adds	r7, #20
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr

0800d532 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d532:	b580      	push	{r7, lr}
 800d534:	b082      	sub	sp, #8
 800d536:	af00      	add	r7, sp, #0
 800d538:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f7f4 ff48 	bl	80023d0 <HAL_Delay>
}
 800d540:	bf00      	nop
 800d542:	3708      	adds	r7, #8
 800d544:	46bd      	mov	sp, r7
 800d546:	bd80      	pop	{r7, pc}

0800d548 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d548:	b480      	push	{r7}
 800d54a:	b085      	sub	sp, #20
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	4603      	mov	r3, r0
 800d550:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d552:	2300      	movs	r3, #0
 800d554:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d556:	79fb      	ldrb	r3, [r7, #7]
 800d558:	2b03      	cmp	r3, #3
 800d55a:	d817      	bhi.n	800d58c <USBH_Get_USB_Status+0x44>
 800d55c:	a201      	add	r2, pc, #4	; (adr r2, 800d564 <USBH_Get_USB_Status+0x1c>)
 800d55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d562:	bf00      	nop
 800d564:	0800d575 	.word	0x0800d575
 800d568:	0800d57b 	.word	0x0800d57b
 800d56c:	0800d581 	.word	0x0800d581
 800d570:	0800d587 	.word	0x0800d587
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d574:	2300      	movs	r3, #0
 800d576:	73fb      	strb	r3, [r7, #15]
    break;
 800d578:	e00b      	b.n	800d592 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d57a:	2302      	movs	r3, #2
 800d57c:	73fb      	strb	r3, [r7, #15]
    break;
 800d57e:	e008      	b.n	800d592 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d580:	2301      	movs	r3, #1
 800d582:	73fb      	strb	r3, [r7, #15]
    break;
 800d584:	e005      	b.n	800d592 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d586:	2302      	movs	r3, #2
 800d588:	73fb      	strb	r3, [r7, #15]
    break;
 800d58a:	e002      	b.n	800d592 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d58c:	2302      	movs	r3, #2
 800d58e:	73fb      	strb	r3, [r7, #15]
    break;
 800d590:	bf00      	nop
  }
  return usb_status;
 800d592:	7bfb      	ldrb	r3, [r7, #15]
}
 800d594:	4618      	mov	r0, r3
 800d596:	3714      	adds	r7, #20
 800d598:	46bd      	mov	sp, r7
 800d59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59e:	4770      	bx	lr

0800d5a0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b084      	sub	sp, #16
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d5aa:	79fb      	ldrb	r3, [r7, #7]
 800d5ac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d5ae:	79fb      	ldrb	r3, [r7, #7]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d102      	bne.n	800d5ba <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	73fb      	strb	r3, [r7, #15]
 800d5b8:	e001      	b.n	800d5be <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d5be:	7bfb      	ldrb	r3, [r7, #15]
 800d5c0:	461a      	mov	r2, r3
 800d5c2:	2101      	movs	r1, #1
 800d5c4:	4803      	ldr	r0, [pc, #12]	; (800d5d4 <MX_DriverVbusFS+0x34>)
 800d5c6:	f7f5 fdd7 	bl	8003178 <HAL_GPIO_WritePin>
}
 800d5ca:	bf00      	nop
 800d5cc:	3710      	adds	r7, #16
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop
 800d5d4:	40020800 	.word	0x40020800

0800d5d8 <atof>:
 800d5d8:	2100      	movs	r1, #0
 800d5da:	f000 becf 	b.w	800e37c <strtod>
	...

0800d5e0 <malloc>:
 800d5e0:	4b02      	ldr	r3, [pc, #8]	; (800d5ec <malloc+0xc>)
 800d5e2:	4601      	mov	r1, r0
 800d5e4:	6818      	ldr	r0, [r3, #0]
 800d5e6:	f000 b82b 	b.w	800d640 <_malloc_r>
 800d5ea:	bf00      	nop
 800d5ec:	200001f0 	.word	0x200001f0

0800d5f0 <free>:
 800d5f0:	4b02      	ldr	r3, [pc, #8]	; (800d5fc <free+0xc>)
 800d5f2:	4601      	mov	r1, r0
 800d5f4:	6818      	ldr	r0, [r3, #0]
 800d5f6:	f002 bde5 	b.w	80101c4 <_free_r>
 800d5fa:	bf00      	nop
 800d5fc:	200001f0 	.word	0x200001f0

0800d600 <sbrk_aligned>:
 800d600:	b570      	push	{r4, r5, r6, lr}
 800d602:	4e0e      	ldr	r6, [pc, #56]	; (800d63c <sbrk_aligned+0x3c>)
 800d604:	460c      	mov	r4, r1
 800d606:	6831      	ldr	r1, [r6, #0]
 800d608:	4605      	mov	r5, r0
 800d60a:	b911      	cbnz	r1, 800d612 <sbrk_aligned+0x12>
 800d60c:	f001 fef2 	bl	800f3f4 <_sbrk_r>
 800d610:	6030      	str	r0, [r6, #0]
 800d612:	4621      	mov	r1, r4
 800d614:	4628      	mov	r0, r5
 800d616:	f001 feed 	bl	800f3f4 <_sbrk_r>
 800d61a:	1c43      	adds	r3, r0, #1
 800d61c:	d00a      	beq.n	800d634 <sbrk_aligned+0x34>
 800d61e:	1cc4      	adds	r4, r0, #3
 800d620:	f024 0403 	bic.w	r4, r4, #3
 800d624:	42a0      	cmp	r0, r4
 800d626:	d007      	beq.n	800d638 <sbrk_aligned+0x38>
 800d628:	1a21      	subs	r1, r4, r0
 800d62a:	4628      	mov	r0, r5
 800d62c:	f001 fee2 	bl	800f3f4 <_sbrk_r>
 800d630:	3001      	adds	r0, #1
 800d632:	d101      	bne.n	800d638 <sbrk_aligned+0x38>
 800d634:	f04f 34ff 	mov.w	r4, #4294967295
 800d638:	4620      	mov	r0, r4
 800d63a:	bd70      	pop	{r4, r5, r6, pc}
 800d63c:	20001084 	.word	0x20001084

0800d640 <_malloc_r>:
 800d640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d644:	1ccd      	adds	r5, r1, #3
 800d646:	f025 0503 	bic.w	r5, r5, #3
 800d64a:	3508      	adds	r5, #8
 800d64c:	2d0c      	cmp	r5, #12
 800d64e:	bf38      	it	cc
 800d650:	250c      	movcc	r5, #12
 800d652:	2d00      	cmp	r5, #0
 800d654:	4607      	mov	r7, r0
 800d656:	db01      	blt.n	800d65c <_malloc_r+0x1c>
 800d658:	42a9      	cmp	r1, r5
 800d65a:	d905      	bls.n	800d668 <_malloc_r+0x28>
 800d65c:	230c      	movs	r3, #12
 800d65e:	603b      	str	r3, [r7, #0]
 800d660:	2600      	movs	r6, #0
 800d662:	4630      	mov	r0, r6
 800d664:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d668:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d73c <_malloc_r+0xfc>
 800d66c:	f000 f868 	bl	800d740 <__malloc_lock>
 800d670:	f8d8 3000 	ldr.w	r3, [r8]
 800d674:	461c      	mov	r4, r3
 800d676:	bb5c      	cbnz	r4, 800d6d0 <_malloc_r+0x90>
 800d678:	4629      	mov	r1, r5
 800d67a:	4638      	mov	r0, r7
 800d67c:	f7ff ffc0 	bl	800d600 <sbrk_aligned>
 800d680:	1c43      	adds	r3, r0, #1
 800d682:	4604      	mov	r4, r0
 800d684:	d155      	bne.n	800d732 <_malloc_r+0xf2>
 800d686:	f8d8 4000 	ldr.w	r4, [r8]
 800d68a:	4626      	mov	r6, r4
 800d68c:	2e00      	cmp	r6, #0
 800d68e:	d145      	bne.n	800d71c <_malloc_r+0xdc>
 800d690:	2c00      	cmp	r4, #0
 800d692:	d048      	beq.n	800d726 <_malloc_r+0xe6>
 800d694:	6823      	ldr	r3, [r4, #0]
 800d696:	4631      	mov	r1, r6
 800d698:	4638      	mov	r0, r7
 800d69a:	eb04 0903 	add.w	r9, r4, r3
 800d69e:	f001 fea9 	bl	800f3f4 <_sbrk_r>
 800d6a2:	4581      	cmp	r9, r0
 800d6a4:	d13f      	bne.n	800d726 <_malloc_r+0xe6>
 800d6a6:	6821      	ldr	r1, [r4, #0]
 800d6a8:	1a6d      	subs	r5, r5, r1
 800d6aa:	4629      	mov	r1, r5
 800d6ac:	4638      	mov	r0, r7
 800d6ae:	f7ff ffa7 	bl	800d600 <sbrk_aligned>
 800d6b2:	3001      	adds	r0, #1
 800d6b4:	d037      	beq.n	800d726 <_malloc_r+0xe6>
 800d6b6:	6823      	ldr	r3, [r4, #0]
 800d6b8:	442b      	add	r3, r5
 800d6ba:	6023      	str	r3, [r4, #0]
 800d6bc:	f8d8 3000 	ldr.w	r3, [r8]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d038      	beq.n	800d736 <_malloc_r+0xf6>
 800d6c4:	685a      	ldr	r2, [r3, #4]
 800d6c6:	42a2      	cmp	r2, r4
 800d6c8:	d12b      	bne.n	800d722 <_malloc_r+0xe2>
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	605a      	str	r2, [r3, #4]
 800d6ce:	e00f      	b.n	800d6f0 <_malloc_r+0xb0>
 800d6d0:	6822      	ldr	r2, [r4, #0]
 800d6d2:	1b52      	subs	r2, r2, r5
 800d6d4:	d41f      	bmi.n	800d716 <_malloc_r+0xd6>
 800d6d6:	2a0b      	cmp	r2, #11
 800d6d8:	d917      	bls.n	800d70a <_malloc_r+0xca>
 800d6da:	1961      	adds	r1, r4, r5
 800d6dc:	42a3      	cmp	r3, r4
 800d6de:	6025      	str	r5, [r4, #0]
 800d6e0:	bf18      	it	ne
 800d6e2:	6059      	strne	r1, [r3, #4]
 800d6e4:	6863      	ldr	r3, [r4, #4]
 800d6e6:	bf08      	it	eq
 800d6e8:	f8c8 1000 	streq.w	r1, [r8]
 800d6ec:	5162      	str	r2, [r4, r5]
 800d6ee:	604b      	str	r3, [r1, #4]
 800d6f0:	4638      	mov	r0, r7
 800d6f2:	f104 060b 	add.w	r6, r4, #11
 800d6f6:	f000 f829 	bl	800d74c <__malloc_unlock>
 800d6fa:	f026 0607 	bic.w	r6, r6, #7
 800d6fe:	1d23      	adds	r3, r4, #4
 800d700:	1af2      	subs	r2, r6, r3
 800d702:	d0ae      	beq.n	800d662 <_malloc_r+0x22>
 800d704:	1b9b      	subs	r3, r3, r6
 800d706:	50a3      	str	r3, [r4, r2]
 800d708:	e7ab      	b.n	800d662 <_malloc_r+0x22>
 800d70a:	42a3      	cmp	r3, r4
 800d70c:	6862      	ldr	r2, [r4, #4]
 800d70e:	d1dd      	bne.n	800d6cc <_malloc_r+0x8c>
 800d710:	f8c8 2000 	str.w	r2, [r8]
 800d714:	e7ec      	b.n	800d6f0 <_malloc_r+0xb0>
 800d716:	4623      	mov	r3, r4
 800d718:	6864      	ldr	r4, [r4, #4]
 800d71a:	e7ac      	b.n	800d676 <_malloc_r+0x36>
 800d71c:	4634      	mov	r4, r6
 800d71e:	6876      	ldr	r6, [r6, #4]
 800d720:	e7b4      	b.n	800d68c <_malloc_r+0x4c>
 800d722:	4613      	mov	r3, r2
 800d724:	e7cc      	b.n	800d6c0 <_malloc_r+0x80>
 800d726:	230c      	movs	r3, #12
 800d728:	603b      	str	r3, [r7, #0]
 800d72a:	4638      	mov	r0, r7
 800d72c:	f000 f80e 	bl	800d74c <__malloc_unlock>
 800d730:	e797      	b.n	800d662 <_malloc_r+0x22>
 800d732:	6025      	str	r5, [r4, #0]
 800d734:	e7dc      	b.n	800d6f0 <_malloc_r+0xb0>
 800d736:	605b      	str	r3, [r3, #4]
 800d738:	deff      	udf	#255	; 0xff
 800d73a:	bf00      	nop
 800d73c:	20001080 	.word	0x20001080

0800d740 <__malloc_lock>:
 800d740:	4801      	ldr	r0, [pc, #4]	; (800d748 <__malloc_lock+0x8>)
 800d742:	f001 bea4 	b.w	800f48e <__retarget_lock_acquire_recursive>
 800d746:	bf00      	nop
 800d748:	200011c8 	.word	0x200011c8

0800d74c <__malloc_unlock>:
 800d74c:	4801      	ldr	r0, [pc, #4]	; (800d754 <__malloc_unlock+0x8>)
 800d74e:	f001 be9f 	b.w	800f490 <__retarget_lock_release_recursive>
 800d752:	bf00      	nop
 800d754:	200011c8 	.word	0x200011c8

0800d758 <sulp>:
 800d758:	b570      	push	{r4, r5, r6, lr}
 800d75a:	4604      	mov	r4, r0
 800d75c:	460d      	mov	r5, r1
 800d75e:	ec45 4b10 	vmov	d0, r4, r5
 800d762:	4616      	mov	r6, r2
 800d764:	f003 fc50 	bl	8011008 <__ulp>
 800d768:	ec51 0b10 	vmov	r0, r1, d0
 800d76c:	b17e      	cbz	r6, 800d78e <sulp+0x36>
 800d76e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d772:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d776:	2b00      	cmp	r3, #0
 800d778:	dd09      	ble.n	800d78e <sulp+0x36>
 800d77a:	051b      	lsls	r3, r3, #20
 800d77c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d780:	2400      	movs	r4, #0
 800d782:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d786:	4622      	mov	r2, r4
 800d788:	462b      	mov	r3, r5
 800d78a:	f7f2 ff35 	bl	80005f8 <__aeabi_dmul>
 800d78e:	bd70      	pop	{r4, r5, r6, pc}

0800d790 <_strtod_l>:
 800d790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d794:	ed2d 8b02 	vpush	{d8}
 800d798:	b09b      	sub	sp, #108	; 0x6c
 800d79a:	4604      	mov	r4, r0
 800d79c:	9213      	str	r2, [sp, #76]	; 0x4c
 800d79e:	2200      	movs	r2, #0
 800d7a0:	9216      	str	r2, [sp, #88]	; 0x58
 800d7a2:	460d      	mov	r5, r1
 800d7a4:	f04f 0800 	mov.w	r8, #0
 800d7a8:	f04f 0900 	mov.w	r9, #0
 800d7ac:	460a      	mov	r2, r1
 800d7ae:	9215      	str	r2, [sp, #84]	; 0x54
 800d7b0:	7811      	ldrb	r1, [r2, #0]
 800d7b2:	292b      	cmp	r1, #43	; 0x2b
 800d7b4:	d04c      	beq.n	800d850 <_strtod_l+0xc0>
 800d7b6:	d83a      	bhi.n	800d82e <_strtod_l+0x9e>
 800d7b8:	290d      	cmp	r1, #13
 800d7ba:	d834      	bhi.n	800d826 <_strtod_l+0x96>
 800d7bc:	2908      	cmp	r1, #8
 800d7be:	d834      	bhi.n	800d82a <_strtod_l+0x9a>
 800d7c0:	2900      	cmp	r1, #0
 800d7c2:	d03d      	beq.n	800d840 <_strtod_l+0xb0>
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	920a      	str	r2, [sp, #40]	; 0x28
 800d7c8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800d7ca:	7832      	ldrb	r2, [r6, #0]
 800d7cc:	2a30      	cmp	r2, #48	; 0x30
 800d7ce:	f040 80b4 	bne.w	800d93a <_strtod_l+0x1aa>
 800d7d2:	7872      	ldrb	r2, [r6, #1]
 800d7d4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800d7d8:	2a58      	cmp	r2, #88	; 0x58
 800d7da:	d170      	bne.n	800d8be <_strtod_l+0x12e>
 800d7dc:	9302      	str	r3, [sp, #8]
 800d7de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d7e0:	9301      	str	r3, [sp, #4]
 800d7e2:	ab16      	add	r3, sp, #88	; 0x58
 800d7e4:	9300      	str	r3, [sp, #0]
 800d7e6:	4a8e      	ldr	r2, [pc, #568]	; (800da20 <_strtod_l+0x290>)
 800d7e8:	ab17      	add	r3, sp, #92	; 0x5c
 800d7ea:	a915      	add	r1, sp, #84	; 0x54
 800d7ec:	4620      	mov	r0, r4
 800d7ee:	f002 fd9d 	bl	801032c <__gethex>
 800d7f2:	f010 070f 	ands.w	r7, r0, #15
 800d7f6:	4605      	mov	r5, r0
 800d7f8:	d005      	beq.n	800d806 <_strtod_l+0x76>
 800d7fa:	2f06      	cmp	r7, #6
 800d7fc:	d12a      	bne.n	800d854 <_strtod_l+0xc4>
 800d7fe:	3601      	adds	r6, #1
 800d800:	2300      	movs	r3, #0
 800d802:	9615      	str	r6, [sp, #84]	; 0x54
 800d804:	930a      	str	r3, [sp, #40]	; 0x28
 800d806:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d808:	2b00      	cmp	r3, #0
 800d80a:	f040 857f 	bne.w	800e30c <_strtod_l+0xb7c>
 800d80e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d810:	b1db      	cbz	r3, 800d84a <_strtod_l+0xba>
 800d812:	4642      	mov	r2, r8
 800d814:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d818:	ec43 2b10 	vmov	d0, r2, r3
 800d81c:	b01b      	add	sp, #108	; 0x6c
 800d81e:	ecbd 8b02 	vpop	{d8}
 800d822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d826:	2920      	cmp	r1, #32
 800d828:	d1cc      	bne.n	800d7c4 <_strtod_l+0x34>
 800d82a:	3201      	adds	r2, #1
 800d82c:	e7bf      	b.n	800d7ae <_strtod_l+0x1e>
 800d82e:	292d      	cmp	r1, #45	; 0x2d
 800d830:	d1c8      	bne.n	800d7c4 <_strtod_l+0x34>
 800d832:	2101      	movs	r1, #1
 800d834:	910a      	str	r1, [sp, #40]	; 0x28
 800d836:	1c51      	adds	r1, r2, #1
 800d838:	9115      	str	r1, [sp, #84]	; 0x54
 800d83a:	7852      	ldrb	r2, [r2, #1]
 800d83c:	2a00      	cmp	r2, #0
 800d83e:	d1c3      	bne.n	800d7c8 <_strtod_l+0x38>
 800d840:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d842:	9515      	str	r5, [sp, #84]	; 0x54
 800d844:	2b00      	cmp	r3, #0
 800d846:	f040 855f 	bne.w	800e308 <_strtod_l+0xb78>
 800d84a:	4642      	mov	r2, r8
 800d84c:	464b      	mov	r3, r9
 800d84e:	e7e3      	b.n	800d818 <_strtod_l+0x88>
 800d850:	2100      	movs	r1, #0
 800d852:	e7ef      	b.n	800d834 <_strtod_l+0xa4>
 800d854:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d856:	b13a      	cbz	r2, 800d868 <_strtod_l+0xd8>
 800d858:	2135      	movs	r1, #53	; 0x35
 800d85a:	a818      	add	r0, sp, #96	; 0x60
 800d85c:	f003 fcd1 	bl	8011202 <__copybits>
 800d860:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d862:	4620      	mov	r0, r4
 800d864:	f003 f8a4 	bl	80109b0 <_Bfree>
 800d868:	3f01      	subs	r7, #1
 800d86a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d86c:	2f04      	cmp	r7, #4
 800d86e:	d806      	bhi.n	800d87e <_strtod_l+0xee>
 800d870:	e8df f007 	tbb	[pc, r7]
 800d874:	201d0314 	.word	0x201d0314
 800d878:	14          	.byte	0x14
 800d879:	00          	.byte	0x00
 800d87a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800d87e:	05e9      	lsls	r1, r5, #23
 800d880:	bf48      	it	mi
 800d882:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800d886:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d88a:	0d1b      	lsrs	r3, r3, #20
 800d88c:	051b      	lsls	r3, r3, #20
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d1b9      	bne.n	800d806 <_strtod_l+0x76>
 800d892:	f001 fdd1 	bl	800f438 <__errno>
 800d896:	2322      	movs	r3, #34	; 0x22
 800d898:	6003      	str	r3, [r0, #0]
 800d89a:	e7b4      	b.n	800d806 <_strtod_l+0x76>
 800d89c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800d8a0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d8a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d8a8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800d8ac:	e7e7      	b.n	800d87e <_strtod_l+0xee>
 800d8ae:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800da28 <_strtod_l+0x298>
 800d8b2:	e7e4      	b.n	800d87e <_strtod_l+0xee>
 800d8b4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800d8b8:	f04f 38ff 	mov.w	r8, #4294967295
 800d8bc:	e7df      	b.n	800d87e <_strtod_l+0xee>
 800d8be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d8c0:	1c5a      	adds	r2, r3, #1
 800d8c2:	9215      	str	r2, [sp, #84]	; 0x54
 800d8c4:	785b      	ldrb	r3, [r3, #1]
 800d8c6:	2b30      	cmp	r3, #48	; 0x30
 800d8c8:	d0f9      	beq.n	800d8be <_strtod_l+0x12e>
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d09b      	beq.n	800d806 <_strtod_l+0x76>
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	f04f 0a00 	mov.w	sl, #0
 800d8d4:	9304      	str	r3, [sp, #16]
 800d8d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d8d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d8da:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800d8de:	46d3      	mov	fp, sl
 800d8e0:	220a      	movs	r2, #10
 800d8e2:	9815      	ldr	r0, [sp, #84]	; 0x54
 800d8e4:	7806      	ldrb	r6, [r0, #0]
 800d8e6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800d8ea:	b2d9      	uxtb	r1, r3
 800d8ec:	2909      	cmp	r1, #9
 800d8ee:	d926      	bls.n	800d93e <_strtod_l+0x1ae>
 800d8f0:	494c      	ldr	r1, [pc, #304]	; (800da24 <_strtod_l+0x294>)
 800d8f2:	2201      	movs	r2, #1
 800d8f4:	f001 fcf1 	bl	800f2da <strncmp>
 800d8f8:	2800      	cmp	r0, #0
 800d8fa:	d030      	beq.n	800d95e <_strtod_l+0x1ce>
 800d8fc:	2000      	movs	r0, #0
 800d8fe:	4632      	mov	r2, r6
 800d900:	9005      	str	r0, [sp, #20]
 800d902:	465e      	mov	r6, fp
 800d904:	4603      	mov	r3, r0
 800d906:	2a65      	cmp	r2, #101	; 0x65
 800d908:	d001      	beq.n	800d90e <_strtod_l+0x17e>
 800d90a:	2a45      	cmp	r2, #69	; 0x45
 800d90c:	d113      	bne.n	800d936 <_strtod_l+0x1a6>
 800d90e:	b91e      	cbnz	r6, 800d918 <_strtod_l+0x188>
 800d910:	9a04      	ldr	r2, [sp, #16]
 800d912:	4302      	orrs	r2, r0
 800d914:	d094      	beq.n	800d840 <_strtod_l+0xb0>
 800d916:	2600      	movs	r6, #0
 800d918:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800d91a:	1c6a      	adds	r2, r5, #1
 800d91c:	9215      	str	r2, [sp, #84]	; 0x54
 800d91e:	786a      	ldrb	r2, [r5, #1]
 800d920:	2a2b      	cmp	r2, #43	; 0x2b
 800d922:	d074      	beq.n	800da0e <_strtod_l+0x27e>
 800d924:	2a2d      	cmp	r2, #45	; 0x2d
 800d926:	d078      	beq.n	800da1a <_strtod_l+0x28a>
 800d928:	f04f 0c00 	mov.w	ip, #0
 800d92c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800d930:	2909      	cmp	r1, #9
 800d932:	d97f      	bls.n	800da34 <_strtod_l+0x2a4>
 800d934:	9515      	str	r5, [sp, #84]	; 0x54
 800d936:	2700      	movs	r7, #0
 800d938:	e09e      	b.n	800da78 <_strtod_l+0x2e8>
 800d93a:	2300      	movs	r3, #0
 800d93c:	e7c8      	b.n	800d8d0 <_strtod_l+0x140>
 800d93e:	f1bb 0f08 	cmp.w	fp, #8
 800d942:	bfd8      	it	le
 800d944:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800d946:	f100 0001 	add.w	r0, r0, #1
 800d94a:	bfda      	itte	le
 800d94c:	fb02 3301 	mlale	r3, r2, r1, r3
 800d950:	9309      	strle	r3, [sp, #36]	; 0x24
 800d952:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800d956:	f10b 0b01 	add.w	fp, fp, #1
 800d95a:	9015      	str	r0, [sp, #84]	; 0x54
 800d95c:	e7c1      	b.n	800d8e2 <_strtod_l+0x152>
 800d95e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d960:	1c5a      	adds	r2, r3, #1
 800d962:	9215      	str	r2, [sp, #84]	; 0x54
 800d964:	785a      	ldrb	r2, [r3, #1]
 800d966:	f1bb 0f00 	cmp.w	fp, #0
 800d96a:	d037      	beq.n	800d9dc <_strtod_l+0x24c>
 800d96c:	9005      	str	r0, [sp, #20]
 800d96e:	465e      	mov	r6, fp
 800d970:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800d974:	2b09      	cmp	r3, #9
 800d976:	d912      	bls.n	800d99e <_strtod_l+0x20e>
 800d978:	2301      	movs	r3, #1
 800d97a:	e7c4      	b.n	800d906 <_strtod_l+0x176>
 800d97c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d97e:	1c5a      	adds	r2, r3, #1
 800d980:	9215      	str	r2, [sp, #84]	; 0x54
 800d982:	785a      	ldrb	r2, [r3, #1]
 800d984:	3001      	adds	r0, #1
 800d986:	2a30      	cmp	r2, #48	; 0x30
 800d988:	d0f8      	beq.n	800d97c <_strtod_l+0x1ec>
 800d98a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800d98e:	2b08      	cmp	r3, #8
 800d990:	f200 84c1 	bhi.w	800e316 <_strtod_l+0xb86>
 800d994:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d996:	9005      	str	r0, [sp, #20]
 800d998:	2000      	movs	r0, #0
 800d99a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d99c:	4606      	mov	r6, r0
 800d99e:	3a30      	subs	r2, #48	; 0x30
 800d9a0:	f100 0301 	add.w	r3, r0, #1
 800d9a4:	d014      	beq.n	800d9d0 <_strtod_l+0x240>
 800d9a6:	9905      	ldr	r1, [sp, #20]
 800d9a8:	4419      	add	r1, r3
 800d9aa:	9105      	str	r1, [sp, #20]
 800d9ac:	4633      	mov	r3, r6
 800d9ae:	eb00 0c06 	add.w	ip, r0, r6
 800d9b2:	210a      	movs	r1, #10
 800d9b4:	4563      	cmp	r3, ip
 800d9b6:	d113      	bne.n	800d9e0 <_strtod_l+0x250>
 800d9b8:	1833      	adds	r3, r6, r0
 800d9ba:	2b08      	cmp	r3, #8
 800d9bc:	f106 0601 	add.w	r6, r6, #1
 800d9c0:	4406      	add	r6, r0
 800d9c2:	dc1a      	bgt.n	800d9fa <_strtod_l+0x26a>
 800d9c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d9c6:	230a      	movs	r3, #10
 800d9c8:	fb03 2301 	mla	r3, r3, r1, r2
 800d9cc:	9309      	str	r3, [sp, #36]	; 0x24
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d9d2:	1c51      	adds	r1, r2, #1
 800d9d4:	9115      	str	r1, [sp, #84]	; 0x54
 800d9d6:	7852      	ldrb	r2, [r2, #1]
 800d9d8:	4618      	mov	r0, r3
 800d9da:	e7c9      	b.n	800d970 <_strtod_l+0x1e0>
 800d9dc:	4658      	mov	r0, fp
 800d9de:	e7d2      	b.n	800d986 <_strtod_l+0x1f6>
 800d9e0:	2b08      	cmp	r3, #8
 800d9e2:	f103 0301 	add.w	r3, r3, #1
 800d9e6:	dc03      	bgt.n	800d9f0 <_strtod_l+0x260>
 800d9e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d9ea:	434f      	muls	r7, r1
 800d9ec:	9709      	str	r7, [sp, #36]	; 0x24
 800d9ee:	e7e1      	b.n	800d9b4 <_strtod_l+0x224>
 800d9f0:	2b10      	cmp	r3, #16
 800d9f2:	bfd8      	it	le
 800d9f4:	fb01 fa0a 	mulle.w	sl, r1, sl
 800d9f8:	e7dc      	b.n	800d9b4 <_strtod_l+0x224>
 800d9fa:	2e10      	cmp	r6, #16
 800d9fc:	bfdc      	itt	le
 800d9fe:	230a      	movle	r3, #10
 800da00:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800da04:	e7e3      	b.n	800d9ce <_strtod_l+0x23e>
 800da06:	2300      	movs	r3, #0
 800da08:	9305      	str	r3, [sp, #20]
 800da0a:	2301      	movs	r3, #1
 800da0c:	e780      	b.n	800d910 <_strtod_l+0x180>
 800da0e:	f04f 0c00 	mov.w	ip, #0
 800da12:	1caa      	adds	r2, r5, #2
 800da14:	9215      	str	r2, [sp, #84]	; 0x54
 800da16:	78aa      	ldrb	r2, [r5, #2]
 800da18:	e788      	b.n	800d92c <_strtod_l+0x19c>
 800da1a:	f04f 0c01 	mov.w	ip, #1
 800da1e:	e7f8      	b.n	800da12 <_strtod_l+0x282>
 800da20:	08011ee0 	.word	0x08011ee0
 800da24:	08011edc 	.word	0x08011edc
 800da28:	7ff00000 	.word	0x7ff00000
 800da2c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800da2e:	1c51      	adds	r1, r2, #1
 800da30:	9115      	str	r1, [sp, #84]	; 0x54
 800da32:	7852      	ldrb	r2, [r2, #1]
 800da34:	2a30      	cmp	r2, #48	; 0x30
 800da36:	d0f9      	beq.n	800da2c <_strtod_l+0x29c>
 800da38:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800da3c:	2908      	cmp	r1, #8
 800da3e:	f63f af7a 	bhi.w	800d936 <_strtod_l+0x1a6>
 800da42:	3a30      	subs	r2, #48	; 0x30
 800da44:	9208      	str	r2, [sp, #32]
 800da46:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800da48:	920c      	str	r2, [sp, #48]	; 0x30
 800da4a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800da4c:	1c57      	adds	r7, r2, #1
 800da4e:	9715      	str	r7, [sp, #84]	; 0x54
 800da50:	7852      	ldrb	r2, [r2, #1]
 800da52:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800da56:	f1be 0f09 	cmp.w	lr, #9
 800da5a:	d938      	bls.n	800dace <_strtod_l+0x33e>
 800da5c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da5e:	1a7f      	subs	r7, r7, r1
 800da60:	2f08      	cmp	r7, #8
 800da62:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800da66:	dc03      	bgt.n	800da70 <_strtod_l+0x2e0>
 800da68:	9908      	ldr	r1, [sp, #32]
 800da6a:	428f      	cmp	r7, r1
 800da6c:	bfa8      	it	ge
 800da6e:	460f      	movge	r7, r1
 800da70:	f1bc 0f00 	cmp.w	ip, #0
 800da74:	d000      	beq.n	800da78 <_strtod_l+0x2e8>
 800da76:	427f      	negs	r7, r7
 800da78:	2e00      	cmp	r6, #0
 800da7a:	d14f      	bne.n	800db1c <_strtod_l+0x38c>
 800da7c:	9904      	ldr	r1, [sp, #16]
 800da7e:	4301      	orrs	r1, r0
 800da80:	f47f aec1 	bne.w	800d806 <_strtod_l+0x76>
 800da84:	2b00      	cmp	r3, #0
 800da86:	f47f aedb 	bne.w	800d840 <_strtod_l+0xb0>
 800da8a:	2a69      	cmp	r2, #105	; 0x69
 800da8c:	d029      	beq.n	800dae2 <_strtod_l+0x352>
 800da8e:	dc26      	bgt.n	800dade <_strtod_l+0x34e>
 800da90:	2a49      	cmp	r2, #73	; 0x49
 800da92:	d026      	beq.n	800dae2 <_strtod_l+0x352>
 800da94:	2a4e      	cmp	r2, #78	; 0x4e
 800da96:	f47f aed3 	bne.w	800d840 <_strtod_l+0xb0>
 800da9a:	499b      	ldr	r1, [pc, #620]	; (800dd08 <_strtod_l+0x578>)
 800da9c:	a815      	add	r0, sp, #84	; 0x54
 800da9e:	f002 fe85 	bl	80107ac <__match>
 800daa2:	2800      	cmp	r0, #0
 800daa4:	f43f aecc 	beq.w	800d840 <_strtod_l+0xb0>
 800daa8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800daaa:	781b      	ldrb	r3, [r3, #0]
 800daac:	2b28      	cmp	r3, #40	; 0x28
 800daae:	d12f      	bne.n	800db10 <_strtod_l+0x380>
 800dab0:	4996      	ldr	r1, [pc, #600]	; (800dd0c <_strtod_l+0x57c>)
 800dab2:	aa18      	add	r2, sp, #96	; 0x60
 800dab4:	a815      	add	r0, sp, #84	; 0x54
 800dab6:	f002 fe8d 	bl	80107d4 <__hexnan>
 800daba:	2805      	cmp	r0, #5
 800dabc:	d128      	bne.n	800db10 <_strtod_l+0x380>
 800dabe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dac0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dac4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800dac8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800dacc:	e69b      	b.n	800d806 <_strtod_l+0x76>
 800dace:	9f08      	ldr	r7, [sp, #32]
 800dad0:	210a      	movs	r1, #10
 800dad2:	fb01 2107 	mla	r1, r1, r7, r2
 800dad6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800dada:	9208      	str	r2, [sp, #32]
 800dadc:	e7b5      	b.n	800da4a <_strtod_l+0x2ba>
 800dade:	2a6e      	cmp	r2, #110	; 0x6e
 800dae0:	e7d9      	b.n	800da96 <_strtod_l+0x306>
 800dae2:	498b      	ldr	r1, [pc, #556]	; (800dd10 <_strtod_l+0x580>)
 800dae4:	a815      	add	r0, sp, #84	; 0x54
 800dae6:	f002 fe61 	bl	80107ac <__match>
 800daea:	2800      	cmp	r0, #0
 800daec:	f43f aea8 	beq.w	800d840 <_strtod_l+0xb0>
 800daf0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800daf2:	4988      	ldr	r1, [pc, #544]	; (800dd14 <_strtod_l+0x584>)
 800daf4:	3b01      	subs	r3, #1
 800daf6:	a815      	add	r0, sp, #84	; 0x54
 800daf8:	9315      	str	r3, [sp, #84]	; 0x54
 800dafa:	f002 fe57 	bl	80107ac <__match>
 800dafe:	b910      	cbnz	r0, 800db06 <_strtod_l+0x376>
 800db00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db02:	3301      	adds	r3, #1
 800db04:	9315      	str	r3, [sp, #84]	; 0x54
 800db06:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800dd24 <_strtod_l+0x594>
 800db0a:	f04f 0800 	mov.w	r8, #0
 800db0e:	e67a      	b.n	800d806 <_strtod_l+0x76>
 800db10:	4881      	ldr	r0, [pc, #516]	; (800dd18 <_strtod_l+0x588>)
 800db12:	f001 fccd 	bl	800f4b0 <nan>
 800db16:	ec59 8b10 	vmov	r8, r9, d0
 800db1a:	e674      	b.n	800d806 <_strtod_l+0x76>
 800db1c:	9b05      	ldr	r3, [sp, #20]
 800db1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db20:	1afb      	subs	r3, r7, r3
 800db22:	f1bb 0f00 	cmp.w	fp, #0
 800db26:	bf08      	it	eq
 800db28:	46b3      	moveq	fp, r6
 800db2a:	2e10      	cmp	r6, #16
 800db2c:	9308      	str	r3, [sp, #32]
 800db2e:	4635      	mov	r5, r6
 800db30:	bfa8      	it	ge
 800db32:	2510      	movge	r5, #16
 800db34:	f7f2 fce6 	bl	8000504 <__aeabi_ui2d>
 800db38:	2e09      	cmp	r6, #9
 800db3a:	4680      	mov	r8, r0
 800db3c:	4689      	mov	r9, r1
 800db3e:	dd13      	ble.n	800db68 <_strtod_l+0x3d8>
 800db40:	4b76      	ldr	r3, [pc, #472]	; (800dd1c <_strtod_l+0x58c>)
 800db42:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800db46:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800db4a:	f7f2 fd55 	bl	80005f8 <__aeabi_dmul>
 800db4e:	4680      	mov	r8, r0
 800db50:	4650      	mov	r0, sl
 800db52:	4689      	mov	r9, r1
 800db54:	f7f2 fcd6 	bl	8000504 <__aeabi_ui2d>
 800db58:	4602      	mov	r2, r0
 800db5a:	460b      	mov	r3, r1
 800db5c:	4640      	mov	r0, r8
 800db5e:	4649      	mov	r1, r9
 800db60:	f7f2 fb94 	bl	800028c <__adddf3>
 800db64:	4680      	mov	r8, r0
 800db66:	4689      	mov	r9, r1
 800db68:	2e0f      	cmp	r6, #15
 800db6a:	dc38      	bgt.n	800dbde <_strtod_l+0x44e>
 800db6c:	9b08      	ldr	r3, [sp, #32]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	f43f ae49 	beq.w	800d806 <_strtod_l+0x76>
 800db74:	dd24      	ble.n	800dbc0 <_strtod_l+0x430>
 800db76:	2b16      	cmp	r3, #22
 800db78:	dc0b      	bgt.n	800db92 <_strtod_l+0x402>
 800db7a:	4968      	ldr	r1, [pc, #416]	; (800dd1c <_strtod_l+0x58c>)
 800db7c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800db80:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db84:	4642      	mov	r2, r8
 800db86:	464b      	mov	r3, r9
 800db88:	f7f2 fd36 	bl	80005f8 <__aeabi_dmul>
 800db8c:	4680      	mov	r8, r0
 800db8e:	4689      	mov	r9, r1
 800db90:	e639      	b.n	800d806 <_strtod_l+0x76>
 800db92:	9a08      	ldr	r2, [sp, #32]
 800db94:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800db98:	4293      	cmp	r3, r2
 800db9a:	db20      	blt.n	800dbde <_strtod_l+0x44e>
 800db9c:	4c5f      	ldr	r4, [pc, #380]	; (800dd1c <_strtod_l+0x58c>)
 800db9e:	f1c6 060f 	rsb	r6, r6, #15
 800dba2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800dba6:	4642      	mov	r2, r8
 800dba8:	464b      	mov	r3, r9
 800dbaa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbae:	f7f2 fd23 	bl	80005f8 <__aeabi_dmul>
 800dbb2:	9b08      	ldr	r3, [sp, #32]
 800dbb4:	1b9e      	subs	r6, r3, r6
 800dbb6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800dbba:	e9d4 2300 	ldrd	r2, r3, [r4]
 800dbbe:	e7e3      	b.n	800db88 <_strtod_l+0x3f8>
 800dbc0:	9b08      	ldr	r3, [sp, #32]
 800dbc2:	3316      	adds	r3, #22
 800dbc4:	db0b      	blt.n	800dbde <_strtod_l+0x44e>
 800dbc6:	9b05      	ldr	r3, [sp, #20]
 800dbc8:	1bdf      	subs	r7, r3, r7
 800dbca:	4b54      	ldr	r3, [pc, #336]	; (800dd1c <_strtod_l+0x58c>)
 800dbcc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800dbd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbd4:	4640      	mov	r0, r8
 800dbd6:	4649      	mov	r1, r9
 800dbd8:	f7f2 fe38 	bl	800084c <__aeabi_ddiv>
 800dbdc:	e7d6      	b.n	800db8c <_strtod_l+0x3fc>
 800dbde:	9b08      	ldr	r3, [sp, #32]
 800dbe0:	1b75      	subs	r5, r6, r5
 800dbe2:	441d      	add	r5, r3
 800dbe4:	2d00      	cmp	r5, #0
 800dbe6:	dd70      	ble.n	800dcca <_strtod_l+0x53a>
 800dbe8:	f015 030f 	ands.w	r3, r5, #15
 800dbec:	d00a      	beq.n	800dc04 <_strtod_l+0x474>
 800dbee:	494b      	ldr	r1, [pc, #300]	; (800dd1c <_strtod_l+0x58c>)
 800dbf0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dbf4:	4642      	mov	r2, r8
 800dbf6:	464b      	mov	r3, r9
 800dbf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbfc:	f7f2 fcfc 	bl	80005f8 <__aeabi_dmul>
 800dc00:	4680      	mov	r8, r0
 800dc02:	4689      	mov	r9, r1
 800dc04:	f035 050f 	bics.w	r5, r5, #15
 800dc08:	d04d      	beq.n	800dca6 <_strtod_l+0x516>
 800dc0a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800dc0e:	dd22      	ble.n	800dc56 <_strtod_l+0x4c6>
 800dc10:	2500      	movs	r5, #0
 800dc12:	46ab      	mov	fp, r5
 800dc14:	9509      	str	r5, [sp, #36]	; 0x24
 800dc16:	9505      	str	r5, [sp, #20]
 800dc18:	2322      	movs	r3, #34	; 0x22
 800dc1a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800dd24 <_strtod_l+0x594>
 800dc1e:	6023      	str	r3, [r4, #0]
 800dc20:	f04f 0800 	mov.w	r8, #0
 800dc24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	f43f aded 	beq.w	800d806 <_strtod_l+0x76>
 800dc2c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800dc2e:	4620      	mov	r0, r4
 800dc30:	f002 febe 	bl	80109b0 <_Bfree>
 800dc34:	9905      	ldr	r1, [sp, #20]
 800dc36:	4620      	mov	r0, r4
 800dc38:	f002 feba 	bl	80109b0 <_Bfree>
 800dc3c:	4659      	mov	r1, fp
 800dc3e:	4620      	mov	r0, r4
 800dc40:	f002 feb6 	bl	80109b0 <_Bfree>
 800dc44:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dc46:	4620      	mov	r0, r4
 800dc48:	f002 feb2 	bl	80109b0 <_Bfree>
 800dc4c:	4629      	mov	r1, r5
 800dc4e:	4620      	mov	r0, r4
 800dc50:	f002 feae 	bl	80109b0 <_Bfree>
 800dc54:	e5d7      	b.n	800d806 <_strtod_l+0x76>
 800dc56:	4b32      	ldr	r3, [pc, #200]	; (800dd20 <_strtod_l+0x590>)
 800dc58:	9304      	str	r3, [sp, #16]
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	112d      	asrs	r5, r5, #4
 800dc5e:	4640      	mov	r0, r8
 800dc60:	4649      	mov	r1, r9
 800dc62:	469a      	mov	sl, r3
 800dc64:	2d01      	cmp	r5, #1
 800dc66:	dc21      	bgt.n	800dcac <_strtod_l+0x51c>
 800dc68:	b10b      	cbz	r3, 800dc6e <_strtod_l+0x4de>
 800dc6a:	4680      	mov	r8, r0
 800dc6c:	4689      	mov	r9, r1
 800dc6e:	492c      	ldr	r1, [pc, #176]	; (800dd20 <_strtod_l+0x590>)
 800dc70:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800dc74:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800dc78:	4642      	mov	r2, r8
 800dc7a:	464b      	mov	r3, r9
 800dc7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc80:	f7f2 fcba 	bl	80005f8 <__aeabi_dmul>
 800dc84:	4b27      	ldr	r3, [pc, #156]	; (800dd24 <_strtod_l+0x594>)
 800dc86:	460a      	mov	r2, r1
 800dc88:	400b      	ands	r3, r1
 800dc8a:	4927      	ldr	r1, [pc, #156]	; (800dd28 <_strtod_l+0x598>)
 800dc8c:	428b      	cmp	r3, r1
 800dc8e:	4680      	mov	r8, r0
 800dc90:	d8be      	bhi.n	800dc10 <_strtod_l+0x480>
 800dc92:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800dc96:	428b      	cmp	r3, r1
 800dc98:	bf86      	itte	hi
 800dc9a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800dd2c <_strtod_l+0x59c>
 800dc9e:	f04f 38ff 	movhi.w	r8, #4294967295
 800dca2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800dca6:	2300      	movs	r3, #0
 800dca8:	9304      	str	r3, [sp, #16]
 800dcaa:	e07b      	b.n	800dda4 <_strtod_l+0x614>
 800dcac:	07ea      	lsls	r2, r5, #31
 800dcae:	d505      	bpl.n	800dcbc <_strtod_l+0x52c>
 800dcb0:	9b04      	ldr	r3, [sp, #16]
 800dcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcb6:	f7f2 fc9f 	bl	80005f8 <__aeabi_dmul>
 800dcba:	2301      	movs	r3, #1
 800dcbc:	9a04      	ldr	r2, [sp, #16]
 800dcbe:	3208      	adds	r2, #8
 800dcc0:	f10a 0a01 	add.w	sl, sl, #1
 800dcc4:	106d      	asrs	r5, r5, #1
 800dcc6:	9204      	str	r2, [sp, #16]
 800dcc8:	e7cc      	b.n	800dc64 <_strtod_l+0x4d4>
 800dcca:	d0ec      	beq.n	800dca6 <_strtod_l+0x516>
 800dccc:	426d      	negs	r5, r5
 800dcce:	f015 020f 	ands.w	r2, r5, #15
 800dcd2:	d00a      	beq.n	800dcea <_strtod_l+0x55a>
 800dcd4:	4b11      	ldr	r3, [pc, #68]	; (800dd1c <_strtod_l+0x58c>)
 800dcd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dcda:	4640      	mov	r0, r8
 800dcdc:	4649      	mov	r1, r9
 800dcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce2:	f7f2 fdb3 	bl	800084c <__aeabi_ddiv>
 800dce6:	4680      	mov	r8, r0
 800dce8:	4689      	mov	r9, r1
 800dcea:	112d      	asrs	r5, r5, #4
 800dcec:	d0db      	beq.n	800dca6 <_strtod_l+0x516>
 800dcee:	2d1f      	cmp	r5, #31
 800dcf0:	dd1e      	ble.n	800dd30 <_strtod_l+0x5a0>
 800dcf2:	2500      	movs	r5, #0
 800dcf4:	46ab      	mov	fp, r5
 800dcf6:	9509      	str	r5, [sp, #36]	; 0x24
 800dcf8:	9505      	str	r5, [sp, #20]
 800dcfa:	2322      	movs	r3, #34	; 0x22
 800dcfc:	f04f 0800 	mov.w	r8, #0
 800dd00:	f04f 0900 	mov.w	r9, #0
 800dd04:	6023      	str	r3, [r4, #0]
 800dd06:	e78d      	b.n	800dc24 <_strtod_l+0x494>
 800dd08:	08011f3d 	.word	0x08011f3d
 800dd0c:	08011ef4 	.word	0x08011ef4
 800dd10:	08011f35 	.word	0x08011f35
 800dd14:	08011f74 	.word	0x08011f74
 800dd18:	08012301 	.word	0x08012301
 800dd1c:	080120e0 	.word	0x080120e0
 800dd20:	080120b8 	.word	0x080120b8
 800dd24:	7ff00000 	.word	0x7ff00000
 800dd28:	7ca00000 	.word	0x7ca00000
 800dd2c:	7fefffff 	.word	0x7fefffff
 800dd30:	f015 0310 	ands.w	r3, r5, #16
 800dd34:	bf18      	it	ne
 800dd36:	236a      	movne	r3, #106	; 0x6a
 800dd38:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800e0dc <_strtod_l+0x94c>
 800dd3c:	9304      	str	r3, [sp, #16]
 800dd3e:	4640      	mov	r0, r8
 800dd40:	4649      	mov	r1, r9
 800dd42:	2300      	movs	r3, #0
 800dd44:	07ea      	lsls	r2, r5, #31
 800dd46:	d504      	bpl.n	800dd52 <_strtod_l+0x5c2>
 800dd48:	e9da 2300 	ldrd	r2, r3, [sl]
 800dd4c:	f7f2 fc54 	bl	80005f8 <__aeabi_dmul>
 800dd50:	2301      	movs	r3, #1
 800dd52:	106d      	asrs	r5, r5, #1
 800dd54:	f10a 0a08 	add.w	sl, sl, #8
 800dd58:	d1f4      	bne.n	800dd44 <_strtod_l+0x5b4>
 800dd5a:	b10b      	cbz	r3, 800dd60 <_strtod_l+0x5d0>
 800dd5c:	4680      	mov	r8, r0
 800dd5e:	4689      	mov	r9, r1
 800dd60:	9b04      	ldr	r3, [sp, #16]
 800dd62:	b1bb      	cbz	r3, 800dd94 <_strtod_l+0x604>
 800dd64:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800dd68:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	4649      	mov	r1, r9
 800dd70:	dd10      	ble.n	800dd94 <_strtod_l+0x604>
 800dd72:	2b1f      	cmp	r3, #31
 800dd74:	f340 811e 	ble.w	800dfb4 <_strtod_l+0x824>
 800dd78:	2b34      	cmp	r3, #52	; 0x34
 800dd7a:	bfde      	ittt	le
 800dd7c:	f04f 33ff 	movle.w	r3, #4294967295
 800dd80:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800dd84:	4093      	lslle	r3, r2
 800dd86:	f04f 0800 	mov.w	r8, #0
 800dd8a:	bfcc      	ite	gt
 800dd8c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800dd90:	ea03 0901 	andle.w	r9, r3, r1
 800dd94:	2200      	movs	r2, #0
 800dd96:	2300      	movs	r3, #0
 800dd98:	4640      	mov	r0, r8
 800dd9a:	4649      	mov	r1, r9
 800dd9c:	f7f2 fe94 	bl	8000ac8 <__aeabi_dcmpeq>
 800dda0:	2800      	cmp	r0, #0
 800dda2:	d1a6      	bne.n	800dcf2 <_strtod_l+0x562>
 800dda4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dda6:	9300      	str	r3, [sp, #0]
 800dda8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddaa:	4633      	mov	r3, r6
 800ddac:	465a      	mov	r2, fp
 800ddae:	4620      	mov	r0, r4
 800ddb0:	f002 fe66 	bl	8010a80 <__s2b>
 800ddb4:	9009      	str	r0, [sp, #36]	; 0x24
 800ddb6:	2800      	cmp	r0, #0
 800ddb8:	f43f af2a 	beq.w	800dc10 <_strtod_l+0x480>
 800ddbc:	9a08      	ldr	r2, [sp, #32]
 800ddbe:	9b05      	ldr	r3, [sp, #20]
 800ddc0:	2a00      	cmp	r2, #0
 800ddc2:	eba3 0307 	sub.w	r3, r3, r7
 800ddc6:	bfa8      	it	ge
 800ddc8:	2300      	movge	r3, #0
 800ddca:	930c      	str	r3, [sp, #48]	; 0x30
 800ddcc:	2500      	movs	r5, #0
 800ddce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ddd2:	9312      	str	r3, [sp, #72]	; 0x48
 800ddd4:	46ab      	mov	fp, r5
 800ddd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddd8:	4620      	mov	r0, r4
 800ddda:	6859      	ldr	r1, [r3, #4]
 800dddc:	f002 fda8 	bl	8010930 <_Balloc>
 800dde0:	9005      	str	r0, [sp, #20]
 800dde2:	2800      	cmp	r0, #0
 800dde4:	f43f af18 	beq.w	800dc18 <_strtod_l+0x488>
 800dde8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddea:	691a      	ldr	r2, [r3, #16]
 800ddec:	3202      	adds	r2, #2
 800ddee:	f103 010c 	add.w	r1, r3, #12
 800ddf2:	0092      	lsls	r2, r2, #2
 800ddf4:	300c      	adds	r0, #12
 800ddf6:	f001 fb4c 	bl	800f492 <memcpy>
 800ddfa:	ec49 8b10 	vmov	d0, r8, r9
 800ddfe:	aa18      	add	r2, sp, #96	; 0x60
 800de00:	a917      	add	r1, sp, #92	; 0x5c
 800de02:	4620      	mov	r0, r4
 800de04:	f003 f970 	bl	80110e8 <__d2b>
 800de08:	ec49 8b18 	vmov	d8, r8, r9
 800de0c:	9016      	str	r0, [sp, #88]	; 0x58
 800de0e:	2800      	cmp	r0, #0
 800de10:	f43f af02 	beq.w	800dc18 <_strtod_l+0x488>
 800de14:	2101      	movs	r1, #1
 800de16:	4620      	mov	r0, r4
 800de18:	f002 feca 	bl	8010bb0 <__i2b>
 800de1c:	4683      	mov	fp, r0
 800de1e:	2800      	cmp	r0, #0
 800de20:	f43f aefa 	beq.w	800dc18 <_strtod_l+0x488>
 800de24:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800de26:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800de28:	2e00      	cmp	r6, #0
 800de2a:	bfab      	itete	ge
 800de2c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800de2e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800de30:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800de32:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800de36:	bfac      	ite	ge
 800de38:	eb06 0a03 	addge.w	sl, r6, r3
 800de3c:	1b9f      	sublt	r7, r3, r6
 800de3e:	9b04      	ldr	r3, [sp, #16]
 800de40:	1af6      	subs	r6, r6, r3
 800de42:	4416      	add	r6, r2
 800de44:	4ba0      	ldr	r3, [pc, #640]	; (800e0c8 <_strtod_l+0x938>)
 800de46:	3e01      	subs	r6, #1
 800de48:	429e      	cmp	r6, r3
 800de4a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800de4e:	f280 80c4 	bge.w	800dfda <_strtod_l+0x84a>
 800de52:	1b9b      	subs	r3, r3, r6
 800de54:	2b1f      	cmp	r3, #31
 800de56:	eba2 0203 	sub.w	r2, r2, r3
 800de5a:	f04f 0101 	mov.w	r1, #1
 800de5e:	f300 80b0 	bgt.w	800dfc2 <_strtod_l+0x832>
 800de62:	fa01 f303 	lsl.w	r3, r1, r3
 800de66:	930e      	str	r3, [sp, #56]	; 0x38
 800de68:	2300      	movs	r3, #0
 800de6a:	930d      	str	r3, [sp, #52]	; 0x34
 800de6c:	eb0a 0602 	add.w	r6, sl, r2
 800de70:	9b04      	ldr	r3, [sp, #16]
 800de72:	45b2      	cmp	sl, r6
 800de74:	4417      	add	r7, r2
 800de76:	441f      	add	r7, r3
 800de78:	4653      	mov	r3, sl
 800de7a:	bfa8      	it	ge
 800de7c:	4633      	movge	r3, r6
 800de7e:	42bb      	cmp	r3, r7
 800de80:	bfa8      	it	ge
 800de82:	463b      	movge	r3, r7
 800de84:	2b00      	cmp	r3, #0
 800de86:	bfc2      	ittt	gt
 800de88:	1af6      	subgt	r6, r6, r3
 800de8a:	1aff      	subgt	r7, r7, r3
 800de8c:	ebaa 0a03 	subgt.w	sl, sl, r3
 800de90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de92:	2b00      	cmp	r3, #0
 800de94:	dd17      	ble.n	800dec6 <_strtod_l+0x736>
 800de96:	4659      	mov	r1, fp
 800de98:	461a      	mov	r2, r3
 800de9a:	4620      	mov	r0, r4
 800de9c:	f002 ff48 	bl	8010d30 <__pow5mult>
 800dea0:	4683      	mov	fp, r0
 800dea2:	2800      	cmp	r0, #0
 800dea4:	f43f aeb8 	beq.w	800dc18 <_strtod_l+0x488>
 800dea8:	4601      	mov	r1, r0
 800deaa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800deac:	4620      	mov	r0, r4
 800deae:	f002 fe95 	bl	8010bdc <__multiply>
 800deb2:	900b      	str	r0, [sp, #44]	; 0x2c
 800deb4:	2800      	cmp	r0, #0
 800deb6:	f43f aeaf 	beq.w	800dc18 <_strtod_l+0x488>
 800deba:	9916      	ldr	r1, [sp, #88]	; 0x58
 800debc:	4620      	mov	r0, r4
 800debe:	f002 fd77 	bl	80109b0 <_Bfree>
 800dec2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dec4:	9316      	str	r3, [sp, #88]	; 0x58
 800dec6:	2e00      	cmp	r6, #0
 800dec8:	f300 808c 	bgt.w	800dfe4 <_strtod_l+0x854>
 800decc:	9b08      	ldr	r3, [sp, #32]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	dd08      	ble.n	800dee4 <_strtod_l+0x754>
 800ded2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ded4:	9905      	ldr	r1, [sp, #20]
 800ded6:	4620      	mov	r0, r4
 800ded8:	f002 ff2a 	bl	8010d30 <__pow5mult>
 800dedc:	9005      	str	r0, [sp, #20]
 800dede:	2800      	cmp	r0, #0
 800dee0:	f43f ae9a 	beq.w	800dc18 <_strtod_l+0x488>
 800dee4:	2f00      	cmp	r7, #0
 800dee6:	dd08      	ble.n	800defa <_strtod_l+0x76a>
 800dee8:	9905      	ldr	r1, [sp, #20]
 800deea:	463a      	mov	r2, r7
 800deec:	4620      	mov	r0, r4
 800deee:	f002 ff79 	bl	8010de4 <__lshift>
 800def2:	9005      	str	r0, [sp, #20]
 800def4:	2800      	cmp	r0, #0
 800def6:	f43f ae8f 	beq.w	800dc18 <_strtod_l+0x488>
 800defa:	f1ba 0f00 	cmp.w	sl, #0
 800defe:	dd08      	ble.n	800df12 <_strtod_l+0x782>
 800df00:	4659      	mov	r1, fp
 800df02:	4652      	mov	r2, sl
 800df04:	4620      	mov	r0, r4
 800df06:	f002 ff6d 	bl	8010de4 <__lshift>
 800df0a:	4683      	mov	fp, r0
 800df0c:	2800      	cmp	r0, #0
 800df0e:	f43f ae83 	beq.w	800dc18 <_strtod_l+0x488>
 800df12:	9a05      	ldr	r2, [sp, #20]
 800df14:	9916      	ldr	r1, [sp, #88]	; 0x58
 800df16:	4620      	mov	r0, r4
 800df18:	f002 ffec 	bl	8010ef4 <__mdiff>
 800df1c:	4605      	mov	r5, r0
 800df1e:	2800      	cmp	r0, #0
 800df20:	f43f ae7a 	beq.w	800dc18 <_strtod_l+0x488>
 800df24:	68c3      	ldr	r3, [r0, #12]
 800df26:	930b      	str	r3, [sp, #44]	; 0x2c
 800df28:	2300      	movs	r3, #0
 800df2a:	60c3      	str	r3, [r0, #12]
 800df2c:	4659      	mov	r1, fp
 800df2e:	f002 ffc5 	bl	8010ebc <__mcmp>
 800df32:	2800      	cmp	r0, #0
 800df34:	da60      	bge.n	800dff8 <_strtod_l+0x868>
 800df36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df38:	ea53 0308 	orrs.w	r3, r3, r8
 800df3c:	f040 8084 	bne.w	800e048 <_strtod_l+0x8b8>
 800df40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800df44:	2b00      	cmp	r3, #0
 800df46:	d17f      	bne.n	800e048 <_strtod_l+0x8b8>
 800df48:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800df4c:	0d1b      	lsrs	r3, r3, #20
 800df4e:	051b      	lsls	r3, r3, #20
 800df50:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800df54:	d978      	bls.n	800e048 <_strtod_l+0x8b8>
 800df56:	696b      	ldr	r3, [r5, #20]
 800df58:	b913      	cbnz	r3, 800df60 <_strtod_l+0x7d0>
 800df5a:	692b      	ldr	r3, [r5, #16]
 800df5c:	2b01      	cmp	r3, #1
 800df5e:	dd73      	ble.n	800e048 <_strtod_l+0x8b8>
 800df60:	4629      	mov	r1, r5
 800df62:	2201      	movs	r2, #1
 800df64:	4620      	mov	r0, r4
 800df66:	f002 ff3d 	bl	8010de4 <__lshift>
 800df6a:	4659      	mov	r1, fp
 800df6c:	4605      	mov	r5, r0
 800df6e:	f002 ffa5 	bl	8010ebc <__mcmp>
 800df72:	2800      	cmp	r0, #0
 800df74:	dd68      	ble.n	800e048 <_strtod_l+0x8b8>
 800df76:	9904      	ldr	r1, [sp, #16]
 800df78:	4a54      	ldr	r2, [pc, #336]	; (800e0cc <_strtod_l+0x93c>)
 800df7a:	464b      	mov	r3, r9
 800df7c:	2900      	cmp	r1, #0
 800df7e:	f000 8084 	beq.w	800e08a <_strtod_l+0x8fa>
 800df82:	ea02 0109 	and.w	r1, r2, r9
 800df86:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800df8a:	dc7e      	bgt.n	800e08a <_strtod_l+0x8fa>
 800df8c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800df90:	f77f aeb3 	ble.w	800dcfa <_strtod_l+0x56a>
 800df94:	4b4e      	ldr	r3, [pc, #312]	; (800e0d0 <_strtod_l+0x940>)
 800df96:	4640      	mov	r0, r8
 800df98:	4649      	mov	r1, r9
 800df9a:	2200      	movs	r2, #0
 800df9c:	f7f2 fb2c 	bl	80005f8 <__aeabi_dmul>
 800dfa0:	4b4a      	ldr	r3, [pc, #296]	; (800e0cc <_strtod_l+0x93c>)
 800dfa2:	400b      	ands	r3, r1
 800dfa4:	4680      	mov	r8, r0
 800dfa6:	4689      	mov	r9, r1
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	f47f ae3f 	bne.w	800dc2c <_strtod_l+0x49c>
 800dfae:	2322      	movs	r3, #34	; 0x22
 800dfb0:	6023      	str	r3, [r4, #0]
 800dfb2:	e63b      	b.n	800dc2c <_strtod_l+0x49c>
 800dfb4:	f04f 32ff 	mov.w	r2, #4294967295
 800dfb8:	fa02 f303 	lsl.w	r3, r2, r3
 800dfbc:	ea03 0808 	and.w	r8, r3, r8
 800dfc0:	e6e8      	b.n	800dd94 <_strtod_l+0x604>
 800dfc2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800dfc6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800dfca:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800dfce:	36e2      	adds	r6, #226	; 0xe2
 800dfd0:	fa01 f306 	lsl.w	r3, r1, r6
 800dfd4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800dfd8:	e748      	b.n	800de6c <_strtod_l+0x6dc>
 800dfda:	2100      	movs	r1, #0
 800dfdc:	2301      	movs	r3, #1
 800dfde:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800dfe2:	e743      	b.n	800de6c <_strtod_l+0x6dc>
 800dfe4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800dfe6:	4632      	mov	r2, r6
 800dfe8:	4620      	mov	r0, r4
 800dfea:	f002 fefb 	bl	8010de4 <__lshift>
 800dfee:	9016      	str	r0, [sp, #88]	; 0x58
 800dff0:	2800      	cmp	r0, #0
 800dff2:	f47f af6b 	bne.w	800decc <_strtod_l+0x73c>
 800dff6:	e60f      	b.n	800dc18 <_strtod_l+0x488>
 800dff8:	46ca      	mov	sl, r9
 800dffa:	d171      	bne.n	800e0e0 <_strtod_l+0x950>
 800dffc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dffe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e002:	b352      	cbz	r2, 800e05a <_strtod_l+0x8ca>
 800e004:	4a33      	ldr	r2, [pc, #204]	; (800e0d4 <_strtod_l+0x944>)
 800e006:	4293      	cmp	r3, r2
 800e008:	d12a      	bne.n	800e060 <_strtod_l+0x8d0>
 800e00a:	9b04      	ldr	r3, [sp, #16]
 800e00c:	4641      	mov	r1, r8
 800e00e:	b1fb      	cbz	r3, 800e050 <_strtod_l+0x8c0>
 800e010:	4b2e      	ldr	r3, [pc, #184]	; (800e0cc <_strtod_l+0x93c>)
 800e012:	ea09 0303 	and.w	r3, r9, r3
 800e016:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e01a:	f04f 32ff 	mov.w	r2, #4294967295
 800e01e:	d81a      	bhi.n	800e056 <_strtod_l+0x8c6>
 800e020:	0d1b      	lsrs	r3, r3, #20
 800e022:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e026:	fa02 f303 	lsl.w	r3, r2, r3
 800e02a:	4299      	cmp	r1, r3
 800e02c:	d118      	bne.n	800e060 <_strtod_l+0x8d0>
 800e02e:	4b2a      	ldr	r3, [pc, #168]	; (800e0d8 <_strtod_l+0x948>)
 800e030:	459a      	cmp	sl, r3
 800e032:	d102      	bne.n	800e03a <_strtod_l+0x8aa>
 800e034:	3101      	adds	r1, #1
 800e036:	f43f adef 	beq.w	800dc18 <_strtod_l+0x488>
 800e03a:	4b24      	ldr	r3, [pc, #144]	; (800e0cc <_strtod_l+0x93c>)
 800e03c:	ea0a 0303 	and.w	r3, sl, r3
 800e040:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800e044:	f04f 0800 	mov.w	r8, #0
 800e048:	9b04      	ldr	r3, [sp, #16]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d1a2      	bne.n	800df94 <_strtod_l+0x804>
 800e04e:	e5ed      	b.n	800dc2c <_strtod_l+0x49c>
 800e050:	f04f 33ff 	mov.w	r3, #4294967295
 800e054:	e7e9      	b.n	800e02a <_strtod_l+0x89a>
 800e056:	4613      	mov	r3, r2
 800e058:	e7e7      	b.n	800e02a <_strtod_l+0x89a>
 800e05a:	ea53 0308 	orrs.w	r3, r3, r8
 800e05e:	d08a      	beq.n	800df76 <_strtod_l+0x7e6>
 800e060:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e062:	b1e3      	cbz	r3, 800e09e <_strtod_l+0x90e>
 800e064:	ea13 0f0a 	tst.w	r3, sl
 800e068:	d0ee      	beq.n	800e048 <_strtod_l+0x8b8>
 800e06a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e06c:	9a04      	ldr	r2, [sp, #16]
 800e06e:	4640      	mov	r0, r8
 800e070:	4649      	mov	r1, r9
 800e072:	b1c3      	cbz	r3, 800e0a6 <_strtod_l+0x916>
 800e074:	f7ff fb70 	bl	800d758 <sulp>
 800e078:	4602      	mov	r2, r0
 800e07a:	460b      	mov	r3, r1
 800e07c:	ec51 0b18 	vmov	r0, r1, d8
 800e080:	f7f2 f904 	bl	800028c <__adddf3>
 800e084:	4680      	mov	r8, r0
 800e086:	4689      	mov	r9, r1
 800e088:	e7de      	b.n	800e048 <_strtod_l+0x8b8>
 800e08a:	4013      	ands	r3, r2
 800e08c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e090:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800e094:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800e098:	f04f 38ff 	mov.w	r8, #4294967295
 800e09c:	e7d4      	b.n	800e048 <_strtod_l+0x8b8>
 800e09e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e0a0:	ea13 0f08 	tst.w	r3, r8
 800e0a4:	e7e0      	b.n	800e068 <_strtod_l+0x8d8>
 800e0a6:	f7ff fb57 	bl	800d758 <sulp>
 800e0aa:	4602      	mov	r2, r0
 800e0ac:	460b      	mov	r3, r1
 800e0ae:	ec51 0b18 	vmov	r0, r1, d8
 800e0b2:	f7f2 f8e9 	bl	8000288 <__aeabi_dsub>
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	4680      	mov	r8, r0
 800e0bc:	4689      	mov	r9, r1
 800e0be:	f7f2 fd03 	bl	8000ac8 <__aeabi_dcmpeq>
 800e0c2:	2800      	cmp	r0, #0
 800e0c4:	d0c0      	beq.n	800e048 <_strtod_l+0x8b8>
 800e0c6:	e618      	b.n	800dcfa <_strtod_l+0x56a>
 800e0c8:	fffffc02 	.word	0xfffffc02
 800e0cc:	7ff00000 	.word	0x7ff00000
 800e0d0:	39500000 	.word	0x39500000
 800e0d4:	000fffff 	.word	0x000fffff
 800e0d8:	7fefffff 	.word	0x7fefffff
 800e0dc:	08011f08 	.word	0x08011f08
 800e0e0:	4659      	mov	r1, fp
 800e0e2:	4628      	mov	r0, r5
 800e0e4:	f003 f85a 	bl	801119c <__ratio>
 800e0e8:	ec57 6b10 	vmov	r6, r7, d0
 800e0ec:	ee10 0a10 	vmov	r0, s0
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e0f6:	4639      	mov	r1, r7
 800e0f8:	f7f2 fcfa 	bl	8000af0 <__aeabi_dcmple>
 800e0fc:	2800      	cmp	r0, #0
 800e0fe:	d071      	beq.n	800e1e4 <_strtod_l+0xa54>
 800e100:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e102:	2b00      	cmp	r3, #0
 800e104:	d17c      	bne.n	800e200 <_strtod_l+0xa70>
 800e106:	f1b8 0f00 	cmp.w	r8, #0
 800e10a:	d15a      	bne.n	800e1c2 <_strtod_l+0xa32>
 800e10c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e110:	2b00      	cmp	r3, #0
 800e112:	d15d      	bne.n	800e1d0 <_strtod_l+0xa40>
 800e114:	4b90      	ldr	r3, [pc, #576]	; (800e358 <_strtod_l+0xbc8>)
 800e116:	2200      	movs	r2, #0
 800e118:	4630      	mov	r0, r6
 800e11a:	4639      	mov	r1, r7
 800e11c:	f7f2 fcde 	bl	8000adc <__aeabi_dcmplt>
 800e120:	2800      	cmp	r0, #0
 800e122:	d15c      	bne.n	800e1de <_strtod_l+0xa4e>
 800e124:	4630      	mov	r0, r6
 800e126:	4639      	mov	r1, r7
 800e128:	4b8c      	ldr	r3, [pc, #560]	; (800e35c <_strtod_l+0xbcc>)
 800e12a:	2200      	movs	r2, #0
 800e12c:	f7f2 fa64 	bl	80005f8 <__aeabi_dmul>
 800e130:	4606      	mov	r6, r0
 800e132:	460f      	mov	r7, r1
 800e134:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800e138:	9606      	str	r6, [sp, #24]
 800e13a:	9307      	str	r3, [sp, #28]
 800e13c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e140:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e144:	4b86      	ldr	r3, [pc, #536]	; (800e360 <_strtod_l+0xbd0>)
 800e146:	ea0a 0303 	and.w	r3, sl, r3
 800e14a:	930d      	str	r3, [sp, #52]	; 0x34
 800e14c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e14e:	4b85      	ldr	r3, [pc, #532]	; (800e364 <_strtod_l+0xbd4>)
 800e150:	429a      	cmp	r2, r3
 800e152:	f040 8090 	bne.w	800e276 <_strtod_l+0xae6>
 800e156:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800e15a:	ec49 8b10 	vmov	d0, r8, r9
 800e15e:	f002 ff53 	bl	8011008 <__ulp>
 800e162:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e166:	ec51 0b10 	vmov	r0, r1, d0
 800e16a:	f7f2 fa45 	bl	80005f8 <__aeabi_dmul>
 800e16e:	4642      	mov	r2, r8
 800e170:	464b      	mov	r3, r9
 800e172:	f7f2 f88b 	bl	800028c <__adddf3>
 800e176:	460b      	mov	r3, r1
 800e178:	4979      	ldr	r1, [pc, #484]	; (800e360 <_strtod_l+0xbd0>)
 800e17a:	4a7b      	ldr	r2, [pc, #492]	; (800e368 <_strtod_l+0xbd8>)
 800e17c:	4019      	ands	r1, r3
 800e17e:	4291      	cmp	r1, r2
 800e180:	4680      	mov	r8, r0
 800e182:	d944      	bls.n	800e20e <_strtod_l+0xa7e>
 800e184:	ee18 2a90 	vmov	r2, s17
 800e188:	4b78      	ldr	r3, [pc, #480]	; (800e36c <_strtod_l+0xbdc>)
 800e18a:	429a      	cmp	r2, r3
 800e18c:	d104      	bne.n	800e198 <_strtod_l+0xa08>
 800e18e:	ee18 3a10 	vmov	r3, s16
 800e192:	3301      	adds	r3, #1
 800e194:	f43f ad40 	beq.w	800dc18 <_strtod_l+0x488>
 800e198:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800e36c <_strtod_l+0xbdc>
 800e19c:	f04f 38ff 	mov.w	r8, #4294967295
 800e1a0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	f002 fc04 	bl	80109b0 <_Bfree>
 800e1a8:	9905      	ldr	r1, [sp, #20]
 800e1aa:	4620      	mov	r0, r4
 800e1ac:	f002 fc00 	bl	80109b0 <_Bfree>
 800e1b0:	4659      	mov	r1, fp
 800e1b2:	4620      	mov	r0, r4
 800e1b4:	f002 fbfc 	bl	80109b0 <_Bfree>
 800e1b8:	4629      	mov	r1, r5
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	f002 fbf8 	bl	80109b0 <_Bfree>
 800e1c0:	e609      	b.n	800ddd6 <_strtod_l+0x646>
 800e1c2:	f1b8 0f01 	cmp.w	r8, #1
 800e1c6:	d103      	bne.n	800e1d0 <_strtod_l+0xa40>
 800e1c8:	f1b9 0f00 	cmp.w	r9, #0
 800e1cc:	f43f ad95 	beq.w	800dcfa <_strtod_l+0x56a>
 800e1d0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800e328 <_strtod_l+0xb98>
 800e1d4:	4f60      	ldr	r7, [pc, #384]	; (800e358 <_strtod_l+0xbc8>)
 800e1d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e1da:	2600      	movs	r6, #0
 800e1dc:	e7ae      	b.n	800e13c <_strtod_l+0x9ac>
 800e1de:	4f5f      	ldr	r7, [pc, #380]	; (800e35c <_strtod_l+0xbcc>)
 800e1e0:	2600      	movs	r6, #0
 800e1e2:	e7a7      	b.n	800e134 <_strtod_l+0x9a4>
 800e1e4:	4b5d      	ldr	r3, [pc, #372]	; (800e35c <_strtod_l+0xbcc>)
 800e1e6:	4630      	mov	r0, r6
 800e1e8:	4639      	mov	r1, r7
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	f7f2 fa04 	bl	80005f8 <__aeabi_dmul>
 800e1f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e1f2:	4606      	mov	r6, r0
 800e1f4:	460f      	mov	r7, r1
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d09c      	beq.n	800e134 <_strtod_l+0x9a4>
 800e1fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e1fe:	e79d      	b.n	800e13c <_strtod_l+0x9ac>
 800e200:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800e330 <_strtod_l+0xba0>
 800e204:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e208:	ec57 6b17 	vmov	r6, r7, d7
 800e20c:	e796      	b.n	800e13c <_strtod_l+0x9ac>
 800e20e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800e212:	9b04      	ldr	r3, [sp, #16]
 800e214:	46ca      	mov	sl, r9
 800e216:	2b00      	cmp	r3, #0
 800e218:	d1c2      	bne.n	800e1a0 <_strtod_l+0xa10>
 800e21a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e21e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e220:	0d1b      	lsrs	r3, r3, #20
 800e222:	051b      	lsls	r3, r3, #20
 800e224:	429a      	cmp	r2, r3
 800e226:	d1bb      	bne.n	800e1a0 <_strtod_l+0xa10>
 800e228:	4630      	mov	r0, r6
 800e22a:	4639      	mov	r1, r7
 800e22c:	f7f2 fd44 	bl	8000cb8 <__aeabi_d2lz>
 800e230:	f7f2 f9b4 	bl	800059c <__aeabi_l2d>
 800e234:	4602      	mov	r2, r0
 800e236:	460b      	mov	r3, r1
 800e238:	4630      	mov	r0, r6
 800e23a:	4639      	mov	r1, r7
 800e23c:	f7f2 f824 	bl	8000288 <__aeabi_dsub>
 800e240:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e242:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e246:	ea43 0308 	orr.w	r3, r3, r8
 800e24a:	4313      	orrs	r3, r2
 800e24c:	4606      	mov	r6, r0
 800e24e:	460f      	mov	r7, r1
 800e250:	d054      	beq.n	800e2fc <_strtod_l+0xb6c>
 800e252:	a339      	add	r3, pc, #228	; (adr r3, 800e338 <_strtod_l+0xba8>)
 800e254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e258:	f7f2 fc40 	bl	8000adc <__aeabi_dcmplt>
 800e25c:	2800      	cmp	r0, #0
 800e25e:	f47f ace5 	bne.w	800dc2c <_strtod_l+0x49c>
 800e262:	a337      	add	r3, pc, #220	; (adr r3, 800e340 <_strtod_l+0xbb0>)
 800e264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e268:	4630      	mov	r0, r6
 800e26a:	4639      	mov	r1, r7
 800e26c:	f7f2 fc54 	bl	8000b18 <__aeabi_dcmpgt>
 800e270:	2800      	cmp	r0, #0
 800e272:	d095      	beq.n	800e1a0 <_strtod_l+0xa10>
 800e274:	e4da      	b.n	800dc2c <_strtod_l+0x49c>
 800e276:	9b04      	ldr	r3, [sp, #16]
 800e278:	b333      	cbz	r3, 800e2c8 <_strtod_l+0xb38>
 800e27a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e27c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e280:	d822      	bhi.n	800e2c8 <_strtod_l+0xb38>
 800e282:	a331      	add	r3, pc, #196	; (adr r3, 800e348 <_strtod_l+0xbb8>)
 800e284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e288:	4630      	mov	r0, r6
 800e28a:	4639      	mov	r1, r7
 800e28c:	f7f2 fc30 	bl	8000af0 <__aeabi_dcmple>
 800e290:	b1a0      	cbz	r0, 800e2bc <_strtod_l+0xb2c>
 800e292:	4639      	mov	r1, r7
 800e294:	4630      	mov	r0, r6
 800e296:	f7f2 fc87 	bl	8000ba8 <__aeabi_d2uiz>
 800e29a:	2801      	cmp	r0, #1
 800e29c:	bf38      	it	cc
 800e29e:	2001      	movcc	r0, #1
 800e2a0:	f7f2 f930 	bl	8000504 <__aeabi_ui2d>
 800e2a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2a6:	4606      	mov	r6, r0
 800e2a8:	460f      	mov	r7, r1
 800e2aa:	bb23      	cbnz	r3, 800e2f6 <_strtod_l+0xb66>
 800e2ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e2b0:	9010      	str	r0, [sp, #64]	; 0x40
 800e2b2:	9311      	str	r3, [sp, #68]	; 0x44
 800e2b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e2b8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e2bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e2be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e2c0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e2c4:	1a9b      	subs	r3, r3, r2
 800e2c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800e2c8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e2cc:	eeb0 0a48 	vmov.f32	s0, s16
 800e2d0:	eef0 0a68 	vmov.f32	s1, s17
 800e2d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800e2d8:	f002 fe96 	bl	8011008 <__ulp>
 800e2dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e2e0:	ec53 2b10 	vmov	r2, r3, d0
 800e2e4:	f7f2 f988 	bl	80005f8 <__aeabi_dmul>
 800e2e8:	ec53 2b18 	vmov	r2, r3, d8
 800e2ec:	f7f1 ffce 	bl	800028c <__adddf3>
 800e2f0:	4680      	mov	r8, r0
 800e2f2:	4689      	mov	r9, r1
 800e2f4:	e78d      	b.n	800e212 <_strtod_l+0xa82>
 800e2f6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800e2fa:	e7db      	b.n	800e2b4 <_strtod_l+0xb24>
 800e2fc:	a314      	add	r3, pc, #80	; (adr r3, 800e350 <_strtod_l+0xbc0>)
 800e2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e302:	f7f2 fbeb 	bl	8000adc <__aeabi_dcmplt>
 800e306:	e7b3      	b.n	800e270 <_strtod_l+0xae0>
 800e308:	2300      	movs	r3, #0
 800e30a:	930a      	str	r3, [sp, #40]	; 0x28
 800e30c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e30e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e310:	6013      	str	r3, [r2, #0]
 800e312:	f7ff ba7c 	b.w	800d80e <_strtod_l+0x7e>
 800e316:	2a65      	cmp	r2, #101	; 0x65
 800e318:	f43f ab75 	beq.w	800da06 <_strtod_l+0x276>
 800e31c:	2a45      	cmp	r2, #69	; 0x45
 800e31e:	f43f ab72 	beq.w	800da06 <_strtod_l+0x276>
 800e322:	2301      	movs	r3, #1
 800e324:	f7ff bbaa 	b.w	800da7c <_strtod_l+0x2ec>
 800e328:	00000000 	.word	0x00000000
 800e32c:	bff00000 	.word	0xbff00000
 800e330:	00000000 	.word	0x00000000
 800e334:	3ff00000 	.word	0x3ff00000
 800e338:	94a03595 	.word	0x94a03595
 800e33c:	3fdfffff 	.word	0x3fdfffff
 800e340:	35afe535 	.word	0x35afe535
 800e344:	3fe00000 	.word	0x3fe00000
 800e348:	ffc00000 	.word	0xffc00000
 800e34c:	41dfffff 	.word	0x41dfffff
 800e350:	94a03595 	.word	0x94a03595
 800e354:	3fcfffff 	.word	0x3fcfffff
 800e358:	3ff00000 	.word	0x3ff00000
 800e35c:	3fe00000 	.word	0x3fe00000
 800e360:	7ff00000 	.word	0x7ff00000
 800e364:	7fe00000 	.word	0x7fe00000
 800e368:	7c9fffff 	.word	0x7c9fffff
 800e36c:	7fefffff 	.word	0x7fefffff

0800e370 <_strtod_r>:
 800e370:	4b01      	ldr	r3, [pc, #4]	; (800e378 <_strtod_r+0x8>)
 800e372:	f7ff ba0d 	b.w	800d790 <_strtod_l>
 800e376:	bf00      	nop
 800e378:	20000038 	.word	0x20000038

0800e37c <strtod>:
 800e37c:	460a      	mov	r2, r1
 800e37e:	4601      	mov	r1, r0
 800e380:	4802      	ldr	r0, [pc, #8]	; (800e38c <strtod+0x10>)
 800e382:	4b03      	ldr	r3, [pc, #12]	; (800e390 <strtod+0x14>)
 800e384:	6800      	ldr	r0, [r0, #0]
 800e386:	f7ff ba03 	b.w	800d790 <_strtod_l>
 800e38a:	bf00      	nop
 800e38c:	200001f0 	.word	0x200001f0
 800e390:	20000038 	.word	0x20000038

0800e394 <__cvt>:
 800e394:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e398:	ec55 4b10 	vmov	r4, r5, d0
 800e39c:	2d00      	cmp	r5, #0
 800e39e:	460e      	mov	r6, r1
 800e3a0:	4619      	mov	r1, r3
 800e3a2:	462b      	mov	r3, r5
 800e3a4:	bfbb      	ittet	lt
 800e3a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e3aa:	461d      	movlt	r5, r3
 800e3ac:	2300      	movge	r3, #0
 800e3ae:	232d      	movlt	r3, #45	; 0x2d
 800e3b0:	700b      	strb	r3, [r1, #0]
 800e3b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e3b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e3b8:	4691      	mov	r9, r2
 800e3ba:	f023 0820 	bic.w	r8, r3, #32
 800e3be:	bfbc      	itt	lt
 800e3c0:	4622      	movlt	r2, r4
 800e3c2:	4614      	movlt	r4, r2
 800e3c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e3c8:	d005      	beq.n	800e3d6 <__cvt+0x42>
 800e3ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e3ce:	d100      	bne.n	800e3d2 <__cvt+0x3e>
 800e3d0:	3601      	adds	r6, #1
 800e3d2:	2102      	movs	r1, #2
 800e3d4:	e000      	b.n	800e3d8 <__cvt+0x44>
 800e3d6:	2103      	movs	r1, #3
 800e3d8:	ab03      	add	r3, sp, #12
 800e3da:	9301      	str	r3, [sp, #4]
 800e3dc:	ab02      	add	r3, sp, #8
 800e3de:	9300      	str	r3, [sp, #0]
 800e3e0:	ec45 4b10 	vmov	d0, r4, r5
 800e3e4:	4653      	mov	r3, sl
 800e3e6:	4632      	mov	r2, r6
 800e3e8:	f001 f8fa 	bl	800f5e0 <_dtoa_r>
 800e3ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e3f0:	4607      	mov	r7, r0
 800e3f2:	d102      	bne.n	800e3fa <__cvt+0x66>
 800e3f4:	f019 0f01 	tst.w	r9, #1
 800e3f8:	d022      	beq.n	800e440 <__cvt+0xac>
 800e3fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e3fe:	eb07 0906 	add.w	r9, r7, r6
 800e402:	d110      	bne.n	800e426 <__cvt+0x92>
 800e404:	783b      	ldrb	r3, [r7, #0]
 800e406:	2b30      	cmp	r3, #48	; 0x30
 800e408:	d10a      	bne.n	800e420 <__cvt+0x8c>
 800e40a:	2200      	movs	r2, #0
 800e40c:	2300      	movs	r3, #0
 800e40e:	4620      	mov	r0, r4
 800e410:	4629      	mov	r1, r5
 800e412:	f7f2 fb59 	bl	8000ac8 <__aeabi_dcmpeq>
 800e416:	b918      	cbnz	r0, 800e420 <__cvt+0x8c>
 800e418:	f1c6 0601 	rsb	r6, r6, #1
 800e41c:	f8ca 6000 	str.w	r6, [sl]
 800e420:	f8da 3000 	ldr.w	r3, [sl]
 800e424:	4499      	add	r9, r3
 800e426:	2200      	movs	r2, #0
 800e428:	2300      	movs	r3, #0
 800e42a:	4620      	mov	r0, r4
 800e42c:	4629      	mov	r1, r5
 800e42e:	f7f2 fb4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800e432:	b108      	cbz	r0, 800e438 <__cvt+0xa4>
 800e434:	f8cd 900c 	str.w	r9, [sp, #12]
 800e438:	2230      	movs	r2, #48	; 0x30
 800e43a:	9b03      	ldr	r3, [sp, #12]
 800e43c:	454b      	cmp	r3, r9
 800e43e:	d307      	bcc.n	800e450 <__cvt+0xbc>
 800e440:	9b03      	ldr	r3, [sp, #12]
 800e442:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e444:	1bdb      	subs	r3, r3, r7
 800e446:	4638      	mov	r0, r7
 800e448:	6013      	str	r3, [r2, #0]
 800e44a:	b004      	add	sp, #16
 800e44c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e450:	1c59      	adds	r1, r3, #1
 800e452:	9103      	str	r1, [sp, #12]
 800e454:	701a      	strb	r2, [r3, #0]
 800e456:	e7f0      	b.n	800e43a <__cvt+0xa6>

0800e458 <__exponent>:
 800e458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e45a:	4603      	mov	r3, r0
 800e45c:	2900      	cmp	r1, #0
 800e45e:	bfb8      	it	lt
 800e460:	4249      	neglt	r1, r1
 800e462:	f803 2b02 	strb.w	r2, [r3], #2
 800e466:	bfb4      	ite	lt
 800e468:	222d      	movlt	r2, #45	; 0x2d
 800e46a:	222b      	movge	r2, #43	; 0x2b
 800e46c:	2909      	cmp	r1, #9
 800e46e:	7042      	strb	r2, [r0, #1]
 800e470:	dd2a      	ble.n	800e4c8 <__exponent+0x70>
 800e472:	f10d 0207 	add.w	r2, sp, #7
 800e476:	4617      	mov	r7, r2
 800e478:	260a      	movs	r6, #10
 800e47a:	4694      	mov	ip, r2
 800e47c:	fb91 f5f6 	sdiv	r5, r1, r6
 800e480:	fb06 1415 	mls	r4, r6, r5, r1
 800e484:	3430      	adds	r4, #48	; 0x30
 800e486:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800e48a:	460c      	mov	r4, r1
 800e48c:	2c63      	cmp	r4, #99	; 0x63
 800e48e:	f102 32ff 	add.w	r2, r2, #4294967295
 800e492:	4629      	mov	r1, r5
 800e494:	dcf1      	bgt.n	800e47a <__exponent+0x22>
 800e496:	3130      	adds	r1, #48	; 0x30
 800e498:	f1ac 0402 	sub.w	r4, ip, #2
 800e49c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e4a0:	1c41      	adds	r1, r0, #1
 800e4a2:	4622      	mov	r2, r4
 800e4a4:	42ba      	cmp	r2, r7
 800e4a6:	d30a      	bcc.n	800e4be <__exponent+0x66>
 800e4a8:	f10d 0209 	add.w	r2, sp, #9
 800e4ac:	eba2 020c 	sub.w	r2, r2, ip
 800e4b0:	42bc      	cmp	r4, r7
 800e4b2:	bf88      	it	hi
 800e4b4:	2200      	movhi	r2, #0
 800e4b6:	4413      	add	r3, r2
 800e4b8:	1a18      	subs	r0, r3, r0
 800e4ba:	b003      	add	sp, #12
 800e4bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4be:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e4c2:	f801 5f01 	strb.w	r5, [r1, #1]!
 800e4c6:	e7ed      	b.n	800e4a4 <__exponent+0x4c>
 800e4c8:	2330      	movs	r3, #48	; 0x30
 800e4ca:	3130      	adds	r1, #48	; 0x30
 800e4cc:	7083      	strb	r3, [r0, #2]
 800e4ce:	70c1      	strb	r1, [r0, #3]
 800e4d0:	1d03      	adds	r3, r0, #4
 800e4d2:	e7f1      	b.n	800e4b8 <__exponent+0x60>

0800e4d4 <_printf_float>:
 800e4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4d8:	ed2d 8b02 	vpush	{d8}
 800e4dc:	b08d      	sub	sp, #52	; 0x34
 800e4de:	460c      	mov	r4, r1
 800e4e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e4e4:	4616      	mov	r6, r2
 800e4e6:	461f      	mov	r7, r3
 800e4e8:	4605      	mov	r5, r0
 800e4ea:	f000 ff4b 	bl	800f384 <_localeconv_r>
 800e4ee:	f8d0 a000 	ldr.w	sl, [r0]
 800e4f2:	4650      	mov	r0, sl
 800e4f4:	f7f1 febc 	bl	8000270 <strlen>
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	930a      	str	r3, [sp, #40]	; 0x28
 800e4fc:	6823      	ldr	r3, [r4, #0]
 800e4fe:	9305      	str	r3, [sp, #20]
 800e500:	f8d8 3000 	ldr.w	r3, [r8]
 800e504:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e508:	3307      	adds	r3, #7
 800e50a:	f023 0307 	bic.w	r3, r3, #7
 800e50e:	f103 0208 	add.w	r2, r3, #8
 800e512:	f8c8 2000 	str.w	r2, [r8]
 800e516:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e51a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e51e:	9307      	str	r3, [sp, #28]
 800e520:	f8cd 8018 	str.w	r8, [sp, #24]
 800e524:	ee08 0a10 	vmov	s16, r0
 800e528:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800e52c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e530:	4b9e      	ldr	r3, [pc, #632]	; (800e7ac <_printf_float+0x2d8>)
 800e532:	f04f 32ff 	mov.w	r2, #4294967295
 800e536:	f7f2 faf9 	bl	8000b2c <__aeabi_dcmpun>
 800e53a:	bb88      	cbnz	r0, 800e5a0 <_printf_float+0xcc>
 800e53c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e540:	4b9a      	ldr	r3, [pc, #616]	; (800e7ac <_printf_float+0x2d8>)
 800e542:	f04f 32ff 	mov.w	r2, #4294967295
 800e546:	f7f2 fad3 	bl	8000af0 <__aeabi_dcmple>
 800e54a:	bb48      	cbnz	r0, 800e5a0 <_printf_float+0xcc>
 800e54c:	2200      	movs	r2, #0
 800e54e:	2300      	movs	r3, #0
 800e550:	4640      	mov	r0, r8
 800e552:	4649      	mov	r1, r9
 800e554:	f7f2 fac2 	bl	8000adc <__aeabi_dcmplt>
 800e558:	b110      	cbz	r0, 800e560 <_printf_float+0x8c>
 800e55a:	232d      	movs	r3, #45	; 0x2d
 800e55c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e560:	4a93      	ldr	r2, [pc, #588]	; (800e7b0 <_printf_float+0x2dc>)
 800e562:	4b94      	ldr	r3, [pc, #592]	; (800e7b4 <_printf_float+0x2e0>)
 800e564:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e568:	bf94      	ite	ls
 800e56a:	4690      	movls	r8, r2
 800e56c:	4698      	movhi	r8, r3
 800e56e:	2303      	movs	r3, #3
 800e570:	6123      	str	r3, [r4, #16]
 800e572:	9b05      	ldr	r3, [sp, #20]
 800e574:	f023 0304 	bic.w	r3, r3, #4
 800e578:	6023      	str	r3, [r4, #0]
 800e57a:	f04f 0900 	mov.w	r9, #0
 800e57e:	9700      	str	r7, [sp, #0]
 800e580:	4633      	mov	r3, r6
 800e582:	aa0b      	add	r2, sp, #44	; 0x2c
 800e584:	4621      	mov	r1, r4
 800e586:	4628      	mov	r0, r5
 800e588:	f000 f9da 	bl	800e940 <_printf_common>
 800e58c:	3001      	adds	r0, #1
 800e58e:	f040 8090 	bne.w	800e6b2 <_printf_float+0x1de>
 800e592:	f04f 30ff 	mov.w	r0, #4294967295
 800e596:	b00d      	add	sp, #52	; 0x34
 800e598:	ecbd 8b02 	vpop	{d8}
 800e59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a0:	4642      	mov	r2, r8
 800e5a2:	464b      	mov	r3, r9
 800e5a4:	4640      	mov	r0, r8
 800e5a6:	4649      	mov	r1, r9
 800e5a8:	f7f2 fac0 	bl	8000b2c <__aeabi_dcmpun>
 800e5ac:	b140      	cbz	r0, 800e5c0 <_printf_float+0xec>
 800e5ae:	464b      	mov	r3, r9
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	bfbc      	itt	lt
 800e5b4:	232d      	movlt	r3, #45	; 0x2d
 800e5b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e5ba:	4a7f      	ldr	r2, [pc, #508]	; (800e7b8 <_printf_float+0x2e4>)
 800e5bc:	4b7f      	ldr	r3, [pc, #508]	; (800e7bc <_printf_float+0x2e8>)
 800e5be:	e7d1      	b.n	800e564 <_printf_float+0x90>
 800e5c0:	6863      	ldr	r3, [r4, #4]
 800e5c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e5c6:	9206      	str	r2, [sp, #24]
 800e5c8:	1c5a      	adds	r2, r3, #1
 800e5ca:	d13f      	bne.n	800e64c <_printf_float+0x178>
 800e5cc:	2306      	movs	r3, #6
 800e5ce:	6063      	str	r3, [r4, #4]
 800e5d0:	9b05      	ldr	r3, [sp, #20]
 800e5d2:	6861      	ldr	r1, [r4, #4]
 800e5d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e5d8:	2300      	movs	r3, #0
 800e5da:	9303      	str	r3, [sp, #12]
 800e5dc:	ab0a      	add	r3, sp, #40	; 0x28
 800e5de:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e5e2:	ab09      	add	r3, sp, #36	; 0x24
 800e5e4:	ec49 8b10 	vmov	d0, r8, r9
 800e5e8:	9300      	str	r3, [sp, #0]
 800e5ea:	6022      	str	r2, [r4, #0]
 800e5ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e5f0:	4628      	mov	r0, r5
 800e5f2:	f7ff fecf 	bl	800e394 <__cvt>
 800e5f6:	9b06      	ldr	r3, [sp, #24]
 800e5f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e5fa:	2b47      	cmp	r3, #71	; 0x47
 800e5fc:	4680      	mov	r8, r0
 800e5fe:	d108      	bne.n	800e612 <_printf_float+0x13e>
 800e600:	1cc8      	adds	r0, r1, #3
 800e602:	db02      	blt.n	800e60a <_printf_float+0x136>
 800e604:	6863      	ldr	r3, [r4, #4]
 800e606:	4299      	cmp	r1, r3
 800e608:	dd41      	ble.n	800e68e <_printf_float+0x1ba>
 800e60a:	f1ab 0302 	sub.w	r3, fp, #2
 800e60e:	fa5f fb83 	uxtb.w	fp, r3
 800e612:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e616:	d820      	bhi.n	800e65a <_printf_float+0x186>
 800e618:	3901      	subs	r1, #1
 800e61a:	465a      	mov	r2, fp
 800e61c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e620:	9109      	str	r1, [sp, #36]	; 0x24
 800e622:	f7ff ff19 	bl	800e458 <__exponent>
 800e626:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e628:	1813      	adds	r3, r2, r0
 800e62a:	2a01      	cmp	r2, #1
 800e62c:	4681      	mov	r9, r0
 800e62e:	6123      	str	r3, [r4, #16]
 800e630:	dc02      	bgt.n	800e638 <_printf_float+0x164>
 800e632:	6822      	ldr	r2, [r4, #0]
 800e634:	07d2      	lsls	r2, r2, #31
 800e636:	d501      	bpl.n	800e63c <_printf_float+0x168>
 800e638:	3301      	adds	r3, #1
 800e63a:	6123      	str	r3, [r4, #16]
 800e63c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e640:	2b00      	cmp	r3, #0
 800e642:	d09c      	beq.n	800e57e <_printf_float+0xaa>
 800e644:	232d      	movs	r3, #45	; 0x2d
 800e646:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e64a:	e798      	b.n	800e57e <_printf_float+0xaa>
 800e64c:	9a06      	ldr	r2, [sp, #24]
 800e64e:	2a47      	cmp	r2, #71	; 0x47
 800e650:	d1be      	bne.n	800e5d0 <_printf_float+0xfc>
 800e652:	2b00      	cmp	r3, #0
 800e654:	d1bc      	bne.n	800e5d0 <_printf_float+0xfc>
 800e656:	2301      	movs	r3, #1
 800e658:	e7b9      	b.n	800e5ce <_printf_float+0xfa>
 800e65a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e65e:	d118      	bne.n	800e692 <_printf_float+0x1be>
 800e660:	2900      	cmp	r1, #0
 800e662:	6863      	ldr	r3, [r4, #4]
 800e664:	dd0b      	ble.n	800e67e <_printf_float+0x1aa>
 800e666:	6121      	str	r1, [r4, #16]
 800e668:	b913      	cbnz	r3, 800e670 <_printf_float+0x19c>
 800e66a:	6822      	ldr	r2, [r4, #0]
 800e66c:	07d0      	lsls	r0, r2, #31
 800e66e:	d502      	bpl.n	800e676 <_printf_float+0x1a2>
 800e670:	3301      	adds	r3, #1
 800e672:	440b      	add	r3, r1
 800e674:	6123      	str	r3, [r4, #16]
 800e676:	65a1      	str	r1, [r4, #88]	; 0x58
 800e678:	f04f 0900 	mov.w	r9, #0
 800e67c:	e7de      	b.n	800e63c <_printf_float+0x168>
 800e67e:	b913      	cbnz	r3, 800e686 <_printf_float+0x1b2>
 800e680:	6822      	ldr	r2, [r4, #0]
 800e682:	07d2      	lsls	r2, r2, #31
 800e684:	d501      	bpl.n	800e68a <_printf_float+0x1b6>
 800e686:	3302      	adds	r3, #2
 800e688:	e7f4      	b.n	800e674 <_printf_float+0x1a0>
 800e68a:	2301      	movs	r3, #1
 800e68c:	e7f2      	b.n	800e674 <_printf_float+0x1a0>
 800e68e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e694:	4299      	cmp	r1, r3
 800e696:	db05      	blt.n	800e6a4 <_printf_float+0x1d0>
 800e698:	6823      	ldr	r3, [r4, #0]
 800e69a:	6121      	str	r1, [r4, #16]
 800e69c:	07d8      	lsls	r0, r3, #31
 800e69e:	d5ea      	bpl.n	800e676 <_printf_float+0x1a2>
 800e6a0:	1c4b      	adds	r3, r1, #1
 800e6a2:	e7e7      	b.n	800e674 <_printf_float+0x1a0>
 800e6a4:	2900      	cmp	r1, #0
 800e6a6:	bfd4      	ite	le
 800e6a8:	f1c1 0202 	rsble	r2, r1, #2
 800e6ac:	2201      	movgt	r2, #1
 800e6ae:	4413      	add	r3, r2
 800e6b0:	e7e0      	b.n	800e674 <_printf_float+0x1a0>
 800e6b2:	6823      	ldr	r3, [r4, #0]
 800e6b4:	055a      	lsls	r2, r3, #21
 800e6b6:	d407      	bmi.n	800e6c8 <_printf_float+0x1f4>
 800e6b8:	6923      	ldr	r3, [r4, #16]
 800e6ba:	4642      	mov	r2, r8
 800e6bc:	4631      	mov	r1, r6
 800e6be:	4628      	mov	r0, r5
 800e6c0:	47b8      	blx	r7
 800e6c2:	3001      	adds	r0, #1
 800e6c4:	d12c      	bne.n	800e720 <_printf_float+0x24c>
 800e6c6:	e764      	b.n	800e592 <_printf_float+0xbe>
 800e6c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e6cc:	f240 80e0 	bls.w	800e890 <_printf_float+0x3bc>
 800e6d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	f7f2 f9f6 	bl	8000ac8 <__aeabi_dcmpeq>
 800e6dc:	2800      	cmp	r0, #0
 800e6de:	d034      	beq.n	800e74a <_printf_float+0x276>
 800e6e0:	4a37      	ldr	r2, [pc, #220]	; (800e7c0 <_printf_float+0x2ec>)
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	4631      	mov	r1, r6
 800e6e6:	4628      	mov	r0, r5
 800e6e8:	47b8      	blx	r7
 800e6ea:	3001      	adds	r0, #1
 800e6ec:	f43f af51 	beq.w	800e592 <_printf_float+0xbe>
 800e6f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e6f4:	429a      	cmp	r2, r3
 800e6f6:	db02      	blt.n	800e6fe <_printf_float+0x22a>
 800e6f8:	6823      	ldr	r3, [r4, #0]
 800e6fa:	07d8      	lsls	r0, r3, #31
 800e6fc:	d510      	bpl.n	800e720 <_printf_float+0x24c>
 800e6fe:	ee18 3a10 	vmov	r3, s16
 800e702:	4652      	mov	r2, sl
 800e704:	4631      	mov	r1, r6
 800e706:	4628      	mov	r0, r5
 800e708:	47b8      	blx	r7
 800e70a:	3001      	adds	r0, #1
 800e70c:	f43f af41 	beq.w	800e592 <_printf_float+0xbe>
 800e710:	f04f 0800 	mov.w	r8, #0
 800e714:	f104 091a 	add.w	r9, r4, #26
 800e718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e71a:	3b01      	subs	r3, #1
 800e71c:	4543      	cmp	r3, r8
 800e71e:	dc09      	bgt.n	800e734 <_printf_float+0x260>
 800e720:	6823      	ldr	r3, [r4, #0]
 800e722:	079b      	lsls	r3, r3, #30
 800e724:	f100 8107 	bmi.w	800e936 <_printf_float+0x462>
 800e728:	68e0      	ldr	r0, [r4, #12]
 800e72a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e72c:	4298      	cmp	r0, r3
 800e72e:	bfb8      	it	lt
 800e730:	4618      	movlt	r0, r3
 800e732:	e730      	b.n	800e596 <_printf_float+0xc2>
 800e734:	2301      	movs	r3, #1
 800e736:	464a      	mov	r2, r9
 800e738:	4631      	mov	r1, r6
 800e73a:	4628      	mov	r0, r5
 800e73c:	47b8      	blx	r7
 800e73e:	3001      	adds	r0, #1
 800e740:	f43f af27 	beq.w	800e592 <_printf_float+0xbe>
 800e744:	f108 0801 	add.w	r8, r8, #1
 800e748:	e7e6      	b.n	800e718 <_printf_float+0x244>
 800e74a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	dc39      	bgt.n	800e7c4 <_printf_float+0x2f0>
 800e750:	4a1b      	ldr	r2, [pc, #108]	; (800e7c0 <_printf_float+0x2ec>)
 800e752:	2301      	movs	r3, #1
 800e754:	4631      	mov	r1, r6
 800e756:	4628      	mov	r0, r5
 800e758:	47b8      	blx	r7
 800e75a:	3001      	adds	r0, #1
 800e75c:	f43f af19 	beq.w	800e592 <_printf_float+0xbe>
 800e760:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e764:	4313      	orrs	r3, r2
 800e766:	d102      	bne.n	800e76e <_printf_float+0x29a>
 800e768:	6823      	ldr	r3, [r4, #0]
 800e76a:	07d9      	lsls	r1, r3, #31
 800e76c:	d5d8      	bpl.n	800e720 <_printf_float+0x24c>
 800e76e:	ee18 3a10 	vmov	r3, s16
 800e772:	4652      	mov	r2, sl
 800e774:	4631      	mov	r1, r6
 800e776:	4628      	mov	r0, r5
 800e778:	47b8      	blx	r7
 800e77a:	3001      	adds	r0, #1
 800e77c:	f43f af09 	beq.w	800e592 <_printf_float+0xbe>
 800e780:	f04f 0900 	mov.w	r9, #0
 800e784:	f104 0a1a 	add.w	sl, r4, #26
 800e788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e78a:	425b      	negs	r3, r3
 800e78c:	454b      	cmp	r3, r9
 800e78e:	dc01      	bgt.n	800e794 <_printf_float+0x2c0>
 800e790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e792:	e792      	b.n	800e6ba <_printf_float+0x1e6>
 800e794:	2301      	movs	r3, #1
 800e796:	4652      	mov	r2, sl
 800e798:	4631      	mov	r1, r6
 800e79a:	4628      	mov	r0, r5
 800e79c:	47b8      	blx	r7
 800e79e:	3001      	adds	r0, #1
 800e7a0:	f43f aef7 	beq.w	800e592 <_printf_float+0xbe>
 800e7a4:	f109 0901 	add.w	r9, r9, #1
 800e7a8:	e7ee      	b.n	800e788 <_printf_float+0x2b4>
 800e7aa:	bf00      	nop
 800e7ac:	7fefffff 	.word	0x7fefffff
 800e7b0:	08011f30 	.word	0x08011f30
 800e7b4:	08011f34 	.word	0x08011f34
 800e7b8:	08011f38 	.word	0x08011f38
 800e7bc:	08011f3c 	.word	0x08011f3c
 800e7c0:	08011f40 	.word	0x08011f40
 800e7c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e7c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e7c8:	429a      	cmp	r2, r3
 800e7ca:	bfa8      	it	ge
 800e7cc:	461a      	movge	r2, r3
 800e7ce:	2a00      	cmp	r2, #0
 800e7d0:	4691      	mov	r9, r2
 800e7d2:	dc37      	bgt.n	800e844 <_printf_float+0x370>
 800e7d4:	f04f 0b00 	mov.w	fp, #0
 800e7d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e7dc:	f104 021a 	add.w	r2, r4, #26
 800e7e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e7e2:	9305      	str	r3, [sp, #20]
 800e7e4:	eba3 0309 	sub.w	r3, r3, r9
 800e7e8:	455b      	cmp	r3, fp
 800e7ea:	dc33      	bgt.n	800e854 <_printf_float+0x380>
 800e7ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e7f0:	429a      	cmp	r2, r3
 800e7f2:	db3b      	blt.n	800e86c <_printf_float+0x398>
 800e7f4:	6823      	ldr	r3, [r4, #0]
 800e7f6:	07da      	lsls	r2, r3, #31
 800e7f8:	d438      	bmi.n	800e86c <_printf_float+0x398>
 800e7fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e7fe:	eba2 0903 	sub.w	r9, r2, r3
 800e802:	9b05      	ldr	r3, [sp, #20]
 800e804:	1ad2      	subs	r2, r2, r3
 800e806:	4591      	cmp	r9, r2
 800e808:	bfa8      	it	ge
 800e80a:	4691      	movge	r9, r2
 800e80c:	f1b9 0f00 	cmp.w	r9, #0
 800e810:	dc35      	bgt.n	800e87e <_printf_float+0x3aa>
 800e812:	f04f 0800 	mov.w	r8, #0
 800e816:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e81a:	f104 0a1a 	add.w	sl, r4, #26
 800e81e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e822:	1a9b      	subs	r3, r3, r2
 800e824:	eba3 0309 	sub.w	r3, r3, r9
 800e828:	4543      	cmp	r3, r8
 800e82a:	f77f af79 	ble.w	800e720 <_printf_float+0x24c>
 800e82e:	2301      	movs	r3, #1
 800e830:	4652      	mov	r2, sl
 800e832:	4631      	mov	r1, r6
 800e834:	4628      	mov	r0, r5
 800e836:	47b8      	blx	r7
 800e838:	3001      	adds	r0, #1
 800e83a:	f43f aeaa 	beq.w	800e592 <_printf_float+0xbe>
 800e83e:	f108 0801 	add.w	r8, r8, #1
 800e842:	e7ec      	b.n	800e81e <_printf_float+0x34a>
 800e844:	4613      	mov	r3, r2
 800e846:	4631      	mov	r1, r6
 800e848:	4642      	mov	r2, r8
 800e84a:	4628      	mov	r0, r5
 800e84c:	47b8      	blx	r7
 800e84e:	3001      	adds	r0, #1
 800e850:	d1c0      	bne.n	800e7d4 <_printf_float+0x300>
 800e852:	e69e      	b.n	800e592 <_printf_float+0xbe>
 800e854:	2301      	movs	r3, #1
 800e856:	4631      	mov	r1, r6
 800e858:	4628      	mov	r0, r5
 800e85a:	9205      	str	r2, [sp, #20]
 800e85c:	47b8      	blx	r7
 800e85e:	3001      	adds	r0, #1
 800e860:	f43f ae97 	beq.w	800e592 <_printf_float+0xbe>
 800e864:	9a05      	ldr	r2, [sp, #20]
 800e866:	f10b 0b01 	add.w	fp, fp, #1
 800e86a:	e7b9      	b.n	800e7e0 <_printf_float+0x30c>
 800e86c:	ee18 3a10 	vmov	r3, s16
 800e870:	4652      	mov	r2, sl
 800e872:	4631      	mov	r1, r6
 800e874:	4628      	mov	r0, r5
 800e876:	47b8      	blx	r7
 800e878:	3001      	adds	r0, #1
 800e87a:	d1be      	bne.n	800e7fa <_printf_float+0x326>
 800e87c:	e689      	b.n	800e592 <_printf_float+0xbe>
 800e87e:	9a05      	ldr	r2, [sp, #20]
 800e880:	464b      	mov	r3, r9
 800e882:	4442      	add	r2, r8
 800e884:	4631      	mov	r1, r6
 800e886:	4628      	mov	r0, r5
 800e888:	47b8      	blx	r7
 800e88a:	3001      	adds	r0, #1
 800e88c:	d1c1      	bne.n	800e812 <_printf_float+0x33e>
 800e88e:	e680      	b.n	800e592 <_printf_float+0xbe>
 800e890:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e892:	2a01      	cmp	r2, #1
 800e894:	dc01      	bgt.n	800e89a <_printf_float+0x3c6>
 800e896:	07db      	lsls	r3, r3, #31
 800e898:	d53a      	bpl.n	800e910 <_printf_float+0x43c>
 800e89a:	2301      	movs	r3, #1
 800e89c:	4642      	mov	r2, r8
 800e89e:	4631      	mov	r1, r6
 800e8a0:	4628      	mov	r0, r5
 800e8a2:	47b8      	blx	r7
 800e8a4:	3001      	adds	r0, #1
 800e8a6:	f43f ae74 	beq.w	800e592 <_printf_float+0xbe>
 800e8aa:	ee18 3a10 	vmov	r3, s16
 800e8ae:	4652      	mov	r2, sl
 800e8b0:	4631      	mov	r1, r6
 800e8b2:	4628      	mov	r0, r5
 800e8b4:	47b8      	blx	r7
 800e8b6:	3001      	adds	r0, #1
 800e8b8:	f43f ae6b 	beq.w	800e592 <_printf_float+0xbe>
 800e8bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800e8c8:	f7f2 f8fe 	bl	8000ac8 <__aeabi_dcmpeq>
 800e8cc:	b9d8      	cbnz	r0, 800e906 <_printf_float+0x432>
 800e8ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e8d2:	f108 0201 	add.w	r2, r8, #1
 800e8d6:	4631      	mov	r1, r6
 800e8d8:	4628      	mov	r0, r5
 800e8da:	47b8      	blx	r7
 800e8dc:	3001      	adds	r0, #1
 800e8de:	d10e      	bne.n	800e8fe <_printf_float+0x42a>
 800e8e0:	e657      	b.n	800e592 <_printf_float+0xbe>
 800e8e2:	2301      	movs	r3, #1
 800e8e4:	4652      	mov	r2, sl
 800e8e6:	4631      	mov	r1, r6
 800e8e8:	4628      	mov	r0, r5
 800e8ea:	47b8      	blx	r7
 800e8ec:	3001      	adds	r0, #1
 800e8ee:	f43f ae50 	beq.w	800e592 <_printf_float+0xbe>
 800e8f2:	f108 0801 	add.w	r8, r8, #1
 800e8f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8f8:	3b01      	subs	r3, #1
 800e8fa:	4543      	cmp	r3, r8
 800e8fc:	dcf1      	bgt.n	800e8e2 <_printf_float+0x40e>
 800e8fe:	464b      	mov	r3, r9
 800e900:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e904:	e6da      	b.n	800e6bc <_printf_float+0x1e8>
 800e906:	f04f 0800 	mov.w	r8, #0
 800e90a:	f104 0a1a 	add.w	sl, r4, #26
 800e90e:	e7f2      	b.n	800e8f6 <_printf_float+0x422>
 800e910:	2301      	movs	r3, #1
 800e912:	4642      	mov	r2, r8
 800e914:	e7df      	b.n	800e8d6 <_printf_float+0x402>
 800e916:	2301      	movs	r3, #1
 800e918:	464a      	mov	r2, r9
 800e91a:	4631      	mov	r1, r6
 800e91c:	4628      	mov	r0, r5
 800e91e:	47b8      	blx	r7
 800e920:	3001      	adds	r0, #1
 800e922:	f43f ae36 	beq.w	800e592 <_printf_float+0xbe>
 800e926:	f108 0801 	add.w	r8, r8, #1
 800e92a:	68e3      	ldr	r3, [r4, #12]
 800e92c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e92e:	1a5b      	subs	r3, r3, r1
 800e930:	4543      	cmp	r3, r8
 800e932:	dcf0      	bgt.n	800e916 <_printf_float+0x442>
 800e934:	e6f8      	b.n	800e728 <_printf_float+0x254>
 800e936:	f04f 0800 	mov.w	r8, #0
 800e93a:	f104 0919 	add.w	r9, r4, #25
 800e93e:	e7f4      	b.n	800e92a <_printf_float+0x456>

0800e940 <_printf_common>:
 800e940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e944:	4616      	mov	r6, r2
 800e946:	4699      	mov	r9, r3
 800e948:	688a      	ldr	r2, [r1, #8]
 800e94a:	690b      	ldr	r3, [r1, #16]
 800e94c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e950:	4293      	cmp	r3, r2
 800e952:	bfb8      	it	lt
 800e954:	4613      	movlt	r3, r2
 800e956:	6033      	str	r3, [r6, #0]
 800e958:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e95c:	4607      	mov	r7, r0
 800e95e:	460c      	mov	r4, r1
 800e960:	b10a      	cbz	r2, 800e966 <_printf_common+0x26>
 800e962:	3301      	adds	r3, #1
 800e964:	6033      	str	r3, [r6, #0]
 800e966:	6823      	ldr	r3, [r4, #0]
 800e968:	0699      	lsls	r1, r3, #26
 800e96a:	bf42      	ittt	mi
 800e96c:	6833      	ldrmi	r3, [r6, #0]
 800e96e:	3302      	addmi	r3, #2
 800e970:	6033      	strmi	r3, [r6, #0]
 800e972:	6825      	ldr	r5, [r4, #0]
 800e974:	f015 0506 	ands.w	r5, r5, #6
 800e978:	d106      	bne.n	800e988 <_printf_common+0x48>
 800e97a:	f104 0a19 	add.w	sl, r4, #25
 800e97e:	68e3      	ldr	r3, [r4, #12]
 800e980:	6832      	ldr	r2, [r6, #0]
 800e982:	1a9b      	subs	r3, r3, r2
 800e984:	42ab      	cmp	r3, r5
 800e986:	dc26      	bgt.n	800e9d6 <_printf_common+0x96>
 800e988:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e98c:	1e13      	subs	r3, r2, #0
 800e98e:	6822      	ldr	r2, [r4, #0]
 800e990:	bf18      	it	ne
 800e992:	2301      	movne	r3, #1
 800e994:	0692      	lsls	r2, r2, #26
 800e996:	d42b      	bmi.n	800e9f0 <_printf_common+0xb0>
 800e998:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e99c:	4649      	mov	r1, r9
 800e99e:	4638      	mov	r0, r7
 800e9a0:	47c0      	blx	r8
 800e9a2:	3001      	adds	r0, #1
 800e9a4:	d01e      	beq.n	800e9e4 <_printf_common+0xa4>
 800e9a6:	6823      	ldr	r3, [r4, #0]
 800e9a8:	6922      	ldr	r2, [r4, #16]
 800e9aa:	f003 0306 	and.w	r3, r3, #6
 800e9ae:	2b04      	cmp	r3, #4
 800e9b0:	bf02      	ittt	eq
 800e9b2:	68e5      	ldreq	r5, [r4, #12]
 800e9b4:	6833      	ldreq	r3, [r6, #0]
 800e9b6:	1aed      	subeq	r5, r5, r3
 800e9b8:	68a3      	ldr	r3, [r4, #8]
 800e9ba:	bf0c      	ite	eq
 800e9bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e9c0:	2500      	movne	r5, #0
 800e9c2:	4293      	cmp	r3, r2
 800e9c4:	bfc4      	itt	gt
 800e9c6:	1a9b      	subgt	r3, r3, r2
 800e9c8:	18ed      	addgt	r5, r5, r3
 800e9ca:	2600      	movs	r6, #0
 800e9cc:	341a      	adds	r4, #26
 800e9ce:	42b5      	cmp	r5, r6
 800e9d0:	d11a      	bne.n	800ea08 <_printf_common+0xc8>
 800e9d2:	2000      	movs	r0, #0
 800e9d4:	e008      	b.n	800e9e8 <_printf_common+0xa8>
 800e9d6:	2301      	movs	r3, #1
 800e9d8:	4652      	mov	r2, sl
 800e9da:	4649      	mov	r1, r9
 800e9dc:	4638      	mov	r0, r7
 800e9de:	47c0      	blx	r8
 800e9e0:	3001      	adds	r0, #1
 800e9e2:	d103      	bne.n	800e9ec <_printf_common+0xac>
 800e9e4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9ec:	3501      	adds	r5, #1
 800e9ee:	e7c6      	b.n	800e97e <_printf_common+0x3e>
 800e9f0:	18e1      	adds	r1, r4, r3
 800e9f2:	1c5a      	adds	r2, r3, #1
 800e9f4:	2030      	movs	r0, #48	; 0x30
 800e9f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e9fa:	4422      	add	r2, r4
 800e9fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ea00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ea04:	3302      	adds	r3, #2
 800ea06:	e7c7      	b.n	800e998 <_printf_common+0x58>
 800ea08:	2301      	movs	r3, #1
 800ea0a:	4622      	mov	r2, r4
 800ea0c:	4649      	mov	r1, r9
 800ea0e:	4638      	mov	r0, r7
 800ea10:	47c0      	blx	r8
 800ea12:	3001      	adds	r0, #1
 800ea14:	d0e6      	beq.n	800e9e4 <_printf_common+0xa4>
 800ea16:	3601      	adds	r6, #1
 800ea18:	e7d9      	b.n	800e9ce <_printf_common+0x8e>
	...

0800ea1c <_printf_i>:
 800ea1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ea20:	7e0f      	ldrb	r7, [r1, #24]
 800ea22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ea24:	2f78      	cmp	r7, #120	; 0x78
 800ea26:	4691      	mov	r9, r2
 800ea28:	4680      	mov	r8, r0
 800ea2a:	460c      	mov	r4, r1
 800ea2c:	469a      	mov	sl, r3
 800ea2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ea32:	d807      	bhi.n	800ea44 <_printf_i+0x28>
 800ea34:	2f62      	cmp	r7, #98	; 0x62
 800ea36:	d80a      	bhi.n	800ea4e <_printf_i+0x32>
 800ea38:	2f00      	cmp	r7, #0
 800ea3a:	f000 80d4 	beq.w	800ebe6 <_printf_i+0x1ca>
 800ea3e:	2f58      	cmp	r7, #88	; 0x58
 800ea40:	f000 80c0 	beq.w	800ebc4 <_printf_i+0x1a8>
 800ea44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ea4c:	e03a      	b.n	800eac4 <_printf_i+0xa8>
 800ea4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ea52:	2b15      	cmp	r3, #21
 800ea54:	d8f6      	bhi.n	800ea44 <_printf_i+0x28>
 800ea56:	a101      	add	r1, pc, #4	; (adr r1, 800ea5c <_printf_i+0x40>)
 800ea58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ea5c:	0800eab5 	.word	0x0800eab5
 800ea60:	0800eac9 	.word	0x0800eac9
 800ea64:	0800ea45 	.word	0x0800ea45
 800ea68:	0800ea45 	.word	0x0800ea45
 800ea6c:	0800ea45 	.word	0x0800ea45
 800ea70:	0800ea45 	.word	0x0800ea45
 800ea74:	0800eac9 	.word	0x0800eac9
 800ea78:	0800ea45 	.word	0x0800ea45
 800ea7c:	0800ea45 	.word	0x0800ea45
 800ea80:	0800ea45 	.word	0x0800ea45
 800ea84:	0800ea45 	.word	0x0800ea45
 800ea88:	0800ebcd 	.word	0x0800ebcd
 800ea8c:	0800eaf5 	.word	0x0800eaf5
 800ea90:	0800eb87 	.word	0x0800eb87
 800ea94:	0800ea45 	.word	0x0800ea45
 800ea98:	0800ea45 	.word	0x0800ea45
 800ea9c:	0800ebef 	.word	0x0800ebef
 800eaa0:	0800ea45 	.word	0x0800ea45
 800eaa4:	0800eaf5 	.word	0x0800eaf5
 800eaa8:	0800ea45 	.word	0x0800ea45
 800eaac:	0800ea45 	.word	0x0800ea45
 800eab0:	0800eb8f 	.word	0x0800eb8f
 800eab4:	682b      	ldr	r3, [r5, #0]
 800eab6:	1d1a      	adds	r2, r3, #4
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	602a      	str	r2, [r5, #0]
 800eabc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eac0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eac4:	2301      	movs	r3, #1
 800eac6:	e09f      	b.n	800ec08 <_printf_i+0x1ec>
 800eac8:	6820      	ldr	r0, [r4, #0]
 800eaca:	682b      	ldr	r3, [r5, #0]
 800eacc:	0607      	lsls	r7, r0, #24
 800eace:	f103 0104 	add.w	r1, r3, #4
 800ead2:	6029      	str	r1, [r5, #0]
 800ead4:	d501      	bpl.n	800eada <_printf_i+0xbe>
 800ead6:	681e      	ldr	r6, [r3, #0]
 800ead8:	e003      	b.n	800eae2 <_printf_i+0xc6>
 800eada:	0646      	lsls	r6, r0, #25
 800eadc:	d5fb      	bpl.n	800ead6 <_printf_i+0xba>
 800eade:	f9b3 6000 	ldrsh.w	r6, [r3]
 800eae2:	2e00      	cmp	r6, #0
 800eae4:	da03      	bge.n	800eaee <_printf_i+0xd2>
 800eae6:	232d      	movs	r3, #45	; 0x2d
 800eae8:	4276      	negs	r6, r6
 800eaea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eaee:	485a      	ldr	r0, [pc, #360]	; (800ec58 <_printf_i+0x23c>)
 800eaf0:	230a      	movs	r3, #10
 800eaf2:	e012      	b.n	800eb1a <_printf_i+0xfe>
 800eaf4:	682b      	ldr	r3, [r5, #0]
 800eaf6:	6820      	ldr	r0, [r4, #0]
 800eaf8:	1d19      	adds	r1, r3, #4
 800eafa:	6029      	str	r1, [r5, #0]
 800eafc:	0605      	lsls	r5, r0, #24
 800eafe:	d501      	bpl.n	800eb04 <_printf_i+0xe8>
 800eb00:	681e      	ldr	r6, [r3, #0]
 800eb02:	e002      	b.n	800eb0a <_printf_i+0xee>
 800eb04:	0641      	lsls	r1, r0, #25
 800eb06:	d5fb      	bpl.n	800eb00 <_printf_i+0xe4>
 800eb08:	881e      	ldrh	r6, [r3, #0]
 800eb0a:	4853      	ldr	r0, [pc, #332]	; (800ec58 <_printf_i+0x23c>)
 800eb0c:	2f6f      	cmp	r7, #111	; 0x6f
 800eb0e:	bf0c      	ite	eq
 800eb10:	2308      	moveq	r3, #8
 800eb12:	230a      	movne	r3, #10
 800eb14:	2100      	movs	r1, #0
 800eb16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eb1a:	6865      	ldr	r5, [r4, #4]
 800eb1c:	60a5      	str	r5, [r4, #8]
 800eb1e:	2d00      	cmp	r5, #0
 800eb20:	bfa2      	ittt	ge
 800eb22:	6821      	ldrge	r1, [r4, #0]
 800eb24:	f021 0104 	bicge.w	r1, r1, #4
 800eb28:	6021      	strge	r1, [r4, #0]
 800eb2a:	b90e      	cbnz	r6, 800eb30 <_printf_i+0x114>
 800eb2c:	2d00      	cmp	r5, #0
 800eb2e:	d04b      	beq.n	800ebc8 <_printf_i+0x1ac>
 800eb30:	4615      	mov	r5, r2
 800eb32:	fbb6 f1f3 	udiv	r1, r6, r3
 800eb36:	fb03 6711 	mls	r7, r3, r1, r6
 800eb3a:	5dc7      	ldrb	r7, [r0, r7]
 800eb3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800eb40:	4637      	mov	r7, r6
 800eb42:	42bb      	cmp	r3, r7
 800eb44:	460e      	mov	r6, r1
 800eb46:	d9f4      	bls.n	800eb32 <_printf_i+0x116>
 800eb48:	2b08      	cmp	r3, #8
 800eb4a:	d10b      	bne.n	800eb64 <_printf_i+0x148>
 800eb4c:	6823      	ldr	r3, [r4, #0]
 800eb4e:	07de      	lsls	r6, r3, #31
 800eb50:	d508      	bpl.n	800eb64 <_printf_i+0x148>
 800eb52:	6923      	ldr	r3, [r4, #16]
 800eb54:	6861      	ldr	r1, [r4, #4]
 800eb56:	4299      	cmp	r1, r3
 800eb58:	bfde      	ittt	le
 800eb5a:	2330      	movle	r3, #48	; 0x30
 800eb5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800eb60:	f105 35ff 	addle.w	r5, r5, #4294967295
 800eb64:	1b52      	subs	r2, r2, r5
 800eb66:	6122      	str	r2, [r4, #16]
 800eb68:	f8cd a000 	str.w	sl, [sp]
 800eb6c:	464b      	mov	r3, r9
 800eb6e:	aa03      	add	r2, sp, #12
 800eb70:	4621      	mov	r1, r4
 800eb72:	4640      	mov	r0, r8
 800eb74:	f7ff fee4 	bl	800e940 <_printf_common>
 800eb78:	3001      	adds	r0, #1
 800eb7a:	d14a      	bne.n	800ec12 <_printf_i+0x1f6>
 800eb7c:	f04f 30ff 	mov.w	r0, #4294967295
 800eb80:	b004      	add	sp, #16
 800eb82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb86:	6823      	ldr	r3, [r4, #0]
 800eb88:	f043 0320 	orr.w	r3, r3, #32
 800eb8c:	6023      	str	r3, [r4, #0]
 800eb8e:	4833      	ldr	r0, [pc, #204]	; (800ec5c <_printf_i+0x240>)
 800eb90:	2778      	movs	r7, #120	; 0x78
 800eb92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800eb96:	6823      	ldr	r3, [r4, #0]
 800eb98:	6829      	ldr	r1, [r5, #0]
 800eb9a:	061f      	lsls	r7, r3, #24
 800eb9c:	f851 6b04 	ldr.w	r6, [r1], #4
 800eba0:	d402      	bmi.n	800eba8 <_printf_i+0x18c>
 800eba2:	065f      	lsls	r7, r3, #25
 800eba4:	bf48      	it	mi
 800eba6:	b2b6      	uxthmi	r6, r6
 800eba8:	07df      	lsls	r7, r3, #31
 800ebaa:	bf48      	it	mi
 800ebac:	f043 0320 	orrmi.w	r3, r3, #32
 800ebb0:	6029      	str	r1, [r5, #0]
 800ebb2:	bf48      	it	mi
 800ebb4:	6023      	strmi	r3, [r4, #0]
 800ebb6:	b91e      	cbnz	r6, 800ebc0 <_printf_i+0x1a4>
 800ebb8:	6823      	ldr	r3, [r4, #0]
 800ebba:	f023 0320 	bic.w	r3, r3, #32
 800ebbe:	6023      	str	r3, [r4, #0]
 800ebc0:	2310      	movs	r3, #16
 800ebc2:	e7a7      	b.n	800eb14 <_printf_i+0xf8>
 800ebc4:	4824      	ldr	r0, [pc, #144]	; (800ec58 <_printf_i+0x23c>)
 800ebc6:	e7e4      	b.n	800eb92 <_printf_i+0x176>
 800ebc8:	4615      	mov	r5, r2
 800ebca:	e7bd      	b.n	800eb48 <_printf_i+0x12c>
 800ebcc:	682b      	ldr	r3, [r5, #0]
 800ebce:	6826      	ldr	r6, [r4, #0]
 800ebd0:	6961      	ldr	r1, [r4, #20]
 800ebd2:	1d18      	adds	r0, r3, #4
 800ebd4:	6028      	str	r0, [r5, #0]
 800ebd6:	0635      	lsls	r5, r6, #24
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	d501      	bpl.n	800ebe0 <_printf_i+0x1c4>
 800ebdc:	6019      	str	r1, [r3, #0]
 800ebde:	e002      	b.n	800ebe6 <_printf_i+0x1ca>
 800ebe0:	0670      	lsls	r0, r6, #25
 800ebe2:	d5fb      	bpl.n	800ebdc <_printf_i+0x1c0>
 800ebe4:	8019      	strh	r1, [r3, #0]
 800ebe6:	2300      	movs	r3, #0
 800ebe8:	6123      	str	r3, [r4, #16]
 800ebea:	4615      	mov	r5, r2
 800ebec:	e7bc      	b.n	800eb68 <_printf_i+0x14c>
 800ebee:	682b      	ldr	r3, [r5, #0]
 800ebf0:	1d1a      	adds	r2, r3, #4
 800ebf2:	602a      	str	r2, [r5, #0]
 800ebf4:	681d      	ldr	r5, [r3, #0]
 800ebf6:	6862      	ldr	r2, [r4, #4]
 800ebf8:	2100      	movs	r1, #0
 800ebfa:	4628      	mov	r0, r5
 800ebfc:	f7f1 fae8 	bl	80001d0 <memchr>
 800ec00:	b108      	cbz	r0, 800ec06 <_printf_i+0x1ea>
 800ec02:	1b40      	subs	r0, r0, r5
 800ec04:	6060      	str	r0, [r4, #4]
 800ec06:	6863      	ldr	r3, [r4, #4]
 800ec08:	6123      	str	r3, [r4, #16]
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec10:	e7aa      	b.n	800eb68 <_printf_i+0x14c>
 800ec12:	6923      	ldr	r3, [r4, #16]
 800ec14:	462a      	mov	r2, r5
 800ec16:	4649      	mov	r1, r9
 800ec18:	4640      	mov	r0, r8
 800ec1a:	47d0      	blx	sl
 800ec1c:	3001      	adds	r0, #1
 800ec1e:	d0ad      	beq.n	800eb7c <_printf_i+0x160>
 800ec20:	6823      	ldr	r3, [r4, #0]
 800ec22:	079b      	lsls	r3, r3, #30
 800ec24:	d413      	bmi.n	800ec4e <_printf_i+0x232>
 800ec26:	68e0      	ldr	r0, [r4, #12]
 800ec28:	9b03      	ldr	r3, [sp, #12]
 800ec2a:	4298      	cmp	r0, r3
 800ec2c:	bfb8      	it	lt
 800ec2e:	4618      	movlt	r0, r3
 800ec30:	e7a6      	b.n	800eb80 <_printf_i+0x164>
 800ec32:	2301      	movs	r3, #1
 800ec34:	4632      	mov	r2, r6
 800ec36:	4649      	mov	r1, r9
 800ec38:	4640      	mov	r0, r8
 800ec3a:	47d0      	blx	sl
 800ec3c:	3001      	adds	r0, #1
 800ec3e:	d09d      	beq.n	800eb7c <_printf_i+0x160>
 800ec40:	3501      	adds	r5, #1
 800ec42:	68e3      	ldr	r3, [r4, #12]
 800ec44:	9903      	ldr	r1, [sp, #12]
 800ec46:	1a5b      	subs	r3, r3, r1
 800ec48:	42ab      	cmp	r3, r5
 800ec4a:	dcf2      	bgt.n	800ec32 <_printf_i+0x216>
 800ec4c:	e7eb      	b.n	800ec26 <_printf_i+0x20a>
 800ec4e:	2500      	movs	r5, #0
 800ec50:	f104 0619 	add.w	r6, r4, #25
 800ec54:	e7f5      	b.n	800ec42 <_printf_i+0x226>
 800ec56:	bf00      	nop
 800ec58:	08011f42 	.word	0x08011f42
 800ec5c:	08011f53 	.word	0x08011f53

0800ec60 <_scanf_float>:
 800ec60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec64:	b087      	sub	sp, #28
 800ec66:	4617      	mov	r7, r2
 800ec68:	9303      	str	r3, [sp, #12]
 800ec6a:	688b      	ldr	r3, [r1, #8]
 800ec6c:	1e5a      	subs	r2, r3, #1
 800ec6e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ec72:	bf83      	ittte	hi
 800ec74:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ec78:	195b      	addhi	r3, r3, r5
 800ec7a:	9302      	strhi	r3, [sp, #8]
 800ec7c:	2300      	movls	r3, #0
 800ec7e:	bf86      	itte	hi
 800ec80:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ec84:	608b      	strhi	r3, [r1, #8]
 800ec86:	9302      	strls	r3, [sp, #8]
 800ec88:	680b      	ldr	r3, [r1, #0]
 800ec8a:	468b      	mov	fp, r1
 800ec8c:	2500      	movs	r5, #0
 800ec8e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ec92:	f84b 3b1c 	str.w	r3, [fp], #28
 800ec96:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ec9a:	4680      	mov	r8, r0
 800ec9c:	460c      	mov	r4, r1
 800ec9e:	465e      	mov	r6, fp
 800eca0:	46aa      	mov	sl, r5
 800eca2:	46a9      	mov	r9, r5
 800eca4:	9501      	str	r5, [sp, #4]
 800eca6:	68a2      	ldr	r2, [r4, #8]
 800eca8:	b152      	cbz	r2, 800ecc0 <_scanf_float+0x60>
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	781b      	ldrb	r3, [r3, #0]
 800ecae:	2b4e      	cmp	r3, #78	; 0x4e
 800ecb0:	d864      	bhi.n	800ed7c <_scanf_float+0x11c>
 800ecb2:	2b40      	cmp	r3, #64	; 0x40
 800ecb4:	d83c      	bhi.n	800ed30 <_scanf_float+0xd0>
 800ecb6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ecba:	b2c8      	uxtb	r0, r1
 800ecbc:	280e      	cmp	r0, #14
 800ecbe:	d93a      	bls.n	800ed36 <_scanf_float+0xd6>
 800ecc0:	f1b9 0f00 	cmp.w	r9, #0
 800ecc4:	d003      	beq.n	800ecce <_scanf_float+0x6e>
 800ecc6:	6823      	ldr	r3, [r4, #0]
 800ecc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800eccc:	6023      	str	r3, [r4, #0]
 800ecce:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ecd2:	f1ba 0f01 	cmp.w	sl, #1
 800ecd6:	f200 8113 	bhi.w	800ef00 <_scanf_float+0x2a0>
 800ecda:	455e      	cmp	r6, fp
 800ecdc:	f200 8105 	bhi.w	800eeea <_scanf_float+0x28a>
 800ece0:	2501      	movs	r5, #1
 800ece2:	4628      	mov	r0, r5
 800ece4:	b007      	add	sp, #28
 800ece6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecea:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800ecee:	2a0d      	cmp	r2, #13
 800ecf0:	d8e6      	bhi.n	800ecc0 <_scanf_float+0x60>
 800ecf2:	a101      	add	r1, pc, #4	; (adr r1, 800ecf8 <_scanf_float+0x98>)
 800ecf4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ecf8:	0800ee37 	.word	0x0800ee37
 800ecfc:	0800ecc1 	.word	0x0800ecc1
 800ed00:	0800ecc1 	.word	0x0800ecc1
 800ed04:	0800ecc1 	.word	0x0800ecc1
 800ed08:	0800ee97 	.word	0x0800ee97
 800ed0c:	0800ee6f 	.word	0x0800ee6f
 800ed10:	0800ecc1 	.word	0x0800ecc1
 800ed14:	0800ecc1 	.word	0x0800ecc1
 800ed18:	0800ee45 	.word	0x0800ee45
 800ed1c:	0800ecc1 	.word	0x0800ecc1
 800ed20:	0800ecc1 	.word	0x0800ecc1
 800ed24:	0800ecc1 	.word	0x0800ecc1
 800ed28:	0800ecc1 	.word	0x0800ecc1
 800ed2c:	0800edfd 	.word	0x0800edfd
 800ed30:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800ed34:	e7db      	b.n	800ecee <_scanf_float+0x8e>
 800ed36:	290e      	cmp	r1, #14
 800ed38:	d8c2      	bhi.n	800ecc0 <_scanf_float+0x60>
 800ed3a:	a001      	add	r0, pc, #4	; (adr r0, 800ed40 <_scanf_float+0xe0>)
 800ed3c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ed40:	0800edef 	.word	0x0800edef
 800ed44:	0800ecc1 	.word	0x0800ecc1
 800ed48:	0800edef 	.word	0x0800edef
 800ed4c:	0800ee83 	.word	0x0800ee83
 800ed50:	0800ecc1 	.word	0x0800ecc1
 800ed54:	0800ed9d 	.word	0x0800ed9d
 800ed58:	0800edd9 	.word	0x0800edd9
 800ed5c:	0800edd9 	.word	0x0800edd9
 800ed60:	0800edd9 	.word	0x0800edd9
 800ed64:	0800edd9 	.word	0x0800edd9
 800ed68:	0800edd9 	.word	0x0800edd9
 800ed6c:	0800edd9 	.word	0x0800edd9
 800ed70:	0800edd9 	.word	0x0800edd9
 800ed74:	0800edd9 	.word	0x0800edd9
 800ed78:	0800edd9 	.word	0x0800edd9
 800ed7c:	2b6e      	cmp	r3, #110	; 0x6e
 800ed7e:	d809      	bhi.n	800ed94 <_scanf_float+0x134>
 800ed80:	2b60      	cmp	r3, #96	; 0x60
 800ed82:	d8b2      	bhi.n	800ecea <_scanf_float+0x8a>
 800ed84:	2b54      	cmp	r3, #84	; 0x54
 800ed86:	d077      	beq.n	800ee78 <_scanf_float+0x218>
 800ed88:	2b59      	cmp	r3, #89	; 0x59
 800ed8a:	d199      	bne.n	800ecc0 <_scanf_float+0x60>
 800ed8c:	2d07      	cmp	r5, #7
 800ed8e:	d197      	bne.n	800ecc0 <_scanf_float+0x60>
 800ed90:	2508      	movs	r5, #8
 800ed92:	e029      	b.n	800ede8 <_scanf_float+0x188>
 800ed94:	2b74      	cmp	r3, #116	; 0x74
 800ed96:	d06f      	beq.n	800ee78 <_scanf_float+0x218>
 800ed98:	2b79      	cmp	r3, #121	; 0x79
 800ed9a:	e7f6      	b.n	800ed8a <_scanf_float+0x12a>
 800ed9c:	6821      	ldr	r1, [r4, #0]
 800ed9e:	05c8      	lsls	r0, r1, #23
 800eda0:	d51a      	bpl.n	800edd8 <_scanf_float+0x178>
 800eda2:	9b02      	ldr	r3, [sp, #8]
 800eda4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800eda8:	6021      	str	r1, [r4, #0]
 800edaa:	f109 0901 	add.w	r9, r9, #1
 800edae:	b11b      	cbz	r3, 800edb8 <_scanf_float+0x158>
 800edb0:	3b01      	subs	r3, #1
 800edb2:	3201      	adds	r2, #1
 800edb4:	9302      	str	r3, [sp, #8]
 800edb6:	60a2      	str	r2, [r4, #8]
 800edb8:	68a3      	ldr	r3, [r4, #8]
 800edba:	3b01      	subs	r3, #1
 800edbc:	60a3      	str	r3, [r4, #8]
 800edbe:	6923      	ldr	r3, [r4, #16]
 800edc0:	3301      	adds	r3, #1
 800edc2:	6123      	str	r3, [r4, #16]
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	3b01      	subs	r3, #1
 800edc8:	2b00      	cmp	r3, #0
 800edca:	607b      	str	r3, [r7, #4]
 800edcc:	f340 8084 	ble.w	800eed8 <_scanf_float+0x278>
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	3301      	adds	r3, #1
 800edd4:	603b      	str	r3, [r7, #0]
 800edd6:	e766      	b.n	800eca6 <_scanf_float+0x46>
 800edd8:	eb1a 0f05 	cmn.w	sl, r5
 800eddc:	f47f af70 	bne.w	800ecc0 <_scanf_float+0x60>
 800ede0:	6822      	ldr	r2, [r4, #0]
 800ede2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800ede6:	6022      	str	r2, [r4, #0]
 800ede8:	f806 3b01 	strb.w	r3, [r6], #1
 800edec:	e7e4      	b.n	800edb8 <_scanf_float+0x158>
 800edee:	6822      	ldr	r2, [r4, #0]
 800edf0:	0610      	lsls	r0, r2, #24
 800edf2:	f57f af65 	bpl.w	800ecc0 <_scanf_float+0x60>
 800edf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800edfa:	e7f4      	b.n	800ede6 <_scanf_float+0x186>
 800edfc:	f1ba 0f00 	cmp.w	sl, #0
 800ee00:	d10e      	bne.n	800ee20 <_scanf_float+0x1c0>
 800ee02:	f1b9 0f00 	cmp.w	r9, #0
 800ee06:	d10e      	bne.n	800ee26 <_scanf_float+0x1c6>
 800ee08:	6822      	ldr	r2, [r4, #0]
 800ee0a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ee0e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ee12:	d108      	bne.n	800ee26 <_scanf_float+0x1c6>
 800ee14:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ee18:	6022      	str	r2, [r4, #0]
 800ee1a:	f04f 0a01 	mov.w	sl, #1
 800ee1e:	e7e3      	b.n	800ede8 <_scanf_float+0x188>
 800ee20:	f1ba 0f02 	cmp.w	sl, #2
 800ee24:	d055      	beq.n	800eed2 <_scanf_float+0x272>
 800ee26:	2d01      	cmp	r5, #1
 800ee28:	d002      	beq.n	800ee30 <_scanf_float+0x1d0>
 800ee2a:	2d04      	cmp	r5, #4
 800ee2c:	f47f af48 	bne.w	800ecc0 <_scanf_float+0x60>
 800ee30:	3501      	adds	r5, #1
 800ee32:	b2ed      	uxtb	r5, r5
 800ee34:	e7d8      	b.n	800ede8 <_scanf_float+0x188>
 800ee36:	f1ba 0f01 	cmp.w	sl, #1
 800ee3a:	f47f af41 	bne.w	800ecc0 <_scanf_float+0x60>
 800ee3e:	f04f 0a02 	mov.w	sl, #2
 800ee42:	e7d1      	b.n	800ede8 <_scanf_float+0x188>
 800ee44:	b97d      	cbnz	r5, 800ee66 <_scanf_float+0x206>
 800ee46:	f1b9 0f00 	cmp.w	r9, #0
 800ee4a:	f47f af3c 	bne.w	800ecc6 <_scanf_float+0x66>
 800ee4e:	6822      	ldr	r2, [r4, #0]
 800ee50:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ee54:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ee58:	f47f af39 	bne.w	800ecce <_scanf_float+0x6e>
 800ee5c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ee60:	6022      	str	r2, [r4, #0]
 800ee62:	2501      	movs	r5, #1
 800ee64:	e7c0      	b.n	800ede8 <_scanf_float+0x188>
 800ee66:	2d03      	cmp	r5, #3
 800ee68:	d0e2      	beq.n	800ee30 <_scanf_float+0x1d0>
 800ee6a:	2d05      	cmp	r5, #5
 800ee6c:	e7de      	b.n	800ee2c <_scanf_float+0x1cc>
 800ee6e:	2d02      	cmp	r5, #2
 800ee70:	f47f af26 	bne.w	800ecc0 <_scanf_float+0x60>
 800ee74:	2503      	movs	r5, #3
 800ee76:	e7b7      	b.n	800ede8 <_scanf_float+0x188>
 800ee78:	2d06      	cmp	r5, #6
 800ee7a:	f47f af21 	bne.w	800ecc0 <_scanf_float+0x60>
 800ee7e:	2507      	movs	r5, #7
 800ee80:	e7b2      	b.n	800ede8 <_scanf_float+0x188>
 800ee82:	6822      	ldr	r2, [r4, #0]
 800ee84:	0591      	lsls	r1, r2, #22
 800ee86:	f57f af1b 	bpl.w	800ecc0 <_scanf_float+0x60>
 800ee8a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800ee8e:	6022      	str	r2, [r4, #0]
 800ee90:	f8cd 9004 	str.w	r9, [sp, #4]
 800ee94:	e7a8      	b.n	800ede8 <_scanf_float+0x188>
 800ee96:	6822      	ldr	r2, [r4, #0]
 800ee98:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800ee9c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800eea0:	d006      	beq.n	800eeb0 <_scanf_float+0x250>
 800eea2:	0550      	lsls	r0, r2, #21
 800eea4:	f57f af0c 	bpl.w	800ecc0 <_scanf_float+0x60>
 800eea8:	f1b9 0f00 	cmp.w	r9, #0
 800eeac:	f43f af0f 	beq.w	800ecce <_scanf_float+0x6e>
 800eeb0:	0591      	lsls	r1, r2, #22
 800eeb2:	bf58      	it	pl
 800eeb4:	9901      	ldrpl	r1, [sp, #4]
 800eeb6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800eeba:	bf58      	it	pl
 800eebc:	eba9 0101 	subpl.w	r1, r9, r1
 800eec0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800eec4:	bf58      	it	pl
 800eec6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800eeca:	6022      	str	r2, [r4, #0]
 800eecc:	f04f 0900 	mov.w	r9, #0
 800eed0:	e78a      	b.n	800ede8 <_scanf_float+0x188>
 800eed2:	f04f 0a03 	mov.w	sl, #3
 800eed6:	e787      	b.n	800ede8 <_scanf_float+0x188>
 800eed8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800eedc:	4639      	mov	r1, r7
 800eede:	4640      	mov	r0, r8
 800eee0:	4798      	blx	r3
 800eee2:	2800      	cmp	r0, #0
 800eee4:	f43f aedf 	beq.w	800eca6 <_scanf_float+0x46>
 800eee8:	e6ea      	b.n	800ecc0 <_scanf_float+0x60>
 800eeea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800eeee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800eef2:	463a      	mov	r2, r7
 800eef4:	4640      	mov	r0, r8
 800eef6:	4798      	blx	r3
 800eef8:	6923      	ldr	r3, [r4, #16]
 800eefa:	3b01      	subs	r3, #1
 800eefc:	6123      	str	r3, [r4, #16]
 800eefe:	e6ec      	b.n	800ecda <_scanf_float+0x7a>
 800ef00:	1e6b      	subs	r3, r5, #1
 800ef02:	2b06      	cmp	r3, #6
 800ef04:	d825      	bhi.n	800ef52 <_scanf_float+0x2f2>
 800ef06:	2d02      	cmp	r5, #2
 800ef08:	d836      	bhi.n	800ef78 <_scanf_float+0x318>
 800ef0a:	455e      	cmp	r6, fp
 800ef0c:	f67f aee8 	bls.w	800ece0 <_scanf_float+0x80>
 800ef10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ef14:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ef18:	463a      	mov	r2, r7
 800ef1a:	4640      	mov	r0, r8
 800ef1c:	4798      	blx	r3
 800ef1e:	6923      	ldr	r3, [r4, #16]
 800ef20:	3b01      	subs	r3, #1
 800ef22:	6123      	str	r3, [r4, #16]
 800ef24:	e7f1      	b.n	800ef0a <_scanf_float+0x2aa>
 800ef26:	9802      	ldr	r0, [sp, #8]
 800ef28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ef2c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ef30:	9002      	str	r0, [sp, #8]
 800ef32:	463a      	mov	r2, r7
 800ef34:	4640      	mov	r0, r8
 800ef36:	4798      	blx	r3
 800ef38:	6923      	ldr	r3, [r4, #16]
 800ef3a:	3b01      	subs	r3, #1
 800ef3c:	6123      	str	r3, [r4, #16]
 800ef3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ef42:	fa5f fa8a 	uxtb.w	sl, sl
 800ef46:	f1ba 0f02 	cmp.w	sl, #2
 800ef4a:	d1ec      	bne.n	800ef26 <_scanf_float+0x2c6>
 800ef4c:	3d03      	subs	r5, #3
 800ef4e:	b2ed      	uxtb	r5, r5
 800ef50:	1b76      	subs	r6, r6, r5
 800ef52:	6823      	ldr	r3, [r4, #0]
 800ef54:	05da      	lsls	r2, r3, #23
 800ef56:	d52f      	bpl.n	800efb8 <_scanf_float+0x358>
 800ef58:	055b      	lsls	r3, r3, #21
 800ef5a:	d510      	bpl.n	800ef7e <_scanf_float+0x31e>
 800ef5c:	455e      	cmp	r6, fp
 800ef5e:	f67f aebf 	bls.w	800ece0 <_scanf_float+0x80>
 800ef62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ef66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ef6a:	463a      	mov	r2, r7
 800ef6c:	4640      	mov	r0, r8
 800ef6e:	4798      	blx	r3
 800ef70:	6923      	ldr	r3, [r4, #16]
 800ef72:	3b01      	subs	r3, #1
 800ef74:	6123      	str	r3, [r4, #16]
 800ef76:	e7f1      	b.n	800ef5c <_scanf_float+0x2fc>
 800ef78:	46aa      	mov	sl, r5
 800ef7a:	9602      	str	r6, [sp, #8]
 800ef7c:	e7df      	b.n	800ef3e <_scanf_float+0x2de>
 800ef7e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ef82:	6923      	ldr	r3, [r4, #16]
 800ef84:	2965      	cmp	r1, #101	; 0x65
 800ef86:	f103 33ff 	add.w	r3, r3, #4294967295
 800ef8a:	f106 35ff 	add.w	r5, r6, #4294967295
 800ef8e:	6123      	str	r3, [r4, #16]
 800ef90:	d00c      	beq.n	800efac <_scanf_float+0x34c>
 800ef92:	2945      	cmp	r1, #69	; 0x45
 800ef94:	d00a      	beq.n	800efac <_scanf_float+0x34c>
 800ef96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ef9a:	463a      	mov	r2, r7
 800ef9c:	4640      	mov	r0, r8
 800ef9e:	4798      	blx	r3
 800efa0:	6923      	ldr	r3, [r4, #16]
 800efa2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800efa6:	3b01      	subs	r3, #1
 800efa8:	1eb5      	subs	r5, r6, #2
 800efaa:	6123      	str	r3, [r4, #16]
 800efac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800efb0:	463a      	mov	r2, r7
 800efb2:	4640      	mov	r0, r8
 800efb4:	4798      	blx	r3
 800efb6:	462e      	mov	r6, r5
 800efb8:	6825      	ldr	r5, [r4, #0]
 800efba:	f015 0510 	ands.w	r5, r5, #16
 800efbe:	d158      	bne.n	800f072 <_scanf_float+0x412>
 800efc0:	7035      	strb	r5, [r6, #0]
 800efc2:	6823      	ldr	r3, [r4, #0]
 800efc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800efc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800efcc:	d11c      	bne.n	800f008 <_scanf_float+0x3a8>
 800efce:	9b01      	ldr	r3, [sp, #4]
 800efd0:	454b      	cmp	r3, r9
 800efd2:	eba3 0209 	sub.w	r2, r3, r9
 800efd6:	d124      	bne.n	800f022 <_scanf_float+0x3c2>
 800efd8:	2200      	movs	r2, #0
 800efda:	4659      	mov	r1, fp
 800efdc:	4640      	mov	r0, r8
 800efde:	f7ff f9c7 	bl	800e370 <_strtod_r>
 800efe2:	9b03      	ldr	r3, [sp, #12]
 800efe4:	6821      	ldr	r1, [r4, #0]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	f011 0f02 	tst.w	r1, #2
 800efec:	ec57 6b10 	vmov	r6, r7, d0
 800eff0:	f103 0204 	add.w	r2, r3, #4
 800eff4:	d020      	beq.n	800f038 <_scanf_float+0x3d8>
 800eff6:	9903      	ldr	r1, [sp, #12]
 800eff8:	600a      	str	r2, [r1, #0]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	e9c3 6700 	strd	r6, r7, [r3]
 800f000:	68e3      	ldr	r3, [r4, #12]
 800f002:	3301      	adds	r3, #1
 800f004:	60e3      	str	r3, [r4, #12]
 800f006:	e66c      	b.n	800ece2 <_scanf_float+0x82>
 800f008:	9b04      	ldr	r3, [sp, #16]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d0e4      	beq.n	800efd8 <_scanf_float+0x378>
 800f00e:	9905      	ldr	r1, [sp, #20]
 800f010:	230a      	movs	r3, #10
 800f012:	462a      	mov	r2, r5
 800f014:	3101      	adds	r1, #1
 800f016:	4640      	mov	r0, r8
 800f018:	f002 f9ba 	bl	8011390 <_strtol_r>
 800f01c:	9b04      	ldr	r3, [sp, #16]
 800f01e:	9e05      	ldr	r6, [sp, #20]
 800f020:	1ac2      	subs	r2, r0, r3
 800f022:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f026:	429e      	cmp	r6, r3
 800f028:	bf28      	it	cs
 800f02a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f02e:	4912      	ldr	r1, [pc, #72]	; (800f078 <_scanf_float+0x418>)
 800f030:	4630      	mov	r0, r6
 800f032:	f000 f8e7 	bl	800f204 <siprintf>
 800f036:	e7cf      	b.n	800efd8 <_scanf_float+0x378>
 800f038:	f011 0f04 	tst.w	r1, #4
 800f03c:	9903      	ldr	r1, [sp, #12]
 800f03e:	600a      	str	r2, [r1, #0]
 800f040:	d1db      	bne.n	800effa <_scanf_float+0x39a>
 800f042:	f8d3 8000 	ldr.w	r8, [r3]
 800f046:	ee10 2a10 	vmov	r2, s0
 800f04a:	ee10 0a10 	vmov	r0, s0
 800f04e:	463b      	mov	r3, r7
 800f050:	4639      	mov	r1, r7
 800f052:	f7f1 fd6b 	bl	8000b2c <__aeabi_dcmpun>
 800f056:	b128      	cbz	r0, 800f064 <_scanf_float+0x404>
 800f058:	4808      	ldr	r0, [pc, #32]	; (800f07c <_scanf_float+0x41c>)
 800f05a:	f000 fa31 	bl	800f4c0 <nanf>
 800f05e:	ed88 0a00 	vstr	s0, [r8]
 800f062:	e7cd      	b.n	800f000 <_scanf_float+0x3a0>
 800f064:	4630      	mov	r0, r6
 800f066:	4639      	mov	r1, r7
 800f068:	f7f1 fdbe 	bl	8000be8 <__aeabi_d2f>
 800f06c:	f8c8 0000 	str.w	r0, [r8]
 800f070:	e7c6      	b.n	800f000 <_scanf_float+0x3a0>
 800f072:	2500      	movs	r5, #0
 800f074:	e635      	b.n	800ece2 <_scanf_float+0x82>
 800f076:	bf00      	nop
 800f078:	08011f64 	.word	0x08011f64
 800f07c:	08012301 	.word	0x08012301

0800f080 <std>:
 800f080:	2300      	movs	r3, #0
 800f082:	b510      	push	{r4, lr}
 800f084:	4604      	mov	r4, r0
 800f086:	e9c0 3300 	strd	r3, r3, [r0]
 800f08a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f08e:	6083      	str	r3, [r0, #8]
 800f090:	8181      	strh	r1, [r0, #12]
 800f092:	6643      	str	r3, [r0, #100]	; 0x64
 800f094:	81c2      	strh	r2, [r0, #14]
 800f096:	6183      	str	r3, [r0, #24]
 800f098:	4619      	mov	r1, r3
 800f09a:	2208      	movs	r2, #8
 800f09c:	305c      	adds	r0, #92	; 0x5c
 800f09e:	f000 f914 	bl	800f2ca <memset>
 800f0a2:	4b0d      	ldr	r3, [pc, #52]	; (800f0d8 <std+0x58>)
 800f0a4:	6263      	str	r3, [r4, #36]	; 0x24
 800f0a6:	4b0d      	ldr	r3, [pc, #52]	; (800f0dc <std+0x5c>)
 800f0a8:	62a3      	str	r3, [r4, #40]	; 0x28
 800f0aa:	4b0d      	ldr	r3, [pc, #52]	; (800f0e0 <std+0x60>)
 800f0ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f0ae:	4b0d      	ldr	r3, [pc, #52]	; (800f0e4 <std+0x64>)
 800f0b0:	6323      	str	r3, [r4, #48]	; 0x30
 800f0b2:	4b0d      	ldr	r3, [pc, #52]	; (800f0e8 <std+0x68>)
 800f0b4:	6224      	str	r4, [r4, #32]
 800f0b6:	429c      	cmp	r4, r3
 800f0b8:	d006      	beq.n	800f0c8 <std+0x48>
 800f0ba:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800f0be:	4294      	cmp	r4, r2
 800f0c0:	d002      	beq.n	800f0c8 <std+0x48>
 800f0c2:	33d0      	adds	r3, #208	; 0xd0
 800f0c4:	429c      	cmp	r4, r3
 800f0c6:	d105      	bne.n	800f0d4 <std+0x54>
 800f0c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f0cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f0d0:	f000 b9dc 	b.w	800f48c <__retarget_lock_init_recursive>
 800f0d4:	bd10      	pop	{r4, pc}
 800f0d6:	bf00      	nop
 800f0d8:	0800f245 	.word	0x0800f245
 800f0dc:	0800f267 	.word	0x0800f267
 800f0e0:	0800f29f 	.word	0x0800f29f
 800f0e4:	0800f2c3 	.word	0x0800f2c3
 800f0e8:	20001088 	.word	0x20001088

0800f0ec <stdio_exit_handler>:
 800f0ec:	4a02      	ldr	r2, [pc, #8]	; (800f0f8 <stdio_exit_handler+0xc>)
 800f0ee:	4903      	ldr	r1, [pc, #12]	; (800f0fc <stdio_exit_handler+0x10>)
 800f0f0:	4803      	ldr	r0, [pc, #12]	; (800f100 <stdio_exit_handler+0x14>)
 800f0f2:	f000 b869 	b.w	800f1c8 <_fwalk_sglue>
 800f0f6:	bf00      	nop
 800f0f8:	2000002c 	.word	0x2000002c
 800f0fc:	0801176d 	.word	0x0801176d
 800f100:	200001a4 	.word	0x200001a4

0800f104 <cleanup_stdio>:
 800f104:	6841      	ldr	r1, [r0, #4]
 800f106:	4b0c      	ldr	r3, [pc, #48]	; (800f138 <cleanup_stdio+0x34>)
 800f108:	4299      	cmp	r1, r3
 800f10a:	b510      	push	{r4, lr}
 800f10c:	4604      	mov	r4, r0
 800f10e:	d001      	beq.n	800f114 <cleanup_stdio+0x10>
 800f110:	f002 fb2c 	bl	801176c <_fflush_r>
 800f114:	68a1      	ldr	r1, [r4, #8]
 800f116:	4b09      	ldr	r3, [pc, #36]	; (800f13c <cleanup_stdio+0x38>)
 800f118:	4299      	cmp	r1, r3
 800f11a:	d002      	beq.n	800f122 <cleanup_stdio+0x1e>
 800f11c:	4620      	mov	r0, r4
 800f11e:	f002 fb25 	bl	801176c <_fflush_r>
 800f122:	68e1      	ldr	r1, [r4, #12]
 800f124:	4b06      	ldr	r3, [pc, #24]	; (800f140 <cleanup_stdio+0x3c>)
 800f126:	4299      	cmp	r1, r3
 800f128:	d004      	beq.n	800f134 <cleanup_stdio+0x30>
 800f12a:	4620      	mov	r0, r4
 800f12c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f130:	f002 bb1c 	b.w	801176c <_fflush_r>
 800f134:	bd10      	pop	{r4, pc}
 800f136:	bf00      	nop
 800f138:	20001088 	.word	0x20001088
 800f13c:	200010f0 	.word	0x200010f0
 800f140:	20001158 	.word	0x20001158

0800f144 <global_stdio_init.part.0>:
 800f144:	b510      	push	{r4, lr}
 800f146:	4b0b      	ldr	r3, [pc, #44]	; (800f174 <global_stdio_init.part.0+0x30>)
 800f148:	4c0b      	ldr	r4, [pc, #44]	; (800f178 <global_stdio_init.part.0+0x34>)
 800f14a:	4a0c      	ldr	r2, [pc, #48]	; (800f17c <global_stdio_init.part.0+0x38>)
 800f14c:	601a      	str	r2, [r3, #0]
 800f14e:	4620      	mov	r0, r4
 800f150:	2200      	movs	r2, #0
 800f152:	2104      	movs	r1, #4
 800f154:	f7ff ff94 	bl	800f080 <std>
 800f158:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800f15c:	2201      	movs	r2, #1
 800f15e:	2109      	movs	r1, #9
 800f160:	f7ff ff8e 	bl	800f080 <std>
 800f164:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800f168:	2202      	movs	r2, #2
 800f16a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f16e:	2112      	movs	r1, #18
 800f170:	f7ff bf86 	b.w	800f080 <std>
 800f174:	200011c0 	.word	0x200011c0
 800f178:	20001088 	.word	0x20001088
 800f17c:	0800f0ed 	.word	0x0800f0ed

0800f180 <__sfp_lock_acquire>:
 800f180:	4801      	ldr	r0, [pc, #4]	; (800f188 <__sfp_lock_acquire+0x8>)
 800f182:	f000 b984 	b.w	800f48e <__retarget_lock_acquire_recursive>
 800f186:	bf00      	nop
 800f188:	200011c9 	.word	0x200011c9

0800f18c <__sfp_lock_release>:
 800f18c:	4801      	ldr	r0, [pc, #4]	; (800f194 <__sfp_lock_release+0x8>)
 800f18e:	f000 b97f 	b.w	800f490 <__retarget_lock_release_recursive>
 800f192:	bf00      	nop
 800f194:	200011c9 	.word	0x200011c9

0800f198 <__sinit>:
 800f198:	b510      	push	{r4, lr}
 800f19a:	4604      	mov	r4, r0
 800f19c:	f7ff fff0 	bl	800f180 <__sfp_lock_acquire>
 800f1a0:	6a23      	ldr	r3, [r4, #32]
 800f1a2:	b11b      	cbz	r3, 800f1ac <__sinit+0x14>
 800f1a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f1a8:	f7ff bff0 	b.w	800f18c <__sfp_lock_release>
 800f1ac:	4b04      	ldr	r3, [pc, #16]	; (800f1c0 <__sinit+0x28>)
 800f1ae:	6223      	str	r3, [r4, #32]
 800f1b0:	4b04      	ldr	r3, [pc, #16]	; (800f1c4 <__sinit+0x2c>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d1f5      	bne.n	800f1a4 <__sinit+0xc>
 800f1b8:	f7ff ffc4 	bl	800f144 <global_stdio_init.part.0>
 800f1bc:	e7f2      	b.n	800f1a4 <__sinit+0xc>
 800f1be:	bf00      	nop
 800f1c0:	0800f105 	.word	0x0800f105
 800f1c4:	200011c0 	.word	0x200011c0

0800f1c8 <_fwalk_sglue>:
 800f1c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1cc:	4607      	mov	r7, r0
 800f1ce:	4688      	mov	r8, r1
 800f1d0:	4614      	mov	r4, r2
 800f1d2:	2600      	movs	r6, #0
 800f1d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f1d8:	f1b9 0901 	subs.w	r9, r9, #1
 800f1dc:	d505      	bpl.n	800f1ea <_fwalk_sglue+0x22>
 800f1de:	6824      	ldr	r4, [r4, #0]
 800f1e0:	2c00      	cmp	r4, #0
 800f1e2:	d1f7      	bne.n	800f1d4 <_fwalk_sglue+0xc>
 800f1e4:	4630      	mov	r0, r6
 800f1e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f1ea:	89ab      	ldrh	r3, [r5, #12]
 800f1ec:	2b01      	cmp	r3, #1
 800f1ee:	d907      	bls.n	800f200 <_fwalk_sglue+0x38>
 800f1f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f1f4:	3301      	adds	r3, #1
 800f1f6:	d003      	beq.n	800f200 <_fwalk_sglue+0x38>
 800f1f8:	4629      	mov	r1, r5
 800f1fa:	4638      	mov	r0, r7
 800f1fc:	47c0      	blx	r8
 800f1fe:	4306      	orrs	r6, r0
 800f200:	3568      	adds	r5, #104	; 0x68
 800f202:	e7e9      	b.n	800f1d8 <_fwalk_sglue+0x10>

0800f204 <siprintf>:
 800f204:	b40e      	push	{r1, r2, r3}
 800f206:	b500      	push	{lr}
 800f208:	b09c      	sub	sp, #112	; 0x70
 800f20a:	ab1d      	add	r3, sp, #116	; 0x74
 800f20c:	9002      	str	r0, [sp, #8]
 800f20e:	9006      	str	r0, [sp, #24]
 800f210:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f214:	4809      	ldr	r0, [pc, #36]	; (800f23c <siprintf+0x38>)
 800f216:	9107      	str	r1, [sp, #28]
 800f218:	9104      	str	r1, [sp, #16]
 800f21a:	4909      	ldr	r1, [pc, #36]	; (800f240 <siprintf+0x3c>)
 800f21c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f220:	9105      	str	r1, [sp, #20]
 800f222:	6800      	ldr	r0, [r0, #0]
 800f224:	9301      	str	r3, [sp, #4]
 800f226:	a902      	add	r1, sp, #8
 800f228:	f002 f91c 	bl	8011464 <_svfiprintf_r>
 800f22c:	9b02      	ldr	r3, [sp, #8]
 800f22e:	2200      	movs	r2, #0
 800f230:	701a      	strb	r2, [r3, #0]
 800f232:	b01c      	add	sp, #112	; 0x70
 800f234:	f85d eb04 	ldr.w	lr, [sp], #4
 800f238:	b003      	add	sp, #12
 800f23a:	4770      	bx	lr
 800f23c:	200001f0 	.word	0x200001f0
 800f240:	ffff0208 	.word	0xffff0208

0800f244 <__sread>:
 800f244:	b510      	push	{r4, lr}
 800f246:	460c      	mov	r4, r1
 800f248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f24c:	f000 f8c0 	bl	800f3d0 <_read_r>
 800f250:	2800      	cmp	r0, #0
 800f252:	bfab      	itete	ge
 800f254:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f256:	89a3      	ldrhlt	r3, [r4, #12]
 800f258:	181b      	addge	r3, r3, r0
 800f25a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f25e:	bfac      	ite	ge
 800f260:	6563      	strge	r3, [r4, #84]	; 0x54
 800f262:	81a3      	strhlt	r3, [r4, #12]
 800f264:	bd10      	pop	{r4, pc}

0800f266 <__swrite>:
 800f266:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f26a:	461f      	mov	r7, r3
 800f26c:	898b      	ldrh	r3, [r1, #12]
 800f26e:	05db      	lsls	r3, r3, #23
 800f270:	4605      	mov	r5, r0
 800f272:	460c      	mov	r4, r1
 800f274:	4616      	mov	r6, r2
 800f276:	d505      	bpl.n	800f284 <__swrite+0x1e>
 800f278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f27c:	2302      	movs	r3, #2
 800f27e:	2200      	movs	r2, #0
 800f280:	f000 f894 	bl	800f3ac <_lseek_r>
 800f284:	89a3      	ldrh	r3, [r4, #12]
 800f286:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f28a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f28e:	81a3      	strh	r3, [r4, #12]
 800f290:	4632      	mov	r2, r6
 800f292:	463b      	mov	r3, r7
 800f294:	4628      	mov	r0, r5
 800f296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f29a:	f000 b8bb 	b.w	800f414 <_write_r>

0800f29e <__sseek>:
 800f29e:	b510      	push	{r4, lr}
 800f2a0:	460c      	mov	r4, r1
 800f2a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2a6:	f000 f881 	bl	800f3ac <_lseek_r>
 800f2aa:	1c43      	adds	r3, r0, #1
 800f2ac:	89a3      	ldrh	r3, [r4, #12]
 800f2ae:	bf15      	itete	ne
 800f2b0:	6560      	strne	r0, [r4, #84]	; 0x54
 800f2b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f2b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f2ba:	81a3      	strheq	r3, [r4, #12]
 800f2bc:	bf18      	it	ne
 800f2be:	81a3      	strhne	r3, [r4, #12]
 800f2c0:	bd10      	pop	{r4, pc}

0800f2c2 <__sclose>:
 800f2c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2c6:	f000 b861 	b.w	800f38c <_close_r>

0800f2ca <memset>:
 800f2ca:	4402      	add	r2, r0
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	d100      	bne.n	800f2d4 <memset+0xa>
 800f2d2:	4770      	bx	lr
 800f2d4:	f803 1b01 	strb.w	r1, [r3], #1
 800f2d8:	e7f9      	b.n	800f2ce <memset+0x4>

0800f2da <strncmp>:
 800f2da:	b510      	push	{r4, lr}
 800f2dc:	b16a      	cbz	r2, 800f2fa <strncmp+0x20>
 800f2de:	3901      	subs	r1, #1
 800f2e0:	1884      	adds	r4, r0, r2
 800f2e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2e6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f2ea:	429a      	cmp	r2, r3
 800f2ec:	d103      	bne.n	800f2f6 <strncmp+0x1c>
 800f2ee:	42a0      	cmp	r0, r4
 800f2f0:	d001      	beq.n	800f2f6 <strncmp+0x1c>
 800f2f2:	2a00      	cmp	r2, #0
 800f2f4:	d1f5      	bne.n	800f2e2 <strncmp+0x8>
 800f2f6:	1ad0      	subs	r0, r2, r3
 800f2f8:	bd10      	pop	{r4, pc}
 800f2fa:	4610      	mov	r0, r2
 800f2fc:	e7fc      	b.n	800f2f8 <strncmp+0x1e>

0800f2fe <strnstr>:
 800f2fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f300:	460c      	mov	r4, r1
 800f302:	4605      	mov	r5, r0
 800f304:	4611      	mov	r1, r2
 800f306:	4620      	mov	r0, r4
 800f308:	9201      	str	r2, [sp, #4]
 800f30a:	f002 fa71 	bl	80117f0 <strnlen>
 800f30e:	9901      	ldr	r1, [sp, #4]
 800f310:	4281      	cmp	r1, r0
 800f312:	4603      	mov	r3, r0
 800f314:	d805      	bhi.n	800f322 <strnstr+0x24>
 800f316:	5c22      	ldrb	r2, [r4, r0]
 800f318:	b11a      	cbz	r2, 800f322 <strnstr+0x24>
 800f31a:	2400      	movs	r4, #0
 800f31c:	4620      	mov	r0, r4
 800f31e:	b003      	add	sp, #12
 800f320:	bd30      	pop	{r4, r5, pc}
 800f322:	4622      	mov	r2, r4
 800f324:	4628      	mov	r0, r5
 800f326:	f000 f80b 	bl	800f340 <memmem>
 800f32a:	4604      	mov	r4, r0
 800f32c:	2800      	cmp	r0, #0
 800f32e:	d0f4      	beq.n	800f31a <strnstr+0x1c>
 800f330:	1b42      	subs	r2, r0, r5
 800f332:	2100      	movs	r1, #0
 800f334:	4628      	mov	r0, r5
 800f336:	f7f0 ff4b 	bl	80001d0 <memchr>
 800f33a:	2800      	cmp	r0, #0
 800f33c:	d1ed      	bne.n	800f31a <strnstr+0x1c>
 800f33e:	e7ed      	b.n	800f31c <strnstr+0x1e>

0800f340 <memmem>:
 800f340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f344:	b1a3      	cbz	r3, 800f370 <memmem+0x30>
 800f346:	1ac9      	subs	r1, r1, r3
 800f348:	7817      	ldrb	r7, [r2, #0]
 800f34a:	4401      	add	r1, r0
 800f34c:	4604      	mov	r4, r0
 800f34e:	f103 3cff 	add.w	ip, r3, #4294967295
 800f352:	428c      	cmp	r4, r1
 800f354:	4620      	mov	r0, r4
 800f356:	d901      	bls.n	800f35c <memmem+0x1c>
 800f358:	2000      	movs	r0, #0
 800f35a:	e009      	b.n	800f370 <memmem+0x30>
 800f35c:	7805      	ldrb	r5, [r0, #0]
 800f35e:	42bd      	cmp	r5, r7
 800f360:	f104 0401 	add.w	r4, r4, #1
 800f364:	d1f5      	bne.n	800f352 <memmem+0x12>
 800f366:	eb0c 0504 	add.w	r5, ip, r4
 800f36a:	18d6      	adds	r6, r2, r3
 800f36c:	42a5      	cmp	r5, r4
 800f36e:	d101      	bne.n	800f374 <memmem+0x34>
 800f370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f374:	f815 8d01 	ldrb.w	r8, [r5, #-1]!
 800f378:	f816 ed01 	ldrb.w	lr, [r6, #-1]!
 800f37c:	45f0      	cmp	r8, lr
 800f37e:	d0f5      	beq.n	800f36c <memmem+0x2c>
 800f380:	e7e7      	b.n	800f352 <memmem+0x12>
	...

0800f384 <_localeconv_r>:
 800f384:	4800      	ldr	r0, [pc, #0]	; (800f388 <_localeconv_r+0x4>)
 800f386:	4770      	bx	lr
 800f388:	20000128 	.word	0x20000128

0800f38c <_close_r>:
 800f38c:	b538      	push	{r3, r4, r5, lr}
 800f38e:	4d06      	ldr	r5, [pc, #24]	; (800f3a8 <_close_r+0x1c>)
 800f390:	2300      	movs	r3, #0
 800f392:	4604      	mov	r4, r0
 800f394:	4608      	mov	r0, r1
 800f396:	602b      	str	r3, [r5, #0]
 800f398:	f7f2 ff01 	bl	800219e <_close>
 800f39c:	1c43      	adds	r3, r0, #1
 800f39e:	d102      	bne.n	800f3a6 <_close_r+0x1a>
 800f3a0:	682b      	ldr	r3, [r5, #0]
 800f3a2:	b103      	cbz	r3, 800f3a6 <_close_r+0x1a>
 800f3a4:	6023      	str	r3, [r4, #0]
 800f3a6:	bd38      	pop	{r3, r4, r5, pc}
 800f3a8:	200011c4 	.word	0x200011c4

0800f3ac <_lseek_r>:
 800f3ac:	b538      	push	{r3, r4, r5, lr}
 800f3ae:	4d07      	ldr	r5, [pc, #28]	; (800f3cc <_lseek_r+0x20>)
 800f3b0:	4604      	mov	r4, r0
 800f3b2:	4608      	mov	r0, r1
 800f3b4:	4611      	mov	r1, r2
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	602a      	str	r2, [r5, #0]
 800f3ba:	461a      	mov	r2, r3
 800f3bc:	f7f2 ff16 	bl	80021ec <_lseek>
 800f3c0:	1c43      	adds	r3, r0, #1
 800f3c2:	d102      	bne.n	800f3ca <_lseek_r+0x1e>
 800f3c4:	682b      	ldr	r3, [r5, #0]
 800f3c6:	b103      	cbz	r3, 800f3ca <_lseek_r+0x1e>
 800f3c8:	6023      	str	r3, [r4, #0]
 800f3ca:	bd38      	pop	{r3, r4, r5, pc}
 800f3cc:	200011c4 	.word	0x200011c4

0800f3d0 <_read_r>:
 800f3d0:	b538      	push	{r3, r4, r5, lr}
 800f3d2:	4d07      	ldr	r5, [pc, #28]	; (800f3f0 <_read_r+0x20>)
 800f3d4:	4604      	mov	r4, r0
 800f3d6:	4608      	mov	r0, r1
 800f3d8:	4611      	mov	r1, r2
 800f3da:	2200      	movs	r2, #0
 800f3dc:	602a      	str	r2, [r5, #0]
 800f3de:	461a      	mov	r2, r3
 800f3e0:	f7f2 fea4 	bl	800212c <_read>
 800f3e4:	1c43      	adds	r3, r0, #1
 800f3e6:	d102      	bne.n	800f3ee <_read_r+0x1e>
 800f3e8:	682b      	ldr	r3, [r5, #0]
 800f3ea:	b103      	cbz	r3, 800f3ee <_read_r+0x1e>
 800f3ec:	6023      	str	r3, [r4, #0]
 800f3ee:	bd38      	pop	{r3, r4, r5, pc}
 800f3f0:	200011c4 	.word	0x200011c4

0800f3f4 <_sbrk_r>:
 800f3f4:	b538      	push	{r3, r4, r5, lr}
 800f3f6:	4d06      	ldr	r5, [pc, #24]	; (800f410 <_sbrk_r+0x1c>)
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	4604      	mov	r4, r0
 800f3fc:	4608      	mov	r0, r1
 800f3fe:	602b      	str	r3, [r5, #0]
 800f400:	f7f2 ff02 	bl	8002208 <_sbrk>
 800f404:	1c43      	adds	r3, r0, #1
 800f406:	d102      	bne.n	800f40e <_sbrk_r+0x1a>
 800f408:	682b      	ldr	r3, [r5, #0]
 800f40a:	b103      	cbz	r3, 800f40e <_sbrk_r+0x1a>
 800f40c:	6023      	str	r3, [r4, #0]
 800f40e:	bd38      	pop	{r3, r4, r5, pc}
 800f410:	200011c4 	.word	0x200011c4

0800f414 <_write_r>:
 800f414:	b538      	push	{r3, r4, r5, lr}
 800f416:	4d07      	ldr	r5, [pc, #28]	; (800f434 <_write_r+0x20>)
 800f418:	4604      	mov	r4, r0
 800f41a:	4608      	mov	r0, r1
 800f41c:	4611      	mov	r1, r2
 800f41e:	2200      	movs	r2, #0
 800f420:	602a      	str	r2, [r5, #0]
 800f422:	461a      	mov	r2, r3
 800f424:	f7f2 fe9f 	bl	8002166 <_write>
 800f428:	1c43      	adds	r3, r0, #1
 800f42a:	d102      	bne.n	800f432 <_write_r+0x1e>
 800f42c:	682b      	ldr	r3, [r5, #0]
 800f42e:	b103      	cbz	r3, 800f432 <_write_r+0x1e>
 800f430:	6023      	str	r3, [r4, #0]
 800f432:	bd38      	pop	{r3, r4, r5, pc}
 800f434:	200011c4 	.word	0x200011c4

0800f438 <__errno>:
 800f438:	4b01      	ldr	r3, [pc, #4]	; (800f440 <__errno+0x8>)
 800f43a:	6818      	ldr	r0, [r3, #0]
 800f43c:	4770      	bx	lr
 800f43e:	bf00      	nop
 800f440:	200001f0 	.word	0x200001f0

0800f444 <__libc_init_array>:
 800f444:	b570      	push	{r4, r5, r6, lr}
 800f446:	4d0d      	ldr	r5, [pc, #52]	; (800f47c <__libc_init_array+0x38>)
 800f448:	4c0d      	ldr	r4, [pc, #52]	; (800f480 <__libc_init_array+0x3c>)
 800f44a:	1b64      	subs	r4, r4, r5
 800f44c:	10a4      	asrs	r4, r4, #2
 800f44e:	2600      	movs	r6, #0
 800f450:	42a6      	cmp	r6, r4
 800f452:	d109      	bne.n	800f468 <__libc_init_array+0x24>
 800f454:	4d0b      	ldr	r5, [pc, #44]	; (800f484 <__libc_init_array+0x40>)
 800f456:	4c0c      	ldr	r4, [pc, #48]	; (800f488 <__libc_init_array+0x44>)
 800f458:	f002 fcfc 	bl	8011e54 <_init>
 800f45c:	1b64      	subs	r4, r4, r5
 800f45e:	10a4      	asrs	r4, r4, #2
 800f460:	2600      	movs	r6, #0
 800f462:	42a6      	cmp	r6, r4
 800f464:	d105      	bne.n	800f472 <__libc_init_array+0x2e>
 800f466:	bd70      	pop	{r4, r5, r6, pc}
 800f468:	f855 3b04 	ldr.w	r3, [r5], #4
 800f46c:	4798      	blx	r3
 800f46e:	3601      	adds	r6, #1
 800f470:	e7ee      	b.n	800f450 <__libc_init_array+0xc>
 800f472:	f855 3b04 	ldr.w	r3, [r5], #4
 800f476:	4798      	blx	r3
 800f478:	3601      	adds	r6, #1
 800f47a:	e7f2      	b.n	800f462 <__libc_init_array+0x1e>
 800f47c:	0801230c 	.word	0x0801230c
 800f480:	0801230c 	.word	0x0801230c
 800f484:	0801230c 	.word	0x0801230c
 800f488:	08012310 	.word	0x08012310

0800f48c <__retarget_lock_init_recursive>:
 800f48c:	4770      	bx	lr

0800f48e <__retarget_lock_acquire_recursive>:
 800f48e:	4770      	bx	lr

0800f490 <__retarget_lock_release_recursive>:
 800f490:	4770      	bx	lr

0800f492 <memcpy>:
 800f492:	440a      	add	r2, r1
 800f494:	4291      	cmp	r1, r2
 800f496:	f100 33ff 	add.w	r3, r0, #4294967295
 800f49a:	d100      	bne.n	800f49e <memcpy+0xc>
 800f49c:	4770      	bx	lr
 800f49e:	b510      	push	{r4, lr}
 800f4a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f4a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f4a8:	4291      	cmp	r1, r2
 800f4aa:	d1f9      	bne.n	800f4a0 <memcpy+0xe>
 800f4ac:	bd10      	pop	{r4, pc}
	...

0800f4b0 <nan>:
 800f4b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f4b8 <nan+0x8>
 800f4b4:	4770      	bx	lr
 800f4b6:	bf00      	nop
 800f4b8:	00000000 	.word	0x00000000
 800f4bc:	7ff80000 	.word	0x7ff80000

0800f4c0 <nanf>:
 800f4c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f4c8 <nanf+0x8>
 800f4c4:	4770      	bx	lr
 800f4c6:	bf00      	nop
 800f4c8:	7fc00000 	.word	0x7fc00000

0800f4cc <quorem>:
 800f4cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4d0:	6903      	ldr	r3, [r0, #16]
 800f4d2:	690c      	ldr	r4, [r1, #16]
 800f4d4:	42a3      	cmp	r3, r4
 800f4d6:	4607      	mov	r7, r0
 800f4d8:	db7e      	blt.n	800f5d8 <quorem+0x10c>
 800f4da:	3c01      	subs	r4, #1
 800f4dc:	f101 0814 	add.w	r8, r1, #20
 800f4e0:	f100 0514 	add.w	r5, r0, #20
 800f4e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f4e8:	9301      	str	r3, [sp, #4]
 800f4ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f4ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	429a      	cmp	r2, r3
 800f4f6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f4fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f4fe:	fbb2 f6f3 	udiv	r6, r2, r3
 800f502:	d331      	bcc.n	800f568 <quorem+0x9c>
 800f504:	f04f 0e00 	mov.w	lr, #0
 800f508:	4640      	mov	r0, r8
 800f50a:	46ac      	mov	ip, r5
 800f50c:	46f2      	mov	sl, lr
 800f50e:	f850 2b04 	ldr.w	r2, [r0], #4
 800f512:	b293      	uxth	r3, r2
 800f514:	fb06 e303 	mla	r3, r6, r3, lr
 800f518:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f51c:	0c1a      	lsrs	r2, r3, #16
 800f51e:	b29b      	uxth	r3, r3
 800f520:	ebaa 0303 	sub.w	r3, sl, r3
 800f524:	f8dc a000 	ldr.w	sl, [ip]
 800f528:	fa13 f38a 	uxtah	r3, r3, sl
 800f52c:	fb06 220e 	mla	r2, r6, lr, r2
 800f530:	9300      	str	r3, [sp, #0]
 800f532:	9b00      	ldr	r3, [sp, #0]
 800f534:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f538:	b292      	uxth	r2, r2
 800f53a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f53e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f542:	f8bd 3000 	ldrh.w	r3, [sp]
 800f546:	4581      	cmp	r9, r0
 800f548:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f54c:	f84c 3b04 	str.w	r3, [ip], #4
 800f550:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f554:	d2db      	bcs.n	800f50e <quorem+0x42>
 800f556:	f855 300b 	ldr.w	r3, [r5, fp]
 800f55a:	b92b      	cbnz	r3, 800f568 <quorem+0x9c>
 800f55c:	9b01      	ldr	r3, [sp, #4]
 800f55e:	3b04      	subs	r3, #4
 800f560:	429d      	cmp	r5, r3
 800f562:	461a      	mov	r2, r3
 800f564:	d32c      	bcc.n	800f5c0 <quorem+0xf4>
 800f566:	613c      	str	r4, [r7, #16]
 800f568:	4638      	mov	r0, r7
 800f56a:	f001 fca7 	bl	8010ebc <__mcmp>
 800f56e:	2800      	cmp	r0, #0
 800f570:	db22      	blt.n	800f5b8 <quorem+0xec>
 800f572:	3601      	adds	r6, #1
 800f574:	4629      	mov	r1, r5
 800f576:	2000      	movs	r0, #0
 800f578:	f858 2b04 	ldr.w	r2, [r8], #4
 800f57c:	f8d1 c000 	ldr.w	ip, [r1]
 800f580:	b293      	uxth	r3, r2
 800f582:	1ac3      	subs	r3, r0, r3
 800f584:	0c12      	lsrs	r2, r2, #16
 800f586:	fa13 f38c 	uxtah	r3, r3, ip
 800f58a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800f58e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f592:	b29b      	uxth	r3, r3
 800f594:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f598:	45c1      	cmp	r9, r8
 800f59a:	f841 3b04 	str.w	r3, [r1], #4
 800f59e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f5a2:	d2e9      	bcs.n	800f578 <quorem+0xac>
 800f5a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f5a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f5ac:	b922      	cbnz	r2, 800f5b8 <quorem+0xec>
 800f5ae:	3b04      	subs	r3, #4
 800f5b0:	429d      	cmp	r5, r3
 800f5b2:	461a      	mov	r2, r3
 800f5b4:	d30a      	bcc.n	800f5cc <quorem+0x100>
 800f5b6:	613c      	str	r4, [r7, #16]
 800f5b8:	4630      	mov	r0, r6
 800f5ba:	b003      	add	sp, #12
 800f5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5c0:	6812      	ldr	r2, [r2, #0]
 800f5c2:	3b04      	subs	r3, #4
 800f5c4:	2a00      	cmp	r2, #0
 800f5c6:	d1ce      	bne.n	800f566 <quorem+0x9a>
 800f5c8:	3c01      	subs	r4, #1
 800f5ca:	e7c9      	b.n	800f560 <quorem+0x94>
 800f5cc:	6812      	ldr	r2, [r2, #0]
 800f5ce:	3b04      	subs	r3, #4
 800f5d0:	2a00      	cmp	r2, #0
 800f5d2:	d1f0      	bne.n	800f5b6 <quorem+0xea>
 800f5d4:	3c01      	subs	r4, #1
 800f5d6:	e7eb      	b.n	800f5b0 <quorem+0xe4>
 800f5d8:	2000      	movs	r0, #0
 800f5da:	e7ee      	b.n	800f5ba <quorem+0xee>
 800f5dc:	0000      	movs	r0, r0
	...

0800f5e0 <_dtoa_r>:
 800f5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5e4:	ed2d 8b04 	vpush	{d8-d9}
 800f5e8:	69c5      	ldr	r5, [r0, #28]
 800f5ea:	b093      	sub	sp, #76	; 0x4c
 800f5ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f5f0:	ec57 6b10 	vmov	r6, r7, d0
 800f5f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f5f8:	9107      	str	r1, [sp, #28]
 800f5fa:	4604      	mov	r4, r0
 800f5fc:	920a      	str	r2, [sp, #40]	; 0x28
 800f5fe:	930d      	str	r3, [sp, #52]	; 0x34
 800f600:	b975      	cbnz	r5, 800f620 <_dtoa_r+0x40>
 800f602:	2010      	movs	r0, #16
 800f604:	f7fd ffec 	bl	800d5e0 <malloc>
 800f608:	4602      	mov	r2, r0
 800f60a:	61e0      	str	r0, [r4, #28]
 800f60c:	b920      	cbnz	r0, 800f618 <_dtoa_r+0x38>
 800f60e:	4bae      	ldr	r3, [pc, #696]	; (800f8c8 <_dtoa_r+0x2e8>)
 800f610:	21ef      	movs	r1, #239	; 0xef
 800f612:	48ae      	ldr	r0, [pc, #696]	; (800f8cc <_dtoa_r+0x2ec>)
 800f614:	f002 f8f8 	bl	8011808 <__assert_func>
 800f618:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f61c:	6005      	str	r5, [r0, #0]
 800f61e:	60c5      	str	r5, [r0, #12]
 800f620:	69e3      	ldr	r3, [r4, #28]
 800f622:	6819      	ldr	r1, [r3, #0]
 800f624:	b151      	cbz	r1, 800f63c <_dtoa_r+0x5c>
 800f626:	685a      	ldr	r2, [r3, #4]
 800f628:	604a      	str	r2, [r1, #4]
 800f62a:	2301      	movs	r3, #1
 800f62c:	4093      	lsls	r3, r2
 800f62e:	608b      	str	r3, [r1, #8]
 800f630:	4620      	mov	r0, r4
 800f632:	f001 f9bd 	bl	80109b0 <_Bfree>
 800f636:	69e3      	ldr	r3, [r4, #28]
 800f638:	2200      	movs	r2, #0
 800f63a:	601a      	str	r2, [r3, #0]
 800f63c:	1e3b      	subs	r3, r7, #0
 800f63e:	bfbb      	ittet	lt
 800f640:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f644:	9303      	strlt	r3, [sp, #12]
 800f646:	2300      	movge	r3, #0
 800f648:	2201      	movlt	r2, #1
 800f64a:	bfac      	ite	ge
 800f64c:	f8c8 3000 	strge.w	r3, [r8]
 800f650:	f8c8 2000 	strlt.w	r2, [r8]
 800f654:	4b9e      	ldr	r3, [pc, #632]	; (800f8d0 <_dtoa_r+0x2f0>)
 800f656:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f65a:	ea33 0308 	bics.w	r3, r3, r8
 800f65e:	d11b      	bne.n	800f698 <_dtoa_r+0xb8>
 800f660:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f662:	f242 730f 	movw	r3, #9999	; 0x270f
 800f666:	6013      	str	r3, [r2, #0]
 800f668:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f66c:	4333      	orrs	r3, r6
 800f66e:	f000 8593 	beq.w	8010198 <_dtoa_r+0xbb8>
 800f672:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f674:	b963      	cbnz	r3, 800f690 <_dtoa_r+0xb0>
 800f676:	4b97      	ldr	r3, [pc, #604]	; (800f8d4 <_dtoa_r+0x2f4>)
 800f678:	e027      	b.n	800f6ca <_dtoa_r+0xea>
 800f67a:	4b97      	ldr	r3, [pc, #604]	; (800f8d8 <_dtoa_r+0x2f8>)
 800f67c:	9300      	str	r3, [sp, #0]
 800f67e:	3308      	adds	r3, #8
 800f680:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f682:	6013      	str	r3, [r2, #0]
 800f684:	9800      	ldr	r0, [sp, #0]
 800f686:	b013      	add	sp, #76	; 0x4c
 800f688:	ecbd 8b04 	vpop	{d8-d9}
 800f68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f690:	4b90      	ldr	r3, [pc, #576]	; (800f8d4 <_dtoa_r+0x2f4>)
 800f692:	9300      	str	r3, [sp, #0]
 800f694:	3303      	adds	r3, #3
 800f696:	e7f3      	b.n	800f680 <_dtoa_r+0xa0>
 800f698:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f69c:	2200      	movs	r2, #0
 800f69e:	ec51 0b17 	vmov	r0, r1, d7
 800f6a2:	eeb0 8a47 	vmov.f32	s16, s14
 800f6a6:	eef0 8a67 	vmov.f32	s17, s15
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	f7f1 fa0c 	bl	8000ac8 <__aeabi_dcmpeq>
 800f6b0:	4681      	mov	r9, r0
 800f6b2:	b160      	cbz	r0, 800f6ce <_dtoa_r+0xee>
 800f6b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f6b6:	2301      	movs	r3, #1
 800f6b8:	6013      	str	r3, [r2, #0]
 800f6ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	f000 8568 	beq.w	8010192 <_dtoa_r+0xbb2>
 800f6c2:	4b86      	ldr	r3, [pc, #536]	; (800f8dc <_dtoa_r+0x2fc>)
 800f6c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f6c6:	6013      	str	r3, [r2, #0]
 800f6c8:	3b01      	subs	r3, #1
 800f6ca:	9300      	str	r3, [sp, #0]
 800f6cc:	e7da      	b.n	800f684 <_dtoa_r+0xa4>
 800f6ce:	aa10      	add	r2, sp, #64	; 0x40
 800f6d0:	a911      	add	r1, sp, #68	; 0x44
 800f6d2:	4620      	mov	r0, r4
 800f6d4:	eeb0 0a48 	vmov.f32	s0, s16
 800f6d8:	eef0 0a68 	vmov.f32	s1, s17
 800f6dc:	f001 fd04 	bl	80110e8 <__d2b>
 800f6e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f6e4:	4682      	mov	sl, r0
 800f6e6:	2d00      	cmp	r5, #0
 800f6e8:	d07f      	beq.n	800f7ea <_dtoa_r+0x20a>
 800f6ea:	ee18 3a90 	vmov	r3, s17
 800f6ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f6f2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f6f6:	ec51 0b18 	vmov	r0, r1, d8
 800f6fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f6fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f702:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f706:	4619      	mov	r1, r3
 800f708:	2200      	movs	r2, #0
 800f70a:	4b75      	ldr	r3, [pc, #468]	; (800f8e0 <_dtoa_r+0x300>)
 800f70c:	f7f0 fdbc 	bl	8000288 <__aeabi_dsub>
 800f710:	a367      	add	r3, pc, #412	; (adr r3, 800f8b0 <_dtoa_r+0x2d0>)
 800f712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f716:	f7f0 ff6f 	bl	80005f8 <__aeabi_dmul>
 800f71a:	a367      	add	r3, pc, #412	; (adr r3, 800f8b8 <_dtoa_r+0x2d8>)
 800f71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f720:	f7f0 fdb4 	bl	800028c <__adddf3>
 800f724:	4606      	mov	r6, r0
 800f726:	4628      	mov	r0, r5
 800f728:	460f      	mov	r7, r1
 800f72a:	f7f0 fefb 	bl	8000524 <__aeabi_i2d>
 800f72e:	a364      	add	r3, pc, #400	; (adr r3, 800f8c0 <_dtoa_r+0x2e0>)
 800f730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f734:	f7f0 ff60 	bl	80005f8 <__aeabi_dmul>
 800f738:	4602      	mov	r2, r0
 800f73a:	460b      	mov	r3, r1
 800f73c:	4630      	mov	r0, r6
 800f73e:	4639      	mov	r1, r7
 800f740:	f7f0 fda4 	bl	800028c <__adddf3>
 800f744:	4606      	mov	r6, r0
 800f746:	460f      	mov	r7, r1
 800f748:	f7f1 fa06 	bl	8000b58 <__aeabi_d2iz>
 800f74c:	2200      	movs	r2, #0
 800f74e:	4683      	mov	fp, r0
 800f750:	2300      	movs	r3, #0
 800f752:	4630      	mov	r0, r6
 800f754:	4639      	mov	r1, r7
 800f756:	f7f1 f9c1 	bl	8000adc <__aeabi_dcmplt>
 800f75a:	b148      	cbz	r0, 800f770 <_dtoa_r+0x190>
 800f75c:	4658      	mov	r0, fp
 800f75e:	f7f0 fee1 	bl	8000524 <__aeabi_i2d>
 800f762:	4632      	mov	r2, r6
 800f764:	463b      	mov	r3, r7
 800f766:	f7f1 f9af 	bl	8000ac8 <__aeabi_dcmpeq>
 800f76a:	b908      	cbnz	r0, 800f770 <_dtoa_r+0x190>
 800f76c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f770:	f1bb 0f16 	cmp.w	fp, #22
 800f774:	d857      	bhi.n	800f826 <_dtoa_r+0x246>
 800f776:	4b5b      	ldr	r3, [pc, #364]	; (800f8e4 <_dtoa_r+0x304>)
 800f778:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f780:	ec51 0b18 	vmov	r0, r1, d8
 800f784:	f7f1 f9aa 	bl	8000adc <__aeabi_dcmplt>
 800f788:	2800      	cmp	r0, #0
 800f78a:	d04e      	beq.n	800f82a <_dtoa_r+0x24a>
 800f78c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f790:	2300      	movs	r3, #0
 800f792:	930c      	str	r3, [sp, #48]	; 0x30
 800f794:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f796:	1b5b      	subs	r3, r3, r5
 800f798:	1e5a      	subs	r2, r3, #1
 800f79a:	bf45      	ittet	mi
 800f79c:	f1c3 0301 	rsbmi	r3, r3, #1
 800f7a0:	9305      	strmi	r3, [sp, #20]
 800f7a2:	2300      	movpl	r3, #0
 800f7a4:	2300      	movmi	r3, #0
 800f7a6:	9206      	str	r2, [sp, #24]
 800f7a8:	bf54      	ite	pl
 800f7aa:	9305      	strpl	r3, [sp, #20]
 800f7ac:	9306      	strmi	r3, [sp, #24]
 800f7ae:	f1bb 0f00 	cmp.w	fp, #0
 800f7b2:	db3c      	blt.n	800f82e <_dtoa_r+0x24e>
 800f7b4:	9b06      	ldr	r3, [sp, #24]
 800f7b6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f7ba:	445b      	add	r3, fp
 800f7bc:	9306      	str	r3, [sp, #24]
 800f7be:	2300      	movs	r3, #0
 800f7c0:	9308      	str	r3, [sp, #32]
 800f7c2:	9b07      	ldr	r3, [sp, #28]
 800f7c4:	2b09      	cmp	r3, #9
 800f7c6:	d868      	bhi.n	800f89a <_dtoa_r+0x2ba>
 800f7c8:	2b05      	cmp	r3, #5
 800f7ca:	bfc4      	itt	gt
 800f7cc:	3b04      	subgt	r3, #4
 800f7ce:	9307      	strgt	r3, [sp, #28]
 800f7d0:	9b07      	ldr	r3, [sp, #28]
 800f7d2:	f1a3 0302 	sub.w	r3, r3, #2
 800f7d6:	bfcc      	ite	gt
 800f7d8:	2500      	movgt	r5, #0
 800f7da:	2501      	movle	r5, #1
 800f7dc:	2b03      	cmp	r3, #3
 800f7de:	f200 8085 	bhi.w	800f8ec <_dtoa_r+0x30c>
 800f7e2:	e8df f003 	tbb	[pc, r3]
 800f7e6:	3b2e      	.short	0x3b2e
 800f7e8:	5839      	.short	0x5839
 800f7ea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f7ee:	441d      	add	r5, r3
 800f7f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f7f4:	2b20      	cmp	r3, #32
 800f7f6:	bfc1      	itttt	gt
 800f7f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f7fc:	fa08 f803 	lslgt.w	r8, r8, r3
 800f800:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800f804:	fa26 f303 	lsrgt.w	r3, r6, r3
 800f808:	bfd6      	itet	le
 800f80a:	f1c3 0320 	rsble	r3, r3, #32
 800f80e:	ea48 0003 	orrgt.w	r0, r8, r3
 800f812:	fa06 f003 	lslle.w	r0, r6, r3
 800f816:	f7f0 fe75 	bl	8000504 <__aeabi_ui2d>
 800f81a:	2201      	movs	r2, #1
 800f81c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800f820:	3d01      	subs	r5, #1
 800f822:	920e      	str	r2, [sp, #56]	; 0x38
 800f824:	e76f      	b.n	800f706 <_dtoa_r+0x126>
 800f826:	2301      	movs	r3, #1
 800f828:	e7b3      	b.n	800f792 <_dtoa_r+0x1b2>
 800f82a:	900c      	str	r0, [sp, #48]	; 0x30
 800f82c:	e7b2      	b.n	800f794 <_dtoa_r+0x1b4>
 800f82e:	9b05      	ldr	r3, [sp, #20]
 800f830:	eba3 030b 	sub.w	r3, r3, fp
 800f834:	9305      	str	r3, [sp, #20]
 800f836:	f1cb 0300 	rsb	r3, fp, #0
 800f83a:	9308      	str	r3, [sp, #32]
 800f83c:	2300      	movs	r3, #0
 800f83e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f840:	e7bf      	b.n	800f7c2 <_dtoa_r+0x1e2>
 800f842:	2300      	movs	r3, #0
 800f844:	9309      	str	r3, [sp, #36]	; 0x24
 800f846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f848:	2b00      	cmp	r3, #0
 800f84a:	dc52      	bgt.n	800f8f2 <_dtoa_r+0x312>
 800f84c:	2301      	movs	r3, #1
 800f84e:	9301      	str	r3, [sp, #4]
 800f850:	9304      	str	r3, [sp, #16]
 800f852:	461a      	mov	r2, r3
 800f854:	920a      	str	r2, [sp, #40]	; 0x28
 800f856:	e00b      	b.n	800f870 <_dtoa_r+0x290>
 800f858:	2301      	movs	r3, #1
 800f85a:	e7f3      	b.n	800f844 <_dtoa_r+0x264>
 800f85c:	2300      	movs	r3, #0
 800f85e:	9309      	str	r3, [sp, #36]	; 0x24
 800f860:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f862:	445b      	add	r3, fp
 800f864:	9301      	str	r3, [sp, #4]
 800f866:	3301      	adds	r3, #1
 800f868:	2b01      	cmp	r3, #1
 800f86a:	9304      	str	r3, [sp, #16]
 800f86c:	bfb8      	it	lt
 800f86e:	2301      	movlt	r3, #1
 800f870:	69e0      	ldr	r0, [r4, #28]
 800f872:	2100      	movs	r1, #0
 800f874:	2204      	movs	r2, #4
 800f876:	f102 0614 	add.w	r6, r2, #20
 800f87a:	429e      	cmp	r6, r3
 800f87c:	d93d      	bls.n	800f8fa <_dtoa_r+0x31a>
 800f87e:	6041      	str	r1, [r0, #4]
 800f880:	4620      	mov	r0, r4
 800f882:	f001 f855 	bl	8010930 <_Balloc>
 800f886:	9000      	str	r0, [sp, #0]
 800f888:	2800      	cmp	r0, #0
 800f88a:	d139      	bne.n	800f900 <_dtoa_r+0x320>
 800f88c:	4b16      	ldr	r3, [pc, #88]	; (800f8e8 <_dtoa_r+0x308>)
 800f88e:	4602      	mov	r2, r0
 800f890:	f240 11af 	movw	r1, #431	; 0x1af
 800f894:	e6bd      	b.n	800f612 <_dtoa_r+0x32>
 800f896:	2301      	movs	r3, #1
 800f898:	e7e1      	b.n	800f85e <_dtoa_r+0x27e>
 800f89a:	2501      	movs	r5, #1
 800f89c:	2300      	movs	r3, #0
 800f89e:	9307      	str	r3, [sp, #28]
 800f8a0:	9509      	str	r5, [sp, #36]	; 0x24
 800f8a2:	f04f 33ff 	mov.w	r3, #4294967295
 800f8a6:	9301      	str	r3, [sp, #4]
 800f8a8:	9304      	str	r3, [sp, #16]
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	2312      	movs	r3, #18
 800f8ae:	e7d1      	b.n	800f854 <_dtoa_r+0x274>
 800f8b0:	636f4361 	.word	0x636f4361
 800f8b4:	3fd287a7 	.word	0x3fd287a7
 800f8b8:	8b60c8b3 	.word	0x8b60c8b3
 800f8bc:	3fc68a28 	.word	0x3fc68a28
 800f8c0:	509f79fb 	.word	0x509f79fb
 800f8c4:	3fd34413 	.word	0x3fd34413
 800f8c8:	08011f7e 	.word	0x08011f7e
 800f8cc:	08011f95 	.word	0x08011f95
 800f8d0:	7ff00000 	.word	0x7ff00000
 800f8d4:	08011f7a 	.word	0x08011f7a
 800f8d8:	08011f71 	.word	0x08011f71
 800f8dc:	08011f41 	.word	0x08011f41
 800f8e0:	3ff80000 	.word	0x3ff80000
 800f8e4:	080120e0 	.word	0x080120e0
 800f8e8:	08011fed 	.word	0x08011fed
 800f8ec:	2301      	movs	r3, #1
 800f8ee:	9309      	str	r3, [sp, #36]	; 0x24
 800f8f0:	e7d7      	b.n	800f8a2 <_dtoa_r+0x2c2>
 800f8f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8f4:	9301      	str	r3, [sp, #4]
 800f8f6:	9304      	str	r3, [sp, #16]
 800f8f8:	e7ba      	b.n	800f870 <_dtoa_r+0x290>
 800f8fa:	3101      	adds	r1, #1
 800f8fc:	0052      	lsls	r2, r2, #1
 800f8fe:	e7ba      	b.n	800f876 <_dtoa_r+0x296>
 800f900:	69e3      	ldr	r3, [r4, #28]
 800f902:	9a00      	ldr	r2, [sp, #0]
 800f904:	601a      	str	r2, [r3, #0]
 800f906:	9b04      	ldr	r3, [sp, #16]
 800f908:	2b0e      	cmp	r3, #14
 800f90a:	f200 80a8 	bhi.w	800fa5e <_dtoa_r+0x47e>
 800f90e:	2d00      	cmp	r5, #0
 800f910:	f000 80a5 	beq.w	800fa5e <_dtoa_r+0x47e>
 800f914:	f1bb 0f00 	cmp.w	fp, #0
 800f918:	dd38      	ble.n	800f98c <_dtoa_r+0x3ac>
 800f91a:	4bc0      	ldr	r3, [pc, #768]	; (800fc1c <_dtoa_r+0x63c>)
 800f91c:	f00b 020f 	and.w	r2, fp, #15
 800f920:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f924:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f928:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f92c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800f930:	d019      	beq.n	800f966 <_dtoa_r+0x386>
 800f932:	4bbb      	ldr	r3, [pc, #748]	; (800fc20 <_dtoa_r+0x640>)
 800f934:	ec51 0b18 	vmov	r0, r1, d8
 800f938:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f93c:	f7f0 ff86 	bl	800084c <__aeabi_ddiv>
 800f940:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f944:	f008 080f 	and.w	r8, r8, #15
 800f948:	2503      	movs	r5, #3
 800f94a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800fc20 <_dtoa_r+0x640>
 800f94e:	f1b8 0f00 	cmp.w	r8, #0
 800f952:	d10a      	bne.n	800f96a <_dtoa_r+0x38a>
 800f954:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f958:	4632      	mov	r2, r6
 800f95a:	463b      	mov	r3, r7
 800f95c:	f7f0 ff76 	bl	800084c <__aeabi_ddiv>
 800f960:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f964:	e02b      	b.n	800f9be <_dtoa_r+0x3de>
 800f966:	2502      	movs	r5, #2
 800f968:	e7ef      	b.n	800f94a <_dtoa_r+0x36a>
 800f96a:	f018 0f01 	tst.w	r8, #1
 800f96e:	d008      	beq.n	800f982 <_dtoa_r+0x3a2>
 800f970:	4630      	mov	r0, r6
 800f972:	4639      	mov	r1, r7
 800f974:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f978:	f7f0 fe3e 	bl	80005f8 <__aeabi_dmul>
 800f97c:	3501      	adds	r5, #1
 800f97e:	4606      	mov	r6, r0
 800f980:	460f      	mov	r7, r1
 800f982:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f986:	f109 0908 	add.w	r9, r9, #8
 800f98a:	e7e0      	b.n	800f94e <_dtoa_r+0x36e>
 800f98c:	f000 809f 	beq.w	800face <_dtoa_r+0x4ee>
 800f990:	f1cb 0600 	rsb	r6, fp, #0
 800f994:	4ba1      	ldr	r3, [pc, #644]	; (800fc1c <_dtoa_r+0x63c>)
 800f996:	4fa2      	ldr	r7, [pc, #648]	; (800fc20 <_dtoa_r+0x640>)
 800f998:	f006 020f 	and.w	r2, r6, #15
 800f99c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9a4:	ec51 0b18 	vmov	r0, r1, d8
 800f9a8:	f7f0 fe26 	bl	80005f8 <__aeabi_dmul>
 800f9ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f9b0:	1136      	asrs	r6, r6, #4
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	2502      	movs	r5, #2
 800f9b6:	2e00      	cmp	r6, #0
 800f9b8:	d17e      	bne.n	800fab8 <_dtoa_r+0x4d8>
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d1d0      	bne.n	800f960 <_dtoa_r+0x380>
 800f9be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f9c0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	f000 8084 	beq.w	800fad2 <_dtoa_r+0x4f2>
 800f9ca:	4b96      	ldr	r3, [pc, #600]	; (800fc24 <_dtoa_r+0x644>)
 800f9cc:	2200      	movs	r2, #0
 800f9ce:	4640      	mov	r0, r8
 800f9d0:	4649      	mov	r1, r9
 800f9d2:	f7f1 f883 	bl	8000adc <__aeabi_dcmplt>
 800f9d6:	2800      	cmp	r0, #0
 800f9d8:	d07b      	beq.n	800fad2 <_dtoa_r+0x4f2>
 800f9da:	9b04      	ldr	r3, [sp, #16]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d078      	beq.n	800fad2 <_dtoa_r+0x4f2>
 800f9e0:	9b01      	ldr	r3, [sp, #4]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	dd39      	ble.n	800fa5a <_dtoa_r+0x47a>
 800f9e6:	4b90      	ldr	r3, [pc, #576]	; (800fc28 <_dtoa_r+0x648>)
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	4640      	mov	r0, r8
 800f9ec:	4649      	mov	r1, r9
 800f9ee:	f7f0 fe03 	bl	80005f8 <__aeabi_dmul>
 800f9f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f9f6:	9e01      	ldr	r6, [sp, #4]
 800f9f8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f9fc:	3501      	adds	r5, #1
 800f9fe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fa02:	4628      	mov	r0, r5
 800fa04:	f7f0 fd8e 	bl	8000524 <__aeabi_i2d>
 800fa08:	4642      	mov	r2, r8
 800fa0a:	464b      	mov	r3, r9
 800fa0c:	f7f0 fdf4 	bl	80005f8 <__aeabi_dmul>
 800fa10:	4b86      	ldr	r3, [pc, #536]	; (800fc2c <_dtoa_r+0x64c>)
 800fa12:	2200      	movs	r2, #0
 800fa14:	f7f0 fc3a 	bl	800028c <__adddf3>
 800fa18:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800fa1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa20:	9303      	str	r3, [sp, #12]
 800fa22:	2e00      	cmp	r6, #0
 800fa24:	d158      	bne.n	800fad8 <_dtoa_r+0x4f8>
 800fa26:	4b82      	ldr	r3, [pc, #520]	; (800fc30 <_dtoa_r+0x650>)
 800fa28:	2200      	movs	r2, #0
 800fa2a:	4640      	mov	r0, r8
 800fa2c:	4649      	mov	r1, r9
 800fa2e:	f7f0 fc2b 	bl	8000288 <__aeabi_dsub>
 800fa32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa36:	4680      	mov	r8, r0
 800fa38:	4689      	mov	r9, r1
 800fa3a:	f7f1 f86d 	bl	8000b18 <__aeabi_dcmpgt>
 800fa3e:	2800      	cmp	r0, #0
 800fa40:	f040 8296 	bne.w	800ff70 <_dtoa_r+0x990>
 800fa44:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800fa48:	4640      	mov	r0, r8
 800fa4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa4e:	4649      	mov	r1, r9
 800fa50:	f7f1 f844 	bl	8000adc <__aeabi_dcmplt>
 800fa54:	2800      	cmp	r0, #0
 800fa56:	f040 8289 	bne.w	800ff6c <_dtoa_r+0x98c>
 800fa5a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800fa5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	f2c0 814e 	blt.w	800fd02 <_dtoa_r+0x722>
 800fa66:	f1bb 0f0e 	cmp.w	fp, #14
 800fa6a:	f300 814a 	bgt.w	800fd02 <_dtoa_r+0x722>
 800fa6e:	4b6b      	ldr	r3, [pc, #428]	; (800fc1c <_dtoa_r+0x63c>)
 800fa70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800fa74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fa78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	f280 80dc 	bge.w	800fc38 <_dtoa_r+0x658>
 800fa80:	9b04      	ldr	r3, [sp, #16]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	f300 80d8 	bgt.w	800fc38 <_dtoa_r+0x658>
 800fa88:	f040 826f 	bne.w	800ff6a <_dtoa_r+0x98a>
 800fa8c:	4b68      	ldr	r3, [pc, #416]	; (800fc30 <_dtoa_r+0x650>)
 800fa8e:	2200      	movs	r2, #0
 800fa90:	4640      	mov	r0, r8
 800fa92:	4649      	mov	r1, r9
 800fa94:	f7f0 fdb0 	bl	80005f8 <__aeabi_dmul>
 800fa98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa9c:	f7f1 f832 	bl	8000b04 <__aeabi_dcmpge>
 800faa0:	9e04      	ldr	r6, [sp, #16]
 800faa2:	4637      	mov	r7, r6
 800faa4:	2800      	cmp	r0, #0
 800faa6:	f040 8245 	bne.w	800ff34 <_dtoa_r+0x954>
 800faaa:	9d00      	ldr	r5, [sp, #0]
 800faac:	2331      	movs	r3, #49	; 0x31
 800faae:	f805 3b01 	strb.w	r3, [r5], #1
 800fab2:	f10b 0b01 	add.w	fp, fp, #1
 800fab6:	e241      	b.n	800ff3c <_dtoa_r+0x95c>
 800fab8:	07f2      	lsls	r2, r6, #31
 800faba:	d505      	bpl.n	800fac8 <_dtoa_r+0x4e8>
 800fabc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fac0:	f7f0 fd9a 	bl	80005f8 <__aeabi_dmul>
 800fac4:	3501      	adds	r5, #1
 800fac6:	2301      	movs	r3, #1
 800fac8:	1076      	asrs	r6, r6, #1
 800faca:	3708      	adds	r7, #8
 800facc:	e773      	b.n	800f9b6 <_dtoa_r+0x3d6>
 800face:	2502      	movs	r5, #2
 800fad0:	e775      	b.n	800f9be <_dtoa_r+0x3de>
 800fad2:	9e04      	ldr	r6, [sp, #16]
 800fad4:	465f      	mov	r7, fp
 800fad6:	e792      	b.n	800f9fe <_dtoa_r+0x41e>
 800fad8:	9900      	ldr	r1, [sp, #0]
 800fada:	4b50      	ldr	r3, [pc, #320]	; (800fc1c <_dtoa_r+0x63c>)
 800fadc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fae0:	4431      	add	r1, r6
 800fae2:	9102      	str	r1, [sp, #8]
 800fae4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fae6:	eeb0 9a47 	vmov.f32	s18, s14
 800faea:	eef0 9a67 	vmov.f32	s19, s15
 800faee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800faf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800faf6:	2900      	cmp	r1, #0
 800faf8:	d044      	beq.n	800fb84 <_dtoa_r+0x5a4>
 800fafa:	494e      	ldr	r1, [pc, #312]	; (800fc34 <_dtoa_r+0x654>)
 800fafc:	2000      	movs	r0, #0
 800fafe:	f7f0 fea5 	bl	800084c <__aeabi_ddiv>
 800fb02:	ec53 2b19 	vmov	r2, r3, d9
 800fb06:	f7f0 fbbf 	bl	8000288 <__aeabi_dsub>
 800fb0a:	9d00      	ldr	r5, [sp, #0]
 800fb0c:	ec41 0b19 	vmov	d9, r0, r1
 800fb10:	4649      	mov	r1, r9
 800fb12:	4640      	mov	r0, r8
 800fb14:	f7f1 f820 	bl	8000b58 <__aeabi_d2iz>
 800fb18:	4606      	mov	r6, r0
 800fb1a:	f7f0 fd03 	bl	8000524 <__aeabi_i2d>
 800fb1e:	4602      	mov	r2, r0
 800fb20:	460b      	mov	r3, r1
 800fb22:	4640      	mov	r0, r8
 800fb24:	4649      	mov	r1, r9
 800fb26:	f7f0 fbaf 	bl	8000288 <__aeabi_dsub>
 800fb2a:	3630      	adds	r6, #48	; 0x30
 800fb2c:	f805 6b01 	strb.w	r6, [r5], #1
 800fb30:	ec53 2b19 	vmov	r2, r3, d9
 800fb34:	4680      	mov	r8, r0
 800fb36:	4689      	mov	r9, r1
 800fb38:	f7f0 ffd0 	bl	8000adc <__aeabi_dcmplt>
 800fb3c:	2800      	cmp	r0, #0
 800fb3e:	d164      	bne.n	800fc0a <_dtoa_r+0x62a>
 800fb40:	4642      	mov	r2, r8
 800fb42:	464b      	mov	r3, r9
 800fb44:	4937      	ldr	r1, [pc, #220]	; (800fc24 <_dtoa_r+0x644>)
 800fb46:	2000      	movs	r0, #0
 800fb48:	f7f0 fb9e 	bl	8000288 <__aeabi_dsub>
 800fb4c:	ec53 2b19 	vmov	r2, r3, d9
 800fb50:	f7f0 ffc4 	bl	8000adc <__aeabi_dcmplt>
 800fb54:	2800      	cmp	r0, #0
 800fb56:	f040 80b6 	bne.w	800fcc6 <_dtoa_r+0x6e6>
 800fb5a:	9b02      	ldr	r3, [sp, #8]
 800fb5c:	429d      	cmp	r5, r3
 800fb5e:	f43f af7c 	beq.w	800fa5a <_dtoa_r+0x47a>
 800fb62:	4b31      	ldr	r3, [pc, #196]	; (800fc28 <_dtoa_r+0x648>)
 800fb64:	ec51 0b19 	vmov	r0, r1, d9
 800fb68:	2200      	movs	r2, #0
 800fb6a:	f7f0 fd45 	bl	80005f8 <__aeabi_dmul>
 800fb6e:	4b2e      	ldr	r3, [pc, #184]	; (800fc28 <_dtoa_r+0x648>)
 800fb70:	ec41 0b19 	vmov	d9, r0, r1
 800fb74:	2200      	movs	r2, #0
 800fb76:	4640      	mov	r0, r8
 800fb78:	4649      	mov	r1, r9
 800fb7a:	f7f0 fd3d 	bl	80005f8 <__aeabi_dmul>
 800fb7e:	4680      	mov	r8, r0
 800fb80:	4689      	mov	r9, r1
 800fb82:	e7c5      	b.n	800fb10 <_dtoa_r+0x530>
 800fb84:	ec51 0b17 	vmov	r0, r1, d7
 800fb88:	f7f0 fd36 	bl	80005f8 <__aeabi_dmul>
 800fb8c:	9b02      	ldr	r3, [sp, #8]
 800fb8e:	9d00      	ldr	r5, [sp, #0]
 800fb90:	930f      	str	r3, [sp, #60]	; 0x3c
 800fb92:	ec41 0b19 	vmov	d9, r0, r1
 800fb96:	4649      	mov	r1, r9
 800fb98:	4640      	mov	r0, r8
 800fb9a:	f7f0 ffdd 	bl	8000b58 <__aeabi_d2iz>
 800fb9e:	4606      	mov	r6, r0
 800fba0:	f7f0 fcc0 	bl	8000524 <__aeabi_i2d>
 800fba4:	3630      	adds	r6, #48	; 0x30
 800fba6:	4602      	mov	r2, r0
 800fba8:	460b      	mov	r3, r1
 800fbaa:	4640      	mov	r0, r8
 800fbac:	4649      	mov	r1, r9
 800fbae:	f7f0 fb6b 	bl	8000288 <__aeabi_dsub>
 800fbb2:	f805 6b01 	strb.w	r6, [r5], #1
 800fbb6:	9b02      	ldr	r3, [sp, #8]
 800fbb8:	429d      	cmp	r5, r3
 800fbba:	4680      	mov	r8, r0
 800fbbc:	4689      	mov	r9, r1
 800fbbe:	f04f 0200 	mov.w	r2, #0
 800fbc2:	d124      	bne.n	800fc0e <_dtoa_r+0x62e>
 800fbc4:	4b1b      	ldr	r3, [pc, #108]	; (800fc34 <_dtoa_r+0x654>)
 800fbc6:	ec51 0b19 	vmov	r0, r1, d9
 800fbca:	f7f0 fb5f 	bl	800028c <__adddf3>
 800fbce:	4602      	mov	r2, r0
 800fbd0:	460b      	mov	r3, r1
 800fbd2:	4640      	mov	r0, r8
 800fbd4:	4649      	mov	r1, r9
 800fbd6:	f7f0 ff9f 	bl	8000b18 <__aeabi_dcmpgt>
 800fbda:	2800      	cmp	r0, #0
 800fbdc:	d173      	bne.n	800fcc6 <_dtoa_r+0x6e6>
 800fbde:	ec53 2b19 	vmov	r2, r3, d9
 800fbe2:	4914      	ldr	r1, [pc, #80]	; (800fc34 <_dtoa_r+0x654>)
 800fbe4:	2000      	movs	r0, #0
 800fbe6:	f7f0 fb4f 	bl	8000288 <__aeabi_dsub>
 800fbea:	4602      	mov	r2, r0
 800fbec:	460b      	mov	r3, r1
 800fbee:	4640      	mov	r0, r8
 800fbf0:	4649      	mov	r1, r9
 800fbf2:	f7f0 ff73 	bl	8000adc <__aeabi_dcmplt>
 800fbf6:	2800      	cmp	r0, #0
 800fbf8:	f43f af2f 	beq.w	800fa5a <_dtoa_r+0x47a>
 800fbfc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fbfe:	1e6b      	subs	r3, r5, #1
 800fc00:	930f      	str	r3, [sp, #60]	; 0x3c
 800fc02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fc06:	2b30      	cmp	r3, #48	; 0x30
 800fc08:	d0f8      	beq.n	800fbfc <_dtoa_r+0x61c>
 800fc0a:	46bb      	mov	fp, r7
 800fc0c:	e04a      	b.n	800fca4 <_dtoa_r+0x6c4>
 800fc0e:	4b06      	ldr	r3, [pc, #24]	; (800fc28 <_dtoa_r+0x648>)
 800fc10:	f7f0 fcf2 	bl	80005f8 <__aeabi_dmul>
 800fc14:	4680      	mov	r8, r0
 800fc16:	4689      	mov	r9, r1
 800fc18:	e7bd      	b.n	800fb96 <_dtoa_r+0x5b6>
 800fc1a:	bf00      	nop
 800fc1c:	080120e0 	.word	0x080120e0
 800fc20:	080120b8 	.word	0x080120b8
 800fc24:	3ff00000 	.word	0x3ff00000
 800fc28:	40240000 	.word	0x40240000
 800fc2c:	401c0000 	.word	0x401c0000
 800fc30:	40140000 	.word	0x40140000
 800fc34:	3fe00000 	.word	0x3fe00000
 800fc38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fc3c:	9d00      	ldr	r5, [sp, #0]
 800fc3e:	4642      	mov	r2, r8
 800fc40:	464b      	mov	r3, r9
 800fc42:	4630      	mov	r0, r6
 800fc44:	4639      	mov	r1, r7
 800fc46:	f7f0 fe01 	bl	800084c <__aeabi_ddiv>
 800fc4a:	f7f0 ff85 	bl	8000b58 <__aeabi_d2iz>
 800fc4e:	9001      	str	r0, [sp, #4]
 800fc50:	f7f0 fc68 	bl	8000524 <__aeabi_i2d>
 800fc54:	4642      	mov	r2, r8
 800fc56:	464b      	mov	r3, r9
 800fc58:	f7f0 fcce 	bl	80005f8 <__aeabi_dmul>
 800fc5c:	4602      	mov	r2, r0
 800fc5e:	460b      	mov	r3, r1
 800fc60:	4630      	mov	r0, r6
 800fc62:	4639      	mov	r1, r7
 800fc64:	f7f0 fb10 	bl	8000288 <__aeabi_dsub>
 800fc68:	9e01      	ldr	r6, [sp, #4]
 800fc6a:	9f04      	ldr	r7, [sp, #16]
 800fc6c:	3630      	adds	r6, #48	; 0x30
 800fc6e:	f805 6b01 	strb.w	r6, [r5], #1
 800fc72:	9e00      	ldr	r6, [sp, #0]
 800fc74:	1bae      	subs	r6, r5, r6
 800fc76:	42b7      	cmp	r7, r6
 800fc78:	4602      	mov	r2, r0
 800fc7a:	460b      	mov	r3, r1
 800fc7c:	d134      	bne.n	800fce8 <_dtoa_r+0x708>
 800fc7e:	f7f0 fb05 	bl	800028c <__adddf3>
 800fc82:	4642      	mov	r2, r8
 800fc84:	464b      	mov	r3, r9
 800fc86:	4606      	mov	r6, r0
 800fc88:	460f      	mov	r7, r1
 800fc8a:	f7f0 ff45 	bl	8000b18 <__aeabi_dcmpgt>
 800fc8e:	b9c8      	cbnz	r0, 800fcc4 <_dtoa_r+0x6e4>
 800fc90:	4642      	mov	r2, r8
 800fc92:	464b      	mov	r3, r9
 800fc94:	4630      	mov	r0, r6
 800fc96:	4639      	mov	r1, r7
 800fc98:	f7f0 ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 800fc9c:	b110      	cbz	r0, 800fca4 <_dtoa_r+0x6c4>
 800fc9e:	9b01      	ldr	r3, [sp, #4]
 800fca0:	07db      	lsls	r3, r3, #31
 800fca2:	d40f      	bmi.n	800fcc4 <_dtoa_r+0x6e4>
 800fca4:	4651      	mov	r1, sl
 800fca6:	4620      	mov	r0, r4
 800fca8:	f000 fe82 	bl	80109b0 <_Bfree>
 800fcac:	2300      	movs	r3, #0
 800fcae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fcb0:	702b      	strb	r3, [r5, #0]
 800fcb2:	f10b 0301 	add.w	r3, fp, #1
 800fcb6:	6013      	str	r3, [r2, #0]
 800fcb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	f43f ace2 	beq.w	800f684 <_dtoa_r+0xa4>
 800fcc0:	601d      	str	r5, [r3, #0]
 800fcc2:	e4df      	b.n	800f684 <_dtoa_r+0xa4>
 800fcc4:	465f      	mov	r7, fp
 800fcc6:	462b      	mov	r3, r5
 800fcc8:	461d      	mov	r5, r3
 800fcca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fcce:	2a39      	cmp	r2, #57	; 0x39
 800fcd0:	d106      	bne.n	800fce0 <_dtoa_r+0x700>
 800fcd2:	9a00      	ldr	r2, [sp, #0]
 800fcd4:	429a      	cmp	r2, r3
 800fcd6:	d1f7      	bne.n	800fcc8 <_dtoa_r+0x6e8>
 800fcd8:	9900      	ldr	r1, [sp, #0]
 800fcda:	2230      	movs	r2, #48	; 0x30
 800fcdc:	3701      	adds	r7, #1
 800fcde:	700a      	strb	r2, [r1, #0]
 800fce0:	781a      	ldrb	r2, [r3, #0]
 800fce2:	3201      	adds	r2, #1
 800fce4:	701a      	strb	r2, [r3, #0]
 800fce6:	e790      	b.n	800fc0a <_dtoa_r+0x62a>
 800fce8:	4ba3      	ldr	r3, [pc, #652]	; (800ff78 <_dtoa_r+0x998>)
 800fcea:	2200      	movs	r2, #0
 800fcec:	f7f0 fc84 	bl	80005f8 <__aeabi_dmul>
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	4606      	mov	r6, r0
 800fcf6:	460f      	mov	r7, r1
 800fcf8:	f7f0 fee6 	bl	8000ac8 <__aeabi_dcmpeq>
 800fcfc:	2800      	cmp	r0, #0
 800fcfe:	d09e      	beq.n	800fc3e <_dtoa_r+0x65e>
 800fd00:	e7d0      	b.n	800fca4 <_dtoa_r+0x6c4>
 800fd02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd04:	2a00      	cmp	r2, #0
 800fd06:	f000 80ca 	beq.w	800fe9e <_dtoa_r+0x8be>
 800fd0a:	9a07      	ldr	r2, [sp, #28]
 800fd0c:	2a01      	cmp	r2, #1
 800fd0e:	f300 80ad 	bgt.w	800fe6c <_dtoa_r+0x88c>
 800fd12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fd14:	2a00      	cmp	r2, #0
 800fd16:	f000 80a5 	beq.w	800fe64 <_dtoa_r+0x884>
 800fd1a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fd1e:	9e08      	ldr	r6, [sp, #32]
 800fd20:	9d05      	ldr	r5, [sp, #20]
 800fd22:	9a05      	ldr	r2, [sp, #20]
 800fd24:	441a      	add	r2, r3
 800fd26:	9205      	str	r2, [sp, #20]
 800fd28:	9a06      	ldr	r2, [sp, #24]
 800fd2a:	2101      	movs	r1, #1
 800fd2c:	441a      	add	r2, r3
 800fd2e:	4620      	mov	r0, r4
 800fd30:	9206      	str	r2, [sp, #24]
 800fd32:	f000 ff3d 	bl	8010bb0 <__i2b>
 800fd36:	4607      	mov	r7, r0
 800fd38:	b165      	cbz	r5, 800fd54 <_dtoa_r+0x774>
 800fd3a:	9b06      	ldr	r3, [sp, #24]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	dd09      	ble.n	800fd54 <_dtoa_r+0x774>
 800fd40:	42ab      	cmp	r3, r5
 800fd42:	9a05      	ldr	r2, [sp, #20]
 800fd44:	bfa8      	it	ge
 800fd46:	462b      	movge	r3, r5
 800fd48:	1ad2      	subs	r2, r2, r3
 800fd4a:	9205      	str	r2, [sp, #20]
 800fd4c:	9a06      	ldr	r2, [sp, #24]
 800fd4e:	1aed      	subs	r5, r5, r3
 800fd50:	1ad3      	subs	r3, r2, r3
 800fd52:	9306      	str	r3, [sp, #24]
 800fd54:	9b08      	ldr	r3, [sp, #32]
 800fd56:	b1f3      	cbz	r3, 800fd96 <_dtoa_r+0x7b6>
 800fd58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	f000 80a3 	beq.w	800fea6 <_dtoa_r+0x8c6>
 800fd60:	2e00      	cmp	r6, #0
 800fd62:	dd10      	ble.n	800fd86 <_dtoa_r+0x7a6>
 800fd64:	4639      	mov	r1, r7
 800fd66:	4632      	mov	r2, r6
 800fd68:	4620      	mov	r0, r4
 800fd6a:	f000 ffe1 	bl	8010d30 <__pow5mult>
 800fd6e:	4652      	mov	r2, sl
 800fd70:	4601      	mov	r1, r0
 800fd72:	4607      	mov	r7, r0
 800fd74:	4620      	mov	r0, r4
 800fd76:	f000 ff31 	bl	8010bdc <__multiply>
 800fd7a:	4651      	mov	r1, sl
 800fd7c:	4680      	mov	r8, r0
 800fd7e:	4620      	mov	r0, r4
 800fd80:	f000 fe16 	bl	80109b0 <_Bfree>
 800fd84:	46c2      	mov	sl, r8
 800fd86:	9b08      	ldr	r3, [sp, #32]
 800fd88:	1b9a      	subs	r2, r3, r6
 800fd8a:	d004      	beq.n	800fd96 <_dtoa_r+0x7b6>
 800fd8c:	4651      	mov	r1, sl
 800fd8e:	4620      	mov	r0, r4
 800fd90:	f000 ffce 	bl	8010d30 <__pow5mult>
 800fd94:	4682      	mov	sl, r0
 800fd96:	2101      	movs	r1, #1
 800fd98:	4620      	mov	r0, r4
 800fd9a:	f000 ff09 	bl	8010bb0 <__i2b>
 800fd9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	4606      	mov	r6, r0
 800fda4:	f340 8081 	ble.w	800feaa <_dtoa_r+0x8ca>
 800fda8:	461a      	mov	r2, r3
 800fdaa:	4601      	mov	r1, r0
 800fdac:	4620      	mov	r0, r4
 800fdae:	f000 ffbf 	bl	8010d30 <__pow5mult>
 800fdb2:	9b07      	ldr	r3, [sp, #28]
 800fdb4:	2b01      	cmp	r3, #1
 800fdb6:	4606      	mov	r6, r0
 800fdb8:	dd7a      	ble.n	800feb0 <_dtoa_r+0x8d0>
 800fdba:	f04f 0800 	mov.w	r8, #0
 800fdbe:	6933      	ldr	r3, [r6, #16]
 800fdc0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fdc4:	6918      	ldr	r0, [r3, #16]
 800fdc6:	f000 fea5 	bl	8010b14 <__hi0bits>
 800fdca:	f1c0 0020 	rsb	r0, r0, #32
 800fdce:	9b06      	ldr	r3, [sp, #24]
 800fdd0:	4418      	add	r0, r3
 800fdd2:	f010 001f 	ands.w	r0, r0, #31
 800fdd6:	f000 8094 	beq.w	800ff02 <_dtoa_r+0x922>
 800fdda:	f1c0 0320 	rsb	r3, r0, #32
 800fdde:	2b04      	cmp	r3, #4
 800fde0:	f340 8085 	ble.w	800feee <_dtoa_r+0x90e>
 800fde4:	9b05      	ldr	r3, [sp, #20]
 800fde6:	f1c0 001c 	rsb	r0, r0, #28
 800fdea:	4403      	add	r3, r0
 800fdec:	9305      	str	r3, [sp, #20]
 800fdee:	9b06      	ldr	r3, [sp, #24]
 800fdf0:	4403      	add	r3, r0
 800fdf2:	4405      	add	r5, r0
 800fdf4:	9306      	str	r3, [sp, #24]
 800fdf6:	9b05      	ldr	r3, [sp, #20]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	dd05      	ble.n	800fe08 <_dtoa_r+0x828>
 800fdfc:	4651      	mov	r1, sl
 800fdfe:	461a      	mov	r2, r3
 800fe00:	4620      	mov	r0, r4
 800fe02:	f000 ffef 	bl	8010de4 <__lshift>
 800fe06:	4682      	mov	sl, r0
 800fe08:	9b06      	ldr	r3, [sp, #24]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	dd05      	ble.n	800fe1a <_dtoa_r+0x83a>
 800fe0e:	4631      	mov	r1, r6
 800fe10:	461a      	mov	r2, r3
 800fe12:	4620      	mov	r0, r4
 800fe14:	f000 ffe6 	bl	8010de4 <__lshift>
 800fe18:	4606      	mov	r6, r0
 800fe1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d072      	beq.n	800ff06 <_dtoa_r+0x926>
 800fe20:	4631      	mov	r1, r6
 800fe22:	4650      	mov	r0, sl
 800fe24:	f001 f84a 	bl	8010ebc <__mcmp>
 800fe28:	2800      	cmp	r0, #0
 800fe2a:	da6c      	bge.n	800ff06 <_dtoa_r+0x926>
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	4651      	mov	r1, sl
 800fe30:	220a      	movs	r2, #10
 800fe32:	4620      	mov	r0, r4
 800fe34:	f000 fdde 	bl	80109f4 <__multadd>
 800fe38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fe3e:	4682      	mov	sl, r0
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	f000 81b0 	beq.w	80101a6 <_dtoa_r+0xbc6>
 800fe46:	2300      	movs	r3, #0
 800fe48:	4639      	mov	r1, r7
 800fe4a:	220a      	movs	r2, #10
 800fe4c:	4620      	mov	r0, r4
 800fe4e:	f000 fdd1 	bl	80109f4 <__multadd>
 800fe52:	9b01      	ldr	r3, [sp, #4]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	4607      	mov	r7, r0
 800fe58:	f300 8096 	bgt.w	800ff88 <_dtoa_r+0x9a8>
 800fe5c:	9b07      	ldr	r3, [sp, #28]
 800fe5e:	2b02      	cmp	r3, #2
 800fe60:	dc59      	bgt.n	800ff16 <_dtoa_r+0x936>
 800fe62:	e091      	b.n	800ff88 <_dtoa_r+0x9a8>
 800fe64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fe66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fe6a:	e758      	b.n	800fd1e <_dtoa_r+0x73e>
 800fe6c:	9b04      	ldr	r3, [sp, #16]
 800fe6e:	1e5e      	subs	r6, r3, #1
 800fe70:	9b08      	ldr	r3, [sp, #32]
 800fe72:	42b3      	cmp	r3, r6
 800fe74:	bfbf      	itttt	lt
 800fe76:	9b08      	ldrlt	r3, [sp, #32]
 800fe78:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800fe7a:	9608      	strlt	r6, [sp, #32]
 800fe7c:	1af3      	sublt	r3, r6, r3
 800fe7e:	bfb4      	ite	lt
 800fe80:	18d2      	addlt	r2, r2, r3
 800fe82:	1b9e      	subge	r6, r3, r6
 800fe84:	9b04      	ldr	r3, [sp, #16]
 800fe86:	bfbc      	itt	lt
 800fe88:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800fe8a:	2600      	movlt	r6, #0
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	bfb7      	itett	lt
 800fe90:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800fe94:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800fe98:	1a9d      	sublt	r5, r3, r2
 800fe9a:	2300      	movlt	r3, #0
 800fe9c:	e741      	b.n	800fd22 <_dtoa_r+0x742>
 800fe9e:	9e08      	ldr	r6, [sp, #32]
 800fea0:	9d05      	ldr	r5, [sp, #20]
 800fea2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800fea4:	e748      	b.n	800fd38 <_dtoa_r+0x758>
 800fea6:	9a08      	ldr	r2, [sp, #32]
 800fea8:	e770      	b.n	800fd8c <_dtoa_r+0x7ac>
 800feaa:	9b07      	ldr	r3, [sp, #28]
 800feac:	2b01      	cmp	r3, #1
 800feae:	dc19      	bgt.n	800fee4 <_dtoa_r+0x904>
 800feb0:	9b02      	ldr	r3, [sp, #8]
 800feb2:	b9bb      	cbnz	r3, 800fee4 <_dtoa_r+0x904>
 800feb4:	9b03      	ldr	r3, [sp, #12]
 800feb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800feba:	b99b      	cbnz	r3, 800fee4 <_dtoa_r+0x904>
 800febc:	9b03      	ldr	r3, [sp, #12]
 800febe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fec2:	0d1b      	lsrs	r3, r3, #20
 800fec4:	051b      	lsls	r3, r3, #20
 800fec6:	b183      	cbz	r3, 800feea <_dtoa_r+0x90a>
 800fec8:	9b05      	ldr	r3, [sp, #20]
 800feca:	3301      	adds	r3, #1
 800fecc:	9305      	str	r3, [sp, #20]
 800fece:	9b06      	ldr	r3, [sp, #24]
 800fed0:	3301      	adds	r3, #1
 800fed2:	9306      	str	r3, [sp, #24]
 800fed4:	f04f 0801 	mov.w	r8, #1
 800fed8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800feda:	2b00      	cmp	r3, #0
 800fedc:	f47f af6f 	bne.w	800fdbe <_dtoa_r+0x7de>
 800fee0:	2001      	movs	r0, #1
 800fee2:	e774      	b.n	800fdce <_dtoa_r+0x7ee>
 800fee4:	f04f 0800 	mov.w	r8, #0
 800fee8:	e7f6      	b.n	800fed8 <_dtoa_r+0x8f8>
 800feea:	4698      	mov	r8, r3
 800feec:	e7f4      	b.n	800fed8 <_dtoa_r+0x8f8>
 800feee:	d082      	beq.n	800fdf6 <_dtoa_r+0x816>
 800fef0:	9a05      	ldr	r2, [sp, #20]
 800fef2:	331c      	adds	r3, #28
 800fef4:	441a      	add	r2, r3
 800fef6:	9205      	str	r2, [sp, #20]
 800fef8:	9a06      	ldr	r2, [sp, #24]
 800fefa:	441a      	add	r2, r3
 800fefc:	441d      	add	r5, r3
 800fefe:	9206      	str	r2, [sp, #24]
 800ff00:	e779      	b.n	800fdf6 <_dtoa_r+0x816>
 800ff02:	4603      	mov	r3, r0
 800ff04:	e7f4      	b.n	800fef0 <_dtoa_r+0x910>
 800ff06:	9b04      	ldr	r3, [sp, #16]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	dc37      	bgt.n	800ff7c <_dtoa_r+0x99c>
 800ff0c:	9b07      	ldr	r3, [sp, #28]
 800ff0e:	2b02      	cmp	r3, #2
 800ff10:	dd34      	ble.n	800ff7c <_dtoa_r+0x99c>
 800ff12:	9b04      	ldr	r3, [sp, #16]
 800ff14:	9301      	str	r3, [sp, #4]
 800ff16:	9b01      	ldr	r3, [sp, #4]
 800ff18:	b963      	cbnz	r3, 800ff34 <_dtoa_r+0x954>
 800ff1a:	4631      	mov	r1, r6
 800ff1c:	2205      	movs	r2, #5
 800ff1e:	4620      	mov	r0, r4
 800ff20:	f000 fd68 	bl	80109f4 <__multadd>
 800ff24:	4601      	mov	r1, r0
 800ff26:	4606      	mov	r6, r0
 800ff28:	4650      	mov	r0, sl
 800ff2a:	f000 ffc7 	bl	8010ebc <__mcmp>
 800ff2e:	2800      	cmp	r0, #0
 800ff30:	f73f adbb 	bgt.w	800faaa <_dtoa_r+0x4ca>
 800ff34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff36:	9d00      	ldr	r5, [sp, #0]
 800ff38:	ea6f 0b03 	mvn.w	fp, r3
 800ff3c:	f04f 0800 	mov.w	r8, #0
 800ff40:	4631      	mov	r1, r6
 800ff42:	4620      	mov	r0, r4
 800ff44:	f000 fd34 	bl	80109b0 <_Bfree>
 800ff48:	2f00      	cmp	r7, #0
 800ff4a:	f43f aeab 	beq.w	800fca4 <_dtoa_r+0x6c4>
 800ff4e:	f1b8 0f00 	cmp.w	r8, #0
 800ff52:	d005      	beq.n	800ff60 <_dtoa_r+0x980>
 800ff54:	45b8      	cmp	r8, r7
 800ff56:	d003      	beq.n	800ff60 <_dtoa_r+0x980>
 800ff58:	4641      	mov	r1, r8
 800ff5a:	4620      	mov	r0, r4
 800ff5c:	f000 fd28 	bl	80109b0 <_Bfree>
 800ff60:	4639      	mov	r1, r7
 800ff62:	4620      	mov	r0, r4
 800ff64:	f000 fd24 	bl	80109b0 <_Bfree>
 800ff68:	e69c      	b.n	800fca4 <_dtoa_r+0x6c4>
 800ff6a:	2600      	movs	r6, #0
 800ff6c:	4637      	mov	r7, r6
 800ff6e:	e7e1      	b.n	800ff34 <_dtoa_r+0x954>
 800ff70:	46bb      	mov	fp, r7
 800ff72:	4637      	mov	r7, r6
 800ff74:	e599      	b.n	800faaa <_dtoa_r+0x4ca>
 800ff76:	bf00      	nop
 800ff78:	40240000 	.word	0x40240000
 800ff7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	f000 80c8 	beq.w	8010114 <_dtoa_r+0xb34>
 800ff84:	9b04      	ldr	r3, [sp, #16]
 800ff86:	9301      	str	r3, [sp, #4]
 800ff88:	2d00      	cmp	r5, #0
 800ff8a:	dd05      	ble.n	800ff98 <_dtoa_r+0x9b8>
 800ff8c:	4639      	mov	r1, r7
 800ff8e:	462a      	mov	r2, r5
 800ff90:	4620      	mov	r0, r4
 800ff92:	f000 ff27 	bl	8010de4 <__lshift>
 800ff96:	4607      	mov	r7, r0
 800ff98:	f1b8 0f00 	cmp.w	r8, #0
 800ff9c:	d05b      	beq.n	8010056 <_dtoa_r+0xa76>
 800ff9e:	6879      	ldr	r1, [r7, #4]
 800ffa0:	4620      	mov	r0, r4
 800ffa2:	f000 fcc5 	bl	8010930 <_Balloc>
 800ffa6:	4605      	mov	r5, r0
 800ffa8:	b928      	cbnz	r0, 800ffb6 <_dtoa_r+0x9d6>
 800ffaa:	4b83      	ldr	r3, [pc, #524]	; (80101b8 <_dtoa_r+0xbd8>)
 800ffac:	4602      	mov	r2, r0
 800ffae:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ffb2:	f7ff bb2e 	b.w	800f612 <_dtoa_r+0x32>
 800ffb6:	693a      	ldr	r2, [r7, #16]
 800ffb8:	3202      	adds	r2, #2
 800ffba:	0092      	lsls	r2, r2, #2
 800ffbc:	f107 010c 	add.w	r1, r7, #12
 800ffc0:	300c      	adds	r0, #12
 800ffc2:	f7ff fa66 	bl	800f492 <memcpy>
 800ffc6:	2201      	movs	r2, #1
 800ffc8:	4629      	mov	r1, r5
 800ffca:	4620      	mov	r0, r4
 800ffcc:	f000 ff0a 	bl	8010de4 <__lshift>
 800ffd0:	9b00      	ldr	r3, [sp, #0]
 800ffd2:	3301      	adds	r3, #1
 800ffd4:	9304      	str	r3, [sp, #16]
 800ffd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ffda:	4413      	add	r3, r2
 800ffdc:	9308      	str	r3, [sp, #32]
 800ffde:	9b02      	ldr	r3, [sp, #8]
 800ffe0:	f003 0301 	and.w	r3, r3, #1
 800ffe4:	46b8      	mov	r8, r7
 800ffe6:	9306      	str	r3, [sp, #24]
 800ffe8:	4607      	mov	r7, r0
 800ffea:	9b04      	ldr	r3, [sp, #16]
 800ffec:	4631      	mov	r1, r6
 800ffee:	3b01      	subs	r3, #1
 800fff0:	4650      	mov	r0, sl
 800fff2:	9301      	str	r3, [sp, #4]
 800fff4:	f7ff fa6a 	bl	800f4cc <quorem>
 800fff8:	4641      	mov	r1, r8
 800fffa:	9002      	str	r0, [sp, #8]
 800fffc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8010000:	4650      	mov	r0, sl
 8010002:	f000 ff5b 	bl	8010ebc <__mcmp>
 8010006:	463a      	mov	r2, r7
 8010008:	9005      	str	r0, [sp, #20]
 801000a:	4631      	mov	r1, r6
 801000c:	4620      	mov	r0, r4
 801000e:	f000 ff71 	bl	8010ef4 <__mdiff>
 8010012:	68c2      	ldr	r2, [r0, #12]
 8010014:	4605      	mov	r5, r0
 8010016:	bb02      	cbnz	r2, 801005a <_dtoa_r+0xa7a>
 8010018:	4601      	mov	r1, r0
 801001a:	4650      	mov	r0, sl
 801001c:	f000 ff4e 	bl	8010ebc <__mcmp>
 8010020:	4602      	mov	r2, r0
 8010022:	4629      	mov	r1, r5
 8010024:	4620      	mov	r0, r4
 8010026:	9209      	str	r2, [sp, #36]	; 0x24
 8010028:	f000 fcc2 	bl	80109b0 <_Bfree>
 801002c:	9b07      	ldr	r3, [sp, #28]
 801002e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010030:	9d04      	ldr	r5, [sp, #16]
 8010032:	ea43 0102 	orr.w	r1, r3, r2
 8010036:	9b06      	ldr	r3, [sp, #24]
 8010038:	4319      	orrs	r1, r3
 801003a:	d110      	bne.n	801005e <_dtoa_r+0xa7e>
 801003c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010040:	d029      	beq.n	8010096 <_dtoa_r+0xab6>
 8010042:	9b05      	ldr	r3, [sp, #20]
 8010044:	2b00      	cmp	r3, #0
 8010046:	dd02      	ble.n	801004e <_dtoa_r+0xa6e>
 8010048:	9b02      	ldr	r3, [sp, #8]
 801004a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 801004e:	9b01      	ldr	r3, [sp, #4]
 8010050:	f883 9000 	strb.w	r9, [r3]
 8010054:	e774      	b.n	800ff40 <_dtoa_r+0x960>
 8010056:	4638      	mov	r0, r7
 8010058:	e7ba      	b.n	800ffd0 <_dtoa_r+0x9f0>
 801005a:	2201      	movs	r2, #1
 801005c:	e7e1      	b.n	8010022 <_dtoa_r+0xa42>
 801005e:	9b05      	ldr	r3, [sp, #20]
 8010060:	2b00      	cmp	r3, #0
 8010062:	db04      	blt.n	801006e <_dtoa_r+0xa8e>
 8010064:	9907      	ldr	r1, [sp, #28]
 8010066:	430b      	orrs	r3, r1
 8010068:	9906      	ldr	r1, [sp, #24]
 801006a:	430b      	orrs	r3, r1
 801006c:	d120      	bne.n	80100b0 <_dtoa_r+0xad0>
 801006e:	2a00      	cmp	r2, #0
 8010070:	dded      	ble.n	801004e <_dtoa_r+0xa6e>
 8010072:	4651      	mov	r1, sl
 8010074:	2201      	movs	r2, #1
 8010076:	4620      	mov	r0, r4
 8010078:	f000 feb4 	bl	8010de4 <__lshift>
 801007c:	4631      	mov	r1, r6
 801007e:	4682      	mov	sl, r0
 8010080:	f000 ff1c 	bl	8010ebc <__mcmp>
 8010084:	2800      	cmp	r0, #0
 8010086:	dc03      	bgt.n	8010090 <_dtoa_r+0xab0>
 8010088:	d1e1      	bne.n	801004e <_dtoa_r+0xa6e>
 801008a:	f019 0f01 	tst.w	r9, #1
 801008e:	d0de      	beq.n	801004e <_dtoa_r+0xa6e>
 8010090:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010094:	d1d8      	bne.n	8010048 <_dtoa_r+0xa68>
 8010096:	9a01      	ldr	r2, [sp, #4]
 8010098:	2339      	movs	r3, #57	; 0x39
 801009a:	7013      	strb	r3, [r2, #0]
 801009c:	462b      	mov	r3, r5
 801009e:	461d      	mov	r5, r3
 80100a0:	3b01      	subs	r3, #1
 80100a2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80100a6:	2a39      	cmp	r2, #57	; 0x39
 80100a8:	d06c      	beq.n	8010184 <_dtoa_r+0xba4>
 80100aa:	3201      	adds	r2, #1
 80100ac:	701a      	strb	r2, [r3, #0]
 80100ae:	e747      	b.n	800ff40 <_dtoa_r+0x960>
 80100b0:	2a00      	cmp	r2, #0
 80100b2:	dd07      	ble.n	80100c4 <_dtoa_r+0xae4>
 80100b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80100b8:	d0ed      	beq.n	8010096 <_dtoa_r+0xab6>
 80100ba:	9a01      	ldr	r2, [sp, #4]
 80100bc:	f109 0301 	add.w	r3, r9, #1
 80100c0:	7013      	strb	r3, [r2, #0]
 80100c2:	e73d      	b.n	800ff40 <_dtoa_r+0x960>
 80100c4:	9b04      	ldr	r3, [sp, #16]
 80100c6:	9a08      	ldr	r2, [sp, #32]
 80100c8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80100cc:	4293      	cmp	r3, r2
 80100ce:	d043      	beq.n	8010158 <_dtoa_r+0xb78>
 80100d0:	4651      	mov	r1, sl
 80100d2:	2300      	movs	r3, #0
 80100d4:	220a      	movs	r2, #10
 80100d6:	4620      	mov	r0, r4
 80100d8:	f000 fc8c 	bl	80109f4 <__multadd>
 80100dc:	45b8      	cmp	r8, r7
 80100de:	4682      	mov	sl, r0
 80100e0:	f04f 0300 	mov.w	r3, #0
 80100e4:	f04f 020a 	mov.w	r2, #10
 80100e8:	4641      	mov	r1, r8
 80100ea:	4620      	mov	r0, r4
 80100ec:	d107      	bne.n	80100fe <_dtoa_r+0xb1e>
 80100ee:	f000 fc81 	bl	80109f4 <__multadd>
 80100f2:	4680      	mov	r8, r0
 80100f4:	4607      	mov	r7, r0
 80100f6:	9b04      	ldr	r3, [sp, #16]
 80100f8:	3301      	adds	r3, #1
 80100fa:	9304      	str	r3, [sp, #16]
 80100fc:	e775      	b.n	800ffea <_dtoa_r+0xa0a>
 80100fe:	f000 fc79 	bl	80109f4 <__multadd>
 8010102:	4639      	mov	r1, r7
 8010104:	4680      	mov	r8, r0
 8010106:	2300      	movs	r3, #0
 8010108:	220a      	movs	r2, #10
 801010a:	4620      	mov	r0, r4
 801010c:	f000 fc72 	bl	80109f4 <__multadd>
 8010110:	4607      	mov	r7, r0
 8010112:	e7f0      	b.n	80100f6 <_dtoa_r+0xb16>
 8010114:	9b04      	ldr	r3, [sp, #16]
 8010116:	9301      	str	r3, [sp, #4]
 8010118:	9d00      	ldr	r5, [sp, #0]
 801011a:	4631      	mov	r1, r6
 801011c:	4650      	mov	r0, sl
 801011e:	f7ff f9d5 	bl	800f4cc <quorem>
 8010122:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8010126:	9b00      	ldr	r3, [sp, #0]
 8010128:	f805 9b01 	strb.w	r9, [r5], #1
 801012c:	1aea      	subs	r2, r5, r3
 801012e:	9b01      	ldr	r3, [sp, #4]
 8010130:	4293      	cmp	r3, r2
 8010132:	dd07      	ble.n	8010144 <_dtoa_r+0xb64>
 8010134:	4651      	mov	r1, sl
 8010136:	2300      	movs	r3, #0
 8010138:	220a      	movs	r2, #10
 801013a:	4620      	mov	r0, r4
 801013c:	f000 fc5a 	bl	80109f4 <__multadd>
 8010140:	4682      	mov	sl, r0
 8010142:	e7ea      	b.n	801011a <_dtoa_r+0xb3a>
 8010144:	9b01      	ldr	r3, [sp, #4]
 8010146:	2b00      	cmp	r3, #0
 8010148:	bfc8      	it	gt
 801014a:	461d      	movgt	r5, r3
 801014c:	9b00      	ldr	r3, [sp, #0]
 801014e:	bfd8      	it	le
 8010150:	2501      	movle	r5, #1
 8010152:	441d      	add	r5, r3
 8010154:	f04f 0800 	mov.w	r8, #0
 8010158:	4651      	mov	r1, sl
 801015a:	2201      	movs	r2, #1
 801015c:	4620      	mov	r0, r4
 801015e:	f000 fe41 	bl	8010de4 <__lshift>
 8010162:	4631      	mov	r1, r6
 8010164:	4682      	mov	sl, r0
 8010166:	f000 fea9 	bl	8010ebc <__mcmp>
 801016a:	2800      	cmp	r0, #0
 801016c:	dc96      	bgt.n	801009c <_dtoa_r+0xabc>
 801016e:	d102      	bne.n	8010176 <_dtoa_r+0xb96>
 8010170:	f019 0f01 	tst.w	r9, #1
 8010174:	d192      	bne.n	801009c <_dtoa_r+0xabc>
 8010176:	462b      	mov	r3, r5
 8010178:	461d      	mov	r5, r3
 801017a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801017e:	2a30      	cmp	r2, #48	; 0x30
 8010180:	d0fa      	beq.n	8010178 <_dtoa_r+0xb98>
 8010182:	e6dd      	b.n	800ff40 <_dtoa_r+0x960>
 8010184:	9a00      	ldr	r2, [sp, #0]
 8010186:	429a      	cmp	r2, r3
 8010188:	d189      	bne.n	801009e <_dtoa_r+0xabe>
 801018a:	f10b 0b01 	add.w	fp, fp, #1
 801018e:	2331      	movs	r3, #49	; 0x31
 8010190:	e796      	b.n	80100c0 <_dtoa_r+0xae0>
 8010192:	4b0a      	ldr	r3, [pc, #40]	; (80101bc <_dtoa_r+0xbdc>)
 8010194:	f7ff ba99 	b.w	800f6ca <_dtoa_r+0xea>
 8010198:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801019a:	2b00      	cmp	r3, #0
 801019c:	f47f aa6d 	bne.w	800f67a <_dtoa_r+0x9a>
 80101a0:	4b07      	ldr	r3, [pc, #28]	; (80101c0 <_dtoa_r+0xbe0>)
 80101a2:	f7ff ba92 	b.w	800f6ca <_dtoa_r+0xea>
 80101a6:	9b01      	ldr	r3, [sp, #4]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	dcb5      	bgt.n	8010118 <_dtoa_r+0xb38>
 80101ac:	9b07      	ldr	r3, [sp, #28]
 80101ae:	2b02      	cmp	r3, #2
 80101b0:	f73f aeb1 	bgt.w	800ff16 <_dtoa_r+0x936>
 80101b4:	e7b0      	b.n	8010118 <_dtoa_r+0xb38>
 80101b6:	bf00      	nop
 80101b8:	08011fed 	.word	0x08011fed
 80101bc:	08011f40 	.word	0x08011f40
 80101c0:	08011f71 	.word	0x08011f71

080101c4 <_free_r>:
 80101c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80101c6:	2900      	cmp	r1, #0
 80101c8:	d044      	beq.n	8010254 <_free_r+0x90>
 80101ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80101ce:	9001      	str	r0, [sp, #4]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	f1a1 0404 	sub.w	r4, r1, #4
 80101d6:	bfb8      	it	lt
 80101d8:	18e4      	addlt	r4, r4, r3
 80101da:	f7fd fab1 	bl	800d740 <__malloc_lock>
 80101de:	4a1e      	ldr	r2, [pc, #120]	; (8010258 <_free_r+0x94>)
 80101e0:	9801      	ldr	r0, [sp, #4]
 80101e2:	6813      	ldr	r3, [r2, #0]
 80101e4:	b933      	cbnz	r3, 80101f4 <_free_r+0x30>
 80101e6:	6063      	str	r3, [r4, #4]
 80101e8:	6014      	str	r4, [r2, #0]
 80101ea:	b003      	add	sp, #12
 80101ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80101f0:	f7fd baac 	b.w	800d74c <__malloc_unlock>
 80101f4:	42a3      	cmp	r3, r4
 80101f6:	d908      	bls.n	801020a <_free_r+0x46>
 80101f8:	6825      	ldr	r5, [r4, #0]
 80101fa:	1961      	adds	r1, r4, r5
 80101fc:	428b      	cmp	r3, r1
 80101fe:	bf01      	itttt	eq
 8010200:	6819      	ldreq	r1, [r3, #0]
 8010202:	685b      	ldreq	r3, [r3, #4]
 8010204:	1949      	addeq	r1, r1, r5
 8010206:	6021      	streq	r1, [r4, #0]
 8010208:	e7ed      	b.n	80101e6 <_free_r+0x22>
 801020a:	461a      	mov	r2, r3
 801020c:	685b      	ldr	r3, [r3, #4]
 801020e:	b10b      	cbz	r3, 8010214 <_free_r+0x50>
 8010210:	42a3      	cmp	r3, r4
 8010212:	d9fa      	bls.n	801020a <_free_r+0x46>
 8010214:	6811      	ldr	r1, [r2, #0]
 8010216:	1855      	adds	r5, r2, r1
 8010218:	42a5      	cmp	r5, r4
 801021a:	d10b      	bne.n	8010234 <_free_r+0x70>
 801021c:	6824      	ldr	r4, [r4, #0]
 801021e:	4421      	add	r1, r4
 8010220:	1854      	adds	r4, r2, r1
 8010222:	42a3      	cmp	r3, r4
 8010224:	6011      	str	r1, [r2, #0]
 8010226:	d1e0      	bne.n	80101ea <_free_r+0x26>
 8010228:	681c      	ldr	r4, [r3, #0]
 801022a:	685b      	ldr	r3, [r3, #4]
 801022c:	6053      	str	r3, [r2, #4]
 801022e:	440c      	add	r4, r1
 8010230:	6014      	str	r4, [r2, #0]
 8010232:	e7da      	b.n	80101ea <_free_r+0x26>
 8010234:	d902      	bls.n	801023c <_free_r+0x78>
 8010236:	230c      	movs	r3, #12
 8010238:	6003      	str	r3, [r0, #0]
 801023a:	e7d6      	b.n	80101ea <_free_r+0x26>
 801023c:	6825      	ldr	r5, [r4, #0]
 801023e:	1961      	adds	r1, r4, r5
 8010240:	428b      	cmp	r3, r1
 8010242:	bf04      	itt	eq
 8010244:	6819      	ldreq	r1, [r3, #0]
 8010246:	685b      	ldreq	r3, [r3, #4]
 8010248:	6063      	str	r3, [r4, #4]
 801024a:	bf04      	itt	eq
 801024c:	1949      	addeq	r1, r1, r5
 801024e:	6021      	streq	r1, [r4, #0]
 8010250:	6054      	str	r4, [r2, #4]
 8010252:	e7ca      	b.n	80101ea <_free_r+0x26>
 8010254:	b003      	add	sp, #12
 8010256:	bd30      	pop	{r4, r5, pc}
 8010258:	20001080 	.word	0x20001080

0801025c <rshift>:
 801025c:	6903      	ldr	r3, [r0, #16]
 801025e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010262:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010266:	ea4f 1261 	mov.w	r2, r1, asr #5
 801026a:	f100 0414 	add.w	r4, r0, #20
 801026e:	dd45      	ble.n	80102fc <rshift+0xa0>
 8010270:	f011 011f 	ands.w	r1, r1, #31
 8010274:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010278:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801027c:	d10c      	bne.n	8010298 <rshift+0x3c>
 801027e:	f100 0710 	add.w	r7, r0, #16
 8010282:	4629      	mov	r1, r5
 8010284:	42b1      	cmp	r1, r6
 8010286:	d334      	bcc.n	80102f2 <rshift+0x96>
 8010288:	1a9b      	subs	r3, r3, r2
 801028a:	009b      	lsls	r3, r3, #2
 801028c:	1eea      	subs	r2, r5, #3
 801028e:	4296      	cmp	r6, r2
 8010290:	bf38      	it	cc
 8010292:	2300      	movcc	r3, #0
 8010294:	4423      	add	r3, r4
 8010296:	e015      	b.n	80102c4 <rshift+0x68>
 8010298:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801029c:	f1c1 0820 	rsb	r8, r1, #32
 80102a0:	40cf      	lsrs	r7, r1
 80102a2:	f105 0e04 	add.w	lr, r5, #4
 80102a6:	46a1      	mov	r9, r4
 80102a8:	4576      	cmp	r6, lr
 80102aa:	46f4      	mov	ip, lr
 80102ac:	d815      	bhi.n	80102da <rshift+0x7e>
 80102ae:	1a9a      	subs	r2, r3, r2
 80102b0:	0092      	lsls	r2, r2, #2
 80102b2:	3a04      	subs	r2, #4
 80102b4:	3501      	adds	r5, #1
 80102b6:	42ae      	cmp	r6, r5
 80102b8:	bf38      	it	cc
 80102ba:	2200      	movcc	r2, #0
 80102bc:	18a3      	adds	r3, r4, r2
 80102be:	50a7      	str	r7, [r4, r2]
 80102c0:	b107      	cbz	r7, 80102c4 <rshift+0x68>
 80102c2:	3304      	adds	r3, #4
 80102c4:	1b1a      	subs	r2, r3, r4
 80102c6:	42a3      	cmp	r3, r4
 80102c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80102cc:	bf08      	it	eq
 80102ce:	2300      	moveq	r3, #0
 80102d0:	6102      	str	r2, [r0, #16]
 80102d2:	bf08      	it	eq
 80102d4:	6143      	streq	r3, [r0, #20]
 80102d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102da:	f8dc c000 	ldr.w	ip, [ip]
 80102de:	fa0c fc08 	lsl.w	ip, ip, r8
 80102e2:	ea4c 0707 	orr.w	r7, ip, r7
 80102e6:	f849 7b04 	str.w	r7, [r9], #4
 80102ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 80102ee:	40cf      	lsrs	r7, r1
 80102f0:	e7da      	b.n	80102a8 <rshift+0x4c>
 80102f2:	f851 cb04 	ldr.w	ip, [r1], #4
 80102f6:	f847 cf04 	str.w	ip, [r7, #4]!
 80102fa:	e7c3      	b.n	8010284 <rshift+0x28>
 80102fc:	4623      	mov	r3, r4
 80102fe:	e7e1      	b.n	80102c4 <rshift+0x68>

08010300 <__hexdig_fun>:
 8010300:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010304:	2b09      	cmp	r3, #9
 8010306:	d802      	bhi.n	801030e <__hexdig_fun+0xe>
 8010308:	3820      	subs	r0, #32
 801030a:	b2c0      	uxtb	r0, r0
 801030c:	4770      	bx	lr
 801030e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010312:	2b05      	cmp	r3, #5
 8010314:	d801      	bhi.n	801031a <__hexdig_fun+0x1a>
 8010316:	3847      	subs	r0, #71	; 0x47
 8010318:	e7f7      	b.n	801030a <__hexdig_fun+0xa>
 801031a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801031e:	2b05      	cmp	r3, #5
 8010320:	d801      	bhi.n	8010326 <__hexdig_fun+0x26>
 8010322:	3827      	subs	r0, #39	; 0x27
 8010324:	e7f1      	b.n	801030a <__hexdig_fun+0xa>
 8010326:	2000      	movs	r0, #0
 8010328:	4770      	bx	lr
	...

0801032c <__gethex>:
 801032c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010330:	4617      	mov	r7, r2
 8010332:	680a      	ldr	r2, [r1, #0]
 8010334:	b085      	sub	sp, #20
 8010336:	f102 0b02 	add.w	fp, r2, #2
 801033a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801033e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010342:	4681      	mov	r9, r0
 8010344:	468a      	mov	sl, r1
 8010346:	9302      	str	r3, [sp, #8]
 8010348:	32fe      	adds	r2, #254	; 0xfe
 801034a:	eb02 030b 	add.w	r3, r2, fp
 801034e:	46d8      	mov	r8, fp
 8010350:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8010354:	9301      	str	r3, [sp, #4]
 8010356:	2830      	cmp	r0, #48	; 0x30
 8010358:	d0f7      	beq.n	801034a <__gethex+0x1e>
 801035a:	f7ff ffd1 	bl	8010300 <__hexdig_fun>
 801035e:	4604      	mov	r4, r0
 8010360:	2800      	cmp	r0, #0
 8010362:	d138      	bne.n	80103d6 <__gethex+0xaa>
 8010364:	49a7      	ldr	r1, [pc, #668]	; (8010604 <__gethex+0x2d8>)
 8010366:	2201      	movs	r2, #1
 8010368:	4640      	mov	r0, r8
 801036a:	f7fe ffb6 	bl	800f2da <strncmp>
 801036e:	4606      	mov	r6, r0
 8010370:	2800      	cmp	r0, #0
 8010372:	d169      	bne.n	8010448 <__gethex+0x11c>
 8010374:	f898 0001 	ldrb.w	r0, [r8, #1]
 8010378:	465d      	mov	r5, fp
 801037a:	f7ff ffc1 	bl	8010300 <__hexdig_fun>
 801037e:	2800      	cmp	r0, #0
 8010380:	d064      	beq.n	801044c <__gethex+0x120>
 8010382:	465a      	mov	r2, fp
 8010384:	7810      	ldrb	r0, [r2, #0]
 8010386:	2830      	cmp	r0, #48	; 0x30
 8010388:	4690      	mov	r8, r2
 801038a:	f102 0201 	add.w	r2, r2, #1
 801038e:	d0f9      	beq.n	8010384 <__gethex+0x58>
 8010390:	f7ff ffb6 	bl	8010300 <__hexdig_fun>
 8010394:	2301      	movs	r3, #1
 8010396:	fab0 f480 	clz	r4, r0
 801039a:	0964      	lsrs	r4, r4, #5
 801039c:	465e      	mov	r6, fp
 801039e:	9301      	str	r3, [sp, #4]
 80103a0:	4642      	mov	r2, r8
 80103a2:	4615      	mov	r5, r2
 80103a4:	3201      	adds	r2, #1
 80103a6:	7828      	ldrb	r0, [r5, #0]
 80103a8:	f7ff ffaa 	bl	8010300 <__hexdig_fun>
 80103ac:	2800      	cmp	r0, #0
 80103ae:	d1f8      	bne.n	80103a2 <__gethex+0x76>
 80103b0:	4994      	ldr	r1, [pc, #592]	; (8010604 <__gethex+0x2d8>)
 80103b2:	2201      	movs	r2, #1
 80103b4:	4628      	mov	r0, r5
 80103b6:	f7fe ff90 	bl	800f2da <strncmp>
 80103ba:	b978      	cbnz	r0, 80103dc <__gethex+0xb0>
 80103bc:	b946      	cbnz	r6, 80103d0 <__gethex+0xa4>
 80103be:	1c6e      	adds	r6, r5, #1
 80103c0:	4632      	mov	r2, r6
 80103c2:	4615      	mov	r5, r2
 80103c4:	3201      	adds	r2, #1
 80103c6:	7828      	ldrb	r0, [r5, #0]
 80103c8:	f7ff ff9a 	bl	8010300 <__hexdig_fun>
 80103cc:	2800      	cmp	r0, #0
 80103ce:	d1f8      	bne.n	80103c2 <__gethex+0x96>
 80103d0:	1b73      	subs	r3, r6, r5
 80103d2:	009e      	lsls	r6, r3, #2
 80103d4:	e004      	b.n	80103e0 <__gethex+0xb4>
 80103d6:	2400      	movs	r4, #0
 80103d8:	4626      	mov	r6, r4
 80103da:	e7e1      	b.n	80103a0 <__gethex+0x74>
 80103dc:	2e00      	cmp	r6, #0
 80103de:	d1f7      	bne.n	80103d0 <__gethex+0xa4>
 80103e0:	782b      	ldrb	r3, [r5, #0]
 80103e2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80103e6:	2b50      	cmp	r3, #80	; 0x50
 80103e8:	d13d      	bne.n	8010466 <__gethex+0x13a>
 80103ea:	786b      	ldrb	r3, [r5, #1]
 80103ec:	2b2b      	cmp	r3, #43	; 0x2b
 80103ee:	d02f      	beq.n	8010450 <__gethex+0x124>
 80103f0:	2b2d      	cmp	r3, #45	; 0x2d
 80103f2:	d031      	beq.n	8010458 <__gethex+0x12c>
 80103f4:	1c69      	adds	r1, r5, #1
 80103f6:	f04f 0b00 	mov.w	fp, #0
 80103fa:	7808      	ldrb	r0, [r1, #0]
 80103fc:	f7ff ff80 	bl	8010300 <__hexdig_fun>
 8010400:	1e42      	subs	r2, r0, #1
 8010402:	b2d2      	uxtb	r2, r2
 8010404:	2a18      	cmp	r2, #24
 8010406:	d82e      	bhi.n	8010466 <__gethex+0x13a>
 8010408:	f1a0 0210 	sub.w	r2, r0, #16
 801040c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010410:	f7ff ff76 	bl	8010300 <__hexdig_fun>
 8010414:	f100 3cff 	add.w	ip, r0, #4294967295
 8010418:	fa5f fc8c 	uxtb.w	ip, ip
 801041c:	f1bc 0f18 	cmp.w	ip, #24
 8010420:	d91d      	bls.n	801045e <__gethex+0x132>
 8010422:	f1bb 0f00 	cmp.w	fp, #0
 8010426:	d000      	beq.n	801042a <__gethex+0xfe>
 8010428:	4252      	negs	r2, r2
 801042a:	4416      	add	r6, r2
 801042c:	f8ca 1000 	str.w	r1, [sl]
 8010430:	b1dc      	cbz	r4, 801046a <__gethex+0x13e>
 8010432:	9b01      	ldr	r3, [sp, #4]
 8010434:	2b00      	cmp	r3, #0
 8010436:	bf14      	ite	ne
 8010438:	f04f 0800 	movne.w	r8, #0
 801043c:	f04f 0806 	moveq.w	r8, #6
 8010440:	4640      	mov	r0, r8
 8010442:	b005      	add	sp, #20
 8010444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010448:	4645      	mov	r5, r8
 801044a:	4626      	mov	r6, r4
 801044c:	2401      	movs	r4, #1
 801044e:	e7c7      	b.n	80103e0 <__gethex+0xb4>
 8010450:	f04f 0b00 	mov.w	fp, #0
 8010454:	1ca9      	adds	r1, r5, #2
 8010456:	e7d0      	b.n	80103fa <__gethex+0xce>
 8010458:	f04f 0b01 	mov.w	fp, #1
 801045c:	e7fa      	b.n	8010454 <__gethex+0x128>
 801045e:	230a      	movs	r3, #10
 8010460:	fb03 0002 	mla	r0, r3, r2, r0
 8010464:	e7d0      	b.n	8010408 <__gethex+0xdc>
 8010466:	4629      	mov	r1, r5
 8010468:	e7e0      	b.n	801042c <__gethex+0x100>
 801046a:	eba5 0308 	sub.w	r3, r5, r8
 801046e:	3b01      	subs	r3, #1
 8010470:	4621      	mov	r1, r4
 8010472:	2b07      	cmp	r3, #7
 8010474:	dc0a      	bgt.n	801048c <__gethex+0x160>
 8010476:	4648      	mov	r0, r9
 8010478:	f000 fa5a 	bl	8010930 <_Balloc>
 801047c:	4604      	mov	r4, r0
 801047e:	b940      	cbnz	r0, 8010492 <__gethex+0x166>
 8010480:	4b61      	ldr	r3, [pc, #388]	; (8010608 <__gethex+0x2dc>)
 8010482:	4602      	mov	r2, r0
 8010484:	21e4      	movs	r1, #228	; 0xe4
 8010486:	4861      	ldr	r0, [pc, #388]	; (801060c <__gethex+0x2e0>)
 8010488:	f001 f9be 	bl	8011808 <__assert_func>
 801048c:	3101      	adds	r1, #1
 801048e:	105b      	asrs	r3, r3, #1
 8010490:	e7ef      	b.n	8010472 <__gethex+0x146>
 8010492:	f100 0a14 	add.w	sl, r0, #20
 8010496:	2300      	movs	r3, #0
 8010498:	495a      	ldr	r1, [pc, #360]	; (8010604 <__gethex+0x2d8>)
 801049a:	f8cd a004 	str.w	sl, [sp, #4]
 801049e:	469b      	mov	fp, r3
 80104a0:	45a8      	cmp	r8, r5
 80104a2:	d342      	bcc.n	801052a <__gethex+0x1fe>
 80104a4:	9801      	ldr	r0, [sp, #4]
 80104a6:	f840 bb04 	str.w	fp, [r0], #4
 80104aa:	eba0 000a 	sub.w	r0, r0, sl
 80104ae:	1080      	asrs	r0, r0, #2
 80104b0:	6120      	str	r0, [r4, #16]
 80104b2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80104b6:	4658      	mov	r0, fp
 80104b8:	f000 fb2c 	bl	8010b14 <__hi0bits>
 80104bc:	683d      	ldr	r5, [r7, #0]
 80104be:	eba8 0000 	sub.w	r0, r8, r0
 80104c2:	42a8      	cmp	r0, r5
 80104c4:	dd59      	ble.n	801057a <__gethex+0x24e>
 80104c6:	eba0 0805 	sub.w	r8, r0, r5
 80104ca:	4641      	mov	r1, r8
 80104cc:	4620      	mov	r0, r4
 80104ce:	f000 febb 	bl	8011248 <__any_on>
 80104d2:	4683      	mov	fp, r0
 80104d4:	b1b8      	cbz	r0, 8010506 <__gethex+0x1da>
 80104d6:	f108 33ff 	add.w	r3, r8, #4294967295
 80104da:	1159      	asrs	r1, r3, #5
 80104dc:	f003 021f 	and.w	r2, r3, #31
 80104e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80104e4:	f04f 0b01 	mov.w	fp, #1
 80104e8:	fa0b f202 	lsl.w	r2, fp, r2
 80104ec:	420a      	tst	r2, r1
 80104ee:	d00a      	beq.n	8010506 <__gethex+0x1da>
 80104f0:	455b      	cmp	r3, fp
 80104f2:	dd06      	ble.n	8010502 <__gethex+0x1d6>
 80104f4:	f1a8 0102 	sub.w	r1, r8, #2
 80104f8:	4620      	mov	r0, r4
 80104fa:	f000 fea5 	bl	8011248 <__any_on>
 80104fe:	2800      	cmp	r0, #0
 8010500:	d138      	bne.n	8010574 <__gethex+0x248>
 8010502:	f04f 0b02 	mov.w	fp, #2
 8010506:	4641      	mov	r1, r8
 8010508:	4620      	mov	r0, r4
 801050a:	f7ff fea7 	bl	801025c <rshift>
 801050e:	4446      	add	r6, r8
 8010510:	68bb      	ldr	r3, [r7, #8]
 8010512:	42b3      	cmp	r3, r6
 8010514:	da41      	bge.n	801059a <__gethex+0x26e>
 8010516:	4621      	mov	r1, r4
 8010518:	4648      	mov	r0, r9
 801051a:	f000 fa49 	bl	80109b0 <_Bfree>
 801051e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010520:	2300      	movs	r3, #0
 8010522:	6013      	str	r3, [r2, #0]
 8010524:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8010528:	e78a      	b.n	8010440 <__gethex+0x114>
 801052a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801052e:	2a2e      	cmp	r2, #46	; 0x2e
 8010530:	d014      	beq.n	801055c <__gethex+0x230>
 8010532:	2b20      	cmp	r3, #32
 8010534:	d106      	bne.n	8010544 <__gethex+0x218>
 8010536:	9b01      	ldr	r3, [sp, #4]
 8010538:	f843 bb04 	str.w	fp, [r3], #4
 801053c:	f04f 0b00 	mov.w	fp, #0
 8010540:	9301      	str	r3, [sp, #4]
 8010542:	465b      	mov	r3, fp
 8010544:	7828      	ldrb	r0, [r5, #0]
 8010546:	9303      	str	r3, [sp, #12]
 8010548:	f7ff feda 	bl	8010300 <__hexdig_fun>
 801054c:	9b03      	ldr	r3, [sp, #12]
 801054e:	f000 000f 	and.w	r0, r0, #15
 8010552:	4098      	lsls	r0, r3
 8010554:	ea4b 0b00 	orr.w	fp, fp, r0
 8010558:	3304      	adds	r3, #4
 801055a:	e7a1      	b.n	80104a0 <__gethex+0x174>
 801055c:	45a8      	cmp	r8, r5
 801055e:	d8e8      	bhi.n	8010532 <__gethex+0x206>
 8010560:	2201      	movs	r2, #1
 8010562:	4628      	mov	r0, r5
 8010564:	9303      	str	r3, [sp, #12]
 8010566:	f7fe feb8 	bl	800f2da <strncmp>
 801056a:	4926      	ldr	r1, [pc, #152]	; (8010604 <__gethex+0x2d8>)
 801056c:	9b03      	ldr	r3, [sp, #12]
 801056e:	2800      	cmp	r0, #0
 8010570:	d1df      	bne.n	8010532 <__gethex+0x206>
 8010572:	e795      	b.n	80104a0 <__gethex+0x174>
 8010574:	f04f 0b03 	mov.w	fp, #3
 8010578:	e7c5      	b.n	8010506 <__gethex+0x1da>
 801057a:	da0b      	bge.n	8010594 <__gethex+0x268>
 801057c:	eba5 0800 	sub.w	r8, r5, r0
 8010580:	4621      	mov	r1, r4
 8010582:	4642      	mov	r2, r8
 8010584:	4648      	mov	r0, r9
 8010586:	f000 fc2d 	bl	8010de4 <__lshift>
 801058a:	eba6 0608 	sub.w	r6, r6, r8
 801058e:	4604      	mov	r4, r0
 8010590:	f100 0a14 	add.w	sl, r0, #20
 8010594:	f04f 0b00 	mov.w	fp, #0
 8010598:	e7ba      	b.n	8010510 <__gethex+0x1e4>
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	42b3      	cmp	r3, r6
 801059e:	dd73      	ble.n	8010688 <__gethex+0x35c>
 80105a0:	1b9e      	subs	r6, r3, r6
 80105a2:	42b5      	cmp	r5, r6
 80105a4:	dc34      	bgt.n	8010610 <__gethex+0x2e4>
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	2b02      	cmp	r3, #2
 80105aa:	d023      	beq.n	80105f4 <__gethex+0x2c8>
 80105ac:	2b03      	cmp	r3, #3
 80105ae:	d025      	beq.n	80105fc <__gethex+0x2d0>
 80105b0:	2b01      	cmp	r3, #1
 80105b2:	d115      	bne.n	80105e0 <__gethex+0x2b4>
 80105b4:	42b5      	cmp	r5, r6
 80105b6:	d113      	bne.n	80105e0 <__gethex+0x2b4>
 80105b8:	2d01      	cmp	r5, #1
 80105ba:	d10b      	bne.n	80105d4 <__gethex+0x2a8>
 80105bc:	9a02      	ldr	r2, [sp, #8]
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	6013      	str	r3, [r2, #0]
 80105c2:	2301      	movs	r3, #1
 80105c4:	6123      	str	r3, [r4, #16]
 80105c6:	f8ca 3000 	str.w	r3, [sl]
 80105ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80105cc:	f04f 0862 	mov.w	r8, #98	; 0x62
 80105d0:	601c      	str	r4, [r3, #0]
 80105d2:	e735      	b.n	8010440 <__gethex+0x114>
 80105d4:	1e69      	subs	r1, r5, #1
 80105d6:	4620      	mov	r0, r4
 80105d8:	f000 fe36 	bl	8011248 <__any_on>
 80105dc:	2800      	cmp	r0, #0
 80105de:	d1ed      	bne.n	80105bc <__gethex+0x290>
 80105e0:	4621      	mov	r1, r4
 80105e2:	4648      	mov	r0, r9
 80105e4:	f000 f9e4 	bl	80109b0 <_Bfree>
 80105e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80105ea:	2300      	movs	r3, #0
 80105ec:	6013      	str	r3, [r2, #0]
 80105ee:	f04f 0850 	mov.w	r8, #80	; 0x50
 80105f2:	e725      	b.n	8010440 <__gethex+0x114>
 80105f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d1f2      	bne.n	80105e0 <__gethex+0x2b4>
 80105fa:	e7df      	b.n	80105bc <__gethex+0x290>
 80105fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d1dc      	bne.n	80105bc <__gethex+0x290>
 8010602:	e7ed      	b.n	80105e0 <__gethex+0x2b4>
 8010604:	08011edc 	.word	0x08011edc
 8010608:	08011fed 	.word	0x08011fed
 801060c:	08011ffe 	.word	0x08011ffe
 8010610:	f106 38ff 	add.w	r8, r6, #4294967295
 8010614:	f1bb 0f00 	cmp.w	fp, #0
 8010618:	d133      	bne.n	8010682 <__gethex+0x356>
 801061a:	f1b8 0f00 	cmp.w	r8, #0
 801061e:	d004      	beq.n	801062a <__gethex+0x2fe>
 8010620:	4641      	mov	r1, r8
 8010622:	4620      	mov	r0, r4
 8010624:	f000 fe10 	bl	8011248 <__any_on>
 8010628:	4683      	mov	fp, r0
 801062a:	ea4f 1268 	mov.w	r2, r8, asr #5
 801062e:	2301      	movs	r3, #1
 8010630:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010634:	f008 081f 	and.w	r8, r8, #31
 8010638:	fa03 f308 	lsl.w	r3, r3, r8
 801063c:	4213      	tst	r3, r2
 801063e:	4631      	mov	r1, r6
 8010640:	4620      	mov	r0, r4
 8010642:	bf18      	it	ne
 8010644:	f04b 0b02 	orrne.w	fp, fp, #2
 8010648:	1bad      	subs	r5, r5, r6
 801064a:	f7ff fe07 	bl	801025c <rshift>
 801064e:	687e      	ldr	r6, [r7, #4]
 8010650:	f04f 0802 	mov.w	r8, #2
 8010654:	f1bb 0f00 	cmp.w	fp, #0
 8010658:	d04a      	beq.n	80106f0 <__gethex+0x3c4>
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	2b02      	cmp	r3, #2
 801065e:	d016      	beq.n	801068e <__gethex+0x362>
 8010660:	2b03      	cmp	r3, #3
 8010662:	d018      	beq.n	8010696 <__gethex+0x36a>
 8010664:	2b01      	cmp	r3, #1
 8010666:	d109      	bne.n	801067c <__gethex+0x350>
 8010668:	f01b 0f02 	tst.w	fp, #2
 801066c:	d006      	beq.n	801067c <__gethex+0x350>
 801066e:	f8da 3000 	ldr.w	r3, [sl]
 8010672:	ea4b 0b03 	orr.w	fp, fp, r3
 8010676:	f01b 0f01 	tst.w	fp, #1
 801067a:	d10f      	bne.n	801069c <__gethex+0x370>
 801067c:	f048 0810 	orr.w	r8, r8, #16
 8010680:	e036      	b.n	80106f0 <__gethex+0x3c4>
 8010682:	f04f 0b01 	mov.w	fp, #1
 8010686:	e7d0      	b.n	801062a <__gethex+0x2fe>
 8010688:	f04f 0801 	mov.w	r8, #1
 801068c:	e7e2      	b.n	8010654 <__gethex+0x328>
 801068e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010690:	f1c3 0301 	rsb	r3, r3, #1
 8010694:	930f      	str	r3, [sp, #60]	; 0x3c
 8010696:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010698:	2b00      	cmp	r3, #0
 801069a:	d0ef      	beq.n	801067c <__gethex+0x350>
 801069c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80106a0:	f104 0214 	add.w	r2, r4, #20
 80106a4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80106a8:	9301      	str	r3, [sp, #4]
 80106aa:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80106ae:	2300      	movs	r3, #0
 80106b0:	4694      	mov	ip, r2
 80106b2:	f852 1b04 	ldr.w	r1, [r2], #4
 80106b6:	f1b1 3fff 	cmp.w	r1, #4294967295
 80106ba:	d01e      	beq.n	80106fa <__gethex+0x3ce>
 80106bc:	3101      	adds	r1, #1
 80106be:	f8cc 1000 	str.w	r1, [ip]
 80106c2:	f1b8 0f02 	cmp.w	r8, #2
 80106c6:	f104 0214 	add.w	r2, r4, #20
 80106ca:	d13d      	bne.n	8010748 <__gethex+0x41c>
 80106cc:	683b      	ldr	r3, [r7, #0]
 80106ce:	3b01      	subs	r3, #1
 80106d0:	42ab      	cmp	r3, r5
 80106d2:	d10b      	bne.n	80106ec <__gethex+0x3c0>
 80106d4:	1169      	asrs	r1, r5, #5
 80106d6:	2301      	movs	r3, #1
 80106d8:	f005 051f 	and.w	r5, r5, #31
 80106dc:	fa03 f505 	lsl.w	r5, r3, r5
 80106e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80106e4:	421d      	tst	r5, r3
 80106e6:	bf18      	it	ne
 80106e8:	f04f 0801 	movne.w	r8, #1
 80106ec:	f048 0820 	orr.w	r8, r8, #32
 80106f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80106f2:	601c      	str	r4, [r3, #0]
 80106f4:	9b02      	ldr	r3, [sp, #8]
 80106f6:	601e      	str	r6, [r3, #0]
 80106f8:	e6a2      	b.n	8010440 <__gethex+0x114>
 80106fa:	4290      	cmp	r0, r2
 80106fc:	f842 3c04 	str.w	r3, [r2, #-4]
 8010700:	d8d6      	bhi.n	80106b0 <__gethex+0x384>
 8010702:	68a2      	ldr	r2, [r4, #8]
 8010704:	4593      	cmp	fp, r2
 8010706:	db17      	blt.n	8010738 <__gethex+0x40c>
 8010708:	6861      	ldr	r1, [r4, #4]
 801070a:	4648      	mov	r0, r9
 801070c:	3101      	adds	r1, #1
 801070e:	f000 f90f 	bl	8010930 <_Balloc>
 8010712:	4682      	mov	sl, r0
 8010714:	b918      	cbnz	r0, 801071e <__gethex+0x3f2>
 8010716:	4b1b      	ldr	r3, [pc, #108]	; (8010784 <__gethex+0x458>)
 8010718:	4602      	mov	r2, r0
 801071a:	2184      	movs	r1, #132	; 0x84
 801071c:	e6b3      	b.n	8010486 <__gethex+0x15a>
 801071e:	6922      	ldr	r2, [r4, #16]
 8010720:	3202      	adds	r2, #2
 8010722:	f104 010c 	add.w	r1, r4, #12
 8010726:	0092      	lsls	r2, r2, #2
 8010728:	300c      	adds	r0, #12
 801072a:	f7fe feb2 	bl	800f492 <memcpy>
 801072e:	4621      	mov	r1, r4
 8010730:	4648      	mov	r0, r9
 8010732:	f000 f93d 	bl	80109b0 <_Bfree>
 8010736:	4654      	mov	r4, sl
 8010738:	6922      	ldr	r2, [r4, #16]
 801073a:	1c51      	adds	r1, r2, #1
 801073c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8010740:	6121      	str	r1, [r4, #16]
 8010742:	2101      	movs	r1, #1
 8010744:	6151      	str	r1, [r2, #20]
 8010746:	e7bc      	b.n	80106c2 <__gethex+0x396>
 8010748:	6921      	ldr	r1, [r4, #16]
 801074a:	4559      	cmp	r1, fp
 801074c:	dd0b      	ble.n	8010766 <__gethex+0x43a>
 801074e:	2101      	movs	r1, #1
 8010750:	4620      	mov	r0, r4
 8010752:	f7ff fd83 	bl	801025c <rshift>
 8010756:	68bb      	ldr	r3, [r7, #8]
 8010758:	3601      	adds	r6, #1
 801075a:	42b3      	cmp	r3, r6
 801075c:	f6ff aedb 	blt.w	8010516 <__gethex+0x1ea>
 8010760:	f04f 0801 	mov.w	r8, #1
 8010764:	e7c2      	b.n	80106ec <__gethex+0x3c0>
 8010766:	f015 051f 	ands.w	r5, r5, #31
 801076a:	d0f9      	beq.n	8010760 <__gethex+0x434>
 801076c:	9b01      	ldr	r3, [sp, #4]
 801076e:	441a      	add	r2, r3
 8010770:	f1c5 0520 	rsb	r5, r5, #32
 8010774:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8010778:	f000 f9cc 	bl	8010b14 <__hi0bits>
 801077c:	42a8      	cmp	r0, r5
 801077e:	dbe6      	blt.n	801074e <__gethex+0x422>
 8010780:	e7ee      	b.n	8010760 <__gethex+0x434>
 8010782:	bf00      	nop
 8010784:	08011fed 	.word	0x08011fed

08010788 <L_shift>:
 8010788:	f1c2 0208 	rsb	r2, r2, #8
 801078c:	0092      	lsls	r2, r2, #2
 801078e:	b570      	push	{r4, r5, r6, lr}
 8010790:	f1c2 0620 	rsb	r6, r2, #32
 8010794:	6843      	ldr	r3, [r0, #4]
 8010796:	6804      	ldr	r4, [r0, #0]
 8010798:	fa03 f506 	lsl.w	r5, r3, r6
 801079c:	432c      	orrs	r4, r5
 801079e:	40d3      	lsrs	r3, r2
 80107a0:	6004      	str	r4, [r0, #0]
 80107a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80107a6:	4288      	cmp	r0, r1
 80107a8:	d3f4      	bcc.n	8010794 <L_shift+0xc>
 80107aa:	bd70      	pop	{r4, r5, r6, pc}

080107ac <__match>:
 80107ac:	b530      	push	{r4, r5, lr}
 80107ae:	6803      	ldr	r3, [r0, #0]
 80107b0:	3301      	adds	r3, #1
 80107b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80107b6:	b914      	cbnz	r4, 80107be <__match+0x12>
 80107b8:	6003      	str	r3, [r0, #0]
 80107ba:	2001      	movs	r0, #1
 80107bc:	bd30      	pop	{r4, r5, pc}
 80107be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80107c6:	2d19      	cmp	r5, #25
 80107c8:	bf98      	it	ls
 80107ca:	3220      	addls	r2, #32
 80107cc:	42a2      	cmp	r2, r4
 80107ce:	d0f0      	beq.n	80107b2 <__match+0x6>
 80107d0:	2000      	movs	r0, #0
 80107d2:	e7f3      	b.n	80107bc <__match+0x10>

080107d4 <__hexnan>:
 80107d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d8:	680b      	ldr	r3, [r1, #0]
 80107da:	6801      	ldr	r1, [r0, #0]
 80107dc:	115e      	asrs	r6, r3, #5
 80107de:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80107e2:	f013 031f 	ands.w	r3, r3, #31
 80107e6:	b087      	sub	sp, #28
 80107e8:	bf18      	it	ne
 80107ea:	3604      	addne	r6, #4
 80107ec:	2500      	movs	r5, #0
 80107ee:	1f37      	subs	r7, r6, #4
 80107f0:	4682      	mov	sl, r0
 80107f2:	4690      	mov	r8, r2
 80107f4:	9301      	str	r3, [sp, #4]
 80107f6:	f846 5c04 	str.w	r5, [r6, #-4]
 80107fa:	46b9      	mov	r9, r7
 80107fc:	463c      	mov	r4, r7
 80107fe:	9502      	str	r5, [sp, #8]
 8010800:	46ab      	mov	fp, r5
 8010802:	784a      	ldrb	r2, [r1, #1]
 8010804:	1c4b      	adds	r3, r1, #1
 8010806:	9303      	str	r3, [sp, #12]
 8010808:	b342      	cbz	r2, 801085c <__hexnan+0x88>
 801080a:	4610      	mov	r0, r2
 801080c:	9105      	str	r1, [sp, #20]
 801080e:	9204      	str	r2, [sp, #16]
 8010810:	f7ff fd76 	bl	8010300 <__hexdig_fun>
 8010814:	2800      	cmp	r0, #0
 8010816:	d14f      	bne.n	80108b8 <__hexnan+0xe4>
 8010818:	9a04      	ldr	r2, [sp, #16]
 801081a:	9905      	ldr	r1, [sp, #20]
 801081c:	2a20      	cmp	r2, #32
 801081e:	d818      	bhi.n	8010852 <__hexnan+0x7e>
 8010820:	9b02      	ldr	r3, [sp, #8]
 8010822:	459b      	cmp	fp, r3
 8010824:	dd13      	ble.n	801084e <__hexnan+0x7a>
 8010826:	454c      	cmp	r4, r9
 8010828:	d206      	bcs.n	8010838 <__hexnan+0x64>
 801082a:	2d07      	cmp	r5, #7
 801082c:	dc04      	bgt.n	8010838 <__hexnan+0x64>
 801082e:	462a      	mov	r2, r5
 8010830:	4649      	mov	r1, r9
 8010832:	4620      	mov	r0, r4
 8010834:	f7ff ffa8 	bl	8010788 <L_shift>
 8010838:	4544      	cmp	r4, r8
 801083a:	d950      	bls.n	80108de <__hexnan+0x10a>
 801083c:	2300      	movs	r3, #0
 801083e:	f1a4 0904 	sub.w	r9, r4, #4
 8010842:	f844 3c04 	str.w	r3, [r4, #-4]
 8010846:	f8cd b008 	str.w	fp, [sp, #8]
 801084a:	464c      	mov	r4, r9
 801084c:	461d      	mov	r5, r3
 801084e:	9903      	ldr	r1, [sp, #12]
 8010850:	e7d7      	b.n	8010802 <__hexnan+0x2e>
 8010852:	2a29      	cmp	r2, #41	; 0x29
 8010854:	d155      	bne.n	8010902 <__hexnan+0x12e>
 8010856:	3102      	adds	r1, #2
 8010858:	f8ca 1000 	str.w	r1, [sl]
 801085c:	f1bb 0f00 	cmp.w	fp, #0
 8010860:	d04f      	beq.n	8010902 <__hexnan+0x12e>
 8010862:	454c      	cmp	r4, r9
 8010864:	d206      	bcs.n	8010874 <__hexnan+0xa0>
 8010866:	2d07      	cmp	r5, #7
 8010868:	dc04      	bgt.n	8010874 <__hexnan+0xa0>
 801086a:	462a      	mov	r2, r5
 801086c:	4649      	mov	r1, r9
 801086e:	4620      	mov	r0, r4
 8010870:	f7ff ff8a 	bl	8010788 <L_shift>
 8010874:	4544      	cmp	r4, r8
 8010876:	d934      	bls.n	80108e2 <__hexnan+0x10e>
 8010878:	f1a8 0204 	sub.w	r2, r8, #4
 801087c:	4623      	mov	r3, r4
 801087e:	f853 1b04 	ldr.w	r1, [r3], #4
 8010882:	f842 1f04 	str.w	r1, [r2, #4]!
 8010886:	429f      	cmp	r7, r3
 8010888:	d2f9      	bcs.n	801087e <__hexnan+0xaa>
 801088a:	1b3b      	subs	r3, r7, r4
 801088c:	f023 0303 	bic.w	r3, r3, #3
 8010890:	3304      	adds	r3, #4
 8010892:	3e03      	subs	r6, #3
 8010894:	3401      	adds	r4, #1
 8010896:	42a6      	cmp	r6, r4
 8010898:	bf38      	it	cc
 801089a:	2304      	movcc	r3, #4
 801089c:	4443      	add	r3, r8
 801089e:	2200      	movs	r2, #0
 80108a0:	f843 2b04 	str.w	r2, [r3], #4
 80108a4:	429f      	cmp	r7, r3
 80108a6:	d2fb      	bcs.n	80108a0 <__hexnan+0xcc>
 80108a8:	683b      	ldr	r3, [r7, #0]
 80108aa:	b91b      	cbnz	r3, 80108b4 <__hexnan+0xe0>
 80108ac:	4547      	cmp	r7, r8
 80108ae:	d126      	bne.n	80108fe <__hexnan+0x12a>
 80108b0:	2301      	movs	r3, #1
 80108b2:	603b      	str	r3, [r7, #0]
 80108b4:	2005      	movs	r0, #5
 80108b6:	e025      	b.n	8010904 <__hexnan+0x130>
 80108b8:	3501      	adds	r5, #1
 80108ba:	2d08      	cmp	r5, #8
 80108bc:	f10b 0b01 	add.w	fp, fp, #1
 80108c0:	dd06      	ble.n	80108d0 <__hexnan+0xfc>
 80108c2:	4544      	cmp	r4, r8
 80108c4:	d9c3      	bls.n	801084e <__hexnan+0x7a>
 80108c6:	2300      	movs	r3, #0
 80108c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80108cc:	2501      	movs	r5, #1
 80108ce:	3c04      	subs	r4, #4
 80108d0:	6822      	ldr	r2, [r4, #0]
 80108d2:	f000 000f 	and.w	r0, r0, #15
 80108d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80108da:	6020      	str	r0, [r4, #0]
 80108dc:	e7b7      	b.n	801084e <__hexnan+0x7a>
 80108de:	2508      	movs	r5, #8
 80108e0:	e7b5      	b.n	801084e <__hexnan+0x7a>
 80108e2:	9b01      	ldr	r3, [sp, #4]
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d0df      	beq.n	80108a8 <__hexnan+0xd4>
 80108e8:	f1c3 0320 	rsb	r3, r3, #32
 80108ec:	f04f 32ff 	mov.w	r2, #4294967295
 80108f0:	40da      	lsrs	r2, r3
 80108f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80108f6:	4013      	ands	r3, r2
 80108f8:	f846 3c04 	str.w	r3, [r6, #-4]
 80108fc:	e7d4      	b.n	80108a8 <__hexnan+0xd4>
 80108fe:	3f04      	subs	r7, #4
 8010900:	e7d2      	b.n	80108a8 <__hexnan+0xd4>
 8010902:	2004      	movs	r0, #4
 8010904:	b007      	add	sp, #28
 8010906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801090a <__ascii_mbtowc>:
 801090a:	b082      	sub	sp, #8
 801090c:	b901      	cbnz	r1, 8010910 <__ascii_mbtowc+0x6>
 801090e:	a901      	add	r1, sp, #4
 8010910:	b142      	cbz	r2, 8010924 <__ascii_mbtowc+0x1a>
 8010912:	b14b      	cbz	r3, 8010928 <__ascii_mbtowc+0x1e>
 8010914:	7813      	ldrb	r3, [r2, #0]
 8010916:	600b      	str	r3, [r1, #0]
 8010918:	7812      	ldrb	r2, [r2, #0]
 801091a:	1e10      	subs	r0, r2, #0
 801091c:	bf18      	it	ne
 801091e:	2001      	movne	r0, #1
 8010920:	b002      	add	sp, #8
 8010922:	4770      	bx	lr
 8010924:	4610      	mov	r0, r2
 8010926:	e7fb      	b.n	8010920 <__ascii_mbtowc+0x16>
 8010928:	f06f 0001 	mvn.w	r0, #1
 801092c:	e7f8      	b.n	8010920 <__ascii_mbtowc+0x16>
	...

08010930 <_Balloc>:
 8010930:	b570      	push	{r4, r5, r6, lr}
 8010932:	69c6      	ldr	r6, [r0, #28]
 8010934:	4604      	mov	r4, r0
 8010936:	460d      	mov	r5, r1
 8010938:	b976      	cbnz	r6, 8010958 <_Balloc+0x28>
 801093a:	2010      	movs	r0, #16
 801093c:	f7fc fe50 	bl	800d5e0 <malloc>
 8010940:	4602      	mov	r2, r0
 8010942:	61e0      	str	r0, [r4, #28]
 8010944:	b920      	cbnz	r0, 8010950 <_Balloc+0x20>
 8010946:	4b18      	ldr	r3, [pc, #96]	; (80109a8 <_Balloc+0x78>)
 8010948:	4818      	ldr	r0, [pc, #96]	; (80109ac <_Balloc+0x7c>)
 801094a:	216b      	movs	r1, #107	; 0x6b
 801094c:	f000 ff5c 	bl	8011808 <__assert_func>
 8010950:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010954:	6006      	str	r6, [r0, #0]
 8010956:	60c6      	str	r6, [r0, #12]
 8010958:	69e6      	ldr	r6, [r4, #28]
 801095a:	68f3      	ldr	r3, [r6, #12]
 801095c:	b183      	cbz	r3, 8010980 <_Balloc+0x50>
 801095e:	69e3      	ldr	r3, [r4, #28]
 8010960:	68db      	ldr	r3, [r3, #12]
 8010962:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010966:	b9b8      	cbnz	r0, 8010998 <_Balloc+0x68>
 8010968:	2101      	movs	r1, #1
 801096a:	fa01 f605 	lsl.w	r6, r1, r5
 801096e:	1d72      	adds	r2, r6, #5
 8010970:	0092      	lsls	r2, r2, #2
 8010972:	4620      	mov	r0, r4
 8010974:	f000 ff66 	bl	8011844 <_calloc_r>
 8010978:	b160      	cbz	r0, 8010994 <_Balloc+0x64>
 801097a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801097e:	e00e      	b.n	801099e <_Balloc+0x6e>
 8010980:	2221      	movs	r2, #33	; 0x21
 8010982:	2104      	movs	r1, #4
 8010984:	4620      	mov	r0, r4
 8010986:	f000 ff5d 	bl	8011844 <_calloc_r>
 801098a:	69e3      	ldr	r3, [r4, #28]
 801098c:	60f0      	str	r0, [r6, #12]
 801098e:	68db      	ldr	r3, [r3, #12]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d1e4      	bne.n	801095e <_Balloc+0x2e>
 8010994:	2000      	movs	r0, #0
 8010996:	bd70      	pop	{r4, r5, r6, pc}
 8010998:	6802      	ldr	r2, [r0, #0]
 801099a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801099e:	2300      	movs	r3, #0
 80109a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80109a4:	e7f7      	b.n	8010996 <_Balloc+0x66>
 80109a6:	bf00      	nop
 80109a8:	08011f7e 	.word	0x08011f7e
 80109ac:	0801205e 	.word	0x0801205e

080109b0 <_Bfree>:
 80109b0:	b570      	push	{r4, r5, r6, lr}
 80109b2:	69c6      	ldr	r6, [r0, #28]
 80109b4:	4605      	mov	r5, r0
 80109b6:	460c      	mov	r4, r1
 80109b8:	b976      	cbnz	r6, 80109d8 <_Bfree+0x28>
 80109ba:	2010      	movs	r0, #16
 80109bc:	f7fc fe10 	bl	800d5e0 <malloc>
 80109c0:	4602      	mov	r2, r0
 80109c2:	61e8      	str	r0, [r5, #28]
 80109c4:	b920      	cbnz	r0, 80109d0 <_Bfree+0x20>
 80109c6:	4b09      	ldr	r3, [pc, #36]	; (80109ec <_Bfree+0x3c>)
 80109c8:	4809      	ldr	r0, [pc, #36]	; (80109f0 <_Bfree+0x40>)
 80109ca:	218f      	movs	r1, #143	; 0x8f
 80109cc:	f000 ff1c 	bl	8011808 <__assert_func>
 80109d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80109d4:	6006      	str	r6, [r0, #0]
 80109d6:	60c6      	str	r6, [r0, #12]
 80109d8:	b13c      	cbz	r4, 80109ea <_Bfree+0x3a>
 80109da:	69eb      	ldr	r3, [r5, #28]
 80109dc:	6862      	ldr	r2, [r4, #4]
 80109de:	68db      	ldr	r3, [r3, #12]
 80109e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80109e4:	6021      	str	r1, [r4, #0]
 80109e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80109ea:	bd70      	pop	{r4, r5, r6, pc}
 80109ec:	08011f7e 	.word	0x08011f7e
 80109f0:	0801205e 	.word	0x0801205e

080109f4 <__multadd>:
 80109f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109f8:	690d      	ldr	r5, [r1, #16]
 80109fa:	4607      	mov	r7, r0
 80109fc:	460c      	mov	r4, r1
 80109fe:	461e      	mov	r6, r3
 8010a00:	f101 0c14 	add.w	ip, r1, #20
 8010a04:	2000      	movs	r0, #0
 8010a06:	f8dc 3000 	ldr.w	r3, [ip]
 8010a0a:	b299      	uxth	r1, r3
 8010a0c:	fb02 6101 	mla	r1, r2, r1, r6
 8010a10:	0c1e      	lsrs	r6, r3, #16
 8010a12:	0c0b      	lsrs	r3, r1, #16
 8010a14:	fb02 3306 	mla	r3, r2, r6, r3
 8010a18:	b289      	uxth	r1, r1
 8010a1a:	3001      	adds	r0, #1
 8010a1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010a20:	4285      	cmp	r5, r0
 8010a22:	f84c 1b04 	str.w	r1, [ip], #4
 8010a26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010a2a:	dcec      	bgt.n	8010a06 <__multadd+0x12>
 8010a2c:	b30e      	cbz	r6, 8010a72 <__multadd+0x7e>
 8010a2e:	68a3      	ldr	r3, [r4, #8]
 8010a30:	42ab      	cmp	r3, r5
 8010a32:	dc19      	bgt.n	8010a68 <__multadd+0x74>
 8010a34:	6861      	ldr	r1, [r4, #4]
 8010a36:	4638      	mov	r0, r7
 8010a38:	3101      	adds	r1, #1
 8010a3a:	f7ff ff79 	bl	8010930 <_Balloc>
 8010a3e:	4680      	mov	r8, r0
 8010a40:	b928      	cbnz	r0, 8010a4e <__multadd+0x5a>
 8010a42:	4602      	mov	r2, r0
 8010a44:	4b0c      	ldr	r3, [pc, #48]	; (8010a78 <__multadd+0x84>)
 8010a46:	480d      	ldr	r0, [pc, #52]	; (8010a7c <__multadd+0x88>)
 8010a48:	21ba      	movs	r1, #186	; 0xba
 8010a4a:	f000 fedd 	bl	8011808 <__assert_func>
 8010a4e:	6922      	ldr	r2, [r4, #16]
 8010a50:	3202      	adds	r2, #2
 8010a52:	f104 010c 	add.w	r1, r4, #12
 8010a56:	0092      	lsls	r2, r2, #2
 8010a58:	300c      	adds	r0, #12
 8010a5a:	f7fe fd1a 	bl	800f492 <memcpy>
 8010a5e:	4621      	mov	r1, r4
 8010a60:	4638      	mov	r0, r7
 8010a62:	f7ff ffa5 	bl	80109b0 <_Bfree>
 8010a66:	4644      	mov	r4, r8
 8010a68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010a6c:	3501      	adds	r5, #1
 8010a6e:	615e      	str	r6, [r3, #20]
 8010a70:	6125      	str	r5, [r4, #16]
 8010a72:	4620      	mov	r0, r4
 8010a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a78:	08011fed 	.word	0x08011fed
 8010a7c:	0801205e 	.word	0x0801205e

08010a80 <__s2b>:
 8010a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a84:	460c      	mov	r4, r1
 8010a86:	4615      	mov	r5, r2
 8010a88:	461f      	mov	r7, r3
 8010a8a:	2209      	movs	r2, #9
 8010a8c:	3308      	adds	r3, #8
 8010a8e:	4606      	mov	r6, r0
 8010a90:	fb93 f3f2 	sdiv	r3, r3, r2
 8010a94:	2100      	movs	r1, #0
 8010a96:	2201      	movs	r2, #1
 8010a98:	429a      	cmp	r2, r3
 8010a9a:	db09      	blt.n	8010ab0 <__s2b+0x30>
 8010a9c:	4630      	mov	r0, r6
 8010a9e:	f7ff ff47 	bl	8010930 <_Balloc>
 8010aa2:	b940      	cbnz	r0, 8010ab6 <__s2b+0x36>
 8010aa4:	4602      	mov	r2, r0
 8010aa6:	4b19      	ldr	r3, [pc, #100]	; (8010b0c <__s2b+0x8c>)
 8010aa8:	4819      	ldr	r0, [pc, #100]	; (8010b10 <__s2b+0x90>)
 8010aaa:	21d3      	movs	r1, #211	; 0xd3
 8010aac:	f000 feac 	bl	8011808 <__assert_func>
 8010ab0:	0052      	lsls	r2, r2, #1
 8010ab2:	3101      	adds	r1, #1
 8010ab4:	e7f0      	b.n	8010a98 <__s2b+0x18>
 8010ab6:	9b08      	ldr	r3, [sp, #32]
 8010ab8:	6143      	str	r3, [r0, #20]
 8010aba:	2d09      	cmp	r5, #9
 8010abc:	f04f 0301 	mov.w	r3, #1
 8010ac0:	6103      	str	r3, [r0, #16]
 8010ac2:	dd16      	ble.n	8010af2 <__s2b+0x72>
 8010ac4:	f104 0909 	add.w	r9, r4, #9
 8010ac8:	46c8      	mov	r8, r9
 8010aca:	442c      	add	r4, r5
 8010acc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010ad0:	4601      	mov	r1, r0
 8010ad2:	3b30      	subs	r3, #48	; 0x30
 8010ad4:	220a      	movs	r2, #10
 8010ad6:	4630      	mov	r0, r6
 8010ad8:	f7ff ff8c 	bl	80109f4 <__multadd>
 8010adc:	45a0      	cmp	r8, r4
 8010ade:	d1f5      	bne.n	8010acc <__s2b+0x4c>
 8010ae0:	f1a5 0408 	sub.w	r4, r5, #8
 8010ae4:	444c      	add	r4, r9
 8010ae6:	1b2d      	subs	r5, r5, r4
 8010ae8:	1963      	adds	r3, r4, r5
 8010aea:	42bb      	cmp	r3, r7
 8010aec:	db04      	blt.n	8010af8 <__s2b+0x78>
 8010aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010af2:	340a      	adds	r4, #10
 8010af4:	2509      	movs	r5, #9
 8010af6:	e7f6      	b.n	8010ae6 <__s2b+0x66>
 8010af8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010afc:	4601      	mov	r1, r0
 8010afe:	3b30      	subs	r3, #48	; 0x30
 8010b00:	220a      	movs	r2, #10
 8010b02:	4630      	mov	r0, r6
 8010b04:	f7ff ff76 	bl	80109f4 <__multadd>
 8010b08:	e7ee      	b.n	8010ae8 <__s2b+0x68>
 8010b0a:	bf00      	nop
 8010b0c:	08011fed 	.word	0x08011fed
 8010b10:	0801205e 	.word	0x0801205e

08010b14 <__hi0bits>:
 8010b14:	0c03      	lsrs	r3, r0, #16
 8010b16:	041b      	lsls	r3, r3, #16
 8010b18:	b9d3      	cbnz	r3, 8010b50 <__hi0bits+0x3c>
 8010b1a:	0400      	lsls	r0, r0, #16
 8010b1c:	2310      	movs	r3, #16
 8010b1e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010b22:	bf04      	itt	eq
 8010b24:	0200      	lsleq	r0, r0, #8
 8010b26:	3308      	addeq	r3, #8
 8010b28:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010b2c:	bf04      	itt	eq
 8010b2e:	0100      	lsleq	r0, r0, #4
 8010b30:	3304      	addeq	r3, #4
 8010b32:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010b36:	bf04      	itt	eq
 8010b38:	0080      	lsleq	r0, r0, #2
 8010b3a:	3302      	addeq	r3, #2
 8010b3c:	2800      	cmp	r0, #0
 8010b3e:	db05      	blt.n	8010b4c <__hi0bits+0x38>
 8010b40:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010b44:	f103 0301 	add.w	r3, r3, #1
 8010b48:	bf08      	it	eq
 8010b4a:	2320      	moveq	r3, #32
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	4770      	bx	lr
 8010b50:	2300      	movs	r3, #0
 8010b52:	e7e4      	b.n	8010b1e <__hi0bits+0xa>

08010b54 <__lo0bits>:
 8010b54:	6803      	ldr	r3, [r0, #0]
 8010b56:	f013 0207 	ands.w	r2, r3, #7
 8010b5a:	d00c      	beq.n	8010b76 <__lo0bits+0x22>
 8010b5c:	07d9      	lsls	r1, r3, #31
 8010b5e:	d422      	bmi.n	8010ba6 <__lo0bits+0x52>
 8010b60:	079a      	lsls	r2, r3, #30
 8010b62:	bf49      	itett	mi
 8010b64:	085b      	lsrmi	r3, r3, #1
 8010b66:	089b      	lsrpl	r3, r3, #2
 8010b68:	6003      	strmi	r3, [r0, #0]
 8010b6a:	2201      	movmi	r2, #1
 8010b6c:	bf5c      	itt	pl
 8010b6e:	6003      	strpl	r3, [r0, #0]
 8010b70:	2202      	movpl	r2, #2
 8010b72:	4610      	mov	r0, r2
 8010b74:	4770      	bx	lr
 8010b76:	b299      	uxth	r1, r3
 8010b78:	b909      	cbnz	r1, 8010b7e <__lo0bits+0x2a>
 8010b7a:	0c1b      	lsrs	r3, r3, #16
 8010b7c:	2210      	movs	r2, #16
 8010b7e:	b2d9      	uxtb	r1, r3
 8010b80:	b909      	cbnz	r1, 8010b86 <__lo0bits+0x32>
 8010b82:	3208      	adds	r2, #8
 8010b84:	0a1b      	lsrs	r3, r3, #8
 8010b86:	0719      	lsls	r1, r3, #28
 8010b88:	bf04      	itt	eq
 8010b8a:	091b      	lsreq	r3, r3, #4
 8010b8c:	3204      	addeq	r2, #4
 8010b8e:	0799      	lsls	r1, r3, #30
 8010b90:	bf04      	itt	eq
 8010b92:	089b      	lsreq	r3, r3, #2
 8010b94:	3202      	addeq	r2, #2
 8010b96:	07d9      	lsls	r1, r3, #31
 8010b98:	d403      	bmi.n	8010ba2 <__lo0bits+0x4e>
 8010b9a:	085b      	lsrs	r3, r3, #1
 8010b9c:	f102 0201 	add.w	r2, r2, #1
 8010ba0:	d003      	beq.n	8010baa <__lo0bits+0x56>
 8010ba2:	6003      	str	r3, [r0, #0]
 8010ba4:	e7e5      	b.n	8010b72 <__lo0bits+0x1e>
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	e7e3      	b.n	8010b72 <__lo0bits+0x1e>
 8010baa:	2220      	movs	r2, #32
 8010bac:	e7e1      	b.n	8010b72 <__lo0bits+0x1e>
	...

08010bb0 <__i2b>:
 8010bb0:	b510      	push	{r4, lr}
 8010bb2:	460c      	mov	r4, r1
 8010bb4:	2101      	movs	r1, #1
 8010bb6:	f7ff febb 	bl	8010930 <_Balloc>
 8010bba:	4602      	mov	r2, r0
 8010bbc:	b928      	cbnz	r0, 8010bca <__i2b+0x1a>
 8010bbe:	4b05      	ldr	r3, [pc, #20]	; (8010bd4 <__i2b+0x24>)
 8010bc0:	4805      	ldr	r0, [pc, #20]	; (8010bd8 <__i2b+0x28>)
 8010bc2:	f240 1145 	movw	r1, #325	; 0x145
 8010bc6:	f000 fe1f 	bl	8011808 <__assert_func>
 8010bca:	2301      	movs	r3, #1
 8010bcc:	6144      	str	r4, [r0, #20]
 8010bce:	6103      	str	r3, [r0, #16]
 8010bd0:	bd10      	pop	{r4, pc}
 8010bd2:	bf00      	nop
 8010bd4:	08011fed 	.word	0x08011fed
 8010bd8:	0801205e 	.word	0x0801205e

08010bdc <__multiply>:
 8010bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010be0:	4691      	mov	r9, r2
 8010be2:	690a      	ldr	r2, [r1, #16]
 8010be4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010be8:	429a      	cmp	r2, r3
 8010bea:	bfb8      	it	lt
 8010bec:	460b      	movlt	r3, r1
 8010bee:	460c      	mov	r4, r1
 8010bf0:	bfbc      	itt	lt
 8010bf2:	464c      	movlt	r4, r9
 8010bf4:	4699      	movlt	r9, r3
 8010bf6:	6927      	ldr	r7, [r4, #16]
 8010bf8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010bfc:	68a3      	ldr	r3, [r4, #8]
 8010bfe:	6861      	ldr	r1, [r4, #4]
 8010c00:	eb07 060a 	add.w	r6, r7, sl
 8010c04:	42b3      	cmp	r3, r6
 8010c06:	b085      	sub	sp, #20
 8010c08:	bfb8      	it	lt
 8010c0a:	3101      	addlt	r1, #1
 8010c0c:	f7ff fe90 	bl	8010930 <_Balloc>
 8010c10:	b930      	cbnz	r0, 8010c20 <__multiply+0x44>
 8010c12:	4602      	mov	r2, r0
 8010c14:	4b44      	ldr	r3, [pc, #272]	; (8010d28 <__multiply+0x14c>)
 8010c16:	4845      	ldr	r0, [pc, #276]	; (8010d2c <__multiply+0x150>)
 8010c18:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8010c1c:	f000 fdf4 	bl	8011808 <__assert_func>
 8010c20:	f100 0514 	add.w	r5, r0, #20
 8010c24:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010c28:	462b      	mov	r3, r5
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	4543      	cmp	r3, r8
 8010c2e:	d321      	bcc.n	8010c74 <__multiply+0x98>
 8010c30:	f104 0314 	add.w	r3, r4, #20
 8010c34:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010c38:	f109 0314 	add.w	r3, r9, #20
 8010c3c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010c40:	9202      	str	r2, [sp, #8]
 8010c42:	1b3a      	subs	r2, r7, r4
 8010c44:	3a15      	subs	r2, #21
 8010c46:	f022 0203 	bic.w	r2, r2, #3
 8010c4a:	3204      	adds	r2, #4
 8010c4c:	f104 0115 	add.w	r1, r4, #21
 8010c50:	428f      	cmp	r7, r1
 8010c52:	bf38      	it	cc
 8010c54:	2204      	movcc	r2, #4
 8010c56:	9201      	str	r2, [sp, #4]
 8010c58:	9a02      	ldr	r2, [sp, #8]
 8010c5a:	9303      	str	r3, [sp, #12]
 8010c5c:	429a      	cmp	r2, r3
 8010c5e:	d80c      	bhi.n	8010c7a <__multiply+0x9e>
 8010c60:	2e00      	cmp	r6, #0
 8010c62:	dd03      	ble.n	8010c6c <__multiply+0x90>
 8010c64:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d05b      	beq.n	8010d24 <__multiply+0x148>
 8010c6c:	6106      	str	r6, [r0, #16]
 8010c6e:	b005      	add	sp, #20
 8010c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c74:	f843 2b04 	str.w	r2, [r3], #4
 8010c78:	e7d8      	b.n	8010c2c <__multiply+0x50>
 8010c7a:	f8b3 a000 	ldrh.w	sl, [r3]
 8010c7e:	f1ba 0f00 	cmp.w	sl, #0
 8010c82:	d024      	beq.n	8010cce <__multiply+0xf2>
 8010c84:	f104 0e14 	add.w	lr, r4, #20
 8010c88:	46a9      	mov	r9, r5
 8010c8a:	f04f 0c00 	mov.w	ip, #0
 8010c8e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010c92:	f8d9 1000 	ldr.w	r1, [r9]
 8010c96:	fa1f fb82 	uxth.w	fp, r2
 8010c9a:	b289      	uxth	r1, r1
 8010c9c:	fb0a 110b 	mla	r1, sl, fp, r1
 8010ca0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010ca4:	f8d9 2000 	ldr.w	r2, [r9]
 8010ca8:	4461      	add	r1, ip
 8010caa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010cae:	fb0a c20b 	mla	r2, sl, fp, ip
 8010cb2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010cb6:	b289      	uxth	r1, r1
 8010cb8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010cbc:	4577      	cmp	r7, lr
 8010cbe:	f849 1b04 	str.w	r1, [r9], #4
 8010cc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010cc6:	d8e2      	bhi.n	8010c8e <__multiply+0xb2>
 8010cc8:	9a01      	ldr	r2, [sp, #4]
 8010cca:	f845 c002 	str.w	ip, [r5, r2]
 8010cce:	9a03      	ldr	r2, [sp, #12]
 8010cd0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010cd4:	3304      	adds	r3, #4
 8010cd6:	f1b9 0f00 	cmp.w	r9, #0
 8010cda:	d021      	beq.n	8010d20 <__multiply+0x144>
 8010cdc:	6829      	ldr	r1, [r5, #0]
 8010cde:	f104 0c14 	add.w	ip, r4, #20
 8010ce2:	46ae      	mov	lr, r5
 8010ce4:	f04f 0a00 	mov.w	sl, #0
 8010ce8:	f8bc b000 	ldrh.w	fp, [ip]
 8010cec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010cf0:	fb09 220b 	mla	r2, r9, fp, r2
 8010cf4:	4452      	add	r2, sl
 8010cf6:	b289      	uxth	r1, r1
 8010cf8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010cfc:	f84e 1b04 	str.w	r1, [lr], #4
 8010d00:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010d04:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010d08:	f8be 1000 	ldrh.w	r1, [lr]
 8010d0c:	fb09 110a 	mla	r1, r9, sl, r1
 8010d10:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8010d14:	4567      	cmp	r7, ip
 8010d16:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010d1a:	d8e5      	bhi.n	8010ce8 <__multiply+0x10c>
 8010d1c:	9a01      	ldr	r2, [sp, #4]
 8010d1e:	50a9      	str	r1, [r5, r2]
 8010d20:	3504      	adds	r5, #4
 8010d22:	e799      	b.n	8010c58 <__multiply+0x7c>
 8010d24:	3e01      	subs	r6, #1
 8010d26:	e79b      	b.n	8010c60 <__multiply+0x84>
 8010d28:	08011fed 	.word	0x08011fed
 8010d2c:	0801205e 	.word	0x0801205e

08010d30 <__pow5mult>:
 8010d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d34:	4615      	mov	r5, r2
 8010d36:	f012 0203 	ands.w	r2, r2, #3
 8010d3a:	4606      	mov	r6, r0
 8010d3c:	460f      	mov	r7, r1
 8010d3e:	d007      	beq.n	8010d50 <__pow5mult+0x20>
 8010d40:	4c25      	ldr	r4, [pc, #148]	; (8010dd8 <__pow5mult+0xa8>)
 8010d42:	3a01      	subs	r2, #1
 8010d44:	2300      	movs	r3, #0
 8010d46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010d4a:	f7ff fe53 	bl	80109f4 <__multadd>
 8010d4e:	4607      	mov	r7, r0
 8010d50:	10ad      	asrs	r5, r5, #2
 8010d52:	d03d      	beq.n	8010dd0 <__pow5mult+0xa0>
 8010d54:	69f4      	ldr	r4, [r6, #28]
 8010d56:	b97c      	cbnz	r4, 8010d78 <__pow5mult+0x48>
 8010d58:	2010      	movs	r0, #16
 8010d5a:	f7fc fc41 	bl	800d5e0 <malloc>
 8010d5e:	4602      	mov	r2, r0
 8010d60:	61f0      	str	r0, [r6, #28]
 8010d62:	b928      	cbnz	r0, 8010d70 <__pow5mult+0x40>
 8010d64:	4b1d      	ldr	r3, [pc, #116]	; (8010ddc <__pow5mult+0xac>)
 8010d66:	481e      	ldr	r0, [pc, #120]	; (8010de0 <__pow5mult+0xb0>)
 8010d68:	f240 11b3 	movw	r1, #435	; 0x1b3
 8010d6c:	f000 fd4c 	bl	8011808 <__assert_func>
 8010d70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010d74:	6004      	str	r4, [r0, #0]
 8010d76:	60c4      	str	r4, [r0, #12]
 8010d78:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8010d7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010d80:	b94c      	cbnz	r4, 8010d96 <__pow5mult+0x66>
 8010d82:	f240 2171 	movw	r1, #625	; 0x271
 8010d86:	4630      	mov	r0, r6
 8010d88:	f7ff ff12 	bl	8010bb0 <__i2b>
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010d92:	4604      	mov	r4, r0
 8010d94:	6003      	str	r3, [r0, #0]
 8010d96:	f04f 0900 	mov.w	r9, #0
 8010d9a:	07eb      	lsls	r3, r5, #31
 8010d9c:	d50a      	bpl.n	8010db4 <__pow5mult+0x84>
 8010d9e:	4639      	mov	r1, r7
 8010da0:	4622      	mov	r2, r4
 8010da2:	4630      	mov	r0, r6
 8010da4:	f7ff ff1a 	bl	8010bdc <__multiply>
 8010da8:	4639      	mov	r1, r7
 8010daa:	4680      	mov	r8, r0
 8010dac:	4630      	mov	r0, r6
 8010dae:	f7ff fdff 	bl	80109b0 <_Bfree>
 8010db2:	4647      	mov	r7, r8
 8010db4:	106d      	asrs	r5, r5, #1
 8010db6:	d00b      	beq.n	8010dd0 <__pow5mult+0xa0>
 8010db8:	6820      	ldr	r0, [r4, #0]
 8010dba:	b938      	cbnz	r0, 8010dcc <__pow5mult+0x9c>
 8010dbc:	4622      	mov	r2, r4
 8010dbe:	4621      	mov	r1, r4
 8010dc0:	4630      	mov	r0, r6
 8010dc2:	f7ff ff0b 	bl	8010bdc <__multiply>
 8010dc6:	6020      	str	r0, [r4, #0]
 8010dc8:	f8c0 9000 	str.w	r9, [r0]
 8010dcc:	4604      	mov	r4, r0
 8010dce:	e7e4      	b.n	8010d9a <__pow5mult+0x6a>
 8010dd0:	4638      	mov	r0, r7
 8010dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010dd6:	bf00      	nop
 8010dd8:	080121a8 	.word	0x080121a8
 8010ddc:	08011f7e 	.word	0x08011f7e
 8010de0:	0801205e 	.word	0x0801205e

08010de4 <__lshift>:
 8010de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010de8:	460c      	mov	r4, r1
 8010dea:	6849      	ldr	r1, [r1, #4]
 8010dec:	6923      	ldr	r3, [r4, #16]
 8010dee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010df2:	68a3      	ldr	r3, [r4, #8]
 8010df4:	4607      	mov	r7, r0
 8010df6:	4691      	mov	r9, r2
 8010df8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010dfc:	f108 0601 	add.w	r6, r8, #1
 8010e00:	42b3      	cmp	r3, r6
 8010e02:	db0b      	blt.n	8010e1c <__lshift+0x38>
 8010e04:	4638      	mov	r0, r7
 8010e06:	f7ff fd93 	bl	8010930 <_Balloc>
 8010e0a:	4605      	mov	r5, r0
 8010e0c:	b948      	cbnz	r0, 8010e22 <__lshift+0x3e>
 8010e0e:	4602      	mov	r2, r0
 8010e10:	4b28      	ldr	r3, [pc, #160]	; (8010eb4 <__lshift+0xd0>)
 8010e12:	4829      	ldr	r0, [pc, #164]	; (8010eb8 <__lshift+0xd4>)
 8010e14:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8010e18:	f000 fcf6 	bl	8011808 <__assert_func>
 8010e1c:	3101      	adds	r1, #1
 8010e1e:	005b      	lsls	r3, r3, #1
 8010e20:	e7ee      	b.n	8010e00 <__lshift+0x1c>
 8010e22:	2300      	movs	r3, #0
 8010e24:	f100 0114 	add.w	r1, r0, #20
 8010e28:	f100 0210 	add.w	r2, r0, #16
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	4553      	cmp	r3, sl
 8010e30:	db33      	blt.n	8010e9a <__lshift+0xb6>
 8010e32:	6920      	ldr	r0, [r4, #16]
 8010e34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010e38:	f104 0314 	add.w	r3, r4, #20
 8010e3c:	f019 091f 	ands.w	r9, r9, #31
 8010e40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010e44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010e48:	d02b      	beq.n	8010ea2 <__lshift+0xbe>
 8010e4a:	f1c9 0e20 	rsb	lr, r9, #32
 8010e4e:	468a      	mov	sl, r1
 8010e50:	2200      	movs	r2, #0
 8010e52:	6818      	ldr	r0, [r3, #0]
 8010e54:	fa00 f009 	lsl.w	r0, r0, r9
 8010e58:	4310      	orrs	r0, r2
 8010e5a:	f84a 0b04 	str.w	r0, [sl], #4
 8010e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e62:	459c      	cmp	ip, r3
 8010e64:	fa22 f20e 	lsr.w	r2, r2, lr
 8010e68:	d8f3      	bhi.n	8010e52 <__lshift+0x6e>
 8010e6a:	ebac 0304 	sub.w	r3, ip, r4
 8010e6e:	3b15      	subs	r3, #21
 8010e70:	f023 0303 	bic.w	r3, r3, #3
 8010e74:	3304      	adds	r3, #4
 8010e76:	f104 0015 	add.w	r0, r4, #21
 8010e7a:	4584      	cmp	ip, r0
 8010e7c:	bf38      	it	cc
 8010e7e:	2304      	movcc	r3, #4
 8010e80:	50ca      	str	r2, [r1, r3]
 8010e82:	b10a      	cbz	r2, 8010e88 <__lshift+0xa4>
 8010e84:	f108 0602 	add.w	r6, r8, #2
 8010e88:	3e01      	subs	r6, #1
 8010e8a:	4638      	mov	r0, r7
 8010e8c:	612e      	str	r6, [r5, #16]
 8010e8e:	4621      	mov	r1, r4
 8010e90:	f7ff fd8e 	bl	80109b0 <_Bfree>
 8010e94:	4628      	mov	r0, r5
 8010e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8010e9e:	3301      	adds	r3, #1
 8010ea0:	e7c5      	b.n	8010e2e <__lshift+0x4a>
 8010ea2:	3904      	subs	r1, #4
 8010ea4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ea8:	f841 2f04 	str.w	r2, [r1, #4]!
 8010eac:	459c      	cmp	ip, r3
 8010eae:	d8f9      	bhi.n	8010ea4 <__lshift+0xc0>
 8010eb0:	e7ea      	b.n	8010e88 <__lshift+0xa4>
 8010eb2:	bf00      	nop
 8010eb4:	08011fed 	.word	0x08011fed
 8010eb8:	0801205e 	.word	0x0801205e

08010ebc <__mcmp>:
 8010ebc:	b530      	push	{r4, r5, lr}
 8010ebe:	6902      	ldr	r2, [r0, #16]
 8010ec0:	690c      	ldr	r4, [r1, #16]
 8010ec2:	1b12      	subs	r2, r2, r4
 8010ec4:	d10e      	bne.n	8010ee4 <__mcmp+0x28>
 8010ec6:	f100 0314 	add.w	r3, r0, #20
 8010eca:	3114      	adds	r1, #20
 8010ecc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010ed0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010ed4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010ed8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010edc:	42a5      	cmp	r5, r4
 8010ede:	d003      	beq.n	8010ee8 <__mcmp+0x2c>
 8010ee0:	d305      	bcc.n	8010eee <__mcmp+0x32>
 8010ee2:	2201      	movs	r2, #1
 8010ee4:	4610      	mov	r0, r2
 8010ee6:	bd30      	pop	{r4, r5, pc}
 8010ee8:	4283      	cmp	r3, r0
 8010eea:	d3f3      	bcc.n	8010ed4 <__mcmp+0x18>
 8010eec:	e7fa      	b.n	8010ee4 <__mcmp+0x28>
 8010eee:	f04f 32ff 	mov.w	r2, #4294967295
 8010ef2:	e7f7      	b.n	8010ee4 <__mcmp+0x28>

08010ef4 <__mdiff>:
 8010ef4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ef8:	460c      	mov	r4, r1
 8010efa:	4606      	mov	r6, r0
 8010efc:	4611      	mov	r1, r2
 8010efe:	4620      	mov	r0, r4
 8010f00:	4690      	mov	r8, r2
 8010f02:	f7ff ffdb 	bl	8010ebc <__mcmp>
 8010f06:	1e05      	subs	r5, r0, #0
 8010f08:	d110      	bne.n	8010f2c <__mdiff+0x38>
 8010f0a:	4629      	mov	r1, r5
 8010f0c:	4630      	mov	r0, r6
 8010f0e:	f7ff fd0f 	bl	8010930 <_Balloc>
 8010f12:	b930      	cbnz	r0, 8010f22 <__mdiff+0x2e>
 8010f14:	4b3a      	ldr	r3, [pc, #232]	; (8011000 <__mdiff+0x10c>)
 8010f16:	4602      	mov	r2, r0
 8010f18:	f240 2137 	movw	r1, #567	; 0x237
 8010f1c:	4839      	ldr	r0, [pc, #228]	; (8011004 <__mdiff+0x110>)
 8010f1e:	f000 fc73 	bl	8011808 <__assert_func>
 8010f22:	2301      	movs	r3, #1
 8010f24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f2c:	bfa4      	itt	ge
 8010f2e:	4643      	movge	r3, r8
 8010f30:	46a0      	movge	r8, r4
 8010f32:	4630      	mov	r0, r6
 8010f34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010f38:	bfa6      	itte	ge
 8010f3a:	461c      	movge	r4, r3
 8010f3c:	2500      	movge	r5, #0
 8010f3e:	2501      	movlt	r5, #1
 8010f40:	f7ff fcf6 	bl	8010930 <_Balloc>
 8010f44:	b920      	cbnz	r0, 8010f50 <__mdiff+0x5c>
 8010f46:	4b2e      	ldr	r3, [pc, #184]	; (8011000 <__mdiff+0x10c>)
 8010f48:	4602      	mov	r2, r0
 8010f4a:	f240 2145 	movw	r1, #581	; 0x245
 8010f4e:	e7e5      	b.n	8010f1c <__mdiff+0x28>
 8010f50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010f54:	6926      	ldr	r6, [r4, #16]
 8010f56:	60c5      	str	r5, [r0, #12]
 8010f58:	f104 0914 	add.w	r9, r4, #20
 8010f5c:	f108 0514 	add.w	r5, r8, #20
 8010f60:	f100 0e14 	add.w	lr, r0, #20
 8010f64:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010f68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010f6c:	f108 0210 	add.w	r2, r8, #16
 8010f70:	46f2      	mov	sl, lr
 8010f72:	2100      	movs	r1, #0
 8010f74:	f859 3b04 	ldr.w	r3, [r9], #4
 8010f78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010f7c:	fa11 f88b 	uxtah	r8, r1, fp
 8010f80:	b299      	uxth	r1, r3
 8010f82:	0c1b      	lsrs	r3, r3, #16
 8010f84:	eba8 0801 	sub.w	r8, r8, r1
 8010f88:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010f8c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010f90:	fa1f f888 	uxth.w	r8, r8
 8010f94:	1419      	asrs	r1, r3, #16
 8010f96:	454e      	cmp	r6, r9
 8010f98:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010f9c:	f84a 3b04 	str.w	r3, [sl], #4
 8010fa0:	d8e8      	bhi.n	8010f74 <__mdiff+0x80>
 8010fa2:	1b33      	subs	r3, r6, r4
 8010fa4:	3b15      	subs	r3, #21
 8010fa6:	f023 0303 	bic.w	r3, r3, #3
 8010faa:	3304      	adds	r3, #4
 8010fac:	3415      	adds	r4, #21
 8010fae:	42a6      	cmp	r6, r4
 8010fb0:	bf38      	it	cc
 8010fb2:	2304      	movcc	r3, #4
 8010fb4:	441d      	add	r5, r3
 8010fb6:	4473      	add	r3, lr
 8010fb8:	469e      	mov	lr, r3
 8010fba:	462e      	mov	r6, r5
 8010fbc:	4566      	cmp	r6, ip
 8010fbe:	d30e      	bcc.n	8010fde <__mdiff+0xea>
 8010fc0:	f10c 0203 	add.w	r2, ip, #3
 8010fc4:	1b52      	subs	r2, r2, r5
 8010fc6:	f022 0203 	bic.w	r2, r2, #3
 8010fca:	3d03      	subs	r5, #3
 8010fcc:	45ac      	cmp	ip, r5
 8010fce:	bf38      	it	cc
 8010fd0:	2200      	movcc	r2, #0
 8010fd2:	4413      	add	r3, r2
 8010fd4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010fd8:	b17a      	cbz	r2, 8010ffa <__mdiff+0x106>
 8010fda:	6107      	str	r7, [r0, #16]
 8010fdc:	e7a4      	b.n	8010f28 <__mdiff+0x34>
 8010fde:	f856 8b04 	ldr.w	r8, [r6], #4
 8010fe2:	fa11 f288 	uxtah	r2, r1, r8
 8010fe6:	1414      	asrs	r4, r2, #16
 8010fe8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010fec:	b292      	uxth	r2, r2
 8010fee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010ff2:	f84e 2b04 	str.w	r2, [lr], #4
 8010ff6:	1421      	asrs	r1, r4, #16
 8010ff8:	e7e0      	b.n	8010fbc <__mdiff+0xc8>
 8010ffa:	3f01      	subs	r7, #1
 8010ffc:	e7ea      	b.n	8010fd4 <__mdiff+0xe0>
 8010ffe:	bf00      	nop
 8011000:	08011fed 	.word	0x08011fed
 8011004:	0801205e 	.word	0x0801205e

08011008 <__ulp>:
 8011008:	b082      	sub	sp, #8
 801100a:	ed8d 0b00 	vstr	d0, [sp]
 801100e:	9a01      	ldr	r2, [sp, #4]
 8011010:	4b0f      	ldr	r3, [pc, #60]	; (8011050 <__ulp+0x48>)
 8011012:	4013      	ands	r3, r2
 8011014:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8011018:	2b00      	cmp	r3, #0
 801101a:	dc08      	bgt.n	801102e <__ulp+0x26>
 801101c:	425b      	negs	r3, r3
 801101e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8011022:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011026:	da04      	bge.n	8011032 <__ulp+0x2a>
 8011028:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801102c:	4113      	asrs	r3, r2
 801102e:	2200      	movs	r2, #0
 8011030:	e008      	b.n	8011044 <__ulp+0x3c>
 8011032:	f1a2 0314 	sub.w	r3, r2, #20
 8011036:	2b1e      	cmp	r3, #30
 8011038:	bfda      	itte	le
 801103a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801103e:	40da      	lsrle	r2, r3
 8011040:	2201      	movgt	r2, #1
 8011042:	2300      	movs	r3, #0
 8011044:	4619      	mov	r1, r3
 8011046:	4610      	mov	r0, r2
 8011048:	ec41 0b10 	vmov	d0, r0, r1
 801104c:	b002      	add	sp, #8
 801104e:	4770      	bx	lr
 8011050:	7ff00000 	.word	0x7ff00000

08011054 <__b2d>:
 8011054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011058:	6906      	ldr	r6, [r0, #16]
 801105a:	f100 0814 	add.w	r8, r0, #20
 801105e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011062:	1f37      	subs	r7, r6, #4
 8011064:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011068:	4610      	mov	r0, r2
 801106a:	f7ff fd53 	bl	8010b14 <__hi0bits>
 801106e:	f1c0 0320 	rsb	r3, r0, #32
 8011072:	280a      	cmp	r0, #10
 8011074:	600b      	str	r3, [r1, #0]
 8011076:	491b      	ldr	r1, [pc, #108]	; (80110e4 <__b2d+0x90>)
 8011078:	dc15      	bgt.n	80110a6 <__b2d+0x52>
 801107a:	f1c0 0c0b 	rsb	ip, r0, #11
 801107e:	fa22 f30c 	lsr.w	r3, r2, ip
 8011082:	45b8      	cmp	r8, r7
 8011084:	ea43 0501 	orr.w	r5, r3, r1
 8011088:	bf34      	ite	cc
 801108a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801108e:	2300      	movcs	r3, #0
 8011090:	3015      	adds	r0, #21
 8011092:	fa02 f000 	lsl.w	r0, r2, r0
 8011096:	fa23 f30c 	lsr.w	r3, r3, ip
 801109a:	4303      	orrs	r3, r0
 801109c:	461c      	mov	r4, r3
 801109e:	ec45 4b10 	vmov	d0, r4, r5
 80110a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110a6:	45b8      	cmp	r8, r7
 80110a8:	bf3a      	itte	cc
 80110aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80110ae:	f1a6 0708 	subcc.w	r7, r6, #8
 80110b2:	2300      	movcs	r3, #0
 80110b4:	380b      	subs	r0, #11
 80110b6:	d012      	beq.n	80110de <__b2d+0x8a>
 80110b8:	f1c0 0120 	rsb	r1, r0, #32
 80110bc:	fa23 f401 	lsr.w	r4, r3, r1
 80110c0:	4082      	lsls	r2, r0
 80110c2:	4322      	orrs	r2, r4
 80110c4:	4547      	cmp	r7, r8
 80110c6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80110ca:	bf8c      	ite	hi
 80110cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80110d0:	2200      	movls	r2, #0
 80110d2:	4083      	lsls	r3, r0
 80110d4:	40ca      	lsrs	r2, r1
 80110d6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80110da:	4313      	orrs	r3, r2
 80110dc:	e7de      	b.n	801109c <__b2d+0x48>
 80110de:	ea42 0501 	orr.w	r5, r2, r1
 80110e2:	e7db      	b.n	801109c <__b2d+0x48>
 80110e4:	3ff00000 	.word	0x3ff00000

080110e8 <__d2b>:
 80110e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80110ec:	460f      	mov	r7, r1
 80110ee:	2101      	movs	r1, #1
 80110f0:	ec59 8b10 	vmov	r8, r9, d0
 80110f4:	4616      	mov	r6, r2
 80110f6:	f7ff fc1b 	bl	8010930 <_Balloc>
 80110fa:	4604      	mov	r4, r0
 80110fc:	b930      	cbnz	r0, 801110c <__d2b+0x24>
 80110fe:	4602      	mov	r2, r0
 8011100:	4b24      	ldr	r3, [pc, #144]	; (8011194 <__d2b+0xac>)
 8011102:	4825      	ldr	r0, [pc, #148]	; (8011198 <__d2b+0xb0>)
 8011104:	f240 310f 	movw	r1, #783	; 0x30f
 8011108:	f000 fb7e 	bl	8011808 <__assert_func>
 801110c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011110:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011114:	bb2d      	cbnz	r5, 8011162 <__d2b+0x7a>
 8011116:	9301      	str	r3, [sp, #4]
 8011118:	f1b8 0300 	subs.w	r3, r8, #0
 801111c:	d026      	beq.n	801116c <__d2b+0x84>
 801111e:	4668      	mov	r0, sp
 8011120:	9300      	str	r3, [sp, #0]
 8011122:	f7ff fd17 	bl	8010b54 <__lo0bits>
 8011126:	e9dd 1200 	ldrd	r1, r2, [sp]
 801112a:	b1e8      	cbz	r0, 8011168 <__d2b+0x80>
 801112c:	f1c0 0320 	rsb	r3, r0, #32
 8011130:	fa02 f303 	lsl.w	r3, r2, r3
 8011134:	430b      	orrs	r3, r1
 8011136:	40c2      	lsrs	r2, r0
 8011138:	6163      	str	r3, [r4, #20]
 801113a:	9201      	str	r2, [sp, #4]
 801113c:	9b01      	ldr	r3, [sp, #4]
 801113e:	61a3      	str	r3, [r4, #24]
 8011140:	2b00      	cmp	r3, #0
 8011142:	bf14      	ite	ne
 8011144:	2202      	movne	r2, #2
 8011146:	2201      	moveq	r2, #1
 8011148:	6122      	str	r2, [r4, #16]
 801114a:	b1bd      	cbz	r5, 801117c <__d2b+0x94>
 801114c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011150:	4405      	add	r5, r0
 8011152:	603d      	str	r5, [r7, #0]
 8011154:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011158:	6030      	str	r0, [r6, #0]
 801115a:	4620      	mov	r0, r4
 801115c:	b003      	add	sp, #12
 801115e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011162:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011166:	e7d6      	b.n	8011116 <__d2b+0x2e>
 8011168:	6161      	str	r1, [r4, #20]
 801116a:	e7e7      	b.n	801113c <__d2b+0x54>
 801116c:	a801      	add	r0, sp, #4
 801116e:	f7ff fcf1 	bl	8010b54 <__lo0bits>
 8011172:	9b01      	ldr	r3, [sp, #4]
 8011174:	6163      	str	r3, [r4, #20]
 8011176:	3020      	adds	r0, #32
 8011178:	2201      	movs	r2, #1
 801117a:	e7e5      	b.n	8011148 <__d2b+0x60>
 801117c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011180:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011184:	6038      	str	r0, [r7, #0]
 8011186:	6918      	ldr	r0, [r3, #16]
 8011188:	f7ff fcc4 	bl	8010b14 <__hi0bits>
 801118c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011190:	e7e2      	b.n	8011158 <__d2b+0x70>
 8011192:	bf00      	nop
 8011194:	08011fed 	.word	0x08011fed
 8011198:	0801205e 	.word	0x0801205e

0801119c <__ratio>:
 801119c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111a0:	4688      	mov	r8, r1
 80111a2:	4669      	mov	r1, sp
 80111a4:	4681      	mov	r9, r0
 80111a6:	f7ff ff55 	bl	8011054 <__b2d>
 80111aa:	a901      	add	r1, sp, #4
 80111ac:	4640      	mov	r0, r8
 80111ae:	ec55 4b10 	vmov	r4, r5, d0
 80111b2:	f7ff ff4f 	bl	8011054 <__b2d>
 80111b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80111ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80111be:	eba3 0c02 	sub.w	ip, r3, r2
 80111c2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80111c6:	1a9b      	subs	r3, r3, r2
 80111c8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80111cc:	ec51 0b10 	vmov	r0, r1, d0
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	bfd6      	itet	le
 80111d4:	460a      	movle	r2, r1
 80111d6:	462a      	movgt	r2, r5
 80111d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80111dc:	468b      	mov	fp, r1
 80111de:	462f      	mov	r7, r5
 80111e0:	bfd4      	ite	le
 80111e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80111e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80111ea:	4620      	mov	r0, r4
 80111ec:	ee10 2a10 	vmov	r2, s0
 80111f0:	465b      	mov	r3, fp
 80111f2:	4639      	mov	r1, r7
 80111f4:	f7ef fb2a 	bl	800084c <__aeabi_ddiv>
 80111f8:	ec41 0b10 	vmov	d0, r0, r1
 80111fc:	b003      	add	sp, #12
 80111fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011202 <__copybits>:
 8011202:	3901      	subs	r1, #1
 8011204:	b570      	push	{r4, r5, r6, lr}
 8011206:	1149      	asrs	r1, r1, #5
 8011208:	6914      	ldr	r4, [r2, #16]
 801120a:	3101      	adds	r1, #1
 801120c:	f102 0314 	add.w	r3, r2, #20
 8011210:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011214:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011218:	1f05      	subs	r5, r0, #4
 801121a:	42a3      	cmp	r3, r4
 801121c:	d30c      	bcc.n	8011238 <__copybits+0x36>
 801121e:	1aa3      	subs	r3, r4, r2
 8011220:	3b11      	subs	r3, #17
 8011222:	f023 0303 	bic.w	r3, r3, #3
 8011226:	3211      	adds	r2, #17
 8011228:	42a2      	cmp	r2, r4
 801122a:	bf88      	it	hi
 801122c:	2300      	movhi	r3, #0
 801122e:	4418      	add	r0, r3
 8011230:	2300      	movs	r3, #0
 8011232:	4288      	cmp	r0, r1
 8011234:	d305      	bcc.n	8011242 <__copybits+0x40>
 8011236:	bd70      	pop	{r4, r5, r6, pc}
 8011238:	f853 6b04 	ldr.w	r6, [r3], #4
 801123c:	f845 6f04 	str.w	r6, [r5, #4]!
 8011240:	e7eb      	b.n	801121a <__copybits+0x18>
 8011242:	f840 3b04 	str.w	r3, [r0], #4
 8011246:	e7f4      	b.n	8011232 <__copybits+0x30>

08011248 <__any_on>:
 8011248:	f100 0214 	add.w	r2, r0, #20
 801124c:	6900      	ldr	r0, [r0, #16]
 801124e:	114b      	asrs	r3, r1, #5
 8011250:	4298      	cmp	r0, r3
 8011252:	b510      	push	{r4, lr}
 8011254:	db11      	blt.n	801127a <__any_on+0x32>
 8011256:	dd0a      	ble.n	801126e <__any_on+0x26>
 8011258:	f011 011f 	ands.w	r1, r1, #31
 801125c:	d007      	beq.n	801126e <__any_on+0x26>
 801125e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011262:	fa24 f001 	lsr.w	r0, r4, r1
 8011266:	fa00 f101 	lsl.w	r1, r0, r1
 801126a:	428c      	cmp	r4, r1
 801126c:	d10b      	bne.n	8011286 <__any_on+0x3e>
 801126e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011272:	4293      	cmp	r3, r2
 8011274:	d803      	bhi.n	801127e <__any_on+0x36>
 8011276:	2000      	movs	r0, #0
 8011278:	bd10      	pop	{r4, pc}
 801127a:	4603      	mov	r3, r0
 801127c:	e7f7      	b.n	801126e <__any_on+0x26>
 801127e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011282:	2900      	cmp	r1, #0
 8011284:	d0f5      	beq.n	8011272 <__any_on+0x2a>
 8011286:	2001      	movs	r0, #1
 8011288:	e7f6      	b.n	8011278 <__any_on+0x30>
	...

0801128c <_strtol_l.constprop.0>:
 801128c:	2b01      	cmp	r3, #1
 801128e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011292:	d001      	beq.n	8011298 <_strtol_l.constprop.0+0xc>
 8011294:	2b24      	cmp	r3, #36	; 0x24
 8011296:	d906      	bls.n	80112a6 <_strtol_l.constprop.0+0x1a>
 8011298:	f7fe f8ce 	bl	800f438 <__errno>
 801129c:	2316      	movs	r3, #22
 801129e:	6003      	str	r3, [r0, #0]
 80112a0:	2000      	movs	r0, #0
 80112a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112a6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801138c <_strtol_l.constprop.0+0x100>
 80112aa:	460d      	mov	r5, r1
 80112ac:	462e      	mov	r6, r5
 80112ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80112b2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80112b6:	f017 0708 	ands.w	r7, r7, #8
 80112ba:	d1f7      	bne.n	80112ac <_strtol_l.constprop.0+0x20>
 80112bc:	2c2d      	cmp	r4, #45	; 0x2d
 80112be:	d132      	bne.n	8011326 <_strtol_l.constprop.0+0x9a>
 80112c0:	782c      	ldrb	r4, [r5, #0]
 80112c2:	2701      	movs	r7, #1
 80112c4:	1cb5      	adds	r5, r6, #2
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d05b      	beq.n	8011382 <_strtol_l.constprop.0+0xf6>
 80112ca:	2b10      	cmp	r3, #16
 80112cc:	d109      	bne.n	80112e2 <_strtol_l.constprop.0+0x56>
 80112ce:	2c30      	cmp	r4, #48	; 0x30
 80112d0:	d107      	bne.n	80112e2 <_strtol_l.constprop.0+0x56>
 80112d2:	782c      	ldrb	r4, [r5, #0]
 80112d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80112d8:	2c58      	cmp	r4, #88	; 0x58
 80112da:	d14d      	bne.n	8011378 <_strtol_l.constprop.0+0xec>
 80112dc:	786c      	ldrb	r4, [r5, #1]
 80112de:	2310      	movs	r3, #16
 80112e0:	3502      	adds	r5, #2
 80112e2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80112e6:	f108 38ff 	add.w	r8, r8, #4294967295
 80112ea:	f04f 0e00 	mov.w	lr, #0
 80112ee:	fbb8 f9f3 	udiv	r9, r8, r3
 80112f2:	4676      	mov	r6, lr
 80112f4:	fb03 8a19 	mls	sl, r3, r9, r8
 80112f8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80112fc:	f1bc 0f09 	cmp.w	ip, #9
 8011300:	d816      	bhi.n	8011330 <_strtol_l.constprop.0+0xa4>
 8011302:	4664      	mov	r4, ip
 8011304:	42a3      	cmp	r3, r4
 8011306:	dd24      	ble.n	8011352 <_strtol_l.constprop.0+0xc6>
 8011308:	f1be 3fff 	cmp.w	lr, #4294967295
 801130c:	d008      	beq.n	8011320 <_strtol_l.constprop.0+0x94>
 801130e:	45b1      	cmp	r9, r6
 8011310:	d31c      	bcc.n	801134c <_strtol_l.constprop.0+0xc0>
 8011312:	d101      	bne.n	8011318 <_strtol_l.constprop.0+0x8c>
 8011314:	45a2      	cmp	sl, r4
 8011316:	db19      	blt.n	801134c <_strtol_l.constprop.0+0xc0>
 8011318:	fb06 4603 	mla	r6, r6, r3, r4
 801131c:	f04f 0e01 	mov.w	lr, #1
 8011320:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011324:	e7e8      	b.n	80112f8 <_strtol_l.constprop.0+0x6c>
 8011326:	2c2b      	cmp	r4, #43	; 0x2b
 8011328:	bf04      	itt	eq
 801132a:	782c      	ldrbeq	r4, [r5, #0]
 801132c:	1cb5      	addeq	r5, r6, #2
 801132e:	e7ca      	b.n	80112c6 <_strtol_l.constprop.0+0x3a>
 8011330:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8011334:	f1bc 0f19 	cmp.w	ip, #25
 8011338:	d801      	bhi.n	801133e <_strtol_l.constprop.0+0xb2>
 801133a:	3c37      	subs	r4, #55	; 0x37
 801133c:	e7e2      	b.n	8011304 <_strtol_l.constprop.0+0x78>
 801133e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8011342:	f1bc 0f19 	cmp.w	ip, #25
 8011346:	d804      	bhi.n	8011352 <_strtol_l.constprop.0+0xc6>
 8011348:	3c57      	subs	r4, #87	; 0x57
 801134a:	e7db      	b.n	8011304 <_strtol_l.constprop.0+0x78>
 801134c:	f04f 3eff 	mov.w	lr, #4294967295
 8011350:	e7e6      	b.n	8011320 <_strtol_l.constprop.0+0x94>
 8011352:	f1be 3fff 	cmp.w	lr, #4294967295
 8011356:	d105      	bne.n	8011364 <_strtol_l.constprop.0+0xd8>
 8011358:	2322      	movs	r3, #34	; 0x22
 801135a:	6003      	str	r3, [r0, #0]
 801135c:	4646      	mov	r6, r8
 801135e:	b942      	cbnz	r2, 8011372 <_strtol_l.constprop.0+0xe6>
 8011360:	4630      	mov	r0, r6
 8011362:	e79e      	b.n	80112a2 <_strtol_l.constprop.0+0x16>
 8011364:	b107      	cbz	r7, 8011368 <_strtol_l.constprop.0+0xdc>
 8011366:	4276      	negs	r6, r6
 8011368:	2a00      	cmp	r2, #0
 801136a:	d0f9      	beq.n	8011360 <_strtol_l.constprop.0+0xd4>
 801136c:	f1be 0f00 	cmp.w	lr, #0
 8011370:	d000      	beq.n	8011374 <_strtol_l.constprop.0+0xe8>
 8011372:	1e69      	subs	r1, r5, #1
 8011374:	6011      	str	r1, [r2, #0]
 8011376:	e7f3      	b.n	8011360 <_strtol_l.constprop.0+0xd4>
 8011378:	2430      	movs	r4, #48	; 0x30
 801137a:	2b00      	cmp	r3, #0
 801137c:	d1b1      	bne.n	80112e2 <_strtol_l.constprop.0+0x56>
 801137e:	2308      	movs	r3, #8
 8011380:	e7af      	b.n	80112e2 <_strtol_l.constprop.0+0x56>
 8011382:	2c30      	cmp	r4, #48	; 0x30
 8011384:	d0a5      	beq.n	80112d2 <_strtol_l.constprop.0+0x46>
 8011386:	230a      	movs	r3, #10
 8011388:	e7ab      	b.n	80112e2 <_strtol_l.constprop.0+0x56>
 801138a:	bf00      	nop
 801138c:	080121b5 	.word	0x080121b5

08011390 <_strtol_r>:
 8011390:	f7ff bf7c 	b.w	801128c <_strtol_l.constprop.0>

08011394 <__ascii_wctomb>:
 8011394:	b149      	cbz	r1, 80113aa <__ascii_wctomb+0x16>
 8011396:	2aff      	cmp	r2, #255	; 0xff
 8011398:	bf85      	ittet	hi
 801139a:	238a      	movhi	r3, #138	; 0x8a
 801139c:	6003      	strhi	r3, [r0, #0]
 801139e:	700a      	strbls	r2, [r1, #0]
 80113a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80113a4:	bf98      	it	ls
 80113a6:	2001      	movls	r0, #1
 80113a8:	4770      	bx	lr
 80113aa:	4608      	mov	r0, r1
 80113ac:	4770      	bx	lr

080113ae <__ssputs_r>:
 80113ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113b2:	688e      	ldr	r6, [r1, #8]
 80113b4:	461f      	mov	r7, r3
 80113b6:	42be      	cmp	r6, r7
 80113b8:	680b      	ldr	r3, [r1, #0]
 80113ba:	4682      	mov	sl, r0
 80113bc:	460c      	mov	r4, r1
 80113be:	4690      	mov	r8, r2
 80113c0:	d82c      	bhi.n	801141c <__ssputs_r+0x6e>
 80113c2:	898a      	ldrh	r2, [r1, #12]
 80113c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80113c8:	d026      	beq.n	8011418 <__ssputs_r+0x6a>
 80113ca:	6965      	ldr	r5, [r4, #20]
 80113cc:	6909      	ldr	r1, [r1, #16]
 80113ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80113d2:	eba3 0901 	sub.w	r9, r3, r1
 80113d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80113da:	1c7b      	adds	r3, r7, #1
 80113dc:	444b      	add	r3, r9
 80113de:	106d      	asrs	r5, r5, #1
 80113e0:	429d      	cmp	r5, r3
 80113e2:	bf38      	it	cc
 80113e4:	461d      	movcc	r5, r3
 80113e6:	0553      	lsls	r3, r2, #21
 80113e8:	d527      	bpl.n	801143a <__ssputs_r+0x8c>
 80113ea:	4629      	mov	r1, r5
 80113ec:	f7fc f928 	bl	800d640 <_malloc_r>
 80113f0:	4606      	mov	r6, r0
 80113f2:	b360      	cbz	r0, 801144e <__ssputs_r+0xa0>
 80113f4:	6921      	ldr	r1, [r4, #16]
 80113f6:	464a      	mov	r2, r9
 80113f8:	f7fe f84b 	bl	800f492 <memcpy>
 80113fc:	89a3      	ldrh	r3, [r4, #12]
 80113fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011402:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011406:	81a3      	strh	r3, [r4, #12]
 8011408:	6126      	str	r6, [r4, #16]
 801140a:	6165      	str	r5, [r4, #20]
 801140c:	444e      	add	r6, r9
 801140e:	eba5 0509 	sub.w	r5, r5, r9
 8011412:	6026      	str	r6, [r4, #0]
 8011414:	60a5      	str	r5, [r4, #8]
 8011416:	463e      	mov	r6, r7
 8011418:	42be      	cmp	r6, r7
 801141a:	d900      	bls.n	801141e <__ssputs_r+0x70>
 801141c:	463e      	mov	r6, r7
 801141e:	6820      	ldr	r0, [r4, #0]
 8011420:	4632      	mov	r2, r6
 8011422:	4641      	mov	r1, r8
 8011424:	f000 f9ca 	bl	80117bc <memmove>
 8011428:	68a3      	ldr	r3, [r4, #8]
 801142a:	1b9b      	subs	r3, r3, r6
 801142c:	60a3      	str	r3, [r4, #8]
 801142e:	6823      	ldr	r3, [r4, #0]
 8011430:	4433      	add	r3, r6
 8011432:	6023      	str	r3, [r4, #0]
 8011434:	2000      	movs	r0, #0
 8011436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801143a:	462a      	mov	r2, r5
 801143c:	f000 fa18 	bl	8011870 <_realloc_r>
 8011440:	4606      	mov	r6, r0
 8011442:	2800      	cmp	r0, #0
 8011444:	d1e0      	bne.n	8011408 <__ssputs_r+0x5a>
 8011446:	6921      	ldr	r1, [r4, #16]
 8011448:	4650      	mov	r0, sl
 801144a:	f7fe febb 	bl	80101c4 <_free_r>
 801144e:	230c      	movs	r3, #12
 8011450:	f8ca 3000 	str.w	r3, [sl]
 8011454:	89a3      	ldrh	r3, [r4, #12]
 8011456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801145a:	81a3      	strh	r3, [r4, #12]
 801145c:	f04f 30ff 	mov.w	r0, #4294967295
 8011460:	e7e9      	b.n	8011436 <__ssputs_r+0x88>
	...

08011464 <_svfiprintf_r>:
 8011464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011468:	4698      	mov	r8, r3
 801146a:	898b      	ldrh	r3, [r1, #12]
 801146c:	061b      	lsls	r3, r3, #24
 801146e:	b09d      	sub	sp, #116	; 0x74
 8011470:	4607      	mov	r7, r0
 8011472:	460d      	mov	r5, r1
 8011474:	4614      	mov	r4, r2
 8011476:	d50e      	bpl.n	8011496 <_svfiprintf_r+0x32>
 8011478:	690b      	ldr	r3, [r1, #16]
 801147a:	b963      	cbnz	r3, 8011496 <_svfiprintf_r+0x32>
 801147c:	2140      	movs	r1, #64	; 0x40
 801147e:	f7fc f8df 	bl	800d640 <_malloc_r>
 8011482:	6028      	str	r0, [r5, #0]
 8011484:	6128      	str	r0, [r5, #16]
 8011486:	b920      	cbnz	r0, 8011492 <_svfiprintf_r+0x2e>
 8011488:	230c      	movs	r3, #12
 801148a:	603b      	str	r3, [r7, #0]
 801148c:	f04f 30ff 	mov.w	r0, #4294967295
 8011490:	e0d0      	b.n	8011634 <_svfiprintf_r+0x1d0>
 8011492:	2340      	movs	r3, #64	; 0x40
 8011494:	616b      	str	r3, [r5, #20]
 8011496:	2300      	movs	r3, #0
 8011498:	9309      	str	r3, [sp, #36]	; 0x24
 801149a:	2320      	movs	r3, #32
 801149c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80114a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80114a4:	2330      	movs	r3, #48	; 0x30
 80114a6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801164c <_svfiprintf_r+0x1e8>
 80114aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80114ae:	f04f 0901 	mov.w	r9, #1
 80114b2:	4623      	mov	r3, r4
 80114b4:	469a      	mov	sl, r3
 80114b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80114ba:	b10a      	cbz	r2, 80114c0 <_svfiprintf_r+0x5c>
 80114bc:	2a25      	cmp	r2, #37	; 0x25
 80114be:	d1f9      	bne.n	80114b4 <_svfiprintf_r+0x50>
 80114c0:	ebba 0b04 	subs.w	fp, sl, r4
 80114c4:	d00b      	beq.n	80114de <_svfiprintf_r+0x7a>
 80114c6:	465b      	mov	r3, fp
 80114c8:	4622      	mov	r2, r4
 80114ca:	4629      	mov	r1, r5
 80114cc:	4638      	mov	r0, r7
 80114ce:	f7ff ff6e 	bl	80113ae <__ssputs_r>
 80114d2:	3001      	adds	r0, #1
 80114d4:	f000 80a9 	beq.w	801162a <_svfiprintf_r+0x1c6>
 80114d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80114da:	445a      	add	r2, fp
 80114dc:	9209      	str	r2, [sp, #36]	; 0x24
 80114de:	f89a 3000 	ldrb.w	r3, [sl]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	f000 80a1 	beq.w	801162a <_svfiprintf_r+0x1c6>
 80114e8:	2300      	movs	r3, #0
 80114ea:	f04f 32ff 	mov.w	r2, #4294967295
 80114ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80114f2:	f10a 0a01 	add.w	sl, sl, #1
 80114f6:	9304      	str	r3, [sp, #16]
 80114f8:	9307      	str	r3, [sp, #28]
 80114fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80114fe:	931a      	str	r3, [sp, #104]	; 0x68
 8011500:	4654      	mov	r4, sl
 8011502:	2205      	movs	r2, #5
 8011504:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011508:	4850      	ldr	r0, [pc, #320]	; (801164c <_svfiprintf_r+0x1e8>)
 801150a:	f7ee fe61 	bl	80001d0 <memchr>
 801150e:	9a04      	ldr	r2, [sp, #16]
 8011510:	b9d8      	cbnz	r0, 801154a <_svfiprintf_r+0xe6>
 8011512:	06d0      	lsls	r0, r2, #27
 8011514:	bf44      	itt	mi
 8011516:	2320      	movmi	r3, #32
 8011518:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801151c:	0711      	lsls	r1, r2, #28
 801151e:	bf44      	itt	mi
 8011520:	232b      	movmi	r3, #43	; 0x2b
 8011522:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011526:	f89a 3000 	ldrb.w	r3, [sl]
 801152a:	2b2a      	cmp	r3, #42	; 0x2a
 801152c:	d015      	beq.n	801155a <_svfiprintf_r+0xf6>
 801152e:	9a07      	ldr	r2, [sp, #28]
 8011530:	4654      	mov	r4, sl
 8011532:	2000      	movs	r0, #0
 8011534:	f04f 0c0a 	mov.w	ip, #10
 8011538:	4621      	mov	r1, r4
 801153a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801153e:	3b30      	subs	r3, #48	; 0x30
 8011540:	2b09      	cmp	r3, #9
 8011542:	d94d      	bls.n	80115e0 <_svfiprintf_r+0x17c>
 8011544:	b1b0      	cbz	r0, 8011574 <_svfiprintf_r+0x110>
 8011546:	9207      	str	r2, [sp, #28]
 8011548:	e014      	b.n	8011574 <_svfiprintf_r+0x110>
 801154a:	eba0 0308 	sub.w	r3, r0, r8
 801154e:	fa09 f303 	lsl.w	r3, r9, r3
 8011552:	4313      	orrs	r3, r2
 8011554:	9304      	str	r3, [sp, #16]
 8011556:	46a2      	mov	sl, r4
 8011558:	e7d2      	b.n	8011500 <_svfiprintf_r+0x9c>
 801155a:	9b03      	ldr	r3, [sp, #12]
 801155c:	1d19      	adds	r1, r3, #4
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	9103      	str	r1, [sp, #12]
 8011562:	2b00      	cmp	r3, #0
 8011564:	bfbb      	ittet	lt
 8011566:	425b      	neglt	r3, r3
 8011568:	f042 0202 	orrlt.w	r2, r2, #2
 801156c:	9307      	strge	r3, [sp, #28]
 801156e:	9307      	strlt	r3, [sp, #28]
 8011570:	bfb8      	it	lt
 8011572:	9204      	strlt	r2, [sp, #16]
 8011574:	7823      	ldrb	r3, [r4, #0]
 8011576:	2b2e      	cmp	r3, #46	; 0x2e
 8011578:	d10c      	bne.n	8011594 <_svfiprintf_r+0x130>
 801157a:	7863      	ldrb	r3, [r4, #1]
 801157c:	2b2a      	cmp	r3, #42	; 0x2a
 801157e:	d134      	bne.n	80115ea <_svfiprintf_r+0x186>
 8011580:	9b03      	ldr	r3, [sp, #12]
 8011582:	1d1a      	adds	r2, r3, #4
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	9203      	str	r2, [sp, #12]
 8011588:	2b00      	cmp	r3, #0
 801158a:	bfb8      	it	lt
 801158c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011590:	3402      	adds	r4, #2
 8011592:	9305      	str	r3, [sp, #20]
 8011594:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801165c <_svfiprintf_r+0x1f8>
 8011598:	7821      	ldrb	r1, [r4, #0]
 801159a:	2203      	movs	r2, #3
 801159c:	4650      	mov	r0, sl
 801159e:	f7ee fe17 	bl	80001d0 <memchr>
 80115a2:	b138      	cbz	r0, 80115b4 <_svfiprintf_r+0x150>
 80115a4:	9b04      	ldr	r3, [sp, #16]
 80115a6:	eba0 000a 	sub.w	r0, r0, sl
 80115aa:	2240      	movs	r2, #64	; 0x40
 80115ac:	4082      	lsls	r2, r0
 80115ae:	4313      	orrs	r3, r2
 80115b0:	3401      	adds	r4, #1
 80115b2:	9304      	str	r3, [sp, #16]
 80115b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115b8:	4825      	ldr	r0, [pc, #148]	; (8011650 <_svfiprintf_r+0x1ec>)
 80115ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80115be:	2206      	movs	r2, #6
 80115c0:	f7ee fe06 	bl	80001d0 <memchr>
 80115c4:	2800      	cmp	r0, #0
 80115c6:	d038      	beq.n	801163a <_svfiprintf_r+0x1d6>
 80115c8:	4b22      	ldr	r3, [pc, #136]	; (8011654 <_svfiprintf_r+0x1f0>)
 80115ca:	bb1b      	cbnz	r3, 8011614 <_svfiprintf_r+0x1b0>
 80115cc:	9b03      	ldr	r3, [sp, #12]
 80115ce:	3307      	adds	r3, #7
 80115d0:	f023 0307 	bic.w	r3, r3, #7
 80115d4:	3308      	adds	r3, #8
 80115d6:	9303      	str	r3, [sp, #12]
 80115d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115da:	4433      	add	r3, r6
 80115dc:	9309      	str	r3, [sp, #36]	; 0x24
 80115de:	e768      	b.n	80114b2 <_svfiprintf_r+0x4e>
 80115e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80115e4:	460c      	mov	r4, r1
 80115e6:	2001      	movs	r0, #1
 80115e8:	e7a6      	b.n	8011538 <_svfiprintf_r+0xd4>
 80115ea:	2300      	movs	r3, #0
 80115ec:	3401      	adds	r4, #1
 80115ee:	9305      	str	r3, [sp, #20]
 80115f0:	4619      	mov	r1, r3
 80115f2:	f04f 0c0a 	mov.w	ip, #10
 80115f6:	4620      	mov	r0, r4
 80115f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80115fc:	3a30      	subs	r2, #48	; 0x30
 80115fe:	2a09      	cmp	r2, #9
 8011600:	d903      	bls.n	801160a <_svfiprintf_r+0x1a6>
 8011602:	2b00      	cmp	r3, #0
 8011604:	d0c6      	beq.n	8011594 <_svfiprintf_r+0x130>
 8011606:	9105      	str	r1, [sp, #20]
 8011608:	e7c4      	b.n	8011594 <_svfiprintf_r+0x130>
 801160a:	fb0c 2101 	mla	r1, ip, r1, r2
 801160e:	4604      	mov	r4, r0
 8011610:	2301      	movs	r3, #1
 8011612:	e7f0      	b.n	80115f6 <_svfiprintf_r+0x192>
 8011614:	ab03      	add	r3, sp, #12
 8011616:	9300      	str	r3, [sp, #0]
 8011618:	462a      	mov	r2, r5
 801161a:	4b0f      	ldr	r3, [pc, #60]	; (8011658 <_svfiprintf_r+0x1f4>)
 801161c:	a904      	add	r1, sp, #16
 801161e:	4638      	mov	r0, r7
 8011620:	f7fc ff58 	bl	800e4d4 <_printf_float>
 8011624:	1c42      	adds	r2, r0, #1
 8011626:	4606      	mov	r6, r0
 8011628:	d1d6      	bne.n	80115d8 <_svfiprintf_r+0x174>
 801162a:	89ab      	ldrh	r3, [r5, #12]
 801162c:	065b      	lsls	r3, r3, #25
 801162e:	f53f af2d 	bmi.w	801148c <_svfiprintf_r+0x28>
 8011632:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011634:	b01d      	add	sp, #116	; 0x74
 8011636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801163a:	ab03      	add	r3, sp, #12
 801163c:	9300      	str	r3, [sp, #0]
 801163e:	462a      	mov	r2, r5
 8011640:	4b05      	ldr	r3, [pc, #20]	; (8011658 <_svfiprintf_r+0x1f4>)
 8011642:	a904      	add	r1, sp, #16
 8011644:	4638      	mov	r0, r7
 8011646:	f7fd f9e9 	bl	800ea1c <_printf_i>
 801164a:	e7eb      	b.n	8011624 <_svfiprintf_r+0x1c0>
 801164c:	080122b5 	.word	0x080122b5
 8011650:	080122bf 	.word	0x080122bf
 8011654:	0800e4d5 	.word	0x0800e4d5
 8011658:	080113af 	.word	0x080113af
 801165c:	080122bb 	.word	0x080122bb

08011660 <__sflush_r>:
 8011660:	898a      	ldrh	r2, [r1, #12]
 8011662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011666:	4605      	mov	r5, r0
 8011668:	0710      	lsls	r0, r2, #28
 801166a:	460c      	mov	r4, r1
 801166c:	d458      	bmi.n	8011720 <__sflush_r+0xc0>
 801166e:	684b      	ldr	r3, [r1, #4]
 8011670:	2b00      	cmp	r3, #0
 8011672:	dc05      	bgt.n	8011680 <__sflush_r+0x20>
 8011674:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011676:	2b00      	cmp	r3, #0
 8011678:	dc02      	bgt.n	8011680 <__sflush_r+0x20>
 801167a:	2000      	movs	r0, #0
 801167c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011680:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011682:	2e00      	cmp	r6, #0
 8011684:	d0f9      	beq.n	801167a <__sflush_r+0x1a>
 8011686:	2300      	movs	r3, #0
 8011688:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801168c:	682f      	ldr	r7, [r5, #0]
 801168e:	6a21      	ldr	r1, [r4, #32]
 8011690:	602b      	str	r3, [r5, #0]
 8011692:	d032      	beq.n	80116fa <__sflush_r+0x9a>
 8011694:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011696:	89a3      	ldrh	r3, [r4, #12]
 8011698:	075a      	lsls	r2, r3, #29
 801169a:	d505      	bpl.n	80116a8 <__sflush_r+0x48>
 801169c:	6863      	ldr	r3, [r4, #4]
 801169e:	1ac0      	subs	r0, r0, r3
 80116a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80116a2:	b10b      	cbz	r3, 80116a8 <__sflush_r+0x48>
 80116a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80116a6:	1ac0      	subs	r0, r0, r3
 80116a8:	2300      	movs	r3, #0
 80116aa:	4602      	mov	r2, r0
 80116ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80116ae:	6a21      	ldr	r1, [r4, #32]
 80116b0:	4628      	mov	r0, r5
 80116b2:	47b0      	blx	r6
 80116b4:	1c43      	adds	r3, r0, #1
 80116b6:	89a3      	ldrh	r3, [r4, #12]
 80116b8:	d106      	bne.n	80116c8 <__sflush_r+0x68>
 80116ba:	6829      	ldr	r1, [r5, #0]
 80116bc:	291d      	cmp	r1, #29
 80116be:	d82b      	bhi.n	8011718 <__sflush_r+0xb8>
 80116c0:	4a29      	ldr	r2, [pc, #164]	; (8011768 <__sflush_r+0x108>)
 80116c2:	410a      	asrs	r2, r1
 80116c4:	07d6      	lsls	r6, r2, #31
 80116c6:	d427      	bmi.n	8011718 <__sflush_r+0xb8>
 80116c8:	2200      	movs	r2, #0
 80116ca:	6062      	str	r2, [r4, #4]
 80116cc:	04d9      	lsls	r1, r3, #19
 80116ce:	6922      	ldr	r2, [r4, #16]
 80116d0:	6022      	str	r2, [r4, #0]
 80116d2:	d504      	bpl.n	80116de <__sflush_r+0x7e>
 80116d4:	1c42      	adds	r2, r0, #1
 80116d6:	d101      	bne.n	80116dc <__sflush_r+0x7c>
 80116d8:	682b      	ldr	r3, [r5, #0]
 80116da:	b903      	cbnz	r3, 80116de <__sflush_r+0x7e>
 80116dc:	6560      	str	r0, [r4, #84]	; 0x54
 80116de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80116e0:	602f      	str	r7, [r5, #0]
 80116e2:	2900      	cmp	r1, #0
 80116e4:	d0c9      	beq.n	801167a <__sflush_r+0x1a>
 80116e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80116ea:	4299      	cmp	r1, r3
 80116ec:	d002      	beq.n	80116f4 <__sflush_r+0x94>
 80116ee:	4628      	mov	r0, r5
 80116f0:	f7fe fd68 	bl	80101c4 <_free_r>
 80116f4:	2000      	movs	r0, #0
 80116f6:	6360      	str	r0, [r4, #52]	; 0x34
 80116f8:	e7c0      	b.n	801167c <__sflush_r+0x1c>
 80116fa:	2301      	movs	r3, #1
 80116fc:	4628      	mov	r0, r5
 80116fe:	47b0      	blx	r6
 8011700:	1c41      	adds	r1, r0, #1
 8011702:	d1c8      	bne.n	8011696 <__sflush_r+0x36>
 8011704:	682b      	ldr	r3, [r5, #0]
 8011706:	2b00      	cmp	r3, #0
 8011708:	d0c5      	beq.n	8011696 <__sflush_r+0x36>
 801170a:	2b1d      	cmp	r3, #29
 801170c:	d001      	beq.n	8011712 <__sflush_r+0xb2>
 801170e:	2b16      	cmp	r3, #22
 8011710:	d101      	bne.n	8011716 <__sflush_r+0xb6>
 8011712:	602f      	str	r7, [r5, #0]
 8011714:	e7b1      	b.n	801167a <__sflush_r+0x1a>
 8011716:	89a3      	ldrh	r3, [r4, #12]
 8011718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801171c:	81a3      	strh	r3, [r4, #12]
 801171e:	e7ad      	b.n	801167c <__sflush_r+0x1c>
 8011720:	690f      	ldr	r7, [r1, #16]
 8011722:	2f00      	cmp	r7, #0
 8011724:	d0a9      	beq.n	801167a <__sflush_r+0x1a>
 8011726:	0793      	lsls	r3, r2, #30
 8011728:	680e      	ldr	r6, [r1, #0]
 801172a:	bf08      	it	eq
 801172c:	694b      	ldreq	r3, [r1, #20]
 801172e:	600f      	str	r7, [r1, #0]
 8011730:	bf18      	it	ne
 8011732:	2300      	movne	r3, #0
 8011734:	eba6 0807 	sub.w	r8, r6, r7
 8011738:	608b      	str	r3, [r1, #8]
 801173a:	f1b8 0f00 	cmp.w	r8, #0
 801173e:	dd9c      	ble.n	801167a <__sflush_r+0x1a>
 8011740:	6a21      	ldr	r1, [r4, #32]
 8011742:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011744:	4643      	mov	r3, r8
 8011746:	463a      	mov	r2, r7
 8011748:	4628      	mov	r0, r5
 801174a:	47b0      	blx	r6
 801174c:	2800      	cmp	r0, #0
 801174e:	dc06      	bgt.n	801175e <__sflush_r+0xfe>
 8011750:	89a3      	ldrh	r3, [r4, #12]
 8011752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011756:	81a3      	strh	r3, [r4, #12]
 8011758:	f04f 30ff 	mov.w	r0, #4294967295
 801175c:	e78e      	b.n	801167c <__sflush_r+0x1c>
 801175e:	4407      	add	r7, r0
 8011760:	eba8 0800 	sub.w	r8, r8, r0
 8011764:	e7e9      	b.n	801173a <__sflush_r+0xda>
 8011766:	bf00      	nop
 8011768:	dfbffffe 	.word	0xdfbffffe

0801176c <_fflush_r>:
 801176c:	b538      	push	{r3, r4, r5, lr}
 801176e:	690b      	ldr	r3, [r1, #16]
 8011770:	4605      	mov	r5, r0
 8011772:	460c      	mov	r4, r1
 8011774:	b913      	cbnz	r3, 801177c <_fflush_r+0x10>
 8011776:	2500      	movs	r5, #0
 8011778:	4628      	mov	r0, r5
 801177a:	bd38      	pop	{r3, r4, r5, pc}
 801177c:	b118      	cbz	r0, 8011786 <_fflush_r+0x1a>
 801177e:	6a03      	ldr	r3, [r0, #32]
 8011780:	b90b      	cbnz	r3, 8011786 <_fflush_r+0x1a>
 8011782:	f7fd fd09 	bl	800f198 <__sinit>
 8011786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d0f3      	beq.n	8011776 <_fflush_r+0xa>
 801178e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011790:	07d0      	lsls	r0, r2, #31
 8011792:	d404      	bmi.n	801179e <_fflush_r+0x32>
 8011794:	0599      	lsls	r1, r3, #22
 8011796:	d402      	bmi.n	801179e <_fflush_r+0x32>
 8011798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801179a:	f7fd fe78 	bl	800f48e <__retarget_lock_acquire_recursive>
 801179e:	4628      	mov	r0, r5
 80117a0:	4621      	mov	r1, r4
 80117a2:	f7ff ff5d 	bl	8011660 <__sflush_r>
 80117a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80117a8:	07da      	lsls	r2, r3, #31
 80117aa:	4605      	mov	r5, r0
 80117ac:	d4e4      	bmi.n	8011778 <_fflush_r+0xc>
 80117ae:	89a3      	ldrh	r3, [r4, #12]
 80117b0:	059b      	lsls	r3, r3, #22
 80117b2:	d4e1      	bmi.n	8011778 <_fflush_r+0xc>
 80117b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80117b6:	f7fd fe6b 	bl	800f490 <__retarget_lock_release_recursive>
 80117ba:	e7dd      	b.n	8011778 <_fflush_r+0xc>

080117bc <memmove>:
 80117bc:	4288      	cmp	r0, r1
 80117be:	b510      	push	{r4, lr}
 80117c0:	eb01 0402 	add.w	r4, r1, r2
 80117c4:	d902      	bls.n	80117cc <memmove+0x10>
 80117c6:	4284      	cmp	r4, r0
 80117c8:	4623      	mov	r3, r4
 80117ca:	d807      	bhi.n	80117dc <memmove+0x20>
 80117cc:	1e43      	subs	r3, r0, #1
 80117ce:	42a1      	cmp	r1, r4
 80117d0:	d008      	beq.n	80117e4 <memmove+0x28>
 80117d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80117d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80117da:	e7f8      	b.n	80117ce <memmove+0x12>
 80117dc:	4402      	add	r2, r0
 80117de:	4601      	mov	r1, r0
 80117e0:	428a      	cmp	r2, r1
 80117e2:	d100      	bne.n	80117e6 <memmove+0x2a>
 80117e4:	bd10      	pop	{r4, pc}
 80117e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80117ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80117ee:	e7f7      	b.n	80117e0 <memmove+0x24>

080117f0 <strnlen>:
 80117f0:	b510      	push	{r4, lr}
 80117f2:	4602      	mov	r2, r0
 80117f4:	4401      	add	r1, r0
 80117f6:	428a      	cmp	r2, r1
 80117f8:	4613      	mov	r3, r2
 80117fa:	d003      	beq.n	8011804 <strnlen+0x14>
 80117fc:	781c      	ldrb	r4, [r3, #0]
 80117fe:	3201      	adds	r2, #1
 8011800:	2c00      	cmp	r4, #0
 8011802:	d1f8      	bne.n	80117f6 <strnlen+0x6>
 8011804:	1a18      	subs	r0, r3, r0
 8011806:	bd10      	pop	{r4, pc}

08011808 <__assert_func>:
 8011808:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801180a:	4614      	mov	r4, r2
 801180c:	461a      	mov	r2, r3
 801180e:	4b09      	ldr	r3, [pc, #36]	; (8011834 <__assert_func+0x2c>)
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	4605      	mov	r5, r0
 8011814:	68d8      	ldr	r0, [r3, #12]
 8011816:	b14c      	cbz	r4, 801182c <__assert_func+0x24>
 8011818:	4b07      	ldr	r3, [pc, #28]	; (8011838 <__assert_func+0x30>)
 801181a:	9100      	str	r1, [sp, #0]
 801181c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011820:	4906      	ldr	r1, [pc, #24]	; (801183c <__assert_func+0x34>)
 8011822:	462b      	mov	r3, r5
 8011824:	f000 f854 	bl	80118d0 <fiprintf>
 8011828:	f000 f864 	bl	80118f4 <abort>
 801182c:	4b04      	ldr	r3, [pc, #16]	; (8011840 <__assert_func+0x38>)
 801182e:	461c      	mov	r4, r3
 8011830:	e7f3      	b.n	801181a <__assert_func+0x12>
 8011832:	bf00      	nop
 8011834:	200001f0 	.word	0x200001f0
 8011838:	080122c6 	.word	0x080122c6
 801183c:	080122d3 	.word	0x080122d3
 8011840:	08012301 	.word	0x08012301

08011844 <_calloc_r>:
 8011844:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011846:	fba1 2402 	umull	r2, r4, r1, r2
 801184a:	b94c      	cbnz	r4, 8011860 <_calloc_r+0x1c>
 801184c:	4611      	mov	r1, r2
 801184e:	9201      	str	r2, [sp, #4]
 8011850:	f7fb fef6 	bl	800d640 <_malloc_r>
 8011854:	9a01      	ldr	r2, [sp, #4]
 8011856:	4605      	mov	r5, r0
 8011858:	b930      	cbnz	r0, 8011868 <_calloc_r+0x24>
 801185a:	4628      	mov	r0, r5
 801185c:	b003      	add	sp, #12
 801185e:	bd30      	pop	{r4, r5, pc}
 8011860:	220c      	movs	r2, #12
 8011862:	6002      	str	r2, [r0, #0]
 8011864:	2500      	movs	r5, #0
 8011866:	e7f8      	b.n	801185a <_calloc_r+0x16>
 8011868:	4621      	mov	r1, r4
 801186a:	f7fd fd2e 	bl	800f2ca <memset>
 801186e:	e7f4      	b.n	801185a <_calloc_r+0x16>

08011870 <_realloc_r>:
 8011870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011874:	4680      	mov	r8, r0
 8011876:	4614      	mov	r4, r2
 8011878:	460e      	mov	r6, r1
 801187a:	b921      	cbnz	r1, 8011886 <_realloc_r+0x16>
 801187c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011880:	4611      	mov	r1, r2
 8011882:	f7fb bedd 	b.w	800d640 <_malloc_r>
 8011886:	b92a      	cbnz	r2, 8011894 <_realloc_r+0x24>
 8011888:	f7fe fc9c 	bl	80101c4 <_free_r>
 801188c:	4625      	mov	r5, r4
 801188e:	4628      	mov	r0, r5
 8011890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011894:	f000 f835 	bl	8011902 <_malloc_usable_size_r>
 8011898:	4284      	cmp	r4, r0
 801189a:	4607      	mov	r7, r0
 801189c:	d802      	bhi.n	80118a4 <_realloc_r+0x34>
 801189e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80118a2:	d812      	bhi.n	80118ca <_realloc_r+0x5a>
 80118a4:	4621      	mov	r1, r4
 80118a6:	4640      	mov	r0, r8
 80118a8:	f7fb feca 	bl	800d640 <_malloc_r>
 80118ac:	4605      	mov	r5, r0
 80118ae:	2800      	cmp	r0, #0
 80118b0:	d0ed      	beq.n	801188e <_realloc_r+0x1e>
 80118b2:	42bc      	cmp	r4, r7
 80118b4:	4622      	mov	r2, r4
 80118b6:	4631      	mov	r1, r6
 80118b8:	bf28      	it	cs
 80118ba:	463a      	movcs	r2, r7
 80118bc:	f7fd fde9 	bl	800f492 <memcpy>
 80118c0:	4631      	mov	r1, r6
 80118c2:	4640      	mov	r0, r8
 80118c4:	f7fe fc7e 	bl	80101c4 <_free_r>
 80118c8:	e7e1      	b.n	801188e <_realloc_r+0x1e>
 80118ca:	4635      	mov	r5, r6
 80118cc:	e7df      	b.n	801188e <_realloc_r+0x1e>
	...

080118d0 <fiprintf>:
 80118d0:	b40e      	push	{r1, r2, r3}
 80118d2:	b503      	push	{r0, r1, lr}
 80118d4:	4601      	mov	r1, r0
 80118d6:	ab03      	add	r3, sp, #12
 80118d8:	4805      	ldr	r0, [pc, #20]	; (80118f0 <fiprintf+0x20>)
 80118da:	f853 2b04 	ldr.w	r2, [r3], #4
 80118de:	6800      	ldr	r0, [r0, #0]
 80118e0:	9301      	str	r3, [sp, #4]
 80118e2:	f000 f83f 	bl	8011964 <_vfiprintf_r>
 80118e6:	b002      	add	sp, #8
 80118e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80118ec:	b003      	add	sp, #12
 80118ee:	4770      	bx	lr
 80118f0:	200001f0 	.word	0x200001f0

080118f4 <abort>:
 80118f4:	b508      	push	{r3, lr}
 80118f6:	2006      	movs	r0, #6
 80118f8:	f000 fa0c 	bl	8011d14 <raise>
 80118fc:	2001      	movs	r0, #1
 80118fe:	f7f0 fc0b 	bl	8002118 <_exit>

08011902 <_malloc_usable_size_r>:
 8011902:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011906:	1f18      	subs	r0, r3, #4
 8011908:	2b00      	cmp	r3, #0
 801190a:	bfbc      	itt	lt
 801190c:	580b      	ldrlt	r3, [r1, r0]
 801190e:	18c0      	addlt	r0, r0, r3
 8011910:	4770      	bx	lr

08011912 <__sfputc_r>:
 8011912:	6893      	ldr	r3, [r2, #8]
 8011914:	3b01      	subs	r3, #1
 8011916:	2b00      	cmp	r3, #0
 8011918:	b410      	push	{r4}
 801191a:	6093      	str	r3, [r2, #8]
 801191c:	da08      	bge.n	8011930 <__sfputc_r+0x1e>
 801191e:	6994      	ldr	r4, [r2, #24]
 8011920:	42a3      	cmp	r3, r4
 8011922:	db01      	blt.n	8011928 <__sfputc_r+0x16>
 8011924:	290a      	cmp	r1, #10
 8011926:	d103      	bne.n	8011930 <__sfputc_r+0x1e>
 8011928:	f85d 4b04 	ldr.w	r4, [sp], #4
 801192c:	f000 b934 	b.w	8011b98 <__swbuf_r>
 8011930:	6813      	ldr	r3, [r2, #0]
 8011932:	1c58      	adds	r0, r3, #1
 8011934:	6010      	str	r0, [r2, #0]
 8011936:	7019      	strb	r1, [r3, #0]
 8011938:	4608      	mov	r0, r1
 801193a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801193e:	4770      	bx	lr

08011940 <__sfputs_r>:
 8011940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011942:	4606      	mov	r6, r0
 8011944:	460f      	mov	r7, r1
 8011946:	4614      	mov	r4, r2
 8011948:	18d5      	adds	r5, r2, r3
 801194a:	42ac      	cmp	r4, r5
 801194c:	d101      	bne.n	8011952 <__sfputs_r+0x12>
 801194e:	2000      	movs	r0, #0
 8011950:	e007      	b.n	8011962 <__sfputs_r+0x22>
 8011952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011956:	463a      	mov	r2, r7
 8011958:	4630      	mov	r0, r6
 801195a:	f7ff ffda 	bl	8011912 <__sfputc_r>
 801195e:	1c43      	adds	r3, r0, #1
 8011960:	d1f3      	bne.n	801194a <__sfputs_r+0xa>
 8011962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011964 <_vfiprintf_r>:
 8011964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011968:	460d      	mov	r5, r1
 801196a:	b09d      	sub	sp, #116	; 0x74
 801196c:	4614      	mov	r4, r2
 801196e:	4698      	mov	r8, r3
 8011970:	4606      	mov	r6, r0
 8011972:	b118      	cbz	r0, 801197c <_vfiprintf_r+0x18>
 8011974:	6a03      	ldr	r3, [r0, #32]
 8011976:	b90b      	cbnz	r3, 801197c <_vfiprintf_r+0x18>
 8011978:	f7fd fc0e 	bl	800f198 <__sinit>
 801197c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801197e:	07d9      	lsls	r1, r3, #31
 8011980:	d405      	bmi.n	801198e <_vfiprintf_r+0x2a>
 8011982:	89ab      	ldrh	r3, [r5, #12]
 8011984:	059a      	lsls	r2, r3, #22
 8011986:	d402      	bmi.n	801198e <_vfiprintf_r+0x2a>
 8011988:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801198a:	f7fd fd80 	bl	800f48e <__retarget_lock_acquire_recursive>
 801198e:	89ab      	ldrh	r3, [r5, #12]
 8011990:	071b      	lsls	r3, r3, #28
 8011992:	d501      	bpl.n	8011998 <_vfiprintf_r+0x34>
 8011994:	692b      	ldr	r3, [r5, #16]
 8011996:	b99b      	cbnz	r3, 80119c0 <_vfiprintf_r+0x5c>
 8011998:	4629      	mov	r1, r5
 801199a:	4630      	mov	r0, r6
 801199c:	f000 f93a 	bl	8011c14 <__swsetup_r>
 80119a0:	b170      	cbz	r0, 80119c0 <_vfiprintf_r+0x5c>
 80119a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80119a4:	07dc      	lsls	r4, r3, #31
 80119a6:	d504      	bpl.n	80119b2 <_vfiprintf_r+0x4e>
 80119a8:	f04f 30ff 	mov.w	r0, #4294967295
 80119ac:	b01d      	add	sp, #116	; 0x74
 80119ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119b2:	89ab      	ldrh	r3, [r5, #12]
 80119b4:	0598      	lsls	r0, r3, #22
 80119b6:	d4f7      	bmi.n	80119a8 <_vfiprintf_r+0x44>
 80119b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80119ba:	f7fd fd69 	bl	800f490 <__retarget_lock_release_recursive>
 80119be:	e7f3      	b.n	80119a8 <_vfiprintf_r+0x44>
 80119c0:	2300      	movs	r3, #0
 80119c2:	9309      	str	r3, [sp, #36]	; 0x24
 80119c4:	2320      	movs	r3, #32
 80119c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80119ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80119ce:	2330      	movs	r3, #48	; 0x30
 80119d0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8011b84 <_vfiprintf_r+0x220>
 80119d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80119d8:	f04f 0901 	mov.w	r9, #1
 80119dc:	4623      	mov	r3, r4
 80119de:	469a      	mov	sl, r3
 80119e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80119e4:	b10a      	cbz	r2, 80119ea <_vfiprintf_r+0x86>
 80119e6:	2a25      	cmp	r2, #37	; 0x25
 80119e8:	d1f9      	bne.n	80119de <_vfiprintf_r+0x7a>
 80119ea:	ebba 0b04 	subs.w	fp, sl, r4
 80119ee:	d00b      	beq.n	8011a08 <_vfiprintf_r+0xa4>
 80119f0:	465b      	mov	r3, fp
 80119f2:	4622      	mov	r2, r4
 80119f4:	4629      	mov	r1, r5
 80119f6:	4630      	mov	r0, r6
 80119f8:	f7ff ffa2 	bl	8011940 <__sfputs_r>
 80119fc:	3001      	adds	r0, #1
 80119fe:	f000 80a9 	beq.w	8011b54 <_vfiprintf_r+0x1f0>
 8011a02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011a04:	445a      	add	r2, fp
 8011a06:	9209      	str	r2, [sp, #36]	; 0x24
 8011a08:	f89a 3000 	ldrb.w	r3, [sl]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	f000 80a1 	beq.w	8011b54 <_vfiprintf_r+0x1f0>
 8011a12:	2300      	movs	r3, #0
 8011a14:	f04f 32ff 	mov.w	r2, #4294967295
 8011a18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a1c:	f10a 0a01 	add.w	sl, sl, #1
 8011a20:	9304      	str	r3, [sp, #16]
 8011a22:	9307      	str	r3, [sp, #28]
 8011a24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011a28:	931a      	str	r3, [sp, #104]	; 0x68
 8011a2a:	4654      	mov	r4, sl
 8011a2c:	2205      	movs	r2, #5
 8011a2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a32:	4854      	ldr	r0, [pc, #336]	; (8011b84 <_vfiprintf_r+0x220>)
 8011a34:	f7ee fbcc 	bl	80001d0 <memchr>
 8011a38:	9a04      	ldr	r2, [sp, #16]
 8011a3a:	b9d8      	cbnz	r0, 8011a74 <_vfiprintf_r+0x110>
 8011a3c:	06d1      	lsls	r1, r2, #27
 8011a3e:	bf44      	itt	mi
 8011a40:	2320      	movmi	r3, #32
 8011a42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011a46:	0713      	lsls	r3, r2, #28
 8011a48:	bf44      	itt	mi
 8011a4a:	232b      	movmi	r3, #43	; 0x2b
 8011a4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011a50:	f89a 3000 	ldrb.w	r3, [sl]
 8011a54:	2b2a      	cmp	r3, #42	; 0x2a
 8011a56:	d015      	beq.n	8011a84 <_vfiprintf_r+0x120>
 8011a58:	9a07      	ldr	r2, [sp, #28]
 8011a5a:	4654      	mov	r4, sl
 8011a5c:	2000      	movs	r0, #0
 8011a5e:	f04f 0c0a 	mov.w	ip, #10
 8011a62:	4621      	mov	r1, r4
 8011a64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a68:	3b30      	subs	r3, #48	; 0x30
 8011a6a:	2b09      	cmp	r3, #9
 8011a6c:	d94d      	bls.n	8011b0a <_vfiprintf_r+0x1a6>
 8011a6e:	b1b0      	cbz	r0, 8011a9e <_vfiprintf_r+0x13a>
 8011a70:	9207      	str	r2, [sp, #28]
 8011a72:	e014      	b.n	8011a9e <_vfiprintf_r+0x13a>
 8011a74:	eba0 0308 	sub.w	r3, r0, r8
 8011a78:	fa09 f303 	lsl.w	r3, r9, r3
 8011a7c:	4313      	orrs	r3, r2
 8011a7e:	9304      	str	r3, [sp, #16]
 8011a80:	46a2      	mov	sl, r4
 8011a82:	e7d2      	b.n	8011a2a <_vfiprintf_r+0xc6>
 8011a84:	9b03      	ldr	r3, [sp, #12]
 8011a86:	1d19      	adds	r1, r3, #4
 8011a88:	681b      	ldr	r3, [r3, #0]
 8011a8a:	9103      	str	r1, [sp, #12]
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	bfbb      	ittet	lt
 8011a90:	425b      	neglt	r3, r3
 8011a92:	f042 0202 	orrlt.w	r2, r2, #2
 8011a96:	9307      	strge	r3, [sp, #28]
 8011a98:	9307      	strlt	r3, [sp, #28]
 8011a9a:	bfb8      	it	lt
 8011a9c:	9204      	strlt	r2, [sp, #16]
 8011a9e:	7823      	ldrb	r3, [r4, #0]
 8011aa0:	2b2e      	cmp	r3, #46	; 0x2e
 8011aa2:	d10c      	bne.n	8011abe <_vfiprintf_r+0x15a>
 8011aa4:	7863      	ldrb	r3, [r4, #1]
 8011aa6:	2b2a      	cmp	r3, #42	; 0x2a
 8011aa8:	d134      	bne.n	8011b14 <_vfiprintf_r+0x1b0>
 8011aaa:	9b03      	ldr	r3, [sp, #12]
 8011aac:	1d1a      	adds	r2, r3, #4
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	9203      	str	r2, [sp, #12]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	bfb8      	it	lt
 8011ab6:	f04f 33ff 	movlt.w	r3, #4294967295
 8011aba:	3402      	adds	r4, #2
 8011abc:	9305      	str	r3, [sp, #20]
 8011abe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8011b94 <_vfiprintf_r+0x230>
 8011ac2:	7821      	ldrb	r1, [r4, #0]
 8011ac4:	2203      	movs	r2, #3
 8011ac6:	4650      	mov	r0, sl
 8011ac8:	f7ee fb82 	bl	80001d0 <memchr>
 8011acc:	b138      	cbz	r0, 8011ade <_vfiprintf_r+0x17a>
 8011ace:	9b04      	ldr	r3, [sp, #16]
 8011ad0:	eba0 000a 	sub.w	r0, r0, sl
 8011ad4:	2240      	movs	r2, #64	; 0x40
 8011ad6:	4082      	lsls	r2, r0
 8011ad8:	4313      	orrs	r3, r2
 8011ada:	3401      	adds	r4, #1
 8011adc:	9304      	str	r3, [sp, #16]
 8011ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ae2:	4829      	ldr	r0, [pc, #164]	; (8011b88 <_vfiprintf_r+0x224>)
 8011ae4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011ae8:	2206      	movs	r2, #6
 8011aea:	f7ee fb71 	bl	80001d0 <memchr>
 8011aee:	2800      	cmp	r0, #0
 8011af0:	d03f      	beq.n	8011b72 <_vfiprintf_r+0x20e>
 8011af2:	4b26      	ldr	r3, [pc, #152]	; (8011b8c <_vfiprintf_r+0x228>)
 8011af4:	bb1b      	cbnz	r3, 8011b3e <_vfiprintf_r+0x1da>
 8011af6:	9b03      	ldr	r3, [sp, #12]
 8011af8:	3307      	adds	r3, #7
 8011afa:	f023 0307 	bic.w	r3, r3, #7
 8011afe:	3308      	adds	r3, #8
 8011b00:	9303      	str	r3, [sp, #12]
 8011b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b04:	443b      	add	r3, r7
 8011b06:	9309      	str	r3, [sp, #36]	; 0x24
 8011b08:	e768      	b.n	80119dc <_vfiprintf_r+0x78>
 8011b0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8011b0e:	460c      	mov	r4, r1
 8011b10:	2001      	movs	r0, #1
 8011b12:	e7a6      	b.n	8011a62 <_vfiprintf_r+0xfe>
 8011b14:	2300      	movs	r3, #0
 8011b16:	3401      	adds	r4, #1
 8011b18:	9305      	str	r3, [sp, #20]
 8011b1a:	4619      	mov	r1, r3
 8011b1c:	f04f 0c0a 	mov.w	ip, #10
 8011b20:	4620      	mov	r0, r4
 8011b22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b26:	3a30      	subs	r2, #48	; 0x30
 8011b28:	2a09      	cmp	r2, #9
 8011b2a:	d903      	bls.n	8011b34 <_vfiprintf_r+0x1d0>
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d0c6      	beq.n	8011abe <_vfiprintf_r+0x15a>
 8011b30:	9105      	str	r1, [sp, #20]
 8011b32:	e7c4      	b.n	8011abe <_vfiprintf_r+0x15a>
 8011b34:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b38:	4604      	mov	r4, r0
 8011b3a:	2301      	movs	r3, #1
 8011b3c:	e7f0      	b.n	8011b20 <_vfiprintf_r+0x1bc>
 8011b3e:	ab03      	add	r3, sp, #12
 8011b40:	9300      	str	r3, [sp, #0]
 8011b42:	462a      	mov	r2, r5
 8011b44:	4b12      	ldr	r3, [pc, #72]	; (8011b90 <_vfiprintf_r+0x22c>)
 8011b46:	a904      	add	r1, sp, #16
 8011b48:	4630      	mov	r0, r6
 8011b4a:	f7fc fcc3 	bl	800e4d4 <_printf_float>
 8011b4e:	4607      	mov	r7, r0
 8011b50:	1c78      	adds	r0, r7, #1
 8011b52:	d1d6      	bne.n	8011b02 <_vfiprintf_r+0x19e>
 8011b54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011b56:	07d9      	lsls	r1, r3, #31
 8011b58:	d405      	bmi.n	8011b66 <_vfiprintf_r+0x202>
 8011b5a:	89ab      	ldrh	r3, [r5, #12]
 8011b5c:	059a      	lsls	r2, r3, #22
 8011b5e:	d402      	bmi.n	8011b66 <_vfiprintf_r+0x202>
 8011b60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b62:	f7fd fc95 	bl	800f490 <__retarget_lock_release_recursive>
 8011b66:	89ab      	ldrh	r3, [r5, #12]
 8011b68:	065b      	lsls	r3, r3, #25
 8011b6a:	f53f af1d 	bmi.w	80119a8 <_vfiprintf_r+0x44>
 8011b6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011b70:	e71c      	b.n	80119ac <_vfiprintf_r+0x48>
 8011b72:	ab03      	add	r3, sp, #12
 8011b74:	9300      	str	r3, [sp, #0]
 8011b76:	462a      	mov	r2, r5
 8011b78:	4b05      	ldr	r3, [pc, #20]	; (8011b90 <_vfiprintf_r+0x22c>)
 8011b7a:	a904      	add	r1, sp, #16
 8011b7c:	4630      	mov	r0, r6
 8011b7e:	f7fc ff4d 	bl	800ea1c <_printf_i>
 8011b82:	e7e4      	b.n	8011b4e <_vfiprintf_r+0x1ea>
 8011b84:	080122b5 	.word	0x080122b5
 8011b88:	080122bf 	.word	0x080122bf
 8011b8c:	0800e4d5 	.word	0x0800e4d5
 8011b90:	08011941 	.word	0x08011941
 8011b94:	080122bb 	.word	0x080122bb

08011b98 <__swbuf_r>:
 8011b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b9a:	460e      	mov	r6, r1
 8011b9c:	4614      	mov	r4, r2
 8011b9e:	4605      	mov	r5, r0
 8011ba0:	b118      	cbz	r0, 8011baa <__swbuf_r+0x12>
 8011ba2:	6a03      	ldr	r3, [r0, #32]
 8011ba4:	b90b      	cbnz	r3, 8011baa <__swbuf_r+0x12>
 8011ba6:	f7fd faf7 	bl	800f198 <__sinit>
 8011baa:	69a3      	ldr	r3, [r4, #24]
 8011bac:	60a3      	str	r3, [r4, #8]
 8011bae:	89a3      	ldrh	r3, [r4, #12]
 8011bb0:	071a      	lsls	r2, r3, #28
 8011bb2:	d525      	bpl.n	8011c00 <__swbuf_r+0x68>
 8011bb4:	6923      	ldr	r3, [r4, #16]
 8011bb6:	b31b      	cbz	r3, 8011c00 <__swbuf_r+0x68>
 8011bb8:	6823      	ldr	r3, [r4, #0]
 8011bba:	6922      	ldr	r2, [r4, #16]
 8011bbc:	1a98      	subs	r0, r3, r2
 8011bbe:	6963      	ldr	r3, [r4, #20]
 8011bc0:	b2f6      	uxtb	r6, r6
 8011bc2:	4283      	cmp	r3, r0
 8011bc4:	4637      	mov	r7, r6
 8011bc6:	dc04      	bgt.n	8011bd2 <__swbuf_r+0x3a>
 8011bc8:	4621      	mov	r1, r4
 8011bca:	4628      	mov	r0, r5
 8011bcc:	f7ff fdce 	bl	801176c <_fflush_r>
 8011bd0:	b9e0      	cbnz	r0, 8011c0c <__swbuf_r+0x74>
 8011bd2:	68a3      	ldr	r3, [r4, #8]
 8011bd4:	3b01      	subs	r3, #1
 8011bd6:	60a3      	str	r3, [r4, #8]
 8011bd8:	6823      	ldr	r3, [r4, #0]
 8011bda:	1c5a      	adds	r2, r3, #1
 8011bdc:	6022      	str	r2, [r4, #0]
 8011bde:	701e      	strb	r6, [r3, #0]
 8011be0:	6962      	ldr	r2, [r4, #20]
 8011be2:	1c43      	adds	r3, r0, #1
 8011be4:	429a      	cmp	r2, r3
 8011be6:	d004      	beq.n	8011bf2 <__swbuf_r+0x5a>
 8011be8:	89a3      	ldrh	r3, [r4, #12]
 8011bea:	07db      	lsls	r3, r3, #31
 8011bec:	d506      	bpl.n	8011bfc <__swbuf_r+0x64>
 8011bee:	2e0a      	cmp	r6, #10
 8011bf0:	d104      	bne.n	8011bfc <__swbuf_r+0x64>
 8011bf2:	4621      	mov	r1, r4
 8011bf4:	4628      	mov	r0, r5
 8011bf6:	f7ff fdb9 	bl	801176c <_fflush_r>
 8011bfa:	b938      	cbnz	r0, 8011c0c <__swbuf_r+0x74>
 8011bfc:	4638      	mov	r0, r7
 8011bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c00:	4621      	mov	r1, r4
 8011c02:	4628      	mov	r0, r5
 8011c04:	f000 f806 	bl	8011c14 <__swsetup_r>
 8011c08:	2800      	cmp	r0, #0
 8011c0a:	d0d5      	beq.n	8011bb8 <__swbuf_r+0x20>
 8011c0c:	f04f 37ff 	mov.w	r7, #4294967295
 8011c10:	e7f4      	b.n	8011bfc <__swbuf_r+0x64>
	...

08011c14 <__swsetup_r>:
 8011c14:	b538      	push	{r3, r4, r5, lr}
 8011c16:	4b2a      	ldr	r3, [pc, #168]	; (8011cc0 <__swsetup_r+0xac>)
 8011c18:	4605      	mov	r5, r0
 8011c1a:	6818      	ldr	r0, [r3, #0]
 8011c1c:	460c      	mov	r4, r1
 8011c1e:	b118      	cbz	r0, 8011c28 <__swsetup_r+0x14>
 8011c20:	6a03      	ldr	r3, [r0, #32]
 8011c22:	b90b      	cbnz	r3, 8011c28 <__swsetup_r+0x14>
 8011c24:	f7fd fab8 	bl	800f198 <__sinit>
 8011c28:	89a3      	ldrh	r3, [r4, #12]
 8011c2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011c2e:	0718      	lsls	r0, r3, #28
 8011c30:	d422      	bmi.n	8011c78 <__swsetup_r+0x64>
 8011c32:	06d9      	lsls	r1, r3, #27
 8011c34:	d407      	bmi.n	8011c46 <__swsetup_r+0x32>
 8011c36:	2309      	movs	r3, #9
 8011c38:	602b      	str	r3, [r5, #0]
 8011c3a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011c3e:	81a3      	strh	r3, [r4, #12]
 8011c40:	f04f 30ff 	mov.w	r0, #4294967295
 8011c44:	e034      	b.n	8011cb0 <__swsetup_r+0x9c>
 8011c46:	0758      	lsls	r0, r3, #29
 8011c48:	d512      	bpl.n	8011c70 <__swsetup_r+0x5c>
 8011c4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011c4c:	b141      	cbz	r1, 8011c60 <__swsetup_r+0x4c>
 8011c4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011c52:	4299      	cmp	r1, r3
 8011c54:	d002      	beq.n	8011c5c <__swsetup_r+0x48>
 8011c56:	4628      	mov	r0, r5
 8011c58:	f7fe fab4 	bl	80101c4 <_free_r>
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	6363      	str	r3, [r4, #52]	; 0x34
 8011c60:	89a3      	ldrh	r3, [r4, #12]
 8011c62:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011c66:	81a3      	strh	r3, [r4, #12]
 8011c68:	2300      	movs	r3, #0
 8011c6a:	6063      	str	r3, [r4, #4]
 8011c6c:	6923      	ldr	r3, [r4, #16]
 8011c6e:	6023      	str	r3, [r4, #0]
 8011c70:	89a3      	ldrh	r3, [r4, #12]
 8011c72:	f043 0308 	orr.w	r3, r3, #8
 8011c76:	81a3      	strh	r3, [r4, #12]
 8011c78:	6923      	ldr	r3, [r4, #16]
 8011c7a:	b94b      	cbnz	r3, 8011c90 <__swsetup_r+0x7c>
 8011c7c:	89a3      	ldrh	r3, [r4, #12]
 8011c7e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011c82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011c86:	d003      	beq.n	8011c90 <__swsetup_r+0x7c>
 8011c88:	4621      	mov	r1, r4
 8011c8a:	4628      	mov	r0, r5
 8011c8c:	f000 f884 	bl	8011d98 <__smakebuf_r>
 8011c90:	89a0      	ldrh	r0, [r4, #12]
 8011c92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011c96:	f010 0301 	ands.w	r3, r0, #1
 8011c9a:	d00a      	beq.n	8011cb2 <__swsetup_r+0x9e>
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	60a3      	str	r3, [r4, #8]
 8011ca0:	6963      	ldr	r3, [r4, #20]
 8011ca2:	425b      	negs	r3, r3
 8011ca4:	61a3      	str	r3, [r4, #24]
 8011ca6:	6923      	ldr	r3, [r4, #16]
 8011ca8:	b943      	cbnz	r3, 8011cbc <__swsetup_r+0xa8>
 8011caa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011cae:	d1c4      	bne.n	8011c3a <__swsetup_r+0x26>
 8011cb0:	bd38      	pop	{r3, r4, r5, pc}
 8011cb2:	0781      	lsls	r1, r0, #30
 8011cb4:	bf58      	it	pl
 8011cb6:	6963      	ldrpl	r3, [r4, #20]
 8011cb8:	60a3      	str	r3, [r4, #8]
 8011cba:	e7f4      	b.n	8011ca6 <__swsetup_r+0x92>
 8011cbc:	2000      	movs	r0, #0
 8011cbe:	e7f7      	b.n	8011cb0 <__swsetup_r+0x9c>
 8011cc0:	200001f0 	.word	0x200001f0

08011cc4 <_raise_r>:
 8011cc4:	291f      	cmp	r1, #31
 8011cc6:	b538      	push	{r3, r4, r5, lr}
 8011cc8:	4604      	mov	r4, r0
 8011cca:	460d      	mov	r5, r1
 8011ccc:	d904      	bls.n	8011cd8 <_raise_r+0x14>
 8011cce:	2316      	movs	r3, #22
 8011cd0:	6003      	str	r3, [r0, #0]
 8011cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8011cd6:	bd38      	pop	{r3, r4, r5, pc}
 8011cd8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011cda:	b112      	cbz	r2, 8011ce2 <_raise_r+0x1e>
 8011cdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011ce0:	b94b      	cbnz	r3, 8011cf6 <_raise_r+0x32>
 8011ce2:	4620      	mov	r0, r4
 8011ce4:	f000 f830 	bl	8011d48 <_getpid_r>
 8011ce8:	462a      	mov	r2, r5
 8011cea:	4601      	mov	r1, r0
 8011cec:	4620      	mov	r0, r4
 8011cee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011cf2:	f000 b817 	b.w	8011d24 <_kill_r>
 8011cf6:	2b01      	cmp	r3, #1
 8011cf8:	d00a      	beq.n	8011d10 <_raise_r+0x4c>
 8011cfa:	1c59      	adds	r1, r3, #1
 8011cfc:	d103      	bne.n	8011d06 <_raise_r+0x42>
 8011cfe:	2316      	movs	r3, #22
 8011d00:	6003      	str	r3, [r0, #0]
 8011d02:	2001      	movs	r0, #1
 8011d04:	e7e7      	b.n	8011cd6 <_raise_r+0x12>
 8011d06:	2400      	movs	r4, #0
 8011d08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011d0c:	4628      	mov	r0, r5
 8011d0e:	4798      	blx	r3
 8011d10:	2000      	movs	r0, #0
 8011d12:	e7e0      	b.n	8011cd6 <_raise_r+0x12>

08011d14 <raise>:
 8011d14:	4b02      	ldr	r3, [pc, #8]	; (8011d20 <raise+0xc>)
 8011d16:	4601      	mov	r1, r0
 8011d18:	6818      	ldr	r0, [r3, #0]
 8011d1a:	f7ff bfd3 	b.w	8011cc4 <_raise_r>
 8011d1e:	bf00      	nop
 8011d20:	200001f0 	.word	0x200001f0

08011d24 <_kill_r>:
 8011d24:	b538      	push	{r3, r4, r5, lr}
 8011d26:	4d07      	ldr	r5, [pc, #28]	; (8011d44 <_kill_r+0x20>)
 8011d28:	2300      	movs	r3, #0
 8011d2a:	4604      	mov	r4, r0
 8011d2c:	4608      	mov	r0, r1
 8011d2e:	4611      	mov	r1, r2
 8011d30:	602b      	str	r3, [r5, #0]
 8011d32:	f7f0 f9e1 	bl	80020f8 <_kill>
 8011d36:	1c43      	adds	r3, r0, #1
 8011d38:	d102      	bne.n	8011d40 <_kill_r+0x1c>
 8011d3a:	682b      	ldr	r3, [r5, #0]
 8011d3c:	b103      	cbz	r3, 8011d40 <_kill_r+0x1c>
 8011d3e:	6023      	str	r3, [r4, #0]
 8011d40:	bd38      	pop	{r3, r4, r5, pc}
 8011d42:	bf00      	nop
 8011d44:	200011c4 	.word	0x200011c4

08011d48 <_getpid_r>:
 8011d48:	f7f0 b9ce 	b.w	80020e8 <_getpid>

08011d4c <__swhatbuf_r>:
 8011d4c:	b570      	push	{r4, r5, r6, lr}
 8011d4e:	460c      	mov	r4, r1
 8011d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d54:	2900      	cmp	r1, #0
 8011d56:	b096      	sub	sp, #88	; 0x58
 8011d58:	4615      	mov	r5, r2
 8011d5a:	461e      	mov	r6, r3
 8011d5c:	da0d      	bge.n	8011d7a <__swhatbuf_r+0x2e>
 8011d5e:	89a3      	ldrh	r3, [r4, #12]
 8011d60:	f013 0f80 	tst.w	r3, #128	; 0x80
 8011d64:	f04f 0100 	mov.w	r1, #0
 8011d68:	bf0c      	ite	eq
 8011d6a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011d6e:	2340      	movne	r3, #64	; 0x40
 8011d70:	2000      	movs	r0, #0
 8011d72:	6031      	str	r1, [r6, #0]
 8011d74:	602b      	str	r3, [r5, #0]
 8011d76:	b016      	add	sp, #88	; 0x58
 8011d78:	bd70      	pop	{r4, r5, r6, pc}
 8011d7a:	466a      	mov	r2, sp
 8011d7c:	f000 f848 	bl	8011e10 <_fstat_r>
 8011d80:	2800      	cmp	r0, #0
 8011d82:	dbec      	blt.n	8011d5e <__swhatbuf_r+0x12>
 8011d84:	9901      	ldr	r1, [sp, #4]
 8011d86:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8011d8a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8011d8e:	4259      	negs	r1, r3
 8011d90:	4159      	adcs	r1, r3
 8011d92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011d96:	e7eb      	b.n	8011d70 <__swhatbuf_r+0x24>

08011d98 <__smakebuf_r>:
 8011d98:	898b      	ldrh	r3, [r1, #12]
 8011d9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011d9c:	079d      	lsls	r5, r3, #30
 8011d9e:	4606      	mov	r6, r0
 8011da0:	460c      	mov	r4, r1
 8011da2:	d507      	bpl.n	8011db4 <__smakebuf_r+0x1c>
 8011da4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011da8:	6023      	str	r3, [r4, #0]
 8011daa:	6123      	str	r3, [r4, #16]
 8011dac:	2301      	movs	r3, #1
 8011dae:	6163      	str	r3, [r4, #20]
 8011db0:	b002      	add	sp, #8
 8011db2:	bd70      	pop	{r4, r5, r6, pc}
 8011db4:	ab01      	add	r3, sp, #4
 8011db6:	466a      	mov	r2, sp
 8011db8:	f7ff ffc8 	bl	8011d4c <__swhatbuf_r>
 8011dbc:	9900      	ldr	r1, [sp, #0]
 8011dbe:	4605      	mov	r5, r0
 8011dc0:	4630      	mov	r0, r6
 8011dc2:	f7fb fc3d 	bl	800d640 <_malloc_r>
 8011dc6:	b948      	cbnz	r0, 8011ddc <__smakebuf_r+0x44>
 8011dc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dcc:	059a      	lsls	r2, r3, #22
 8011dce:	d4ef      	bmi.n	8011db0 <__smakebuf_r+0x18>
 8011dd0:	f023 0303 	bic.w	r3, r3, #3
 8011dd4:	f043 0302 	orr.w	r3, r3, #2
 8011dd8:	81a3      	strh	r3, [r4, #12]
 8011dda:	e7e3      	b.n	8011da4 <__smakebuf_r+0xc>
 8011ddc:	89a3      	ldrh	r3, [r4, #12]
 8011dde:	6020      	str	r0, [r4, #0]
 8011de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011de4:	81a3      	strh	r3, [r4, #12]
 8011de6:	9b00      	ldr	r3, [sp, #0]
 8011de8:	6163      	str	r3, [r4, #20]
 8011dea:	9b01      	ldr	r3, [sp, #4]
 8011dec:	6120      	str	r0, [r4, #16]
 8011dee:	b15b      	cbz	r3, 8011e08 <__smakebuf_r+0x70>
 8011df0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011df4:	4630      	mov	r0, r6
 8011df6:	f000 f81d 	bl	8011e34 <_isatty_r>
 8011dfa:	b128      	cbz	r0, 8011e08 <__smakebuf_r+0x70>
 8011dfc:	89a3      	ldrh	r3, [r4, #12]
 8011dfe:	f023 0303 	bic.w	r3, r3, #3
 8011e02:	f043 0301 	orr.w	r3, r3, #1
 8011e06:	81a3      	strh	r3, [r4, #12]
 8011e08:	89a3      	ldrh	r3, [r4, #12]
 8011e0a:	431d      	orrs	r5, r3
 8011e0c:	81a5      	strh	r5, [r4, #12]
 8011e0e:	e7cf      	b.n	8011db0 <__smakebuf_r+0x18>

08011e10 <_fstat_r>:
 8011e10:	b538      	push	{r3, r4, r5, lr}
 8011e12:	4d07      	ldr	r5, [pc, #28]	; (8011e30 <_fstat_r+0x20>)
 8011e14:	2300      	movs	r3, #0
 8011e16:	4604      	mov	r4, r0
 8011e18:	4608      	mov	r0, r1
 8011e1a:	4611      	mov	r1, r2
 8011e1c:	602b      	str	r3, [r5, #0]
 8011e1e:	f7f0 f9ca 	bl	80021b6 <_fstat>
 8011e22:	1c43      	adds	r3, r0, #1
 8011e24:	d102      	bne.n	8011e2c <_fstat_r+0x1c>
 8011e26:	682b      	ldr	r3, [r5, #0]
 8011e28:	b103      	cbz	r3, 8011e2c <_fstat_r+0x1c>
 8011e2a:	6023      	str	r3, [r4, #0]
 8011e2c:	bd38      	pop	{r3, r4, r5, pc}
 8011e2e:	bf00      	nop
 8011e30:	200011c4 	.word	0x200011c4

08011e34 <_isatty_r>:
 8011e34:	b538      	push	{r3, r4, r5, lr}
 8011e36:	4d06      	ldr	r5, [pc, #24]	; (8011e50 <_isatty_r+0x1c>)
 8011e38:	2300      	movs	r3, #0
 8011e3a:	4604      	mov	r4, r0
 8011e3c:	4608      	mov	r0, r1
 8011e3e:	602b      	str	r3, [r5, #0]
 8011e40:	f7f0 f9c9 	bl	80021d6 <_isatty>
 8011e44:	1c43      	adds	r3, r0, #1
 8011e46:	d102      	bne.n	8011e4e <_isatty_r+0x1a>
 8011e48:	682b      	ldr	r3, [r5, #0]
 8011e4a:	b103      	cbz	r3, 8011e4e <_isatty_r+0x1a>
 8011e4c:	6023      	str	r3, [r4, #0]
 8011e4e:	bd38      	pop	{r3, r4, r5, pc}
 8011e50:	200011c4 	.word	0x200011c4

08011e54 <_init>:
 8011e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e56:	bf00      	nop
 8011e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e5a:	bc08      	pop	{r3}
 8011e5c:	469e      	mov	lr, r3
 8011e5e:	4770      	bx	lr

08011e60 <_fini>:
 8011e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e62:	bf00      	nop
 8011e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e66:	bc08      	pop	{r3}
 8011e68:	469e      	mov	lr, r3
 8011e6a:	4770      	bx	lr
