================================================================================ 
Commit: f61af6a88488f097e2d70a2bfa7134c117e19cf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 22:01:14 2020 -0800 
-------------------------------------------------------------------------------- 
Update files for 1442.00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/Include/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperServer.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7d702582763c2227dc484d88423d723753b96e57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:32:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1442_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 27 05:20:06 2020 -0700
Change-Id: Ia88105594d2a841e9529ab414c1b637432e9bf28
Original commit hash: 7ddd9231e1649895f03d6eb1a9834960a51bdaae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 73ed820013322bf893d90e0d6c5397099e8df936 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:32:00 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : [ADP-P][FIVR]Add S0 state to VNN and V1.05 FIVR rail

Changes:

Add Enable Rail in S0  setup query for V1P05 and Vnn Rail

Hide Override External Vnn Rail settings in Sx states

Hide External Vnn Sx Icc Max Value and External Vnn Sx Voltage Value

Hsd-es-id: 16011997971
Original commit date: Wed Oct 21 20:35:14 2020 +0530
Change-Id: I29ca271833ab530a1bd3c0cb310a9ac8b3b3f5f5
Original commit hash: 91953a97ab4f9df7f3b37121ec16f6bc02f6c095

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: e2d157cf967b1185bfe64147d6ebf23098092525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:31:47 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011958088][ADL-P] [LP5 | DDR5 ] MRC changes for ADL-P LP5 and DDR5 boards.

Changes:
Update bit and byte swizzle tables for LP5 RVP.
Add SPD data for DRAM part used on LP5 RVP.
Add new PCD PcdMrcLp5CccConfig to pass LP5 CCC configuration to MRC.
Update SPD address PCDs for LP4/LP5/DDR5 boards.

Hsd-es-id: 16011958088
Original commit date: Fri Oct 16 19:24:26 2020 +0530
Change-Id: Ibffd0e222402cc761b278ba274ced95741029784
Original commit hash: 2de6b32089d5ba2b9703882f36246c3c2ccf599a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: a3a9ca5a449081543e04cb1e9325a36f1040e219 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:31:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Gpio pin mapping fix for lp4 and lp5.

Hsd-es-id: NA
[
Original commit date: Fri Oct 16 15:09:31 2020 +0530
Change-Id: Ibf45bdab8b32646e6db5135413ecb718020de94a
Original commit hash: ac92f1fa617a5271b2515128bf883410901e3335

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 88ff0ef066794f667d75ba7bea87800d4d79ccaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:31:25 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: Honor PCIe _DSM request to keep Power

Ported from CNL:

Commit	792fc2dde865c118bb78b721e76ec91d9fb761e2
CannonLakePlatSamplePkg/AcpiTables: Core power from PCIe slots
should not be removed in case of PSON de-assertion veto If a PCIe
device driver requests to veto core power removal, we should keep
slot power ON as well

Commit	112e8da10b491a325fb0fd35f28c21658b8b1be5
CannonLakePlatSamplePkg/ACPI: Fix core power removal issue in PSON flow
Previous check-in was comparing against a wrong condition. The condition
is fixed with this change

Hsd-es-id: N/A

Original commit date: Fri Oct 23 19:25:20 2020 +0800
Change-Id: I8094f22f616563e374442e693487978eb7b6fa4f
Original commit hash: 6ef67aeca5c5c0e6fc37941325a3f25a7bd6e383

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl

================================================================================ 
Commit: d2aac62dbfc22133595b03a8d49adc13438c45f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:31:19 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remove Board rework compliance code from ADL code base

Removed Board rework compliance driver from the ADL code base.

Testing:
ADL-S System was booting to OS.

Hsd-es-id: 1508417186
[
Original commit date: Fri Oct 23 10:30:53 2020 +0530
Change-Id: Ic196245df894a60221fd13a1f6a830261a6ca499
Original commit hash: 2ca5be6690ad5ee578797507b74d4779ded639e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.h
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.inf
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.c
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.hfr
AlderLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.uni
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/InitStringList.h
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 4893295e8396c3a0fb6396b7a0f081a1144697ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:31:11 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakePlatSamplePkg: Update BIOS Setup for HDA related settings.

Update pin muxing definitions for ADL-P.
Update Sndw/Dmic settings for ADL-P.
Update Tmode supported.

Hsd-es-id: N/A
[
Original commit date: Fri Oct 9 14:54:36 2020 +0200
Change-Id: Iaaca0d7303c102780609b84648cfe9a26f1bfdbe
Original commit hash: 6f7711f4388dff1446eb7a3426effe2d698d97c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 962440aa9cb81b41d8acd61d4e53ba7210b53704 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:31:04 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL C1S][OC] Merged from [RKL S] AC/DC Loadline values not getting programmed correctly

- Issue:
  1. VR Load Line settings can't be programmed by BIOS when OC enable.
  2. Incorrect LoadLine value will cause Vcore be over voltage too higher and might cause CPU burning out.
- Solution: Resolved PCODE mailbox not to config Voltage Limit and TDC related.

Hsd-es-id: 16011759367
[
Original commit date: Fri Oct 23 01:03:45 2020 -0700
Change-Id: Ic938a226ad31cbcf3871f6203abfe4a7ab846095
Original commit hash: dca69594c0260be969b93f86cea6a3c4ddbb4124

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 58bbab543529a6ab6d45cbd96d52fd4d331b1ab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:30:57 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Board Rework option part2

Hsd-es-id: 16011815928,16011815891
[
Original commit date: Tue Oct 27 10:15:48 2020 +0530
Change-Id: Ic922ad7eca10a0587c9d4387878c949d2356ef83
Original commit hash: d0c87c39ff848eb0f5cc0743688fcbe0d0160196

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 056e2edfca34883d592d2cbcbafe5c9fa21a0888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:30:51 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS AEP SCI GPIOs must be GpioHostOwnAcpi
	- Fixed this for ADL-S AEP BIOS
Hsd-es-id: 1508469284

Original commit date: Thu Oct 22 21:19:46 2020 +0530
Change-Id: I4163db37a85dcc717d93f5dec8c46ae2aa5b99fd
Original commit hash: 03421bb4d2f98c75b54d20ec83ea7ed92a348485

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 26af7cea8cd450092f7dc1fad2e93d56259aec8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:30:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 27 07:14:54 2020 +0000
Original commit date: Tue Oct 27 07:14:54 2020 +0000
Original commit hash: 19871a3b182c90ff9c03fe17f1c73abaa1546ca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67e138e1ecd5fb23d493b71cf8abfa72ff63dc72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:30:14 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP-5][integration_step_event] Enable Gate Test for LPDDR-5 Gear2 2200MHz

Code Changes :
1) Remove Hardcoding of tWckPre value in PHY init
2) Use Equation based calculation of WckControl.tWckPre
3) Remove programming of PmSrefConfig.delay_qsync for 2200 Frequency in CTE
   Programming delay_qsync causes dclk to align at wrong phase and
   CTE Test Fails with R_MC_NEW_REQUEST_TO_DRAM_DEC_ON_WRONG_PHASE_2

Hsd-es-id: 16011088146

Original commit date: Tue Sep 29 18:25:51 2020 +0530
Change-Id: Ib8394311a513cb8415dff4577b0af86e33c6fb36
Original commit hash: 404136582d588cdd9309eff358acdee5a83290d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 04838f99f4dca8cb7601dbe2886520fd25c593e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:29:47 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP 1046

Hsd-es-id: 16012007160
[
Original commit date: Thu Oct 22 13:17:48 2020 +0530
Change-Id: I9adb98fd38c56028620a285440b50ffe0596216f
Original commit hash: aac163cfd07aa8ba18554e5f8156b3d8e283ebdd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 494f10491acafa34ad6a3c1771c7d7c11dbcc915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:29:32 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP][CVF] Resources for Flash device

Virtual GPIO 3 is exposed for flash device

Hsd-es-id: 16011901572
Original commit date: Fri Oct 16 14:08:32 2020 +0530
Change-Id: I2228679270a5aace6bfb6c2fd324606d15dff7c0
Original commit hash: f164a923a275c570df61a42f0b917dfe4f94c39b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: ed6de646327a87ce835752838db914787f00309e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:29:13 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakeSBoards: Enable pre-boot DMA protection on ADL-S

Enable pre-boot DMA protection on ADL-S by default.

Hsd-es-id: 2209658433
[
Original commit date: Thu Oct 22 17:18:59 2020 +0800
Change-Id: I17c0d256aa76fb28bf494f9e6e0d4c797fbaa738
Original commit hash: a3a23e227002b58b12b03dfe3b74989d2eb27955

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 117bef0dfd116d56d4c931154fe9d2cec304addc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:28:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Remove EDKII Native mode support from Alderlake BIOS

1. Cleaned up the code for "gSiPkgTokenSpaceGuid.PcdFspWrapperEnable == FALSE" condition
2. Removed "edk" build option parameter from prep batch file

Hsd-es-id: 1508444151

Original commit date: Fri Oct 23 17:09:59 2020 -0700
Change-Id: I14f53b1af2f3376064ea8757cb7dc911757253fa
Original commit hash: e775fc0964b9cb50b8debd2315be3540ee69cee5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 07cee3adabe02d792107e6956e9d12aa79419f42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:28:15 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Fixing KW issue

KW issue #8124 Array Index out of bounds

Hsd-es-id: 22011439806

Original commit date: Tue Oct 20 14:08:12 2020 -0700
Change-Id: I0aeb169cc4e5cbd41ac4f2365551de08cef34de1
Original commit hash: fdefc1f51ccf68f5f631ab2bd335f871836bc036

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c

================================================================================ 
Commit: 68a53f639ba775a84680c4dc97f19ed13551349e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:26:23 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Oct 26 08:29:27 2020 -0700
Change-Id: I1e8625ec64b3dcf0f0fb32609c8fff31bd24dc8c
Original commit hash: 4838eba18a23f97439e04f21e39745d0119c882e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c53bb503f22347f2c4c73f1fc02641de81b27a97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:26:01 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Rst: Fix PCIe policy aquisition

Change to common PCIe config block broke the mPchPcieConfig pointer
update which in turn causes incorrect LTR initalization for remapped
drives. This change fixes the pointer update.

Hsd-es-id: 16011961720
Original commit date: Wed Oct 21 13:17:02 2020 +0200
Change-Id: I6878e12eb1e5cef48c872d6036b9c38dec2f5784
Original commit hash: cf9963a6d7b2b18aa10bbde43c8e91c26e5dbb5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: 8079925c47df524eeb7651b3ec029e82f85c47ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:25:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1441_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 26 00:45:49 2020 -0700
Change-Id: Ie8c9461852306b13992651ff5ea1575ae2b9cd3a
Original commit hash: 3ad4f0442a46d161f1044115ae474ddcc6b64ad7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12432e866d29b0cc796c8d6df6f639e24eb29f85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:25:14 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 26 06:55:56 2020 +0000
Original commit date: Mon Oct 26 06:55:56 2020 +0000
Original commit hash: 0d6e8325a60857879a98194dc815c2edb9e280d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e7477c56b0277c6daf025f0c38110a9c65ab6cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:25:07 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][22011475916][ADL-S] Critical MRC KW issues found in BIOS

Changes:
  Correct several KW issues including uninitialized issue, array index exceeding issue and bit-wise operation in different bits issue.

[Impacted Platform]
ADL

Hsd-es-id: 22011475916
[
Original commit date: Thu Oct 22 21:57:41 2020 +0800
Change-Id: Iad6fe7c76fa460263bc8b0d9882349ffcf44cc96
Original commit hash: 3002178435aace4539024208e1482e346f00a1e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 460f5b4779390eb8b68227ed105d5b1bc56c12cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:23:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Oct 25 05:06:52 2020 -0700
Change-Id: I69ed89b35915f39a5556b54a9d0d0667be11c2f1
Original commit hash: f6b2e04b606bb7cd6156a9e9edfcfff788a3ef44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9aff1cf576ee7524dd14cf73d8846c0e0f946916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:23:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1436_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 24 22:51:12 2020 -0700
Change-Id: I9e69b63cddd3f516ef9247c99d5156822e301182
Original commit hash: 7aa8914a03ece7c564eefd8c51472992dd157093

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 98b715f93fe95d5e7b6087ff2a86a9fb87553a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:22:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 24 03:48:56 2020 -0700
Change-Id: Ieca08ccdaabff64f3733f7591dcb439750906a65
Original commit hash: f8739d71172c3a57f3e691a0ae94b98ac0a83495

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fb87b8ed2cc4e94bd7e440ffc54c55187e85023a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:22:23 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1435_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 23 21:13:41 2020 -0700
Change-Id: I1065c7a814b8252f83f045cbb06282aaf1e734df
Original commit hash: a5f1ef8fb0860bf7eb0a727d7fb8a58b1d48a311

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 951cbe91c00c2529d6186af4c2b78714e6a8bcb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:22:04 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 23 23:04:46 2020 +0000
Original commit date: Fri Oct 23 23:04:46 2020 +0000
Original commit hash: 2a977c9435a42bd79174c76e4bec3b04cc179f99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a1d40416f27d9377210d8540cc394a4a53f49d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:21:56 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012527849][ADL-S | DDR4 DDR5] CPGC should use global start

All CPGC usage in MRC should use global bind.
All channels and MCs should start test with single register write.
Also added SaveOutputs->CpgcGlobalStart to control this feature, enabled by default.

Hsd-es-id: 14012527849
[
Original commit date: Thu Oct 15 21:31:14 2020 +0300
Change-Id: I600e467b900349dfdd53f9bf2fe53de99339c370
Original commit hash: 15d8cff486347631b5368b98f39bbdbb46451f5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e69ece16a36c57571e1d6ea80316ad4c763bf107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:21:15 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 23 19:43:49 2020 +0000
Original commit date: Fri Oct 23 19:43:49 2020 +0000
Original commit hash: 77e2f4575ad336e5cff47c58b98963421e1607da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7cc1167a63bcda7b8229e2f4b7fdb758fb929891 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:21:07 2020 -0800 
-------------------------------------------------------------------------------- 
[SGx]: Remove Non-POR SGx feature from ClientOneSiliconPkg

This is the 2nd part of the changes to remove all SGx from Client BIOS.

Hsd-es-id: 14012684832
[
Original commit date: Wed Oct 14 15:15:04 2020 -0700
Change-Id: I090cd351a9892b247fec3b5641600676c814a68c
Original commit hash: 6bb93f3010783ba0f33aa610ebd59d169959e504

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuSecurityPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuSgxConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/SoftwareGuardLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/BaseSoftwareGuardLibNull/BaseSoftwareGuardLibNull.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/BaseSoftwareGuardLibNull/BaseSoftwareGuardLibNull.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: bb86b9af10c009010d1283339c5fd37109477b24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:19:59 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Adding lockdown policy option to not set EISS

Adding option to LockDownConfig to disable setting EISS bit when setting
lock bits in both SPI and eSPI. This is requested for PFR region update.

Hsd-es-id: 18013456106
[
Original commit date: Tue Oct 20 12:14:26 2020 +0200
Change-Id: I7b4277e48f1c6fe375724e437705717dd90850bb
Original commit hash: 31ef64d1ccba61264e6054146b00e4568e9179bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/EspiAccessPrivateLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/EspiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiAccessPrivateLib.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LockDownConfig.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 252c32b63b40bd21ad4435b94972dd384c0a0823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:19:45 2020 -0800 
-------------------------------------------------------------------------------- 
C1S,ServerSiliconPkg: Cleanup remaining support for CDF and LBG.

The Gen2 branch is not supporting CDF PCH nor LBG.
Thus constructions like:
 - !if $(PCHTARGET) == "LBG"
 - !elseif $(PCHTARGET) == "CDF"
 - PCHTARGET_CHOICE = EBG;LBG
 - CDF_SC_FLAG=1
 - IsCdfPch()
was removed.
While EBG has 16 rootports the Gpe.asi was corrected.

Hsd-es-id: 1507805215
[
Original commit date: Tue Oct 6 19:10:52 2020 +0200
Change-Id: I98a5383346ed51d0597be400854720c2ac802b4d
Original commit hash: 427e482e4e43285d138f27882765ba4c9f8b4f74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 30ff75987bec4f6dc36211a5ad9e44be4e117707 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:19:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 23 06:19:17 2020 -0700
Change-Id: Ic8ca15d5f28a09eb2c5c1d1df09abe1b9a774363
Original commit hash: 24c440ada9f8a12ae6128ff6c7c75751aa85605b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8f381fceb0975e99d99332dd5e0279a2a052dcc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:19:31 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Setting the SATA LED to B14 for PCH P.

Sata LED GPIO pin is updated to B14

Hsd-es-id: 16011484365
[
Original commit date: Tue Oct 20 17:26:30 2020 +0530
Change-Id: I62f6680431f9ae07d52a5fd0c6a8e11118ebed7d
Original commit hash: 47944aa0ab5f76a3314e8be5bb291ee2a87b3ac3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: c9a7f69a3b043e5eae169acb08c729069718d597 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:19:18 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Added gpio changes from Rev 0p81

Changes
1.Added gpios for Camera.

Hsd-es-id: 16011994471
[
Original commit date: Tue Oct 20 11:32:53 2020 +0530
Change-Id: Ibe63c3c0605ff59aaa2974c58dc80b12c8dcd382
Original commit hash: 64158532800ef1cc8c0cccce0764be53c8aa9fed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 6759d01d3fe6d163bf516a999cfd99b9b7aa6b2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:19:04 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Board rework option  for RVP

Changes
1.Adding rework setup opton.
2.Adding board rework check in RTD3 for inclusion of devices in
 rework scenerio.

Hsd-es-id: 16011815928,16011815891
[
Original commit date: Wed Oct 21 08:25:17 2020 +0530
Change-Id: I4e4acaeb028df1801fc306102e7761ee4e56d92e
Original commit hash: a9a4e64f7557a9b3357738eca0f8994e1098baa3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 82b2d6c8761b6f99b66323a4f9e0c8ccb0c83432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:18:54 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Fixing KW issue

1.#8010: Pointer 'CodecListEntry' returned from call to function
'AllocatePool' at line 593 may be NULL and will be dereferenced at line 595.

2.#8328: Pointer 'GetNhltOedConfig(NhltTable, NhltTable->Header.Length)' returned from call to function 'GetNhltOedConfig' at line 431 may be NULL and
will be dereferenced at line 431.

Hsd-es-id: 16011991611
[
Original commit date: Wed Oct 21 10:24:16 2020 +0530
Change-Id: Ie216865c0504ef1aa4f5faac0bba15a7021d424c
Original commit hash: a1264f4a42ce2811b8ce4967b81c0904d59866e3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: a89f89de98fc9c6817d8da728c11943683812497 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:18:35 2020 -0800 
-------------------------------------------------------------------------------- 
Passing BIOS debug settings as the Debug token payload - take #3

Issue: Get Debug Token command is now supported on CSME FW side. BIOS can enable it.
Resolution: Enable Get Debug Token command.
Impacted: All C1S projects.

Hsd-es-id: 14011509221

Original commit date: Wed Oct 21 12:59:37 2020 +0800
Change-Id: I1287f717cbee8f47f3ed163e7b426a298f643ebf
Original commit hash: 804a803f3e5b089291c036f3a5303d7fabf9d5b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 48cb674f691c0e7cfbd76a48a1a6a82c5583bd16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:18:03 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Update the ADLP PatchTable to satisfy the RVP GpioPad mapping.

- Updated the code to use the Patchtable from AlderLakePBoards folder.
- For GPP_B15: Enabled ISH_GP_7.
- For GPP_F11/F12/F13/F16: Enabled PchSerialIoSpi[SERIAL_IO_SPI1]
- For GPP_H8/H9: Disabled I2C4
- Support Touchpad and TouchPanel-2 from same I2C0 controller.

Hsd-es-id: 16012007324
[
Original commit date: Tue Oct 20 13:21:22 2020 +0530
Change-Id: I57426e1020103d3624bbd80a7b0a1021aed0c393
Original commit hash: 4073667a104e41dd5b27cd45877449805e609e91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 38f62bf70af8935cbf5ff5e8854ae041e648a38c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:17:15 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 23 05:13:58 2020 +0000
Original commit date: Fri Oct 23 05:13:58 2020 +0000
Original commit hash: 975f01492b286e0261cebe4da2d4e51deb9632b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93c59d00d0e324352d4b540f05d7088bbfe91022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:17:06 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][1308073566][ADL MRC][DDR5] Cpgc error status issue

Issue:
 RunIOTest reports DDR5 ch0 error even when per-byte status is all pass on this channel.

Root cause:
 Channel 0 instance of MCx_CHx_CPGC_ERR_TEST_ERR_STAT reports the aggregate status of all channels.
 Hence it will report error in ERROR_STATUS[15:8] on ch0 whenever ch1 has errors.

Solution:
 Use proper mask when reading MCx_CHx_CPGC_ERR_TEST_ERR_STAT.ERROR_STATUS in DDR5 / LP4 / LP5

Hsd-es-id: 1308073566
[
Original commit date: Thu Oct 22 18:25:15 2020 -0700
Change-Id: I039172c304c7cfe12ad978d7f0352a483336d76e
Original commit hash: fe044685da9f77407bc29abfd51ef063628aa8a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 987becfba20fec8554e81c3844a1aa80b7651057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:16:54 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/UpdList: Update UPD list for coreboot

Add 'GpioOverride' FSP-M UPD for coreboot build.

Note: This UPD is already in TGL open source.

Impact Platforms: ADL
Hsd-es-id: N/A

Original commit date: Thu Oct 22 16:31:08 2020 +0530
Change-Id: I68573515ecfd09b59369b3b3c0e17015b2b82509
Original commit hash: dc8f411cbac63a201903070f4b961ab88c7a4151

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 698c3a51bf6061f1ea5c58c5c69aeec5e238fe79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:15:11 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc:  THC fails to work due MISO pad inversion set

- Added Inversion disabling flow duiring THC IO Pads configuration

[
Hsd-es-id: 14012799545
Original commit date: Thu Oct 22 11:22:55 2020 -0700
Change-Id: I05459a612e63f8703c415d80eec1b69b464152be
Original commit hash: 778658741a8d76b7a65c47c85574e1234aa8693a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: fdc891deea332db3577fd0ce6991d1d13611cf1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:13:26 2020 -0800 
-------------------------------------------------------------------------------- 
PeiPchInitLib: Enabling ModPHY core power gating for unassigned lanes

Request is for BIOS to read the FIA LOS registers to determine which lanes are unassigned and set their reg_enable_pwr_gating to 1

Hsd-es-id: 14012217025
[
Original commit date: Thu Sep 24 13:50:03 2020 +0530
Change-Id: I7404878dd81a5f56c65df50c9f1ff6dc838bcb40
Original commit hash: 1f74a46e8bb17f8a3894e628e4ef8749a5474fb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf

================================================================================ 
Commit: ce74f43d903c5f1a23185cd5d271d681ecb6d3df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:13:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 22 08:04:43 2020 -0700
Change-Id: I2e6187ad769a5277cde4b065b5aa10b1389a7493
Original commit hash: 456b102c2575c799c9810a1ff6313edec73c4986

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b12d5778c889062b57f5834ea5990e9cc4996463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:13:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1434_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 22 08:02:24 2020 -0700
Change-Id: Id65e43a4eb3692ba0c0fe30a4a8cbb3249757e1e
Original commit hash: a899edfa9a1f2890bf403e3c4bce0f8a66403b38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cc6bb522e6a70551cb88f547b12bbb0efbfba6f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:12:13 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] Change the default setting of DebugPrintErrorLevelLib."

This reverts commit 4e2e91f4e7e8c617729ee86c979c1755ae14ae76.

Hsd-es-id: 1508458681
Original commit date: Thu Oct 22 00:08:10 2020 -0700
Change-Id: I7df452dd2b35011c5594c4066c9962f2f82d00c1
Original commit hash: 22c7f68f976f00bbf43f7c0db673d0ee05851e27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformPeiLib.dsc

================================================================================ 
Commit: f7aa1af840074859dfc5f79ca938cb099459942c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:11:41 2020 -0800 
-------------------------------------------------------------------------------- 
Capsule update: Set bootstate to true to indicate the first boot after capsule update.

This is missed in monolithic update, add it back

Hsd-es-id: 1508448882
[
Original commit date: Mon Oct 19 10:34:02 2020 +0800
Change-Id: I3eff94cadba4df06692992e5688b7e1e678ade6f
Original commit hash: 9261cccdb9620c5381be8d8416ecf8e13275d40f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf

================================================================================ 
Commit: 119aa6187cdea4915052a1e32e4d82ac81540e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:11:31 2020 -0800 
-------------------------------------------------------------------------------- 
Chasm falls: add topswap control in ucode update to support seamless recovery

Hsd-es-id: 16011960286
[
Original commit date: Tue Oct 20 13:40:59 2020 +0800
Change-Id: I01c14c326a8f5a9c0e115d89e51591164f48a73a
Original commit hash: f189fdd042cba6a80ad50f81b9d9b6c5f93a6702

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h

================================================================================ 
Commit: c902c0c7439c01d2c723528c17a30d4aa287c87f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:11:23 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S][ADL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI

Hsd-es-id: 22010434906
Original commit date: Mon Oct 12 15:34:23 2020 +0800
Change-Id: I676ff3744870ef62743cd09ccb58550076dac6e1
Original commit hash: 2dc6afafd9bc85e1cb37c992d6247af7e5227b25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeOpenBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: 76597acfdf517bdde8481529e44d07d307d6c022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:10:55 2020 -0800 
-------------------------------------------------------------------------------- 
PS dynamic cutoff values configuration through BIOS

Add setup option to enable/disable PS Dynamic Cutoff
Modify MailboxWrite input value

Hsd-es-id: 22011260878
Original commit date: Thu Oct 22 10:36:14 2020 +0800
Change-Id: Ibcc656873a0fe80d0937e48cdf6322a1f3db33ab
Original commit hash: b3725e20b6c54ff5c4ec45488b31f38a7235ce89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: b295fbc87e9981a8667b8415c84947da8bf3f980 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:10:21 2020 -0800 
-------------------------------------------------------------------------------- 
PEP Constraint Refactoring.

Add PCH PCIE GFX card and WWAN support to Generic PEP Constraint update ACPI method.

Hsd-es-id: NA
[
Original commit date: Tue Sep 29 18:28:18 2020 +0530
Change-Id: I605f9b97fdfcb5c05f21a4664925da45757389cd
Original commit hash: 839928acb40380248361c15dcbabbcd70869cd5a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepCpuPcieEp.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepPchPcieEp.asl

================================================================================ 
Commit: e6ee5a6e32491e38c4ae98f4efb56c10c1771bc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:10:12 2020 -0800 
-------------------------------------------------------------------------------- 
RPE:[ADL] Additional checks to make sure TPM Clear executes correctly

Added code to clear TPM without changing Platform Hierarchy.
Also added code to handle TPM clear in case TCG2 protocol is installed
later in DXE phase after RPE driver execution.

Hsd-es-id: 16011963033
[
Original commit date: Mon Oct 19 18:14:12 2020 +0530
Change-Id: I92c0a19d961973949548a2abcbd19fd5cf0703c3
Original commit hash: 53fd6680be8b37c221968eb4626ec55ef4f8a124

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: 1e08c0e51d2cdfbabd373cf9445736a5ddbba32a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:09:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Update CVF GPIO's.

Update CVF GPIO's for ADL-M.

Hsd-es-id: 16011532501
[
Original commit date: Wed Oct 21 14:37:02 2020 +0530
Change-Id: Ifbc2873e1621fadb474a3a31d24ee1c5a957aeaf
Original commit hash: 28c7757ee199d6f9232059c19d7911bddaf74347

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 76805ca6f4475f30ad06c8250c2c029a5544d41d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:08:43 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: PcdMouseEnable unexpectedly got changed (Disable -> Enable) during min-platform refactoring

Setting PcdMouseEnable to FALSE since UEFI does not support PS2 Mouse.

Impacted: All ADL platforms.

Hsd-es-id: 1508389150
Original commit date: Fri Oct 16 14:48:04 2020 +0800
Change-Id: I6cec0cf6b742418b4358e593ec9c31083b8c923e
Original commit hash: 4bc51153cf3eca97b339888133fe47c1c32a7080

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: b74b26fdbc7a02b85a3e87186e202b5f1b02ebd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:08:29 2020 -0800 
-------------------------------------------------------------------------------- 
Capsule update: correct the flash region type for Me update

Hsd-es-id: 22011398132
[
Original commit date: Mon Oct 19 11:20:00 2020 +0800
Change-Id: I8b197b930712fd1507076f9a5ab1607fd42f14e9
Original commit hash: 03f526ee28201f74de230f64b211236db0632c32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c

================================================================================ 
Commit: 210878516ddf6f003bf35ed898582094acbc8bff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:04:54 2020 -0800 
-------------------------------------------------------------------------------- 
[SGx]: Remove Non-POR SGx feature from ADL Platform Pkgs

This is part 1 of the changes to remove all SGx from Client BIOS.

Hsd-es-id: 14012674322
[
Original commit date: Thu Oct 8 13:35:41 2020 -0700
Change-Id: I1f9f9ad74c305302c1028dd5146a88e952a80846
Original commit hash: 0a9b29942e4992d1a290f668dcb98b538141d6a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 0bdbf4f43b0c5ee4f10ce5fec7ba2c12d74c51e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:03:46 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP]:BIOS support for new Device PMAX

Ported the changes from ICL platform

Hsd-es-id: 16011589724
[
Original commit date: Thu Oct 15 08:49:47 2020 +0530
Change-Id: I88e26ce534b1c611fab01972636169dc15462150
Original commit hash: 802dae8581545392e49b60e9a654355392c44302

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PmaxDev.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: d70d0ab7abcf49b3db5d32d32210d5f8dece28f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:03:15 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLake/CapsuleUpdate: Fix Microcode update failure issue

Add the missing type value for FLASH_ACCESS_REQUEST structure.

Hsd-es-id: 16011960245
Original commit date: Mon Oct 19 10:28:54 2020 +0800
Change-Id: I655e31406f5dd447f2ee8f00f28a54af8c731ac0
Original commit hash: 91d560be98a100d463f3f00716288600348b1d38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c

================================================================================ 
Commit: 2033e5f24fa63890fb8ea9d6c204c0c32f2b01f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:02:53 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][SCT] Test item "DriverModelTest\AdapterInformationProtocolTest" fail

  Correct the return value to meet the UEFI spec 2.8.

Hsd-es-id: 1508356104
[
Original commit date: Thu Sep 17 15:11:59 2020 +0800
Change-Id: I36a38c007716721c1059f7fdaa2d65e069d7dff3
Original commit hash: e4a056d33950a4ef22a28b826100732d7decd9b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c

================================================================================ 
Commit: 1dd3c2fa9c89c5c66cbaf3de5292e80f2885d63a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:02:46 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables: Fix typographical error in FAN Participant files

Fix typographical error in FAN Participant files.

Hsd-es-id: 1508440725
[
Original commit date: Wed Oct 21 15:12:35 2020 +0800
Change-Id: I3a7c4a32c56db0035dae4b6f639b2851a39cd656
Original commit hash: 052514fdfee94a934466f56a175ea3576de58c98

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl

================================================================================ 
Commit: 56b30f46e2ca912812b58acf460b881623ec8b9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:02:02 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 21 07:09:46 2020 +0000
Original commit date: Wed Oct 21 07:09:46 2020 +0000
Original commit hash: b5b13dcb422a3aa91d6b825d330d7ea456918143

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b2d1abfe412210b8b569350ce5ace4da4c17a2c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:01:55 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22010445519][ADL-S | DDR5] Late Command Training

Enable Late Command Training for DDR5
1. Enable the MrcLateCommandTraining for DDR5.
2. Add DDR5 check in ShiftPIforCmdTraining
3. Add DDR5 CA Victim-bit rotation for CADB tests.
4. CmdTimingCentering: use wider binary search range when in CMD 2N mode

Additional Changes:
- Add DDR5 2DPC ODT table in SelectTable_DDR5()
- Use MAX_RANK_IN_CHANNEL in MrcSetMrShadows, for 2DPC support

[
Hsd-es-id: 22010445519
Original commit date: Wed Oct 14 14:13:08 2020 -0700
Change-Id: Ib8463dd30f8028a1ef83156e1d6595edb6ec10cf
Original commit hash: df740c860651c11f43bf17922ff38936333b3281

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 26d9fec9518ec07bdf30221459cc73145a53c507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:01:13 2020 -0800 
-------------------------------------------------------------------------------- 
with CLkREQ disabled, BIOS is not programming DLSULPPGE and DLSULDLSD

Hsd-es-id: 14012740773

Original commit date: Fri Oct 16 16:57:05 2020 +0530
Change-Id: I284a2826cd361dcbbe885dafb285f743a0e47cf2
Original commit hash: 6dcf2c2adf624499e0faeb403f6a844048d67bee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: 35e0ef16fb012eb859eda7fcc99ffa23acb22d0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:00:50 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/UpdList: Update UPD list for coreboot

Add 'TmeEnable' FSP-M UPD for coreboot build.

Note: This UPD is already in IceFspBinPkg open source.

Impact Platforms: ADL
Hsd-es-id: N/A

Original commit date: Mon Oct 12 17:00:54 2020 +0530
Change-Id: I74b980ba0c7b418d4c2b29a6653c64deff75972e
Original commit hash: 3ce03849a354f00c38ad9e6f57258d8c0c783711

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: e8ae7c79d0ee6210b89984c52d4e30f5b243e35d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 21:00:25 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/VTd: Mitigation to unblock validation when use 3rd party IOMMU un-compliant devices

Update the exeption list for ADL-M.
The exception list should be dependency on SKU TYPE

Hsd-es-id: 22010590616

Original commit date: Fri Sep 11 10:56:29 2020 +0800
Change-Id: I2f44ca57ad2ec0e43cde8211708e0b3131d61cc8
Original commit hash: 4836a1906c2bb1725bca16d66c1d3be7cf5c4df2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf

================================================================================ 
Commit: a84cad736ad8f844dedebc8bc9c576c0b1052aa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:59:24 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][VP_platform]SUT boot fail with BSOD on Daily BIOS v1431_00_524

Set Storage d3cold/d3hot settings as D3Cold as default

Hsd-es-id: 1508454375
[
Original commit date: Tue Oct 20 10:32:42 2020 -0700
Change-Id: I1025ddf020bf48503e735d32d8d07574278762b6
Original commit hash: e32d5670ffdf67d2e05b0e473d14a6b10d3734e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c5f89261840e71a5d678a3651d562f6f7344d0f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:59:07 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 20 18:55:57 2020 +0000
Original commit date: Tue Oct 20 18:55:57 2020 +0000
Original commit hash: f107f67b647cb7ec5fc6cc1385f6bfe57ff47f41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 306dc103f55e2862c155f7d099882b78f599fa3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:58:50 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 20 11:38:03 2020 -0700
Change-Id: I256cbdee23e99b4d8b14f64df5f5b038507f3bb5
Original commit hash: 6e47a8b0515a1040f397010dd68418e4307dc50b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fadc5cd635aec13d604ab411203a86ee422f006d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:58:41 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][14012760658][ADL-S][DDR5][TxDqDelay out of range warnings during WRTC]

Issue:
 MRC issues "out of range warning" for TxDqDelay during EWRTC2D / WRTC on DDR5 in asymmetrical config.

Root cause:
 ChangeMargin with WrTDdr5 param was accessing all ranks instead of populated ranks only.
 Starting from B0, TxDqsDelay reset value is MAX, hence sweeping unpopulated ranks leads to out of range warning.

Solution:
 Add a populated rank check inside ChangeMargin.

Additional changes;
 - cleaned up unused code: MrcOffsetCorrectionPre and MrcDdr4DeviceMap

Hsd-es-id: 14012760658
[
Original commit date: Mon Oct 19 20:51:45 2020 -0700
Change-Id: I6245144a62015db90c87ca6c30f2e11b57aa616a
Original commit hash: c61e7737dbdccfdecd2fda0b0391c4a5d08e207e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: d30c53a81631c47db845d3c8afeae34cea9ad109 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:58:07 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][VP_platform]SUT boot fail with BSOD on Daily BIOS v1431_00_524

1. Fixed parsing precedence while checking for the presence of storage d3cold/d3hot setup menu.
2. Set Storage d3cold/d3hot settings as D3hot

Hsd-es-id: 1508454375
[
Original commit date: Tue Oct 20 03:43:33 2020 -0700
Change-Id: I8ab8b55af0b440b5eba0aefeccf1f2bb93c40703
Original commit hash: 6dff9c59b01cb4797e1d6ea3d68feec4a3d02a9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieStorage.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieStorage.asl

================================================================================ 
Commit: fc2130a63a5e944daba1055e1baaa5fe680c07ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:51:42 2020 -0800 
-------------------------------------------------------------------------------- 
<ClientOneSiliconPkg:PcieRp>PCIE Port 8x redirection settings not set correctly by BIOS

We were skipping the programming for Port80 redirection because of wrong check in the condition, fixed the off by one error.
Corrected RevId UINT8 comparison with 0xFFFF

Hsd-es-id: 1508258968
[
Original commit date: Thu Oct 1 16:24:56 2020 +0530
Change-Id: I00272b2cb612a51dee1c655937aadd55e453f038
Original commit hash: 2de5ad7efbbebb730e9fc1c8359401fc2ceff0a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: beb1ee4c92b08a9589dd6a8516b577ca391d88f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:51:34 2020 -0800 
-------------------------------------------------------------------------------- 
VT-d: DMAR.HAW must be updated dynamically

Issue:
DMAR.HAW should be reported as 46 bits in case of enabled MKTME, in case of
disabled MKTME it should be 39 bits.

Changes:
1. The value of HAW for EDK2 VT-d info PPI is set dynamically basing on state
   of MTKME.
2. The value DMAR.HAW is set dynamically based on the MTKME state.

Impacted platforms:
ADL

Hsd-es-id: 16011933368
[
Original commit date: Mon Sep 28 14:02:25 2020 +0200
Change-Id: Ib71c63dbe8413f3008fc4bb00e4a0a3f50f2e0c8
Original commit hash: 378ac4d124a07585d699f5d86c39ad6a39d7822c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.inf

================================================================================ 
Commit: 376e6dcca8f5613925273ad5f436bef1a0bba4c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:51:09 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Gop Configuration
    - Display Configuration for ADL-P

Hsd-es-id: 16011950656

Original commit date: Thu Oct 15 14:26:15 2020 +0530
Change-Id: Ic33257f638ff652f7392e3fa9320ea666973f1c2
Original commit hash: f7eb09a5d98ca21c8ea28b9c5e5f57f0358db52b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: a048986bd04b93750cbd9f15a7ef0a1ef18a2d47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:50:49 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update support in XHCI init

Update support in Usb controller initialization.
Moved IP version detection to FRU layer.
Removed dependency on PchInfoLib.
As a futureproofing added UsbHandle as a param to all callbacks.

Hsd-es-id: 18012731088

Original commit date: Tue Aug 11 10:58:00 2020 +0200
Change-Id: Id090a0475efb13e7a0d855227ee6fe5570ee43c0
Original commit hash: 392a2660e79116f6ea6d2decdfb67edb270533cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PeiUsbFruLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer4.inf
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 045f5005b7ac782f5c403e6e556c16766acf8041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:50:41 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S+ADP -S] [BIOS] : Fix ProcessorTraceMemLength do not match with RTIT_TOPA_MEMORY_SIZE

MSR value of 560 is not getting changed when processor trace memory allocation is varied between 4Kb and 128MB
RTIT_TOPA_MEMORY_SIZE is from 0 to 15 to indicate 4Kb and 128MB.
but ProcessorTraceMemLength is used 0x1000 * threadscount to indicate 4Kb.

This patch is to revert algorithm "MemRegionSize = (UINT32) (1 << (RequestedMemSize + 12));"
in PeiProcessorTraceMemoryAllocationLib.c

Hsd-es-id: 16011841573
[
Original commit date: Tue Oct 13 11:12:14 2020 +0800
Change-Id: Ib28ed4b26c7a1c91828d1391729e64c32426ef4b
Original commit hash: 40b615a4c6f460156fed006203de898581ba41df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 5717d2ba4a1a971804eeeaa18b494785754c99b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:50:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Change the default setting of DebugPrintErrorLevelLib.

Set DebugPrintErrorLevelLib to PeiDxeSmmDebugPrintErrorLevelLib for
common.
Set DebugPrintErrorLevelLib to BaseDebugPrintErrorLevelLib for
PEI_CORE in FSP API mode and SEC.

This patch support set the DebugErrorLevel in the BIOS Debug Configuration.

Hsd-es-id: 1508454765
Original commit date: Mon Oct 19 10:08:14 2020 +0800
Change-Id: Ib10d6792326642d652e703b9b1b4cb651dbb69db
Original commit hash: e51ccc4cd1089571925bb9bf4c7c985abe6eddfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformPeiLib.dsc

================================================================================ 
Commit: bf9099718a6f98ce7ebb6a51f93e67e26087489d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:50:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1432_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 20 01:04:33 2020 -0700
Change-Id: If4dc3825f5cc7cbbd0d5b883593f8803877485fb
Original commit hash: de1df920e97d247d4353006fc42cb9defb1c1ff8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9bc49980ce4f8e43d53fa1dfdd045a8ffea5a615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:49:35 2020 -0800 
-------------------------------------------------------------------------------- 
PMR must be cleared in post-mem for pre-boot DMA protection disabled

Changes:
1. Added check before programming VTdBar whether it's already enabled.
2. Moved ClearDmaProtectionSetByBootGuard to post-mem.
3. SA RC checks if PreBootDmaMask is enabled, before clearing PMR.

Impacted platforms: ADL

Hsd-es-id: 22011077091
[
Original commit date: Thu Oct 15 08:28:58 2020 +0200
Change-Id: I368490271592e5f243e7d9563eb99bd263bef5cb
Original commit hash: fd7e58230143e317c6fc5a90e4fb960e06bb6d27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: ffd3412eb4f2feec9494d32351b6f6092e2c4d96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:48:44 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Removed MEBX_DATA_HOB"

This reverts commit bdb170702dbe795c28621ab43325c0cfb205a92e.
which cause ME15 1st boot hang after flash IFWI

Hsd-es-id: 18013136850

Original commit date: Mon Oct 19 20:32:52 2020 -0700
Change-Id: I6293d27d2301cfa37c5d70c923e9ab1d3b74b28f
Original commit hash: 4be28522b316b4f07e6c8abb69df6682907d13fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/ActiveManagement.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf

================================================================================ 
Commit: 87830c979fb01057a2c23e1f519c6a28da2a899d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:47:41 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] - Change CPU Fan to 100% until while debuging HW thermal issue

Add test option "CPU Fan Control"
  - 0:   Fan control by OS/BIOS/DTT
  - 75:  Fan is always running in 75% speed
  - 100: Fan is always running in full speed

Hsd-es-id: 1308082472
Original commit date: Tue Oct 20 02:33:04 2020 +0800
Change-Id: I8a90b2ebe10cb0d8e31b283e6801b65a1cb5cfe5
Original commit hash: dbff1d580c8ce66c5e26f916ca39a213f876e99a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.h

================================================================================ 
Commit: 530f0506b8d298c97198728346b0cb1e5ebc6bb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:47:30 2020 -0800 
------------------------------------------------------------------------------- 
[ADL-P/M] Storage D3 hot BIOS support

Added D3hot Support for storage devices for both VMD and non VMD cases.

Hsd-es-id: 22011506018

Original commit date: Wed Oct 14 20:50:39 2020 -0700
Change-Id: I24982d6cfbf97d1e2c584cfc83bddb8ef590aaeb
Original commit hash: df4a151e4dc726020ad0d11db8c40fee1009ed3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieStorage.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieStorage.asl

================================================================================ 
Commit: 72999e8659a5e7beea91ef4f53e2720dab1c59d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:47:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 19 20:33:14 2020 +0000
Original commit date: Mon Oct 19 20:33:14 2020 +0000
Original commit hash: b87cb16c17130170d53d01c92dd1c00951871465

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31cff3683afa292a3b6b6d4b208d7daf3f14cfa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:47:10 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012745755][ADL-S | DDR5] [Enable VSSHI Global Bypass mode]

Enable Global VSSHI bypass mode on DDR5 per latest desgine requrements.

Hsd-es-id: 14012745755

Original commit date: Sat Oct 17 14:30:13 2020 -0700
Change-Id: Ic1eac17953b57a96a31acf69cc855b4f5ec638d1
Original commit hash: 41d770d16928abea35f6020b145472133ca6eb40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7d5528cbc440fa9cd3d6e708625a547ab5861a89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:46:56 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Update VTIO SDEV table to ACPI v6.3

Update VTIO SDEV table to ACPI v6.3

Hsd-es-id: 16011783250
[
Original commit date: Tue Oct 13 17:52:57 2020 -0700
Change-Id: I0948821f8f6116dd62fcba1998fac264fda1af73
Original commit hash: 67aee94649f4ee3de3d10df41602ffad5ee72426

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h

================================================================================ 
Commit: f961b20156d16256e0d7520039f94739cf5640de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:46:38 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\Uart\: Missuse of DXE_RUNTIME in SerialIOUartLib

- Added constrains in LIBRARY_CLASS
- Added new DxeRuntime Lib for Serial IO Uart

[
Hsd-es-id: 22010858531
Original commit date: Wed Aug 19 12:00:20 2020 -0700
Change-Id: I0684dc93f4d6f5b9ad8fcf31342d94ba57ad0196
Original commit hash: 699f0477b73abfea678a3a88ef0c06aa828a7084

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/PlatformPkg.dsc
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf

================================================================================ 
Commit: 7d46640d8934aa6f0f9b9c7424f6b1a46ff480c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:46:31 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Gpio: PECI GPIO (pad_cfg_dw1_peci.iosstate) io_standby state is programmed incorrectly

[
Hsd-es-id: 22011185410
Original commit date: Thu Oct 15 10:31:10 2020 -0700
Change-Id: I4de87e918818ad40b9622b4ba417b041e2eef9e5
Original commit hash: d7799c8b8641235e51bc325d820cb1b67e601f8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c

================================================================================ 
Commit: f2784ebdae8fd890adf0d5c90c4d3fc20b0096a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:46:25 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver:  Incorrect parameter passed to Microsecond delay in ThcLibPrivate.c

- Fixed timer value by creating new delay macro for THC usage only

[
Hsd-es-id: 22011302978
Original commit date: Fri Oct 16 15:12:59 2020 -0700
Change-Id: Ia8073dc9e52ec598997f9f59bd4f9230765520cd
Original commit hash: cbf952c0f4d3494640d27ab4d4a2b2270ead6c9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: a229ee56504f652ccd12eb60f95a037e5536ab77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:45:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Oct 19 08:50:06 2020 -0700
Change-Id: Idfbffcb91b8a39ae0702e487a483413ad2ea87e0
Original commit hash: ad981ad525b2a0385a4d87ecf68c9643442f44b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2f26d413def1f575208f0c051488289a1c943657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:45:08 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : Changed SATA DEVSLP Port 1 GPIO

Changes : As a part of [ADP-S][GPIO] Update SATA Pin Mux

Hsd-es-id: 16011484365
Original commit date: Wed Oct 14 15:19:33 2020 +0530
Change-Id: I244c6bb091a74e6c02460ab05678b0f07ced445a
Original commit hash: a89f6e4445c2f68be663ccf1529fe6e36d98ae9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 5b157475ff467a3e67f12f95263fa3c11d19f043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:45:04 2020 -0800 
-------------------------------------------------------------------------------- 
Removed MEBX_DATA_HOB

Affected platforms: ADL and future platforms
Changes:
1. Removed MEBX_DATA_HOB structure.
2. Removed all usages of gAmtMebxDataGuid.
3. Removed ActiveManagementLib as no more used.
4. Removed ManageabilityMode, RemoteAssistance and AmtKvmEnabled fields from
   AMT_PEI_CONFIG and their usage from code.
5. Made some minor changes.

Hsd-es-id: 18013136850
Original commit date: Fri Sep 25 14:11:57 2020 +0200
Change-Id: I7d47a199eeb12a1d2f41e3e63e6f878fa6082b60
Original commit hash: ba110f199e5c45ab71519b071e743eed0c35d3d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/ActiveManagement.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf

================================================================================ 
Commit: 52580dd339eb4b4fe01b0790034bfaba2cfbaa3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:44:54 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] TBT: Add TCSS capsule code for ADL-M and fix format for TI PD FW version

TI PD FW version fix is ported from TGL.
TI PD FW version does not have same format compared with Cypress PD FW.
Example of TI PD version is: F309.02.8D, so change the explain part to
decode TI PD fw version correctly.

Ported from Change-Id I9babcc4954a950dab3a52608ee46d0005311ad9e

Hsd-es-id: 16011824593
[
Original commit date: Mon Sep 28 01:07:48 2020 +0800
Change-Id: Ie5d30f927364aec06d6b89a946ff85e2f059fda9
Original commit hash: c3c544b4a830f9a6a185a339f46a5aa3e4759170

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 2fc998379caa2144d61a069e4d1a2bbbb70e7306 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:44:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1431_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 19 01:30:47 2020 -0700
Change-Id: I2b126457d3eaf7ed897f5c876f941b0cbc898bd9
Original commit hash: 50c93b795762730c4fb1650fdabde1d94b5df640

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a1a2b35fff92b81fb53abcdfd7558a9464ef80f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:44:43 2020 -0800 
-------------------------------------------------------------------------------- 
Prepering to addsupport RPL

Hsd-es-id: N/A
Original commit date: Fri Sep 25 15:47:27 2020 +0800
Change-Id: I5ebd591173fef191fef48f76c896373f67832d6c
Original commit hash: 971c6137ad320f2bb03737f61ef001bf3e4b8c71

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 044e22471b10cfbd63de974e444418fe9f709a86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:44:39 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP]:Change scope of ITBT device from \_SB.PCI1 to \_SB.PC01 in code base.

Hsd-es-id: N/A

[
Original commit date: Mon Oct 19 12:10:56 2020 +0530
Change-Id: Ib2fa8d02c9aed97bfb0c79dfb7bc2ae0518f1b76
Original commit hash: 810b162a905f4348ba37639db07278c4dd4e6ca1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 7a80acc0c9ddc0e1b533208d3258cba4798e7bf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:44:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]:Policy default mismatch with Setup Default - SataConfig

Replace COMPARE_AND_UPDATE_POLICY macro by UPDATE_POLICY to skip policy and setup default settings check of SataConfig.

Hsd-es-id: 1508329432

Original commit date: Thu Oct 15 18:39:55 2020 +0800
Change-Id: I9cecdfbff0f31dda806e1d787c256d4197a39e6b
Original commit hash: f953f7ad4a7981fee3627a7932e312daca79b296

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 611512771ab656834304829ba4ca0e83b5abb4ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:44:30 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]: Policy default mismatch with Setup Default - SerialIoConfig

Replace COMPARE_AND_UPDATE_POLICY macro by UPDATE_POLICY to skip policy and setup default settings check of SerialIoConfig.

Hsd-es-id: 1508329967
Original commit date: Fri Oct 16 11:23:21 2020 +0800
Change-Id: Ib04465cb0ee31f6df7b68f032e5f7e141e607502
Original commit hash: c6e446662e4f60b57f44afa65345d854c6d66ccf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: a704bb792810dd9053e4de3ca7d71b075a089f6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:44:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS Aep dTBT Controller1 porting missing.
     -  GetDTbtRpDevFun checking condition to RP23, which is causing assert in BIOS for AEP TBT1 controller RP is 25.
     - Device & Fnction porting are missing in Asl which is causing ACPI_DEVICE_ERROR while booting to OS.
     - some code related to Tbt RP25 is commented out.
     - Booted fine to OS with both TbtController enabled in ADL S AEP.
Hsd-es-id: 16011912592

Original commit date: Mon Oct 12 12:02:54 2020 +0530
Change-Id: I5a2774ddac240b4fd80a0b6e819663e5dc81e747
Original commit hash: 8f8d73dcd9a3f52963f605fa71edccc5ab53c449

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 1f45981f108f42fb42c3be2ecf7440c754314d50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:43:39 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Gpio: [ADP-S][GPIO]: Update ISH GP Pin Mux

Changes : Updated ISH GP Pin Mux

Hsd-es-id: 16011941331
Original commit date: Wed Oct 14 13:51:56 2020 +0530
Change-Id: I92d8dafe6d9406b2d6f2b77e319a2123af9cf19e
Original commit hash: 234d843cd756fc9554283c71af41f08bb86e2658

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 2a600bf86a44d21221cc908bae38e4d02f13b2a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:42:20 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fsp: Support Clean build in Fsp build

1. Fix all files generated by BuildFsp.[cmd|sh] that missed to clean
2. Fix BuildFsp.cmd /clean don't have any functionality to clean files.
  Actual behavior:
    BuildFsp.cmd AlderLake /clean don't have any functionality to clean files.
  Expect behavior:
    BuildFsp.cmd AlderLake /clean needs to clean files that generates by BuildFsp.cmd.
3. Align Fsp*Upd.h path between BuildFsp.sh and BuildFsp.cmd
  Actual behavior:
    (a) Fsp*Upd.h generates on ClientOneSiliconPkg/Include on BuildFsp.cmd
    (b) Fsp*Upd.h generates on ClientOneSiliconPkg/Fsp/Include on BuildFsp.sh
  Expect behavior:
    We need to have align path ClientOneSiliconPkg/Fsp/Include between BuildFsp.cmd and BuildFsp.sh
4. Remove redundant function PreBuildRet() and CopyBin() on BuildFv.sh
5. Change SKU project setting from required to optional on bash.
  Actual behavior: clean behavior only works on "BuildFsp.sh AlderLake [AlderLakeS|AlderLakeP] GCC -clean"
  Expect behavior: clean behavior should work on "BuildFsp.sh AlderLake GCC -clean" (TeamCity Script use the case)
6. Default Fsp build need to copy FSP related binary from <Product>FspPkg to <Product>FspBinPkg
  Actual behavior:
    (a) It works on BuildFsp.sh AlderLake AlderLakeS GCC -d32
    (b) It doesn't work on BuildFsp.sh AlderLake AlderLakeS GCC
  Expect behavior: clean behavior should work on "BuildFsp.sh AlderLake GCC -clean" (TeamCity Script use the case)
    Both (a) and (b) need to work.
7. FspPkgPcdShare.dsc needs to have align behavior between BuildFv.cmd and BuildFv.sh.
  Actual behavior:
    (a) BuildFv.cmd will copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg
    (b) BuildFv.sh won't copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg
  Expect behavior:
    Both (a) and (b) need to copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg.
    And FspPkgPcdShare.dsc need to add to .gitignore on <Product>FspBinPkg to prevent developer mis-commit
8. <Product>FspPkg/.gitignore shouldn't exist TigerLakeFspPkgExtConfig.dsc, and <Product>FspPkgExtConfig.dsc
have been obsoleted by --pcd, so remove it.

Windows:
  ADL-S: BuildFsp.cmd AlderLake /clean
  ADL-P: BuildFsp.cmd AlderLake /clean

Ubuntu:
  ADL-S: BuildFsp.sh AlderLake GCC -clean
  ADL-P: BuildFsp.sh AlderLake GCC -clean

Hsd-es-id: 1508447047

Original commit date: Sat Oct 17 17:56:06 2020 +0800
Change-Id: Ib1402aa8cf7cc6682670c1a6badb4cfa006cf650
Original commit hash: 33db104054ebf70ec59542c9872583deae9ab4c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/.gitignore
AlderLakeFspBinPkg/FspPkgPcdShare.dsc
AlderLakeFspPkg/.gitignore
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 0ea8251e25f10c7f44cd7e3adcdd1054ece62eb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:42:15 2020 -0800 
-------------------------------------------------------------------------------- 
<Product>BoardPkg: Change the default target from VS2017 to VS2019

Change VS2019 as default on ADL onward project

Hsd-es-id: 1508447061
[
Original commit date: Mon Oct 19 07:46:59 2020 +0800
Change-Id: Ic5a8b852d95599ea000d8fe52803c356b0dd92e0
Original commit hash: f54a4c5af72587b8a042dea753b2378c9e8e64f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PrepareBaseTools.cmd
AlderLakeBoardPkg/prebuild.bat
ClientOneSiliconPkg/Fsp/BuildFsp.cmd

================================================================================ 
Commit: 0323b50f27a9f7df59d533bf1ae0177dbb85b5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:41:53 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Correct the device path into correct type.

  1:In this case, the type should use like the change, please reference.
  UEFI spec 2.8- 10.3.5.5 (page 320)
  2:Set VendorDeviceNode.Guid to the value of the driver Signature.

Hsd-es-id: 1508365036
[
Original commit date: Tue Oct 13 10:10:16 2020 +0800
Change-Id: I8e53c20dbc0badc8f265777c84e0afb4ff489b6c
Original commit hash: 071062dcea93854a831bbbf85c97f46f2c5f22ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/Include/TelemetryCommon.h
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.inf
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.inf

================================================================================ 
Commit: 00daf1e2d2528c9d3269c58f271bf686c930c8ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:41:38 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL M] Add the SA VR domain Options under VR Configuration

 Add the SA VR domain Options under VR Configuration

Hsd-es-id: 16011818306
[
Original commit date: Tue Sep 29 17:25:28 2020 +0800
Change-Id: Ib252d2c399200902b32d5879615752c8032717a7
Original commit hash: 1d22e94377f7bbb55de43046c8a17bfa533ebef7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OcSetupVariable.h
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: aa6e9a430640d17ec5944b7bf54f93e046ce829b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:41:28 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Oct 18 05:42:34 2020 -0700
Change-Id: I07a69272d24c5c68c03aa00fca993ed2e07252fb
Original commit hash: 347f6a8778bd4ae55d47d86806f8f0073a441683

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8004fde45a70049eb47f264eba7d490af2641c04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:41:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1427_00

Hsd-es-id: no sighting
Original commit date: Sun Oct 18 05:39:47 2020 -0700
Change-Id: Ia884b185efe2ac293d154298e004c30c06d5279a
Original commit hash: 519ca1725e867fd8b0badb0d3431bfbb8ffd89f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8dde499a7df915aff0d4cf0ac7b0d2969e1c86fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:40:31 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 17 05:48:26 2020 -0700
Change-Id: I76e2a22604128cc02bdd0465bf19880c3fd94214
Original commit hash: f4df5d84c625f7a55b57a0c2eec801c561418508

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5dcccf46e828d40e811c409d44e076e7551cebc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:40:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1426_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 17 05:45:51 2020 -0700
Change-Id: Ia744de157bf41898f42c0ae95e570d3bccd1d2fd
Original commit hash: 9d727190ce66aded868e15bdf61ea90ef475e8ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a5b60fd0ffe3bd0dd791653c44b69b7ebb262bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:39:31 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 16 22:21:15 2020 +0000
Original commit date: Fri Oct 16 22:21:15 2020 +0000
Original commit hash: a74b8a996fb3cf7bc7eedf055f88e26919eabde4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90a2cd4985ee6db801eaf6ab8dab03867a68f746 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:39:24 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012743588][ADL-S | DDR4 DDR5][B0 updates from poweron]

MRC updates from ADL-S B0 power on:

1. Add B0 ucode patch 80000005.
2. MiniBios: change BIN size from 1MB to 2MB, due to additional ucode patch size.
3. Added DDRPHY_COMP_NEW_CR_VCCDLLCOMPDATACCC1 to save/restore array.
4. MrcForceClkAlignCalibration: poll for mdll_cmn_mdlllock and clkalign_complete_level only on populated CCC instances.
5. MrcPhyInitSeq3: poll for PmFsm.initdone_status only on populated DATA / CCC instances.
6. MrcJedecInitDdr5: Put MR3 after MR10 in JedecInitSequenceMultiCyclePDA, because MR3 is trained as PDA before MR10,
   and MRS FSM has to run non-PDA MR's before PDA MR's.
7. Read Leveling: keep RxFifoRdEnFlybyDelay = 0 (RxDqFifoRdEnRank0ChADel). This fixes read issues in Gear1.
   Use 4 tCK guardband in RxFifoRdEnTclDelay to prevent roundtrip latency being too tight.
8. Phy init:
   - program CccMdllCtl2.mdll_cmn_ldoffcodelock and DataMdllCtl2.mdll_cmn_ldoffcodelock
     using same formula as DllCompSwCapCtrl.ldoffcodelock
   - program the new maxdccsteps field in DATA_CR_DCCCTL14, CCC_CR_DCCCTL9 and DDRPHY_COMP_CR_DCCCTL4.

Hsd-es-id: 14012743588
[
Original commit date: Fri Oct 16 12:56:49 2020 -0700
Change-Id: I394333397a4da55cfe2b5db0cac29ae3629b61d4
Original commit hash: a6993c3b2571311defc53d3220fd79fd1f198ad3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7d2cc6484e3bf28f07d33afbe935608a5c4f30d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:39:14 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Bds: Virtual keyboard is still appearing after disabling the virtual keyboard option in bios

- Removed Pcd Check for docking station

Hsd-es-id: 16011556883

Original commit date: Thu Oct 15 11:36:34 2020 -0700
Change-Id: I971ad02ba0c6725695b9d6702aad11b53b2139c0
Original commit hash: 4ad7678c8143021a97c28e7cae5820cc05bcb3a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 8d930d4c47e8bf583c713f52cbb51f4e7a9ce03b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:38:50 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Pch\AcpiTables\Dsdt; _STA BIT3 Update

- Update BIT3 in _STA for motherboard resources to meet ACPI specification

Hsd-es-id: 14011786272

Original commit date: Thu Oct 15 10:06:29 2020 -0700
Change-Id: I2803be46442b50e8e5b31cb49fcd5a6fb238596e
Original commit hash: 28ed1a863a24008ae82381ff6ccd13c191ec8fc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesTglLp.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiController.asl
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartHiddenController.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: 8711f99de71f04a39c9f5ee93a08951d7b3a2d6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:38:19 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Board S03 GPIO update

Hsd-es-id: 1508377389
[
Original commit date: Thu Oct 1 15:26:33 2020 -0700
Change-Id: I0de92447552b7549700a30571f72226e735df968
Original commit hash: fbd715a86e8660af08a29f6132525fcb7ed8e888

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: f341120370085fdfd612dd13009428229704db16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:38:11 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Updating UEFI WiFi Core57-22 binaries

Updating UEFI WiFi binaries to Core54-21.120/1.1.8.20274.
Merged version for GfP2 + TyP

Hsd-es-id: 22011540544
[
Original commit date: Thu Oct 15 14:17:22 2020 +0530
Change-Id: I7731421c6cae42078c7ed8cd23c1911eb22b01ed
Original commit hash: f603bb0d4ec781f22dfcee3e2f62f59a595a5ef6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 770a767d7aedad8bf79a88d256a616b45d788706 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:38:03 2020 -0800 
-------------------------------------------------------------------------------- 
PeiPchFiaLib: FIA programming update

FIA CPTPOTO and CPTL1OTO need to be set to 1 (default value)

Hsd-es-id: 14012736532
[
Original commit date: Wed Oct 14 09:15:16 2020 -0700
Change-Id: I42f0a36d12cc1781fa47642f32c520bf3d4713cb
Original commit hash: 4b1d737835429a78bb4bcb0b103e4f93d617772d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: 3346c8400809a873f2d50ca01154f63d0177d61c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:37:55 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PMC hung waiting for SB Completion while running S0ix and WR cycling

BWG from r1p3 onwards do not mention programming of CPG Exit Link Clock Wake Disable
(DCTL2.CPGEXLCWDIS). This change removes that for PCH-S.

Hsd-es-id: 22011524430
Original commit date: Mon Oct 12 14:37:58 2020 +0200
Change-Id: I1d05b49f4902b65e7115d0f47b578126f7e50f19
Original commit hash: 10faefae29b92d615cd6f631c471e1e96db76993

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 08e9f510e7996252f1f47ad2b1a33383f78afc16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:37:32 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 16 16:50:46 2020 +0000
Original commit date: Fri Oct 16 16:50:46 2020 +0000
Original commit hash: 3b131bb86167a127500d7ee02f9756aeceba5f1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6900f2bad06b92a915a3823ba56e1639cc8261b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:37:23 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][14012727472][ADLS][DDR5][Timing violation due to false register configuration tREFSBRD]

Issue:
  Timing violation observed for refresh same bank to activate.

Root cause:
  The spec timing is 30 ns (54 tck @3600) while the register configured value is 24 tck.

Solution:
  Configure the following fields and create corresponding getset accesses:
            MC0_CH0_CR_TC_ACT_STRUCT.trefsbrd
            MC0_CH0_CR_SC_GS_CFG_TRAINING_STRUCT.Block_cke
  Update getset routines to access PBR_Issue_NOP field and set it to 1 for DDR5

[Impacted Platform]
ADL

Hsd-es-id: 14012727472
[
Original commit date: Thu Oct 15 16:22:02 2020 +0800
Change-Id: I93ca29c46ba54c0557cb66bd370087e07a2a841a
Original commit hash: 1159e6c9a9f471933d581ee43d822d2124d0fd19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: c075696a51d83a441ba99cdf1d301658e492dbfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:37:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 16 09:36:02 2020 -0700
Change-Id: Iaffd498769f31c71825ba148811b5d34ec046d06
Original commit hash: 415f26142625c96da0e22964f2061a6be989a320

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6db5904721569ec21dc7b95771d2ffd1f5c9e4b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:36:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1425_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 16 09:33:34 2020 -0700
Change-Id: Ic73d48b49ef17bf268bcc6bb50991dc81662a8e0
Original commit hash: e15c538084c1fdcd9328c6872956cc021ebe48f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bb56bafcb3be805013f82e31b4a3a324a6641e4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:35:30 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Set PWRMBASE to POR
Since boot issue is fixed in model, SIMICS check is removed now.

Hsd-es-id: 16011650312
[
Original commit date: Thu Oct 15 19:00:40 2020 +0530
Change-Id: I1d0ec5b7eb20255f79daa89ea6fa0e7945595600
Original commit hash: 673230383a03846dc5816bac3586224a283ff6d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: cc01084f56fcda2e584013fb0dbfb2c586d17554 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:34:50 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - PmcAdrConfig

Replace COMPARE_AND_UPDATE_POLICY macro by UPDATE_POLICY to skip policy and setup default settings check of PmcAdrConfig.

Hsd-es-id: 1508329305
Original commit date: Thu Oct 15 17:55:21 2020 +0800
Change-Id: I1fef61ec11abc6a091c8c33154138e5d96c8c5d2
Original commit hash: eb7a076efbcde09ce6b7de9645b58b5ae9425c3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 1b640d02c16343de038ab4ff35c84adf07d8af48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:34:42 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - PchPcieConfig

Replace COMPARE_AND_UPDATE_POLICY macro by UPDATE_POLICY to skip policy and setup default settings check of PchPcieConfig.

Hsd-es-id: 1508327325
Original commit date: Thu Oct 15 17:40:33 2020 +0800
Change-Id: I0908e60eaefa6edc14c201f80b6ce91e62defc51
Original commit hash: 72e15951f60088235dcf951a90e8d4311ec07127

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 00f65a4906986634ee04032822dbaef4764f0666 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:34:33 2020 -0800 
-------------------------------------------------------------------------------- 
Enable support for Integrated Mebx.

Removed legacy MEBx binaries and support.
Enabled support for Integrated MEBx

Hsd-es-id: 18013196749
[
Original commit date: Fri Oct 9 12:48:14 2020 +0200
Change-Id: If2a63916a78b0a938b62e285349b3376a815c721
Original commit hash: bab2daa3a7afc4350e9e73c91dcd80dfd784b669

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/AmtSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Dxe.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 204d1612800a1cb0ae6a77c557aeb59c85ccc017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:34:04 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 16 06:10:57 2020 +0000
Original commit date: Fri Oct 16 06:10:57 2020 +0000
Original commit hash: 5a3817d68c0be39991d9913764e6daabbe701778

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bcd782a8da3a108068de90764440a0c1f9118c9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:33:46 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22010445501][ADL-S | DDR5] Read Voltage Centering 2D Training

Enable Read Voltage Centering 2D Training for DDR5
1. Enable OemReadVoltCentering2D for Ddr5.
2. Don't run PerBit1DCentering for DDR5.

Hsd-es-id: 22010445501
[
Original commit date: Fri Sep 25 23:27:50 2020 +0800
Change-Id: I6dec48d837fdece7dc91a170198f6889dcf43889
Original commit hash: 813409c62773afff18b97507a24e89129c3cda64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 20d271113f4624cd05410ff004aa71d622c02d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:33:29 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] GOP 1011

Hsd-es-id: 16011948794
[
Original commit date: Thu Oct 15 19:10:58 2020 +0530
Change-Id: I19b62874a22a3b6255114244c97d38948f0e7c53
Original commit hash: a2e04cfc4a02b0febf853cf00d2fef084a951748

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 59463812276c087dcafffabcfd375e3b1f909b6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:32:01 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Revise comment in RVP ACPI SSDT

Revise comment of I2C touch panel in RVP ACPI SSDT.

Hsd-es-id: N/A
[
Original commit date: Thu Oct 15 09:25:40 2020 +0800
Change-Id: Id5d310bd6ae280d85a34b25831351922e0cefd70
Original commit hash: 44d69a8f22dd9248ee3491de150ed94247087ff6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl

================================================================================ 
Commit: 96c815271bdd586990c24daba6460a1f8b0ab960 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:31:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Dekel Recipe update for DMI to resolve DMI_PMREQ_TIMEOUT issue
Dekel recipe for DMI
fixed DWORD53, 54

Hsd-es-id: 16011857548

Original commit date: Thu Oct 15 21:33:21 2020 +0530
Change-Id: I3dc0cad8b1b4ae3eb0625cae9853776b2b824d2a
Original commit hash: b3c221472f9cb885e9d4d20dfad1ff16dc5e186d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 55faff93c294611836220ff8c430a4eec85d6bf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:30:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 15 07:41:29 2020 -0700
Change-Id: Id7e7a9fd8964c7b2f5d11668baec96265bf41700
Original commit hash: bf224808b4a2ea969bdc9c66d86e01f78a421bf9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6be92cf5a4fcfc98bf4d78b50dc44ed3bc1a25b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:30:30 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1424_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 15 07:39:15 2020 -0700
Change-Id: I1399e02528a3f8e15fa5cc8e42d303abcf3fc777
Original commit hash: 326076067dfb8ec745795f04108a7302bb5760fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 109795b57eaf1b9b68861a0b9fafb672cf7f048e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:30:07 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] BT Tile support

1.Adding BTLC method
2.Adding a new GUID in BT DSM for Tile

Hsd-es-id: 16011822763
Original commit date: Tue Oct 13 18:52:01 2020 +0800
Change-Id: I324243d35e9c58c5c374d74f397b1879035b982d
Original commit hash: a42c5ceae406f671e7b297d26b4dd12cd60fb723

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtTile.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: eeee5e67ba8abb10c6e0cc0108b8b67027df3b7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:29:57 2020 -0800 
-------------------------------------------------------------------------------- 
MeExtMeasurement: [ADL] Fixed mismatch of LeafHashAlgorithm and LeafCertFingerprint in Heci files

Fixed - Bios Issue - bios is not reading the LeafHashAlgorithm
and LeafCertFingerprint from HECI file correctly.

Hsd-es-id: 16011946838
[
Original commit date: Thu Oct 15 14:42:30 2020 +0530
Change-Id: I8e90e264ce2c2149bb0615cad77250a32ac05e61
Original commit hash: c39ccc53ffe9908080cf68e444605eab52161ca0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h

================================================================================ 
Commit: c6dc4b01c7a6383533ff41ad7791709a86fed046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:29:49 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Add support for ADL-P AEP Board
Added ADL-P AEP BIOS Support
- Added BoardID
- GPIO changes
- PCIe HSIO mapping changes
- USB OC mapping changes
- Display Configuration

Hsd-es-id: 16011854665

Original commit date: Wed Oct 14 14:09:01 2020 +0530
Change-Id: Id189c4ef548d2c1151248ac8ae49cbec931af284
Original commit hash: 0236975b1454a3d80d8de793740c4049988c29fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 5fbdde4e0799fd592477c7d11ba29107b8cf7c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:29:30 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Gpio: GPP_B16 and GPP_B17 must be mapped to I2C5 SDA, SCL as per RVP document.

Changes : As a part of [ADP-P] Update I2C Pinmux

Hsd-es-id: 18011690811
Original commit date: Tue Oct 13 15:19:05 2020 +0530
Change-Id: If7302246929c7f8303477ed8ae3fb15e15f659dd
Original commit hash: 1beb37a0c5ec39820cedc6e743d7413d77b065b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: afa74ecd1944fb8ba4e98a685413fe602bc5ee3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:29:22 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib: Update ISH_CONFIG settings directly without warning message

Update ISH_CONFIG settings directly without warning message.

Hsd-es-id: 1508325724

[
Original commit date: Thu Oct 15 15:44:00 2020 +0800
Change-Id: I3dd26325003e66bebadc1148edb1fadb217d1bd8
Original commit hash: a22c841a30806af9eb8b7e25edbe380285796d72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: ab67b24bd6558d785b9dca8cd0e4bc001fc63f2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:29:14 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib: Update ISH_PREMEM_CONFIG settings directly without warning message

Update ISH_PREMEM_CONFIG settings directly without warning message.

Hsd-es-id: 1508325750

[
Original commit date: Thu Oct 15 16:05:54 2020 +0800
Change-Id: I3f770bfe7da00393623080567b8db371ce83f7a1
Original commit hash: 34324bec4e6a512ff26dc3d0ccecff9f0d0f34a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 161a1bdbf2db1750dde369c92dd95ff1f9227d23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:28:36 2020 -0800 
-------------------------------------------------------------------------------- 
IFWI [ADLS_ADPS] [A0] Unable to Generate Crashlog.bin File on CONS profile

Remove CpuCrashLogDevice set disabled from setup config patch table.

Hsd-es-id: 16011825432
Original commit date: Thu Oct 15 12:28:29 2020 +0800
Change-Id: I1200d27bb7128c8698afbc07c3b9d3fd7328178d
Original commit hash: 2585e7d7df75eace81fa8cb4478401b94f443e1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 352d692092f289911c7481f53db48d176246e6b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:28:07 2020 -0800 
-------------------------------------------------------------------------------- 
[MebxFeaturePkg] Add Mebx Setup Driver

Added Mebx Setup Driver to MebxFeaturePkg.

Hsd-es-id: 18013134190
[
Original commit date: Fri Oct 2 14:37:53 2020 +0200
Change-Id: I6ad57faa9670e958a50ad8888eccca14a5ea6f9e
Original commit hash: 7dfb5b5440b3a98aa1ed6f75c041e96cc96577d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/AmthiMsgs.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/MebxData.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc
Features/Manageability/MebxFeaturePkg/Include/MebxFeaturePostMem.fdf
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni
Features/Manageability/MebxFeaturePkg/Readme.md

================================================================================ 
Commit: e077fccc8619369f0e89c413ff54f0447085b69c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:27:23 2020 -0800 
-------------------------------------------------------------------------------- 
Fix policy default mismatch for SA IPs
IpBlock - CpuPcieRp
Fixing mismatched default values of Upd, Config Block and Setup Option for IpBlock-CpuPcieRp

Hsd-es-id: 16011810042
[
Original commit date: Mon Sep 28 13:38:55 2020 +0530
Change-Id: I47882485fbc1b17bb2571a91fe6c83d78c9db157
Original commit hash: 5f7c6fc734b0dc8715edd6fd220b6fefe95bc27a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 9d69ec9751f9d8d0e9950526530cc2e699017840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:26:50 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/VTd Code restructring


Hsd-es-id: 22011424989

Original commit date: Fri Oct 9 16:43:34 2020 +0800
Change-Id: Ib972dda7d02ecf489e7c8ca463371e295d453f21
Original commit hash: 3e681b397c222108169aef79c0afd4347e1bb481

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: dc3001e2e18e970bfd5a4d78f3378f0a2a228158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:26:37 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Fru\AdlPch\Incude\AcpiTables\Soc\SocCmnSsdt: Added SocCommon SSDT that will takeover SOC Wake/Notify handling

Part 2
- New SocCommon SSDT table
- Added new ACPI APIs:
-- SPTS - SOC Prepare to Sleep
-- SWAK - SOC Wake
-- New API to Install ACPI table

[
Hsd-es-id: 2209236352
Original commit date: Tue Sep 22 15:20:38 2020 -0700
Change-Id: Id36ab465ba23fcc087d23d59ec3babdee9c17317
Original commit hash: 5ada26dab1212d20fabe8a34eef969cc84d353d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/EC/Asl/Bat0Virt.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.inf
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: f05d96c0e3c2b08110cd920ee1b39b5adc84364b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:26:29 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 14 22:00:56 2020 +0000
Original commit date: Wed Oct 14 22:00:56 2020 +0000
Original commit hash: 9d932fa36ef1a63eafc1fc9816208357d675c391

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 95f63705ad165a024839dacd2b690ad01f5cd4ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:26:22 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011770659][ADL-S | DDR5] Add DQ Swizzle Programming and ECC Support to Write DQ DQS Retraining

1. Add 2DPC support in DDR5 Byte Swizzle Training
2. Add GetSet support for:
 GsmIocRetrainSwizzleCtlByteSel   - WrRetrainSwizzleControl.dataretrain_bytesel
 GsmIocRetrainSwizzleCtlBit       - WrRetrainSwizzleControl.dataretrain_dq[0..7]
 GsmIocRetrainSwizzleCtlRetrainEn - WrRetrainSwizzleControl.dataretrainen
 GsmIocRetrainSwizzleCtlSerialMrr - WrRetrainSwizzleControl.dataserialmrr
 GsmIocRetrainInitPiCode          - WrRetrainRank[0..3].initpicode
 GsmIocRetrainDeltaPiCode         - WrRetrainRank[0..3].deltapicode
 GsmIocRetrainRoCount             - WrRetrainRank[0..3].rocount
 GsmIocRetrainCtlInitTrain        - WrRetrainControlStatus.inittrain
 GsmIocRetrainCtlDuration         - WrRetrainControlStatus.duration
 GsmIocRetrainCtlResetStatus      - WrRetrainControlStatus.resetstatus
 GsmMccDeswizzleByte              - DESWIZZLE_LOW/HIGH.Byte_[0..1], DESWIZZLE_LOW_ERM/HIGH_ERM.Byte_[0..1]
 GsmMccDeswizzleBit               - DESWIZZLE_LOW/HIGH.Bit_xx,DESWIZZLE_LOW_ERM/HIGH_ERM.Bit_xx
3. Refactor MrcWriteDqDqsReTraining() and ProgramDeswizzleRegisters() to use the new GetSet enumerations
4. Retraining is disabled by default in BIOS Setup and enabled in MiniBios.

Hsd-es-id: 14011770659
[
Original commit date: Wed Sep 9 15:48:51 2020 -0700
Change-Id: I8544a27fa072a6ed00d79cfdacbaadc65f47bd92
Original commit hash: 206169ca7b8318665b957118332c831b38bc078b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 4c3a2310c6e4a912f0c81594f0c7158d43bd0c8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:25:41 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 14 16:31:08 2020 +0000
Original commit date: Wed Oct 14 16:31:08 2020 +0000
Original commit hash: c21aa5a76ece498e6528280e8834c6b5aa149fed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad1ab29e34cb5c92aa8cb3ec7bd82bcf7d4f2a95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:25:33 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Remove EcCsSmiHandler, EcCsIoTrapHandler and its related code

With eSPI based EC, IO Trap based support is not needed anymore.
Remove EcCsSmiHandler, EcCsIoTrapHandler and its related code

Hsd-es-id: 1508433567
[
Original commit date: Fri Oct 9 12:06:27 2020 -0700
Change-Id: I9f2dfec8c265d57e867009960cb5fa72671e10a9
Original commit hash: 8e6e62e445a287c2675d4212bbbdd28c25aa66f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: c0b6c0c7f87f15224607379d3143e207c994a494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:25:25 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Bios to enable ADL-P LP4x Board configurations as per Board porting sheet

The only delta changes from 0.7Rev -0.8rev ADL-P Lp4x platform mapping document that impacts Bios is addition of Display IDs.
1.	In ADL-P platform from EC we have two I/O Expanders (I/O EXP1 & I/O EXP2).
2.	Below four nets will be moved from I/O EXP1 to I/O EXP2. And These fours bits from the I/O EXP1(IO_0_4 to 7) will be used for Display ID.
   These are moved to EXP2
    UINT8  VirtualBattery :1;     // [12]    - VIRTUAL_BATTERY
    UINT8  VirtualDock    :1;     // [13]    - VIRTUAL_DOCK_DET_N
    UINT8  RetimerBypass  :1;     // [14]    - RETIMER_BYPASS_STRAP
    UINT8  EspiTestCard   :1;     // [15]    - ESPI_TESTCARD_DET

Display Rework Info
EC I/O    Exp 1	Display
IO_0_4  (DDI-A)
0	eDP
1	MIPI
IO_0_5  (DDI-B Int Disp)
0	eDP
1	MIPI
IO_0_6  (DDI-B Int/Ext Disp)
0	Internal Display
1	External Display
IO_0_7 (RFU)
0	Reserved
1	Reserved

Hsd-es-id: 16011853109

Original commit date: Tue Oct 13 15:50:31 2020 +0530
Change-Id: I9cb38891ed4300b7fde473b84b7735e353d13a3f
Original commit hash: 58f69a0f75441ea5e064729c5b5638710b328f77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 64b7dceab20ca637d1bff49e52b778657c37ed9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:25:09 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio/PeiIioInitLib: [GNR] Skip PCH related code when running on IBL - part 5

As PCH doesn't exist in GnrSrf and IBL will be used to boot the platform.
All PCH related code in PeiIioInitLib should be skipped.

Remove unused code.

Also fixing linking issue by adding ConfigBlockLib in PeiPchAdrLib.inf.

Hsd-es-id: 18013225288

Original commit date: Fri Oct 9 13:27:17 2020 +0200
Change-Id: I8c3358c0234d3dde0b10411708c38dd8a5b2e130
Original commit hash: 3dd685807b8d14d0f80139f77c9e256abeacc6e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PeiPchAdrLib.inf

================================================================================ 
Commit: 10389388f41103409fcd65a03b8628ccf841ff9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:24:53 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S (801)+ADP-S][Corp & Cons][DC1 & GC][PM][BIOS Regression]: S0ix is not working with TBT card connected

Hsd-es-id: 1508413406
Original commit date: Tue Oct 13 07:09:58 2020 -0700
Change-Id: I9d64b698c0f0cf7b89cecf30a186577d17e074e5
Original commit hash: 2be88bfe2c2d3bbfc80e97ba3646a64c5fc380d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 230285f7ac9b5e031587233bfab85880057e33e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:24:45 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Graphics: Configure Gen13 GT and Media registers
- implemented GT/Media programming as per available programming guide.
- There are some todo items marked (like SPC lock, 0x8724 programming etc)
- added new APIs to check if Media and GT are present or not.

Hsd-es-id: 16011735786
[
Original commit date: Mon Oct 12 16:38:38 2020 +0530
Change-Id: I4feda40cc74e1e3983fe6b55730a6dda34fa1725
Original commit hash: 0775336e27a370b4fb8647cad812bd1db82e8b70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h

================================================================================ 
Commit: ebb25576695c6d43b4162eafb262e76c43b9083f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:24:36 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Mebx: Add Mebx support for USB provisioning

Hsd-es-id: 18013134551
[
Original commit date: Tue Oct 13 12:25:38 2020 +0200
Change-Id: Ifde52324b158afe917e87a4ac88707018c849b1e
Original commit hash: ea3866105c643a5c3ba994d0401f29fa0fc4a403

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 62e9f4355fcbaf6aab5d558a80639f9b9f1fa0e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:24:11 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] SGOM table GEO list updated

Changed some of the names of the profile.
Also added 3 new GEO profiles

Hsd-es-id: 16011810126
[
Original commit date: Wed Oct 14 15:20:06 2020 +0530
Change-Id: If73289e20f63619cfd2b1806835fd3ac13a2ea88
Original commit hash: 43e6198673368a3c1e698dfa72ae47012c13da02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 04ea872689a1c2b6218091ea640bb7ef198b9eed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:24:01 2020 -0800 
-------------------------------------------------------------------------------- 
Remote Platform Erase - Test Menu Setup Support.

Provide test Menu support for:
- SSD Erase (Simulation Mode/Real Mode) selection.
- Force RPE Enable with Simulated CSME Boot Parameters.

Hsd-es-id: 16011932892
[
Original commit date: Mon Oct 12 15:12:49 2020 +0530
Change-Id: I932bd59af5e7fe0b50b2367d6fc2a3119e32a22e
Original commit hash: a1364100062f9ef4ba54514b700a5cd2fcef87f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: f3de0d3ef6be9c4c5eab805467d5d2356cfbf408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:23:51 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-M RVP Porting

Added BoardId's and SkuId's for ADL-M boards

Hsd-es-id: 16011763950

Original commit date: Tue Oct 13 10:25:14 2020 +0530
Change-Id: I99ca5476d3261fd1ebcb500a848d2210c2d61eb0
Original commit hash: 64e919a7d9a8ac101a7b600884c9082750fd6d40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: b7c83eb5d96939801429b29475a66b9da9765876 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:23:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Oct 14 01:53:11 2020 -0700
Change-Id: Ic9231db0893519fdfaced9b7cfbf5cf436564ee6
Original commit hash: 0bade1c8e4b7984f25e98545f39e8beb9647ad10

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3e7e718dacaf8ef534c0f2f81a907e6d207615a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:23:10 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1423_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 14 01:51:19 2020 -0700
Change-Id: I09d0278d5ca87c8711da8965f87ade174a018c44
Original commit hash: 92447550871df320206d6ba495ea67bb8bb1eccb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af55414da2c7e947e2f4a7d32febddb4448834ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:22:38 2020 -0800 
-------------------------------------------------------------------------------- 
ServerRasPkg: Unintended integer overflows and potential buffer overflows

Unintended integer overflows and potential buffer overflows.

Hsd-es-id: 1508380607

Original commit date: Sun Sep 27 14:17:32 2020 +0800
Change-Id: If35fc3eaa170e80dfabc1f22e0edb5f954f5a4a4
Original commit hash: 45bf357d3b308bdd2a8d5ce774a0e0bf3563300b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c

================================================================================ 
Commit: fb3d0460478f3cd339f165a77701de9d25f53c60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:22:21 2020 -0800 
-------------------------------------------------------------------------------- 
ADL -P: [AEP] Add support for ADL-P AEP DG02 384 Board
Added ADL-P AEP DG02 384 BIOS Support
- Added BoardID
- GPIO changes
- PCIe HSIO mapping changes
- Display Configuration
- USB OC changes

Hsd-es-id: 16011854660
Original commit date: Mon Aug 17 12:43:52 2020 +0530
Change-Id: I2dfee24a79751eceb4a8c55934d919d746aee596
Original commit hash: 601d512528792738fb09b5c099ebe5997e0f8f6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 3ba02ef0f0e15d4a178b4f8a72e1347bd47e52ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:19:17 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Support both integrated TYPE-C and Discrete Type-C combination by both build time and BIOS boot time - phase 2"

This reverts commit e687d8cfa28bdb33ff31a65801625dd9548b1d13.

Hsd-es-id: N/A

Original commit date: Tue Oct 13 05:08:44 2020 -0700
Change-Id: Ie4fb02257ec6c00049d13b31d8fcd68618753a08
Original commit hash: 855b219abf3d4ac6b4c424f89bc0b592f114abda

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf

================================================================================ 
Commit: 993678a98e9fd417fbc839f2fd886305a878f936 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:19:02 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 13 05:27:18 2020 -0700
Change-Id: I3ebbaadd73459b2e3305826a2987bda348777609
Original commit hash: 4651389bb21df588987f618e5b39a35d4d22850a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b5c78e1f06d434698a06c31909c4d2ede13cc12b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:18:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1422_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 13 05:24:14 2020 -0700
Change-Id: If255d34a26ced5f3ea8980259badd22e5f86bfa1
Original commit hash: 5f44b4d8587448c0c7f667434fcfceb304bd944b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b666c48d24e5bd99fc144827afa312eb97866d7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:18:30 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Mebx: Add Mebx support for remote assistance

Hsd-es-id: 18013134465
[
Original commit date: Fri Oct 9 07:17:41 2020 +0200
Change-Id: I9c1471de73a769073095bd6e19e00d696376da71
Original commit hash: 13903e09a5d7a8cfb7f67e1a868d4cef8905c5f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.h

================================================================================ 
Commit: 3c2407fa4bde81f120f959a46cfa2906cbd01530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:18:14 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: remove _L73 method definition

In ADL-S platform, auto wake issue has been reported from S5 (10sec pwrbtn
override) due to improper termination of C10_wake pin. BIOS is required to
disable CPU_wake_en (GPE0_EN_115) to workaround the issue. Previously, BIOS
RCR 14011525154 configured C10_WAKE GPIO pin termination to 20k pull down,
so it wouldn't generate interrupt. Here, we additionally remove _L73 method
definition to avoid OS enable CPU_WAKE_EN.

Hsd-es-id: N/A

Original commit date: Mon Oct 12 19:01:45 2020 +0800
Change-Id: Ifdea1ec4dcfe83766825b36863c8fa707cb6980c
Original commit hash: 16f7860d0c4a6130ecfbdc739217c7a2aafbfcc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl

================================================================================ 
Commit: 932ada1abbede5eda335c39a93bae1bef3b4c6a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:17:58 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Lp4,Lp5,DDR5 Gpio Pins updation.
  1.Updating Gpio pins in the Pcds and in the Gpio Table.

Hsd-es-id: 16011815928,16011815891

Original commit date: Thu Oct 8 05:04:42 2020 +0530
Change-Id: I9b2b11cb6481325212d156d8640d824796fee281
Original commit hash: a271728a5fed52df3357f1b18aa3eddb052af277

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 32fbca3d382137c13a314c39641ed56e2f9aa3b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:17:26 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Comment for time sequence of I2C Touch Panel

Add comments for time sequence of I2C Touch Panel in RVP SSDT table.

Hsd-es-id: N/A
[
Original commit date: Mon Oct 12 14:36:32 2020 +0800
Change-Id: I9058627e4399999ead245d3d9e0cdc682087c07f
Original commit hash: 12b709c0c58166ee9cbc7eead6451bfa4c9b2469

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl

================================================================================ 
Commit: c845277238432c5650d10413906e39fd64614abf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:17:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Gpio: ADL FSP GPIO Override support

- Added Gpio Override support

FSP will not configure any GPIOs and rely on GPIO setings before moved to FSP.

Hsd-es-id: 16011821895
Original commit date: Thu Sep 24 17:42:16 2020 +0530
Change-Id: Ic4d8aa0fe991f6514f8fbc74e9a4ad9d83b22658
Original commit hash: c19a5cc5c4ebf6023d6fc812f1bbb6e5facbf199

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioHelpersLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: 8e068b5093418048c45e2cc425c1fc0bfa374081 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:16:20 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Blank display observed after booting to OS

Reverting change causing Sx failure

Revert "ADL: BIOS to remove the option to disable C6DRAM Mcheck - Disaggregate MCHECK flow with C6DRAM"
This reverts commit ae7b9f1109fcbb7c724bf6e68703e8d69eebd358.

Hsd-es-id: 16011917353

Original commit date: Mon Oct 12 19:19:23 2020 -0700
Change-Id: I32ee8a7d850cbd3e87155d7077491be14fd0fb38
Original commit hash: e308c6a1f35a11dff445fe10578a8834e79cbbfa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 0fd7305814148968cfcfc91040aaf8ac48b8d69b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:15:59 2020 -0800 
-------------------------------------------------------------------------------- 
OverClocking: [OC]Remove duplicate of overclocking print policies

Print overclocking policies at following two files.
Remove the prints from
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
and integrat to
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

Hsd-es-id: 1508398738
Original commit date: Tue Oct 6 15:09:42 2020 +0800
Change-Id: I463deb214b39231a836bffc6dd3d5c84370a70b6
Original commit hash: 4c9259a3f3861637517d64047f69cfa46183b881

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c

================================================================================ 
Commit: 00d72ae0f7213e207d69e855b936e2ceb07da8b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:13:55 2020 -0800 
-------------------------------------------------------------------------------- 
Update production patch 0x15

Update production patch 0x15

Hsd-es-id: N/A
[
Original commit date: Tue Oct 13 00:29:37 2020 +0800
Change-Id: I08192d8b2b25a6015cd91edde40b6bc43b65ff08
Original commit hash: 70fdf98b854ba435deace7bfb9573d85f6bc329f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 340beafd80eaa8d0c1faa947c8d6e6e10f68096e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:13:23 2020 -0800 
-------------------------------------------------------------------------------- 
Add support for ADL S-05 CPV board

Add support for ADL S-05 CPV board

Hsd-es-id: 1508419304
[
Original commit date: Thu Oct 8 16:29:07 2020 +0800
Change-Id: I79ecbe001e482637f480255bdfb5b2a152ca521d
Original commit hash: 482f2a9cb25dcfcac1ed6fe7f6e01adb4737438f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: ecc2f7b488f82d3e61f778b81e0d5ad3636bd62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:12:20 2020 -0800 
-------------------------------------------------------------------------------- 
Port all LPSS related and I2C Touch Panel Fixes from TGL.

Changes : Ported fixed related to LPSS from TGL and Touch Panel.

Hsd-es-id: 16011827867
Original commit date: Sat Sep 26 20:33:56 2020 +0530
Change-Id: I5e54ac7ddbdf0f3a529865d54c4b14e495085af3
Original commit hash: 8c05f4259e032d2514696f590aae429fe29c05eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
AlderLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.c
AlderLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.h
AlderLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
AlderLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cMasterCommonLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf

================================================================================ 
Commit: 2e12b287b7c16a1f26c795026b52a58d86c561de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:12:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Oct 12 02:47:22 2020 -0700
Change-Id: I38595467af01ed2d34b01ffb27cdc80e16fcad8d
Original commit hash: ac222accd3e84239b3c16d0b728f5607b0cc906a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 894a01058af64359058dd5f21142de219fe12dd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:11:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1421_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 12 02:45:18 2020 -0700
Change-Id: Ib2e0ae6b43e9b376fbecda389956755ef5692596
Original commit hash: 9e2a7cc3c07eefbdff87497bfdc113014e23e569

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2f326100e980197f2e32fdaef492a5c7995a1847 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:09:57 2020 -0800 
-------------------------------------------------------------------------------- 
Remove CPU generation/Family check in IP Block
-Removed IsCpuPcieGen3 check
Hsd-es-id: 16011780215
[
Original commit date: Sun Oct 11 21:26:12 2020 +0530
Change-Id: I64462ca3d56da69501fab5678e29da862598ad58
Original commit hash: c252089bd487f910694c8a5fc76f7f8c27689f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: a24c893dad570d1e9df5ca8932fcc63c12f6cafd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:09:46 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S][A0]- Dekel Recipe update for PEG60 to resolve DMI_PMREQ_TIMEOUT issue"

This reverts commit 5ce9ee09140312657c9fc949a0d6f70fafce8c7c.

see link is getting dropped after booting to OS
Hsd-es-id: NA
Original commit date: Thu Oct 8 22:57:37 2020 -0700
Change-Id: I97722c7010b9f57087124fb14b21cee9beeed33e
Original commit hash: b1b203196516fc4d0a7f1599a8e78f242eb21581

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: d49f6d61f2ceed4a005f3eea834b33247f345245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:09:17 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS to change the CNV_MFUART_2_TXD pin configuration

Change GPP_J7 to GPI when CNVi is not present.

Hsd-es-id: 16011802212
Original commit date: Wed Sep 23 16:45:54 2020 +0800
Change-Id: I4731383b8b0dc3efeaee53513adf164bfac8a204
Original commit hash: 93708ea5918be45389f2db055991751f19cd992d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 5f76f5a28c8757ef3f92cf9ec26b65ecbe825ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:09:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2Sb: P2SB support for IOE die

1. Add functions to support for IOE P2SB controller in PeiMtlSocInitLib. Pch and IOE P2SB would have different initialization and PID.
2. Support IOE P2SB to check exists or not. 
3. Allocate regbar above 4G for IOE P2SB. The PCH P2SB remains orginal value.
4. Reserve 1GB MMIO space from PhysicalAddressLimit for IOE and PCH P2SB usage for MeteorLake.

Hsd-es-id: 16011430321
Original commit date: Mon Sep 21 19:14:57 2020 +0800
Change-Id: If8de58c5584b310d13de5e83755ebf082aa27160
Original commit hash: 7f4c55b214bf84bd4820a34689922edb43faea05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/Include/Library/ReserveMmio64SizeFruLib.h
ClientOneSiliconPkg/Fru/AdlPch/Library/ReserveMmio64SizeFruLib/ReserveMmio64SizeFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/Library/ReserveMmio64SizeFruLib/ReserveMmio64SizeFruLib.inf
ClientOneSiliconPkg/Include/Library/PeiDxeSmmReserveMmio64SizeLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmReserveMmio64SizeLib/PeiDxeSmmReserveMmio64SizeLib.c
ClientOneSiliconPkg/Library/PeiDxeSmmReserveMmio64SizeLib/PeiDxeSmmReserveMmio64SizeLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: c1c3af94e652e3717423ea5ea8624812edc4090e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:08:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] IOP does not handle PCIE_ERR packets from memory controller

Hsd-es-id: 1307856594
[
Original commit date: Wed Oct 7 21:20:06 2020 +0530
Change-Id: Iba3ca02a17a2b078d214e3d110945e603ced9ce5
Original commit hash: 30a8263f50c4954e3d6ef6977d366a03e99a9200

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Fusa/FusaConfig.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c

================================================================================ 
Commit: d6cfec3c644e43cd313af160409c76d3dd7beeb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:08:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Oct 11 05:27:38 2020 -0700
Change-Id: If1d1a9b015db85363bce5a6dc0478f724d5fbbad
Original commit hash: 48f90f7cef12dcd33f7bd01a91e673bbc88ebbe4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 79a2d6332ee8a855e849ec2d84bc1290e12fbe9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:07:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1417_00

Hsd-es-id: no sighting
Original commit date: Sun Oct 11 01:11:04 2020 -0700
Change-Id: I08943ee84db5b4f7f6d9d83873009366dda83369
Original commit hash: 1cac48af508690c339c7254d2cdafe651e2fbabb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a669dc672754ccd93e356a8bf806e9d7cbbe6975 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:06:58 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 10 04:43:25 2020 -0700
Change-Id: I1c8973b4aaa8b768d54b88875639c88be55bc551
Original commit hash: 9e1c4b2d933cc7ba18d50498baa7a6cfdfa8fbda

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 98b255f4161b8e1766d0a129df47eeeb129c39be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:05:42 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Gpio porting for ADLP DDR5 Rvp(Part1).
    1) Gpios are ported.
    2) Pcds are configured

Hsd-es-id: 16011815928
[
Original commit date: Tue Oct 6 03:37:05 2020 +0530
Change-Id: I18c2273a65e00ddfa2ac88fb6148df7123770b5a
Original commit hash: 9df63e92f87ac15b2979b3c49c443909ad939ab5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 02c207eb701a6cd8671c56e6fa9bc260c6fe26c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 20:05:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1416_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 10 00:14:09 2020 -0700
Change-Id: I6eed467bd6eebe3497830390753c07437873f2d7
Original commit hash: 660c9da71f1708bd9bdcc6b7edde70afb99e5ac5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 549958193506acaff54d7912bc9f9a04e0a9a2bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:20:18 2020 -0800 
-------------------------------------------------------------------------------- 
Remove Cometlake Instances from C1S in master

Hsd-es-id: N/A
Original commit date: Tue Sep 29 22:25:58 2020 -0700
Change-Id: Ic954f74dd4911a19ad5fa73fdbfb498ab608cd60
Original commit hash: 4ead7128292f2a510186216a56201f738eeb60b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: e5abd11bca7b6ad5beaea31cffd4eb4d61848fed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:20:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Fixing KW issue

KW issues fixed:
#9268 and #9269 Pointer checked for NULL may be dereferenced later

Hsd-es-id: 22011496008

Original commit date: Wed Oct 7 23:38:43 2020 -0700
Change-Id: Ie9ca33ab4eb5c6921b3d94af3be1c70558fae993
Original commit hash: 5739992ffc64bc467081c92f362b126b5d1eb453

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: c1a5df281c64094a003c3af14fbbaa02a894a34f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:19:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL-U] [Regression] BSOD (ACPI BIOS ERROR) occurs when ACPI D3Cold support is disabled in BIOS

Added global D3cold check for exposing RAID PowerResource
Modified the global D3cold check to not to expose the PRx method completely instead of returning empty package

Hsd-es-id: 18012980284
[
Original commit date: Fri Sep 18 15:09:17 2020 -0700
Change-Id: I2c5e85edc31828ea108b888f0b2e32dab2f8c86a
Original commit hash: 9305e7ed5b93210f6062ac79f75d561564baf409

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: aba0e8cdaf27ec389dfc2e2057e505fc317c4697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:19:29 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 9 17:06:30 2020 +0000
Original commit date: Fri Oct 9 17:06:30 2020 +0000
Original commit hash: e8db33ecd5f3b28d4233a6ed139a9705316c38b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f293bc93c600ccecc6638849b32d6ecaaf71138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:19:13 2020 -0800 
-------------------------------------------------------------------------------- 
[HstiIhvDxe] HSTI PCR 7 Initialization active PCR fix

Although the TPM may support multiple PCRs banks, not all the banks might be
active. Moreover the firmware could potentially have a different set of
supported hashing algorithms, changing the active PCRs at runtime.

The HSTI test case should only check the active and supported PCR banks for
initialization.

Additionally the MeasuredBootEnforcement code was refactored, modularizing
each tests case into a separate functions.

Added usage of EDK help function for TPM Hash.

Hsd-es-id: 22011490079

Ported from TGL: f3b84a95d496104afeae88a64e29f832471e8fcc

Original commit date: Thu Oct 1 11:08:47 2020 -0700
Change-Id: Id6342a0392ba035692cbbbb63b9a2df5d61ca1f6
Original commit hash: 2bef7fd8eb32a642eeda33a4a7356b921eec19cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 48722cc560dc3903773f93f1a7eb441891f47140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:19:05 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][1308047429][ADL MRC][DDR5] RMT not restored TxT settings after TxPBD training

Issue:
 RMT WrT margins are decreased and asymmetrical after RMT that follows WRTC2D

Root cause:
 CmdT sweep in RMT is sweeping CLK PI, which uses ShiftDQPIs, which in turn sets IntClkAlignedMargins->Valid because UpdateHost is FALSE.
 After the CLK sweep we restore the CLK and DQ PIs back to the original values, but IntClkAlignedMargins->Valid remains TRUE.
 This makes subsequent RMT show incorrect values and also corrupt data PI values.

Solution:
 Use UpdateHost = TRUE when calling ShiftPIforCmdTraining (MrcIterationClock) to restore CLK / data PI to the original values.
 This will reset the IntClkAlignedMargins->Valid flag in ShiftDQPIs, so that subsequent margining will work fine.

Hsd-es-id: 1308047429
[
Original commit date: Thu Oct 8 23:29:33 2020 -0700
Change-Id: Ia8bc014b61c5aa97d2a205095adb734494816c1b
Original commit hash: 0f9d6be752882d21495d67c06446d1bc4404689f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 0b3df409168dd7bf8fe8f0908d54900f104075d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:18:48 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Porting of Type C Cpu ports for Lp4,Lp5 Rvp

Hsd-es-id: 16011815891
[
Original commit date: Fri Oct 9 15:36:05 2020 +0530
Change-Id: Ifcb52e949b4fddc4a92732a96dda1a5eb7843f53
Original commit hash: 3c6e9da99c07b6243d6e9e7980ff8e396ce5e705

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: dd51ff7066b6c748d7c5b1ad80a97106068ad183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:18:32 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Gpio porting for ADLP LP5x Rvp(Part1).
    1) Gpios are ported.
    2) Pcds are configured

Hsd-es-id: 16011815891
[
Original commit date: Fri Sep 25 22:03:48 2020 +0530
Change-Id: I6636032064213506771f41e45540e0a7fe40067a
Original commit hash: cf3177dd9113a659a249b8781c8aa481a5482b9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 7d83a245e93f278827713cd9e9a9991af5813b26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:18:15 2020 -0800 
-------------------------------------------------------------------------------- 
Remote Platform Erase - Persistence of Platform Erase trigger values

- Enhanced the existing implementation as per the new BIOS FAS.
- Updated to BIOS_RPE_BOOT_PARAMETERS structure.
- Implemented support to follow Order of Erase Action Operation.
- Implemented support to track the Erase Actions across multiple reboots

Hsd-es-id: 16011354633
[
Original commit date: Wed Sep 30 10:21:54 2020 +0530
Change-Id: Ic2badc5d15cdc4fbe111d26b5691a3fd928693fe
Original commit hash: f1eec19dc9b0afeb2b9da0c50716701b82284668

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
AlderLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.inf

================================================================================ 
Commit: 8394c1393deed62cd387e1e8bc26671864b60b3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:17:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 9 01:50:52 2020 -0700
Change-Id: I16d75cf21fadcd6e04532d13443c2931fa13027f
Original commit hash: dadd296fc40d5fe0b30916a17286d19e12d3b673

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 568a33002c7b505915b2f8b9abfc17ae7f9848a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:17:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1415_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 9 01:47:37 2020 -0700
Change-Id: I0e4d3c6132a00a4e1d33ab7acc0889b1138deca5
Original commit hash: 485b693012655c88162bf7d9de2822f6e5e9b6af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cec173c8d36114ce5d032f2cc50b6b402ac9b441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:17:23 2020 -0800 
-------------------------------------------------------------------------------- 
LTR Configuration Lock bit should be cleared in BIOS

Hsd-es-id: 16011866852
[
Original commit date: Mon Sep 28 20:29:16 2020 +0530
Change-Id: Ia8baa3b6d20a0fc2c1d399c42354fcccebd7c887
Original commit hash: 74e601360f4bff0977e40165123705ebcf19d37a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: ffdb44a937c4b921b919f3728c0df3731710ef01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:16:58 2020 -0800 
-------------------------------------------------------------------------------- 
Remote Platform Erase - UEFI reporting to CSME.

Updated the SendRsePetAlert function to support all the PET Alerts
from RPE Driver.

Hsd-es-id: 16011354651
[
Original commit date: Mon Oct 5 13:31:38 2020 +0530
Change-Id: I85c84497830b8f717509f31d1aa0f24e992a04e5
Original commit hash: 17753fb69240ca8341dc13007c82ea533d31d680

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: 3548b96bbcff8088d6be9d53e4f3a9011814d74f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:16:39 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: BIOS to remove the option to disable C6DRAM Mcheck
- Disaggregate MCHECK flow with C6DRAM

[
Hsd-es-id: 16011887553
Original commit date: Thu Oct 8 17:17:27 2020 +0530
Change-Id: Ie09ec9bd9db54a13f78ce38a808b3f22a239d5a3
Original commit hash: 066ef488b76b87351ca6ac2884f30390145298a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: dd654b206a62420a299c0d16f8a81b5cd296ace1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:16:15 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Dekel Recipe update for DMI to resolve DMI_PMREQ_TIMEOUT issue

Dekel recipe for DMI.

Hsd-es-id: 16011857548

Original commit date: Wed Sep 30 23:09:32 2020 +0530
Change-Id: I2ff43e4397a118ed3b795125936877634c8b7b8e
Original commit hash: fbbde3a9dca4766ba9b7316aeb735acbad0340a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: eca6b061e2340bd012258c816a23fac0dd1b554f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:16:06 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: VPU folder found in ADL External Code
- Moved HostBus.asl files to Fru layer
- Moved SiPolicy.h to Product layer

Hsd-es-id: 22011232981
[
Original commit date: Thu Oct 1 16:13:03 2020 +0530
Change-Id: I69d221a57eaa17035d35a0625279f57db2eca891
Original commit hash: 3aac7982814bb4f1454e66e9ea2026842b372f36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Product/AlderLake/Include/Ppi/SiPolicy.h

================================================================================ 
Commit: 77f7e42ad66306f397833ee1c29b6f32dc80ba3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:15:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Remapping peg End point devices to Peg Ports

Hsd-es-id: N/A
[
Original commit date: Thu Oct 8 21:54:34 2020 +0530
Change-Id: Id7b14ff585ab8be0a4eff7fff5bb7c0ea1b5e6a3
Original commit hash: f6c10bfefb7d771e68d7cdd6d511334030d53042

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: 14bb0c77ec0a68c9f2e140b3beeae8f3e1dd2530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:14:15 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 8 20:56:44 2020 +0000
Original commit date: Thu Oct 8 20:56:44 2020 +0000
Original commit hash: dc2f533a66fd8beabdd693ed677c95038f9dce28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50ab9350d1342e045cacac40006598a47cd323b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:14:05 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012670919][ADL-S | DDR4 DDR5][Phy init updates for B0]

Phy init updated according to A0/B0 changes from DE.

- Clear SDLCTL0.rxsdl_cmn_sdlen before the next SAGV point
- B0: set VttGenControl.UseFLLDuringDVFS = 1
- RxDqsCompEnable.rxdqscomp_cmn_rxbiasvrefsel  = 0x6
  RxDqsCompEnable.rxdqscomp_cmn_rxampoffset    = 0x10
- RxDqsCompCmnCtrl1.rxdqscomp_cmn_rxmctleres   = 0x3;
  RxDqsCompCmnCtrl1.rxdqscomp_cmn_rxtailctl    = 0x1;
  RxDqsCompCmnCtrl1.rxdqscomp_cmn_rxpicapsel   = 0x3;
- B0: set DllCompLdoCtrl1.dll_pien_timer_val = 0x3CF;
- A0: VccDllAfeCtrl1New.iolvrtop_cmn_lvroffsetcal = 0x10;
- B0: call MrcLdoFFCodeCalibration()
- B0: put a placeholder for enperiodicdcc, disabled for now.
- B0: keep the following stages enabled in FsmSkipCtrl:
 En_vdlllock
 En_pbiascal
 En_codewl
 En_codepi
 En_coderead
- B0: skip ldoffcodelock propagation in MrcPhyInitSeq3
- MrcForceDistCompCodes: set DDRSCRAM_CR_DDRMISCCONTROL0.forcecompupdate for B0.
- MrcBwSelCalibration:   set VsshiCompCtrl3.Bits.bwsel_lo_threshold = 4 for B0+
- MrcLockUiCalibration:  use 30ps offset for B0

Additional change:
 - UpdateSampOdtTiming: skip the pull-in of OdtDelay for DDR5 on A0

Hsd-es-id: 14012670919
[
Original commit date: Wed Oct 7 20:44:51 2020 -0700
Change-Id: I10ad0d8f4e55473baf6b801363d67d2fcc52249a
Original commit hash: f7480b0900a38c83815f8f34b9ef360f48cf3d48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3f9bff098d055725c88b720fb8e54ec894bd00b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:12:39 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Mebx: Add support for user consent flow

Added implementation of user consent flow.

Hsd-es-id: 18013134415
[
Original commit date: Thu Oct 8 10:26:12 2020 +0200
Change-Id: I7bc90c88f6c88e72ed2120edd30a1c806b5123e7
Original commit hash: 7c4f75f090124076aa379d2053470c312f332e26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 48a5092ba0ce142ee225dbf7236b16547a59c76b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:12:17 2020 -0800 
-------------------------------------------------------------------------------- 
PchInit: AON3 and AON6 PLL decoupling

This change enabled decoupling of AON3 and AON6 PLLs due to S0ix entry
blocking due to fabric PLL keeps running.

Hsd-es-id: 18013147768
[
Original commit date: Fri Oct 2 12:32:55 2020 +0200
Change-Id: I02f3ff1d1aa21f58ff92f4ad582b09b147ce2cb2
Original commit hash: 88c8750d1dac0f6253eb53a52dccab6509000ca6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/Register/PchRegsIcc.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchClk.c

================================================================================ 
Commit: 81360bbc893f26f366df536ba29ac94c52b8f6e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:12:09 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Renaming "TBTS" NVS variable to "DTFS".

Hsd-es-id: 22010658785, 22010653310
[
Original commit date: Tue Oct 6 21:29:42 2020 +0530
Change-Id: Ie4526a1e1d0d74b5da08d348ce419d07cc530c24
Original commit hash: fada894c80e78c9f40645bcec92d4c0a6d81d9c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepPchPcieEp.asl
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl

================================================================================ 
Commit: 896caf08f69208dcff13504d16388c27492acacd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:12:00 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Renaming "TbtVtdBaseSecurity" setup variable to "DisableTbtPcieTreeBme".

Hsd-es-id: 22010658785, 22010653310
[
Original commit date: Wed Oct 7 02:21:00 2020 +0530
Change-Id: Ibac6392cf083426dcd0bebe89f98e86cb5fb04f4
Original commit hash: 09d0fa31520d9cb51b35299759d4fb59e0064eb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: a6e62dd84dd4994f271634b07b6e0b312985467e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:11:23 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 8 05:51:24 2020 -0700
Change-Id: I365aefaf92563241d14173a8e2a642343dd899af
Original commit hash: 728b775de674f7c6b9911d1ff8ab414d6e50149f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4a5024126f2d478642b47a84b59b5d15dc07b380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:11:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1414_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 8 05:48:30 2020 -0700
Change-Id: Ifc7451b4d1b23653fa0b055b7c8f04887ea5920c
Original commit hash: 2f0f23a98dded261ec5e92c0775f7c0807a82510

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f12b1393db09ac0332f97a61ae689dff7ba0028c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:10:53 2020 -0800 
-------------------------------------------------------------------------------- 
ADL -P (682) 28W (LP4x) BEP+ Bios support
Added ADL-P BEP+ BIOS Support
 - Added BoardID
 - GPIO changes
 - PCIe HSIO mapping changes
 - USB OC mapping changes
 - Display Configuration
 - RTD3 support

Hsd-es-id: 16011334713
Original commit date: Thu Oct 8 16:04:55 2020 +0530
Change-Id: I9239cec32dac9503a321138c15d2b3157ecf1f70
Original commit hash: f89d90a5baa7909fff72ee92cf07916fb3b4d520

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 82e8c28cc92ab56cc3fc6ee99326e22a2d40faad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:10:39 2020 -0800 
-------------------------------------------------------------------------------- 
Updated the ADLP_IFWI.bin with latest IFWI version
ADL-P_BLUE_IFWI_2020_WW40_4 & naming convention
of Adl-p bios image

Hsd-es-id: N/A

Original commit date: Thu Oct 8 14:25:15 2020 +0530
Change-Id: I8d9394ba6a845fb0398974a45514a29596eb44ef
Original commit hash: af9b144a4e712ca86f952ec35b7b8ca6f5aa3107

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: db194cf24b3c7348e1f3eee31430c5c477c38a2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:10:14 2020 -0800 
-------------------------------------------------------------------------------- 
EBG/UART: Disable SerialIO UART power gating by default.

EBG UART has power gating disabled by default.

Hsd-es-id: 18011939907
[
Original commit date: Wed Oct 7 14:38:52 2020 +0200
Change-Id: I9ebf165f319d57d2d1156ff00a84e44d3dfa5128
Original commit hash: b07a991cb9416189d3779135a41afa33cafc192a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 351ae7bdfb3c381e5dfd0c223ece9a5e27bdb934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:10:08 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] CPU USB Type-C VW OC Support.

Correcting Virtual Wire Indexing for ADL-P platfrom for Virtual wire Overcurrent support.

Hsd-es-id: 22011259432
[
Original commit date: Wed Oct 7 21:33:27 2020 +0530
Change-Id: I268491247684644584afa1d8bfb4fc480168c959
Original commit hash: c82a4a2f21b490e877535300020a1b6247c5bc5c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc

================================================================================ 
Commit: 082a44dab6daccce3aef6370781c0c2e9a991e7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:10:03 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Dekel Recipe update for PEG60 to resolve DMI_PMREQ_TIMEOUT issue

Hsd-es-id: 16011857548
[
Original commit date: Wed Sep 30 22:17:35 2020 +0530
Change-Id: Ifb2fcc9ba4f85188726859e3f7e7d7198c8a8715
Original commit hash: 06743b464a767560d624380cc29f1ea36f2c2ed6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: 22f3a3fb7d63ccf981ae7f1c2201f0639401297c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:09:58 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL S B0] Enable _CPC nominal  performance and _CPC nominal frequency in performance scale

[
Hsd-es-id: 16011889024
Original commit date: Mon Oct 5 16:58:29 2020 +0530
Change-Id: Ic61683a12d0fb77c838644b7a221544c8ef59556
Original commit hash: fef860a3f8d31064578aeccc30c865ac8456fcad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 1d98bade7abba39df25a71ff6347b0d49ba14828 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:09:34 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]BWG settings missing in BIOS 1352

Updated the programming according to bwg version 1.3

Hsd-es-id: 22011380213
[
Original commit date: Tue Oct 6 12:02:27 2020 -0700
Change-Id: Ibd75d1ca1aa57bfb8b62ee1dd1f0c567b5481eb0
Original commit hash: 60bd0b753bde5e2091dc208db3a716db825f2afb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: 45e1b81e97720177efd308e057e1d511a083c3ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:09:23 2020 -0800 
-------------------------------------------------------------------------------- 
[Tool/BpmGen] Add latest version of BpmGen2 tool

Hsd-es-id: 14012289756
[
Original commit date: Fri Sep 25 22:18:49 2020 -0700
Change-Id: Ib0f8de8d233bedad5fa8e75d043cb55813069e36
Original commit hash: 953bc0e304880f24a2a521f31bb9ebbdaae03741

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Tools/BpmGen2/BpmGen2 User Guide.pdf
AlderLakePlatSamplePkg/Tools/BpmGen2/BpmGen2.exe
AlderLakePlatSamplePkg/Tools/BpmGen2/BpmGen2GUI User Guide.pdf
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcp.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcpg9.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcph9.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcpp8.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcps8.dll
AlderLakePlatSamplePkg/Tools/BpmGen2/ippcpw7.dll

================================================================================ 
Commit: 937784b2fd55ed1cbbd01a5e6104073ced796b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:09:16 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 7 20:15:29 2020 +0000
Original commit date: Wed Oct 7 20:15:29 2020 +0000
Original commit hash: 5db4dd3bc81842c0f02bd1e4d3fce868ed41eca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c968e899576e09e009249217581ec50e13a27d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:09:11 2020 -0800 
-------------------------------------------------------------------------------- 
IpBlock/MemoryInit/Adl:[22011432923] Merge IMR Update from TGL MRC v0.4.11.3 for S3 resume and MRC Fastboot flows

[Issue/Feature Description]
System is not able to successfully complete S3 resume flow where IMR has changed since the initial MRC training.
[Root Cause]
ME Stolen size and IMR Alignment may change in MRC Fast Boot flow, which causes hang in S3 resume flow due to BIOS allocating different area for IMRs.
[Resolution]
Adding function MrcUpdateSavedMCValues() to perform update of MeStolenSize and ImrAlignment during MRC Fastboot flows, and last SAGV point only.

Hsd-es-id: 22011432973
Original commit date: Wed Oct 7 10:15:19 2020 -0700
Change-Id: Ifd6c7c7885009abce8b2e5954d3e0050fb76df03
Original commit hash: 35537a5d9464e674e7193cc005b4cc27d37ed9bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 6abeffc486547f3c9a7e93c29e3fa7f678286959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:08:45 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 7 17:14:16 2020 +0000
Original commit date: Wed Oct 7 17:14:16 2020 +0000
Original commit hash: bb0f56002df764c69b29314510be33114c9fcbe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4bd7d648e8ae080fd0feaf012bc7d7b2c22c19d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:08:39 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit:[ADL][MRC] Remove limiting to 1 DPC under embedded flag

- the code was inherited from previous projects which were meant for 1 DPC
- inapplicable for IOTG projects moving forward including ADL

Refer:
103503

Hsd-es-id: 1508415881
[
Original commit date: Wed Oct 7 14:58:11 2020 +0800
Change-Id: Idbfed149b1c2b8b6e5e1d07fcb67344988ac5f3d
Original commit hash: b3c4d0c0ed3d88d6e36d477ab6c0ebc093915f35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: ded25719456e3b1c55247df624f3bea2a91c2a9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:08:29 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/DxeAsfLib: Fix Execption when AMT is disable when OCR enable

Add Destructor to AsfDxeLib to remove callback.

Hsd-es-id: 14012633832
[
Original commit date: Tue Oct 6 16:52:29 2020 -0700
Change-Id: Iae2dad39a4ba8568da4f9d265dd6456d034a6367
Original commit hash: f4746b15ce53e54be33c94c071eeef09494a8a46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf

================================================================================ 
Commit: 5311931e223262dbce50089f88e0fded6ef840d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:08:23 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pcie: Disable CLKREQ mapping for disabled root port

When root port is disabled BIOS needs to unmap the CLKREQ in case there
is a device connected which drives the CLKREQ low which will cause the
clock to continue running and block low power states.

Hsd-es-id: 1507738327
Original commit date: Mon Sep 28 13:01:12 2020 +0200
Change-Id: I9c205d02a0d23755aa4ad1b9e4ed7790182c5bbd
Original commit hash: afe99b93fa22937d9c9436c87ba26b1fa22c482d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: b5c78eeb2b8bdbab0014f5e5e59bd49be53ee6ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:08:17 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] CPU USB Type-C Over Current Support.

For CPU TYPE-C ports, both physical over current and virtual over current are supported.
Note that is not allowed to enable mixture of physical and virtual over current support
 at the same time across CPU Type-C ports, all ports shall be either physical over
 current pin or virtual wire.
Enabling Virtual Wire Overcurrent Support by default.

Hsd-es-id: 22011259432
[
Original commit date: Mon Oct 5 19:37:01 2020 +0530
Change-Id: Ib2dce75cf830a533e1ad4ae55f07e6c338b18831
Original commit hash: 9870c5f1ae67214dc6126156e4b85cba75849e66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlMUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSimicsUsbOC.dsc

================================================================================ 
Commit: 42fea60c1933d9e1ccf9a6b422105801377f0244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:07:55 2020 -0800 
-------------------------------------------------------------------------------- 
EBG Serial IO Uart Support

Part 2
Issue: SerialPortLib in ServerPlatformPkg does not fully support interface that allows
       PCH specific UART configuration. To enhance it new hooks were added, and now
       each platform can decide which interface is suported for Debug Print.

- New Hooks in SerialPortLib->SerialPortInitialize/Write
- Added SerialPortHookLib Null instance by default for every Platform
- Added SerialPortHookLib that supports SerialIO UART 0 just for EBG

Hsd-es-id: 14010743459
Original commit date: Fri May 15 06:18:10 2020 -0700
Change-Id: I8f739a7e0653ce8a098df751690f8bc73539b606
Original commit hash: 9433eab6df8c732c339d2ac137fcd9373c3c01e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: aab9abc9e59a4b59d5690fdc954d0f605db5f3c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:07:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Oct 7 04:29:49 2020 -0700
Change-Id: I675ef9c1981c3b1f93840d577b52db7b115968b8
Original commit hash: 655fee1a9f9e1406728fb6ec41dd5868ebd1d750

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dae63ec087b6519a041f274bcd40da9573d4a21c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:07:38 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1413_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 7 04:27:20 2020 -0700
Change-Id: I0e2b0e5de8355e199243571a1de54142b6f3424b
Original commit hash: ab53ad8ea4ba92b7c6327f5645caec90b9d3bf2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ca9efe2ace5343fe41387945859d48560266cafb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:07:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP]  Changing the Name of NVS variable and device mapped to peg ports
 1.Changing NVS variable from DG1->DG2
 2.Mapping DG2->PEG1
 3.Mapping SSD2->PEG2

Hsd-es-id: N/A
[
Original commit date: Fri Sep 25 07:16:31 2020 +0530
Change-Id: Id607f4579545e656ebb827ccf41d8054fd41d4f3
Original commit hash: f19eb23a94efba03b1581f25bedb77cdd0b586b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 56487e1adcb2afadc888e957034eb842e947ba2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:07:16 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/Mebx: Add MEBx Core driver

1. Added MEBx core driver with basic features.
2. The new HECI messages were implemented in DxeMeLib library.

Hsd-es-id: 18013134337
[
Original commit date: Fri Oct 2 12:09:59 2020 +0200
Change-Id: Ic8c876395f2dedf2daae01282ad3bcd6030afb5b
Original commit hash: 44e8af7d086181c24cf11ee0296656b525f01bed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/DxeLib.dsc
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: f85bcbcf2899ceaea1201736059c1ce7b4c81355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:07:04 2020 -0800 
-------------------------------------------------------------------------------- 
MeExtMeasurement:[ADL] CSME Configuration Event Bit changes according to the updated FAS

Changed CSME Configuration Event related bits and did necessary code
changes according to updated CSME Measured Boot

Hsd-es-id: 16011886697

Original commit date: Tue Oct 6 13:07:40 2020 +0530
Change-Id: Ia4854d3d2b36870ac5f06e2e828c476762314230
Original commit hash: 8c283485c73ba3cca9b56b1a64b916365e31b005

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: ab31370bf930ba4cc3920645db7419a8595809e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:06:57 2020 -0800 
-------------------------------------------------------------------------------- 
Remove CPU generation/Family check in IP Block
-Removed IsGraphicsGen9() check

Hsd-es-id: 16011780215
[
Original commit date: Tue Sep 29 22:48:32 2020 +0530
Change-Id: I95c8a374f7a625709e7b7307cbb6685003958ad3
Original commit hash: e9444704d06dafb4fc27fecd42cbf6b75b23aac0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 72b0a16cafa18dbdf11ddfc20e2e5a0c4b665751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:06:51 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Add Platform support for AuxoriOverride.

Hsd-es-id: 22010541874
[
Original commit date: Wed Sep 30 14:36:39 2020 +0530
Change-Id: If5c38797bf366b1f6be6c17c16d85b2497797a1b
Original commit hash: e854b37417f59388eeda82104d3edc2818a112b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: f2acba023f150f978416553de103289d18011d51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:06:39 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Bios Interface to Limit TCSS TC-State.

Need to have a way to limit the TCx states in BIOS, This will help debug issues better on the PM side.

Hsd-es-id: 22011425099
[
Original commit date: Sun Oct 4 22:01:37 2020 +0530
Change-Id: I1cc6067c0b12a80f25b86b389ff6c5e27a871b44
Original commit hash: d815d24bdfab209cd9cbc6eeaf58447f237f916c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: fbbaca06d607dbeebad9610c41c604c09ed25a74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:06:22 2020 -0800 
-------------------------------------------------------------------------------- 
Support both integrated TYPE-C and Discrete Type-C combination by both build time and BIOS boot time - phase 2

Hsd-es-id: 2209398970
[
Original commit date: Tue Sep 15 23:54:18 2020 -0700
Change-Id: I94e976f4683bf7c9397c95bbabf9e8c48355f47c
Original commit hash: b038d8cdeb927324043eb20cdb3c0f480f7b8262

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf

================================================================================ 
Commit: a5d5ba61197fcf173d6af14ad17f934bc22db325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:06:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] Creating Separate BIOS setup option for "DTbtRtd3OffDelayOptEn".

Hsd-es-id: 22010658785, 22010653310
[
Original commit date: Wed Oct 7 02:54:48 2020 +0530
Change-Id: I25010fa5d1778be8ae362e587a936f724ac57f19
Original commit hash: bdde6805411c3229580ec46c65b678287d089e7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/Include/DTbtNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeDTbtPolicy.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DxeDTbtPolicyLib/DxeDTbtPolicyLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtNvs.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 44cdb8cd5079f90b60a8bf61ad0e106823555ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:06:04 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][ADL-P] BIOS shall set ECReplay indication to PMC for S5 cycle.

Remove "BOOT_ON_S5_RESUME" condition to meet spec.

Hsd-es-id: 22011483624
[
Original commit date: Mon Oct 5 14:40:32 2020 +0800
Change-Id: I9b9af7af7051e56df5bdbd0361c97a16bc295cec
Original commit hash: 6344144cc07a49fa4b9d7edebe2e7e887a91fbaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 9e7f1d4ab7cbddc6efa81719a8243180fd4fc710 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:05:58 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: ACPI-Logo test failed with an error"PerformCrsValidation failed Error Code: 0x29D"

Return not empty buffer when no resource template create.

Hsd-es-id: 16011754864
[
Original commit date: Wed Sep 23 16:40:35 2020 +0800
Change-Id: I7f9f0b0efaf95e44309070ed74bf2e01934622d0
Original commit hash: 68428d777c70ec11585a3a59677b3d46fe9c61e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartCommon.asl

================================================================================ 
Commit: d57e6ab843a1c87a1559fe7b96bda9ecd177158d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:05:38 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSilicone/IpBlock/SerialIo/Uart;  Observed delay in a sec phase with daily build debug bios

- Fixed by moving order of 16550 enabling.

[
Hsd-es-id: 16011882102
Original commit date: Tue Oct 6 21:21:41 2020 -0700
Change-Id: I562b8f77e71608e7115cf0e650f2ccec3d343c76
Original commit hash: fbe10e88b20ebe25d18bde794ea552be1e1407b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: ec09bea0aa5b5f0dc923be82cdbca914ca37eca4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:03:03 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 6 01:42:22 2020 -0700
Change-Id: Ia2e4291d346f68fca0456ea8cbbded669094ca10
Original commit hash: 00239981859c6eb83f14075bfe5d4a5648e0032c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: de0602b4e5cc6c25eac89f1afcd6c66b89ed67ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:02:55 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1412_00

Hsd-es-id: no sighting
Original commit date: Tue Oct 6 01:39:43 2020 -0700
Change-Id: Ib86673dd4ff5103aefe3a6c48eb5f5f3ce5ceed3
Original commit hash: 5e3b9d59fe472b84121818ae4f17d4735c8701bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8bdc0fddfd327d48de7578f0534a5d7de18b1efd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:02:40 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Support for WiFi Time Average SAR (WTAS)

Added the new setup option for Blocked List Entries

Hsd-es-id: 16011557854
[
Original commit date: Tue Sep 29 15:06:12 2020 +0530
Change-Id: Ic6d165d7f1dac6dffbedc0506425046e4d96c251
Original commit hash: 94508c60da905a0994447e2a41789e17682bab3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 517ccdb07b1c39c3aa4fa346921157f8ef9461bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:02:23 2020 -0800 
-------------------------------------------------------------------------------- 
RPE- RSE - Use Library 'SecureEraseDxeLib'

- RPE Driver consumes the SecureEraseDxeLib for SSD Erase operation.
- Updated the SecureEraseDxe(RSE) Driver to consume the SecureEraseDxeLib.
- Removed the duplicate files from SecureEraseDxeDriver.

Hsd-es-id: 16011847465
[
Original commit date: Wed Sep 30 10:51:34 2020 +0530
Change-Id: Iebb491d10f4a00bcfa16b087f23dea556c2d67c9
Original commit hash: 7a15d8c416f4dea55a0ff5a4ba78e32e6febad2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/AtaSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/NvmeSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SimulatedSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SimulatedSecureErase.h
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/Ui.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/Ui.h

================================================================================ 
Commit: a5b04163344a3ad567fe3c773a0ad9da8c07de40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:02:15 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S/Thermal]: Fixing the Policy Mismatch

Policy deaults and Setup default are mismatching for below
thermal config .
DmiHaAWC.TS0TW
DmiHaAWC.TS1TW
DmiHaAWC.TS2TW

Hsd-es-id: 1508330320
[
Original commit date: Mon Oct 5 17:28:44 2020 +0530
Change-Id: If780b8bfa2d25f6d499427f76c903372c4766f10
Original commit hash: 52e83b988a55b46d496d95b8ca6a264c4b901438

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c

================================================================================ 
Commit: 19ede50759752852b0a3c08089bd67e78cd278d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:02:07 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-P: BIOS powermeter support

Add Power Meter support from the Microchip reference ASL code.
Six functions are implemented by DSM Rev.1
The PAC193X driver support for DSM Rev. 1 has been implemented starting with Driver Version 1.3.

Hsd-es-id: 16011795816

Original commit date: Tue Sep 29 13:56:15 2020 +0530
Change-Id: Ie47fc673e4865c2f21d55c26511f09a7ec5b18ce
Original commit hash: 4c04cf48a8010622a99d0274d59018325d22608c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 9a4ff5d09e21aaf0f622de25e3475a173713d1fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:01:50 2020 -0800 
-------------------------------------------------------------------------------- 
Update for IOE SB access for futtuer platforms only
Several lines of description for the change.

Hsd-es-id: 16011430321

Original commit date: Mon Sep 14 22:36:50 2020 +0800
Change-Id: I5fef85f05e928474ed0d35acf2b9006acaf10bbd
Original commit hash: 21ca788c39b5f7f6885daac3f6d4607b86b0527a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 3e22e45747051ae9ac2d1e932296da73e80aa3a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:01:29 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 5 22:18:43 2020 +0000
Original commit date: Mon Oct 5 22:18:43 2020 +0000
Original commit hash: e62af4b54a9da61598ac944c213a3d38cfbb875d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a03fdf6d491091e72dfbc445678475a95b8d0224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:01:24 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][1307985302][ADLS][DDR4]MC0 slot1 alone config boots to windows and freezes/ fails WR/Fastboot/PKGC3

Issue:
 Freeze / failures in WR / Fast / PKGC in DDR4 when MC0 DIMM1 is populated alone (without DIMM0)

Root Cause:
 RecvEn / TxDq / TxDqs PI values have to be set to MAX on Rank0 in this case.
 And in MC0 DIMM1 alone case it was not done due to an issue in MrcPhyInitDqStaticDig2.
 "DIMM1 alone" check was not working correctly on MC0, due to ControllerOut variable having stale value.

Solution:
 Initialize ControllerOut properly in a per-Controller loop.

Additional changes:
 - CTE: Update initial DDR4 RxDqsP/N PI setting
 - CTE: Skip pcode mailbox code
 - Change DataControl0.rxrankmuxdelay_2ndstg from 0 to 3 per DE recommendation

Hsd-es-id: 1307985302
[
Original commit date: Mon Oct 5 14:12:20 2020 -0700
Change-Id: I7407bdc26ce20526c51c2d7d9c3c31b431a1da00
Original commit hash: 9be339efc5f5aed19b8a7fe683558dcd1a6499fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 75557489e952e216c93665a3fb42cd67feb7ed00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:01:03 2020 -0800 
-------------------------------------------------------------------------------- 
Add BIOS knob to enable/disable "Core ratio above 85 extension mode".

Based on this knob, BIOS will set/reset FULL_RANGE_MULTIPLIER_UNLOCK bit in OC persistent overrides data.
BIOS need to use PCODE BIOS Mailbox interface to set above bit.

Hsd-es-id: 14012548195, 14011940096
[
Original commit date: Fri Sep 25 16:57:21 2020 -0700
Change-Id: If49e97e4961f9adbaa285d98d8565a3accdf5173
Original commit hash: 5068edd16b413adf6a5ed85c516ab54576d8f3d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/OcSetupVariable.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h

================================================================================ 
Commit: 552fe6a17c4cbf0dad57cef6880834542da6971f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:00:56 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] BIOS presents SED Unlock pop-up screen on firstboot of the TDS
device sealed for shipping mode.

Processing TCGMOR and Physical presensce commands moved after TDS call-
When MOR bit was set Theabove function will connect the SATA controller
to make sure all Hard disks to be connected, which was making the SED
Popup to appear

Hsd-es-id: 16011826804

[
Original commit date: Wed Sep 30 18:49:06 2020 +0530
Change-Id: I50b5d3530fcc1c19c0fb35025e4e27a34a4f4122
Original commit hash: 5213ab805e88e32523f371d376987399361b23d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 8b4d31b7c0c70a35a449e490faa055199abc261a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:00:50 2020 -0800 
-------------------------------------------------------------------------------- 
Remove Enumcflcpu Instances from C1S in master

Hsd-es-id: N/A
Original commit date: Wed Sep 30 11:58:46 2020 -0700
Change-Id: I16ce21c845ee4b79f303ae46b8a99f583a601ff2
Original commit hash: 5b33b47a81da5bde0d53f6eeb0fd24f37acf3b8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 4fe9cda280889ad20150b5e468f1d951d592b114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:00:45 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AdlPch: Mark FIVR as not present

Change 7e79e5c658 makred FIVR as present to allow BIOS to configure
Vccin off to high current transition time programming. This programming
is causing issues with platform shutting down after spending some time
in CS. Right now it is unknown what exactly whether the issue is caused
by value that BIOS programmed or by the programming flow breaking
something else.

Hsd-es-id: 16011749933
Original commit date: Mon Oct 5 15:26:21 2020 +0200
Change-Id: I9a03c7513c99a26231ffe10a06a1dd42734eaed0
Original commit hash: 61b4b569659fe25c6e57fda427c2a2321c35d571

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlS.c

================================================================================ 
Commit: 1a0e6ac8751c66e95fdd9f852e370ab919ce815b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 19:00:19 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Remove Simics WA

Removed Simics WA.

Hsd-es-id: 16011842622
Original commit date: Tue Sep 29 14:19:35 2020 +0530
Change-Id: Icc3f78dd0fb5842387b72f407cb24af9e8101da0
Original commit hash: 4e204db0eb01e360cdbf856c0aa3a8094776c09a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: e770511af847feaf07556abb5403cd3280fcd281 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:59:58 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SerialIo/Uart: Disable Power Gating enabling for IBL

IBL has its D0I3_MAX_POW_LAT_PG_CONFIG register moved to ACPI CFG space.
For now, Power Gating is not needed. To prevent BIOS writes into wrong area,
this function is skipped.

Hsd-es-id: 18013136621
[
Original commit date: Thu Oct 1 15:33:15 2020 +0200
Change-Id: I964de09c74ca012be009485681e6f19f41efbe47
Original commit hash: c3992b8905f6b693d4c603a16b9a0a853d6dfde7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 54ab0134a26d8eddb8d08f8e0d4617128a26084d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:59:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Oct 5 02:02:31 2020 -0700
Change-Id: If4a332bd7dbe662ba52454a88330e72d6db8140e
Original commit hash: 1945b14250429119eb823f18e1461b7532ca5a4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 901177a3106c3104e372e690b72ec7af5cc6154e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:59:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1411_00

Hsd-es-id: no sighting
Original commit date: Mon Oct 5 02:00:11 2020 -0700
Change-Id: I8dbe367cdbdd07f49e1506d8c6153c0df3337d01
Original commit hash: 953db41a864c456dd4b693e7dc1ecc43ad65356c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 010188ed91465de796189981aed0f1d2cc48a4b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:59:30 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SouthClusterCdf: Register definitions cleanup

Removed duplicate register definitions headers from SouthClusterCdf
and replaced uses of them with correct ones from ClientOneSiliconPkg.

Hsd-es-id: n/a
[
Original commit date: Mon Sep 14 11:00:49 2020 +0200
Change-Id: I9fafc2a26e4a63338057d8e10b2be6147327f2a8
Original commit hash: b8d5b900569f752789128d3331f9c89e34768f28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/Include/Register/SataRegs.h

================================================================================ 
Commit: 300c3a0cb48019349774f52222be93e2cd3ceec7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:59:19 2020 -0800 
-------------------------------------------------------------------------------- 
Fix policy default mismatch for SA IPs
IpBlock - HybridGraphics

RootPortIndex  - Since PCD value is 0xff, Updating the same value
                in policy and .dsc

Hsd-es-id: 16011810042
[
Original commit date: Tue Sep 29 12:28:47 2020 +0530
Change-Id: I7d4c9840faca9c43a7fb740d57d6f4fc9131a1d4
Original commit hash: ec0aa03e31824a88de7725d3f1137c07c7a5ea7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c

================================================================================ 
Commit: 9807cebc1468aeb9a1930e1e8a4b49edfb5f0de4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:59:04 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default

Hsd-es-id: 1508322860, 1508322914
[
Original commit date: Wed Sep 30 22:15:52 2020 +0530
Change-Id: Id4b2a3b49bf500cd869ecd78bcdd5a0bf6d720da
Original commit hash: 6f0bd6bd6e1d7da9b3db63318877151ec8a418a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInitCommon.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 8c6385383cc9fba649820557a798e07e70de1816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:58:58 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 5 06:12:49 2020 +0000
Original commit date: Mon Oct 5 06:12:49 2020 +0000
Original commit hash: 6e9ad5e7967dc13c9df07d8cb3c8f9fe86ad1fa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5750f1b8562c7d8f08c0c9da929d79874433d578 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:58:53 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011815194][ADL P][LPDDR4] Update DRAM timing parameters to support G1-1067

Changes:
Update tInit1/tInit2 to 20ns on CTE.
Increase TC_PWRDN.tCKE by 1 for frequency < 1333.
Adjust Dec_tCWL to avoid negative TxDqFifo delays during FlyBy training on CTE.

Other Changes:
Skip SaGvSwitch on Simics.
Fix CTE build error.

Hsd-es-id: 16011815194

Original commit date: Wed Sep 23 17:32:46 2020 +0530
Change-Id: I612cb7225413e5469b9c5e1ff1c99639f4c98e5f
Original commit hash: 087aafa286562b156b99b81e9996e0767b0b01e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: e5389863d0f0faf3dc040ea912592b1fd51e920c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:58:47 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: No traffic is being generated from switch card when 256B payload size Upstream Read traffic is initiated from PTG script

Subordinate number are not properly updated during PCI initialization in PEI phase.

Hsd-es-id: 14012010635
[
Original commit date: Wed Sep 30 14:10:21 2020 +0530
Change-Id: I8b80a14a3afc2bb1ba2631cba09f13b9f1a3f01b
Original commit hash: c5e24522fb92c61baa34e7f71f0a19cfdcc3a065

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: d244e6998aeb6809c885ce9c96dc2c09d168a002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:58:40 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]: BIOS tries to access SiPolicy  in PchP2Sb.c causing assert

HsleWorkaround is a Post mem config variable which was accessed in Pre mem. Removing the variable from the SiConfig.

Hsd-es-id: 16011824651
[
Original commit date: Thu Oct 1 12:11:20 2020 +0530
Change-Id: I9c546969600aefee1edfc0a30959bb58a633859e
Original commit hash: 4014b5e2cf3cd4e9dfe20cce61537783bd18a8db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c

================================================================================ 
Commit: d775d1626aea446e86432d4ac65c684ddbc5a701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:58:29 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]adding microcode patch 0x14

Hsd-es-id: N/A
Original commit date: Fri Oct 2 20:54:29 2020 -0700
Change-Id: Ie4b99d6e7fa584aedee751e3778b837321cbb91c
Original commit hash: ffb9e385576c2aef48389603f5945c50a40e051e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: eb4c4fc0b583854dc6441799d74e2f86cde7b066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:57:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Oct 4 02:55:25 2020 -0700
Change-Id: Iec9d50148da7807c3980fa51a9c60d1ddf8060d5
Original commit hash: 9744d3ef88fc4771fe623f0031c04a3b6f878702

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 61027528c77ada86f2e50a56e7b328431e49920d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:57:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1407_00

Hsd-es-id: no sighting
Original commit date: Sun Oct 4 02:53:48 2020 -0700
Change-Id: I7876aea496a766ea39c0d5ba35582bdefe1a49b4
Original commit hash: bd2d6bdc06ba980259b6330df2bc983b08707330

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a5c08120612cb57ca447e9b8eaeaf09980a37e52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:57:25 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remote Platform Erase - TPM clear

Added functions to support TPM clear erase action.

Hsd-es-id: 16011354650
[
Original commit date: Tue Sep 29 10:18:30 2020 +0530
Change-Id: Ia3d711e45eca2ae552c8fc445216efa78176bba6
Original commit hash: 4cf31d970440cc960732c282e3be916cf22bf09c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: 0604b2a630502bf36d13150049932db5c48081a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:57:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Oct 4 06:22:04 2020 +0000
Original commit date: Sun Oct 4 06:22:04 2020 +0000
Original commit hash: ce2d5249f7f7f5b324d99cc5d32066cffdd6caaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 401d22027c4b7ffa74b87d4eed6e6127df54d0d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:57:14 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011454535][ADL-S ADL-M ADL-P | DDR4 DDR5 LP4 LP5]  Add Row Hammer support and new BIOS setup options.

[Issue/Feature Description]
Add Row Hammer support and new BIOS setup options.
 - Refresh2X
 - REFRESH_PANIC_WM/ REFRESH_OEMx_WM
 - {RFM, pTRR}

BIOS Option
  Intel Advanced Menu
    Memory Configuration
      Row Hammer SELECT
        Disable
        Enable Row Hammer RFM; Fallback to PTRR [Default]
        Enable Row Hammer PTRR
      Row Hammer 2x Refresh
      REFRESH_PANIC_WM     [1-9]
      REFRESH_OEMx_WM        [1-8]

User can enable Refresh2X.
Besides that, user can enable RFM which might fallback to PTRR, or enable PTRR only.

New items in MEMORY_CONFIGURATION PPI:
  RhSelect
  McRefresh2X
  Lfsr0Mask
  Lfsr1Mask
  RefreshPanicWm
  RefreshHpWm

[Impacted Platform]
All ADL.

Hsd-es-id: 14011454535
[
Original commit date: Tue Sep 22 21:50:45 2020 +0800
Change-Id: I24fa34af6584b33a62b8b5734ac6b3007ce2c475
Original commit hash: 0c3941a1dd46b7fcaf19c556fe46de0b2dec7aff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6e1ca35eded3049f3e391a1c9be3b5c20bbd33ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:56:53 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 3 04:31:16 2020 -0700
Change-Id: I6c451eeb44cc3654dd44a4bf15670888cec4b2e3
Original commit hash: f348b918b578d8c15c3ffdccde432f9c1b779101

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 75b5af92555d289bf4a5023fc2d544bb450d9473 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:56:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1406_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 3 00:59:23 2020 -0700
Change-Id: I61b2df3a98c880e75707ab3f479be7791c46d8e2
Original commit hash: 908d221b59806715856b671700feb0c08e8cf579

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c43928903aaed2e266677b3f78a59275979dc9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:56:22 2020 -0800 
-------------------------------------------------------------------------------- 
New Global Mapping Policy addition for VMD

Added VMD Global Mapping policy to map all the storage devices.
Enabled/mapped all the available storage devices under VMD if the global policy is Enabled.

Hsd-es-id: 14012620605
[
Original commit date: Fri Oct 2 11:20:01 2020 -0700
Change-Id: I8951abda6d9e3f17ccd68cfbfa7c7270ff83608b
Original commit hash: 64a0754b13e0e8e40b17019629067de60069fee9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c

================================================================================ 
Commit: 69d8e0c24d8914941ffd37283dbc9cbc26058349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:56:09 2020 -0800 
-------------------------------------------------------------------------------- 
Features: Made two KW fixes

NhltLib.c
  Added a check for null. Without this, it's possible a NhltTable could be dereferenced
  while null.
gap.c
  In here, I just initialized the idx variable. KW thinks a bad indexing may occur, and
  I believe that is because idx is an 8 bit value that was uninitialized, so KW falsely
  believed that idx could take on any value between 0-255.

patch #2

  Removed some spaces.

patch #3
  Added bounds check on idx to account for indexes greater than 8

Hsd-es-id: N/A
[
Original commit date: Thu Sep 24 18:09:50 2020 -0700
Change-Id: I7e52e2f0c754037339dde2314317a6f2fa9f13aa
Original commit hash: 8b7c5c0f5fb913dcae50f02097a3c95956d483a4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/NhltFeaturePkg/LibraryPrivate/NhltLib/NhltLib.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c

================================================================================ 
Commit: 394ab426608882aa7c59d7f6209131fe93896964 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:55:58 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 2 20:29:54 2020 +0000
Original commit date: Fri Oct 2 20:29:54 2020 +0000
Original commit hash: 2efc06975739facc25325efbd6579432ff30f5c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74b84d1b4e6b396ec25afbb1484851624fa0ae8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:55:53 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012580575][ADL-S | DDR5][Update Save/Restore registers for B0 stepping]

Description:
  Update Save/Restore function to support B0 registers.

Additional changes:
 - B0 fixes in UpdateCompGlobalOffset() and UpdateSampOdtTiming()
 - MiniBios: use correct SlotStatus for DDR5 memory down case - ch2/3 should be not populated

Hsd-es-id: 14012580575
[
Original commit date: Thu Oct 1 20:49:04 2020 +0300
Change-Id: I4ea38f1295cb708bc7ca1ae57303c7f06e85016d
Original commit hash: 2f6fe22f6b48e692c21d59012cc89dca487100a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cd81448fa60fefbd1f12b3877f1390f08088f409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:55:32 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Pch\Library\SecPchLib: [RC2321][RCR] Need recommendation for early initialization of second UART for SAM (pre FSPM)

Part 3
- Added additional flow for Pci mode
- Fixed 2ndMmioBase in SiPkg

[
Hsd-es-id: 2208883791
Original commit date: Fri Sep 25 23:02:53 2020 -0700
Change-Id: Ic7e1a77e9536b4aed49e12f65f71c839416ddf48
Original commit hash: 7b374113e1ff309143ed692451b7519b596592bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c

================================================================================ 
Commit: 9ad2f13108ea4b07f5dcd002923010b8a65e0230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:55:27 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Me/IntegratedTouch: Removal of Deprecated feature

- Integrated Touch is EOL - this commit removes all related files

[
Hsd-es-id: N/A
Original commit date: Thu Oct 1 18:35:03 2020 -0700
Change-Id: I4f2db54b2c06050fa5d0b1c1fccddff6b25d4301
Original commit hash: 653f6e256e2421ccf5e052af54d96d3fb88bd60a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/IntegratedTouch.h
ClientOneSiliconPkg/Include/Protocol/IntegratedTouchHid.h
ClientOneSiliconPkg/Include/TouchHeciMsgs.h
ClientOneSiliconPkg/Include/TouchSensorRegs.h
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.c
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.inf
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouchComponentName.c
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouchComponentName.h
ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouchPrivate.h

================================================================================ 
Commit: 530318ed3e7f13f08c278c042092075286a4ed93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:55:21 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SerialIo/Uart: PCH Serial IO UART have no message

Issue: UART checks for hidden mode were done through SPARE register
       This soulution did not work for desktop based products.
Solution: Restore previous method of checking Hidden mode through GPPRVRW7

[
Hsd-es-id: 1508379802
Original commit date: Wed Sep 30 16:42:14 2020 -0700
Change-Id: I4c4fba883716f1610657cec52dc6c924c980785e
Original commit hash: 922e22123ad41c0648aa59e33151443a7c9182e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoUartRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 79bb73cd379bf0bbf662f3e929fda66ad1748526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:55:00 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SouthClusterCdf: Remove PchAccess header

Removed PchAccess header and corrected various libraries to use specific
register headers instead of it.

Hsd-es-id: n/a
[
Original commit date: Mon Sep 14 11:00:49 2020 +0200
Change-Id: Id54b14239e42cc13db33a2c7e9cfb8be855dd067
Original commit hash: cc0e8cff5af785217fb1cf93577510ea8642f0ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SataRegs.h

================================================================================ 
Commit: 2c1c69bf201fd7685de58ccf9876550694f365a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:54:55 2020 -0800 
-------------------------------------------------------------------------------- 
Add Mebx Config protocol platform implementation

Added Mebx Config driver to MebxFeaturePkg

Hsd-es-id: 18012823420

Original commit date: Tue Sep 8 14:06:00 2020 +0200
Change-Id: I0997f12d4ba959ab4bc9aa41efebdf4efd5efb6c
Original commit hash: a6db531a3d87aa599ffba7756d5bc8841ebac8f6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc
Features/Manageability/MebxFeaturePkg/Include/MebxFeaturePostMem.fdf
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.inf

================================================================================ 
Commit: 6ce428bbf96e4127cd78d68b5c5b21939849dee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:54:39 2020 -0800 
-------------------------------------------------------------------------------- 
Add Mebx Display Protocol platform implementation

Added Mebx Display driver to Features Package

Hsd-es-id: 18012564441

Original commit date: Wed Aug 12 15:31:36 2020 +0200
Change-Id: I8294de995dbc4df1dcf78ceb1f9d143d4bff5724
Original commit hash: ea1270f199665ef0e406e11b1fed28bf0be9fbfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/MebxDisplayProtocol.h
Features/Manageability/MebxFeaturePkg/Doc/MebxArchitectureDiagram.png
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc
Features/Manageability/MebxFeaturePkg/Include/MebxFeaturePostMem.fdf
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.inf
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.dec
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.dsc
Features/Manageability/MebxFeaturePkg/Readme.md
Features/Manageability/Readme.md

================================================================================ 
Commit: 9659de7e879ef9373fa65f353d28c1e36b2e0792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:54:33 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg: Remove CDF includes

This commit removes all CDF public includes which were duplicated with
ClientOneSiliconPkg.

Hsd-es-id: n/a
Original commit date: Tue Sep 8 21:55:53 2020 +0200
Change-Id: I89aab1002ffeb26850fab70a06a1dd42734eaed0
Original commit hash: 28508cbb0254401e5112b83106515cb4074e54f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 771360bc9cc7b76c00665bb2ac1b6f879ce13c1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:54:27 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 2 02:48:00 2020 -0700
Change-Id: Ic423c0fcbb20d1a708e8d52846e2e5c1c898c308
Original commit hash: f7da31018a110a2b0434d84ae115729f122539c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eb59fc048b21703976a85bfee1600ed7761c83f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:54:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1405_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 2 02:47:51 2020 -0700
Change-Id: Ic2b5a3aca22bfae0c9b0cfd2e44d989ad6c29cfb
Original commit hash: 138d095d3373ce5c878e09398b573a9178c58967

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a35d85b5b86b16dc012dcc975020eeb260adeb99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:54:11 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Boot issue on CPV Board ID 0x29

Add missing CPV Board ID 0x29.

Hsd-es-id: N/A
[
Original commit date: Thu Oct 1 22:56:58 2020 +0800
Change-Id: I4abcefed9d10ceae732a5106ec0cc8134269a529
Original commit hash: 75ccac26f46a95af33cf248a4fdcda7668a390f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 33bbf5c2183a9500bb36e9550745bcb3a912db71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:53:50 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Oct 2 07:31:07 2020 +0000
Original commit date: Fri Oct 2 07:31:07 2020 +0000
Original commit hash: f2d5e3175a7915cce8d892e1ddb3e52e7afd98eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4b9a0d13ddb572827f121e5248eeaf87dd7e10b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:53:45 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011453877][ADL-S ADL-M ADL-P | DDR4 DDR5 LP4 LP5] DRAM address decode

[Issue/Feature Description]
1) Add UEFI application AddrDecodeEncode
2) Add Memory Address Encode Decode Protocol
3) Add ADL address decode/encode library under MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib

Hsd-es-id: 14011453877
[
Original commit date: Mon Aug 17 16:37:19 2020 +0800
Change-Id: I2eed3587e652193d5c2d62a3002744e72803be62
Original commit hash: e9a152718a771e1d4f130c36f0fa9ebdf41faa17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakePlatSamplePkg/Library/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
AlderLakePlatSamplePkg/Library/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
AlderLakePlatSamplePkg/PlatformPkg.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/Protocol/MemoryAddressEncodeDecode.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc

================================================================================ 
Commit: 462fe2ba6fe6130a8472c6c980e852933072a898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:53:32 2020 -0800 
-------------------------------------------------------------------------------- 
Removed usage of KvmEnable from MEBX_DATA_HOB

Affected platforms: ADL and futurtre platforms
Changes:
1. Added field IntelKVMEnabled to ME_CAP structure.
2. The value of KvmEnabled within ME SMBIOS 130 is updated based on value from
   MBP.

Hsd-es-id: 18013136848

[
Original commit date: Thu Sep 24 09:42:25 2020 +0200
Change-Id: I42659d75377c03ab33c55815c1b527690a332778
Original commit hash: 7c11a7a2b4fd7ee6758ef8444b83494f4d1ca82d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h

================================================================================ 
Commit: c29511f87330618d0ae1c21cba24417664e81af0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:52:44 2020 -0800 
-------------------------------------------------------------------------------- 
UEFI BT: BT Update Bt_Uefi_Release_3_0_11

BT Update Bt_Uefi_Release_3_0_11.

Hsd-es-id: 14012630922
[
Original commit date: Thu Oct 1 13:48:35 2020 +0530
Change-Id: I5bca2459308e73de867dcfd8ecc0637d0725cd51
Original commit hash: f01537b49548110c68fc243d6b908831d6522f4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 472d8f0b9ed0fe43d51a8848391d42a7c488c997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:52:38 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/OneClickRecovery: One Click Recovery feature

Add One Click Recovery(OCR) Feature.  This feature supports a single out of band to boot
a recovery appliction via AMT. Recovery options can be windows recovery,
PBA or HTTPS boot.
 - Update SMBIOS table 130 with platform supported OCR capabilities
 - Send AMT available boot options(WinRe, PBA) to AMT
 - Send AMT enabled Boot Option Type aviable for OCR
 - Setup OCR Boot Option to launch if requested by AMT

[
Hsd-es-id: 2209163693
Original commit date: Mon Sep 21 17:54:55 2020 -0700
Change-Id: I8ad10de231f17e9b103ad4fefe03255b4b0fb275
Original commit hash: 31576295511b125adccbcf802abeba15e390b920

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/AmtSetup.uni
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h
ClientOneSiliconPkg/Include/Protocol/OneClickRecoveryProtocol.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c

================================================================================ 
Commit: 744d59d040ba458351289ea4f1caa04b596c17bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:52:29 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 1 15:02:16 2020 +0000
Original commit date: Thu Oct 1 15:02:16 2020 +0000
Original commit hash: d6a59e30be6ba756ff9b2b87cecce1e6e49e9f49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a843f7108faaadc31ca1ddd2bd69ba61f4388e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:52:23 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0][GRT] SVOS specific issue - Bios assigned PSMI Trace memory region overlapped with IMR(Isolated Memory Region)
caused Uncore MCA (SADERRCODE: CBO_SAD_ERR_IA_EXC_IMR [0x12])
  - Moving the PSMI Region Reservation Above TopUseableMemAddr

Hsd-es-id: 16011837756
[
Original commit date: Mon Sep 28 14:57:24 2020 +0530
Change-Id: Id034bf0ecc3468429ee3abc10e339c9be58605c6
Original commit hash: 71d085a5a5bcf2ede39097d7ce9a06f8ecdeb924

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ccc5619966f97e3402a1f45865626cdf99982913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:52:13 2020 -0800 
-------------------------------------------------------------------------------- 
Removed usage of RemoteAssistanceTriggerAvailablilty from MEBX_DATA_HOB

Affected platforms: ADL and future platforms
Changes:
1. Implemented IsCiraAvailable function, which checks if Client Initiated Remote
   Access is enabled.
2. Changed implementation of DisplayRemoteAssistancePrompt to use IsCiraAvailable
   function.

Hsd-es-id: 18013136841

Original commit date: Tue Sep 22 16:32:26 2020 +0200
Change-Id: Id481af429c2dd4699dcbb410d37d68e610396749
Original commit hash: d93a6c7287f59e76900eaa19953d45871365ffda

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 64547128bec2e9e32ecf6a7782c9c9a6704c5033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:52:06 2020 -0800 
-------------------------------------------------------------------------------- 
Removed usage of PlatformMngSel from MEBX_DATA_HOB

Affected platforms: ADL and future platforms
Changes:
1. Removed usage of PlatformMngSel from code.
2. Changed a way of checking if AMT is enabled, from now bios checks the feature
   state of Amt field from MeBiosPayloadHob.
3. Added ME_BIOS_EXTENSION_SETUP structure.

Hsd-es-id: 18013031229

Original commit date: Mon Sep 21 12:11:17 2020 +0200
Change-Id: Ib03f3bb96aa7937fba8401237fe4989a4d724c51
Original commit hash: f4da76bcb88293d3fd7bee3985f97a0135bbe054

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.c
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlertDxe.inf
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h

================================================================================ 
Commit: a1ee70d14242317759f699945b2a0156253b4c96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:51:43 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 1 03:46:03 2020 -0700
Change-Id: Ifedea8350d14ea275879c793f1ddf1e1499bc0a8
Original commit hash: 0c38d2a09eded55ad30fa37eebf2754cb3885080

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 16b9c63c8217a00bd1c68aa5a2df25a3d900c9d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:51:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0][PO] - IO read to Laguna from some address result in mismatch.

Hsd-es-id: 1307932946
[
Original commit date: Fri Sep 25 17:15:33 2020 +0530
Change-Id: Id31942d87f588b370fcb80bf618ac44df6af6138
Original commit hash: 06bdc8a12a3cc2a71f261463afc702050d3d491d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PlatformInitLib/PlatformLateInitLib.c

================================================================================ 
Commit: 99e0d195c2226b68d93af409320a0d21ff2427aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:51:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1404_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 1 03:43:44 2020 -0700
Change-Id: I909fb40752ee6c6efa8fda645ba3982dcd74de49
Original commit hash: 671e0cff7344dd262d32cbe7ba372bdc08481c53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cc4fe928589a543b0fc3b47519fb1d6158116c35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:51:20 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/PchAdrLib: Invalid bit definition ADR_RST_STS

ADR_RST_STS bit shift in ADR_CTRL_STS register have been adjusted
to follow definition in crif.

Additionally, redundant definitions in PmcRegsVer3 have been removed.

Hsd-es-id: 18013071406
[
Original commit date: Fri Sep 25 13:33:45 2020 +0200
Change-Id: Ibc16dbca122aa574accc5e721cb4ae1a9a7bcf3a
Original commit hash: 415e8dda4056c7102b661645ba8d93312b5ad383

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer3.h

================================================================================ 
Commit: cfec7852dc3580be245800c1b7ffdd36a69cb19c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:51:14 2020 -0800 
-------------------------------------------------------------------------------- 
Split Boot Changes Part  II
Changes
1. Updated Flash Map to map the Flash Address Range as 4GB - 512 KB to 4GB - 12 MB - 512 KB
2. Added Tool update to support #1 (ANC_GEN_TOOL,FITGEN,BPMGEN2). (Will be Removed once we have official Version).
3. Added Support to Read the BootGaurd Status to Read the Boot Media.
4. Removed Override of ClientOneSilicon and added Relavent changes to offical Pkg
5. Added Support to read NVRAM Data from Ucode Region for Split boot.

Hsd-es-id: 16011525065, 16011624765, 16011697994
Original commit date: Fri Sep 25 17:09:04 2020 +0530
Change-Id: I9f454bd8c937306bd17ab27ba8934f07dbdbd9c5
Original commit hash: 4e2f4de47d9dfdadd58b8b32a1fe726953e80a2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/PlatformNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.inf

================================================================================ 
Commit: 3c32cb62bcb9f215eb48baf720494bd61b22d68b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:51:03 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 1 08:17:42 2020 +0000
Original commit date: Thu Oct 1 08:17:42 2020 +0000
Original commit hash: 290ef7d39a892b2453e04bddb1741300b0ef4c07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b22782adb9f828e364d6f101aa71ff329ea549e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:50:56 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012581795][ADL-S]Add support for ECC DFT Feature

[Issue/Feature Description]
Add knob for ECC DFT feature enabling/disabling

[Resolution]
Add new Setup option "ECC DFT", connected to Inputs->EccDftEn.
When this knob is enabled, and ECC is enabled:
 - Set mcmnts_global_driver_gate_cfg_0_0_0_mchbar.qclk_global_driver_override_to_dclk = 1

[Impacted Platform]
ADL-S

Hsd-es-id: 14012581795
[
Original commit date: Sun Sep 27 19:09:42 2020 +0800
Change-Id: I1199fa3432de8f687b3d5dd867a306ff9135117c
Original commit hash: 51ccb0d84843b111877c067f140519380d79ef54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 4aaca3c6a5535b8d8b45711206f8c39eee5591b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:50:48 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 1 05:23:39 2020 +0000
Original commit date: Thu Oct 1 05:23:39 2020 +0000
Original commit hash: 7fb5260cbd2b97ca88112860359664d9e1e43a34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e640458709f04930379f1d4cc7ad9ae1bee8a50a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:50:37 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Oct 1 04:17:56 2020 +0000
Original commit date: Thu Oct 1 04:17:56 2020 +0000
Original commit hash: 44215b1e791e0e47234c89261c88bca55ce4cbaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8941fff0e490e08d2e1352701e9318549f1f8e50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:50:31 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22010445499][ADL-S | DDR4] Read Voltage Centering 2D Training

Enable the Read Voltage Centering 2D step for Matched Rx (DDR4 / LP4)
Includes Analog VOC (Voltage Offset Cancellation) Per Bit

Hsd-es-id: 22010445499

Original commit date: Wed Jul 15 18:12:52 2020 +0300
Change-Id: I8340735bbec56aa1ef5ce43277624ee297e1537e
Original commit hash: b846fcc92c3c16c99ef5813b92a4f5e8a2e056e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: b76d83b1b338c35d85db64d6d0cff8c9c08ac9e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:49:54 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 30 20:43:26 2020 +0000
Original commit date: Wed Sep 30 20:43:26 2020 +0000
Original commit hash: f10ec7581c6807e11cb2f7500917425ef92d27ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f95d07c2e6a616d26d44ba40daaf152f1289af8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:49:44 2020 -0800 
-------------------------------------------------------------------------------- 
IpBlock/MemoryInit/Adl:[14012349922][ADL MRC][CAPID Frequency limit register changes]

Add CAPID0_F Register header and structure information, used for MAX_DATA_RATE_AT_GEAR1
Calculate MAX_DATA_RATE_AT_GEAR1 frequency during MrcMcCapabilityPreSpd
Change maximum frequency calculation for DDR5 and LPDDR5 to use the correct multiplier
Add check in  McFrequencySet() that error will be checked and reported not only on Timeout also on RATIO==0

Hsd-es-id: 14012349922
Original commit date: Mon Sep 21 15:36:24 2020 -0700
Change-Id: I57b8f447c977d75263a1007c0191d64ecdc7da6a
Original commit hash: e93868cd101d60f63282273255266e86fc7a70d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8d3fdd8b2da70502ec727b00a482ff78dfb00b99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:48:57 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 04:27:29 2020 -0700
Change-Id: If514fe13b21034494b1996326f1d00eed79e0fc9
Original commit hash: 2af70f8782176088bfc4f3a134f8f3a92fdf43b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 69deffd251ce2729b25e95a6792628f4f5af5868 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:48:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1403_00

Hsd-es-id: no sighting
Original commit date: Wed Sep 30 04:24:53 2020 -0700
Change-Id: Ifefec03cd14904cfa6dd5aa6e7e216cd9dd93aa0
Original commit hash: 0cb3d8822ada6759a732e12d4aa598a44e29ee97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d5f3be5e4da002344ee39f11f6e2c63149b1caa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:48:37 2020 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg: Removing ADL CPU dependency for FHF BIOS

There should be removed ADL CPU dependencies for FHF.
CpuMailboxLib is not used so can be removed.
CpuPlatformLib is required by PCH modules/libraries so should be implemented for
SPR CPU and included to FHF BIOS.

Hsd-es-id: 16011381377
[
Original commit date: Fri Aug 28 19:56:55 2020 +0200
Change-Id: I50316b8a0769b8b643a529462233cb9eb658b77c
Original commit hash: 1a56b3f59dc67abaa3804cf2c7045141d6acd99c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf

================================================================================ 
Commit: c1fbcf7f14523487219daffc8c2097b566fcd0df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:48:16 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Support new version of image header in SearchMeRecoveryFmpCapsule function for MeResiliency support

EFI_FIRMWARE_MANAGEMENT_CAPSULE_IMAGE_HEADER is updated to version 3 in EDK2.
Current implementation doesn't support it, so that the image header size is
wrong. Add version check before calculating the image header size.

Hsd-es-id: 1508096739
[
Original commit date: Wed Sep 30 07:00:42 2020 +0800
Change-Id: Ibf21a6f98f1e390262b2b1dd22e7b7cbd45ac6c8
Original commit hash: 4eb60e9a4e6874f4a2c15e7488d07d051b7b527b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 9ddcf45fde94722c91218eccd3617cc56e842ae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:48:00 2020 -0800 
-------------------------------------------------------------------------------- 
In PCIe disable feature, a change to active SL config by BIOS should be followed by a G3 cycle (MR power cycle / reset)

Hsd-es-id: 14012495547

Original commit date: Tue Sep 29 18:52:22 2020 -0700
Change-Id: I251a516f4bab7fb9db5163a9b07f6c7d053f0460
Original commit hash: a094de75c067793500c9d647b96ac2366d4db3ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.c
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 77d2678617ab1ef03953d6c509897f582b0ca745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:47:43 2020 -0800 
-------------------------------------------------------------------------------- 
Automation of Dekel Programming for ADL

Hsd-es-id: 14012447888
[
Original commit date: Sun Aug 23 23:50:03 2020 +0530
Change-Id: I053b00f5cfaa10e8fad4f8dfa7ab591f3dccbfc3
Original commit hash: c52e29d037a799382eba692eccaa0253a292474a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: ad2ff4227c2f9c2d3a9cea3756b7b0aa12e11143 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:47:26 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S08 DDR5 SODIMM 6L RVP

Refer to ADL_S_S8_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p8_ww39p4.xlsx

Hsd-es-id: 1508377389
[
Original commit date: Thu Aug 20 14:21:12 2020 +0800
Change-Id: I055428b7023187ee48c03bc3596ab8ba3e2ad47b
Original commit hash: 4372a7826d4ad6d0a24f8118357fedf5fd8e3823

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 695b5dd302feb408b4b11acbb7ec6b664a8e8784 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:47:14 2020 -0800 
-------------------------------------------------------------------------------- 
[RKL-S] Remove Rocketlake Instances from C1S in master [Part 2 ]

Codebase was branched out

Hsd-es-id: N/A
Original commit date: Sun Sep 27 21:05:44 2020 -0700
Change-Id: I466979074d1420ac57540a25a20efd80b6f76545
Original commit hash: 9489d84ab17450c2790407c5b3f9ecfafbb34e5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver1/HostBridgeConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 595c45b9adb1ffdff158d02be5b41192f5249f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:46:39 2020 -0800 
-------------------------------------------------------------------------------- 
Chasm falls: add obbdigest check to avoid build error

Hsd-es-id: 1508365842
[
Original commit date: Tue Sep 22 09:55:06 2020 +0800
Change-Id: I82105e2bbd45e87687272345566c975ff1133f29
Original commit hash: 6f9d40a280159a81451a7ee621be4b2284be6e96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/postbuild.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c

================================================================================ 
Commit: d7ee961ccc3e1c3d85a3257e1ae9664cd7196a2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:46:22 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Fixing KW issue

KW issue #8317, #8325, #8367 and #8391 Array index out of bounds

Hsd-es-id: 22011451246

Original commit date: Tue Sep 22 12:52:43 2020 -0700
Change-Id: Iccfbfd3ce6114e4be1c67de2c3bcc658875060d0
Original commit hash: 068d7f513b0edf5b91b9fbf88c640a7cdf7a9b3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: 879778292c2b7649304bdcc4b781751ba8a26f64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:45:18 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 29 18:41:02 2020 +0000
Original commit date: Tue Sep 29 18:41:02 2020 +0000
Original commit hash: 4ab0ec47c99cd2b75019b2e425e9e6d1a3c56926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cb1ed3bcc67b5983dda488b7fbe8d2e2800adb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:45:06 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012608176][ADL-S | DDR4 DDR5][DqOdtDelay / DqsOdtDelay should be pulled in by 2 clocks]

Due to an extra xover delay on DQ / DQS ODT path in ADL A0, we need to reduce DqOdtDelay / DqsOdtDelay by 2 clocks.

Hsd-es-id: 14012608176
[
Original commit date: Mon Sep 28 23:54:32 2020 -0700
Change-Id: I27895877c471f192228604bf276511878f267a8a
Original commit hash: e02ecba6aba3582de2a24c78a7a6879802fae385

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d87ff2ec93ecb0e82dde81aec61e7a6c2cf03ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:44:49 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: Fixed error handling

Fixed the error handling of the PolicyInitAdvancedDxeEntryPoint() function
to return the appropriate status code on exit.

Hsd-es-id: 22011447259
[
Original commit date: Fri Sep 25 10:16:38 2020 -0700
Change-Id: Ic22e96e478bafb0a374da122fcfbe3cdcdafab16
Original commit hash: 7349c7180b03452fcf3016704bf43ae784367d1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c

================================================================================ 
Commit: 0e2dff4b14366b889f3411b2d25c44b781c4f835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:44:43 2020 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]: Update pmecfg2.pmet from "1" to "0"

Changing the value of PMET as per design recommendation to prevent device drop issues during RTD3 flow.

Hsd-es-id: 14012597641
[
Original commit date: Fri Sep 25 14:16:52 2020 -0700
Change-Id: I4474d5cf6e9e997a4440d53ad8c0ee07a8c6b6c6
Original commit hash: d1f43d5e72684b57b22d2fb63426d0c373b167e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: bf6dae6977b8b8f818bb92811f13051ed95478ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:41:59 2020 -0800 
-------------------------------------------------------------------------------- 
PMA Init - Initialize VccLVRs and workpoint Data

Initialize VccLVR registers in PMA Init
Initalize Workpoint Data
Redefine DDR Frequency list to support Qclk 33, Gear 2 and 4
Create Input parameter for Vddq Domain
Make VddqVoltageOverride, VccIogVoltageOverride, and VccClkVoltage Override
	customizable thru setup menu

Hsd-es-id: 22011307992
Original commit date: Wed Jul 29 08:06:27 2020 -0700
Change-Id: I17b841d352c70f595b58e2a2a164b43d3986dce9
Original commit hash: 1f142e1a29db8181962bbd0bec5a803065a10d61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: f9bdbcf1bc4685aa551ef3193ba4853497f3e6b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:41:43 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL]Program the CPU PCIe registers as per BWG Rev 1.4

Hsd-es-id: 16011795592
[
Original commit date: Wed Sep 16 10:16:28 2020 +0530
Change-Id: I9096c615f819b3190b693246f9352b1e1d2f1115
Original commit hash: ed7d147ba519a6eff9e532c535a12f3d42eaccc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: daa6ee9ead6170fcb392a7037ac3c8499ef1d818 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:41:20 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Sep 29 04:16:15 2020 -0700
Change-Id: I21424f0fabba8290bbfd19f72980c4af53c3cb1d
Original commit hash: 749f3eba7a97c190b07448fa268e6aebedce695d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5cd5299815c24ee39c760e3c9932fcb37eccfc08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:41:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1402_00

Hsd-es-id: no sighting
Original commit date: Tue Sep 29 04:13:27 2020 -0700
Change-Id: I4c0d6c19ba54421cf5bef20797e05c326e9939e0
Original commit hash: 9d98ea727daeb6c87bb4b61d756a39de1e1fe5a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5f1d315e9acb8605b5f2fd9efc5c539cb553c2e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:40:57 2020 -0800 
-------------------------------------------------------------------------------- 
DGR:[ADL] Added SPA log protocol interface support

Added SPA log protocol interface support as per
SPA phase2 implementation.

Hsd-es-id: 16011829301
[
Original commit date: Sun Sep 27 12:28:40 2020 +0530
Change-Id: I842708a1f600e458d371502caae791267ef1aece
Original commit hash: a39666158d5c440e003c948568390029cf1c1d62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
AlderLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmSpaLogOutputProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm

================================================================================ 
Commit: 5a5349a1bf99e3134b87ae8fc4d8e9ed631793e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:40:35 2020 -0800 
-------------------------------------------------------------------------------- 
[ADP-S_CMLH][A0][PO][PCIe] Display does not come up with external Gfx Card

1. remove delay func and using natural delay.
2. PCIe/PEG pwr pin pull high in early PreMem phase.
3. PCIe/PEG rst pin de-assertion from PreMem phase to Before PeiGraphicsInit, this time can generate 92ms.

Hsd-es-id: 14011557188
[
Original commit date: Mon Sep 28 13:37:48 2020 +0800
Change-Id: I0d25bcb899979fa08aa755347ae32b26080eadb8
Original commit hash: 0922fced961528947208dc92f10a93c1382035af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: 6ef7af15036879c22b070742238912b99e5c80a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:40:28 2020 -0800 
-------------------------------------------------------------------------------- 
RCR for VPD SPCD enabling with capability to edit the BIOS map files via patching
checkin stage 4: MRC DQ DQS and SPD data mapping

Hsd-es-id:16011732223
Original commit date: Tue Sep 22 03:13:07 2020 +0530
Change-Id: I5a7ba28f94169d239dcf42a30a310cc1582b734d
Original commit hash: 5b13812216935b5784b7a8b44cdbebf8ad64e4aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc

================================================================================ 
Commit: 326f450053275622a0cfb240928007aff9d931f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:40:22 2020 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S07 DDR5 UDIMM 2DPC CRB

Refert to ADL_S_S7_UDIMM_6L_RVP_Platform_Mapping_document_Rev0p1_ww39p1.xlsx.

Hsd-es-id: 1508363852
[
Original commit date: Tue Sep 22 08:43:12 2020 +0800
Change-Id: I9bcf7797c112ade2a917150f44f29b8ceb291a66
Original commit hash: d0a0a1d7a9598ddf80bb98fa8ea861029b976e73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 5c835b3149013a013ea7dc420351bac6f3b9bb2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:40:14 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[MCHECK] - BIOS write wrong value to MSR 0x304
- Corrected the MCHECK Address Calculation.
- BIOS Structure should be aligned to 4K." This reverts commit ee5856f639f3c1f83ff2f6a84911ef05814f8f4f.  - OS Preload is failing because of this Structure alignment.    To unlock 881 config, we are reverting the change."

This reverts commit 24e6baf5f26657e0b11900f795701f7d23c8b6d5.

Hsd-es-id: 16011814119

Original commit date: Tue Sep 22 22:07:51 2020 -0700
Change-Id: I75d3da12216b9ddeb63e0f3d98883bf0f24d90d7
Original commit hash: 1d9e64868fd2dc10f969445d5e9741a6cf2456aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 0120a200de579a7e0099eee53bae5606b2b407d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:40:08 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Preventing SaSetup Option Override

Hsd-es-id: 16011824865
[
Original commit date: Mon Sep 21 16:39:19 2020 +0530
Change-Id: Ic21c886a6ccf5b781c2fa50c6e86cb06b9abed50
Original commit hash: 67418591090c5e05f7fac00ba92817abfeabded2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: de842c3edae53905a8a7ca70a93edf2553a0ba63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:39:53 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: [ADL-S][Security] Bios standalone Seamless Capsule upgrade and downgrade is failing from OS/EFI

1. Enlarge PeiMemory size for Capsule/Recovery process usage.
2. Install SecurityFv in Recovery path.
3. Clean up/Sync up condition check and flow control in PlatformInitRecoveryPei.c by this chance.

Hsd-es-id: 16011715685
[
Original commit date: Mon Sep 28 20:29:48 2020 +0800
Change-Id: I9e1b25ae152b456d64102a198804122bfbc3a8e7
Original commit hash: c57599a51c1d249be15b2ca6cbbfa1253f2e7e67

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d8493928a853cabf4d663c9cbce7000a34746d9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:39:47 2020 -0800 
-------------------------------------------------------------------------------- 
Remove all the gEfi prefix from Guid names on PlatSamplePkg and BoardPkg dec files

1. Remove gEfi prefix from Guid names that defined in PlatformPkg.dec and BoardPkg.dec on AlderLake.
2. Remove gEfiMeBiosExtensionSetupGuid from PlatformPkg.dec and change all gEfiMeBiosExtensionSetupGuid to gMeBiosExtensionSetupGuid.

Hsd-es-id: 1508162725
Original commit date: Mon Sep 14 15:21:46 2020 +0800
Change-Id: I31000faad3e6bf6b4fb36566fe94ba7bdcc24072
Original commit hash: 9ddd2315df205f80f5264e8d6e5f1d6b1a93c284

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/EC/EC.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.inf
AlderLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.c
AlderLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
AlderLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.inf
AlderLakePlatSamplePkg/Include/Protocol/EcAccess.h
AlderLakePlatSamplePkg/Include/Protocol/EfiUsbFnIo.h
AlderLakePlatSamplePkg/Include/RstFeaturesVariable.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
AlderLakePlatSamplePkg/Library/SmmPchLib/SmmPchLib.inf
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.inf
AlderLakePlatSamplePkg/Telemetry/Include/Pi/TelemetryHob.h
AlderLakePlatSamplePkg/Telemetry/Include/Protocol/TelemetryAdapterInformation.h
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.inf
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.inf
AlderLakePlatSamplePkg/Telemetry/Library/PeiTelemetryFviLib/PeiTelemetryFvilib.c
AlderLakePlatSamplePkg/Telemetry/Library/PeiTelemetryFviLib/PeiTelemetryFvilib.inf
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.inf
AlderLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.inf
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf
AlderLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.inf

================================================================================ 
Commit: 896bf097dc8f4d2b5d2322b5786b17372ec774b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:37:58 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] EE_Turbo feature default value

Change EE_Turbo feature default value to disable

Hsd-es-id: 16011827648
[
Original commit date: Mon Sep 28 14:36:14 2020 +0800
Change-Id: I29d7bec60ff1642ba4405d48839148b174cdf9c5
Original commit hash: 440002c284dc3918c126d7e3e1f8695d5d2bc27d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: d3ddf5a38b6902681da13ba52b38474aae87fd7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:37:00 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [ADL] Correct PcdPc8374SioKbcPresent setting flow

Move AdlSBoardMiscInitPreMem () before AdlSSioInit ();

Hsd-es-id: 1508375438
Original commit date: Thu Sep 24 14:45:47 2020 +0800
Change-Id: Iea0141eb1d5b85049bbe8d83efdee8e3f97346a9
Original commit hash: a5ee393ff01d8425a453ebd475c7bddfe5e980de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 347b0849fda811618edefc4cc65cf6d47e6da036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:36:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Sep 28 03:53:08 2020 -0700
Change-Id: I76f58aa32803ef5ad555c40eda8f0daa290e2c83
Original commit hash: 503b3f5b73014ed530ea88e7cd846134ddf8cfa9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d7b31f765af760b41f927052b2c28a62feb94751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 8 18:30:36 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1401_00

Hsd-es-id: no sighting
Original commit date: Mon Sep 28 03:50:29 2020 -0700
Change-Id: I6a2039ec7328890fc867891dc35d7b2e23f283d4
Original commit hash: bcc0a9efc02aebc16ecd4efbe74aa1ed6448e198

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeFspBinPkg/Include/FirmwareVersionInfo.h
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/Include/PchLimits.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
