<profile>

<section name = "Vitis HLS Report for 'Write_Output_F_Pipeline_4'" level="0">
<item name = "Date">Thu May  9 17:22:57 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Conv_Tile129</item>
<item name = "Solution">solution9 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.80 ns, 3.504 ns, 1.30 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, ?, 28.800 ns, ?, 6, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4, ?, 4, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 888, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 145, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 281, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_2934_16_1_1_U918">mux_2934_16_1_1, 0, 0, 0, 145, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_271_fu_266_p2">+, 0, 0, 16, 9, 9</column>
<column name="empty_296_fu_283_p2">+, 0, 0, 71, 64, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="exitcond29_fu_289_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="empty_273_fu_310_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="empty_276_fu_324_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="empty_279_fu_338_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="empty_282_fu_352_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="empty_285_fu_366_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="empty_288_fu_380_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="empty_291_fu_394_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="empty_294_fu_408_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUT4_blk_n_W">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="loop_index_fu_92">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Out_Tc_Min_cast_cast_cast_cast_cast_reg_496">63, 0, 64, 1</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="empty_270_reg_506">1, 0, 1, 0</column>
<column name="empty_274_reg_555">16, 0, 16, 0</column>
<column name="empty_277_reg_560">16, 0, 16, 0</column>
<column name="empty_280_reg_565">16, 0, 16, 0</column>
<column name="empty_283_reg_570">16, 0, 16, 0</column>
<column name="empty_286_reg_575">16, 0, 16, 0</column>
<column name="empty_289_reg_580">16, 0, 16, 0</column>
<column name="empty_292_reg_585">16, 0, 16, 0</column>
<column name="empty_295_reg_590">16, 0, 16, 0</column>
<column name="loop_index_fu_92">64, 0, 64, 0</column>
<column name="tmp_2_reg_595">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Write_Output_F_Pipeline_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Write_Output_F_Pipeline_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Write_Output_F_Pipeline_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Write_Output_F_Pipeline_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Write_Output_F_Pipeline_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Write_Output_F_Pipeline_4, return value</column>
<column name="m_axi_OUT4_AWVALID">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWREADY">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWADDR">out, 64, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWID">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWLEN">out, 32, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWSIZE">out, 3, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWBURST">out, 2, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWLOCK">out, 2, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWCACHE">out, 4, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWPROT">out, 3, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWQOS">out, 4, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWREGION">out, 4, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_AWUSER">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_WVALID">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_WREADY">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_WDATA">out, 16, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_WSTRB">out, 2, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_WLAST">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_WID">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_WUSER">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARVALID">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARREADY">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARADDR">out, 64, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARID">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARLEN">out, 32, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARSIZE">out, 3, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARBURST">out, 2, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARLOCK">out, 2, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARCACHE">out, 4, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARPROT">out, 3, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARQOS">out, 4, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARREGION">out, 4, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_ARUSER">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_RVALID">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_RREADY">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_RDATA">in, 16, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_RLAST">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_RID">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_RFIFONUM">in, 14, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_RUSER">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_RRESP">in, 2, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_BVALID">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_BREADY">out, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_BRESP">in, 2, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_BID">in, 1, m_axi, OUT4, pointer</column>
<column name="m_axi_OUT4_BUSER">in, 1, m_axi, OUT4, pointer</column>
<column name="p_cast19_cast">in, 63, ap_none, p_cast19_cast, scalar</column>
<column name="empty">in, 9, ap_none, empty, scalar</column>
<column name="output_buffer_3_address0">out, 9, ap_memory, output_buffer_3, array</column>
<column name="output_buffer_3_ce0">out, 1, ap_memory, output_buffer_3, array</column>
<column name="output_buffer_3_q0">in, 32, ap_memory, output_buffer_3, array</column>
<column name="output_buffer_7_address0">out, 9, ap_memory, output_buffer_7, array</column>
<column name="output_buffer_7_ce0">out, 1, ap_memory, output_buffer_7, array</column>
<column name="output_buffer_7_q0">in, 32, ap_memory, output_buffer_7, array</column>
<column name="output_buffer_11_address0">out, 9, ap_memory, output_buffer_11, array</column>
<column name="output_buffer_11_ce0">out, 1, ap_memory, output_buffer_11, array</column>
<column name="output_buffer_11_q0">in, 32, ap_memory, output_buffer_11, array</column>
<column name="output_buffer_15_address0">out, 9, ap_memory, output_buffer_15, array</column>
<column name="output_buffer_15_ce0">out, 1, ap_memory, output_buffer_15, array</column>
<column name="output_buffer_15_q0">in, 32, ap_memory, output_buffer_15, array</column>
<column name="output_buffer_19_address0">out, 9, ap_memory, output_buffer_19, array</column>
<column name="output_buffer_19_ce0">out, 1, ap_memory, output_buffer_19, array</column>
<column name="output_buffer_19_q0">in, 32, ap_memory, output_buffer_19, array</column>
<column name="output_buffer_23_address0">out, 9, ap_memory, output_buffer_23, array</column>
<column name="output_buffer_23_ce0">out, 1, ap_memory, output_buffer_23, array</column>
<column name="output_buffer_23_q0">in, 32, ap_memory, output_buffer_23, array</column>
<column name="output_buffer_27_address0">out, 9, ap_memory, output_buffer_27, array</column>
<column name="output_buffer_27_ce0">out, 1, ap_memory, output_buffer_27, array</column>
<column name="output_buffer_27_q0">in, 32, ap_memory, output_buffer_27, array</column>
<column name="output_buffer_31_address0">out, 9, ap_memory, output_buffer_31, array</column>
<column name="output_buffer_31_ce0">out, 1, ap_memory, output_buffer_31, array</column>
<column name="output_buffer_31_q0">in, 32, ap_memory, output_buffer_31, array</column>
<column name="shl_ln3">in, 34, ap_none, shl_ln3, scalar</column>
<column name="Out_Tc_Min_cast_cast_cast">in, 31, ap_none, Out_Tc_Min_cast_cast_cast, scalar</column>
</table>
</item>
</section>
</profile>
