
Ruka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017e24  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b4  08018008  08018008  00019008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080195bc  080195bc  0001b24c  2**0
                  CONTENTS
  4 .ARM          00000008  080195bc  080195bc  0001a5bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080195c4  080195c4  0001b24c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  080195c4  080195c4  0001a5c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000010  080195d4  080195d4  0001a5d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  080195e4  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c0  20000250  08019830  0001b250  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000b10  08019830  0001bb10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001b24c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000487ae  00000000  00000000  0001b27c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008ba8  00000000  00000000  00063a2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002a58  00000000  00000000  0006c5d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000211b  00000000  00000000  0006f030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033f9a  00000000  00000000  0007114b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003859a  00000000  00000000  000a50e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00129a65  00000000  00000000  000dd67f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  002070e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cc68  00000000  00000000  0020716c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00213dd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000037  00000000  00000000  00213e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000250 	.word	0x20000250
 80001fc:	00000000 	.word	0x00000000
 8000200:	08017fec 	.word	0x08017fec

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000254 	.word	0x20000254
 800021c:	08017fec 	.word	0x08017fec

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <_ZN15Adafruit_SensorC1Ev>:
} sensor_t;

class Adafruit_Sensor {
 public:
  // Constructor(s)
  Adafruit_Sensor() {}
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	4a04      	ldr	r2, [pc, #16]	@ (8001050 <_ZN15Adafruit_SensorC1Ev+0x1c>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4618      	mov	r0, r3
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	08018a34 	.word	0x08018a34

08001054 <_ZN15Adafruit_SensorD1Ev>:
  virtual ~Adafruit_Sensor() {}
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <_ZN15Adafruit_SensorD1Ev+0x1c>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	08018a34 	.word	0x08018a34

08001074 <_ZN15Adafruit_SensorD0Ev>:
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ffe9 	bl	8001054 <_ZN15Adafruit_SensorD1Ev>
 8001082:	2108      	movs	r1, #8
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f012 fbe8 	bl	801385a <_ZdlPvj>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <_ZN15Adafruit_Sensor15enableAutoRangeEb>:

  // These must be defined by the subclass
  virtual void enableAutoRange(bool enabled) {};
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	460b      	mov	r3, r1
 800109e:	70fb      	strb	r3, [r7, #3]
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <_ZN15Adafruit_BNO055C1Elh>:
/**************************************************************************/
/*!
    @brief  Instantiates a new Adafruit_BNO055 class
*/
/**************************************************************************/
Adafruit_BNO055::Adafruit_BNO055(int32_t sensorID, uint8_t address)
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	4613      	mov	r3, r2
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ffb9 	bl	8001034 <_ZN15Adafruit_SensorC1Ev>
 80010c2:	4a07      	ldr	r2, [pc, #28]	@ (80010e0 <_ZN15Adafruit_BNO055C1Elh+0x34>)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	601a      	str	r2, [r3, #0]
{
  _sensorID = sensorID;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	609a      	str	r2, [r3, #8]
  _address = address;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	79fa      	ldrb	r2, [r7, #7]
 80010d2:	715a      	strb	r2, [r3, #5]
}
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4618      	mov	r0, r3
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	08018a18 	.word	0x08018a18

080010e4 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>:
/*!
    @brief  Gets a vector reading from the specified source
*/
/**************************************************************************/
imu::Vector<3> Adafruit_BNO055::getVector(adafruit_vector_type_t vector_type)
{
 80010e4:	b5b0      	push	{r4, r5, r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	4613      	mov	r3, r2
 80010f0:	71fb      	strb	r3, [r7, #7]
  imu::Vector<3> xyz;
 80010f2:	68f8      	ldr	r0, [r7, #12]
 80010f4:	f000 fa5c 	bl	80015b0 <_ZN3imu6VectorILh3EEC1Ev>
  uint8_t buffer[6];
  memset (buffer, 0, 6);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2206      	movs	r2, #6
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f013 fc8e 	bl	8014a22 <memset>

  int16_t x, y, z;
  x = y = z = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	83fb      	strh	r3, [r7, #30]
 800110a:	8bfb      	ldrh	r3, [r7, #30]
 800110c:	83bb      	strh	r3, [r7, #28]
 800110e:	8bbb      	ldrh	r3, [r7, #28]
 8001110:	837b      	strh	r3, [r7, #26]

  /* Read vector data (6 bytes) */
  readLen((adafruit_bno055_reg_t)vector_type, buffer, 6);
 8001112:	f107 0214 	add.w	r2, r7, #20
 8001116:	79f9      	ldrb	r1, [r7, #7]
 8001118:	2306      	movs	r3, #6
 800111a:	68b8      	ldr	r0, [r7, #8]
 800111c:	f000 fa05 	bl	800152a <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>

  x = ((int16_t)buffer[0]) | (((int16_t)buffer[1]) << 8);
 8001120:	7d3b      	ldrb	r3, [r7, #20]
 8001122:	b21a      	sxth	r2, r3
 8001124:	7d7b      	ldrb	r3, [r7, #21]
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	b21b      	sxth	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	837b      	strh	r3, [r7, #26]
  y = ((int16_t)buffer[2]) | (((int16_t)buffer[3]) << 8);
 800112e:	7dbb      	ldrb	r3, [r7, #22]
 8001130:	b21a      	sxth	r2, r3
 8001132:	7dfb      	ldrb	r3, [r7, #23]
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	83bb      	strh	r3, [r7, #28]
  z = ((int16_t)buffer[4]) | (((int16_t)buffer[5]) << 8);
 800113c:	7e3b      	ldrb	r3, [r7, #24]
 800113e:	b21a      	sxth	r2, r3
 8001140:	7e7b      	ldrb	r3, [r7, #25]
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21b      	sxth	r3, r3
 8001146:	4313      	orrs	r3, r2
 8001148:	83fb      	strh	r3, [r7, #30]

  /* Convert the value to an appropriate range (section 3.6.4) */
  /* and assign the value to the Vector type */
  switch(vector_type)
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	3b08      	subs	r3, #8
 800114e:	2b26      	cmp	r3, #38	@ 0x26
 8001150:	f200 8152 	bhi.w	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
 8001154:	a201      	add	r2, pc, #4	@ (adr r2, 800115c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x78>)
 8001156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115a:	bf00      	nop
 800115c:	08001379 	.word	0x08001379
 8001160:	080013f9 	.word	0x080013f9
 8001164:	080013f9 	.word	0x080013f9
 8001168:	080013f9 	.word	0x080013f9
 800116c:	080013f9 	.word	0x080013f9
 8001170:	080013f9 	.word	0x080013f9
 8001174:	080011f9 	.word	0x080011f9
 8001178:	080013f9 	.word	0x080013f9
 800117c:	080013f9 	.word	0x080013f9
 8001180:	080013f9 	.word	0x080013f9
 8001184:	080013f9 	.word	0x080013f9
 8001188:	080013f9 	.word	0x080013f9
 800118c:	08001279 	.word	0x08001279
 8001190:	080013f9 	.word	0x080013f9
 8001194:	080013f9 	.word	0x080013f9
 8001198:	080013f9 	.word	0x080013f9
 800119c:	080013f9 	.word	0x080013f9
 80011a0:	080013f9 	.word	0x080013f9
 80011a4:	080012f9 	.word	0x080012f9
 80011a8:	080013f9 	.word	0x080013f9
 80011ac:	080013f9 	.word	0x080013f9
 80011b0:	080013f9 	.word	0x080013f9
 80011b4:	080013f9 	.word	0x080013f9
 80011b8:	080013f9 	.word	0x080013f9
 80011bc:	080013f9 	.word	0x080013f9
 80011c0:	080013f9 	.word	0x080013f9
 80011c4:	080013f9 	.word	0x080013f9
 80011c8:	080013f9 	.word	0x080013f9
 80011cc:	080013f9 	.word	0x080013f9
 80011d0:	080013f9 	.word	0x080013f9
 80011d4:	080013f9 	.word	0x080013f9
 80011d8:	080013f9 	.word	0x080013f9
 80011dc:	08001379 	.word	0x08001379
 80011e0:	080013f9 	.word	0x080013f9
 80011e4:	080013f9 	.word	0x080013f9
 80011e8:	080013f9 	.word	0x080013f9
 80011ec:	080013f9 	.word	0x080013f9
 80011f0:	080013f9 	.word	0x080013f9
 80011f4:	08001379 	.word	0x08001379
  {
    case VECTOR_MAGNETOMETER:
      /* 1uT = 16 LSB */
      xyz[0] = ((double)x)/16.0;
 80011f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f9b9 	bl	8000574 <__aeabi_i2d>
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	4b7f      	ldr	r3, [pc, #508]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001208:	f7ff fb48 	bl	800089c <__aeabi_ddiv>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4614      	mov	r4, r2
 8001212:	461d      	mov	r5, r3
 8001214:	2100      	movs	r1, #0
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f000 f9d9 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800121c:	4603      	mov	r3, r0
 800121e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/16.0;
 8001222:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f9a4 	bl	8000574 <__aeabi_i2d>
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	4b74      	ldr	r3, [pc, #464]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001232:	f7ff fb33 	bl	800089c <__aeabi_ddiv>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	4614      	mov	r4, r2
 800123c:	461d      	mov	r5, r3
 800123e:	2101      	movs	r1, #1
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f000 f9c4 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001246:	4603      	mov	r3, r0
 8001248:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/16.0;
 800124c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f98f 	bl	8000574 <__aeabi_i2d>
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	4b6a      	ldr	r3, [pc, #424]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 800125c:	f7ff fb1e 	bl	800089c <__aeabi_ddiv>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4614      	mov	r4, r2
 8001266:	461d      	mov	r5, r3
 8001268:	2102      	movs	r1, #2
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f000 f9af 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001270:	4603      	mov	r3, r0
 8001272:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001276:	e0bf      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_GYROSCOPE:
      /* 1dps = 16 LSB */
      /* 1rps = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 8001278:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f979 	bl	8000574 <__aeabi_i2d>
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	4b60      	ldr	r3, [pc, #384]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001288:	f7ff fb08 	bl	800089c <__aeabi_ddiv>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4614      	mov	r4, r2
 8001292:	461d      	mov	r5, r3
 8001294:	2100      	movs	r1, #0
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f000 f999 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800129c:	4603      	mov	r3, r0
 800129e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 80012a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f964 	bl	8000574 <__aeabi_i2d>
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	4b55      	ldr	r3, [pc, #340]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012b2:	f7ff faf3 	bl	800089c <__aeabi_ddiv>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4614      	mov	r4, r2
 80012bc:	461d      	mov	r5, r3
 80012be:	2101      	movs	r1, #1
 80012c0:	68f8      	ldr	r0, [r7, #12]
 80012c2:	f000 f984 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80012c6:	4603      	mov	r3, r0
 80012c8:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 80012cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f94f 	bl	8000574 <__aeabi_i2d>
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	4b4b      	ldr	r3, [pc, #300]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012dc:	f7ff fade 	bl	800089c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4614      	mov	r4, r2
 80012e6:	461d      	mov	r5, r3
 80012e8:	2102      	movs	r1, #2
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f000 f96f 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80012f0:	4603      	mov	r3, r0
 80012f2:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 80012f6:	e07f      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_EULER:
      /* 1 rad = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 80012f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f939 	bl	8000574 <__aeabi_i2d>
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	4b40      	ldr	r3, [pc, #256]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001308:	f7ff fac8 	bl	800089c <__aeabi_ddiv>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	4614      	mov	r4, r2
 8001312:	461d      	mov	r5, r3
 8001314:	2100      	movs	r1, #0
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f000 f959 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800131c:	4603      	mov	r3, r0
 800131e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 8001322:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f924 	bl	8000574 <__aeabi_i2d>
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	4b35      	ldr	r3, [pc, #212]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001332:	f7ff fab3 	bl	800089c <__aeabi_ddiv>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4614      	mov	r4, r2
 800133c:	461d      	mov	r5, r3
 800133e:	2101      	movs	r1, #1
 8001340:	68f8      	ldr	r0, [r7, #12]
 8001342:	f000 f944 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001346:	4603      	mov	r3, r0
 8001348:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 800134c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f90f 	bl	8000574 <__aeabi_i2d>
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	4b2b      	ldr	r3, [pc, #172]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 800135c:	f7ff fa9e 	bl	800089c <__aeabi_ddiv>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4614      	mov	r4, r2
 8001366:	461d      	mov	r5, r3
 8001368:	2102      	movs	r1, #2
 800136a:	68f8      	ldr	r0, [r7, #12]
 800136c:	f000 f92f 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001370:	4603      	mov	r3, r0
 8001372:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001376:	e03f      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_ACCELEROMETER:
    case VECTOR_LINEARACCEL:
    case VECTOR_GRAVITY:
      /* 1m/s^2 = 100 LSB */
      xyz[0] = ((double)x)/100.0;
 8001378:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f8f9 	bl	8000574 <__aeabi_i2d>
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	4b21      	ldr	r3, [pc, #132]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 8001388:	f7ff fa88 	bl	800089c <__aeabi_ddiv>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4614      	mov	r4, r2
 8001392:	461d      	mov	r5, r3
 8001394:	2100      	movs	r1, #0
 8001396:	68f8      	ldr	r0, [r7, #12]
 8001398:	f000 f919 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800139c:	4603      	mov	r3, r0
 800139e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/100.0;
 80013a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8e4 	bl	8000574 <__aeabi_i2d>
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013b2:	f7ff fa73 	bl	800089c <__aeabi_ddiv>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4614      	mov	r4, r2
 80013bc:	461d      	mov	r5, r3
 80013be:	2101      	movs	r1, #1
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f000 f904 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80013c6:	4603      	mov	r3, r0
 80013c8:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/100.0;
 80013cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f8cf 	bl	8000574 <__aeabi_i2d>
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013dc:	f7ff fa5e 	bl	800089c <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4614      	mov	r4, r2
 80013e6:	461d      	mov	r5, r3
 80013e8:	2102      	movs	r1, #2
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f000 f8ef 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80013f0:	4603      	mov	r3, r0
 80013f2:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 80013f6:	bf00      	nop
  }

  return xyz;
 80013f8:	bf00      	nop
}
 80013fa:	68f8      	ldr	r0, [r7, #12]
 80013fc:	3720      	adds	r7, #32
 80013fe:	46bd      	mov	sp, r7
 8001400:	bdb0      	pop	{r4, r5, r7, pc}
 8001402:	bf00      	nop
 8001404:	40300000 	.word	0x40300000
 8001408:	408c2000 	.word	0x408c2000
 800140c:	40590000 	.word	0x40590000

08001410 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t>:
/*!
    @brief  Provides the sensor_t data for this sensor
*/
/**************************************************************************/
void Adafruit_BNO055::getSensor(sensor_t *sensor)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  /* Clear the sensor_t object */
  memset(sensor, 0, sizeof(sensor_t));
 800141a:	2228      	movs	r2, #40	@ 0x28
 800141c:	2100      	movs	r1, #0
 800141e:	6838      	ldr	r0, [r7, #0]
 8001420:	f013 faff 	bl	8014a22 <memset>

  /* Insert the sensor name in the fixed length char array */
  strncpy (sensor->name, "BNO055", sizeof(sensor->name) - 1);
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	220b      	movs	r2, #11
 8001428:	4911      	ldr	r1, [pc, #68]	@ (8001470 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x60>)
 800142a:	4618      	mov	r0, r3
 800142c:	f013 fb01 	bl	8014a32 <strncpy>
  sensor->name[sizeof(sensor->name)- 1] = 0;
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	2200      	movs	r2, #0
 8001434:	72da      	strb	r2, [r3, #11]
  sensor->version     = 1;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	60da      	str	r2, [r3, #12]
  sensor->sensor_id   = _sensorID;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	611a      	str	r2, [r3, #16]
  sensor->type        = SENSOR_TYPE_ORIENTATION;
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	2203      	movs	r2, #3
 8001448:	615a      	str	r2, [r3, #20]
  sensor->min_delay   = 0;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	2200      	movs	r2, #0
 800144e:	625a      	str	r2, [r3, #36]	@ 0x24
  sensor->max_value   = 0.0F;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	f04f 0200 	mov.w	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  sensor->min_value   = 0.0F;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	f04f 0200 	mov.w	r2, #0
 800145e:	61da      	str	r2, [r3, #28]
  sensor->resolution  = 0.01F;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x64>)
 8001464:	621a      	str	r2, [r3, #32]
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	08018008 	.word	0x08018008
 8001474:	3c23d70a 	.word	0x3c23d70a

08001478 <_ZN15Adafruit_BNO0558getEventEP15sensors_event_t>:
/*!
    @brief  Reads the sensor and returns the data as a sensors_event_t
*/
/**************************************************************************/
bool Adafruit_BNO055::getEvent(sensors_event_t *event)
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b089      	sub	sp, #36	@ 0x24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  /* Clear the event */
  memset(event, 0, sizeof(sensors_event_t));
 8001482:	2224      	movs	r2, #36	@ 0x24
 8001484:	2100      	movs	r1, #0
 8001486:	6838      	ldr	r0, [r7, #0]
 8001488:	f013 facb 	bl	8014a22 <memset>

  event->version   = sizeof(sensors_event_t);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2224      	movs	r2, #36	@ 0x24
 8001490:	601a      	str	r2, [r3, #0]
  event->sensor_id = _sensorID;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	605a      	str	r2, [r3, #4]
  event->type      = SENSOR_TYPE_ORIENTATION;
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	2203      	movs	r2, #3
 800149e:	609a      	str	r2, [r3, #8]
  event->timestamp = HAL_GetTick();
 80014a0:	f009 f964 	bl	800a76c <HAL_GetTick>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461a      	mov	r2, r3
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	611a      	str	r2, [r3, #16]

  /* Get a Euler angle sample for orientation */
  imu::Vector<3> euler = getVector(Adafruit_BNO055::VECTOR_EULER);
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	221a      	movs	r2, #26
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fe15 	bl	80010e4 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>
  event->orientation.x = euler.x();
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 f853 	bl	800156a <_ZN3imu6VectorILh3EE1xEv>
 80014c4:	4603      	mov	r3, r0
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	f7ff fbb3 	bl	8000c38 <__aeabi_d2f>
 80014d2:	4602      	mov	r2, r0
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	615a      	str	r2, [r3, #20]
  event->orientation.y = euler.y();
 80014d8:	f107 0308 	add.w	r3, r7, #8
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 f84f 	bl	8001580 <_ZN3imu6VectorILh3EE1yEv>
 80014e2:	4603      	mov	r3, r0
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff fba4 	bl	8000c38 <__aeabi_d2f>
 80014f0:	4602      	mov	r2, r0
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	619a      	str	r2, [r3, #24]
  event->orientation.z = euler.z();
 80014f6:	f107 0308 	add.w	r3, r7, #8
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f84c 	bl	8001598 <_ZN3imu6VectorILh3EE1zEv>
 8001500:	4603      	mov	r3, r0
 8001502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fb95 	bl	8000c38 <__aeabi_d2f>
 800150e:	4602      	mov	r2, r0
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	61da      	str	r2, [r3, #28]

  return true;
 8001514:	2401      	movs	r4, #1
}
 8001516:	f107 0308 	add.w	r3, r7, #8
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f81a 	bl	8001554 <_ZN3imu6VectorILh3EED1Ev>
  return true;
 8001520:	4623      	mov	r3, r4
}
 8001522:	4618      	mov	r0, r3
 8001524:	3724      	adds	r7, #36	@ 0x24
 8001526:	46bd      	mov	sp, r7
 8001528:	bd90      	pop	{r4, r7, pc}

0800152a <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>:
/*!
    @brief  Reads the specified number of bytes over I2C
*/
/**************************************************************************/
bool Adafruit_BNO055::readLen(adafruit_bno055_reg_t reg, byte * buffer, uint8_t len)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b084      	sub	sp, #16
 800152e:	af00      	add	r7, sp, #0
 8001530:	60f8      	str	r0, [r7, #12]
 8001532:	607a      	str	r2, [r7, #4]
 8001534:	461a      	mov	r2, r3
 8001536:	460b      	mov	r3, r1
 8001538:	72fb      	strb	r3, [r7, #11]
 800153a:	4613      	mov	r3, r2
 800153c:	72bb      	strb	r3, [r7, #10]
  I2C_n_byte_receive((uint8_t)reg, buffer, len);
 800153e:	7aba      	ldrb	r2, [r7, #10]
 8001540:	7afb      	ldrb	r3, [r7, #11]
 8001542:	6879      	ldr	r1, [r7, #4]
 8001544:	4618      	mov	r0, r3
 8001546:	f000 f89b 	bl	8001680 <I2C_n_byte_receive>

  /* ToDo: Check for errors! */
  return true;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <_ZN3imu6VectorILh3EED1Ev>:
    {
        for (int x = 0; x < N; x++)
            p_vec[x] = v.p_vec[x];
    }

    ~Vector()
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
    {
    }
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <_ZN3imu6VectorILh3EE1xEv>:
    {
        for(int i = 0; i < N; i++)
            p_vec[i] *= 0.01745329251;  //pi/180
    }

    double& x() { return p_vec[0]; }
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4618      	mov	r0, r3
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <_ZN3imu6VectorILh3EE1yEv>:
    double& y() { return p_vec[1]; }
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3308      	adds	r3, #8
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <_ZN3imu6VectorILh3EE1zEv>:
    double& z() { return p_vec[2]; }
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3310      	adds	r3, #16
 80015a4:	4618      	mov	r0, r3
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <_ZN3imu6VectorILh3EEC1Ev>:
    Vector()
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
        memset(p_vec, 0, sizeof(double)*N);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2218      	movs	r2, #24
 80015bc:	2100      	movs	r1, #0
 80015be:	4618      	mov	r0, r3
 80015c0:	f013 fa2f 	bl	8014a22 <memset>
    }
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <_ZN3imu6VectorILh3EEixEi>:
    double& operator [](int n)
 80015ce:	b480      	push	{r7}
 80015d0:	b083      	sub	sp, #12
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	6039      	str	r1, [r7, #0]
        return p_vec[n];
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	4413      	add	r3, r2
    }
 80015e0:	4618      	mov	r0, r3
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <_ZN15Adafruit_BNO055D1Ev>:

    int16_t accel_radius;
    int16_t mag_radius;
} adafruit_bno055_offsets_t;

class Adafruit_BNO055 : public Adafruit_Sensor
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	4a05      	ldr	r2, [pc, #20]	@ (800160c <_ZN15Adafruit_BNO055D1Ev+0x20>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fd29 	bl	8001054 <_ZN15Adafruit_SensorD1Ev>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	08018a18 	.word	0x08018a18

08001610 <_ZN15Adafruit_BNO055D0Ev>:
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ffe7 	bl	80015ec <_ZN15Adafruit_BNO055D1Ev>
 800161e:	2110      	movs	r1, #16
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f012 f91a 	bl	801385a <_ZdlPvj>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <_ZN3imu10QuaternionC1Ev>:
{

class Quaternion
{
public:
    Quaternion(): _w(1.0), _x(0.0), _y(0.0), _z(0.0) {}
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	f04f 0200 	mov.w	r2, #0
 800163e:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <_ZN3imu10QuaternionC1Ev+0x4c>)
 8001640:	e9c1 2300 	strd	r2, r3, [r1]
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	f04f 0300 	mov.w	r3, #0
 800164e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001660:	6879      	ldr	r1, [r7, #4]
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	f04f 0300 	mov.w	r3, #0
 800166a:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4618      	mov	r0, r3
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	3ff00000 	.word	0x3ff00000

08001680 <I2C_n_byte_receive>:

  return 0;
}

uint8_t I2C_n_byte_receive(uint8_t address, uint8_t * buffer, uint8_t len)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af04      	add	r7, sp, #16
 8001686:	4603      	mov	r3, r0
 8001688:	6039      	str	r1, [r7, #0]
 800168a:	71fb      	strb	r3, [r7, #7]
 800168c:	4613      	mov	r3, r2
 800168e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c4, BNO055<<1, address, 1, buffer, len, 100);
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	b29a      	uxth	r2, r3
 8001694:	79bb      	ldrb	r3, [r7, #6]
 8001696:	b29b      	uxth	r3, r3
 8001698:	2164      	movs	r1, #100	@ 0x64
 800169a:	9102      	str	r1, [sp, #8]
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2301      	movs	r3, #1
 80016a4:	2152      	movs	r1, #82	@ 0x52
 80016a6:	480b      	ldr	r0, [pc, #44]	@ (80016d4 <I2C_n_byte_receive+0x54>)
 80016a8:	f00a fc10 	bl	800becc <HAL_I2C_Mem_Read>
 80016ac:	4603      	mov	r3, r0
 80016ae:	73fb      	strb	r3, [r7, #15]
  while( HAL_I2C_GetState(&hi2c4) != HAL_I2C_STATE_READY ){}
 80016b0:	bf00      	nop
 80016b2:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <I2C_n_byte_receive+0x54>)
 80016b4:	f00a fec5 	bl	800c442 <HAL_I2C_GetState>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b20      	cmp	r3, #32
 80016bc:	bf14      	ite	ne
 80016be:	2301      	movne	r3, #1
 80016c0:	2300      	moveq	r3, #0
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1f4      	bne.n	80016b2 <I2C_n_byte_receive+0x32>

  return 0;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000320 	.word	0x20000320

080016d8 <_Z41__static_initialization_and_destruction_0ii>:
vec_4ax createQuaternionMsgFromYaw(float yaw)
{
  vec_4ax quat = {0};
  setRPY(0,0,yaw, &quat);
  return quat;
}
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d10f      	bne.n	8001708 <_Z41__static_initialization_and_destruction_0ii+0x30>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d10a      	bne.n	8001708 <_Z41__static_initialization_and_destruction_0ii+0x30>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 80016f2:	2229      	movs	r2, #41	@ 0x29
 80016f4:	2137      	movs	r1, #55	@ 0x37
 80016f6:	480d      	ldr	r0, [pc, #52]	@ (800172c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80016f8:	f7ff fcd8 	bl	80010ac <_ZN15Adafruit_BNO055C1Elh>
imu::Quaternion quat;
 80016fc:	480c      	ldr	r0, [pc, #48]	@ (8001730 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 80016fe:	f7ff ff97 	bl	8001630 <_ZN3imu10QuaternionC1Ev>
imu::Vector<3> vec;
 8001702:	480c      	ldr	r0, [pc, #48]	@ (8001734 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001704:	f7ff ff54 	bl	80015b0 <_ZN3imu6VectorILh3EEC1Ev>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d10a      	bne.n	8001724 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001714:	4293      	cmp	r3, r2
 8001716:	d105      	bne.n	8001724 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001718:	4806      	ldr	r0, [pc, #24]	@ (8001734 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800171a:	f7ff ff1b 	bl	8001554 <_ZN3imu6VectorILh3EED1Ev>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 800171e:	4803      	ldr	r0, [pc, #12]	@ (800172c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001720:	f7ff ff64 	bl	80015ec <_ZN15Adafruit_BNO055D1Ev>
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	2000026c 	.word	0x2000026c
 8001730:	20000280 	.word	0x20000280
 8001734:	200002a0 	.word	0x200002a0

08001738 <_GLOBAL__sub_I_bno>:
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
 800173c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001740:	2001      	movs	r0, #1
 8001742:	f7ff ffc9 	bl	80016d8 <_Z41__static_initialization_and_destruction_0ii>
 8001746:	bd80      	pop	{r7, pc}

08001748 <_GLOBAL__sub_D_bno>:
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
 800174c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff ffc1 	bl	80016d8 <_Z41__static_initialization_and_destruction_0ii>
 8001756:	bd80      	pop	{r7, pc}

08001758 <alert_regulator>:
 */
extern "C" {
#include <alert_reg.h>

void alert_regulator()
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <as50_readAngle>:

	return (parity & 0x1);
}

void as50_readAngle(uint16_t * data, uint32_t timeout)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af02      	add	r7, sp, #8
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]

	  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001778:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800177c:	f00a f9c4 	bl	800bb08 <HAL_GPIO_WritePin>
	  if (HAL_SPI_TransmitReceive(&_ENCODER_SPI, (uint8_t*)&read_angle_register, (uint8_t*)data, 1, timeout) == HAL_OK)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	2301      	movs	r3, #1
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4910      	ldr	r1, [pc, #64]	@ (80017cc <as50_readAngle+0x64>)
 800178a:	4811      	ldr	r0, [pc, #68]	@ (80017d0 <as50_readAngle+0x68>)
 800178c:	f00d f934 	bl	800e9f8 <HAL_SPI_TransmitReceive>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10e      	bne.n	80017b4 <as50_readAngle+0x4c>
	  {
		  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_SET);
 8001796:	2201      	movs	r2, #1
 8001798:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800179c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a0:	f00a f9b2 	bl	800bb08 <HAL_GPIO_WritePin>
		  *data &= _ENCODER_READMASK;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	881b      	ldrh	r3, [r3, #0]
 80017a8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	801a      	strh	r2, [r3, #0]
	  }
	  else
	  {
		  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_SET);
	  }
}
 80017b2:	e006      	b.n	80017c2 <as50_readAngle+0x5a>
		  HAL_GPIO_WritePin(_ENCODER_NSS_GPIO, _ENCODER_NSS_PIN, GPIO_PIN_SET);
 80017b4:	2201      	movs	r2, #1
 80017b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017be:	f00a f9a3 	bl	800bb08 <HAL_GPIO_WritePin>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000000 	.word	0x20000000
 80017d0:	20000830 	.word	0x20000830

080017d4 <at24_isConnected>:
  * @brief  Checks if memory device is ready for communication.
  * @param  none
  * @retval bool status
  */
int at24_isConnected(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  #if (_EEPROM_USE_WP_PIN==1)
  HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
  #endif
  if (HAL_I2C_IsDeviceReady(&_EEPROM_I2C, _EEPROM_ADDRESS, 2, 100) == HAL_OK)
 80017d8:	2364      	movs	r3, #100	@ 0x64
 80017da:	2202      	movs	r2, #2
 80017dc:	21a0      	movs	r1, #160	@ 0xa0
 80017de:	4805      	ldr	r0, [pc, #20]	@ (80017f4 <at24_isConnected+0x20>)
 80017e0:	f00a fc8e 	bl	800c100 <HAL_I2C_IsDeviceReady>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d101      	bne.n	80017ee <at24_isConnected+0x1a>
    return true;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e000      	b.n	80017f0 <at24_isConnected+0x1c>
  else
    return false;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000320 	.word	0x20000320

080017f8 <at24_write>:
  * @param  len Amount of data to be sent
  * @param  timeout Timeout duration
  * @retval bool status
  */
int at24_write(uint16_t address, uint8_t *data, uint8_t len, uint32_t timeout)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	@ 0x28
 80017fc:	af04      	add	r7, sp, #16
 80017fe:	60b9      	str	r1, [r7, #8]
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	4603      	mov	r3, r0
 8001804:	81fb      	strh	r3, [r7, #14]
 8001806:	4613      	mov	r3, r2
 8001808:	737b      	strb	r3, [r7, #13]
  if (at24_lock == 1)
 800180a:	4b2b      	ldr	r3, [pc, #172]	@ (80018b8 <at24_write+0xc0>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d101      	bne.n	8001816 <at24_write+0x1e>
    return false;
 8001812:	2300      	movs	r3, #0
 8001814:	e04b      	b.n	80018ae <at24_write+0xb6>

  at24_lock = 1;
 8001816:	4b28      	ldr	r3, [pc, #160]	@ (80018b8 <at24_write+0xc0>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
  uint16_t w;
  uint32_t startTime = HAL_GetTick();
 800181c:	f008 ffa6 	bl	800a76c <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]
  while (1)
  {
	#if (EEPROM_USE_IWDG)
		HAL_IWDG_Refresh(&_EEPROM_IWDG);
	#endif
    w = _EEPROM_PSIZE - (address  % _EEPROM_PSIZE);
 8001822:	89fb      	ldrh	r3, [r7, #14]
 8001824:	f003 031f 	and.w	r3, r3, #31
 8001828:	b29b      	uxth	r3, r3
 800182a:	f1c3 0320 	rsb	r3, r3, #32
 800182e:	82fb      	strh	r3, [r7, #22]
    if (w > len)
 8001830:	7b7b      	ldrb	r3, [r7, #13]
 8001832:	b29b      	uxth	r3, r3
 8001834:	8afa      	ldrh	r2, [r7, #22]
 8001836:	429a      	cmp	r2, r3
 8001838:	d901      	bls.n	800183e <at24_write+0x46>
      w = len;
 800183a:	7b7b      	ldrb	r3, [r7, #13]
 800183c:	82fb      	strh	r3, [r7, #22]
    #elif (_EEPROM_SIZE_KBIT==8)
    if (HAL_I2C_Mem_Write(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0300) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, w, 100) == HAL_OK)
    #elif (_EEPROM_SIZE_KBIT==16)
    if (HAL_I2C_Mem_Write(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0700) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, w, 100) == HAL_OK)
    #else
    if (HAL_I2C_Mem_Write(&_EEPROM_I2C, _EEPROM_ADDRESS, address, I2C_MEMADD_SIZE_16BIT, data, w, 100) == HAL_OK)
 800183e:	89fa      	ldrh	r2, [r7, #14]
 8001840:	2364      	movs	r3, #100	@ 0x64
 8001842:	9302      	str	r3, [sp, #8]
 8001844:	8afb      	ldrh	r3, [r7, #22]
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	2302      	movs	r3, #2
 800184e:	21a0      	movs	r1, #160	@ 0xa0
 8001850:	481a      	ldr	r0, [pc, #104]	@ (80018bc <at24_write+0xc4>)
 8001852:	f00a fa27 	bl	800bca4 <HAL_I2C_Mem_Write>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d124      	bne.n	80018a6 <at24_write+0xae>
    #endif
    {
      at24_delay(1);
 800185c:	2001      	movs	r0, #1
 800185e:	f008 ff91 	bl	800a784 <HAL_Delay>
      len -= w;
 8001862:	8afb      	ldrh	r3, [r7, #22]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	7b7a      	ldrb	r2, [r7, #13]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	737b      	strb	r3, [r7, #13]
      data += w;
 800186c:	8afb      	ldrh	r3, [r7, #22]
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	4413      	add	r3, r2
 8001872:	60bb      	str	r3, [r7, #8]
      address += w;
 8001874:	89fa      	ldrh	r2, [r7, #14]
 8001876:	8afb      	ldrh	r3, [r7, #22]
 8001878:	4413      	add	r3, r2
 800187a:	81fb      	strh	r3, [r7, #14]
      if (len == 0)
 800187c:	7b7b      	ldrb	r3, [r7, #13]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d104      	bne.n	800188c <at24_write+0x94>
      {
        #if (_EEPROM_USE_WP_PIN==1)
        HAL_GPIO_WritePin(_EEPROM_WP_GPIO, _EEPROM_WP_PIN, GPIO_PIN_SET);
        #endif
        at24_lock = 0;
 8001882:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <at24_write+0xc0>)
 8001884:	2200      	movs	r2, #0
 8001886:	701a      	strb	r2, [r3, #0]
        return true;
 8001888:	2301      	movs	r3, #1
 800188a:	e010      	b.n	80018ae <at24_write+0xb6>
      }
      if (HAL_GetTick() - startTime >= timeout)
 800188c:	f008 ff6e 	bl	800a76c <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	429a      	cmp	r2, r3
 800189a:	d8c2      	bhi.n	8001822 <at24_write+0x2a>
      {
        at24_lock = 0;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <at24_write+0xc0>)
 800189e:	2200      	movs	r2, #0
 80018a0:	701a      	strb	r2, [r3, #0]
        return false;
 80018a2:	2300      	movs	r3, #0
 80018a4:	e003      	b.n	80018ae <at24_write+0xb6>
    else
    {
      #if (_EEPROM_USE_WP_PIN==1)
      HAL_GPIO_WritePin(_EEPROM_WP_GPIO, _EEPROM_WP_PIN, GPIO_PIN_SET);
      #endif
      at24_lock = 0;
 80018a6:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <at24_write+0xc0>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
      return false;
 80018ac:	2300      	movs	r3, #0
    }
  }
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3718      	adds	r7, #24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200002b8 	.word	0x200002b8
 80018bc:	20000320 	.word	0x20000320

080018c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80018c6:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <MX_DMA_Init+0x60>)
 80018c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ca:	4a15      	ldr	r2, [pc, #84]	@ (8001920 <MX_DMA_Init+0x60>)
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80018d2:	4b13      	ldr	r3, [pc, #76]	@ (8001920 <MX_DMA_Init+0x60>)
 80018d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018d6:	f003 0304 	and.w	r3, r3, #4
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018de:	4b10      	ldr	r3, [pc, #64]	@ (8001920 <MX_DMA_Init+0x60>)
 80018e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001920 <MX_DMA_Init+0x60>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80018ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <MX_DMA_Init+0x60>)
 80018ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	603b      	str	r3, [r7, #0]
 80018f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	200b      	movs	r0, #11
 80018fc:	f009 f83f 	bl	800a97e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001900:	200b      	movs	r0, #11
 8001902:	f009 f856 	bl	800a9b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	200c      	movs	r0, #12
 800190c:	f009 f837 	bl	800a97e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001910:	200c      	movs	r0, #12
 8001912:	f009 f84e 	bl	800a9b2 <HAL_NVIC_EnableIRQ>

}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000

08001924 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001928:	4b20      	ldr	r3, [pc, #128]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800192a:	4a21      	ldr	r2, [pc, #132]	@ (80019b0 <MX_FDCAN1_Init+0x8c>)
 800192c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800192e:	4b1f      	ldr	r3, [pc, #124]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001930:	2200      	movs	r2, #0
 8001932:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8001934:	4b1d      	ldr	r3, [pc, #116]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001936:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800193a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800193c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800193e:	2200      	movs	r2, #0
 8001940:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001942:	4b1a      	ldr	r3, [pc, #104]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001944:	2201      	movs	r2, #1
 8001946:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8001948:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800194a:	2201      	movs	r2, #1
 800194c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800194e:	4b17      	ldr	r3, [pc, #92]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001950:	2200      	movs	r2, #0
 8001952:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8001954:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001956:	2204      	movs	r2, #4
 8001958:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800195a:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800195c:	2201      	movs	r2, #1
 800195e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 29;
 8001960:	4b12      	ldr	r3, [pc, #72]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001962:	221d      	movs	r2, #29
 8001964:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 10;
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001968:	220a      	movs	r2, #10
 800196a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 4;
 800196c:	4b0f      	ldr	r3, [pc, #60]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800196e:	2204      	movs	r2, #4
 8001970:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001972:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001974:	2201      	movs	r2, #1
 8001976:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 8001978:	4b0c      	ldr	r3, [pc, #48]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800197a:	2202      	movs	r2, #2
 800197c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800197e:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001980:	2202      	movs	r2, #2
 8001982:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001984:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001986:	2200      	movs	r2, #0
 8001988:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 3;
 800198a:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 800198c:	2203      	movs	r2, #3
 800198e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001992:	2200      	movs	r2, #0
 8001994:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <MX_FDCAN1_Init+0x88>)
 8001998:	f009 faae 	bl	800aef8 <HAL_FDCAN_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80019a2:	f000 fbba 	bl	800211a <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200002bc 	.word	0x200002bc
 80019b0:	40006400 	.word	0x40006400

080019b4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b09e      	sub	sp, #120	@ 0x78
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019cc:	f107 0310 	add.w	r3, r7, #16
 80019d0:	2254      	movs	r2, #84	@ 0x54
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f013 f824 	bl	8014a22 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a20      	ldr	r2, [pc, #128]	@ (8001a60 <HAL_FDCAN_MspInit+0xac>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d138      	bne.n	8001a56 <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80019e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80019ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019ee:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f0:	f107 0310 	add.w	r3, r7, #16
 80019f4:	4618      	mov	r0, r3
 80019f6:	f00c fb91 	bl	800e11c <HAL_RCCEx_PeriphCLKConfig>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001a00:	f000 fb8b 	bl	800211a <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a08:	4a16      	ldr	r2, [pc, #88]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a10:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1c:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a20:	4a10      	ldr	r2, [pc, #64]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a22:	f043 0302 	orr.w	r3, r3, #2
 8001a26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a28:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <HAL_FDCAN_MspInit+0xb0>)
 8001a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a34:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a38:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001a46:	2309      	movs	r3, #9
 8001a48:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <HAL_FDCAN_MspInit+0xb4>)
 8001a52:	f009 fed7 	bl	800b804 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001a56:	bf00      	nop
 8001a58:	3778      	adds	r7, #120	@ 0x78
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40006400 	.word	0x40006400
 8001a64:	40021000 	.word	0x40021000
 8001a68:	48000400 	.word	0x48000400

08001a6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08a      	sub	sp, #40	@ 0x28
 8001a70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
 8001a80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a82:	4b4a      	ldr	r3, [pc, #296]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a86:	4a49      	ldr	r2, [pc, #292]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001a88:	f043 0320 	orr.w	r3, r3, #32
 8001a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8e:	4b47      	ldr	r3, [pc, #284]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a92:	f003 0320 	and.w	r3, r3, #32
 8001a96:	613b      	str	r3, [r7, #16]
 8001a98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9a:	4b44      	ldr	r3, [pc, #272]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9e:	4a43      	ldr	r2, [pc, #268]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001aa0:	f043 0304 	orr.w	r3, r3, #4
 8001aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aa6:	4b41      	ldr	r3, [pc, #260]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab6:	4a3d      	ldr	r2, [pc, #244]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ab8:	f043 0301 	orr.w	r3, r3, #1
 8001abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001abe:	4b3b      	ldr	r3, [pc, #236]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aca:	4b38      	ldr	r3, [pc, #224]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ace:	4a37      	ldr	r2, [pc, #220]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ad0:	f043 0308 	orr.w	r3, r3, #8
 8001ad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad6:	4b35      	ldr	r3, [pc, #212]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ada:	f003 0308 	and.w	r3, r3, #8
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae2:	4b32      	ldr	r3, [pc, #200]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae6:	4a31      	ldr	r2, [pc, #196]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001ae8:	f043 0302 	orr.w	r3, r3, #2
 8001aec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aee:	4b2f      	ldr	r3, [pc, #188]	@ (8001bac <MX_GPIO_Init+0x140>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	603b      	str	r3, [r7, #0]
 8001af8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|STEP_Pin|DIR_Pin|SPI_MODE_Pin
 8001afa:	2200      	movs	r2, #0
 8001afc:	f649 3110 	movw	r1, #39696	@ 0x9b10
 8001b00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b04:	f00a f800 	bl	800bb08 <HAL_GPIO_WritePin>
                          |SD_MODE_Pin|SPI3_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2120      	movs	r1, #32
 8001b0c:	4828      	ldr	r0, [pc, #160]	@ (8001bb0 <MX_GPIO_Init+0x144>)
 8001b0e:	f009 fffb 	bl	800bb08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2104      	movs	r1, #4
 8001b16:	4827      	ldr	r0, [pc, #156]	@ (8001bb4 <MX_GPIO_Init+0x148>)
 8001b18:	f009 fff6 	bl	800bb08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VC_CONTROL_Pin;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b20:	2303      	movs	r3, #3
 8001b22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VC_CONTROL_GPIO_Port, &GPIO_InitStruct);
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4820      	ldr	r0, [pc, #128]	@ (8001bb0 <MX_GPIO_Init+0x144>)
 8001b30:	f009 fe68 	bl	800b804 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DIAG0_SWN_Pin|DIAG1_SWP_Pin;
 8001b34:	230c      	movs	r3, #12
 8001b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	4619      	mov	r1, r3
 8001b46:	481a      	ldr	r0, [pc, #104]	@ (8001bb0 <MX_GPIO_Init+0x144>)
 8001b48:	f009 fe5c 	bl	800b804 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|STEP_Pin|DIR_Pin|SPI_MODE_Pin
 8001b4c:	f649 3310 	movw	r3, #39696	@ 0x9b10
 8001b50:	617b      	str	r3, [r7, #20]
                          |SD_MODE_Pin|SPI3_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b68:	f009 fe4c 	bl	800b804 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRV_EN_Pin;
 8001b6c:	2320      	movs	r3, #32
 8001b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV_EN_GPIO_Port, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	480b      	ldr	r0, [pc, #44]	@ (8001bb0 <MX_GPIO_Init+0x144>)
 8001b84:	f009 fe3e 	bl	800b804 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001b88:	2304      	movs	r3, #4
 8001b8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b94:	2300      	movs	r3, #0
 8001b96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4805      	ldr	r0, [pc, #20]	@ (8001bb4 <MX_GPIO_Init+0x148>)
 8001ba0:	f009 fe30 	bl	800b804 <HAL_GPIO_Init>

}
 8001ba4:	bf00      	nop
 8001ba6:	3728      	adds	r7, #40	@ 0x28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	48000800 	.word	0x48000800
 8001bb4:	48000c00 	.word	0x48000c00

08001bb8 <MX_I2C4_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bbe:	4a1c      	ldr	r2, [pc, #112]	@ (8001c30 <MX_I2C4_Init+0x78>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00702991;
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c34 <MX_I2C4_Init+0x7c>)
 8001bc6:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001bc8:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bce:	4b17      	ldr	r3, [pc, #92]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd4:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001bda:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001be0:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001bf2:	480e      	ldr	r0, [pc, #56]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001bf4:	f009 ffba 	bl	800bb6c <HAL_I2C_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001bfe:	f000 fa8c 	bl	800211a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c02:	2100      	movs	r1, #0
 8001c04:	4809      	ldr	r0, [pc, #36]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001c06:	f00b fc0f 	bl	800d428 <HAL_I2CEx_ConfigAnalogFilter>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001c10:	f000 fa83 	bl	800211a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001c14:	2100      	movs	r1, #0
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <MX_I2C4_Init+0x74>)
 8001c18:	f00b fc51 	bl	800d4be <HAL_I2CEx_ConfigDigitalFilter>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001c22:	f000 fa7a 	bl	800211a <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000320 	.word	0x20000320
 8001c30:	40008400 	.word	0x40008400
 8001c34:	00702991 	.word	0x00702991

08001c38 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b0a0      	sub	sp, #128	@ 0x80
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c50:	f107 0318 	add.w	r3, r7, #24
 8001c54:	2254      	movs	r2, #84	@ 0x54
 8001c56:	2100      	movs	r1, #0
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f012 fee2 	bl	8014a22 <memset>
  if(i2cHandle->Instance==I2C4)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a5e      	ldr	r2, [pc, #376]	@ (8001ddc <HAL_I2C_MspInit+0x1a4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	f040 80b5 	bne.w	8001dd4 <HAL_I2C_MspInit+0x19c>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001c6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c6e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c74:	f107 0318 	add.w	r3, r7, #24
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f00c fa4f 	bl	800e11c <HAL_RCCEx_PeriphCLKConfig>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001c84:	f000 fa49 	bl	800211a <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c88:	4b55      	ldr	r3, [pc, #340]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8c:	4a54      	ldr	r2, [pc, #336]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001c8e:	f043 0304 	orr.w	r3, r3, #4
 8001c92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c94:	4b52      	ldr	r3, [pc, #328]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	617b      	str	r3, [r7, #20]
 8001c9e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca0:	4b4f      	ldr	r3, [pc, #316]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca4:	4a4e      	ldr	r2, [pc, #312]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001ca6:	f043 0302 	orr.w	r3, r3, #2
 8001caa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cac:	4b4c      	ldr	r3, [pc, #304]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	613b      	str	r3, [r7, #16]
 8001cb6:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PC6     ------> I2C4_SCL
    PB7     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cb8:	2340      	movs	r3, #64	@ 0x40
 8001cba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cbc:	2312      	movs	r3, #18
 8001cbe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 8001cc8:	2308      	movs	r3, #8
 8001cca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ccc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4844      	ldr	r0, [pc, #272]	@ (8001de4 <HAL_I2C_MspInit+0x1ac>)
 8001cd4:	f009 fd96 	bl	800b804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cd8:	2380      	movs	r3, #128	@ 0x80
 8001cda:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cdc:	2312      	movs	r3, #18
 8001cde:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	483d      	ldr	r0, [pc, #244]	@ (8001de8 <HAL_I2C_MspInit+0x1b0>)
 8001cf4:	f009 fd86 	bl	800b804 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001cf8:	4b39      	ldr	r3, [pc, #228]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cfc:	4a38      	ldr	r2, [pc, #224]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001cfe:	f043 0302 	orr.w	r3, r3, #2
 8001d02:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001d04:	4b36      	ldr	r3, [pc, #216]	@ (8001de0 <HAL_I2C_MspInit+0x1a8>)
 8001d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]

    /* I2C4 DMA Init */
    /* I2C4_RX Init */
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 8001d10:	4b36      	ldr	r3, [pc, #216]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d12:	4a37      	ldr	r2, [pc, #220]	@ (8001df0 <HAL_I2C_MspInit+0x1b8>)
 8001d14:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 8001d16:	4b35      	ldr	r3, [pc, #212]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d18:	2216      	movs	r2, #22
 8001d1a:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d1c:	4b33      	ldr	r3, [pc, #204]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d22:	4b32      	ldr	r3, [pc, #200]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d28:	4b30      	ldr	r3, [pc, #192]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d2a:	2280      	movs	r2, #128	@ 0x80
 8001d2c:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d34:	4b2d      	ldr	r3, [pc, #180]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 8001d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d40:	4b2a      	ldr	r3, [pc, #168]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 8001d46:	4829      	ldr	r0, [pc, #164]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d48:	f008 fe4e 	bl	800a9e8 <HAL_DMA_Init>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <HAL_I2C_MspInit+0x11e>
    {
      Error_Handler();
 8001d52:	f000 f9e2 	bl	800211a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a24      	ldr	r2, [pc, #144]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d5c:	4a23      	ldr	r2, [pc, #140]	@ (8001dec <HAL_I2C_MspInit+0x1b4>)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C4_TX Init */
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 8001d62:	4b24      	ldr	r3, [pc, #144]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d64:	4a24      	ldr	r2, [pc, #144]	@ (8001df8 <HAL_I2C_MspInit+0x1c0>)
 8001d66:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8001d68:	4b22      	ldr	r3, [pc, #136]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d6a:	2217      	movs	r2, #23
 8001d6c:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d6e:	4b21      	ldr	r3, [pc, #132]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d70:	2210      	movs	r2, #16
 8001d72:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d74:	4b1f      	ldr	r3, [pc, #124]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d7c:	2280      	movs	r2, #128	@ 0x80
 8001d7e:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d80:	4b1c      	ldr	r3, [pc, #112]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d86:	4b1b      	ldr	r3, [pc, #108]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001d8c:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d92:	4b18      	ldr	r3, [pc, #96]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001d98:	4816      	ldr	r0, [pc, #88]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001d9a:	f008 fe25 	bl	800a9e8 <HAL_DMA_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <HAL_I2C_MspInit+0x170>
    {
      Error_Handler();
 8001da4:	f000 f9b9 	bl	800211a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a12      	ldr	r2, [pc, #72]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001dac:	639a      	str	r2, [r3, #56]	@ 0x38
 8001dae:	4a11      	ldr	r2, [pc, #68]	@ (8001df4 <HAL_I2C_MspInit+0x1bc>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C4 interrupt Init */
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001db4:	2200      	movs	r2, #0
 8001db6:	2100      	movs	r1, #0
 8001db8:	2052      	movs	r0, #82	@ 0x52
 8001dba:	f008 fde0 	bl	800a97e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 8001dbe:	2052      	movs	r0, #82	@ 0x52
 8001dc0:	f008 fdf7 	bl	800a9b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	2053      	movs	r0, #83	@ 0x53
 8001dca:	f008 fdd8 	bl	800a97e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 8001dce:	2053      	movs	r0, #83	@ 0x53
 8001dd0:	f008 fdef 	bl	800a9b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	3780      	adds	r7, #128	@ 0x80
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40008400 	.word	0x40008400
 8001de0:	40021000 	.word	0x40021000
 8001de4:	48000800 	.word	0x48000800
 8001de8:	48000400 	.word	0x48000400
 8001dec:	20000374 	.word	0x20000374
 8001df0:	40020008 	.word	0x40020008
 8001df4:	200003d4 	.word	0x200003d4
 8001df8:	4002001c 	.word	0x4002001c

08001dfc <motor_config_assembler>:
	  domain_id_selector(jconf);
#endif
}

void motor_config_assembler(motor_config * mc, joint_config * jc)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
	{
		mc->motor_type = 14;
	}
	else if (JOINT_N == 6)
	{
		mc->motor_type = 14;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	220e      	movs	r2, #14
 8001e0a:	701a      	strb	r2, [r3, #0]
	}

	switch(mc->motor_type)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e12:	2b17      	cmp	r3, #23
 8001e14:	d019      	beq.n	8001e4a <motor_config_assembler+0x4e>
 8001e16:	2b17      	cmp	r3, #23
 8001e18:	dc20      	bgt.n	8001e5c <motor_config_assembler+0x60>
 8001e1a:	2b0e      	cmp	r3, #14
 8001e1c:	d002      	beq.n	8001e24 <motor_config_assembler+0x28>
 8001e1e:	2b11      	cmp	r3, #17
 8001e20:	d00a      	beq.n	8001e38 <motor_config_assembler+0x3c>
 8001e22:	e01b      	b.n	8001e5c <motor_config_assembler+0x60>
	{
	case 14:
		mc->max_irun_scaler = 8;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2208      	movs	r2, #8
 8001e28:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 0.5;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001e30:	605a      	str	r2, [r3, #4]
		mc->init_irun = 0;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	725a      	strb	r2, [r3, #9]
	case 17:
		mc->max_irun_scaler = 12;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 3.9;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a0c      	ldr	r2, [pc, #48]	@ (8001e74 <motor_config_assembler+0x78>)
 8001e42:	605a      	str	r2, [r3, #4]
		mc->init_irun = 2;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2202      	movs	r2, #2
 8001e48:	725a      	strb	r2, [r3, #9]
	case 23:
		mc->max_irun_scaler = 31;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	221f      	movs	r2, #31
 8001e4e:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 10.2;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a09      	ldr	r2, [pc, #36]	@ (8001e78 <motor_config_assembler+0x7c>)
 8001e54:	605a      	str	r2, [r3, #4]
		mc->init_irun = 4;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2204      	movs	r2, #4
 8001e5a:	725a      	strb	r2, [r3, #9]
	}
	mc->direction = jc->direction;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	729a      	strb	r2, [r3, #10]
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	4079999a 	.word	0x4079999a
 8001e78:	41233333 	.word	0x41233333

08001e7c <joint_config_assembler>:


void joint_config_assembler(joint_config * jconf, joint_config_address * jc_a)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
		jconf->lower_limit_ticks = 0;
		jconf->upper_limit_ticks = 0;
	}
	else if (JOINT_N == 6)
	{
		jconf->motor_gear_ratio = 19.203208;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a20      	ldr	r2, [pc, #128]	@ (8001f0c <joint_config_assembler+0x90>)
 8001e8a:	60da      	str	r2, [r3, #12]
		jconf->joint_gear_ratio = 1;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001e92:	609a      	str	r2, [r3, #8]
		jconf->full_steps = (uint32_t)(256 * 200* jconf->motor_gear_ratio * jconf->joint_gear_ratio);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e9a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001f10 <joint_config_assembler+0x94>
 8001e9e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ea8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eb0:	ee17 2a90 	vmov	r2, s15
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	605a      	str	r2, [r3, #4]
		jconf->direction = -1;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	22ff      	movs	r2, #255	@ 0xff
 8001ebc:	705a      	strb	r2, [r3, #1]
		jconf->lower_limit_ticks = 0;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	615a      	str	r2, [r3, #20]
		jconf->upper_limit_ticks = 0;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	611a      	str	r2, [r3, #16]
	}

	//TODO!!!!!!!!!!!!!!!!!!!!!!!!! from config read
	jconf->lower_limit_enc = 0.0;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f04f 0200 	mov.w	r2, #0
 8001ed0:	61da      	str	r2, [r3, #28]
	jconf->upper_limit_enc = 0.0;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	619a      	str	r2, [r3, #24]
	jconf->zero_enc = 0;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	621a      	str	r2, [r3, #32]
	//TODO!!!!!!!!!!!!!!!!!!!!!!!!!

	jc_a->address_of_upper_limit_enc = 0x00;
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	801a      	strh	r2, [r3, #0]
	jc_a->address_of_lower_limit_enc = jc_a->address_of_upper_limit_enc + sizeof(jconf->upper_limit_enc);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	3304      	adds	r3, #4
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	805a      	strh	r2, [r3, #2]
	jc_a->address_of_zero_enc = jc_a->address_of_lower_limit_enc + sizeof(jconf->lower_limit_enc);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	885b      	ldrh	r3, [r3, #2]
 8001ef6:	3304      	adds	r3, #4
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	809a      	strh	r2, [r3, #4]

}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	4199a02c 	.word	0x4199a02c
 8001f10:	47480000 	.word	0x47480000

08001f14 <joint_config_write>:




void joint_config_write(joint_config * jc, joint_config_address * jc_a)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
	int timeout = 100;
 8001f1e:	2364      	movs	r3, #100	@ 0x64
 8001f20:	60fb      	str	r3, [r7, #12]
	if (at24_isConnected())
 8001f22:	f7ff fc57 	bl	80017d4 <at24_isConnected>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d025      	beq.n	8001f78 <joint_config_write+0x64>
	{
		at24_write(&jc_a->address_of_upper_limit_enc, &jc->upper_limit_enc, sizeof(&jc->upper_limit_enc), timeout);
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	b298      	uxth	r0, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f103 0118 	add.w	r1, r3, #24
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2204      	movs	r2, #4
 8001f3a:	f7ff fc5d 	bl	80017f8 <at24_write>
		os_delay(1);
 8001f3e:	2001      	movs	r0, #1
 8001f40:	f008 fc20 	bl	800a784 <HAL_Delay>
		at24_write(&jc_a->address_of_lower_limit_enc, &jc->lower_limit_enc, sizeof(&jc->lower_limit_enc), timeout);
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	3302      	adds	r3, #2
 8001f48:	b298      	uxth	r0, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f103 011c 	add.w	r1, r3, #28
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2204      	movs	r2, #4
 8001f54:	f7ff fc50 	bl	80017f8 <at24_write>
		os_delay(1);
 8001f58:	2001      	movs	r0, #1
 8001f5a:	f008 fc13 	bl	800a784 <HAL_Delay>
		at24_write(&jc_a->address_of_zero_enc, &jc->zero_enc, sizeof(&jc->zero_enc), timeout);
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	3304      	adds	r3, #4
 8001f62:	b298      	uxth	r0, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f103 0120 	add.w	r1, r3, #32
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2204      	movs	r2, #4
 8001f6e:	f7ff fc43 	bl	80017f8 <at24_write>
		os_delay(1);
 8001f72:	2001      	movs	r0, #1
 8001f74:	f008 fc06 	bl	800a784 <HAL_Delay>
	}
}
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b094      	sub	sp, #80	@ 0x50
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f86:	f008 fb8c 	bl	800a6a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f8a:	f000 f87b 	bl	8002084 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f8e:	f7ff fd6d 	bl	8001a6c <MX_GPIO_Init>
  MX_DMA_Init();
 8001f92:	f7ff fc95 	bl	80018c0 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001f96:	f7ff fcc5 	bl	8001924 <MX_FDCAN1_Init>
  MX_I2C4_Init();
 8001f9a:	f7ff fe0d 	bl	8001bb8 <MX_I2C4_Init>
  MX_USART2_UART_Init();
 8001f9e:	f008 fa1b 	bl	800a3d8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001fa2:	f007 fadd 	bl	8009560 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001fa6:	f007 fb19 	bl	80095dc <MX_SPI3_Init>
  MX_TIM8_Init();
 8001faa:	f007 fd3b 	bl	8009a24 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  cyphal_can_starter(&hfdcan1);
 8001fae:	4830      	ldr	r0, [pc, #192]	@ (8002070 <main+0xf0>)
 8001fb0:	f005 faa6 	bl	8007500 <cyphal_can_starter>
  setup_cyphal(&hfdcan1);
 8001fb4:	482e      	ldr	r0, [pc, #184]	@ (8002070 <main+0xf0>)
 8001fb6:	f005 f9ff 	bl	80073b8 <setup_cyphal>
  HAL_Delay(10);
 8001fba:	200a      	movs	r0, #10
 8001fbc:	f008 fbe2 	bl	800a784 <HAL_Delay>
  joint_config_assembler(&jc, &jc_a);
 8001fc0:	492c      	ldr	r1, [pc, #176]	@ (8002074 <main+0xf4>)
 8001fc2:	482d      	ldr	r0, [pc, #180]	@ (8002078 <main+0xf8>)
 8001fc4:	f7ff ff5a 	bl	8001e7c <joint_config_assembler>
  motor_config_assembler(&mc, &jc);
 8001fc8:	492b      	ldr	r1, [pc, #172]	@ (8002078 <main+0xf8>)
 8001fca:	482c      	ldr	r0, [pc, #176]	@ (800207c <main+0xfc>)
 8001fcc:	f7ff ff16 	bl	8001dfc <motor_config_assembler>
  //joint_config_read(&jc, &jc_a);
  HAL_Delay(10);
 8001fd0:	200a      	movs	r0, #10
 8001fd2:	f008 fbd7 	bl	800a784 <HAL_Delay>
  tmc5160_init(&mc);
 8001fd6:	4829      	ldr	r0, [pc, #164]	@ (800207c <main+0xfc>)
 8001fd8:	f008 f84a 	bl	800a070 <tmc5160_init>
  //js_init();
  HAL_Delay(10);
 8001fdc:	200a      	movs	r0, #10
 8001fde:	f008 fbd1 	bl	800a784 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint8_t msg[10];
  int i = 0;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	643b      	str	r3, [r7, #64]	@ 0x40


  HAL_StatusTypeDef rv;


  uint32_t last_hbeat = HAL_GetTick();
 8001fe6:	f008 fbc1 	bl	800a76c <HAL_GetTick>
 8001fea:	64f8      	str	r0, [r7, #76]	@ 0x4c
  uint32_t last_js = HAL_GetTick();
 8001fec:	f008 fbbe 	bl	800a76c <HAL_GetTick>
 8001ff0:	64b8      	str	r0, [r7, #72]	@ 0x48
  uint32_t last_AR = HAL_GetTick();
 8001ff2:	f008 fbbb 	bl	800a76c <HAL_GetTick>
 8001ff6:	6478      	str	r0, [r7, #68]	@ 0x44

  vec_4ax linear = {0};
 8001ff8:	f107 0320 	add.w	r3, r7, #32
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
  vec_4ax quat = {0};
 8002006:	f107 0310 	add.w	r3, r7, #16
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
 800200e:	605a      	str	r2, [r3, #4]
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	60da      	str	r2, [r3, #12]
  vec_4ax gyro = {0};
 8002014:	463b      	mov	r3, r7
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	605a      	str	r2, [r3, #4]
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	60da      	str	r2, [r3, #12]
  //rv = HAL_I2C_IsDeviceReady(&hi2c4, 0x29, 1, 10);
  //IMU_setup();

  while (1)
  {
      uint32_t now = HAL_GetTick();
 8002020:	f008 fba4 	bl	800a76c <HAL_GetTick>
 8002024:	63f8      	str	r0, [r7, #60]	@ 0x3c
      if ( (now - last_hbeat) >= 1000) {
 8002026:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002028:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002030:	d303      	bcc.n	800203a <main+0xba>
          last_hbeat = now;
 8002032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002034:	64fb      	str	r3, [r7, #76]	@ 0x4c
          heartbeat();
 8002036:	f005 f98f 	bl	8007358 <heartbeat>
      	  //imu_get_gyro(&gyro);
          //sprintf(msg,"%d\n\0", q[1]);
          //HAL_UART_Transmit_IT(&huart2, msg, sizeof(msg));
          //send_IMU(&quat.w, &quat.x, &quat.y, &quat.z, &linear.x, &linear.y, &linear.z, &gyro.x, &gyro.y, &gyro.z);
      }
      if ( (now - last_AR) >= 500) {
 800203a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800203c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002044:	d303      	bcc.n	800204e <main+0xce>
    	  last_AR = now;
 8002046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002048:	647b      	str	r3, [r7, #68]	@ 0x44
    	  alert_regulator();
 800204a:	f7ff fb85 	bl	8001758 <alert_regulator>
      }
      if ( (now - last_js) >= 100) {
 800204e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002050:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b63      	cmp	r3, #99	@ 0x63
 8002056:	d908      	bls.n	800206a <main+0xea>
    	  last_js = now;
 8002058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800205a:	64bb      	str	r3, [r7, #72]	@ 0x48
    	  send_JS(&jc);
 800205c:	4806      	ldr	r0, [pc, #24]	@ (8002078 <main+0xf8>)
 800205e:	f005 f939 	bl	80072d4 <send_JS>
    	  as50_readAngle(&enc_angle, 100);
 8002062:	2164      	movs	r1, #100	@ 0x64
 8002064:	4806      	ldr	r0, [pc, #24]	@ (8002080 <main+0x100>)
 8002066:	f7ff fb7f 	bl	8001768 <as50_readAngle>
      }
      cyphal_loop();
 800206a:	f005 fa3b 	bl	80074e4 <cyphal_loop>
  {
 800206e:	e7d7      	b.n	8002020 <main+0xa0>
 8002070:	200002bc 	.word	0x200002bc
 8002074:	20000464 	.word	0x20000464
 8002078:	20000440 	.word	0x20000440
 800207c:	20000434 	.word	0x20000434
 8002080:	20000472 	.word	0x20000472

08002084 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b094      	sub	sp, #80	@ 0x50
 8002088:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800208a:	f107 0318 	add.w	r3, r7, #24
 800208e:	2238      	movs	r2, #56	@ 0x38
 8002090:	2100      	movs	r1, #0
 8002092:	4618      	mov	r0, r3
 8002094:	f012 fcc5 	bl	8014a22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002098:	1d3b      	adds	r3, r7, #4
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	60da      	str	r2, [r3, #12]
 80020a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80020a6:	2000      	movs	r0, #0
 80020a8:	f00b fa56 	bl	800d558 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020ac:	2301      	movs	r3, #1
 80020ae:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020b4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b6:	2302      	movs	r3, #2
 80020b8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020ba:	2303      	movs	r3, #3
 80020bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80020be:	2301      	movs	r3, #1
 80020c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 80020c2:	2328      	movs	r3, #40	@ 0x28
 80020c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020c6:	2302      	movs	r3, #2
 80020c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80020ca:	2302      	movs	r3, #2
 80020cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80020ce:	2302      	movs	r3, #2
 80020d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020d2:	f107 0318 	add.w	r3, r7, #24
 80020d6:	4618      	mov	r0, r3
 80020d8:	f00b faf2 	bl	800d6c0 <HAL_RCC_OscConfig>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80020e2:	f000 f81a 	bl	800211a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020e6:	230f      	movs	r3, #15
 80020e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020ea:	2303      	movs	r3, #3
 80020ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	2104      	movs	r1, #4
 8002102:	4618      	mov	r0, r3
 8002104:	f00b fdee 	bl	800dce4 <HAL_RCC_ClockConfig>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800210e:	f000 f804 	bl	800211a <Error_Handler>
  }
}
 8002112:	bf00      	nop
 8002114:	3750      	adds	r7, #80	@ 0x50
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800211e:	b672      	cpsid	i
}
 8002120:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002122:	bf00      	nop
 8002124:	e7fd      	b.n	8002122 <Error_Handler+0x8>

08002126 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	6039      	str	r1, [r7, #0]
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>:
    }

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_add_ref_copy()
    { ++_M_use_count; }
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	1c5a      	adds	r2, r3, #1
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>:

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_release() noexcept
    {
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
      if (--_M_use_count == 0)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	1e5a      	subs	r2, r3, #1
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	bf0c      	ite	eq
 8002176:	2301      	moveq	r3, #1
 8002178:	2300      	movne	r3, #0
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b00      	cmp	r3, #0
 800217e:	d019      	beq.n	80021b4 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
        {
          _M_dispose();
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	3308      	adds	r3, #8
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	4798      	blx	r3
          if (--_M_weak_count == 0)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	1e5a      	subs	r2, r3, #1
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	609a      	str	r2, [r3, #8]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2b00      	cmp	r3, #0
 800219c:	bf0c      	ite	eq
 800219e:	2301      	moveq	r3, #1
 80021a0:	2300      	movne	r3, #0
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d005      	beq.n	80021b4 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
            _M_destroy();
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	330c      	adds	r3, #12
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	4798      	blx	r3
        }
    }
 80021b4:	bf00      	nop
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       noexcept { return &_M_pod_data[0]; }
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4618      	mov	r0, r3
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const noexcept { return &_M_pod_data[0]; }
 80021d2:	b480      	push	{r7}
 80021d4:	b083      	sub	sp, #12
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4618      	mov	r0, r3
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <_ZNSt14_Function_baseD1Ev>:
	  { return true; }
      };

    _Function_base() = default;

    ~_Function_base()
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d005      	beq.n	8002204 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	6879      	ldr	r1, [r7, #4]
 8002200:	2203      	movs	r2, #3
 8002202:	4798      	blx	r3
    }
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	bf0c      	ite	eq
 800221e:	2301      	moveq	r3, #1
 8002220:	2300      	movne	r3, #0
 8002222:	b2db      	uxtb	r3, r3
 8002224:	4618      	mov	r0, r3
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <_ZNSt8functionIFyvEED1Ev>:
   *  @brief Polymorphic function wrapper.
   *  @ingroup functors
   *  @since C++11
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff ffd4 	bl	80021e8 <_ZNSt14_Function_baseD1Ev>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <_ZNSt8functionIFvvEED1Ev>:
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff ffc7 	bl	80021e8 <_ZNSt14_Function_baseD1Ev>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4618      	mov	r0, r3
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>:

struct UtilityConfig {
    const std::function<uint64_t()> micros_64;
    const std::function<void()> error_handler;

    explicit UtilityConfig(std::function<uint64_t()>&& micros, std::function<void()>&& handler):
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
        micros_64(micros),
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	68b9      	ldr	r1, [r7, #8]
 8002274:	4618      	mov	r0, r3
 8002276:	f005 fa61 	bl	800773c <_ZNSt8functionIFyvEEC1ERKS1_>
        error_handler(handler)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	3310      	adds	r3, #16
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	4618      	mov	r0, r3
 8002282:	f005 fa86 	bl	8007792 <_ZNSt8functionIFvvEEC1ERKS1_>
    {};
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>:

class AbstractAllocator {
protected:
    UtilityConfig& utilities;
public:
    AbstractAllocator(size_t size, UtilityConfig& utilities): utilities(utilities) {};
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
 800229c:	4a06      	ldr	r2, [pc, #24]	@ (80022b8 <_ZN17AbstractAllocatorC1EjR13UtilityConfig+0x28>)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	601a      	str	r2, [r3, #0]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4618      	mov	r0, r3
 80022ac:	3714      	adds	r7, #20
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	08018b04 	.word	0x08018b04

080022bc <_Z7alloc_fP14CanardInstancej>:
#include <cyphal/definitions.h>
#include <libcanard/canard.h>

extern std::unique_ptr<AbstractAllocator> _alloc_ptr;

inline void* alloc_f (CanardInstance* ins, size_t amount) {
 80022bc:	b590      	push	{r4, r7, lr}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 80022c6:	480d      	ldr	r0, [pc, #52]	@ (80022fc <_Z7alloc_fP14CanardInstancej+0x40>)
 80022c8:	f005 fa8e 	bl	80077e8 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f083 0301 	eor.w	r3, r3, #1
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d002      	beq.n	80022de <_Z7alloc_fP14CanardInstancej+0x22>
        #ifdef __linux__
        std::cerr << "Tried to allocate canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 80022d8:	2001      	movs	r0, #1
 80022da:	f011 fb05 	bl	80138e8 <exit>
    }
    return _alloc_ptr->allocate(ins, amount);
 80022de:	4807      	ldr	r0, [pc, #28]	@ (80022fc <_Z7alloc_fP14CanardInstancej+0x40>)
 80022e0:	f005 fa93 	bl	800780a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 80022e4:	4603      	mov	r3, r0
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	6814      	ldr	r4, [r2, #0]
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	6879      	ldr	r1, [r7, #4]
 80022ee:	4618      	mov	r0, r3
 80022f0:	47a0      	blx	r4
 80022f2:	4603      	mov	r3, r0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd90      	pop	{r4, r7, pc}
 80022fc:	200009bc 	.word	0x200009bc

08002300 <_Z6free_fP14CanardInstancePv>:
inline void free_f (CanardInstance* ins, void* pointer) {
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 800230a:	480d      	ldr	r0, [pc, #52]	@ (8002340 <_Z6free_fP14CanardInstancePv+0x40>)
 800230c:	f005 fa6c 	bl	80077e8 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8002310:	4603      	mov	r3, r0
 8002312:	f083 0301 	eor.w	r3, r3, #1
 8002316:	b2db      	uxtb	r3, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <_Z6free_fP14CanardInstancePv+0x22>
        #ifdef __linux__
        std::cerr << "Tried to free (?) canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 800231c:	2001      	movs	r0, #1
 800231e:	f011 fae3 	bl	80138e8 <exit>
    }
    return _alloc_ptr->free(ins, pointer);
 8002322:	4807      	ldr	r0, [pc, #28]	@ (8002340 <_Z6free_fP14CanardInstancePv+0x40>)
 8002324:	f005 fa71 	bl	800780a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 8002328:	4603      	mov	r3, r0
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	3204      	adds	r2, #4
 800232e:	6814      	ldr	r4, [r2, #0]
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	4618      	mov	r0, r3
 8002336:	47a0      	blx	r4
 8002338:	bf00      	nop
}
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	bd90      	pop	{r4, r7, pc}
 8002340:	200009bc 	.word	0x200009bc

08002344 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>:
    CanardInstance canard;
    UtilityConfig& utilities;

    AbstractCANProvider() = delete;
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, UtilityConfig& utilities) : AbstractCANProvider(canard_mtu, wire_mtu, 200, utilities) {};
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, size_t queue_len, UtilityConfig& utilities) :
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
 8002350:	603b      	str	r3, [r7, #0]
        CANARD_MTU(canard_mtu),
        WIRE_MTU(wire_mtu),
        queue(canardTxInit(queue_len, CANARD_MTU)),
        utilities(utilities)
 8002352:	4a0c      	ldr	r2, [pc, #48]	@ (8002384 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig+0x40>)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	601a      	str	r2, [r3, #0]
        CANARD_MTU(canard_mtu),
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	605a      	str	r2, [r3, #4]
        WIRE_MTU(wire_mtu),
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	609a      	str	r2, [r3, #8]
        queue(canardTxInit(queue_len, CANARD_MTU)),
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	330c      	adds	r3, #12
 800236c:	6839      	ldr	r1, [r7, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f010 ffae 	bl	80132d0 <canardTxInit>
        utilities(utilities)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	63da      	str	r2, [r3, #60]	@ 0x3c
    {};
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4618      	mov	r0, r3
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	08018cc8 	.word	0x08018cc8

08002388 <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>:
private:
    const CanardNodeID node_id;
    UtilityConfig& utilities;
    std::unique_ptr<AbstractCANProvider> provider;
public:
    CyphalInterface(CanardNodeID node_id, UtilityConfig& config, AbstractCANProvider* provider) :
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	607a      	str	r2, [r7, #4]
 8002392:	603b      	str	r3, [r7, #0]
 8002394:	460b      	mov	r3, r1
 8002396:	72fb      	strb	r3, [r7, #11]
		node_id(node_id), utilities(config), provider(provider) {};
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	7afa      	ldrb	r2, [r7, #11]
 800239c:	701a      	strb	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	605a      	str	r2, [r3, #4]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	3308      	adds	r3, #8
 80023a8:	6839      	ldr	r1, [r7, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f005 fa49 	bl	8007842 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>:
class G4CAN : public AbstractCANProvider {
public:
    typedef FDCAN_HandleTypeDef* Handler;
private:
    FDCAN_HandleTypeDef* handler;
    G4CAN(Handler handler, size_t queue_len, UtilityConfig& utilities):
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
 80023c8:	603b      	str	r3, [r7, #0]
        AbstractCANProvider(CANARD_MTU_CAN_FD, 72, queue_len, utilities), handler(handler) {};
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2248      	movs	r2, #72	@ 0x48
 80023d4:	2140      	movs	r1, #64	@ 0x40
 80023d6:	f7ff ffb5 	bl	8002344 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>
 80023da:	4a05      	ldr	r2, [pc, #20]	@ (80023f0 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig+0x34>)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	08018ca4 	.word	0x08018ca4

080023f4 <_ZN15SystemAllocatorC1EjR13UtilityConfig>:
#include <cyphal/allocators/allocator.h>

class SystemAllocator : public AbstractAllocator {
public:
	// TODO: do something with size value?
	explicit SystemAllocator(size_t size, UtilityConfig& utilities): AbstractAllocator(size, utilities) {};
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	68b9      	ldr	r1, [r7, #8]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ff42 	bl	8002290 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>
 800240c:	4a03      	ldr	r2, [pc, #12]	@ (800241c <_ZN15SystemAllocatorC1EjR13UtilityConfig+0x28>)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	601a      	str	r2, [r3, #0]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	4618      	mov	r0, r3
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	08018b88 	.word	0x08018b88

08002420 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	ed87 0a01 	vstr	s0, [r7, #4]
 800242a:	edd7 7a01 	vldr	s15, [r7, #4]
 800242e:	eef0 7ae7 	vabs.f32	s15, s15
 8002432:	eeb0 0a67 	vmov.f32	s0, s15
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <_ZSt8isfinitef>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr bool
  isfinite(float __x)
  { return __builtin_isfinite(__x); }
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	ed87 0a01 	vstr	s0, [r7, #4]
 800244a:	edd7 7a01 	vldr	s15, [r7, #4]
 800244e:	eef0 7ae7 	vabs.f32	s15, s15
 8002452:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002484 <_ZSt8isfinitef+0x44>
 8002456:	eef4 7a47 	vcmp.f32	s15, s14
 800245a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800245e:	bf8c      	ite	hi
 8002460:	2301      	movhi	r3, #1
 8002462:	2300      	movls	r3, #0
 8002464:	b2db      	uxtb	r3, r3
 8002466:	f083 0301 	eor.w	r3, r3, #1
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	bf14      	ite	ne
 8002470:	2301      	movne	r3, #1
 8002472:	2300      	moveq	r3, #0
 8002474:	b2db      	uxtb	r3, r3
 8002476:	4618      	mov	r0, r3
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	7f7fffff 	.word	0x7f7fffff

08002488 <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d201      	bcs.n	800249e <nunavutChooseMin+0x16>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	e000      	b.n	80024a0 <nunavutChooseMin+0x18>
 800249e:	683b      	ldr	r3, [r7, #0]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 80024be:	68b9      	ldr	r1, [r7, #8]
 80024c0:	6978      	ldr	r0, [r7, #20]
 80024c2:	f7ff ffe1 	bl	8002488 <nunavutChooseMin>
 80024c6:	4602      	mov	r2, r0
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	1a9b      	subs	r3, r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 80024ce:	6939      	ldr	r1, [r7, #16]
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ffd9 	bl	8002488 <nunavutChooseMin>
 80024d6:	4603      	mov	r3, r0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b092      	sub	sp, #72	@ 0x48
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
 80024ec:	603b      	str	r3, [r7, #0]



    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 80024ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d145      	bne.n	8002584 <nunavutCopyBits+0xa4>
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d140      	bne.n	8002584 <nunavutCopyBits+0xa4>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	08db      	lsrs	r3, r3, #3
 8002506:	63fb      	str	r3, [r7, #60]	@ 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 8002508:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800250a:	08db      	lsrs	r3, r3, #3
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	4413      	add	r3, r2
 8002510:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	08db      	lsrs	r3, r3, #3
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	4413      	add	r3, r2
 800251a:	637b      	str	r3, [r7, #52]	@ 0x34
        (void) memmove(pdst, psrc, length_bytes);
 800251c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800251e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002520:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002522:	f012 fa64 	bl	80149ee <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	b2db      	uxtb	r3, r3
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 8002532:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 808a 	beq.w	8002650 <nunavutCopyBits+0x170>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 800253c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800253e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002540:	4413      	add	r3, r2
 8002542:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 8002544:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002548:	4413      	add	r3, r2
 800254a:	62bb      	str	r3, [r7, #40]	@ 0x28

            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 800254c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002550:	2201      	movs	r2, #1
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	b2db      	uxtb	r3, r3
 8002558:	3b01      	subs	r3, #1
 800255a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 800255e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002560:	781a      	ldrb	r2, [r3, #0]
 8002562:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002566:	43db      	mvns	r3, r3
 8002568:	b2db      	uxtb	r3, r3
 800256a:	4013      	ands	r3, r2
 800256c:	b2da      	uxtb	r2, r3
 800256e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002570:	7819      	ldrb	r1, [r3, #0]
 8002572:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002576:	400b      	ands	r3, r1
 8002578:	b2db      	uxtb	r3, r3
 800257a:	4313      	orrs	r3, r2
 800257c:	b2da      	uxtb	r2, r3
 800257e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002580:	701a      	strb	r2, [r3, #0]
        }
    }
 8002582:	e065      	b.n	8002650 <nunavutCopyBits+0x170>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 800258c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800258e:	647b      	str	r3, [r7, #68]	@ 0x44
        size_t       dst_off  = dst_offset_bits;
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	643b      	str	r3, [r7, #64]	@ 0x40
        const size_t last_bit = src_off + length_bits;
 8002594:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4413      	add	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]


        while (last_bit > src_off)
 800259c:	e053      	b.n	8002646 <nunavutCopyBits+0x166>
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 800259e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	f003 0307 	and.w	r3, r3, #7
 80025a6:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 80025a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 80025b2:	7dfa      	ldrb	r2, [r7, #23]
 80025b4:	7dbb      	ldrb	r3, [r7, #22]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d901      	bls.n	80025be <nunavutCopyBits+0xde>
 80025ba:	7dfb      	ldrb	r3, [r7, #23]
 80025bc:	e000      	b.n	80025c0 <nunavutCopyBits+0xe0>
 80025be:	7dbb      	ldrb	r3, [r7, #22]
 80025c0:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 80025c2:	7d7b      	ldrb	r3, [r7, #21]
 80025c4:	f1c3 0008 	rsb	r0, r3, #8
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	4619      	mov	r1, r3
 80025d0:	f7ff ff5a 	bl	8002488 <nunavutChooseMin>
 80025d4:	4603      	mov	r3, r0
 80025d6:	753b      	strb	r3, [r7, #20]


            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 80025d8:	7d3b      	ldrb	r3, [r7, #20]
 80025da:	2201      	movs	r2, #1
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	1e5a      	subs	r2, r3, #1
 80025e2:	7dbb      	ldrb	r3, [r7, #22]
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	74fb      	strb	r3, [r7, #19]

            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 80025ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025ec:	08db      	lsrs	r3, r3, #3
 80025ee:	6a3a      	ldr	r2, [r7, #32]
 80025f0:	4413      	add	r3, r2
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	7dfb      	ldrb	r3, [r7, #23]
 80025f8:	fa42 f303 	asr.w	r3, r2, r3
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	461a      	mov	r2, r3
 8002600:	7dbb      	ldrb	r3, [r7, #22]
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 8002608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800260a:	08db      	lsrs	r3, r3, #3
 800260c:	69fa      	ldr	r2, [r7, #28]
 800260e:	4413      	add	r3, r2
 8002610:	781a      	ldrb	r2, [r3, #0]
 8002612:	7cfb      	ldrb	r3, [r7, #19]
 8002614:	43db      	mvns	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	4013      	ands	r3, r2
 800261a:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 800261c:	7cba      	ldrb	r2, [r7, #18]
 800261e:	7cfb      	ldrb	r3, [r7, #19]
 8002620:	4013      	ands	r3, r2
 8002622:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 8002624:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002626:	08db      	lsrs	r3, r3, #3
 8002628:	69fa      	ldr	r2, [r7, #28]
 800262a:	4413      	add	r3, r2
 800262c:	7c79      	ldrb	r1, [r7, #17]
 800262e:	7c3a      	ldrb	r2, [r7, #16]
 8002630:	430a      	orrs	r2, r1
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	701a      	strb	r2, [r3, #0]
            src_off += size;
 8002636:	7d3b      	ldrb	r3, [r7, #20]
 8002638:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800263a:	4413      	add	r3, r2
 800263c:	647b      	str	r3, [r7, #68]	@ 0x44
            dst_off += size;
 800263e:	7d3b      	ldrb	r3, [r7, #20]
 8002640:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002642:	4413      	add	r3, r2
 8002644:	643b      	str	r3, [r7, #64]	@ 0x40
        while (last_bit > src_off)
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800264a:	429a      	cmp	r2, r3
 800264c:	d8a7      	bhi.n	800259e <nunavutCopyBits+0xbe>
        }

    }
}
 800264e:	e000      	b.n	8002652 <nunavutCopyBits+0x172>
    }
 8002650:	bf00      	nop
}
 8002652:	bf00      	nop
 8002654:	3748      	adds	r7, #72	@ 0x48
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <nunavutGetBits>:
static inline void nunavutGetBits(void* const output,
                                  const void* const buf,
                                  const size_t buf_size_bytes,
                                  const size_t off_bits,
                                  const size_t len_bits)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b088      	sub	sp, #32
 800265e:	af02      	add	r7, sp, #8
 8002660:	60f8      	str	r0, [r7, #12]
 8002662:	60b9      	str	r1, [r7, #8]
 8002664:	607a      	str	r2, [r7, #4]
 8002666:	603b      	str	r3, [r7, #0]


    const size_t sat_bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, len_bits);
 8002668:	6a3a      	ldr	r2, [r7, #32]
 800266a:	6839      	ldr	r1, [r7, #0]
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f7ff ff1d 	bl	80024ac <nunavutSaturateBufferFragmentBitLength>
 8002672:	6178      	str	r0, [r7, #20]
    // Apply implicit zero extension. Normally, this is a no-op unless (len_bits > sat_bits) or (len_bits % 8 != 0).
    // The former case ensures that if we're copying <8 bits, the MSB in the destination will be zeroed out.
    (void) memset(((uint8_t*)output) + (sat_bits / 8U), 0, ((len_bits + 7U) / 8U) - (sat_bits / 8U));
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	08db      	lsrs	r3, r3, #3
 8002678:	68fa      	ldr	r2, [r7, #12]
 800267a:	18d0      	adds	r0, r2, r3
 800267c:	6a3b      	ldr	r3, [r7, #32]
 800267e:	3307      	adds	r3, #7
 8002680:	08da      	lsrs	r2, r3, #3
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	08db      	lsrs	r3, r3, #3
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	461a      	mov	r2, r3
 800268a:	2100      	movs	r1, #0
 800268c:	f012 f9c9 	bl	8014a22 <memset>
    nunavutCopyBits(output, 0U, sat_bits, buf, off_bits);
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	2100      	movs	r1, #0
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f7ff ff20 	bl	80024e0 <nunavutCopyBits>
}
 80026a0:	bf00      	nop
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b088      	sub	sp, #32
 80026ac:	af02      	add	r7, sp, #8
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");

    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	00da      	lsls	r2, r3, #3
 80026b8:	f897 1028 	ldrb.w	r1, [r7, #40]	@ 0x28
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	440b      	add	r3, r1
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d202      	bcs.n	80026ca <nunavutSetUxx+0x22>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80026c4:	f06f 0302 	mvn.w	r3, #2
 80026c8:	e010      	b.n	80026ec <nunavutSetUxx+0x44>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 80026ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80026ce:	2140      	movs	r1, #64	@ 0x40
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fed9 	bl	8002488 <nunavutChooseMin>
 80026d6:	6178      	str	r0, [r7, #20]
    nunavutCopyBits(buf, off_bits, saturated_len_bits, (const uint8_t*) &value, 0U);
 80026d8:	2300      	movs	r3, #0
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	f107 0320 	add.w	r3, r7, #32
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f7ff fefb 	bl	80024e0 <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <nunavutGetU16>:

static inline uint16_t nunavutGetU16(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b088      	sub	sp, #32
 80026f8:	af02      	add	r7, sp, #8
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 16U));
 8002702:	78fb      	ldrb	r3, [r7, #3]
 8002704:	2110      	movs	r1, #16
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff febe 	bl	8002488 <nunavutChooseMin>
 800270c:	4603      	mov	r3, r0
 800270e:	461a      	mov	r2, r3
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	68b8      	ldr	r0, [r7, #8]
 8002714:	f7ff feca 	bl	80024ac <nunavutSaturateBufferFragmentBitLength>
 8002718:	6178      	str	r0, [r7, #20]

    uint16_t val = 0U;
 800271a:	2300      	movs	r3, #0
 800271c:	827b      	strh	r3, [r7, #18]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 800271e:	f107 0012 	add.w	r0, r7, #18
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	2100      	movs	r1, #0
 800272c:	f7ff fed8 	bl	80024e0 <nunavutCopyBits>
    return val;
 8002730:	8a7b      	ldrh	r3, [r7, #18]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <nunavutGetU32>:

static inline uint32_t nunavutGetU32(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b088      	sub	sp, #32
 800273e:	af02      	add	r7, sp, #8
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
 8002746:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 32U));
 8002748:	78fb      	ldrb	r3, [r7, #3]
 800274a:	2120      	movs	r1, #32
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff fe9b 	bl	8002488 <nunavutChooseMin>
 8002752:	4603      	mov	r3, r0
 8002754:	461a      	mov	r2, r3
 8002756:	6879      	ldr	r1, [r7, #4]
 8002758:	68b8      	ldr	r0, [r7, #8]
 800275a:	f7ff fea7 	bl	80024ac <nunavutSaturateBufferFragmentBitLength>
 800275e:	6178      	str	r0, [r7, #20]

    uint32_t val = 0U;
 8002760:	2300      	movs	r3, #0
 8002762:	613b      	str	r3, [r7, #16]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 8002764:	f107 0010 	add.w	r0, r7, #16
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	2100      	movs	r1, #0
 8002772:	f7ff feb5 	bl	80024e0 <nunavutCopyBits>
    return val;
 8002776:	693b      	ldr	r3, [r7, #16]
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <nunavutFloat16Pack>:
              "The target platform does not support IEEE754 floating point operations.");
static_assert(32U == (sizeof(float) * 8U), "Unsupported floating point model");

/// Converts a single-precision float into the binary representation of the value as a half-precision IEEE754 value.
static inline uint16_t nunavutFloat16Pack(const float value)
{
 8002780:	b480      	push	{r7}
 8002782:	b08b      	sub	sp, #44	@ 0x2c
 8002784:	af00      	add	r7, sp, #0
 8002786:	ed87 0a01 	vstr	s0, [r7, #4]
        uint32_t bits;
        float real;
    } Float32Bits;

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    const uint32_t round_mask = ~(uint32_t) 0x0FFFU;
 800278a:	4b2b      	ldr	r3, [pc, #172]	@ (8002838 <nunavutFloat16Pack+0xb8>)
 800278c:	623b      	str	r3, [r7, #32]
    Float32Bits    f32inf;  // NOSONAR
    Float32Bits    f16inf;  // NOSONAR
    Float32Bits    magic;   // NOSONAR
    Float32Bits    in;      // NOSONAR
    f32inf.bits = ((uint32_t) 255U) << 23U;
 800278e:	f04f 43ff 	mov.w	r3, #2139095040	@ 0x7f800000
 8002792:	61bb      	str	r3, [r7, #24]
    f16inf.bits = ((uint32_t) 31U) << 23U;
 8002794:	f04f 6378 	mov.w	r3, #260046848	@ 0xf800000
 8002798:	617b      	str	r3, [r7, #20]
    magic.bits = ((uint32_t) 15U) << 23U;
 800279a:	f04f 63f0 	mov.w	r3, #125829120	@ 0x7800000
 800279e:	613b      	str	r3, [r7, #16]
    in.real = value;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	60fb      	str	r3, [r7, #12]
    const uint32_t sign = in.bits & (((uint32_t) 1U) << 31U);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027aa:	61fb      	str	r3, [r7, #28]
    in.bits ^= sign;
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	4053      	eors	r3, r2
 80027b2:	60fb      	str	r3, [r7, #12]
    uint16_t out = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (in.bits >= f32inf.bits)
 80027b8:	68fa      	ldr	r2, [r7, #12]
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d313      	bcc.n	80027e8 <nunavutFloat16Pack+0x68>
    {
        if ((in.bits & 0x7FFFFFUL) != 0)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <nunavutFloat16Pack+0x52>
        {
            out = 0x7E00U;
 80027ca:	f44f 43fc 	mov.w	r3, #32256	@ 0x7e00
 80027ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80027d0:	e025      	b.n	800281e <nunavutFloat16Pack+0x9e>
        }
        else
        {
            out = (in.bits > f32inf.bits) ? (uint16_t) 0x7FFFU : (uint16_t) 0x7C00U;
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d902      	bls.n	80027e0 <nunavutFloat16Pack+0x60>
 80027da:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80027de:	e001      	b.n	80027e4 <nunavutFloat16Pack+0x64>
 80027e0:	f44f 43f8 	mov.w	r3, #31744	@ 0x7c00
 80027e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80027e6:	e01a      	b.n	800281e <nunavutFloat16Pack+0x9e>
        }
    }
    else
    {
        in.bits &= round_mask;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80027ee:	f023 030f 	bic.w	r3, r3, #15
 80027f2:	60fb      	str	r3, [r7, #12]
        in.real *= magic.real;
 80027f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80027f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80027fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002800:	edc7 7a03 	vstr	s15, [r7, #12]
        in.bits -= round_mask;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800280a:	60fb      	str	r3, [r7, #12]
        if (in.bits > f16inf.bits)
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	429a      	cmp	r2, r3
 8002812:	d901      	bls.n	8002818 <nunavutFloat16Pack+0x98>
        {
            in.bits = f16inf.bits;
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	60fb      	str	r3, [r7, #12]
        }
        out = (uint16_t)(in.bits >> 13U);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	0b5b      	lsrs	r3, r3, #13
 800281c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }
    out |= (uint16_t)(sign >> 16U);
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	0c1b      	lsrs	r3, r3, #16
 8002822:	b29a      	uxth	r2, r3
 8002824:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002826:	4313      	orrs	r3, r2
 8002828:	84fb      	strh	r3, [r7, #38]	@ 0x26
    return out;
 800282a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800282c:	4618      	mov	r0, r3
 800282e:	372c      	adds	r7, #44	@ 0x2c
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr
 8002838:	fffff000 	.word	0xfffff000

0800283c <nunavutFloat16Unpack>:

static inline float nunavutFloat16Unpack(const uint16_t value)
{
 800283c:	b480      	push	{r7}
 800283e:	b087      	sub	sp, #28
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	80fb      	strh	r3, [r7, #6]

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    Float32Bits magic;    // NOSONAR
    Float32Bits inf_nan;  // NOSONAR
    Float32Bits out;      // NOSONAR
    magic.bits = ((uint32_t) 0xEFU) << 23U;
 8002846:	f04f 43ef 	mov.w	r3, #2004877312	@ 0x77800000
 800284a:	617b      	str	r3, [r7, #20]
    inf_nan.bits = ((uint32_t) 0x8FU) << 23U;
 800284c:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8002850:	613b      	str	r3, [r7, #16]
    out.bits = ((uint32_t)(value & 0x7FFFU)) << 13U;
 8002852:	88fb      	ldrh	r3, [r7, #6]
 8002854:	035a      	lsls	r2, r3, #13
 8002856:	4b14      	ldr	r3, [pc, #80]	@ (80028a8 <nunavutFloat16Unpack+0x6c>)
 8002858:	4013      	ands	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]
    out.real *= magic.real;
 800285c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002860:	edd7 7a05 	vldr	s15, [r7, #20]
 8002864:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002868:	edc7 7a03 	vstr	s15, [r7, #12]
    if (out.real >= inf_nan.real)
 800286c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002870:	edd7 7a04 	vldr	s15, [r7, #16]
 8002874:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287c:	db03      	blt.n	8002886 <nunavutFloat16Unpack+0x4a>
    {
        out.bits |= ((uint32_t) 0xFFU) << 23U;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f043 43ff 	orr.w	r3, r3, #2139095040	@ 0x7f800000
 8002884:	60fb      	str	r3, [r7, #12]
    }
    out.bits |= ((uint32_t)(value & 0x8000U)) << 16U;
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	88fb      	ldrh	r3, [r7, #6]
 800288a:	041b      	lsls	r3, r3, #16
 800288c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002890:	4313      	orrs	r3, r2
 8002892:	60fb      	str	r3, [r7, #12]
    return out.real;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	ee07 3a90 	vmov	s15, r3
}
 800289a:	eeb0 0a67 	vmov.f32	s0, s15
 800289e:	371c      	adds	r7, #28
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	0fffe000 	.word	0x0fffe000

080028ac <nunavutGetF16>:

static inline float nunavutGetF16(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
    return nunavutFloat16Unpack(nunavutGetU16(buf, buf_size_bytes, off_bits, 16U));
 80028b8:	2310      	movs	r3, #16
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	68b9      	ldr	r1, [r7, #8]
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f7ff ff18 	bl	80026f4 <nunavutGetU16>
 80028c4:	4603      	mov	r3, r0
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7ff ffb8 	bl	800283c <nunavutFloat16Unpack>
 80028cc:	eef0 7a40 	vmov.f32	s15, s0
}
 80028d0:	eeb0 0a67 	vmov.f32	s0, s15
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <nunavutGetF32>:

static inline float nunavutGetF32(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b086      	sub	sp, #24
 80028de:	af00      	add	r7, sp, #0
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        uint32_t in;
        float fl;
    } const tmp = {nunavutGetU32(buf, buf_size_bytes, off_bits, 32U)};
 80028e6:	2320      	movs	r3, #32
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	68b9      	ldr	r1, [r7, #8]
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f7ff ff24 	bl	800273a <nunavutGetU32>
 80028f2:	4603      	mov	r3, r0
 80028f4:	617b      	str	r3, [r7, #20]
    return tmp.fl;
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	ee07 3a90 	vmov	s15, r3
}
 80028fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b08c      	sub	sp, #48	@ 0x30
 800290a:	af04      	add	r7, sp, #16
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d005      	beq.n	8002924 <uavcan_node_Health_1_0_serialize_+0x1e>
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d002      	beq.n	8002924 <uavcan_node_Health_1_0_serialize_+0x1e>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d102      	bne.n	800292a <uavcan_node_Health_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002924:	f06f 0301 	mvn.w	r3, #1
 8002928:	e048      	b.n	80029bc <uavcan_node_Health_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	2b07      	cmp	r3, #7
 8002936:	d802      	bhi.n	800293e <uavcan_node_Health_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002938:	f06f 0302 	mvn.w	r3, #2
 800293c:	e03e      	b.n	80029bc <uavcan_node_Health_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800293e:	2300      	movs	r3, #0
 8002940:	61fb      	str	r3, [r7, #28]


    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 8002948:	7efb      	ldrb	r3, [r7, #27]
 800294a:	2b03      	cmp	r3, #3
 800294c:	d901      	bls.n	8002952 <uavcan_node_Health_1_0_serialize_+0x4c>
        {
            _sat0_ = 3U;
 800294e:	2303      	movs	r3, #3
 8002950:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	08db      	lsrs	r3, r3, #3
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	4413      	add	r3, r2
 800295a:	7efa      	ldrb	r2, [r7, #27]
 800295c:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	3302      	adds	r3, #2
 8002962:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	2b00      	cmp	r3, #0
 800296c:	d021      	beq.n	80029b2 <uavcan_node_Health_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	f003 0307 	and.w	r3, r3, #7
 8002976:	b2db      	uxtb	r3, r3
 8002978:	f1c3 0308 	rsb	r3, r3, #8
 800297c:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800297e:	7cfb      	ldrb	r3, [r7, #19]
 8002980:	9302      	str	r3, [sp, #8]
 8002982:	f04f 0200 	mov.w	r2, #0
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	e9cd 2300 	strd	r2, r3, [sp]
 800298e:	69fa      	ldr	r2, [r7, #28]
 8002990:	6979      	ldr	r1, [r7, #20]
 8002992:	68b8      	ldr	r0, [r7, #8]
 8002994:	f7ff fe88 	bl	80026a8 <nunavutSetUxx>
 8002998:	4603      	mov	r3, r0
 800299a:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 800299c:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	da02      	bge.n	80029aa <uavcan_node_Health_1_0_serialize_+0xa4>
        {
            return _err0_;
 80029a4:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80029a8:	e008      	b.n	80029bc <uavcan_node_Health_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 80029aa:	7cfb      	ldrb	r3, [r7, #19]
 80029ac:	69fa      	ldr	r2, [r7, #28]
 80029ae:	4413      	add	r3, r2
 80029b0:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	08da      	lsrs	r2, r3, #3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3720      	adds	r7, #32
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <uavcan_node_Health_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_deserialize_(
    uavcan_node_Health_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d009      	beq.n	80029ea <uavcan_node_Health_1_0_deserialize_+0x26>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d006      	beq.n	80029ea <uavcan_node_Health_1_0_deserialize_+0x26>
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d106      	bne.n	80029f0 <uavcan_node_Health_1_0_deserialize_+0x2c>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d002      	beq.n	80029f0 <uavcan_node_Health_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80029ea:	f06f 0301 	mvn.w	r3, #1
 80029ee:	e030      	b.n	8002a52 <uavcan_node_Health_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <uavcan_node_Health_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80029f6:	4b19      	ldr	r3, [pc, #100]	@ (8002a5c <uavcan_node_Health_1_0_deserialize_+0x98>)
 80029f8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]



    // saturated uint2 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 2U) <= capacity_bits)
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	3302      	adds	r3, #2
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d30a      	bcc.n	8002a2a <uavcan_node_Health_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 3U;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	08db      	lsrs	r3, r3, #3
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	f003 0303 	and.w	r3, r3, #3
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	701a      	strb	r2, [r3, #0]
 8002a28:	e002      	b.n	8002a30 <uavcan_node_Health_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 2U;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	3302      	adds	r3, #2
 8002a34:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	3307      	adds	r3, #7
 8002a3a:	f023 0307 	bic.w	r3, r3, #7
 8002a3e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002a40:	69b9      	ldr	r1, [r7, #24]
 8002a42:	6978      	ldr	r0, [r7, #20]
 8002a44:	f7ff fd20 	bl	8002488 <nunavutChooseMin>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	08da      	lsrs	r2, r3, #3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3720      	adds	r7, #32
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	08018a50 	.word	0x08018a50

08002a60 <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b08c      	sub	sp, #48	@ 0x30
 8002a64:	af04      	add	r7, sp, #16
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d005      	beq.n	8002a7e <uavcan_node_Mode_1_0_serialize_+0x1e>
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d002      	beq.n	8002a7e <uavcan_node_Mode_1_0_serialize_+0x1e>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d102      	bne.n	8002a84 <uavcan_node_Mode_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002a7e:	f06f 0301 	mvn.w	r3, #1
 8002a82:	e048      	b.n	8002b16 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	2b07      	cmp	r3, #7
 8002a90:	d802      	bhi.n	8002a98 <uavcan_node_Mode_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002a92:	f06f 0302 	mvn.w	r3, #2
 8002a96:	e03e      	b.n	8002b16 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	61fb      	str	r3, [r7, #28]


    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 8002aa2:	7efb      	ldrb	r3, [r7, #27]
 8002aa4:	2b07      	cmp	r3, #7
 8002aa6:	d901      	bls.n	8002aac <uavcan_node_Mode_1_0_serialize_+0x4c>
        {
            _sat0_ = 7U;
 8002aa8:	2307      	movs	r3, #7
 8002aaa:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	08db      	lsrs	r3, r3, #3
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	7efa      	ldrb	r2, [r7, #27]
 8002ab6:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	3303      	adds	r3, #3
 8002abc:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d021      	beq.n	8002b0c <uavcan_node_Mode_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	f1c3 0308 	rsb	r3, r3, #8
 8002ad6:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002ad8:	7cfb      	ldrb	r3, [r7, #19]
 8002ada:	9302      	str	r3, [sp, #8]
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	f04f 0300 	mov.w	r3, #0
 8002ae4:	e9cd 2300 	strd	r2, r3, [sp]
 8002ae8:	69fa      	ldr	r2, [r7, #28]
 8002aea:	6979      	ldr	r1, [r7, #20]
 8002aec:	68b8      	ldr	r0, [r7, #8]
 8002aee:	f7ff fddb 	bl	80026a8 <nunavutSetUxx>
 8002af2:	4603      	mov	r3, r0
 8002af4:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 8002af6:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	da02      	bge.n	8002b04 <uavcan_node_Mode_1_0_serialize_+0xa4>
        {
            return _err0_;
 8002afe:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002b02:	e008      	b.n	8002b16 <uavcan_node_Mode_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 8002b04:	7cfb      	ldrb	r3, [r7, #19]
 8002b06:	69fa      	ldr	r2, [r7, #28]
 8002b08:	4413      	add	r3, r2
 8002b0a:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	08da      	lsrs	r2, r3, #3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3720      	adds	r7, #32
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
	...

08002b20 <uavcan_node_Mode_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_deserialize_(
    uavcan_node_Mode_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b088      	sub	sp, #32
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d006      	beq.n	8002b46 <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d106      	bne.n	8002b4c <uavcan_node_Mode_1_0_deserialize_+0x2c>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d002      	beq.n	8002b4c <uavcan_node_Mode_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002b46:	f06f 0301 	mvn.w	r3, #1
 8002b4a:	e030      	b.n	8002bae <uavcan_node_Mode_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <uavcan_node_Mode_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002b52:	4b19      	ldr	r3, [pc, #100]	@ (8002bb8 <uavcan_node_Mode_1_0_deserialize_+0x98>)
 8002b54:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	617b      	str	r3, [r7, #20]



    // saturated uint3 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 3U) <= capacity_bits)
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	3303      	adds	r3, #3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d30a      	bcc.n	8002b86 <uavcan_node_Mode_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 7U;
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	08db      	lsrs	r3, r3, #3
 8002b74:	68ba      	ldr	r2, [r7, #8]
 8002b76:	4413      	add	r3, r2
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	b2da      	uxtb	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	701a      	strb	r2, [r3, #0]
 8002b84:	e002      	b.n	8002b8c <uavcan_node_Mode_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 3U;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	3303      	adds	r3, #3
 8002b90:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	3307      	adds	r3, #7
 8002b96:	f023 0307 	bic.w	r3, r3, #7
 8002b9a:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002b9c:	69b9      	ldr	r1, [r7, #24]
 8002b9e:	6978      	ldr	r0, [r7, #20]
 8002ba0:	f7ff fc72 	bl	8002488 <nunavutChooseMin>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	08da      	lsrs	r2, r3, #3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3720      	adds	r7, #32
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	08018a50 	.word	0x08018a50

08002bbc <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b08e      	sub	sp, #56	@ 0x38
 8002bc0:	af04      	add	r7, sp, #16
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d005      	beq.n	8002bda <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d002      	beq.n	8002bda <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d102      	bne.n	8002be0 <uavcan_node_Heartbeat_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002bda:	f06f 0301 	mvn.w	r3, #1
 8002bde:	e0cf      	b.n	8002d80 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 8002be6:	6a3b      	ldr	r3, [r7, #32]
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	2b37      	cmp	r3, #55	@ 0x37
 8002bec:	d802      	bhi.n	8002bf4 <uavcan_node_Heartbeat_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002bee:	f06f 0302 	mvn.w	r3, #2
 8002bf2:	e0c5      	b.n	8002d80 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->uptime, 4U);
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfa:	08db      	lsrs	r3, r3, #3
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	4413      	add	r3, r2
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	6812      	ldr	r2, [r2, #0]
 8002c04:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c08:	3320      	adds	r3, #32
 8002c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0e:	f003 0307 	and.w	r3, r3, #7
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d021      	beq.n	8002c5a <uavcan_node_Heartbeat_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	f1c3 0308 	rsb	r3, r3, #8
 8002c24:	77fb      	strb	r3, [r7, #31]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002c26:	7ffb      	ldrb	r3, [r7, #31]
 8002c28:	9302      	str	r3, [sp, #8]
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	f04f 0300 	mov.w	r3, #0
 8002c32:	e9cd 2300 	strd	r2, r3, [sp]
 8002c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c38:	6a39      	ldr	r1, [r7, #32]
 8002c3a:	68b8      	ldr	r0, [r7, #8]
 8002c3c:	f7ff fd34 	bl	80026a8 <nunavutSetUxx>
 8002c40:	4603      	mov	r3, r0
 8002c42:	77bb      	strb	r3, [r7, #30]
        if (_err0_ < 0)
 8002c44:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	da02      	bge.n	8002c52 <uavcan_node_Heartbeat_1_0_serialize_+0x96>
        {
            return _err0_;
 8002c4c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002c50:	e096      	b.n	8002d80 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad0_;
 8002c52:	7ffb      	ldrb	r3, [r7, #31]
 8002c54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c56:	4413      	add	r3, r2
 8002c58:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 8002c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c64:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	4413      	add	r3, r2
 8002c6a:	f107 0214 	add.w	r2, r7, #20
 8002c6e:	4619      	mov	r1, r3
 8002c70:	f7ff fe49 	bl	8002906 <uavcan_node_Health_1_0_serialize_>
 8002c74:	4603      	mov	r3, r0
 8002c76:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8002c78:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	da02      	bge.n	8002c86 <uavcan_node_Heartbeat_1_0_serialize_+0xca>
        {
            return _err1_;
 8002c80:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002c84:	e07c      	b.n	8002d80 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c8c:	4413      	add	r3, r2
 8002c8e:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d021      	beq.n	8002cde <uavcan_node_Heartbeat_1_0_serialize_+0x122>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	f1c3 0308 	rsb	r3, r3, #8
 8002ca8:	773b      	strb	r3, [r7, #28]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err2_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8002caa:	7f3b      	ldrb	r3, [r7, #28]
 8002cac:	9302      	str	r3, [sp, #8]
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	e9cd 2300 	strd	r2, r3, [sp]
 8002cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cbc:	6a39      	ldr	r1, [r7, #32]
 8002cbe:	68b8      	ldr	r0, [r7, #8]
 8002cc0:	f7ff fcf2 	bl	80026a8 <nunavutSetUxx>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	76fb      	strb	r3, [r7, #27]
        if (_err2_ < 0)
 8002cc8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	da02      	bge.n	8002cd6 <uavcan_node_Heartbeat_1_0_serialize_+0x11a>
        {
            return _err2_;
 8002cd0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002cd4:	e054      	b.n	8002d80 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad1_;
 8002cd6:	7f3b      	ldrb	r3, [r7, #28]
 8002cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cda:	4413      	add	r3, r2
 8002cdc:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 8002cde:	2301      	movs	r3, #1
 8002ce0:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce8:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	4413      	add	r3, r2
 8002cee:	f107 0210 	add.w	r2, r7, #16
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f7ff feb4 	bl	8002a60 <uavcan_node_Mode_1_0_serialize_>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8002cfc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	da02      	bge.n	8002d0a <uavcan_node_Heartbeat_1_0_serialize_+0x14e>
        {
            return _err3_;
 8002d04:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002d08:	e03a      	b.n	8002d80 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d10:	4413      	add	r3, r2
 8002d12:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8002d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d16:	08db      	lsrs	r3, r3, #3
 8002d18:	68ba      	ldr	r2, [r7, #8]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	7992      	ldrb	r2, [r2, #6]
 8002d20:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8002d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d24:	3308      	adds	r3, #8
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d021      	beq.n	8002d76 <uavcan_node_Heartbeat_1_0_serialize_+0x1ba>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8002d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	f1c3 0308 	rsb	r3, r3, #8
 8002d40:	767b      	strb	r3, [r7, #25]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err4_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8002d42:	7e7b      	ldrb	r3, [r7, #25]
 8002d44:	9302      	str	r3, [sp, #8]
 8002d46:	f04f 0200 	mov.w	r2, #0
 8002d4a:	f04f 0300 	mov.w	r3, #0
 8002d4e:	e9cd 2300 	strd	r2, r3, [sp]
 8002d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d54:	6a39      	ldr	r1, [r7, #32]
 8002d56:	68b8      	ldr	r0, [r7, #8]
 8002d58:	f7ff fca6 	bl	80026a8 <nunavutSetUxx>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	763b      	strb	r3, [r7, #24]
        if (_err4_ < 0)
 8002d60:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	da02      	bge.n	8002d6e <uavcan_node_Heartbeat_1_0_serialize_+0x1b2>
        {
            return _err4_;
 8002d68:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002d6c:	e008      	b.n	8002d80 <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad2_;
 8002d6e:	7e7b      	ldrb	r3, [r7, #25]
 8002d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d72:	4413      	add	r3, r2
 8002d74:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d78:	08da      	lsrs	r2, r3, #3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3728      	adds	r7, #40	@ 0x28
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <uavcan_node_Heartbeat_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_deserialize_(
    uavcan_node_Heartbeat_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08a      	sub	sp, #40	@ 0x28
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d009      	beq.n	8002dae <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d006      	beq.n	8002dae <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d106      	bne.n	8002db4 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002dae:	f06f 0301 	mvn.w	r3, #1
 8002db2:	e089      	b.n	8002ec8 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
    }
    if (buffer == NULL)
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <uavcan_node_Heartbeat_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002dba:	4b45      	ldr	r3, [pc, #276]	@ (8002ed0 <uavcan_node_Heartbeat_1_0_deserialize_+0x148>)
 8002dbc:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	627b      	str	r3, [r7, #36]	@ 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61fb      	str	r3, [r7, #28]



    // saturated uint32 uptime
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->uptime = nunavutGetU32(&buffer[0], capacity_bytes, offset_bits, 32);
 8002dce:	2320      	movs	r3, #32
 8002dd0:	69fa      	ldr	r2, [r7, #28]
 8002dd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002dd4:	68b8      	ldr	r0, [r7, #8]
 8002dd6:	f7ff fcb0 	bl	800273a <nunavutGetU32>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	601a      	str	r2, [r3, #0]
    offset_bits += 32U;
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	3320      	adds	r3, #32
 8002de4:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3307      	adds	r3, #7
 8002dea:	f023 0307 	bic.w	r3, r3, #7
 8002dee:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Health.1.0 health
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	08db      	lsrs	r3, r3, #3
 8002df4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fb46 	bl	8002488 <nunavutChooseMin>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	1a9b      	subs	r3, r3, r2
 8002e02:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	1d18      	adds	r0, r3, #4
            &out_obj->health, &buffer[offset_bits / 8U], &_size_bytes2_);
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	4413      	add	r3, r2
 8002e10:	f107 0214 	add.w	r2, r7, #20
 8002e14:	4619      	mov	r1, r3
 8002e16:	f7ff fdd5 	bl	80029c4 <uavcan_node_Health_1_0_deserialize_>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	76fb      	strb	r3, [r7, #27]
        if (_err5_ < 0)
 8002e1e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	da02      	bge.n	8002e2c <uavcan_node_Heartbeat_1_0_deserialize_+0xa4>
        {
            return _err5_;
 8002e26:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002e2a:	e04d      	b.n	8002ec8 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	69fa      	ldr	r2, [r7, #28]
 8002e32:	4413      	add	r3, r2
 8002e34:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	3307      	adds	r3, #7
 8002e3a:	f023 0307 	bic.w	r3, r3, #7
 8002e3e:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Mode.1.0 mode
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	08db      	lsrs	r3, r3, #3
 8002e44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff fb1e 	bl	8002488 <nunavutChooseMin>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e50:	1a9b      	subs	r3, r3, r2
 8002e52:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	1d58      	adds	r0, r3, #5
            &out_obj->mode, &buffer[offset_bits / 8U], &_size_bytes3_);
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	4413      	add	r3, r2
 8002e60:	f107 0210 	add.w	r2, r7, #16
 8002e64:	4619      	mov	r1, r3
 8002e66:	f7ff fe5b 	bl	8002b20 <uavcan_node_Mode_1_0_deserialize_>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	76bb      	strb	r3, [r7, #26]
        if (_err6_ < 0)
 8002e6e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	da02      	bge.n	8002e7c <uavcan_node_Heartbeat_1_0_deserialize_+0xf4>
        {
            return _err6_;
 8002e76:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002e7a:	e025      	b.n	8002ec8 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	00db      	lsls	r3, r3, #3
 8002e80:	69fa      	ldr	r2, [r7, #28]
 8002e82:	4413      	add	r3, r2
 8002e84:	61fb      	str	r3, [r7, #28]



    // saturated uint8 vendor_specific_status_code
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 8U) <= capacity_bits)
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	3308      	adds	r3, #8
 8002e8a:	6a3a      	ldr	r2, [r7, #32]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d307      	bcc.n	8002ea0 <uavcan_node_Heartbeat_1_0_deserialize_+0x118>
    {
        out_obj->vendor_specific_status_code = buffer[offset_bits / 8U] & 255U;
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	08db      	lsrs	r3, r3, #3
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	4413      	add	r3, r2
 8002e98:	781a      	ldrb	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	719a      	strb	r2, [r3, #6]
 8002e9e:	e002      	b.n	8002ea6 <uavcan_node_Heartbeat_1_0_deserialize_+0x11e>
    }
    else
    {
        out_obj->vendor_specific_status_code = 0U;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	719a      	strb	r2, [r3, #6]
    }
    offset_bits += 8U;
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	3308      	adds	r3, #8
 8002eaa:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	3307      	adds	r3, #7
 8002eb0:	f023 0307 	bic.w	r3, r3, #7
 8002eb4:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002eb6:	6a39      	ldr	r1, [r7, #32]
 8002eb8:	69f8      	ldr	r0, [r7, #28]
 8002eba:	f7ff fae5 	bl	8002488 <nunavutChooseMin>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	08da      	lsrs	r2, r3, #3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3728      	adds	r7, #40	@ 0x28
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	08018a50 	.word	0x08018a50

08002ed4 <uavcan_si_unit_angle_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_serialize_(
    const uavcan_si_unit_angle_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b08c      	sub	sp, #48	@ 0x30
 8002ed8:	af04      	add	r7, sp, #16
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d005      	beq.n	8002ef2 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x1e>
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d002      	beq.n	8002ef2 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x1e>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d102      	bne.n	8002ef8 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002ef2:	f06f 0301 	mvn.w	r3, #1
 8002ef6:	e041      	b.n	8002f7c <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	2b1f      	cmp	r3, #31
 8002f04:	d802      	bhi.n	8002f0c <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002f06:	f06f 0302 	mvn.w	r3, #2
 8002f0a:	e037      	b.n	8002f7c <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian, 4U);
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	08db      	lsrs	r3, r3, #3
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	4413      	add	r3, r2
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	6812      	ldr	r2, [r2, #0]
 8002f1c:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	3320      	adds	r3, #32
 8002f22:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	f003 0307 	and.w	r3, r3, #7
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d021      	beq.n	8002f72 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	f003 0307 	and.w	r3, r3, #7
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	f1c3 0308 	rsb	r3, r3, #8
 8002f3c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002f3e:	7dfb      	ldrb	r3, [r7, #23]
 8002f40:	9302      	str	r3, [sp, #8]
 8002f42:	f04f 0200 	mov.w	r2, #0
 8002f46:	f04f 0300 	mov.w	r3, #0
 8002f4a:	e9cd 2300 	strd	r2, r3, [sp]
 8002f4e:	69fa      	ldr	r2, [r7, #28]
 8002f50:	69b9      	ldr	r1, [r7, #24]
 8002f52:	68b8      	ldr	r0, [r7, #8]
 8002f54:	f7ff fba8 	bl	80026a8 <nunavutSetUxx>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002f5c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	da02      	bge.n	8002f6a <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 8002f64:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f68:	e008      	b.n	8002f7c <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 8002f6a:	7dfb      	ldrb	r3, [r7, #23]
 8002f6c:	69fa      	ldr	r2, [r7, #28]
 8002f6e:	4413      	add	r3, r2
 8002f70:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	08da      	lsrs	r2, r3, #3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002f7a:	2300      	movs	r3, #0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3720      	adds	r7, #32
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_deserialize_(
    uavcan_si_unit_angle_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b088      	sub	sp, #32
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d009      	beq.n	8002faa <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d006      	beq.n	8002faa <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d106      	bne.n	8002fb0 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d002      	beq.n	8002fb0 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002faa:	f06f 0301 	mvn.w	r3, #1
 8002fae:	e027      	b.n	8003000 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002fb6:	4b14      	ldr	r3, [pc, #80]	@ (8003008 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x84>)
 8002fb8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]



    // saturated float32 radian
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	69f9      	ldr	r1, [r7, #28]
 8002fce:	68b8      	ldr	r0, [r7, #8]
 8002fd0:	f7ff fc83 	bl	80028da <nunavutGetF32>
 8002fd4:	eef0 7a40 	vmov.f32	s15, s0
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	3320      	adds	r3, #32
 8002fe2:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	3307      	adds	r3, #7
 8002fe8:	f023 0307 	bic.w	r3, r3, #7
 8002fec:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002fee:	69b9      	ldr	r1, [r7, #24]
 8002ff0:	6978      	ldr	r0, [r7, #20]
 8002ff2:	f7ff fa49 	bl	8002488 <nunavutChooseMin>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	08da      	lsrs	r2, r3, #3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3720      	adds	r7, #32
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	08018a50 	.word	0x08018a50

0800300c <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
    const uavcan_si_unit_angular_acceleration_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b08c      	sub	sp, #48	@ 0x30
 8003010:	af04      	add	r7, sp, #16
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d005      	beq.n	800302a <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x1e>
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d002      	beq.n	800302a <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x1e>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d102      	bne.n	8003030 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800302a:	f06f 0301 	mvn.w	r3, #1
 800302e:	e041      	b.n	80030b4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	2b1f      	cmp	r3, #31
 800303c:	d802      	bhi.n	8003044 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800303e:	f06f 0302 	mvn.w	r3, #2
 8003042:	e037      	b.n	80030b4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian_per_second_per_second, 4U);
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	08db      	lsrs	r3, r3, #3
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	4413      	add	r3, r2
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	6812      	ldr	r2, [r2, #0]
 8003054:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	3320      	adds	r3, #32
 800305a:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	2b00      	cmp	r3, #0
 8003064:	d021      	beq.n	80030aa <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	b2db      	uxtb	r3, r3
 800306a:	f003 0307 	and.w	r3, r3, #7
 800306e:	b2db      	uxtb	r3, r3
 8003070:	f1c3 0308 	rsb	r3, r3, #8
 8003074:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003076:	7dfb      	ldrb	r3, [r7, #23]
 8003078:	9302      	str	r3, [sp, #8]
 800307a:	f04f 0200 	mov.w	r2, #0
 800307e:	f04f 0300 	mov.w	r3, #0
 8003082:	e9cd 2300 	strd	r2, r3, [sp]
 8003086:	69fa      	ldr	r2, [r7, #28]
 8003088:	69b9      	ldr	r1, [r7, #24]
 800308a:	68b8      	ldr	r0, [r7, #8]
 800308c:	f7ff fb0c 	bl	80026a8 <nunavutSetUxx>
 8003090:	4603      	mov	r3, r0
 8003092:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003094:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003098:	2b00      	cmp	r3, #0
 800309a:	da02      	bge.n	80030a2 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 800309c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80030a0:	e008      	b.n	80030b4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 80030a2:	7dfb      	ldrb	r3, [r7, #23]
 80030a4:	69fa      	ldr	r2, [r7, #28]
 80030a6:	4413      	add	r3, r2
 80030a8:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	08da      	lsrs	r2, r3, #3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3720      	adds	r7, #32
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_acceleration_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d009      	beq.n	80030e2 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d006      	beq.n	80030e2 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d106      	bne.n	80030e8 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d002      	beq.n	80030e8 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80030e2:	f06f 0301 	mvn.w	r3, #1
 80030e6:	e027      	b.n	8003138 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80030ee:	4b14      	ldr	r3, [pc, #80]	@ (8003140 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x84>)
 80030f0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	69f9      	ldr	r1, [r7, #28]
 8003106:	68b8      	ldr	r0, [r7, #8]
 8003108:	f7ff fbe7 	bl	80028da <nunavutGetF32>
 800310c:	eef0 7a40 	vmov.f32	s15, s0
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	3320      	adds	r3, #32
 800311a:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	3307      	adds	r3, #7
 8003120:	f023 0307 	bic.w	r3, r3, #7
 8003124:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003126:	69b9      	ldr	r1, [r7, #24]
 8003128:	6978      	ldr	r0, [r7, #20]
 800312a:	f7ff f9ad 	bl	8002488 <nunavutChooseMin>
 800312e:	4603      	mov	r3, r0
 8003130:	08da      	lsrs	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3720      	adds	r7, #32
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	08018a50 	.word	0x08018a50

08003144 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
    const uavcan_si_unit_angular_velocity_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b08c      	sub	sp, #48	@ 0x30
 8003148:	af04      	add	r7, sp, #16
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d005      	beq.n	8003162 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x1e>
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d002      	beq.n	8003162 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x1e>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d102      	bne.n	8003168 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003162:	f06f 0301 	mvn.w	r3, #1
 8003166:	e041      	b.n	80031ec <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	2b1f      	cmp	r3, #31
 8003174:	d802      	bhi.n	800317c <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003176:	f06f 0302 	mvn.w	r3, #2
 800317a:	e037      	b.n	80031ec <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian_per_second, 4U);
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	08db      	lsrs	r3, r3, #3
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	4413      	add	r3, r2
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	3320      	adds	r3, #32
 8003192:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	2b00      	cmp	r3, #0
 800319c:	d021      	beq.n	80031e2 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	f1c3 0308 	rsb	r3, r3, #8
 80031ac:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80031ae:	7dfb      	ldrb	r3, [r7, #23]
 80031b0:	9302      	str	r3, [sp, #8]
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	f04f 0300 	mov.w	r3, #0
 80031ba:	e9cd 2300 	strd	r2, r3, [sp]
 80031be:	69fa      	ldr	r2, [r7, #28]
 80031c0:	69b9      	ldr	r1, [r7, #24]
 80031c2:	68b8      	ldr	r0, [r7, #8]
 80031c4:	f7ff fa70 	bl	80026a8 <nunavutSetUxx>
 80031c8:	4603      	mov	r3, r0
 80031ca:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80031cc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	da02      	bge.n	80031da <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 80031d4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80031d8:	e008      	b.n	80031ec <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 80031da:	7dfb      	ldrb	r3, [r7, #23]
 80031dc:	69fa      	ldr	r2, [r7, #28]
 80031de:	4413      	add	r3, r2
 80031e0:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	08da      	lsrs	r2, r3, #3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3720      	adds	r7, #32
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_velocity_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b088      	sub	sp, #32
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d009      	beq.n	800321a <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d006      	beq.n	800321a <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d106      	bne.n	8003220 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d002      	beq.n	8003220 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800321a:	f06f 0301 	mvn.w	r3, #1
 800321e:	e027      	b.n	8003270 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003226:	4b14      	ldr	r3, [pc, #80]	@ (8003278 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x84>)
 8003228:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003236:	2300      	movs	r3, #0
 8003238:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	69f9      	ldr	r1, [r7, #28]
 800323e:	68b8      	ldr	r0, [r7, #8]
 8003240:	f7ff fb4b 	bl	80028da <nunavutGetF32>
 8003244:	eef0 7a40 	vmov.f32	s15, s0
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	3320      	adds	r3, #32
 8003252:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	3307      	adds	r3, #7
 8003258:	f023 0307 	bic.w	r3, r3, #7
 800325c:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800325e:	69b9      	ldr	r1, [r7, #24]
 8003260:	6978      	ldr	r0, [r7, #20]
 8003262:	f7ff f911 	bl	8002488 <nunavutChooseMin>
 8003266:	4603      	mov	r3, r0
 8003268:	08da      	lsrs	r2, r3, #3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3720      	adds	r7, #32
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	08018a50 	.word	0x08018a50

0800327c <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_(
    const reg_udral_physics_kinematics_rotation_Planar_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b090      	sub	sp, #64	@ 0x40
 8003280:	af04      	add	r7, sp, #16
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d005      	beq.n	800329a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e>
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d102      	bne.n	80032a0 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800329a:	f06f 0301 	mvn.w	r3, #1
 800329e:	e0e4      	b.n	800346a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    if ((8U * (size_t) capacity_bytes) < 96UL)
 80032a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	2b5f      	cmp	r3, #95	@ 0x5f
 80032ac:	d802      	bhi.n	80032b4 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80032ae:	f06f 0302 	mvn.w	r3, #2
 80032b2:	e0da      	b.n	800346a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.si.unit.angle.Scalar.1.0 angular_position
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 4UL;  // Nested object (max) size, in bytes.
 80032b8:	2304      	movs	r3, #4
 80032ba:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_si_unit_angle_Scalar_1_0_serialize_(
 80032bc:	68f8      	ldr	r0, [r7, #12]
            &obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes0_);
 80032be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032c0:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_si_unit_angle_Scalar_1_0_serialize_(
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	4413      	add	r3, r2
 80032c6:	f107 0218 	add.w	r2, r7, #24
 80032ca:	4619      	mov	r1, r3
 80032cc:	f7ff fe02 	bl	8002ed4 <uavcan_si_unit_angle_Scalar_1_0_serialize_>
 80032d0:	4603      	mov	r3, r0
 80032d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (_err0_ < 0)
 80032d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80032da:	2b00      	cmp	r3, #0
 80032dc:	da02      	bge.n	80032e4 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x68>
        {
            return _err0_;
 80032de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80032e2:	e0c2      	b.n	800346a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 32ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032ea:	4413      	add	r3, r2
 80032ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80032ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032f0:	f003 0307 	and.w	r3, r3, #7
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d025      	beq.n	8003344 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xc8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80032f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	b2db      	uxtb	r3, r3
 8003302:	f1c3 0308 	rsb	r3, r3, #8
 8003306:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800330a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800330e:	9302      	str	r3, [sp, #8]
 8003310:	f04f 0200 	mov.w	r2, #0
 8003314:	f04f 0300 	mov.w	r3, #0
 8003318:	e9cd 2300 	strd	r2, r3, [sp]
 800331c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800331e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003320:	68b8      	ldr	r0, [r7, #8]
 8003322:	f7ff f9c1 	bl	80026a8 <nunavutSetUxx>
 8003326:	4603      	mov	r3, r0
 8003328:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (_err1_ < 0)
 800332c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8003330:	2b00      	cmp	r3, #0
 8003332:	da02      	bge.n	800333a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xbe>
        {
            return _err1_;
 8003334:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8003338:	e097      	b.n	800346a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad0_;
 800333a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800333e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003340:	4413      	add	r3, r2
 8003342:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 4UL;  // Nested object (max) size, in bytes.
 8003344:	2304      	movs	r3, #4
 8003346:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	1d18      	adds	r0, r3, #4
            &obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes1_);
 800334c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800334e:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	4413      	add	r3, r2
 8003354:	f107 0214 	add.w	r2, r7, #20
 8003358:	4619      	mov	r1, r3
 800335a:	f7ff fef3 	bl	8003144 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_>
 800335e:	4603      	mov	r3, r0
 8003360:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (_err2_ < 0)
 8003364:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8003368:	2b00      	cmp	r3, #0
 800336a:	da02      	bge.n	8003372 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xf6>
        {
            return _err2_;
 800336c:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8003370:	e07b      	b.n	800346a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 32ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003378:	4413      	add	r3, r2
 800337a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800337c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	2b00      	cmp	r3, #0
 8003384:	d025      	beq.n	80033d2 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x156>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8003386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003388:	b2db      	uxtb	r3, r3
 800338a:	f003 0307 	and.w	r3, r3, #7
 800338e:	b2db      	uxtb	r3, r3
 8003390:	f1c3 0308 	rsb	r3, r3, #8
 8003394:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8003398:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800339c:	9302      	str	r3, [sp, #8]
 800339e:	f04f 0200 	mov.w	r2, #0
 80033a2:	f04f 0300 	mov.w	r3, #0
 80033a6:	e9cd 2300 	strd	r2, r3, [sp]
 80033aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033ae:	68b8      	ldr	r0, [r7, #8]
 80033b0:	f7ff f97a 	bl	80026a8 <nunavutSetUxx>
 80033b4:	4603      	mov	r3, r0
 80033b6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (_err3_ < 0)
 80033ba:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80033be:	2b00      	cmp	r3, #0
 80033c0:	da02      	bge.n	80033c8 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x14c>
        {
            return _err3_;
 80033c2:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80033c6:	e050      	b.n	800346a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad1_;
 80033c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033ce:	4413      	add	r3, r2
 80033d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 4UL;  // Nested object (max) size, in bytes.
 80033d2:	2304      	movs	r3, #4
 80033d4:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err4_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f103 0008 	add.w	r0, r3, #8
            &obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes2_);
 80033dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033de:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
 80033e0:	68ba      	ldr	r2, [r7, #8]
 80033e2:	4413      	add	r3, r2
 80033e4:	f107 0210 	add.w	r2, r7, #16
 80033e8:	4619      	mov	r1, r3
 80033ea:	f7ff fe0f 	bl	800300c <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_>
 80033ee:	4603      	mov	r3, r0
 80033f0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        if (_err4_ < 0)
 80033f4:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	da02      	bge.n	8003402 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x186>
        {
            return _err4_;
 80033fc:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8003400:	e033      	b.n	800346a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) == 32ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	00db      	lsls	r3, r3, #3
 8003406:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003408:	4413      	add	r3, r2
 800340a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800340c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	2b00      	cmp	r3, #0
 8003414:	d024      	beq.n	8003460 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e4>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8003416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003418:	b2db      	uxtb	r3, r3
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	b2db      	uxtb	r3, r3
 8003420:	f1c3 0308 	rsb	r3, r3, #8
 8003424:	f887 3020 	strb.w	r3, [r7, #32]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8003428:	f897 3020 	ldrb.w	r3, [r7, #32]
 800342c:	9302      	str	r3, [sp, #8]
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	f04f 0300 	mov.w	r3, #0
 8003436:	e9cd 2300 	strd	r2, r3, [sp]
 800343a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800343c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800343e:	68b8      	ldr	r0, [r7, #8]
 8003440:	f7ff f932 	bl	80026a8 <nunavutSetUxx>
 8003444:	4603      	mov	r3, r0
 8003446:	77fb      	strb	r3, [r7, #31]
        if (_err5_ < 0)
 8003448:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800344c:	2b00      	cmp	r3, #0
 800344e:	da02      	bge.n	8003456 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1da>
        {
            return _err5_;
 8003450:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003454:	e009      	b.n	800346a <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad2_;
 8003456:	f897 3020 	ldrb.w	r3, [r7, #32]
 800345a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800345c:	4413      	add	r3, r2
 800345e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 96ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003462:	08da      	lsrs	r2, r3, #3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3730      	adds	r7, #48	@ 0x30
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_(
    reg_udral_physics_kinematics_rotation_Planar_0_1* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b08c      	sub	sp, #48	@ 0x30
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d009      	beq.n	800349a <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d006      	beq.n	800349a <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d106      	bne.n	80034a0 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d002      	beq.n	80034a0 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800349a:	f06f 0301 	mvn.w	r3, #1
 800349e:	e090      	b.n	80035c2 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
    }
    if (buffer == NULL)
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80034a6:	4b49      	ldr	r3, [pc, #292]	@ (80035cc <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x158>)
 80034a8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80034b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t offset_bits = 0U;
 80034b6:	2300      	movs	r3, #0
 80034b8:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angle.Scalar.1.0 angular_position
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80034ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034bc:	08db      	lsrs	r3, r3, #3
 80034be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fe ffe1 	bl	8002488 <nunavutChooseMin>
 80034c6:	4602      	mov	r2, r0
 80034c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034ca:	1a9b      	subs	r3, r3, r2
 80034cc:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 80034ce:	68f8      	ldr	r0, [r7, #12]
            &out_obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes3_);
 80034d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d2:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 80034d4:	68ba      	ldr	r2, [r7, #8]
 80034d6:	4413      	add	r3, r2
 80034d8:	f107 021c 	add.w	r2, r7, #28
 80034dc:	4619      	mov	r1, r3
 80034de:	f7ff fd51 	bl	8002f84 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (_err6_ < 0)
 80034e8:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	da02      	bge.n	80034f6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x82>
        {
            return _err6_;
 80034f0:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80034f4:	e065      	b.n	80035c2 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034fc:	4413      	add	r3, r2
 80034fe:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003502:	3307      	adds	r3, #7
 8003504:	f023 0307 	bic.w	r3, r3, #7
 8003508:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes4_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	08db      	lsrs	r3, r3, #3
 800350e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003510:	4618      	mov	r0, r3
 8003512:	f7fe ffb9 	bl	8002488 <nunavutChooseMin>
 8003516:	4602      	mov	r2, r0
 8003518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800351a:	1a9b      	subs	r3, r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	1d18      	adds	r0, r3, #4
            &out_obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes4_);
 8003522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003524:	08db      	lsrs	r3, r3, #3
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 8003526:	68ba      	ldr	r2, [r7, #8]
 8003528:	4413      	add	r3, r2
 800352a:	f107 0218 	add.w	r2, r7, #24
 800352e:	4619      	mov	r1, r3
 8003530:	f7ff fe60 	bl	80031f4 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>
 8003534:	4603      	mov	r3, r0
 8003536:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (_err7_ < 0)
 800353a:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 800353e:	2b00      	cmp	r3, #0
 8003540:	da02      	bge.n	8003548 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0xd4>
        {
            return _err7_;
 8003542:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8003546:	e03c      	b.n	80035c2 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested serialized representation.
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800354e:	4413      	add	r3, r2
 8003550:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	3307      	adds	r3, #7
 8003556:	f023 0307 	bic.w	r3, r3, #7
 800355a:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes5_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800355c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355e:	08db      	lsrs	r3, r3, #3
 8003560:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003562:	4618      	mov	r0, r3
 8003564:	f7fe ff90 	bl	8002488 <nunavutChooseMin>
 8003568:	4602      	mov	r2, r0
 800356a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800356c:	1a9b      	subs	r3, r3, r2
 800356e:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f103 0008 	add.w	r0, r3, #8
            &out_obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes5_);
 8003576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003578:	08db      	lsrs	r3, r3, #3
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	4413      	add	r3, r2
 800357e:	f107 0214 	add.w	r2, r7, #20
 8003582:	4619      	mov	r1, r3
 8003584:	f7ff fd9a 	bl	80030bc <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>
 8003588:	4603      	mov	r3, r0
 800358a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        if (_err8_ < 0)
 800358e:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8003592:	2b00      	cmp	r3, #0
 8003594:	da02      	bge.n	800359c <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x128>
        {
            return _err8_;
 8003596:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800359a:	e012      	b.n	80035c2 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested serialized representation.
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	00db      	lsls	r3, r3, #3
 80035a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035a2:	4413      	add	r3, r2
 80035a4:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80035a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a8:	3307      	adds	r3, #7
 80035aa:	f023 0307 	bic.w	r3, r3, #7
 80035ae:	627b      	str	r3, [r7, #36]	@ 0x24
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80035b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80035b4:	f7fe ff68 	bl	8002488 <nunavutChooseMin>
 80035b8:	4603      	mov	r3, r0
 80035ba:	08da      	lsrs	r2, r3, #3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3730      	adds	r7, #48	@ 0x30
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	08018a50 	.word	0x08018a50

080035d0 <uavcan_register_Name_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Name_1_0_deserialize_(
    uavcan_register_Name_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b08a      	sub	sp, #40	@ 0x28
 80035d4:	af02      	add	r7, sp, #8
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d009      	beq.n	80035f6 <uavcan_register_Name_1_0_deserialize_+0x26>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d006      	beq.n	80035f6 <uavcan_register_Name_1_0_deserialize_+0x26>
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d106      	bne.n	80035fc <uavcan_register_Name_1_0_deserialize_+0x2c>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d002      	beq.n	80035fc <uavcan_register_Name_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80035f6:	f06f 0301 	mvn.w	r3, #1
 80035fa:	e04a      	b.n	8003692 <uavcan_register_Name_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <uavcan_register_Name_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003602:	4b26      	ldr	r3, [pc, #152]	@ (800369c <uavcan_register_Name_1_0_deserialize_+0xcc>)
 8003604:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	00db      	lsls	r3, r3, #3
 8003610:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=255] name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	3308      	adds	r3, #8
 800361a:	69ba      	ldr	r2, [r7, #24]
 800361c:	429a      	cmp	r2, r3
 800361e:	d309      	bcc.n	8003634 <uavcan_register_Name_1_0_deserialize_+0x64>
    {
        out_obj->name.count = buffer[offset_bits / 8U] & 255U;
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	08db      	lsrs	r3, r3, #3
 8003624:	68ba      	ldr	r2, [r7, #8]
 8003626:	4413      	add	r3, r2
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	461a      	mov	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8003632:	e003      	b.n	800363c <uavcan_register_Name_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->name.count = 0U;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	3308      	adds	r3, #8
 8003640:	617b      	str	r3, [r7, #20]
    if (out_obj->name.count > 255U)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003648:	2bff      	cmp	r3, #255	@ 0xff
 800364a:	d902      	bls.n	8003652 <uavcan_register_Name_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800364c:	f06f 0309 	mvn.w	r3, #9
 8003650:	e01f      	b.n	8003692 <uavcan_register_Name_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->name.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->name.count * 8U);
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	69fa      	ldr	r2, [r7, #28]
 8003662:	68b9      	ldr	r1, [r7, #8]
 8003664:	f7fe fff9 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->name.count * 8U;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	4413      	add	r3, r2
 8003674:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	3307      	adds	r3, #7
 800367a:	f023 0307 	bic.w	r3, r3, #7
 800367e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003680:	69b9      	ldr	r1, [r7, #24]
 8003682:	6978      	ldr	r0, [r7, #20]
 8003684:	f7fe ff00 	bl	8002488 <nunavutChooseMin>
 8003688:	4603      	mov	r3, r0
 800368a:	08da      	lsrs	r2, r3, #3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3720      	adds	r7, #32
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	08018a50 	.word	0x08018a50

080036a0 <uavcan_primitive_array_Bit_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_serialize_(
    const uavcan_primitive_array_Bit_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b08c      	sub	sp, #48	@ 0x30
 80036a4:	af04      	add	r7, sp, #16
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d005      	beq.n	80036be <uavcan_primitive_array_Bit_1_0_serialize_+0x1e>
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d002      	beq.n	80036be <uavcan_primitive_array_Bit_1_0_serialize_+0x1e>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d102      	bne.n	80036c4 <uavcan_primitive_array_Bit_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80036be:	f06f 0301 	mvn.w	r3, #1
 80036c2:	e05e      	b.n	8003782 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	00db      	lsls	r3, r3, #3
 80036ce:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 80036d2:	d202      	bcs.n	80036da <uavcan_primitive_array_Bit_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80036d4:	f06f 0302 	mvn.w	r3, #2
 80036d8:	e053      	b.n	8003782 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	61fb      	str	r3, [r7, #28]


    {   // saturated bool[<=2048] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 2048)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80036e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036e8:	d902      	bls.n	80036f0 <uavcan_primitive_array_Bit_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80036ea:	f06f 0309 	mvn.w	r3, #9
 80036ee:	e048      	b.n	8003782 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	08db      	lsrs	r3, r3, #3
 80036f4:	68ba      	ldr	r2, [r7, #8]
 80036f6:	4413      	add	r3, r2
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80036fe:	8812      	ldrh	r2, [r2, #0]
 8003700:	b292      	uxth	r2, r2
 8003702:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	3310      	adds	r3, #16
 8003708:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count, &obj->value.bitpacked[0], 0U);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2100      	movs	r1, #0
 8003714:	9100      	str	r1, [sp, #0]
 8003716:	69f9      	ldr	r1, [r7, #28]
 8003718:	68b8      	ldr	r0, [r7, #8]
 800371a:	f7fe fee1 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003724:	69fa      	ldr	r2, [r7, #28]
 8003726:	4413      	add	r3, r2
 8003728:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	2b00      	cmp	r3, #0
 8003732:	d021      	beq.n	8003778 <uavcan_primitive_array_Bit_1_0_serialize_+0xd8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	b2db      	uxtb	r3, r3
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	b2db      	uxtb	r3, r3
 800373e:	f1c3 0308 	rsb	r3, r3, #8
 8003742:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003744:	7dfb      	ldrb	r3, [r7, #23]
 8003746:	9302      	str	r3, [sp, #8]
 8003748:	f04f 0200 	mov.w	r2, #0
 800374c:	f04f 0300 	mov.w	r3, #0
 8003750:	e9cd 2300 	strd	r2, r3, [sp]
 8003754:	69fa      	ldr	r2, [r7, #28]
 8003756:	69b9      	ldr	r1, [r7, #24]
 8003758:	68b8      	ldr	r0, [r7, #8]
 800375a:	f7fe ffa5 	bl	80026a8 <nunavutSetUxx>
 800375e:	4603      	mov	r3, r0
 8003760:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003762:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003766:	2b00      	cmp	r3, #0
 8003768:	da02      	bge.n	8003770 <uavcan_primitive_array_Bit_1_0_serialize_+0xd0>
        {
            return _err0_;
 800376a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800376e:	e008      	b.n	8003782 <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
        }
        offset_bits += _pad0_;
 8003770:	7dfb      	ldrb	r3, [r7, #23]
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	4413      	add	r3, r2
 8003776:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	08da      	lsrs	r2, r3, #3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3720      	adds	r7, #32
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <uavcan_primitive_array_Bit_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_deserialize_(
    uavcan_primitive_array_Bit_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b08a      	sub	sp, #40	@ 0x28
 8003790:	af02      	add	r7, sp, #8
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d009      	beq.n	80037b2 <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d006      	beq.n	80037b2 <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d106      	bne.n	80037b8 <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80037b2:	f06f 0301 	mvn.w	r3, #1
 80037b6:	e041      	b.n	800383c <uavcan_primitive_array_Bit_1_0_deserialize_+0xb0>
    }
    if (buffer == NULL)
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <uavcan_primitive_array_Bit_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80037be:	4b21      	ldr	r3, [pc, #132]	@ (8003844 <uavcan_primitive_array_Bit_1_0_deserialize_+0xb8>)
 80037c0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80037ce:	2300      	movs	r3, #0
 80037d0:	617b      	str	r3, [r7, #20]


    // saturated bool[<=2048] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 80037d2:	2310      	movs	r3, #16
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	69f9      	ldr	r1, [r7, #28]
 80037d8:	68b8      	ldr	r0, [r7, #8]
 80037da:	f7fe ff8b 	bl	80026f4 <nunavutGetU16>
 80037de:	4603      	mov	r3, r0
 80037e0:	461a      	mov	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	3310      	adds	r3, #16
 80037ec:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 2048U)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80037f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037f8:	d902      	bls.n	8003800 <uavcan_primitive_array_Bit_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80037fa:	f06f 0309 	mvn.w	r3, #9
 80037fe:	e01d      	b.n	800383c <uavcan_primitive_array_Bit_1_0_deserialize_+0xb0>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.bitpacked[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count);
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	69fa      	ldr	r2, [r7, #28]
 800380e:	68b9      	ldr	r1, [r7, #8]
 8003810:	f7fe ff23 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	4413      	add	r3, r2
 800381e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	3307      	adds	r3, #7
 8003824:	f023 0307 	bic.w	r3, r3, #7
 8003828:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800382a:	69b9      	ldr	r1, [r7, #24]
 800382c:	6978      	ldr	r0, [r7, #20]
 800382e:	f7fe fe2b 	bl	8002488 <nunavutChooseMin>
 8003832:	4603      	mov	r3, r0
 8003834:	08da      	lsrs	r2, r3, #3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3720      	adds	r7, #32
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	08018a50 	.word	0x08018a50

08003848 <uavcan_primitive_array_Integer16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_serialize_(
    const uavcan_primitive_array_Integer16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08c      	sub	sp, #48	@ 0x30
 800384c:	af04      	add	r7, sp, #16
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1e>
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d102      	bne.n	800386c <uavcan_primitive_array_Integer16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003866:	f06f 0301 	mvn.w	r3, #1
 800386a:	e05f      	b.n	800392c <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	00db      	lsls	r3, r3, #3
 8003876:	f640 0207 	movw	r2, #2055	@ 0x807
 800387a:	4293      	cmp	r3, r2
 800387c:	d802      	bhi.n	8003884 <uavcan_primitive_array_Integer16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800387e:	f06f 0302 	mvn.w	r3, #2
 8003882:	e053      	b.n	800392c <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	61fb      	str	r3, [r7, #28]


    {   // saturated int16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800388e:	2b80      	cmp	r3, #128	@ 0x80
 8003890:	d902      	bls.n	8003898 <uavcan_primitive_array_Integer16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003892:	f06f 0309 	mvn.w	r3, #9
 8003896:	e049      	b.n	800392c <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	08db      	lsrs	r3, r3, #3
 80038a2:	68ba      	ldr	r2, [r7, #8]
 80038a4:	4413      	add	r3, r2
 80038a6:	b2ca      	uxtb	r2, r1
 80038a8:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3308      	adds	r3, #8
 80038ae:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 16UL, &obj->value.elements[0], 0U);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80038b6:	011a      	lsls	r2, r3, #4
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2100      	movs	r1, #0
 80038bc:	9100      	str	r1, [sp, #0]
 80038be:	69f9      	ldr	r1, [r7, #28]
 80038c0:	68b8      	ldr	r0, [r7, #8]
 80038c2:	f7fe fe0d 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 16UL;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	69fa      	ldr	r2, [r7, #28]
 80038d0:	4413      	add	r3, r2
 80038d2:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	f003 0307 	and.w	r3, r3, #7
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d021      	beq.n	8003922 <uavcan_primitive_array_Integer16_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	f1c3 0308 	rsb	r3, r3, #8
 80038ec:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80038ee:	7dfb      	ldrb	r3, [r7, #23]
 80038f0:	9302      	str	r3, [sp, #8]
 80038f2:	f04f 0200 	mov.w	r2, #0
 80038f6:	f04f 0300 	mov.w	r3, #0
 80038fa:	e9cd 2300 	strd	r2, r3, [sp]
 80038fe:	69fa      	ldr	r2, [r7, #28]
 8003900:	69b9      	ldr	r1, [r7, #24]
 8003902:	68b8      	ldr	r0, [r7, #8]
 8003904:	f7fe fed0 	bl	80026a8 <nunavutSetUxx>
 8003908:	4603      	mov	r3, r0
 800390a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800390c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003910:	2b00      	cmp	r3, #0
 8003912:	da02      	bge.n	800391a <uavcan_primitive_array_Integer16_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003914:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003918:	e008      	b.n	800392c <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 800391a:	7dfb      	ldrb	r3, [r7, #23]
 800391c:	69fa      	ldr	r2, [r7, #28]
 800391e:	4413      	add	r3, r2
 8003920:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	08da      	lsrs	r2, r3, #3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3720      	adds	r7, #32
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <uavcan_primitive_array_Integer16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_deserialize_(
    uavcan_primitive_array_Integer16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b08a      	sub	sp, #40	@ 0x28
 8003938:	af02      	add	r7, sp, #8
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d009      	beq.n	800395a <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d006      	beq.n	800395a <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d106      	bne.n	8003960 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d002      	beq.n	8003960 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800395a:	f06f 0301 	mvn.w	r3, #1
 800395e:	e04a      	b.n	80039f6 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <uavcan_primitive_array_Integer16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003966:	4b26      	ldr	r3, [pc, #152]	@ (8003a00 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xcc>)
 8003968:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003976:	2300      	movs	r3, #0
 8003978:	617b      	str	r3, [r7, #20]


    // saturated int16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	3308      	adds	r3, #8
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	429a      	cmp	r2, r3
 8003982:	d309      	bcc.n	8003998 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	08db      	lsrs	r3, r3, #3
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	4413      	add	r3, r2
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	461a      	mov	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8003996:	e003      	b.n	80039a0 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	3308      	adds	r3, #8
 80039a4:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 128U)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80039ac:	2b80      	cmp	r3, #128	@ 0x80
 80039ae:	d902      	bls.n	80039b6 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80039b0:	f06f 0309 	mvn.w	r3, #9
 80039b4:	e01f      	b.n	80039f6 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 16U);
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80039be:	011b      	lsls	r3, r3, #4
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	69fa      	ldr	r2, [r7, #28]
 80039c6:	68b9      	ldr	r1, [r7, #8]
 80039c8:	f7fe fe47 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 16U;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80039d2:	011b      	lsls	r3, r3, #4
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	4413      	add	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	3307      	adds	r3, #7
 80039de:	f023 0307 	bic.w	r3, r3, #7
 80039e2:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80039e4:	69b9      	ldr	r1, [r7, #24]
 80039e6:	6978      	ldr	r0, [r7, #20]
 80039e8:	f7fe fd4e 	bl	8002488 <nunavutChooseMin>
 80039ec:	4603      	mov	r3, r0
 80039ee:	08da      	lsrs	r2, r3, #3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3720      	adds	r7, #32
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	08018a50 	.word	0x08018a50

08003a04 <uavcan_primitive_array_Integer32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_serialize_(
    const uavcan_primitive_array_Integer32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b08c      	sub	sp, #48	@ 0x30
 8003a08:	af04      	add	r7, sp, #16
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1e>
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d002      	beq.n	8003a22 <uavcan_primitive_array_Integer32_1_0_serialize_+0x1e>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d102      	bne.n	8003a28 <uavcan_primitive_array_Integer32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003a22:	f06f 0301 	mvn.w	r3, #1
 8003a26:	e05f      	b.n	8003ae8 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	00db      	lsls	r3, r3, #3
 8003a32:	f640 0207 	movw	r2, #2055	@ 0x807
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d802      	bhi.n	8003a40 <uavcan_primitive_array_Integer32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003a3a:	f06f 0302 	mvn.w	r3, #2
 8003a3e:	e053      	b.n	8003ae8 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	61fb      	str	r3, [r7, #28]


    {   // saturated int32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003a4a:	2b40      	cmp	r3, #64	@ 0x40
 8003a4c:	d902      	bls.n	8003a54 <uavcan_primitive_array_Integer32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003a4e:	f06f 0309 	mvn.w	r3, #9
 8003a52:	e049      	b.n	8003ae8 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	08db      	lsrs	r3, r3, #3
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	4413      	add	r3, r2
 8003a62:	b2ca      	uxtb	r2, r1
 8003a64:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	3308      	adds	r3, #8
 8003a6a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003a72:	015a      	lsls	r2, r3, #5
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2100      	movs	r1, #0
 8003a78:	9100      	str	r1, [sp, #0]
 8003a7a:	69f9      	ldr	r1, [r7, #28]
 8003a7c:	68b8      	ldr	r0, [r7, #8]
 8003a7e:	f7fe fd2f 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003a88:	015b      	lsls	r3, r3, #5
 8003a8a:	69fa      	ldr	r2, [r7, #28]
 8003a8c:	4413      	add	r3, r2
 8003a8e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f003 0307 	and.w	r3, r3, #7
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d021      	beq.n	8003ade <uavcan_primitive_array_Integer32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	f1c3 0308 	rsb	r3, r3, #8
 8003aa8:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003aaa:	7dfb      	ldrb	r3, [r7, #23]
 8003aac:	9302      	str	r3, [sp, #8]
 8003aae:	f04f 0200 	mov.w	r2, #0
 8003ab2:	f04f 0300 	mov.w	r3, #0
 8003ab6:	e9cd 2300 	strd	r2, r3, [sp]
 8003aba:	69fa      	ldr	r2, [r7, #28]
 8003abc:	69b9      	ldr	r1, [r7, #24]
 8003abe:	68b8      	ldr	r0, [r7, #8]
 8003ac0:	f7fe fdf2 	bl	80026a8 <nunavutSetUxx>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003ac8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	da02      	bge.n	8003ad6 <uavcan_primitive_array_Integer32_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003ad0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003ad4:	e008      	b.n	8003ae8 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003ad6:	7dfb      	ldrb	r3, [r7, #23]
 8003ad8:	69fa      	ldr	r2, [r7, #28]
 8003ada:	4413      	add	r3, r2
 8003adc:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	08da      	lsrs	r2, r3, #3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3720      	adds	r7, #32
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <uavcan_primitive_array_Integer32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_deserialize_(
    uavcan_primitive_array_Integer32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b08a      	sub	sp, #40	@ 0x28
 8003af4:	af02      	add	r7, sp, #8
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d009      	beq.n	8003b16 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d006      	beq.n	8003b16 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d106      	bne.n	8003b1c <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003b16:	f06f 0301 	mvn.w	r3, #1
 8003b1a:	e04a      	b.n	8003bb2 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003b22:	4b26      	ldr	r3, [pc, #152]	@ (8003bbc <uavcan_primitive_array_Integer32_1_0_deserialize_+0xcc>)
 8003b24:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	617b      	str	r3, [r7, #20]


    // saturated int32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	3308      	adds	r3, #8
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d309      	bcc.n	8003b54 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	08db      	lsrs	r3, r3, #3
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	4413      	add	r3, r2
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8003b52:	e003      	b.n	8003b5c <uavcan_primitive_array_Integer32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	3308      	adds	r3, #8
 8003b60:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003b68:	2b40      	cmp	r3, #64	@ 0x40
 8003b6a:	d902      	bls.n	8003b72 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003b6c:	f06f 0309 	mvn.w	r3, #9
 8003b70:	e01f      	b.n	8003bb2 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003b7a:	015b      	lsls	r3, r3, #5
 8003b7c:	9300      	str	r3, [sp, #0]
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	69fa      	ldr	r2, [r7, #28]
 8003b82:	68b9      	ldr	r1, [r7, #8]
 8003b84:	f7fe fd69 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003b8e:	015b      	lsls	r3, r3, #5
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	4413      	add	r3, r2
 8003b94:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	3307      	adds	r3, #7
 8003b9a:	f023 0307 	bic.w	r3, r3, #7
 8003b9e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003ba0:	69b9      	ldr	r1, [r7, #24]
 8003ba2:	6978      	ldr	r0, [r7, #20]
 8003ba4:	f7fe fc70 	bl	8002488 <nunavutChooseMin>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	08da      	lsrs	r2, r3, #3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3720      	adds	r7, #32
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	08018a50 	.word	0x08018a50

08003bc0 <uavcan_primitive_array_Integer64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_serialize_(
    const uavcan_primitive_array_Integer64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b08c      	sub	sp, #48	@ 0x30
 8003bc4:	af04      	add	r7, sp, #16
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d005      	beq.n	8003bde <uavcan_primitive_array_Integer64_1_0_serialize_+0x1e>
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d002      	beq.n	8003bde <uavcan_primitive_array_Integer64_1_0_serialize_+0x1e>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d102      	bne.n	8003be4 <uavcan_primitive_array_Integer64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003bde:	f06f 0301 	mvn.w	r3, #1
 8003be2:	e05f      	b.n	8003ca4 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	f640 0207 	movw	r2, #2055	@ 0x807
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d802      	bhi.n	8003bfc <uavcan_primitive_array_Integer64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003bf6:	f06f 0302 	mvn.w	r3, #2
 8003bfa:	e053      	b.n	8003ca4 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]


    {   // saturated int64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003c06:	2b20      	cmp	r3, #32
 8003c08:	d902      	bls.n	8003c10 <uavcan_primitive_array_Integer64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003c0a:	f06f 0309 	mvn.w	r3, #9
 8003c0e:	e049      	b.n	8003ca4 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	08db      	lsrs	r3, r3, #3
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	b2ca      	uxtb	r2, r1
 8003c20:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	3308      	adds	r3, #8
 8003c26:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003c2e:	019a      	lsls	r2, r3, #6
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2100      	movs	r1, #0
 8003c34:	9100      	str	r1, [sp, #0]
 8003c36:	69f9      	ldr	r1, [r7, #28]
 8003c38:	68b8      	ldr	r0, [r7, #8]
 8003c3a:	f7fe fc51 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003c44:	019b      	lsls	r3, r3, #6
 8003c46:	69fa      	ldr	r2, [r7, #28]
 8003c48:	4413      	add	r3, r2
 8003c4a:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	f003 0307 	and.w	r3, r3, #7
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d021      	beq.n	8003c9a <uavcan_primitive_array_Integer64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	f003 0307 	and.w	r3, r3, #7
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	f1c3 0308 	rsb	r3, r3, #8
 8003c64:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003c66:	7dfb      	ldrb	r3, [r7, #23]
 8003c68:	9302      	str	r3, [sp, #8]
 8003c6a:	f04f 0200 	mov.w	r2, #0
 8003c6e:	f04f 0300 	mov.w	r3, #0
 8003c72:	e9cd 2300 	strd	r2, r3, [sp]
 8003c76:	69fa      	ldr	r2, [r7, #28]
 8003c78:	69b9      	ldr	r1, [r7, #24]
 8003c7a:	68b8      	ldr	r0, [r7, #8]
 8003c7c:	f7fe fd14 	bl	80026a8 <nunavutSetUxx>
 8003c80:	4603      	mov	r3, r0
 8003c82:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003c84:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	da02      	bge.n	8003c92 <uavcan_primitive_array_Integer64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003c8c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003c90:	e008      	b.n	8003ca4 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003c92:	7dfb      	ldrb	r3, [r7, #23]
 8003c94:	69fa      	ldr	r2, [r7, #28]
 8003c96:	4413      	add	r3, r2
 8003c98:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	08da      	lsrs	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3720      	adds	r7, #32
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <uavcan_primitive_array_Integer64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_deserialize_(
    uavcan_primitive_array_Integer64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08a      	sub	sp, #40	@ 0x28
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d009      	beq.n	8003cd2 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d006      	beq.n	8003cd2 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d106      	bne.n	8003cd8 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d002      	beq.n	8003cd8 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003cd2:	f06f 0301 	mvn.w	r3, #1
 8003cd6:	e04a      	b.n	8003d6e <uavcan_primitive_array_Integer64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003cde:	4b26      	ldr	r3, [pc, #152]	@ (8003d78 <uavcan_primitive_array_Integer64_1_0_deserialize_+0xcc>)
 8003ce0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	617b      	str	r3, [r7, #20]


    // saturated int64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	3308      	adds	r3, #8
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d309      	bcc.n	8003d10 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	08db      	lsrs	r3, r3, #3
 8003d00:	68ba      	ldr	r2, [r7, #8]
 8003d02:	4413      	add	r3, r2
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	461a      	mov	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8003d0e:	e003      	b.n	8003d18 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	3308      	adds	r3, #8
 8003d1c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	d902      	bls.n	8003d2e <uavcan_primitive_array_Integer64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003d28:	f06f 0309 	mvn.w	r3, #9
 8003d2c:	e01f      	b.n	8003d6e <uavcan_primitive_array_Integer64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003d36:	019b      	lsls	r3, r3, #6
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	69fa      	ldr	r2, [r7, #28]
 8003d3e:	68b9      	ldr	r1, [r7, #8]
 8003d40:	f7fe fc8b 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003d4a:	019b      	lsls	r3, r3, #6
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4413      	add	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	3307      	adds	r3, #7
 8003d56:	f023 0307 	bic.w	r3, r3, #7
 8003d5a:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003d5c:	69b9      	ldr	r1, [r7, #24]
 8003d5e:	6978      	ldr	r0, [r7, #20]
 8003d60:	f7fe fb92 	bl	8002488 <nunavutChooseMin>
 8003d64:	4603      	mov	r3, r0
 8003d66:	08da      	lsrs	r2, r3, #3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3720      	adds	r7, #32
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	08018a50 	.word	0x08018a50

08003d7c <uavcan_primitive_array_Integer8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_serialize_(
    const uavcan_primitive_array_Integer8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b08c      	sub	sp, #48	@ 0x30
 8003d80:	af04      	add	r7, sp, #16
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d005      	beq.n	8003d9a <uavcan_primitive_array_Integer8_1_0_serialize_+0x1e>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <uavcan_primitive_array_Integer8_1_0_serialize_+0x1e>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d102      	bne.n	8003da0 <uavcan_primitive_array_Integer8_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003d9a:	f06f 0301 	mvn.w	r3, #1
 8003d9e:	e060      	b.n	8003e62 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8003dae:	d202      	bcs.n	8003db6 <uavcan_primitive_array_Integer8_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003db0:	f06f 0302 	mvn.w	r3, #2
 8003db4:	e055      	b.n	8003e62 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	61fb      	str	r3, [r7, #28]


    {   // saturated int8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003dc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc4:	d902      	bls.n	8003dcc <uavcan_primitive_array_Integer8_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003dc6:	f06f 0309 	mvn.w	r3, #9
 8003dca:	e04a      	b.n	8003e62 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	08db      	lsrs	r3, r3, #3
 8003dd0:	68ba      	ldr	r2, [r7, #8]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8003dda:	8812      	ldrh	r2, [r2, #0]
 8003ddc:	b292      	uxth	r2, r2
 8003dde:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	3310      	adds	r3, #16
 8003de4:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003dec:	00da      	lsls	r2, r3, #3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2100      	movs	r1, #0
 8003df2:	9100      	str	r1, [sp, #0]
 8003df4:	69f9      	ldr	r1, [r7, #28]
 8003df6:	68b8      	ldr	r0, [r7, #8]
 8003df8:	f7fe fb72 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	69fa      	ldr	r2, [r7, #28]
 8003e06:	4413      	add	r3, r2
 8003e08:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d021      	beq.n	8003e58 <uavcan_primitive_array_Integer8_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	f1c3 0308 	rsb	r3, r3, #8
 8003e22:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003e24:	7dfb      	ldrb	r3, [r7, #23]
 8003e26:	9302      	str	r3, [sp, #8]
 8003e28:	f04f 0200 	mov.w	r2, #0
 8003e2c:	f04f 0300 	mov.w	r3, #0
 8003e30:	e9cd 2300 	strd	r2, r3, [sp]
 8003e34:	69fa      	ldr	r2, [r7, #28]
 8003e36:	69b9      	ldr	r1, [r7, #24]
 8003e38:	68b8      	ldr	r0, [r7, #8]
 8003e3a:	f7fe fc35 	bl	80026a8 <nunavutSetUxx>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003e42:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	da02      	bge.n	8003e50 <uavcan_primitive_array_Integer8_1_0_serialize_+0xd4>
        {
            return _err0_;
 8003e4a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003e4e:	e008      	b.n	8003e62 <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8003e50:	7dfb      	ldrb	r3, [r7, #23]
 8003e52:	69fa      	ldr	r2, [r7, #28]
 8003e54:	4413      	add	r3, r2
 8003e56:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	08da      	lsrs	r2, r3, #3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3720      	adds	r7, #32
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
	...

08003e6c <uavcan_primitive_array_Integer8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_deserialize_(
    uavcan_primitive_array_Integer8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08a      	sub	sp, #40	@ 0x28
 8003e70:	af02      	add	r7, sp, #8
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d009      	beq.n	8003e92 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d006      	beq.n	8003e92 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d106      	bne.n	8003e98 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003e92:	f06f 0301 	mvn.w	r3, #1
 8003e96:	e043      	b.n	8003f20 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003e9e:	4b22      	ldr	r3, [pc, #136]	@ (8003f28 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xbc>)
 8003ea0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	617b      	str	r3, [r7, #20]


    // saturated int8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8003eb2:	2310      	movs	r3, #16
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	69f9      	ldr	r1, [r7, #28]
 8003eb8:	68b8      	ldr	r0, [r7, #8]
 8003eba:	f7fe fc1b 	bl	80026f4 <nunavutGetU16>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	3310      	adds	r3, #16
 8003ecc:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003ed4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ed8:	d902      	bls.n	8003ee0 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003eda:	f06f 0309 	mvn.w	r3, #9
 8003ede:	e01f      	b.n	8003f20 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	69fa      	ldr	r2, [r7, #28]
 8003ef0:	68b9      	ldr	r1, [r7, #8]
 8003ef2:	f7fe fbb2 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	4413      	add	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	3307      	adds	r3, #7
 8003f08:	f023 0307 	bic.w	r3, r3, #7
 8003f0c:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003f0e:	69b9      	ldr	r1, [r7, #24]
 8003f10:	6978      	ldr	r0, [r7, #20]
 8003f12:	f7fe fab9 	bl	8002488 <nunavutChooseMin>
 8003f16:	4603      	mov	r3, r0
 8003f18:	08da      	lsrs	r2, r3, #3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3720      	adds	r7, #32
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	08018a50 	.word	0x08018a50

08003f2c <uavcan_primitive_array_Natural16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_serialize_(
    const uavcan_primitive_array_Natural16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b08c      	sub	sp, #48	@ 0x30
 8003f30:	af04      	add	r7, sp, #16
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d005      	beq.n	8003f4a <uavcan_primitive_array_Natural16_1_0_serialize_+0x1e>
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d002      	beq.n	8003f4a <uavcan_primitive_array_Natural16_1_0_serialize_+0x1e>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d102      	bne.n	8003f50 <uavcan_primitive_array_Natural16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003f4a:	f06f 0301 	mvn.w	r3, #1
 8003f4e:	e05f      	b.n	8004010 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	f640 0207 	movw	r2, #2055	@ 0x807
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d802      	bhi.n	8003f68 <uavcan_primitive_array_Natural16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003f62:	f06f 0302 	mvn.w	r3, #2
 8003f66:	e053      	b.n	8004010 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	61fb      	str	r3, [r7, #28]


    {   // saturated uint16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003f72:	2b80      	cmp	r3, #128	@ 0x80
 8003f74:	d902      	bls.n	8003f7c <uavcan_primitive_array_Natural16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003f76:	f06f 0309 	mvn.w	r3, #9
 8003f7a:	e049      	b.n	8004010 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	08db      	lsrs	r3, r3, #3
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	4413      	add	r3, r2
 8003f8a:	b2ca      	uxtb	r2, r1
 8003f8c:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	3308      	adds	r3, #8
 8003f92:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 16UL, &obj->value.elements[0], 0U);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003f9a:	011a      	lsls	r2, r3, #4
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	9100      	str	r1, [sp, #0]
 8003fa2:	69f9      	ldr	r1, [r7, #28]
 8003fa4:	68b8      	ldr	r0, [r7, #8]
 8003fa6:	f7fe fa9b 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 16UL;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	69fa      	ldr	r2, [r7, #28]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	f003 0307 	and.w	r3, r3, #7
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d021      	beq.n	8004006 <uavcan_primitive_array_Natural16_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	f003 0307 	and.w	r3, r3, #7
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	f1c3 0308 	rsb	r3, r3, #8
 8003fd0:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003fd2:	7dfb      	ldrb	r3, [r7, #23]
 8003fd4:	9302      	str	r3, [sp, #8]
 8003fd6:	f04f 0200 	mov.w	r2, #0
 8003fda:	f04f 0300 	mov.w	r3, #0
 8003fde:	e9cd 2300 	strd	r2, r3, [sp]
 8003fe2:	69fa      	ldr	r2, [r7, #28]
 8003fe4:	69b9      	ldr	r1, [r7, #24]
 8003fe6:	68b8      	ldr	r0, [r7, #8]
 8003fe8:	f7fe fb5e 	bl	80026a8 <nunavutSetUxx>
 8003fec:	4603      	mov	r3, r0
 8003fee:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003ff0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	da02      	bge.n	8003ffe <uavcan_primitive_array_Natural16_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003ff8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003ffc:	e008      	b.n	8004010 <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003ffe:	7dfb      	ldrb	r3, [r7, #23]
 8004000:	69fa      	ldr	r2, [r7, #28]
 8004002:	4413      	add	r3, r2
 8004004:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	08da      	lsrs	r2, r3, #3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3720      	adds	r7, #32
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <uavcan_primitive_array_Natural16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_deserialize_(
    uavcan_primitive_array_Natural16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b08a      	sub	sp, #40	@ 0x28
 800401c:	af02      	add	r7, sp, #8
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d009      	beq.n	800403e <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d006      	beq.n	800403e <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d106      	bne.n	8004044 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800403e:	f06f 0301 	mvn.w	r3, #1
 8004042:	e04a      	b.n	80040da <uavcan_primitive_array_Natural16_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <uavcan_primitive_array_Natural16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800404a:	4b26      	ldr	r3, [pc, #152]	@ (80040e4 <uavcan_primitive_array_Natural16_1_0_deserialize_+0xcc>)
 800404c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]


    // saturated uint16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	3308      	adds	r3, #8
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	429a      	cmp	r2, r3
 8004066:	d309      	bcc.n	800407c <uavcan_primitive_array_Natural16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	08db      	lsrs	r3, r3, #3
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	4413      	add	r3, r2
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800407a:	e003      	b.n	8004084 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	3308      	adds	r3, #8
 8004088:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 128U)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004090:	2b80      	cmp	r3, #128	@ 0x80
 8004092:	d902      	bls.n	800409a <uavcan_primitive_array_Natural16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004094:	f06f 0309 	mvn.w	r3, #9
 8004098:	e01f      	b.n	80040da <uavcan_primitive_array_Natural16_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 16U);
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	68b9      	ldr	r1, [r7, #8]
 80040ac:	f7fe fad5 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 16U;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	4413      	add	r3, r2
 80040bc:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	3307      	adds	r3, #7
 80040c2:	f023 0307 	bic.w	r3, r3, #7
 80040c6:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80040c8:	69b9      	ldr	r1, [r7, #24]
 80040ca:	6978      	ldr	r0, [r7, #20]
 80040cc:	f7fe f9dc 	bl	8002488 <nunavutChooseMin>
 80040d0:	4603      	mov	r3, r0
 80040d2:	08da      	lsrs	r2, r3, #3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3720      	adds	r7, #32
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	08018a50 	.word	0x08018a50

080040e8 <uavcan_primitive_array_Natural32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_serialize_(
    const uavcan_primitive_array_Natural32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b08c      	sub	sp, #48	@ 0x30
 80040ec:	af04      	add	r7, sp, #16
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d005      	beq.n	8004106 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1e>
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d002      	beq.n	8004106 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1e>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d102      	bne.n	800410c <uavcan_primitive_array_Natural32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004106:	f06f 0301 	mvn.w	r3, #1
 800410a:	e05f      	b.n	80041cc <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	f640 0207 	movw	r2, #2055	@ 0x807
 800411a:	4293      	cmp	r3, r2
 800411c:	d802      	bhi.n	8004124 <uavcan_primitive_array_Natural32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800411e:	f06f 0302 	mvn.w	r3, #2
 8004122:	e053      	b.n	80041cc <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	61fb      	str	r3, [r7, #28]


    {   // saturated uint32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800412e:	2b40      	cmp	r3, #64	@ 0x40
 8004130:	d902      	bls.n	8004138 <uavcan_primitive_array_Natural32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004132:	f06f 0309 	mvn.w	r3, #9
 8004136:	e049      	b.n	80041cc <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	08db      	lsrs	r3, r3, #3
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	4413      	add	r3, r2
 8004146:	b2ca      	uxtb	r2, r1
 8004148:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	3308      	adds	r3, #8
 800414e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004156:	015a      	lsls	r2, r3, #5
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2100      	movs	r1, #0
 800415c:	9100      	str	r1, [sp, #0]
 800415e:	69f9      	ldr	r1, [r7, #28]
 8004160:	68b8      	ldr	r0, [r7, #8]
 8004162:	f7fe f9bd 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800416c:	015b      	lsls	r3, r3, #5
 800416e:	69fa      	ldr	r2, [r7, #28]
 8004170:	4413      	add	r3, r2
 8004172:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	f003 0307 	and.w	r3, r3, #7
 800417a:	2b00      	cmp	r3, #0
 800417c:	d021      	beq.n	80041c2 <uavcan_primitive_array_Natural32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	f003 0307 	and.w	r3, r3, #7
 8004186:	b2db      	uxtb	r3, r3
 8004188:	f1c3 0308 	rsb	r3, r3, #8
 800418c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800418e:	7dfb      	ldrb	r3, [r7, #23]
 8004190:	9302      	str	r3, [sp, #8]
 8004192:	f04f 0200 	mov.w	r2, #0
 8004196:	f04f 0300 	mov.w	r3, #0
 800419a:	e9cd 2300 	strd	r2, r3, [sp]
 800419e:	69fa      	ldr	r2, [r7, #28]
 80041a0:	69b9      	ldr	r1, [r7, #24]
 80041a2:	68b8      	ldr	r0, [r7, #8]
 80041a4:	f7fe fa80 	bl	80026a8 <nunavutSetUxx>
 80041a8:	4603      	mov	r3, r0
 80041aa:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80041ac:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	da02      	bge.n	80041ba <uavcan_primitive_array_Natural32_1_0_serialize_+0xd2>
        {
            return _err0_;
 80041b4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80041b8:	e008      	b.n	80041cc <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 80041ba:	7dfb      	ldrb	r3, [r7, #23]
 80041bc:	69fa      	ldr	r2, [r7, #28]
 80041be:	4413      	add	r3, r2
 80041c0:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	08da      	lsrs	r2, r3, #3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3720      	adds	r7, #32
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <uavcan_primitive_array_Natural32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_deserialize_(
    uavcan_primitive_array_Natural32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b08a      	sub	sp, #40	@ 0x28
 80041d8:	af02      	add	r7, sp, #8
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d009      	beq.n	80041fa <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d006      	beq.n	80041fa <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d106      	bne.n	8004200 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d002      	beq.n	8004200 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80041fa:	f06f 0301 	mvn.w	r3, #1
 80041fe:	e04a      	b.n	8004296 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <uavcan_primitive_array_Natural32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004206:	4b26      	ldr	r3, [pc, #152]	@ (80042a0 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xcc>)
 8004208:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004216:	2300      	movs	r3, #0
 8004218:	617b      	str	r3, [r7, #20]


    // saturated uint32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	3308      	adds	r3, #8
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	429a      	cmp	r2, r3
 8004222:	d309      	bcc.n	8004238 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	08db      	lsrs	r3, r3, #3
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	4413      	add	r3, r2
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	461a      	mov	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8004236:	e003      	b.n	8004240 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	3308      	adds	r3, #8
 8004244:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800424c:	2b40      	cmp	r3, #64	@ 0x40
 800424e:	d902      	bls.n	8004256 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004250:	f06f 0309 	mvn.w	r3, #9
 8004254:	e01f      	b.n	8004296 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 8004256:	68f8      	ldr	r0, [r7, #12]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800425e:	015b      	lsls	r3, r3, #5
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	69fa      	ldr	r2, [r7, #28]
 8004266:	68b9      	ldr	r1, [r7, #8]
 8004268:	f7fe f9f7 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004272:	015b      	lsls	r3, r3, #5
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	4413      	add	r3, r2
 8004278:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	3307      	adds	r3, #7
 800427e:	f023 0307 	bic.w	r3, r3, #7
 8004282:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004284:	69b9      	ldr	r1, [r7, #24]
 8004286:	6978      	ldr	r0, [r7, #20]
 8004288:	f7fe f8fe 	bl	8002488 <nunavutChooseMin>
 800428c:	4603      	mov	r3, r0
 800428e:	08da      	lsrs	r2, r3, #3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3720      	adds	r7, #32
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	08018a50 	.word	0x08018a50

080042a4 <uavcan_primitive_array_Natural64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_serialize_(
    const uavcan_primitive_array_Natural64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08c      	sub	sp, #48	@ 0x30
 80042a8:	af04      	add	r7, sp, #16
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d005      	beq.n	80042c2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x1e>
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d002      	beq.n	80042c2 <uavcan_primitive_array_Natural64_1_0_serialize_+0x1e>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d102      	bne.n	80042c8 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80042c2:	f06f 0301 	mvn.w	r3, #1
 80042c6:	e05f      	b.n	8004388 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	00db      	lsls	r3, r3, #3
 80042d2:	f640 0207 	movw	r2, #2055	@ 0x807
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d802      	bhi.n	80042e0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80042da:	f06f 0302 	mvn.w	r3, #2
 80042de:	e053      	b.n	8004388 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80042e0:	2300      	movs	r3, #0
 80042e2:	61fb      	str	r3, [r7, #28]


    {   // saturated uint64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80042ea:	2b20      	cmp	r3, #32
 80042ec:	d902      	bls.n	80042f4 <uavcan_primitive_array_Natural64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80042ee:	f06f 0309 	mvn.w	r3, #9
 80042f2:	e049      	b.n	8004388 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	08db      	lsrs	r3, r3, #3
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	4413      	add	r3, r2
 8004302:	b2ca      	uxtb	r2, r1
 8004304:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	3308      	adds	r3, #8
 800430a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004312:	019a      	lsls	r2, r3, #6
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2100      	movs	r1, #0
 8004318:	9100      	str	r1, [sp, #0]
 800431a:	69f9      	ldr	r1, [r7, #28]
 800431c:	68b8      	ldr	r0, [r7, #8]
 800431e:	f7fe f8df 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004328:	019b      	lsls	r3, r3, #6
 800432a:	69fa      	ldr	r2, [r7, #28]
 800432c:	4413      	add	r3, r2
 800432e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	2b00      	cmp	r3, #0
 8004338:	d021      	beq.n	800437e <uavcan_primitive_array_Natural64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	b2db      	uxtb	r3, r3
 800433e:	f003 0307 	and.w	r3, r3, #7
 8004342:	b2db      	uxtb	r3, r3
 8004344:	f1c3 0308 	rsb	r3, r3, #8
 8004348:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800434a:	7dfb      	ldrb	r3, [r7, #23]
 800434c:	9302      	str	r3, [sp, #8]
 800434e:	f04f 0200 	mov.w	r2, #0
 8004352:	f04f 0300 	mov.w	r3, #0
 8004356:	e9cd 2300 	strd	r2, r3, [sp]
 800435a:	69fa      	ldr	r2, [r7, #28]
 800435c:	69b9      	ldr	r1, [r7, #24]
 800435e:	68b8      	ldr	r0, [r7, #8]
 8004360:	f7fe f9a2 	bl	80026a8 <nunavutSetUxx>
 8004364:	4603      	mov	r3, r0
 8004366:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004368:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800436c:	2b00      	cmp	r3, #0
 800436e:	da02      	bge.n	8004376 <uavcan_primitive_array_Natural64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004370:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004374:	e008      	b.n	8004388 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8004376:	7dfb      	ldrb	r3, [r7, #23]
 8004378:	69fa      	ldr	r2, [r7, #28]
 800437a:	4413      	add	r3, r2
 800437c:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	08da      	lsrs	r2, r3, #3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3720      	adds	r7, #32
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <uavcan_primitive_array_Natural64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_deserialize_(
    uavcan_primitive_array_Natural64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b08a      	sub	sp, #40	@ 0x28
 8004394:	af02      	add	r7, sp, #8
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d009      	beq.n	80043b6 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d006      	beq.n	80043b6 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d106      	bne.n	80043bc <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d002      	beq.n	80043bc <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80043b6:	f06f 0301 	mvn.w	r3, #1
 80043ba:	e04a      	b.n	8004452 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80043c2:	4b26      	ldr	r3, [pc, #152]	@ (800445c <uavcan_primitive_array_Natural64_1_0_deserialize_+0xcc>)
 80043c4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80043d2:	2300      	movs	r3, #0
 80043d4:	617b      	str	r3, [r7, #20]


    // saturated uint64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	3308      	adds	r3, #8
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d309      	bcc.n	80043f4 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	08db      	lsrs	r3, r3, #3
 80043e4:	68ba      	ldr	r2, [r7, #8]
 80043e6:	4413      	add	r3, r2
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80043f2:	e003      	b.n	80043fc <uavcan_primitive_array_Natural64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	3308      	adds	r3, #8
 8004400:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004408:	2b20      	cmp	r3, #32
 800440a:	d902      	bls.n	8004412 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800440c:	f06f 0309 	mvn.w	r3, #9
 8004410:	e01f      	b.n	8004452 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800441a:	019b      	lsls	r3, r3, #6
 800441c:	9300      	str	r3, [sp, #0]
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	69fa      	ldr	r2, [r7, #28]
 8004422:	68b9      	ldr	r1, [r7, #8]
 8004424:	f7fe f919 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800442e:	019b      	lsls	r3, r3, #6
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	4413      	add	r3, r2
 8004434:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	3307      	adds	r3, #7
 800443a:	f023 0307 	bic.w	r3, r3, #7
 800443e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004440:	69b9      	ldr	r1, [r7, #24]
 8004442:	6978      	ldr	r0, [r7, #20]
 8004444:	f7fe f820 	bl	8002488 <nunavutChooseMin>
 8004448:	4603      	mov	r3, r0
 800444a:	08da      	lsrs	r2, r3, #3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3720      	adds	r7, #32
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	08018a50 	.word	0x08018a50

08004460 <uavcan_primitive_array_Natural8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_serialize_(
    const uavcan_primitive_array_Natural8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b08c      	sub	sp, #48	@ 0x30
 8004464:	af04      	add	r7, sp, #16
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d005      	beq.n	800447e <uavcan_primitive_array_Natural8_1_0_serialize_+0x1e>
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <uavcan_primitive_array_Natural8_1_0_serialize_+0x1e>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d102      	bne.n	8004484 <uavcan_primitive_array_Natural8_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800447e:	f06f 0301 	mvn.w	r3, #1
 8004482:	e060      	b.n	8004546 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8004492:	d202      	bcs.n	800449a <uavcan_primitive_array_Natural8_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004494:	f06f 0302 	mvn.w	r3, #2
 8004498:	e055      	b.n	8004546 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800449a:	2300      	movs	r3, #0
 800449c:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044a8:	d902      	bls.n	80044b0 <uavcan_primitive_array_Natural8_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80044aa:	f06f 0309 	mvn.w	r3, #9
 80044ae:	e04a      	b.n	8004546 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	08db      	lsrs	r3, r3, #3
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	4413      	add	r3, r2
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80044be:	8812      	ldrh	r2, [r2, #0]
 80044c0:	b292      	uxth	r2, r2
 80044c2:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	3310      	adds	r3, #16
 80044c8:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044d0:	00da      	lsls	r2, r3, #3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2100      	movs	r1, #0
 80044d6:	9100      	str	r1, [sp, #0]
 80044d8:	69f9      	ldr	r1, [r7, #28]
 80044da:	68b8      	ldr	r0, [r7, #8]
 80044dc:	f7fe f800 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	69fa      	ldr	r2, [r7, #28]
 80044ea:	4413      	add	r3, r2
 80044ec:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d021      	beq.n	800453c <uavcan_primitive_array_Natural8_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	b2db      	uxtb	r3, r3
 8004502:	f1c3 0308 	rsb	r3, r3, #8
 8004506:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004508:	7dfb      	ldrb	r3, [r7, #23]
 800450a:	9302      	str	r3, [sp, #8]
 800450c:	f04f 0200 	mov.w	r2, #0
 8004510:	f04f 0300 	mov.w	r3, #0
 8004514:	e9cd 2300 	strd	r2, r3, [sp]
 8004518:	69fa      	ldr	r2, [r7, #28]
 800451a:	69b9      	ldr	r1, [r7, #24]
 800451c:	68b8      	ldr	r0, [r7, #8]
 800451e:	f7fe f8c3 	bl	80026a8 <nunavutSetUxx>
 8004522:	4603      	mov	r3, r0
 8004524:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004526:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800452a:	2b00      	cmp	r3, #0
 800452c:	da02      	bge.n	8004534 <uavcan_primitive_array_Natural8_1_0_serialize_+0xd4>
        {
            return _err0_;
 800452e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004532:	e008      	b.n	8004546 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004534:	7dfb      	ldrb	r3, [r7, #23]
 8004536:	69fa      	ldr	r2, [r7, #28]
 8004538:	4413      	add	r3, r2
 800453a:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	08da      	lsrs	r2, r3, #3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3720      	adds	r7, #32
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
	...

08004550 <uavcan_primitive_array_Natural8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_deserialize_(
    uavcan_primitive_array_Natural8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b08a      	sub	sp, #40	@ 0x28
 8004554:	af02      	add	r7, sp, #8
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d009      	beq.n	8004576 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d006      	beq.n	8004576 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d106      	bne.n	800457c <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004576:	f06f 0301 	mvn.w	r3, #1
 800457a:	e043      	b.n	8004604 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d101      	bne.n	8004586 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004582:	4b22      	ldr	r3, [pc, #136]	@ (800460c <uavcan_primitive_array_Natural8_1_0_deserialize_+0xbc>)
 8004584:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004596:	2310      	movs	r3, #16
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	69f9      	ldr	r1, [r7, #28]
 800459c:	68b8      	ldr	r0, [r7, #8]
 800459e:	f7fe f8a9 	bl	80026f4 <nunavutGetU16>
 80045a2:	4603      	mov	r3, r0
 80045a4:	461a      	mov	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	3310      	adds	r3, #16
 80045b0:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80045b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045bc:	d902      	bls.n	80045c4 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80045be:	f06f 0309 	mvn.w	r3, #9
 80045c2:	e01f      	b.n	8004604 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 80045c4:	68f8      	ldr	r0, [r7, #12]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	69fa      	ldr	r2, [r7, #28]
 80045d4:	68b9      	ldr	r1, [r7, #8]
 80045d6:	f7fe f840 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	4413      	add	r3, r2
 80045e6:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	3307      	adds	r3, #7
 80045ec:	f023 0307 	bic.w	r3, r3, #7
 80045f0:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80045f2:	69b9      	ldr	r1, [r7, #24]
 80045f4:	6978      	ldr	r0, [r7, #20]
 80045f6:	f7fd ff47 	bl	8002488 <nunavutChooseMin>
 80045fa:	4603      	mov	r3, r0
 80045fc:	08da      	lsrs	r2, r3, #3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3720      	adds	r7, #32
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	08018a50 	.word	0x08018a50

08004610 <uavcan_primitive_array_Real16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_serialize_(
    const uavcan_primitive_array_Real16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b08e      	sub	sp, #56	@ 0x38
 8004614:	af04      	add	r7, sp, #16
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <uavcan_primitive_array_Real16_1_0_serialize_+0x1e>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d002      	beq.n	800462e <uavcan_primitive_array_Real16_1_0_serialize_+0x1e>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d102      	bne.n	8004634 <uavcan_primitive_array_Real16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800462e:	f06f 0301 	mvn.w	r3, #1
 8004632:	e08b      	b.n	800474c <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	f640 0207 	movw	r2, #2055	@ 0x807
 8004642:	4293      	cmp	r3, r2
 8004644:	d802      	bhi.n	800464c <uavcan_primitive_array_Real16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004646:	f06f 0302 	mvn.w	r3, #2
 800464a:	e07f      	b.n	800474c <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800464c:	2300      	movs	r3, #0
 800464e:	627b      	str	r3, [r7, #36]	@ 0x24


    {   // saturated float16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004656:	2b80      	cmp	r3, #128	@ 0x80
 8004658:	d902      	bls.n	8004660 <uavcan_primitive_array_Real16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800465a:	f06f 0309 	mvn.w	r3, #9
 800465e:	e075      	b.n	800474c <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f8d3 1200 	ldr.w	r1, [r3, #512]	@ 0x200
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	08db      	lsrs	r3, r3, #3
 800466a:	68ba      	ldr	r2, [r7, #8]
 800466c:	4413      	add	r3, r2
 800466e:	b2ca      	uxtb	r2, r1
 8004670:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	3308      	adds	r3, #8
 8004676:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004678:	2300      	movs	r3, #0
 800467a:	623b      	str	r3, [r7, #32]
 800467c:	e034      	b.n	80046e8 <uavcan_primitive_array_Real16_1_0_serialize_+0xd8>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
            float _sat0_ = obj->value.elements[_index0_];
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	4413      	add	r3, r2
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	61fb      	str	r3, [r7, #28]
            if (isfinite(_sat0_))
 800468a:	ed97 0a07 	vldr	s0, [r7, #28]
 800468e:	f7fd fed7 	bl	8002440 <_ZSt8isfinitef>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d015      	beq.n	80046c4 <uavcan_primitive_array_Real16_1_0_serialize_+0xb4>
            {
                if (_sat0_ < ((float) -65504.0))
 8004698:	edd7 7a07 	vldr	s15, [r7, #28]
 800469c:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8004754 <uavcan_primitive_array_Real16_1_0_serialize_+0x144>
 80046a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046a8:	d501      	bpl.n	80046ae <uavcan_primitive_array_Real16_1_0_serialize_+0x9e>
                {
                    _sat0_ = ((float) -65504.0);
 80046aa:	4b2b      	ldr	r3, [pc, #172]	@ (8004758 <uavcan_primitive_array_Real16_1_0_serialize_+0x148>)
 80046ac:	61fb      	str	r3, [r7, #28]
                }
                if (_sat0_ > ((float) 65504.0))
 80046ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80046b2:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800475c <uavcan_primitive_array_Real16_1_0_serialize_+0x14c>
 80046b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046be:	dd01      	ble.n	80046c4 <uavcan_primitive_array_Real16_1_0_serialize_+0xb4>
                {
                    _sat0_ = ((float) 65504.0);
 80046c0:	4b27      	ldr	r3, [pc, #156]	@ (8004760 <uavcan_primitive_array_Real16_1_0_serialize_+0x150>)
 80046c2:	61fb      	str	r3, [r7, #28]
                }
            }
            const uint16_t _half0_ = nunavutFloat16Pack(_sat0_);
 80046c4:	ed97 0a07 	vldr	s0, [r7, #28]
 80046c8:	f7fe f85a 	bl	8002780 <nunavutFloat16Pack>
 80046cc:	4603      	mov	r3, r0
 80046ce:	82bb      	strh	r3, [r7, #20]
            (void) memmove(&buffer[offset_bits / 8U], &_half0_, 2U);
 80046d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d2:	08db      	lsrs	r3, r3, #3
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	4413      	add	r3, r2
 80046d8:	8aba      	ldrh	r2, [r7, #20]
 80046da:	801a      	strh	r2, [r3, #0]
            offset_bits += 16U;
 80046dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046de:	3310      	adds	r3, #16
 80046e0:	627b      	str	r3, [r7, #36]	@ 0x24
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 80046e2:	6a3b      	ldr	r3, [r7, #32]
 80046e4:	3301      	adds	r3, #1
 80046e6:	623b      	str	r3, [r7, #32]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80046ee:	6a3a      	ldr	r2, [r7, #32]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d3c4      	bcc.n	800467e <uavcan_primitive_array_Real16_1_0_serialize_+0x6e>
        }
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80046f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f6:	f003 0307 	and.w	r3, r3, #7
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d021      	beq.n	8004742 <uavcan_primitive_array_Real16_1_0_serialize_+0x132>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80046fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004700:	b2db      	uxtb	r3, r3
 8004702:	f003 0307 	and.w	r3, r3, #7
 8004706:	b2db      	uxtb	r3, r3
 8004708:	f1c3 0308 	rsb	r3, r3, #8
 800470c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800470e:	7dfb      	ldrb	r3, [r7, #23]
 8004710:	9302      	str	r3, [sp, #8]
 8004712:	f04f 0200 	mov.w	r2, #0
 8004716:	f04f 0300 	mov.w	r3, #0
 800471a:	e9cd 2300 	strd	r2, r3, [sp]
 800471e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004720:	69b9      	ldr	r1, [r7, #24]
 8004722:	68b8      	ldr	r0, [r7, #8]
 8004724:	f7fd ffc0 	bl	80026a8 <nunavutSetUxx>
 8004728:	4603      	mov	r3, r0
 800472a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800472c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004730:	2b00      	cmp	r3, #0
 8004732:	da02      	bge.n	800473a <uavcan_primitive_array_Real16_1_0_serialize_+0x12a>
        {
            return _err0_;
 8004734:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004738:	e008      	b.n	800474c <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
        }
        offset_bits += _pad0_;
 800473a:	7dfb      	ldrb	r3, [r7, #23]
 800473c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800473e:	4413      	add	r3, r2
 8004740:	627b      	str	r3, [r7, #36]	@ 0x24

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004744:	08da      	lsrs	r2, r3, #3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3728      	adds	r7, #40	@ 0x28
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}
 8004754:	c77fe000 	.word	0xc77fe000
 8004758:	c77fe000 	.word	0xc77fe000
 800475c:	477fe000 	.word	0x477fe000
 8004760:	477fe000 	.word	0x477fe000

08004764 <uavcan_primitive_array_Real16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_deserialize_(
    uavcan_primitive_array_Real16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b088      	sub	sp, #32
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d009      	beq.n	800478a <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d006      	beq.n	800478a <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d106      	bne.n	8004790 <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d002      	beq.n	8004790 <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800478a:	f06f 0301 	mvn.w	r3, #1
 800478e:	e054      	b.n	800483a <uavcan_primitive_array_Real16_1_0_deserialize_+0xd6>
    }
    if (buffer == NULL)
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <uavcan_primitive_array_Real16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004796:	4b2b      	ldr	r3, [pc, #172]	@ (8004844 <uavcan_primitive_array_Real16_1_0_deserialize_+0xe0>)
 8004798:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61fb      	str	r3, [r7, #28]


    // saturated float16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	3308      	adds	r3, #8
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d309      	bcc.n	80047c8 <uavcan_primitive_array_Real16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	08db      	lsrs	r3, r3, #3
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	4413      	add	r3, r2
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	461a      	mov	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
 80047c6:	e003      	b.n	80047d0 <uavcan_primitive_array_Real16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    }
    offset_bits += 8U;
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	3308      	adds	r3, #8
 80047d4:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 128U)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80047dc:	2b80      	cmp	r3, #128	@ 0x80
 80047de:	d902      	bls.n	80047e6 <uavcan_primitive_array_Real16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80047e0:	f06f 0309 	mvn.w	r3, #9
 80047e4:	e029      	b.n	800483a <uavcan_primitive_array_Real16_1_0_deserialize_+0xd6>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80047e6:	2300      	movs	r3, #0
 80047e8:	61bb      	str	r3, [r7, #24]
 80047ea:	e012      	b.n	8004812 <uavcan_primitive_array_Real16_1_0_deserialize_+0xae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        out_obj->value.elements[_index1_] = nunavutGetF16(&buffer[0], capacity_bytes, offset_bits);
 80047ec:	69fa      	ldr	r2, [r7, #28]
 80047ee:	6979      	ldr	r1, [r7, #20]
 80047f0:	68b8      	ldr	r0, [r7, #8]
 80047f2:	f7fe f85b 	bl	80028ac <nunavutGetF16>
 80047f6:	eef0 7a40 	vmov.f32	s15, s0
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	edc3 7a00 	vstr	s15, [r3]
        offset_bits += 16U;
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	3310      	adds	r3, #16
 800480a:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	3301      	adds	r3, #1
 8004810:	61bb      	str	r3, [r7, #24]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	429a      	cmp	r2, r3
 800481c:	d3e6      	bcc.n	80047ec <uavcan_primitive_array_Real16_1_0_deserialize_+0x88>
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	3307      	adds	r3, #7
 8004822:	f023 0307 	bic.w	r3, r3, #7
 8004826:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004828:	6939      	ldr	r1, [r7, #16]
 800482a:	69f8      	ldr	r0, [r7, #28]
 800482c:	f7fd fe2c 	bl	8002488 <nunavutChooseMin>
 8004830:	4603      	mov	r3, r0
 8004832:	08da      	lsrs	r2, r3, #3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	3720      	adds	r7, #32
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	08018a50 	.word	0x08018a50

08004848 <uavcan_primitive_array_Real32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_serialize_(
    const uavcan_primitive_array_Real32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b08c      	sub	sp, #48	@ 0x30
 800484c:	af04      	add	r7, sp, #16
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d005      	beq.n	8004866 <uavcan_primitive_array_Real32_1_0_serialize_+0x1e>
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <uavcan_primitive_array_Real32_1_0_serialize_+0x1e>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d102      	bne.n	800486c <uavcan_primitive_array_Real32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004866:	f06f 0301 	mvn.w	r3, #1
 800486a:	e05f      	b.n	800492c <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	00db      	lsls	r3, r3, #3
 8004876:	f640 0207 	movw	r2, #2055	@ 0x807
 800487a:	4293      	cmp	r3, r2
 800487c:	d802      	bhi.n	8004884 <uavcan_primitive_array_Real32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800487e:	f06f 0302 	mvn.w	r3, #2
 8004882:	e053      	b.n	800492c <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]


    {   // saturated float32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800488e:	2b40      	cmp	r3, #64	@ 0x40
 8004890:	d902      	bls.n	8004898 <uavcan_primitive_array_Real32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004892:	f06f 0309 	mvn.w	r3, #9
 8004896:	e049      	b.n	800492c <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	08db      	lsrs	r3, r3, #3
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	4413      	add	r3, r2
 80048a6:	b2ca      	uxtb	r2, r1
 80048a8:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	3308      	adds	r3, #8
 80048ae:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80048b6:	015a      	lsls	r2, r3, #5
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2100      	movs	r1, #0
 80048bc:	9100      	str	r1, [sp, #0]
 80048be:	69f9      	ldr	r1, [r7, #28]
 80048c0:	68b8      	ldr	r0, [r7, #8]
 80048c2:	f7fd fe0d 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80048cc:	015b      	lsls	r3, r3, #5
 80048ce:	69fa      	ldr	r2, [r7, #28]
 80048d0:	4413      	add	r3, r2
 80048d2:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	f003 0307 	and.w	r3, r3, #7
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d021      	beq.n	8004922 <uavcan_primitive_array_Real32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	f1c3 0308 	rsb	r3, r3, #8
 80048ec:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80048ee:	7dfb      	ldrb	r3, [r7, #23]
 80048f0:	9302      	str	r3, [sp, #8]
 80048f2:	f04f 0200 	mov.w	r2, #0
 80048f6:	f04f 0300 	mov.w	r3, #0
 80048fa:	e9cd 2300 	strd	r2, r3, [sp]
 80048fe:	69fa      	ldr	r2, [r7, #28]
 8004900:	69b9      	ldr	r1, [r7, #24]
 8004902:	68b8      	ldr	r0, [r7, #8]
 8004904:	f7fd fed0 	bl	80026a8 <nunavutSetUxx>
 8004908:	4603      	mov	r3, r0
 800490a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800490c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004910:	2b00      	cmp	r3, #0
 8004912:	da02      	bge.n	800491a <uavcan_primitive_array_Real32_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004914:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004918:	e008      	b.n	800492c <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 800491a:	7dfb      	ldrb	r3, [r7, #23]
 800491c:	69fa      	ldr	r2, [r7, #28]
 800491e:	4413      	add	r3, r2
 8004920:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	08da      	lsrs	r2, r3, #3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	3720      	adds	r7, #32
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <uavcan_primitive_array_Real32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_deserialize_(
    uavcan_primitive_array_Real32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b08a      	sub	sp, #40	@ 0x28
 8004938:	af02      	add	r7, sp, #8
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d009      	beq.n	800495a <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d006      	beq.n	800495a <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d002      	beq.n	8004960 <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800495a:	f06f 0301 	mvn.w	r3, #1
 800495e:	e04a      	b.n	80049f6 <uavcan_primitive_array_Real32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <uavcan_primitive_array_Real32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004966:	4b26      	ldr	r3, [pc, #152]	@ (8004a00 <uavcan_primitive_array_Real32_1_0_deserialize_+0xcc>)
 8004968:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004976:	2300      	movs	r3, #0
 8004978:	617b      	str	r3, [r7, #20]


    // saturated float32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	3308      	adds	r3, #8
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	429a      	cmp	r2, r3
 8004982:	d309      	bcc.n	8004998 <uavcan_primitive_array_Real32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	08db      	lsrs	r3, r3, #3
 8004988:	68ba      	ldr	r2, [r7, #8]
 800498a:	4413      	add	r3, r2
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	461a      	mov	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8004996:	e003      	b.n	80049a0 <uavcan_primitive_array_Real32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	3308      	adds	r3, #8
 80049a4:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80049ac:	2b40      	cmp	r3, #64	@ 0x40
 80049ae:	d902      	bls.n	80049b6 <uavcan_primitive_array_Real32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80049b0:	f06f 0309 	mvn.w	r3, #9
 80049b4:	e01f      	b.n	80049f6 <uavcan_primitive_array_Real32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80049be:	015b      	lsls	r3, r3, #5
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	69fa      	ldr	r2, [r7, #28]
 80049c6:	68b9      	ldr	r1, [r7, #8]
 80049c8:	f7fd fe47 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80049d2:	015b      	lsls	r3, r3, #5
 80049d4:	697a      	ldr	r2, [r7, #20]
 80049d6:	4413      	add	r3, r2
 80049d8:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	3307      	adds	r3, #7
 80049de:	f023 0307 	bic.w	r3, r3, #7
 80049e2:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80049e4:	69b9      	ldr	r1, [r7, #24]
 80049e6:	6978      	ldr	r0, [r7, #20]
 80049e8:	f7fd fd4e 	bl	8002488 <nunavutChooseMin>
 80049ec:	4603      	mov	r3, r0
 80049ee:	08da      	lsrs	r2, r3, #3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3720      	adds	r7, #32
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	08018a50 	.word	0x08018a50

08004a04 <uavcan_primitive_array_Real64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_serialize_(
    const uavcan_primitive_array_Real64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b08c      	sub	sp, #48	@ 0x30
 8004a08:	af04      	add	r7, sp, #16
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d005      	beq.n	8004a22 <uavcan_primitive_array_Real64_1_0_serialize_+0x1e>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d002      	beq.n	8004a22 <uavcan_primitive_array_Real64_1_0_serialize_+0x1e>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d102      	bne.n	8004a28 <uavcan_primitive_array_Real64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004a22:	f06f 0301 	mvn.w	r3, #1
 8004a26:	e05f      	b.n	8004ae8 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	f640 0207 	movw	r2, #2055	@ 0x807
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d802      	bhi.n	8004a40 <uavcan_primitive_array_Real64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004a3a:	f06f 0302 	mvn.w	r3, #2
 8004a3e:	e053      	b.n	8004ae8 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	61fb      	str	r3, [r7, #28]


    {   // saturated float64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004a4a:	2b20      	cmp	r3, #32
 8004a4c:	d902      	bls.n	8004a54 <uavcan_primitive_array_Real64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004a4e:	f06f 0309 	mvn.w	r3, #9
 8004a52:	e049      	b.n	8004ae8 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	08db      	lsrs	r3, r3, #3
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	4413      	add	r3, r2
 8004a62:	b2ca      	uxtb	r2, r1
 8004a64:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	3308      	adds	r3, #8
 8004a6a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004a72:	019a      	lsls	r2, r3, #6
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2100      	movs	r1, #0
 8004a78:	9100      	str	r1, [sp, #0]
 8004a7a:	69f9      	ldr	r1, [r7, #28]
 8004a7c:	68b8      	ldr	r0, [r7, #8]
 8004a7e:	f7fd fd2f 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004a88:	019b      	lsls	r3, r3, #6
 8004a8a:	69fa      	ldr	r2, [r7, #28]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	f003 0307 	and.w	r3, r3, #7
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d021      	beq.n	8004ade <uavcan_primitive_array_Real64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	f003 0307 	and.w	r3, r3, #7
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	f1c3 0308 	rsb	r3, r3, #8
 8004aa8:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004aaa:	7dfb      	ldrb	r3, [r7, #23]
 8004aac:	9302      	str	r3, [sp, #8]
 8004aae:	f04f 0200 	mov.w	r2, #0
 8004ab2:	f04f 0300 	mov.w	r3, #0
 8004ab6:	e9cd 2300 	strd	r2, r3, [sp]
 8004aba:	69fa      	ldr	r2, [r7, #28]
 8004abc:	69b9      	ldr	r1, [r7, #24]
 8004abe:	68b8      	ldr	r0, [r7, #8]
 8004ac0:	f7fd fdf2 	bl	80026a8 <nunavutSetUxx>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004ac8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	da02      	bge.n	8004ad6 <uavcan_primitive_array_Real64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8004ad0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004ad4:	e008      	b.n	8004ae8 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8004ad6:	7dfb      	ldrb	r3, [r7, #23]
 8004ad8:	69fa      	ldr	r2, [r7, #28]
 8004ada:	4413      	add	r3, r2
 8004adc:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	08da      	lsrs	r2, r3, #3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3720      	adds	r7, #32
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <uavcan_primitive_array_Real64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_deserialize_(
    uavcan_primitive_array_Real64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b08a      	sub	sp, #40	@ 0x28
 8004af4:	af02      	add	r7, sp, #8
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d009      	beq.n	8004b16 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d006      	beq.n	8004b16 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d106      	bne.n	8004b1c <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004b16:	f06f 0301 	mvn.w	r3, #1
 8004b1a:	e04a      	b.n	8004bb2 <uavcan_primitive_array_Real64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <uavcan_primitive_array_Real64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004b22:	4b26      	ldr	r3, [pc, #152]	@ (8004bbc <uavcan_primitive_array_Real64_1_0_deserialize_+0xcc>)
 8004b24:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	617b      	str	r3, [r7, #20]


    // saturated float64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	3308      	adds	r3, #8
 8004b3a:	69ba      	ldr	r2, [r7, #24]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d309      	bcc.n	8004b54 <uavcan_primitive_array_Real64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	08db      	lsrs	r3, r3, #3
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	4413      	add	r3, r2
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8004b52:	e003      	b.n	8004b5c <uavcan_primitive_array_Real64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    }
    offset_bits += 8U;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	3308      	adds	r3, #8
 8004b60:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004b68:	2b20      	cmp	r3, #32
 8004b6a:	d902      	bls.n	8004b72 <uavcan_primitive_array_Real64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004b6c:	f06f 0309 	mvn.w	r3, #9
 8004b70:	e01f      	b.n	8004bb2 <uavcan_primitive_array_Real64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004b7a:	019b      	lsls	r3, r3, #6
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	69fa      	ldr	r2, [r7, #28]
 8004b82:	68b9      	ldr	r1, [r7, #8]
 8004b84:	f7fd fd69 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004b8e:	019b      	lsls	r3, r3, #6
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	4413      	add	r3, r2
 8004b94:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	3307      	adds	r3, #7
 8004b9a:	f023 0307 	bic.w	r3, r3, #7
 8004b9e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004ba0:	69b9      	ldr	r1, [r7, #24]
 8004ba2:	6978      	ldr	r0, [r7, #20]
 8004ba4:	f7fd fc70 	bl	8002488 <nunavutChooseMin>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	08da      	lsrs	r2, r3, #3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3720      	adds	r7, #32
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	08018a50 	.word	0x08018a50

08004bc0 <uavcan_primitive_Empty_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_serialize_(
    const uavcan_primitive_Empty_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d005      	beq.n	8004bde <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d002      	beq.n	8004bde <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d102      	bne.n	8004be4 <uavcan_primitive_Empty_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004bde:	f06f 0301 	mvn.w	r3, #1
 8004be2:	e003      	b.n	8004bec <uavcan_primitive_Empty_1_0_serialize_+0x2c>
    }

    *inout_buffer_size_bytes = 0U;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <uavcan_primitive_Empty_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_deserialize_(
    uavcan_primitive_Empty_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d009      	beq.n	8004c1e <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d006      	beq.n	8004c1e <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d106      	bne.n	8004c24 <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d002      	beq.n	8004c24 <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004c1e:	f06f 0301 	mvn.w	r3, #1
 8004c22:	e008      	b.n	8004c36 <uavcan_primitive_Empty_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <uavcan_primitive_Empty_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004c2a:	4b06      	ldr	r3, [pc, #24]	@ (8004c44 <uavcan_primitive_Empty_1_0_deserialize_+0x4c>)
 8004c2c:	60bb      	str	r3, [r7, #8]
    }

    *inout_buffer_size_bytes = 0U;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	08018a50 	.word	0x08018a50

08004c48 <uavcan_primitive_String_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_serialize_(
    const uavcan_primitive_String_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b08c      	sub	sp, #48	@ 0x30
 8004c4c:	af04      	add	r7, sp, #16
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d005      	beq.n	8004c66 <uavcan_primitive_String_1_0_serialize_+0x1e>
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <uavcan_primitive_String_1_0_serialize_+0x1e>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d102      	bne.n	8004c6c <uavcan_primitive_String_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004c66:	f06f 0301 	mvn.w	r3, #1
 8004c6a:	e060      	b.n	8004d2e <uavcan_primitive_String_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	00db      	lsls	r3, r3, #3
 8004c76:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8004c7a:	d202      	bcs.n	8004c82 <uavcan_primitive_String_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004c7c:	f06f 0302 	mvn.w	r3, #2
 8004c80:	e055      	b.n	8004d2e <uavcan_primitive_String_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004c8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c90:	d902      	bls.n	8004c98 <uavcan_primitive_String_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004c92:	f06f 0309 	mvn.w	r3, #9
 8004c96:	e04a      	b.n	8004d2e <uavcan_primitive_String_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	08db      	lsrs	r3, r3, #3
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8004ca6:	8812      	ldrh	r2, [r2, #0]
 8004ca8:	b292      	uxth	r2, r2
 8004caa:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	3310      	adds	r3, #16
 8004cb0:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004cb8:	00da      	lsls	r2, r3, #3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	9100      	str	r1, [sp, #0]
 8004cc0:	69f9      	ldr	r1, [r7, #28]
 8004cc2:	68b8      	ldr	r0, [r7, #8]
 8004cc4:	f7fd fc0c 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004cce:	00db      	lsls	r3, r3, #3
 8004cd0:	69fa      	ldr	r2, [r7, #28]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	f003 0307 	and.w	r3, r3, #7
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d021      	beq.n	8004d24 <uavcan_primitive_String_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	f1c3 0308 	rsb	r3, r3, #8
 8004cee:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004cf0:	7dfb      	ldrb	r3, [r7, #23]
 8004cf2:	9302      	str	r3, [sp, #8]
 8004cf4:	f04f 0200 	mov.w	r2, #0
 8004cf8:	f04f 0300 	mov.w	r3, #0
 8004cfc:	e9cd 2300 	strd	r2, r3, [sp]
 8004d00:	69fa      	ldr	r2, [r7, #28]
 8004d02:	69b9      	ldr	r1, [r7, #24]
 8004d04:	68b8      	ldr	r0, [r7, #8]
 8004d06:	f7fd fccf 	bl	80026a8 <nunavutSetUxx>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004d0e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	da02      	bge.n	8004d1c <uavcan_primitive_String_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004d16:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004d1a:	e008      	b.n	8004d2e <uavcan_primitive_String_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004d1c:	7dfb      	ldrb	r3, [r7, #23]
 8004d1e:	69fa      	ldr	r2, [r7, #28]
 8004d20:	4413      	add	r3, r2
 8004d22:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	08da      	lsrs	r2, r3, #3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3720      	adds	r7, #32
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
	...

08004d38 <uavcan_primitive_String_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_deserialize_(
    uavcan_primitive_String_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b08a      	sub	sp, #40	@ 0x28
 8004d3c:	af02      	add	r7, sp, #8
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d009      	beq.n	8004d5e <uavcan_primitive_String_1_0_deserialize_+0x26>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d006      	beq.n	8004d5e <uavcan_primitive_String_1_0_deserialize_+0x26>
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d106      	bne.n	8004d64 <uavcan_primitive_String_1_0_deserialize_+0x2c>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d002      	beq.n	8004d64 <uavcan_primitive_String_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004d5e:	f06f 0301 	mvn.w	r3, #1
 8004d62:	e043      	b.n	8004dec <uavcan_primitive_String_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <uavcan_primitive_String_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004d6a:	4b22      	ldr	r3, [pc, #136]	@ (8004df4 <uavcan_primitive_String_1_0_deserialize_+0xbc>)
 8004d6c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	00db      	lsls	r3, r3, #3
 8004d78:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004d7e:	2310      	movs	r3, #16
 8004d80:	697a      	ldr	r2, [r7, #20]
 8004d82:	69f9      	ldr	r1, [r7, #28]
 8004d84:	68b8      	ldr	r0, [r7, #8]
 8004d86:	f7fd fcb5 	bl	80026f4 <nunavutGetU16>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	3310      	adds	r3, #16
 8004d98:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004da0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004da4:	d902      	bls.n	8004dac <uavcan_primitive_String_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004da6:	f06f 0309 	mvn.w	r3, #9
 8004daa:	e01f      	b.n	8004dec <uavcan_primitive_String_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004db4:	00db      	lsls	r3, r3, #3
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	69fa      	ldr	r2, [r7, #28]
 8004dbc:	68b9      	ldr	r1, [r7, #8]
 8004dbe:	f7fd fc4c 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	4413      	add	r3, r2
 8004dce:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	3307      	adds	r3, #7
 8004dd4:	f023 0307 	bic.w	r3, r3, #7
 8004dd8:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004dda:	69b9      	ldr	r1, [r7, #24]
 8004ddc:	6978      	ldr	r0, [r7, #20]
 8004dde:	f7fd fb53 	bl	8002488 <nunavutChooseMin>
 8004de2:	4603      	mov	r3, r0
 8004de4:	08da      	lsrs	r2, r3, #3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004dea:	2300      	movs	r3, #0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3720      	adds	r7, #32
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	08018a50 	.word	0x08018a50

08004df8 <uavcan_primitive_Unstructured_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_serialize_(
    const uavcan_primitive_Unstructured_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08c      	sub	sp, #48	@ 0x30
 8004dfc:	af04      	add	r7, sp, #16
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d005      	beq.n	8004e16 <uavcan_primitive_Unstructured_1_0_serialize_+0x1e>
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d002      	beq.n	8004e16 <uavcan_primitive_Unstructured_1_0_serialize_+0x1e>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d102      	bne.n	8004e1c <uavcan_primitive_Unstructured_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004e16:	f06f 0301 	mvn.w	r3, #1
 8004e1a:	e060      	b.n	8004ede <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	00db      	lsls	r3, r3, #3
 8004e26:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8004e2a:	d202      	bcs.n	8004e32 <uavcan_primitive_Unstructured_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004e2c:	f06f 0302 	mvn.w	r3, #2
 8004e30:	e055      	b.n	8004ede <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004e32:	2300      	movs	r3, #0
 8004e34:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004e3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e40:	d902      	bls.n	8004e48 <uavcan_primitive_Unstructured_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004e42:	f06f 0309 	mvn.w	r3, #9
 8004e46:	e04a      	b.n	8004ede <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	08db      	lsrs	r3, r3, #3
 8004e4c:	68ba      	ldr	r2, [r7, #8]
 8004e4e:	4413      	add	r3, r2
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8004e56:	8812      	ldrh	r2, [r2, #0]
 8004e58:	b292      	uxth	r2, r2
 8004e5a:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	3310      	adds	r3, #16
 8004e60:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004e68:	00da      	lsls	r2, r3, #3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	9100      	str	r1, [sp, #0]
 8004e70:	69f9      	ldr	r1, [r7, #28]
 8004e72:	68b8      	ldr	r0, [r7, #8]
 8004e74:	f7fd fb34 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	69fa      	ldr	r2, [r7, #28]
 8004e82:	4413      	add	r3, r2
 8004e84:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d021      	beq.n	8004ed4 <uavcan_primitive_Unstructured_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	f003 0307 	and.w	r3, r3, #7
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	f1c3 0308 	rsb	r3, r3, #8
 8004e9e:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004ea0:	7dfb      	ldrb	r3, [r7, #23]
 8004ea2:	9302      	str	r3, [sp, #8]
 8004ea4:	f04f 0200 	mov.w	r2, #0
 8004ea8:	f04f 0300 	mov.w	r3, #0
 8004eac:	e9cd 2300 	strd	r2, r3, [sp]
 8004eb0:	69fa      	ldr	r2, [r7, #28]
 8004eb2:	69b9      	ldr	r1, [r7, #24]
 8004eb4:	68b8      	ldr	r0, [r7, #8]
 8004eb6:	f7fd fbf7 	bl	80026a8 <nunavutSetUxx>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004ebe:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	da02      	bge.n	8004ecc <uavcan_primitive_Unstructured_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004ec6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004eca:	e008      	b.n	8004ede <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004ecc:	7dfb      	ldrb	r3, [r7, #23]
 8004ece:	69fa      	ldr	r2, [r7, #28]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	08da      	lsrs	r2, r3, #3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3720      	adds	r7, #32
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
	...

08004ee8 <uavcan_primitive_Unstructured_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_deserialize_(
    uavcan_primitive_Unstructured_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08a      	sub	sp, #40	@ 0x28
 8004eec:	af02      	add	r7, sp, #8
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d009      	beq.n	8004f0e <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d006      	beq.n	8004f0e <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d106      	bne.n	8004f14 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d002      	beq.n	8004f14 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004f0e:	f06f 0301 	mvn.w	r3, #1
 8004f12:	e043      	b.n	8004f9c <uavcan_primitive_Unstructured_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <uavcan_primitive_Unstructured_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004f1a:	4b22      	ldr	r3, [pc, #136]	@ (8004fa4 <uavcan_primitive_Unstructured_1_0_deserialize_+0xbc>)
 8004f1c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	00db      	lsls	r3, r3, #3
 8004f28:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004f2e:	2310      	movs	r3, #16
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	69f9      	ldr	r1, [r7, #28]
 8004f34:	68b8      	ldr	r0, [r7, #8]
 8004f36:	f7fd fbdd 	bl	80026f4 <nunavutGetU16>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    offset_bits += 16U;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	3310      	adds	r3, #16
 8004f48:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f54:	d902      	bls.n	8004f5c <uavcan_primitive_Unstructured_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004f56:	f06f 0309 	mvn.w	r3, #9
 8004f5a:	e01f      	b.n	8004f9c <uavcan_primitive_Unstructured_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004f64:	00db      	lsls	r3, r3, #3
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	69fa      	ldr	r2, [r7, #28]
 8004f6c:	68b9      	ldr	r1, [r7, #8]
 8004f6e:	f7fd fb74 	bl	800265a <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	3307      	adds	r3, #7
 8004f84:	f023 0307 	bic.w	r3, r3, #7
 8004f88:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004f8a:	69b9      	ldr	r1, [r7, #24]
 8004f8c:	6978      	ldr	r0, [r7, #20]
 8004f8e:	f7fd fa7b 	bl	8002488 <nunavutChooseMin>
 8004f92:	4603      	mov	r3, r0
 8004f94:	08da      	lsrs	r2, r3, #3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3720      	adds	r7, #32
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	08018a50 	.word	0x08018a50

08004fa8 <uavcan_register_Value_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_serialize_(
    const uavcan_register_Value_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b09e      	sub	sp, #120	@ 0x78
 8004fac:	af04      	add	r7, sp, #16
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d005      	beq.n	8004fc6 <uavcan_register_Value_1_0_serialize_+0x1e>
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d002      	beq.n	8004fc6 <uavcan_register_Value_1_0_serialize_+0x1e>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d102      	bne.n	8004fcc <uavcan_register_Value_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004fc6:	f06f 0301 	mvn.w	r3, #1
 8004fca:	e248      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	663b      	str	r3, [r7, #96]	@ 0x60
    if ((8U * (size_t) capacity_bytes) < 2072UL)
 8004fd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fd4:	00db      	lsls	r3, r3, #3
 8004fd6:	f640 0217 	movw	r2, #2071	@ 0x817
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d802      	bhi.n	8004fe4 <uavcan_register_Value_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004fde:	f06f 0302 	mvn.w	r3, #2
 8004fe2:	e23c      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	667b      	str	r3, [r7, #100]	@ 0x64

    {   // Union tag field: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->_tag_);  // C std, 6.3.1.3 Signed and unsigned integers
 8004fe8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fea:	08db      	lsrs	r3, r3, #3
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	4413      	add	r3, r2
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	f892 2208 	ldrb.w	r2, [r2, #520]	@ 0x208
 8004ff6:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004ff8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ffa:	3308      	adds	r3, #8
 8004ffc:	667b      	str	r3, [r7, #100]	@ 0x64
    }

    if (0U == obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005004:	2b00      	cmp	r3, #0
 8005006:	d11b      	bne.n	8005040 <uavcan_register_Value_1_0_serialize_+0x98>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 0ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 0UL;  // Nested object (max) size, in bytes.
 8005008:	2300      	movs	r3, #0
 800500a:	64bb      	str	r3, [r7, #72]	@ 0x48
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 800500c:	68f8      	ldr	r0, [r7, #12]
            &obj->empty, &buffer[offset_bits / 8U], &_size_bytes0_);
 800500e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005010:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	4413      	add	r3, r2
 8005016:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800501a:	4619      	mov	r1, r3
 800501c:	f7ff fdd0 	bl	8004bc0 <uavcan_primitive_Empty_1_0_serialize_>
 8005020:	4603      	mov	r3, r0
 8005022:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
        if (_err0_ < 0)
 8005026:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 800502a:	2b00      	cmp	r3, #0
 800502c:	da02      	bge.n	8005034 <uavcan_register_Value_1_0_serialize_+0x8c>
        {
            return _err0_;
 800502e:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 8005032:	e214      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 0ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8005034:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005036:	00db      	lsls	r3, r3, #3
 8005038:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800503a:	4413      	add	r3, r2
 800503c:	667b      	str	r3, [r7, #100]	@ 0x64
 800503e:	e1de      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (1U == obj->_tag_)  // uavcan.primitive.String.1.0 string
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005046:	2b01      	cmp	r3, #1
 8005048:	d11c      	bne.n	8005084 <uavcan_register_Value_1_0_serialize_+0xdc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 258UL;  // Nested object (max) size, in bytes.
 800504a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800504e:	647b      	str	r3, [r7, #68]	@ 0x44
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8005050:	68f8      	ldr	r0, [r7, #12]
            &obj->_string, &buffer[offset_bits / 8U], &_size_bytes1_);
 8005052:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005054:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8005056:	68ba      	ldr	r2, [r7, #8]
 8005058:	4413      	add	r3, r2
 800505a:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800505e:	4619      	mov	r1, r3
 8005060:	f7ff fdf2 	bl	8004c48 <uavcan_primitive_String_1_0_serialize_>
 8005064:	4603      	mov	r3, r0
 8005066:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
        if (_err1_ < 0)
 800506a:	f997 3052 	ldrsb.w	r3, [r7, #82]	@ 0x52
 800506e:	2b00      	cmp	r3, #0
 8005070:	da02      	bge.n	8005078 <uavcan_register_Value_1_0_serialize_+0xd0>
        {
            return _err1_;
 8005072:	f997 3052 	ldrsb.w	r3, [r7, #82]	@ 0x52
 8005076:	e1f2      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8005078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800507a:	00db      	lsls	r3, r3, #3
 800507c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800507e:	4413      	add	r3, r2
 8005080:	667b      	str	r3, [r7, #100]	@ 0x64
 8005082:	e1bc      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (2U == obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800508a:	2b02      	cmp	r3, #2
 800508c:	d11c      	bne.n	80050c8 <uavcan_register_Value_1_0_serialize_+0x120>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 258UL;  // Nested object (max) size, in bytes.
 800508e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8005092:	643b      	str	r3, [r7, #64]	@ 0x40
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 8005094:	68f8      	ldr	r0, [r7, #12]
            &obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes2_);
 8005096:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005098:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 800509a:	68ba      	ldr	r2, [r7, #8]
 800509c:	4413      	add	r3, r2
 800509e:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80050a2:	4619      	mov	r1, r3
 80050a4:	f7ff fea8 	bl	8004df8 <uavcan_primitive_Unstructured_1_0_serialize_>
 80050a8:	4603      	mov	r3, r0
 80050aa:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        if (_err2_ < 0)
 80050ae:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	da02      	bge.n	80050bc <uavcan_register_Value_1_0_serialize_+0x114>
        {
            return _err2_;
 80050b6:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 80050ba:	e1d0      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 80050bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80050c2:	4413      	add	r3, r2
 80050c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80050c6:	e19a      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (3U == obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80050ce:	2b03      	cmp	r3, #3
 80050d0:	d11c      	bne.n	800510c <uavcan_register_Value_1_0_serialize_+0x164>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes3_ = 258UL;  // Nested object (max) size, in bytes.
 80050d2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80050d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes3_) <= capacity_bytes);
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 80050d8:	68f8      	ldr	r0, [r7, #12]
            &obj->bit, &buffer[offset_bits / 8U], &_size_bytes3_);
 80050da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050dc:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	4413      	add	r3, r2
 80050e2:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80050e6:	4619      	mov	r1, r3
 80050e8:	f7fe fada 	bl	80036a0 <uavcan_primitive_array_Bit_1_0_serialize_>
 80050ec:	4603      	mov	r3, r0
 80050ee:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
        if (_err3_ < 0)
 80050f2:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	da02      	bge.n	8005100 <uavcan_register_Value_1_0_serialize_+0x158>
        {
            return _err3_;
 80050fa:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 80050fe:	e1ae      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested object.
 8005100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005102:	00db      	lsls	r3, r3, #3
 8005104:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005106:	4413      	add	r3, r2
 8005108:	667b      	str	r3, [r7, #100]	@ 0x64
 800510a:	e178      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (4U == obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005112:	2b04      	cmp	r3, #4
 8005114:	d11c      	bne.n	8005150 <uavcan_register_Value_1_0_serialize_+0x1a8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes4_ = 257UL;  // Nested object (max) size, in bytes.
 8005116:	f240 1301 	movw	r3, #257	@ 0x101
 800511a:	63bb      	str	r3, [r7, #56]	@ 0x38
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 800511c:	68f8      	ldr	r0, [r7, #12]
            &obj->integer64, &buffer[offset_bits / 8U], &_size_bytes4_);
 800511e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005120:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 8005122:	68ba      	ldr	r2, [r7, #8]
 8005124:	4413      	add	r3, r2
 8005126:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800512a:	4619      	mov	r1, r3
 800512c:	f7fe fd48 	bl	8003bc0 <uavcan_primitive_array_Integer64_1_0_serialize_>
 8005130:	4603      	mov	r3, r0
 8005132:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
        if (_err4_ < 0)
 8005136:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 800513a:	2b00      	cmp	r3, #0
 800513c:	da02      	bge.n	8005144 <uavcan_register_Value_1_0_serialize_+0x19c>
        {
            return _err4_;
 800513e:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 8005142:	e18c      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 8005144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005146:	00db      	lsls	r3, r3, #3
 8005148:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800514a:	4413      	add	r3, r2
 800514c:	667b      	str	r3, [r7, #100]	@ 0x64
 800514e:	e156      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (5U == obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005156:	2b05      	cmp	r3, #5
 8005158:	d11c      	bne.n	8005194 <uavcan_register_Value_1_0_serialize_+0x1ec>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes5_ = 257UL;  // Nested object (max) size, in bytes.
 800515a:	f240 1301 	movw	r3, #257	@ 0x101
 800515e:	637b      	str	r3, [r7, #52]	@ 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8005160:	68f8      	ldr	r0, [r7, #12]
            &obj->integer32, &buffer[offset_bits / 8U], &_size_bytes5_);
 8005162:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005164:	08db      	lsrs	r3, r3, #3
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	4413      	add	r3, r2
 800516a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800516e:	4619      	mov	r1, r3
 8005170:	f7fe fc48 	bl	8003a04 <uavcan_primitive_array_Integer32_1_0_serialize_>
 8005174:	4603      	mov	r3, r0
 8005176:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
        if (_err5_ < 0)
 800517a:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800517e:	2b00      	cmp	r3, #0
 8005180:	da02      	bge.n	8005188 <uavcan_register_Value_1_0_serialize_+0x1e0>
        {
            return _err5_;
 8005182:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8005186:	e16a      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8005188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800518a:	00db      	lsls	r3, r3, #3
 800518c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800518e:	4413      	add	r3, r2
 8005190:	667b      	str	r3, [r7, #100]	@ 0x64
 8005192:	e134      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (6U == obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800519a:	2b06      	cmp	r3, #6
 800519c:	d11c      	bne.n	80051d8 <uavcan_register_Value_1_0_serialize_+0x230>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes6_ = 257UL;  // Nested object (max) size, in bytes.
 800519e:	f240 1301 	movw	r3, #257	@ 0x101
 80051a2:	633b      	str	r3, [r7, #48]	@ 0x30
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes6_) <= capacity_bytes);
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 80051a4:	68f8      	ldr	r0, [r7, #12]
            &obj->integer16, &buffer[offset_bits / 8U], &_size_bytes6_);
 80051a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051a8:	08db      	lsrs	r3, r3, #3
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 80051aa:	68ba      	ldr	r2, [r7, #8]
 80051ac:	4413      	add	r3, r2
 80051ae:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80051b2:	4619      	mov	r1, r3
 80051b4:	f7fe fb48 	bl	8003848 <uavcan_primitive_array_Integer16_1_0_serialize_>
 80051b8:	4603      	mov	r3, r0
 80051ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if (_err6_ < 0)
 80051be:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	da02      	bge.n	80051cc <uavcan_register_Value_1_0_serialize_+0x224>
        {
            return _err6_;
 80051c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80051ca:	e148      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes6_ * 8U;  // Advance by the size of the nested object.
 80051cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ce:	00db      	lsls	r3, r3, #3
 80051d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80051d2:	4413      	add	r3, r2
 80051d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80051d6:	e112      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (7U == obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80051de:	2b07      	cmp	r3, #7
 80051e0:	d11c      	bne.n	800521c <uavcan_register_Value_1_0_serialize_+0x274>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes7_ = 258UL;  // Nested object (max) size, in bytes.
 80051e2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80051e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes7_) <= capacity_bytes);
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 80051e8:	68f8      	ldr	r0, [r7, #12]
            &obj->integer8, &buffer[offset_bits / 8U], &_size_bytes7_);
 80051ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051ec:	08db      	lsrs	r3, r3, #3
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	4413      	add	r3, r2
 80051f2:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80051f6:	4619      	mov	r1, r3
 80051f8:	f7fe fdc0 	bl	8003d7c <uavcan_primitive_array_Integer8_1_0_serialize_>
 80051fc:	4603      	mov	r3, r0
 80051fe:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
        if (_err7_ < 0)
 8005202:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8005206:	2b00      	cmp	r3, #0
 8005208:	da02      	bge.n	8005210 <uavcan_register_Value_1_0_serialize_+0x268>
        {
            return _err7_;
 800520a:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 800520e:	e126      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes7_ * 8U;  // Advance by the size of the nested object.
 8005210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005216:	4413      	add	r3, r2
 8005218:	667b      	str	r3, [r7, #100]	@ 0x64
 800521a:	e0f0      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (8U == obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005222:	2b08      	cmp	r3, #8
 8005224:	d11c      	bne.n	8005260 <uavcan_register_Value_1_0_serialize_+0x2b8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes8_ = 257UL;  // Nested object (max) size, in bytes.
 8005226:	f240 1301 	movw	r3, #257	@ 0x101
 800522a:	62bb      	str	r3, [r7, #40]	@ 0x28
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes8_) <= capacity_bytes);
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 800522c:	68f8      	ldr	r0, [r7, #12]
            &obj->natural64, &buffer[offset_bits / 8U], &_size_bytes8_);
 800522e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005230:	08db      	lsrs	r3, r3, #3
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	4413      	add	r3, r2
 8005236:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800523a:	4619      	mov	r1, r3
 800523c:	f7ff f832 	bl	80042a4 <uavcan_primitive_array_Natural64_1_0_serialize_>
 8005240:	4603      	mov	r3, r0
 8005242:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
        if (_err8_ < 0)
 8005246:	f997 3059 	ldrsb.w	r3, [r7, #89]	@ 0x59
 800524a:	2b00      	cmp	r3, #0
 800524c:	da02      	bge.n	8005254 <uavcan_register_Value_1_0_serialize_+0x2ac>
        {
            return _err8_;
 800524e:	f997 3059 	ldrsb.w	r3, [r7, #89]	@ 0x59
 8005252:	e104      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes8_ * 8U;  // Advance by the size of the nested object.
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	00db      	lsls	r3, r3, #3
 8005258:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800525a:	4413      	add	r3, r2
 800525c:	667b      	str	r3, [r7, #100]	@ 0x64
 800525e:	e0ce      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (9U == obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005266:	2b09      	cmp	r3, #9
 8005268:	d11c      	bne.n	80052a4 <uavcan_register_Value_1_0_serialize_+0x2fc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes9_ = 257UL;  // Nested object (max) size, in bytes.
 800526a:	f240 1301 	movw	r3, #257	@ 0x101
 800526e:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes9_) <= capacity_bytes);
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 8005270:	68f8      	ldr	r0, [r7, #12]
            &obj->natural32, &buffer[offset_bits / 8U], &_size_bytes9_);
 8005272:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005274:	08db      	lsrs	r3, r3, #3
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	4413      	add	r3, r2
 800527a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800527e:	4619      	mov	r1, r3
 8005280:	f7fe ff32 	bl	80040e8 <uavcan_primitive_array_Natural32_1_0_serialize_>
 8005284:	4603      	mov	r3, r0
 8005286:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
        if (_err9_ < 0)
 800528a:	f997 305a 	ldrsb.w	r3, [r7, #90]	@ 0x5a
 800528e:	2b00      	cmp	r3, #0
 8005290:	da02      	bge.n	8005298 <uavcan_register_Value_1_0_serialize_+0x2f0>
        {
            return _err9_;
 8005292:	f997 305a 	ldrsb.w	r3, [r7, #90]	@ 0x5a
 8005296:	e0e2      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes9_ * 8U;  // Advance by the size of the nested object.
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	00db      	lsls	r3, r3, #3
 800529c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800529e:	4413      	add	r3, r2
 80052a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80052a2:	e0ac      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (10U == obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80052aa:	2b0a      	cmp	r3, #10
 80052ac:	d11c      	bne.n	80052e8 <uavcan_register_Value_1_0_serialize_+0x340>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes10_ = 257UL;  // Nested object (max) size, in bytes.
 80052ae:	f240 1301 	movw	r3, #257	@ 0x101
 80052b2:	623b      	str	r3, [r7, #32]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes10_) <= capacity_bytes);
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 80052b4:	68f8      	ldr	r0, [r7, #12]
            &obj->natural16, &buffer[offset_bits / 8U], &_size_bytes10_);
 80052b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052b8:	08db      	lsrs	r3, r3, #3
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	4413      	add	r3, r2
 80052be:	f107 0220 	add.w	r2, r7, #32
 80052c2:	4619      	mov	r1, r3
 80052c4:	f7fe fe32 	bl	8003f2c <uavcan_primitive_array_Natural16_1_0_serialize_>
 80052c8:	4603      	mov	r3, r0
 80052ca:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        if (_err10_ < 0)
 80052ce:	f997 305b 	ldrsb.w	r3, [r7, #91]	@ 0x5b
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	da02      	bge.n	80052dc <uavcan_register_Value_1_0_serialize_+0x334>
        {
            return _err10_;
 80052d6:	f997 305b 	ldrsb.w	r3, [r7, #91]	@ 0x5b
 80052da:	e0c0      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes10_ * 8U;  // Advance by the size of the nested object.
 80052dc:	6a3b      	ldr	r3, [r7, #32]
 80052de:	00db      	lsls	r3, r3, #3
 80052e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80052e2:	4413      	add	r3, r2
 80052e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80052e6:	e08a      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (11U == obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80052ee:	2b0b      	cmp	r3, #11
 80052f0:	d11c      	bne.n	800532c <uavcan_register_Value_1_0_serialize_+0x384>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes11_ = 258UL;  // Nested object (max) size, in bytes.
 80052f2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80052f6:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes11_) <= capacity_bytes);
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 80052f8:	68f8      	ldr	r0, [r7, #12]
            &obj->natural8, &buffer[offset_bits / 8U], &_size_bytes11_);
 80052fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052fc:	08db      	lsrs	r3, r3, #3
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	4413      	add	r3, r2
 8005302:	f107 021c 	add.w	r2, r7, #28
 8005306:	4619      	mov	r1, r3
 8005308:	f7ff f8aa 	bl	8004460 <uavcan_primitive_array_Natural8_1_0_serialize_>
 800530c:	4603      	mov	r3, r0
 800530e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        if (_err11_ < 0)
 8005312:	f997 305c 	ldrsb.w	r3, [r7, #92]	@ 0x5c
 8005316:	2b00      	cmp	r3, #0
 8005318:	da02      	bge.n	8005320 <uavcan_register_Value_1_0_serialize_+0x378>
        {
            return _err11_;
 800531a:	f997 305c 	ldrsb.w	r3, [r7, #92]	@ 0x5c
 800531e:	e09e      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes11_ * 8U;  // Advance by the size of the nested object.
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	00db      	lsls	r3, r3, #3
 8005324:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005326:	4413      	add	r3, r2
 8005328:	667b      	str	r3, [r7, #100]	@ 0x64
 800532a:	e068      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (12U == obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005332:	2b0c      	cmp	r3, #12
 8005334:	d11c      	bne.n	8005370 <uavcan_register_Value_1_0_serialize_+0x3c8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes12_ = 257UL;  // Nested object (max) size, in bytes.
 8005336:	f240 1301 	movw	r3, #257	@ 0x101
 800533a:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes12_) <= capacity_bytes);
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 800533c:	68f8      	ldr	r0, [r7, #12]
            &obj->real64, &buffer[offset_bits / 8U], &_size_bytes12_);
 800533e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005340:	08db      	lsrs	r3, r3, #3
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 8005342:	68ba      	ldr	r2, [r7, #8]
 8005344:	4413      	add	r3, r2
 8005346:	f107 0218 	add.w	r2, r7, #24
 800534a:	4619      	mov	r1, r3
 800534c:	f7ff fb5a 	bl	8004a04 <uavcan_primitive_array_Real64_1_0_serialize_>
 8005350:	4603      	mov	r3, r0
 8005352:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        if (_err12_ < 0)
 8005356:	f997 305d 	ldrsb.w	r3, [r7, #93]	@ 0x5d
 800535a:	2b00      	cmp	r3, #0
 800535c:	da02      	bge.n	8005364 <uavcan_register_Value_1_0_serialize_+0x3bc>
        {
            return _err12_;
 800535e:	f997 305d 	ldrsb.w	r3, [r7, #93]	@ 0x5d
 8005362:	e07c      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes12_ * 8U;  // Advance by the size of the nested object.
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800536a:	4413      	add	r3, r2
 800536c:	667b      	str	r3, [r7, #100]	@ 0x64
 800536e:	e046      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (13U == obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005376:	2b0d      	cmp	r3, #13
 8005378:	d11c      	bne.n	80053b4 <uavcan_register_Value_1_0_serialize_+0x40c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes13_ = 257UL;  // Nested object (max) size, in bytes.
 800537a:	f240 1301 	movw	r3, #257	@ 0x101
 800537e:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes13_) <= capacity_bytes);
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 8005380:	68f8      	ldr	r0, [r7, #12]
            &obj->real32, &buffer[offset_bits / 8U], &_size_bytes13_);
 8005382:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005384:	08db      	lsrs	r3, r3, #3
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	4413      	add	r3, r2
 800538a:	f107 0214 	add.w	r2, r7, #20
 800538e:	4619      	mov	r1, r3
 8005390:	f7ff fa5a 	bl	8004848 <uavcan_primitive_array_Real32_1_0_serialize_>
 8005394:	4603      	mov	r3, r0
 8005396:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
        if (_err13_ < 0)
 800539a:	f997 305e 	ldrsb.w	r3, [r7, #94]	@ 0x5e
 800539e:	2b00      	cmp	r3, #0
 80053a0:	da02      	bge.n	80053a8 <uavcan_register_Value_1_0_serialize_+0x400>
        {
            return _err13_;
 80053a2:	f997 305e 	ldrsb.w	r3, [r7, #94]	@ 0x5e
 80053a6:	e05a      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes13_ * 8U;  // Advance by the size of the nested object.
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	00db      	lsls	r3, r3, #3
 80053ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80053ae:	4413      	add	r3, r2
 80053b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80053b2:	e024      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (14U == obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80053ba:	2b0e      	cmp	r3, #14
 80053bc:	d11c      	bne.n	80053f8 <uavcan_register_Value_1_0_serialize_+0x450>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes14_ = 257UL;  // Nested object (max) size, in bytes.
 80053be:	f240 1301 	movw	r3, #257	@ 0x101
 80053c2:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes14_) <= capacity_bytes);
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 80053c4:	68f8      	ldr	r0, [r7, #12]
            &obj->real16, &buffer[offset_bits / 8U], &_size_bytes14_);
 80053c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053c8:	08db      	lsrs	r3, r3, #3
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 80053ca:	68ba      	ldr	r2, [r7, #8]
 80053cc:	4413      	add	r3, r2
 80053ce:	f107 0210 	add.w	r2, r7, #16
 80053d2:	4619      	mov	r1, r3
 80053d4:	f7ff f91c 	bl	8004610 <uavcan_primitive_array_Real16_1_0_serialize_>
 80053d8:	4603      	mov	r3, r0
 80053da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        if (_err14_ < 0)
 80053de:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	da02      	bge.n	80053ec <uavcan_register_Value_1_0_serialize_+0x444>
        {
            return _err14_;
 80053e6:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 80053ea:	e038      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes14_ * 8U;  // Advance by the size of the nested object.
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80053f2:	4413      	add	r3, r2
 80053f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80053f6:	e002      	b.n	80053fe <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 80053f8:	f06f 030a 	mvn.w	r3, #10
 80053fc:	e02f      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
    }

    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80053fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005400:	f003 0307 	and.w	r3, r3, #7
 8005404:	2b00      	cmp	r3, #0
 8005406:	d025      	beq.n	8005454 <uavcan_register_Value_1_0_serialize_+0x4ac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800540a:	b2db      	uxtb	r3, r3
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	b2db      	uxtb	r3, r3
 8005412:	f1c3 0308 	rsb	r3, r3, #8
 8005416:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err15_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800541a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800541e:	9302      	str	r3, [sp, #8]
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	f04f 0300 	mov.w	r3, #0
 8005428:	e9cd 2300 	strd	r2, r3, [sp]
 800542c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800542e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005430:	68b8      	ldr	r0, [r7, #8]
 8005432:	f7fd f939 	bl	80026a8 <nunavutSetUxx>
 8005436:	4603      	mov	r3, r0
 8005438:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (_err15_ < 0)
 800543c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005440:	2b00      	cmp	r3, #0
 8005442:	da02      	bge.n	800544a <uavcan_register_Value_1_0_serialize_+0x4a2>
        {
            return _err15_;
 8005444:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005448:	e009      	b.n	800545e <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        offset_bits += _pad0_;
 800544a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800544e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005450:	4413      	add	r3, r2
 8005452:	667b      	str	r3, [r7, #100]	@ 0x64

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2072ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005454:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005456:	08da      	lsrs	r2, r3, #3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800545c:	2300      	movs	r3, #0
}
 800545e:	4618      	mov	r0, r3
 8005460:	3768      	adds	r7, #104	@ 0x68
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
	...

08005468 <uavcan_register_Value_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_deserialize_(
    uavcan_register_Value_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b09a      	sub	sp, #104	@ 0x68
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d009      	beq.n	800548e <uavcan_register_Value_1_0_deserialize_+0x26>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d006      	beq.n	800548e <uavcan_register_Value_1_0_deserialize_+0x26>
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d106      	bne.n	8005494 <uavcan_register_Value_1_0_deserialize_+0x2c>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <uavcan_register_Value_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800548e:	f06f 0301 	mvn.w	r3, #1
 8005492:	e29b      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
    }
    if (buffer == NULL)
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d101      	bne.n	800549e <uavcan_register_Value_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800549a:	4bb0      	ldr	r3, [pc, #704]	@ (800575c <uavcan_register_Value_1_0_deserialize_+0x2f4>)
 800549c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	663b      	str	r3, [r7, #96]	@ 0x60
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80054a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    size_t offset_bits = 0U;
 80054aa:	2300      	movs	r3, #0
 80054ac:	667b      	str	r3, [r7, #100]	@ 0x64

    // Union tag field: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80054ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054b0:	3308      	adds	r3, #8
 80054b2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d308      	bcc.n	80054ca <uavcan_register_Value_1_0_deserialize_+0x62>
    {
        out_obj->_tag_ = buffer[offset_bits / 8U] & 255U;
 80054b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054ba:	08db      	lsrs	r3, r3, #3
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	4413      	add	r3, r2
 80054c0:	781a      	ldrb	r2, [r3, #0]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
 80054c8:	e003      	b.n	80054d2 <uavcan_register_Value_1_0_deserialize_+0x6a>
    }
    else
    {
        out_obj->_tag_ = 0U;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
    }
    offset_bits += 8U;
 80054d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054d4:	3308      	adds	r3, #8
 80054d6:	667b      	str	r3, [r7, #100]	@ 0x64

    if (0U == out_obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d123      	bne.n	800552a <uavcan_register_Value_1_0_deserialize_+0xc2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes15_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80054e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054e4:	08db      	lsrs	r3, r3, #3
 80054e6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80054e8:	4618      	mov	r0, r3
 80054ea:	f7fc ffcd 	bl	8002488 <nunavutChooseMin>
 80054ee:	4602      	mov	r2, r0
 80054f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054f2:	1a9b      	subs	r3, r3, r2
 80054f4:	64bb      	str	r3, [r7, #72]	@ 0x48
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 80054f6:	68f8      	ldr	r0, [r7, #12]
                &out_obj->empty, &buffer[offset_bits / 8U], &_size_bytes15_);
 80054f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054fa:	08db      	lsrs	r3, r3, #3
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	4413      	add	r3, r2
 8005500:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8005504:	4619      	mov	r1, r3
 8005506:	f7ff fb77 	bl	8004bf8 <uavcan_primitive_Empty_1_0_deserialize_>
 800550a:	4603      	mov	r3, r0
 800550c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
            if (_err16_ < 0)
 8005510:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8005514:	2b00      	cmp	r3, #0
 8005516:	da02      	bge.n	800551e <uavcan_register_Value_1_0_deserialize_+0xb6>
            {
                return _err16_;
 8005518:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 800551c:	e256      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes15_ * 8U;  // Advance by the size of the nested serialized representation.
 800551e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005520:	00db      	lsls	r3, r3, #3
 8005522:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005524:	4413      	add	r3, r2
 8005526:	667b      	str	r3, [r7, #100]	@ 0x64
 8005528:	e242      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (1U == out_obj->_tag_)  // uavcan.primitive.String.1.0 string
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005530:	2b01      	cmp	r3, #1
 8005532:	d123      	bne.n	800557c <uavcan_register_Value_1_0_deserialize_+0x114>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes16_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005534:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005536:	08db      	lsrs	r3, r3, #3
 8005538:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800553a:	4618      	mov	r0, r3
 800553c:	f7fc ffa4 	bl	8002488 <nunavutChooseMin>
 8005540:	4602      	mov	r2, r0
 8005542:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005544:	1a9b      	subs	r3, r3, r2
 8005546:	647b      	str	r3, [r7, #68]	@ 0x44
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 8005548:	68f8      	ldr	r0, [r7, #12]
                &out_obj->_string, &buffer[offset_bits / 8U], &_size_bytes16_);
 800554a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800554c:	08db      	lsrs	r3, r3, #3
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	4413      	add	r3, r2
 8005552:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8005556:	4619      	mov	r1, r3
 8005558:	f7ff fbee 	bl	8004d38 <uavcan_primitive_String_1_0_deserialize_>
 800555c:	4603      	mov	r3, r0
 800555e:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
            if (_err17_ < 0)
 8005562:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8005566:	2b00      	cmp	r3, #0
 8005568:	da02      	bge.n	8005570 <uavcan_register_Value_1_0_deserialize_+0x108>
            {
                return _err17_;
 800556a:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 800556e:	e22d      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes16_ * 8U;  // Advance by the size of the nested serialized representation.
 8005570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005576:	4413      	add	r3, r2
 8005578:	667b      	str	r3, [r7, #100]	@ 0x64
 800557a:	e219      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (2U == out_obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005582:	2b02      	cmp	r3, #2
 8005584:	d123      	bne.n	80055ce <uavcan_register_Value_1_0_deserialize_+0x166>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes17_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005586:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005588:	08db      	lsrs	r3, r3, #3
 800558a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800558c:	4618      	mov	r0, r3
 800558e:	f7fc ff7b 	bl	8002488 <nunavutChooseMin>
 8005592:	4602      	mov	r2, r0
 8005594:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005596:	1a9b      	subs	r3, r3, r2
 8005598:	643b      	str	r3, [r7, #64]	@ 0x40
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 800559a:	68f8      	ldr	r0, [r7, #12]
                &out_obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes17_);
 800559c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800559e:	08db      	lsrs	r3, r3, #3
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	4413      	add	r3, r2
 80055a4:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80055a8:	4619      	mov	r1, r3
 80055aa:	f7ff fc9d 	bl	8004ee8 <uavcan_primitive_Unstructured_1_0_deserialize_>
 80055ae:	4603      	mov	r3, r0
 80055b0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            if (_err18_ < 0)
 80055b4:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	da02      	bge.n	80055c2 <uavcan_register_Value_1_0_deserialize_+0x15a>
            {
                return _err18_;
 80055bc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80055c0:	e204      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes17_ * 8U;  // Advance by the size of the nested serialized representation.
 80055c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055c4:	00db      	lsls	r3, r3, #3
 80055c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80055c8:	4413      	add	r3, r2
 80055ca:	667b      	str	r3, [r7, #100]	@ 0x64
 80055cc:	e1f0      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (3U == out_obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80055d4:	2b03      	cmp	r3, #3
 80055d6:	d123      	bne.n	8005620 <uavcan_register_Value_1_0_deserialize_+0x1b8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes18_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80055d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055da:	08db      	lsrs	r3, r3, #3
 80055dc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fc ff52 	bl	8002488 <nunavutChooseMin>
 80055e4:	4602      	mov	r2, r0
 80055e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055e8:	1a9b      	subs	r3, r3, r2
 80055ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 80055ec:	68f8      	ldr	r0, [r7, #12]
                &out_obj->bit, &buffer[offset_bits / 8U], &_size_bytes18_);
 80055ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055f0:	08db      	lsrs	r3, r3, #3
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	4413      	add	r3, r2
 80055f6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80055fa:	4619      	mov	r1, r3
 80055fc:	f7fe f8c6 	bl	800378c <uavcan_primitive_array_Bit_1_0_deserialize_>
 8005600:	4603      	mov	r3, r0
 8005602:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
            if (_err19_ < 0)
 8005606:	f997 3050 	ldrsb.w	r3, [r7, #80]	@ 0x50
 800560a:	2b00      	cmp	r3, #0
 800560c:	da02      	bge.n	8005614 <uavcan_register_Value_1_0_deserialize_+0x1ac>
            {
                return _err19_;
 800560e:	f997 3050 	ldrsb.w	r3, [r7, #80]	@ 0x50
 8005612:	e1db      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes18_ * 8U;  // Advance by the size of the nested serialized representation.
 8005614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005616:	00db      	lsls	r3, r3, #3
 8005618:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800561a:	4413      	add	r3, r2
 800561c:	667b      	str	r3, [r7, #100]	@ 0x64
 800561e:	e1c7      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (4U == out_obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005626:	2b04      	cmp	r3, #4
 8005628:	d123      	bne.n	8005672 <uavcan_register_Value_1_0_deserialize_+0x20a>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes19_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800562a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800562c:	08db      	lsrs	r3, r3, #3
 800562e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005630:	4618      	mov	r0, r3
 8005632:	f7fc ff29 	bl	8002488 <nunavutChooseMin>
 8005636:	4602      	mov	r2, r0
 8005638:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800563a:	1a9b      	subs	r3, r3, r2
 800563c:	63bb      	str	r3, [r7, #56]	@ 0x38
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 800563e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer64, &buffer[offset_bits / 8U], &_size_bytes19_);
 8005640:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005642:	08db      	lsrs	r3, r3, #3
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	4413      	add	r3, r2
 8005648:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800564c:	4619      	mov	r1, r3
 800564e:	f7fe fb2d 	bl	8003cac <uavcan_primitive_array_Integer64_1_0_deserialize_>
 8005652:	4603      	mov	r3, r0
 8005654:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
            if (_err20_ < 0)
 8005658:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 800565c:	2b00      	cmp	r3, #0
 800565e:	da02      	bge.n	8005666 <uavcan_register_Value_1_0_deserialize_+0x1fe>
            {
                return _err20_;
 8005660:	f997 3051 	ldrsb.w	r3, [r7, #81]	@ 0x51
 8005664:	e1b2      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes19_ * 8U;  // Advance by the size of the nested serialized representation.
 8005666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005668:	00db      	lsls	r3, r3, #3
 800566a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800566c:	4413      	add	r3, r2
 800566e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005670:	e19e      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (5U == out_obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005678:	2b05      	cmp	r3, #5
 800567a:	d123      	bne.n	80056c4 <uavcan_register_Value_1_0_deserialize_+0x25c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes20_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800567c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800567e:	08db      	lsrs	r3, r3, #3
 8005680:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005682:	4618      	mov	r0, r3
 8005684:	f7fc ff00 	bl	8002488 <nunavutChooseMin>
 8005688:	4602      	mov	r2, r0
 800568a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800568c:	1a9b      	subs	r3, r3, r2
 800568e:	637b      	str	r3, [r7, #52]	@ 0x34
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 8005690:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer32, &buffer[offset_bits / 8U], &_size_bytes20_);
 8005692:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005694:	08db      	lsrs	r3, r3, #3
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 8005696:	68ba      	ldr	r2, [r7, #8]
 8005698:	4413      	add	r3, r2
 800569a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800569e:	4619      	mov	r1, r3
 80056a0:	f7fe fa26 	bl	8003af0 <uavcan_primitive_array_Integer32_1_0_deserialize_>
 80056a4:	4603      	mov	r3, r0
 80056a6:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
            if (_err21_ < 0)
 80056aa:	f997 3052 	ldrsb.w	r3, [r7, #82]	@ 0x52
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	da02      	bge.n	80056b8 <uavcan_register_Value_1_0_deserialize_+0x250>
            {
                return _err21_;
 80056b2:	f997 3052 	ldrsb.w	r3, [r7, #82]	@ 0x52
 80056b6:	e189      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes20_ * 8U;  // Advance by the size of the nested serialized representation.
 80056b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ba:	00db      	lsls	r3, r3, #3
 80056bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80056be:	4413      	add	r3, r2
 80056c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80056c2:	e175      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (6U == out_obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80056ca:	2b06      	cmp	r3, #6
 80056cc:	d123      	bne.n	8005716 <uavcan_register_Value_1_0_deserialize_+0x2ae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes21_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80056ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056d0:	08db      	lsrs	r3, r3, #3
 80056d2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7fc fed7 	bl	8002488 <nunavutChooseMin>
 80056da:	4602      	mov	r2, r0
 80056dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056de:	1a9b      	subs	r3, r3, r2
 80056e0:	633b      	str	r3, [r7, #48]	@ 0x30
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 80056e2:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer16, &buffer[offset_bits / 8U], &_size_bytes21_);
 80056e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056e6:	08db      	lsrs	r3, r3, #3
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	4413      	add	r3, r2
 80056ec:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80056f0:	4619      	mov	r1, r3
 80056f2:	f7fe f91f 	bl	8003934 <uavcan_primitive_array_Integer16_1_0_deserialize_>
 80056f6:	4603      	mov	r3, r0
 80056f8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            if (_err22_ < 0)
 80056fc:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8005700:	2b00      	cmp	r3, #0
 8005702:	da02      	bge.n	800570a <uavcan_register_Value_1_0_deserialize_+0x2a2>
            {
                return _err22_;
 8005704:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8005708:	e160      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes21_ * 8U;  // Advance by the size of the nested serialized representation.
 800570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005710:	4413      	add	r3, r2
 8005712:	667b      	str	r3, [r7, #100]	@ 0x64
 8005714:	e14c      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (7U == out_obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800571c:	2b07      	cmp	r3, #7
 800571e:	d125      	bne.n	800576c <uavcan_register_Value_1_0_deserialize_+0x304>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes22_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005720:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005722:	08db      	lsrs	r3, r3, #3
 8005724:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005726:	4618      	mov	r0, r3
 8005728:	f7fc feae 	bl	8002488 <nunavutChooseMin>
 800572c:	4602      	mov	r2, r0
 800572e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005730:	1a9b      	subs	r3, r3, r2
 8005732:	62fb      	str	r3, [r7, #44]	@ 0x2c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 8005734:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer8, &buffer[offset_bits / 8U], &_size_bytes22_);
 8005736:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005738:	08db      	lsrs	r3, r3, #3
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	4413      	add	r3, r2
 800573e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8005742:	4619      	mov	r1, r3
 8005744:	f7fe fb92 	bl	8003e6c <uavcan_primitive_array_Integer8_1_0_deserialize_>
 8005748:	4603      	mov	r3, r0
 800574a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
            if (_err23_ < 0)
 800574e:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 8005752:	2b00      	cmp	r3, #0
 8005754:	da04      	bge.n	8005760 <uavcan_register_Value_1_0_deserialize_+0x2f8>
            {
                return _err23_;
 8005756:	f997 3054 	ldrsb.w	r3, [r7, #84]	@ 0x54
 800575a:	e137      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
 800575c:	08018a50 	.word	0x08018a50
            }
            offset_bits += _size_bytes22_ * 8U;  // Advance by the size of the nested serialized representation.
 8005760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005762:	00db      	lsls	r3, r3, #3
 8005764:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005766:	4413      	add	r3, r2
 8005768:	667b      	str	r3, [r7, #100]	@ 0x64
 800576a:	e121      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (8U == out_obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005772:	2b08      	cmp	r3, #8
 8005774:	d123      	bne.n	80057be <uavcan_register_Value_1_0_deserialize_+0x356>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes23_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005776:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005778:	08db      	lsrs	r3, r3, #3
 800577a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800577c:	4618      	mov	r0, r3
 800577e:	f7fc fe83 	bl	8002488 <nunavutChooseMin>
 8005782:	4602      	mov	r2, r0
 8005784:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005786:	1a9b      	subs	r3, r3, r2
 8005788:	62bb      	str	r3, [r7, #40]	@ 0x28
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 800578a:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural64, &buffer[offset_bits / 8U], &_size_bytes23_);
 800578c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800578e:	08db      	lsrs	r3, r3, #3
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 8005790:	68ba      	ldr	r2, [r7, #8]
 8005792:	4413      	add	r3, r2
 8005794:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8005798:	4619      	mov	r1, r3
 800579a:	f7fe fdf9 	bl	8004390 <uavcan_primitive_array_Natural64_1_0_deserialize_>
 800579e:	4603      	mov	r3, r0
 80057a0:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            if (_err24_ < 0)
 80057a4:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	da02      	bge.n	80057b2 <uavcan_register_Value_1_0_deserialize_+0x34a>
            {
                return _err24_;
 80057ac:	f997 3055 	ldrsb.w	r3, [r7, #85]	@ 0x55
 80057b0:	e10c      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes23_ * 8U;  // Advance by the size of the nested serialized representation.
 80057b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b4:	00db      	lsls	r3, r3, #3
 80057b6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80057b8:	4413      	add	r3, r2
 80057ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80057bc:	e0f8      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (9U == out_obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80057c4:	2b09      	cmp	r3, #9
 80057c6:	d123      	bne.n	8005810 <uavcan_register_Value_1_0_deserialize_+0x3a8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes24_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80057c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057ca:	08db      	lsrs	r3, r3, #3
 80057cc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7fc fe5a 	bl	8002488 <nunavutChooseMin>
 80057d4:	4602      	mov	r2, r0
 80057d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057d8:	1a9b      	subs	r3, r3, r2
 80057da:	627b      	str	r3, [r7, #36]	@ 0x24
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 80057dc:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural32, &buffer[offset_bits / 8U], &_size_bytes24_);
 80057de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057e0:	08db      	lsrs	r3, r3, #3
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	4413      	add	r3, r2
 80057e6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80057ea:	4619      	mov	r1, r3
 80057ec:	f7fe fcf2 	bl	80041d4 <uavcan_primitive_array_Natural32_1_0_deserialize_>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
            if (_err25_ < 0)
 80057f6:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	da02      	bge.n	8005804 <uavcan_register_Value_1_0_deserialize_+0x39c>
            {
                return _err25_;
 80057fe:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 8005802:	e0e3      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes24_ * 8U;  // Advance by the size of the nested serialized representation.
 8005804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005806:	00db      	lsls	r3, r3, #3
 8005808:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800580a:	4413      	add	r3, r2
 800580c:	667b      	str	r3, [r7, #100]	@ 0x64
 800580e:	e0cf      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (10U == out_obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005816:	2b0a      	cmp	r3, #10
 8005818:	d123      	bne.n	8005862 <uavcan_register_Value_1_0_deserialize_+0x3fa>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes25_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800581a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800581c:	08db      	lsrs	r3, r3, #3
 800581e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005820:	4618      	mov	r0, r3
 8005822:	f7fc fe31 	bl	8002488 <nunavutChooseMin>
 8005826:	4602      	mov	r2, r0
 8005828:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800582a:	1a9b      	subs	r3, r3, r2
 800582c:	623b      	str	r3, [r7, #32]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 800582e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural16, &buffer[offset_bits / 8U], &_size_bytes25_);
 8005830:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005832:	08db      	lsrs	r3, r3, #3
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 8005834:	68ba      	ldr	r2, [r7, #8]
 8005836:	4413      	add	r3, r2
 8005838:	f107 0220 	add.w	r2, r7, #32
 800583c:	4619      	mov	r1, r3
 800583e:	f7fe fbeb 	bl	8004018 <uavcan_primitive_array_Natural16_1_0_deserialize_>
 8005842:	4603      	mov	r3, r0
 8005844:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
            if (_err26_ < 0)
 8005848:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800584c:	2b00      	cmp	r3, #0
 800584e:	da02      	bge.n	8005856 <uavcan_register_Value_1_0_deserialize_+0x3ee>
            {
                return _err26_;
 8005850:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005854:	e0ba      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes25_ * 8U;  // Advance by the size of the nested serialized representation.
 8005856:	6a3b      	ldr	r3, [r7, #32]
 8005858:	00db      	lsls	r3, r3, #3
 800585a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800585c:	4413      	add	r3, r2
 800585e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005860:	e0a6      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (11U == out_obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 8005868:	2b0b      	cmp	r3, #11
 800586a:	d123      	bne.n	80058b4 <uavcan_register_Value_1_0_deserialize_+0x44c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes26_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800586c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800586e:	08db      	lsrs	r3, r3, #3
 8005870:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005872:	4618      	mov	r0, r3
 8005874:	f7fc fe08 	bl	8002488 <nunavutChooseMin>
 8005878:	4602      	mov	r2, r0
 800587a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800587c:	1a9b      	subs	r3, r3, r2
 800587e:	61fb      	str	r3, [r7, #28]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 8005880:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural8, &buffer[offset_bits / 8U], &_size_bytes26_);
 8005882:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005884:	08db      	lsrs	r3, r3, #3
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	4413      	add	r3, r2
 800588a:	f107 021c 	add.w	r2, r7, #28
 800588e:	4619      	mov	r1, r3
 8005890:	f7fe fe5e 	bl	8004550 <uavcan_primitive_array_Natural8_1_0_deserialize_>
 8005894:	4603      	mov	r3, r0
 8005896:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
            if (_err27_ < 0)
 800589a:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 800589e:	2b00      	cmp	r3, #0
 80058a0:	da02      	bge.n	80058a8 <uavcan_register_Value_1_0_deserialize_+0x440>
            {
                return _err27_;
 80058a2:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 80058a6:	e091      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes26_ * 8U;  // Advance by the size of the nested serialized representation.
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	00db      	lsls	r3, r3, #3
 80058ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80058ae:	4413      	add	r3, r2
 80058b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80058b2:	e07d      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (12U == out_obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 80058ba:	2b0c      	cmp	r3, #12
 80058bc:	d123      	bne.n	8005906 <uavcan_register_Value_1_0_deserialize_+0x49e>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes27_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80058be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058c0:	08db      	lsrs	r3, r3, #3
 80058c2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80058c4:	4618      	mov	r0, r3
 80058c6:	f7fc fddf 	bl	8002488 <nunavutChooseMin>
 80058ca:	4602      	mov	r2, r0
 80058cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058ce:	1a9b      	subs	r3, r3, r2
 80058d0:	61bb      	str	r3, [r7, #24]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 80058d2:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real64, &buffer[offset_bits / 8U], &_size_bytes27_);
 80058d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058d6:	08db      	lsrs	r3, r3, #3
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	4413      	add	r3, r2
 80058dc:	f107 0218 	add.w	r2, r7, #24
 80058e0:	4619      	mov	r1, r3
 80058e2:	f7ff f905 	bl	8004af0 <uavcan_primitive_array_Real64_1_0_deserialize_>
 80058e6:	4603      	mov	r3, r0
 80058e8:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
            if (_err28_ < 0)
 80058ec:	f997 3059 	ldrsb.w	r3, [r7, #89]	@ 0x59
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	da02      	bge.n	80058fa <uavcan_register_Value_1_0_deserialize_+0x492>
            {
                return _err28_;
 80058f4:	f997 3059 	ldrsb.w	r3, [r7, #89]	@ 0x59
 80058f8:	e068      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes27_ * 8U;  // Advance by the size of the nested serialized representation.
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	00db      	lsls	r3, r3, #3
 80058fe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005900:	4413      	add	r3, r2
 8005902:	667b      	str	r3, [r7, #100]	@ 0x64
 8005904:	e054      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (13U == out_obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800590c:	2b0d      	cmp	r3, #13
 800590e:	d123      	bne.n	8005958 <uavcan_register_Value_1_0_deserialize_+0x4f0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes28_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005910:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005912:	08db      	lsrs	r3, r3, #3
 8005914:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005916:	4618      	mov	r0, r3
 8005918:	f7fc fdb6 	bl	8002488 <nunavutChooseMin>
 800591c:	4602      	mov	r2, r0
 800591e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005920:	1a9b      	subs	r3, r3, r2
 8005922:	617b      	str	r3, [r7, #20]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 8005924:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real32, &buffer[offset_bits / 8U], &_size_bytes28_);
 8005926:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005928:	08db      	lsrs	r3, r3, #3
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	4413      	add	r3, r2
 800592e:	f107 0214 	add.w	r2, r7, #20
 8005932:	4619      	mov	r1, r3
 8005934:	f7fe fffe 	bl	8004934 <uavcan_primitive_array_Real32_1_0_deserialize_>
 8005938:	4603      	mov	r3, r0
 800593a:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
            if (_err29_ < 0)
 800593e:	f997 305a 	ldrsb.w	r3, [r7, #90]	@ 0x5a
 8005942:	2b00      	cmp	r3, #0
 8005944:	da02      	bge.n	800594c <uavcan_register_Value_1_0_deserialize_+0x4e4>
            {
                return _err29_;
 8005946:	f997 305a 	ldrsb.w	r3, [r7, #90]	@ 0x5a
 800594a:	e03f      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes28_ * 8U;  // Advance by the size of the nested serialized representation.
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	00db      	lsls	r3, r3, #3
 8005950:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005952:	4413      	add	r3, r2
 8005954:	667b      	str	r3, [r7, #100]	@ 0x64
 8005956:	e02b      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (14U == out_obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800595e:	2b0e      	cmp	r3, #14
 8005960:	d123      	bne.n	80059aa <uavcan_register_Value_1_0_deserialize_+0x542>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes29_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005962:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005964:	08db      	lsrs	r3, r3, #3
 8005966:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005968:	4618      	mov	r0, r3
 800596a:	f7fc fd8d 	bl	8002488 <nunavutChooseMin>
 800596e:	4602      	mov	r2, r0
 8005970:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005972:	1a9b      	subs	r3, r3, r2
 8005974:	613b      	str	r3, [r7, #16]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 8005976:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real16, &buffer[offset_bits / 8U], &_size_bytes29_);
 8005978:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800597a:	08db      	lsrs	r3, r3, #3
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	4413      	add	r3, r2
 8005980:	f107 0210 	add.w	r2, r7, #16
 8005984:	4619      	mov	r1, r3
 8005986:	f7fe feed 	bl	8004764 <uavcan_primitive_array_Real16_1_0_deserialize_>
 800598a:	4603      	mov	r3, r0
 800598c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
            if (_err30_ < 0)
 8005990:	f997 305b 	ldrsb.w	r3, [r7, #91]	@ 0x5b
 8005994:	2b00      	cmp	r3, #0
 8005996:	da02      	bge.n	800599e <uavcan_register_Value_1_0_deserialize_+0x536>
            {
                return _err30_;
 8005998:	f997 305b 	ldrsb.w	r3, [r7, #91]	@ 0x5b
 800599c:	e016      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes29_ * 8U;  // Advance by the size of the nested serialized representation.
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	00db      	lsls	r3, r3, #3
 80059a2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80059a4:	4413      	add	r3, r2
 80059a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80059a8:	e002      	b.n	80059b0 <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 80059aa:	f06f 030a 	mvn.w	r3, #10
 80059ae:	e00d      	b.n	80059cc <uavcan_register_Value_1_0_deserialize_+0x564>
    }

    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80059b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059b2:	3307      	adds	r3, #7
 80059b4:	f023 0307 	bic.w	r3, r3, #7
 80059b8:	667b      	str	r3, [r7, #100]	@ 0x64
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80059ba:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80059bc:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80059be:	f7fc fd63 	bl	8002488 <nunavutChooseMin>
 80059c2:	4603      	mov	r3, r0
 80059c4:	08da      	lsrs	r2, r3, #3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3768      	adds	r7, #104	@ 0x68
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_time_SynchronizedTimestamp_1_0_serialize_(
    const uavcan_time_SynchronizedTimestamp_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b08c      	sub	sp, #48	@ 0x30
 80059d8:	af04      	add	r7, sp, #16
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d005      	beq.n	80059f2 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x1e>
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d002      	beq.n	80059f2 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x1e>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d102      	bne.n	80059f8 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80059f2:	f06f 0301 	mvn.w	r3, #1
 80059f6:	e043      	b.n	8005a80 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	00db      	lsls	r3, r3, #3
 8005a02:	2b37      	cmp	r3, #55	@ 0x37
 8005a04:	d802      	bhi.n	8005a0c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005a06:	f06f 0302 	mvn.w	r3, #2
 8005a0a:	e039      	b.n	8005a80 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	61fb      	str	r3, [r7, #28]


    {   // truncated uint56 microsecond
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
        (void) memmove(&buffer[offset_bits / 8U], &obj->microsecond, 7U);
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	08db      	lsrs	r3, r3, #3
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	4413      	add	r3, r2
 8005a18:	68f9      	ldr	r1, [r7, #12]
 8005a1a:	2207      	movs	r2, #7
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f00e ffe6 	bl	80149ee <memmove>
        offset_bits += 56U;
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	3338      	adds	r3, #56	@ 0x38
 8005a26:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	f003 0307 	and.w	r3, r3, #7
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d021      	beq.n	8005a76 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xa2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	f003 0307 	and.w	r3, r3, #7
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	f1c3 0308 	rsb	r3, r3, #8
 8005a40:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005a42:	7dfb      	ldrb	r3, [r7, #23]
 8005a44:	9302      	str	r3, [sp, #8]
 8005a46:	f04f 0200 	mov.w	r2, #0
 8005a4a:	f04f 0300 	mov.w	r3, #0
 8005a4e:	e9cd 2300 	strd	r2, r3, [sp]
 8005a52:	69fa      	ldr	r2, [r7, #28]
 8005a54:	69b9      	ldr	r1, [r7, #24]
 8005a56:	68b8      	ldr	r0, [r7, #8]
 8005a58:	f7fc fe26 	bl	80026a8 <nunavutSetUxx>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8005a60:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	da02      	bge.n	8005a6e <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x9a>
        {
            return _err0_;
 8005a68:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005a6c:	e008      	b.n	8005a80 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
        }
        offset_bits += _pad0_;
 8005a6e:	7dfb      	ldrb	r3, [r7, #23]
 8005a70:	69fa      	ldr	r2, [r7, #28]
 8005a72:	4413      	add	r3, r2
 8005a74:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	08da      	lsrs	r2, r3, #3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3720      	adds	r7, #32
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <uavcan_register_Access_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Request_1_0_deserialize_(
    uavcan_register_Access_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b08a      	sub	sp, #40	@ 0x28
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d009      	beq.n	8005aae <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d006      	beq.n	8005aae <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d106      	bne.n	8005ab4 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d002      	beq.n	8005ab4 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005aae:	f06f 0301 	mvn.w	r3, #1
 8005ab2:	e065      	b.n	8005b80 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
    }
    if (buffer == NULL)
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <uavcan_register_Access_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005aba:	4b33      	ldr	r3, [pc, #204]	@ (8005b88 <uavcan_register_Access_Request_1_0_deserialize_+0x100>)
 8005abc:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	00db      	lsls	r3, r3, #3
 8005ac8:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8005aca:	2300      	movs	r3, #0
 8005acc:	61fb      	str	r3, [r7, #28]

    // uavcan.register.Name.1.0 name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005ace:	69fb      	ldr	r3, [r7, #28]
 8005ad0:	08db      	lsrs	r3, r3, #3
 8005ad2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7fc fcd7 	bl	8002488 <nunavutChooseMin>
 8005ada:	4602      	mov	r2, r0
 8005adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ade:	1a9b      	subs	r3, r3, r2
 8005ae0:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 8005ae2:	68f8      	ldr	r0, [r7, #12]
            &out_obj->name, &buffer[offset_bits / 8U], &_size_bytes2_);
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	08db      	lsrs	r3, r3, #3
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	4413      	add	r3, r2
 8005aec:	f107 0214 	add.w	r2, r7, #20
 8005af0:	4619      	mov	r1, r3
 8005af2:	f7fd fd6d 	bl	80035d0 <uavcan_register_Name_1_0_deserialize_>
 8005af6:	4603      	mov	r3, r0
 8005af8:	76fb      	strb	r3, [r7, #27]
        if (_err4_ < 0)
 8005afa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	da02      	bge.n	8005b08 <uavcan_register_Access_Request_1_0_deserialize_+0x80>
        {
            return _err4_;
 8005b02:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005b06:	e03b      	b.n	8005b80 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	00db      	lsls	r3, r3, #3
 8005b0c:	69fa      	ldr	r2, [r7, #28]
 8005b0e:	4413      	add	r3, r2
 8005b10:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	3307      	adds	r3, #7
 8005b16:	f023 0307 	bic.w	r3, r3, #7
 8005b1a:	61fb      	str	r3, [r7, #28]

    // uavcan.register.Value.1.0 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	08db      	lsrs	r3, r3, #3
 8005b20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b22:	4618      	mov	r0, r3
 8005b24:	f7fc fcb0 	bl	8002488 <nunavutChooseMin>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2c:	1a9b      	subs	r3, r3, r2
 8005b2e:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f503 7084 	add.w	r0, r3, #264	@ 0x108
            &out_obj->value, &buffer[offset_bits / 8U], &_size_bytes3_);
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	f107 0210 	add.w	r2, r7, #16
 8005b42:	4619      	mov	r1, r3
 8005b44:	f7ff fc90 	bl	8005468 <uavcan_register_Value_1_0_deserialize_>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	76bb      	strb	r3, [r7, #26]
        if (_err5_ < 0)
 8005b4c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	da02      	bge.n	8005b5a <uavcan_register_Access_Request_1_0_deserialize_+0xd2>
        {
            return _err5_;
 8005b54:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8005b58:	e012      	b.n	8005b80 <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	00db      	lsls	r3, r3, #3
 8005b5e:	69fa      	ldr	r2, [r7, #28]
 8005b60:	4413      	add	r3, r2
 8005b62:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	3307      	adds	r3, #7
 8005b68:	f023 0307 	bic.w	r3, r3, #7
 8005b6c:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8005b6e:	6a39      	ldr	r1, [r7, #32]
 8005b70:	69f8      	ldr	r0, [r7, #28]
 8005b72:	f7fc fc89 	bl	8002488 <nunavutChooseMin>
 8005b76:	4603      	mov	r3, r0
 8005b78:	08da      	lsrs	r2, r3, #3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3728      	adds	r7, #40	@ 0x28
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	08018a50 	.word	0x08018a50

08005b8c <uavcan_register_Access_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Response_1_0_serialize_(
    const uavcan_register_Access_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b08e      	sub	sp, #56	@ 0x38
 8005b90:	af04      	add	r7, sp, #16
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d005      	beq.n	8005baa <uavcan_register_Access_Response_1_0_serialize_+0x1e>
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d002      	beq.n	8005baa <uavcan_register_Access_Response_1_0_serialize_+0x1e>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d102      	bne.n	8005bb0 <uavcan_register_Access_Response_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005baa:	f06f 0301 	mvn.w	r3, #1
 8005bae:	e0f0      	b.n	8005d92 <uavcan_register_Access_Response_1_0_serialize_+0x206>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 2136UL)
 8005bb6:	6a3b      	ldr	r3, [r7, #32]
 8005bb8:	00db      	lsls	r3, r3, #3
 8005bba:	f640 0257 	movw	r2, #2135	@ 0x857
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d802      	bhi.n	8005bc8 <uavcan_register_Access_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005bc2:	f06f 0302 	mvn.w	r3, #2
 8005bc6:	e0e4      	b.n	8005d92 <uavcan_register_Access_Response_1_0_serialize_+0x206>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.time.SynchronizedTimestamp.1.0 timestamp
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes4_ = 7UL;  // Nested object (max) size, in bytes.
 8005bcc:	2307      	movs	r3, #7
 8005bce:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 8005bd0:	68f8      	ldr	r0, [r7, #12]
            &obj->timestamp, &buffer[offset_bits / 8U], &_size_bytes4_);
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd4:	08db      	lsrs	r3, r3, #3
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 8005bd6:	68ba      	ldr	r2, [r7, #8]
 8005bd8:	4413      	add	r3, r2
 8005bda:	f107 0214 	add.w	r2, r7, #20
 8005bde:	4619      	mov	r1, r3
 8005be0:	f7ff fef8 	bl	80059d4 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>
 8005be4:	4603      	mov	r3, r0
 8005be6:	77fb      	strb	r3, [r7, #31]
        if (_err6_ < 0)
 8005be8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	da02      	bge.n	8005bf6 <uavcan_register_Access_Response_1_0_serialize_+0x6a>
        {
            return _err6_;
 8005bf0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005bf4:	e0cd      	b.n	8005d92 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) == 56ULL);
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	00db      	lsls	r3, r3, #3
 8005bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bfc:	4413      	add	r3, r2
 8005bfe:	627b      	str	r3, [r7, #36]	@ 0x24


    {   // saturated bool mutable
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
        buffer[offset_bits / 8U] = obj->_mutable ? 1U : 0U;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	7a1b      	ldrb	r3, [r3, #8]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d001      	beq.n	8005c0c <uavcan_register_Access_Response_1_0_serialize_+0x80>
 8005c08:	2101      	movs	r1, #1
 8005c0a:	e000      	b.n	8005c0e <uavcan_register_Access_Response_1_0_serialize_+0x82>
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c10:	08db      	lsrs	r3, r3, #3
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	4413      	add	r3, r2
 8005c16:	460a      	mov	r2, r1
 8005c18:	701a      	strb	r2, [r3, #0]
        offset_bits += 1U;
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	627b      	str	r3, [r7, #36]	@ 0x24



    {   // saturated bool persistent
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
        if (obj->persistent)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	7a5b      	ldrb	r3, [r3, #9]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d013      	beq.n	8005c50 <uavcan_register_Access_Response_1_0_serialize_+0xc4>
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] | (1U << (offset_bits % 8U)));
 8005c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2a:	08db      	lsrs	r3, r3, #3
 8005c2c:	68ba      	ldr	r2, [r7, #8]
 8005c2e:	4413      	add	r3, r2
 8005c30:	7819      	ldrb	r1, [r3, #0]
 8005c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c34:	f003 0307 	and.w	r3, r3, #7
 8005c38:	2201      	movs	r2, #1
 8005c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3e:	b2da      	uxtb	r2, r3
 8005c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c42:	08db      	lsrs	r3, r3, #3
 8005c44:	68b8      	ldr	r0, [r7, #8]
 8005c46:	4403      	add	r3, r0
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	b2d2      	uxtb	r2, r2
 8005c4c:	701a      	strb	r2, [r3, #0]
 8005c4e:	e014      	b.n	8005c7a <uavcan_register_Access_Response_1_0_serialize_+0xee>
        }
        else
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] & ~(1U << (offset_bits % 8U)));
 8005c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c52:	08db      	lsrs	r3, r3, #3
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	4413      	add	r3, r2
 8005c58:	7819      	ldrb	r1, [r3, #0]
 8005c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5c:	f003 0307 	and.w	r3, r3, #7
 8005c60:	2201      	movs	r2, #1
 8005c62:	fa02 f303 	lsl.w	r3, r2, r3
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	43db      	mvns	r3, r3
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6e:	08db      	lsrs	r3, r3, #3
 8005c70:	68b8      	ldr	r0, [r7, #8]
 8005c72:	4403      	add	r3, r0
 8005c74:	400a      	ands	r2, r1
 8005c76:	b2d2      	uxtb	r2, r2
 8005c78:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 1U;
 8005c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	627b      	str	r3, [r7, #36]	@ 0x24



    {   // void6
        NUNAVUT_ASSERT((offset_bits + 6ULL) <= (capacity_bytes * 8U));
        const int8_t _err7_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, 6U);  // Optimize?
 8005c80:	2306      	movs	r3, #6
 8005c82:	9302      	str	r3, [sp, #8]
 8005c84:	f04f 0200 	mov.w	r2, #0
 8005c88:	f04f 0300 	mov.w	r3, #0
 8005c8c:	e9cd 2300 	strd	r2, r3, [sp]
 8005c90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c92:	6a39      	ldr	r1, [r7, #32]
 8005c94:	68b8      	ldr	r0, [r7, #8]
 8005c96:	f7fc fd07 	bl	80026a8 <nunavutSetUxx>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	77bb      	strb	r3, [r7, #30]
        if (_err7_ < 0)
 8005c9e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	da02      	bge.n	8005cac <uavcan_register_Access_Response_1_0_serialize_+0x120>
        {
            return _err7_;
 8005ca6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005caa:	e072      	b.n	8005d92 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += 6UL;
 8005cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cae:	3306      	adds	r3, #6
 8005cb0:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb4:	f003 0307 	and.w	r3, r3, #7
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d021      	beq.n	8005d00 <uavcan_register_Access_Response_1_0_serialize_+0x174>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8005cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	f003 0307 	and.w	r3, r3, #7
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	f1c3 0308 	rsb	r3, r3, #8
 8005cca:	777b      	strb	r3, [r7, #29]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err8_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8005ccc:	7f7b      	ldrb	r3, [r7, #29]
 8005cce:	9302      	str	r3, [sp, #8]
 8005cd0:	f04f 0200 	mov.w	r2, #0
 8005cd4:	f04f 0300 	mov.w	r3, #0
 8005cd8:	e9cd 2300 	strd	r2, r3, [sp]
 8005cdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cde:	6a39      	ldr	r1, [r7, #32]
 8005ce0:	68b8      	ldr	r0, [r7, #8]
 8005ce2:	f7fc fce1 	bl	80026a8 <nunavutSetUxx>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	773b      	strb	r3, [r7, #28]
        if (_err8_ < 0)
 8005cea:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	da02      	bge.n	8005cf8 <uavcan_register_Access_Response_1_0_serialize_+0x16c>
        {
            return _err8_;
 8005cf2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8005cf6:	e04c      	b.n	8005d92 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += _pad2_;
 8005cf8:	7f7b      	ldrb	r3, [r7, #29]
 8005cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cfc:	4413      	add	r3, r2
 8005cfe:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.register.Value.1.0 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2072ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes5_ = 259UL;  // Nested object (max) size, in bytes.
 8005d00:	f240 1303 	movw	r3, #259	@ 0x103
 8005d04:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f103 0010 	add.w	r0, r3, #16
            &obj->value, &buffer[offset_bits / 8U], &_size_bytes5_);
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0e:	08db      	lsrs	r3, r3, #3
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	4413      	add	r3, r2
 8005d14:	f107 0210 	add.w	r2, r7, #16
 8005d18:	4619      	mov	r1, r3
 8005d1a:	f7ff f945 	bl	8004fa8 <uavcan_register_Value_1_0_serialize_>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	76fb      	strb	r3, [r7, #27]
        if (_err9_ < 0)
 8005d22:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	da02      	bge.n	8005d30 <uavcan_register_Access_Response_1_0_serialize_+0x1a4>
        {
            return _err9_;
 8005d2a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005d2e:	e030      	b.n	8005d92 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2072ULL);
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	00db      	lsls	r3, r3, #3
 8005d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d36:	4413      	add	r3, r2
 8005d38:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d3c:	f003 0307 	and.w	r3, r3, #7
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d021      	beq.n	8005d88 <uavcan_register_Access_Response_1_0_serialize_+0x1fc>
    {
        const uint8_t _pad3_ = (uint8_t)(8U - offset_bits % 8U);
 8005d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	f003 0307 	and.w	r3, r3, #7
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	f1c3 0308 	rsb	r3, r3, #8
 8005d52:	76bb      	strb	r3, [r7, #26]
        NUNAVUT_ASSERT(_pad3_ > 0);
        const int8_t _err10_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad3_);  // Optimize?
 8005d54:	7ebb      	ldrb	r3, [r7, #26]
 8005d56:	9302      	str	r3, [sp, #8]
 8005d58:	f04f 0200 	mov.w	r2, #0
 8005d5c:	f04f 0300 	mov.w	r3, #0
 8005d60:	e9cd 2300 	strd	r2, r3, [sp]
 8005d64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d66:	6a39      	ldr	r1, [r7, #32]
 8005d68:	68b8      	ldr	r0, [r7, #8]
 8005d6a:	f7fc fc9d 	bl	80026a8 <nunavutSetUxx>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	767b      	strb	r3, [r7, #25]
        if (_err10_ < 0)
 8005d72:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	da02      	bge.n	8005d80 <uavcan_register_Access_Response_1_0_serialize_+0x1f4>
        {
            return _err10_;
 8005d7a:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005d7e:	e008      	b.n	8005d92 <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += _pad3_;
 8005d80:	7ebb      	ldrb	r3, [r7, #26]
 8005d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d84:	4413      	add	r3, r2
 8005d86:	627b      	str	r3, [r7, #36]	@ 0x24

    NUNAVUT_ASSERT(offset_bits >= 72ULL);
    NUNAVUT_ASSERT(offset_bits <= 2136ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8a:	08da      	lsrs	r2, r3, #3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3728      	adds	r7, #40	@ 0x28
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <uavcan_node_Version_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Version_1_0_serialize_(
    const uavcan_node_Version_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b08c      	sub	sp, #48	@ 0x30
 8005d9e:	af04      	add	r7, sp, #16
 8005da0:	60f8      	str	r0, [r7, #12]
 8005da2:	60b9      	str	r1, [r7, #8]
 8005da4:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d005      	beq.n	8005db8 <uavcan_node_Version_1_0_serialize_+0x1e>
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d002      	beq.n	8005db8 <uavcan_node_Version_1_0_serialize_+0x1e>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d102      	bne.n	8005dbe <uavcan_node_Version_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005db8:	f06f 0301 	mvn.w	r3, #1
 8005dbc:	e04b      	b.n	8005e56 <uavcan_node_Version_1_0_serialize_+0xbc>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 16UL)
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	2b0f      	cmp	r3, #15
 8005dca:	d802      	bhi.n	8005dd2 <uavcan_node_Version_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005dcc:	f06f 0302 	mvn.w	r3, #2
 8005dd0:	e041      	b.n	8005e56 <uavcan_node_Version_1_0_serialize_+0xbc>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	61fb      	str	r3, [r7, #28]

    {   // saturated uint8 major
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->major);  // C std, 6.3.1.3 Signed and unsigned integers
 8005dd6:	69fb      	ldr	r3, [r7, #28]
 8005dd8:	08db      	lsrs	r3, r3, #3
 8005dda:	68ba      	ldr	r2, [r7, #8]
 8005ddc:	4413      	add	r3, r2
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	7812      	ldrb	r2, [r2, #0]
 8005de2:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	3308      	adds	r3, #8
 8005de8:	61fb      	str	r3, [r7, #28]

    {   // saturated uint8 minor
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->minor);  // C std, 6.3.1.3 Signed and unsigned integers
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	08db      	lsrs	r3, r3, #3
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	4413      	add	r3, r2
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	7852      	ldrb	r2, [r2, #1]
 8005df6:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	3308      	adds	r3, #8
 8005dfc:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	f003 0307 	and.w	r3, r3, #7
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d021      	beq.n	8005e4c <uavcan_node_Version_1_0_serialize_+0xb2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	f003 0307 	and.w	r3, r3, #7
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	f1c3 0308 	rsb	r3, r3, #8
 8005e16:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005e18:	7dfb      	ldrb	r3, [r7, #23]
 8005e1a:	9302      	str	r3, [sp, #8]
 8005e1c:	f04f 0200 	mov.w	r2, #0
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	e9cd 2300 	strd	r2, r3, [sp]
 8005e28:	69fa      	ldr	r2, [r7, #28]
 8005e2a:	69b9      	ldr	r1, [r7, #24]
 8005e2c:	68b8      	ldr	r0, [r7, #8]
 8005e2e:	f7fc fc3b 	bl	80026a8 <nunavutSetUxx>
 8005e32:	4603      	mov	r3, r0
 8005e34:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8005e36:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	da02      	bge.n	8005e44 <uavcan_node_Version_1_0_serialize_+0xaa>
        {
            return _err0_;
 8005e3e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005e42:	e008      	b.n	8005e56 <uavcan_node_Version_1_0_serialize_+0xbc>
        }
        offset_bits += _pad0_;
 8005e44:	7dfb      	ldrb	r3, [r7, #23]
 8005e46:	69fa      	ldr	r2, [r7, #28]
 8005e48:	4413      	add	r3, r2
 8005e4a:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 16ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	08da      	lsrs	r2, r3, #3
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3720      	adds	r7, #32
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
	...

08005e60 <uavcan_node_GetInfo_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Request_1_0_deserialize_(
    uavcan_node_GetInfo_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b085      	sub	sp, #20
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d009      	beq.n	8005e86 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x26>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d006      	beq.n	8005e86 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x26>
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d106      	bne.n	8005e8c <uavcan_node_GetInfo_Request_1_0_deserialize_+0x2c>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d002      	beq.n	8005e8c <uavcan_node_GetInfo_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005e86:	f06f 0301 	mvn.w	r3, #1
 8005e8a:	e008      	b.n	8005e9e <uavcan_node_GetInfo_Request_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d101      	bne.n	8005e96 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005e92:	4b06      	ldr	r3, [pc, #24]	@ (8005eac <uavcan_node_GetInfo_Request_1_0_deserialize_+0x4c>)
 8005e94:	60bb      	str	r3, [r7, #8]
    }

    *inout_buffer_size_bytes = 0U;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3714      	adds	r7, #20
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	08018a50 	.word	0x08018a50

08005eb0 <uavcan_node_GetInfo_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Response_1_0_serialize_(
    const uavcan_node_GetInfo_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b090      	sub	sp, #64	@ 0x40
 8005eb4:	af04      	add	r7, sp, #16
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d005      	beq.n	8005ece <uavcan_node_GetInfo_Response_1_0_serialize_+0x1e>
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d002      	beq.n	8005ece <uavcan_node_GetInfo_Response_1_0_serialize_+0x1e>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d102      	bne.n	8005ed4 <uavcan_node_GetInfo_Response_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005ece:	f06f 0301 	mvn.w	r3, #1
 8005ed2:	e16b      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
    if ((8U * (size_t) capacity_bytes) < 2504UL)
 8005eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	f640 12c7 	movw	r2, #2503	@ 0x9c7
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d802      	bhi.n	8005eec <uavcan_node_GetInfo_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005ee6:	f06f 0302 	mvn.w	r3, #2
 8005eea:	e15f      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005eec:	2300      	movs	r3, #0
 8005eee:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.node.Version.1.0 protocol_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 2UL;  // Nested object (max) size, in bytes.
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_node_Version_1_0_serialize_(
 8005ef4:	68f8      	ldr	r0, [r7, #12]
            &obj->protocol_version, &buffer[offset_bits / 8U], &_size_bytes0_);
 8005ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef8:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_node_Version_1_0_serialize_(
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	4413      	add	r3, r2
 8005efe:	f107 0218 	add.w	r2, r7, #24
 8005f02:	4619      	mov	r1, r3
 8005f04:	f7ff ff49 	bl	8005d9a <uavcan_node_Version_1_0_serialize_>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (_err0_ < 0)
 8005f0e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	da02      	bge.n	8005f1c <uavcan_node_GetInfo_Response_1_0_serialize_+0x6c>
        {
            return _err0_;
 8005f16:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005f1a:	e147      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 16ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	00db      	lsls	r3, r3, #3
 8005f20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f22:	4413      	add	r3, r2
 8005f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f28:	f003 0307 	and.w	r3, r3, #7
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d025      	beq.n	8005f7c <uavcan_node_GetInfo_Response_1_0_serialize_+0xcc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	f003 0307 	and.w	r3, r3, #7
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	f1c3 0308 	rsb	r3, r3, #8
 8005f3e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005f42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f46:	9302      	str	r3, [sp, #8]
 8005f48:	f04f 0200 	mov.w	r2, #0
 8005f4c:	f04f 0300 	mov.w	r3, #0
 8005f50:	e9cd 2300 	strd	r2, r3, [sp]
 8005f54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f58:	68b8      	ldr	r0, [r7, #8]
 8005f5a:	f7fc fba5 	bl	80026a8 <nunavutSetUxx>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (_err1_ < 0)
 8005f64:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	da02      	bge.n	8005f72 <uavcan_node_GetInfo_Response_1_0_serialize_+0xc2>
        {
            return _err1_;
 8005f6c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8005f70:	e11c      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad0_;
 8005f72:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f78:	4413      	add	r3, r2
 8005f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.node.Version.1.0 hardware_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 2UL;  // Nested object (max) size, in bytes.
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_node_Version_1_0_serialize_(
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	1c98      	adds	r0, r3, #2
            &obj->hardware_version, &buffer[offset_bits / 8U], &_size_bytes1_);
 8005f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f86:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_node_Version_1_0_serialize_(
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	f107 0214 	add.w	r2, r7, #20
 8005f90:	4619      	mov	r1, r3
 8005f92:	f7ff ff02 	bl	8005d9a <uavcan_node_Version_1_0_serialize_>
 8005f96:	4603      	mov	r3, r0
 8005f98:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (_err2_ < 0)
 8005f9c:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	da02      	bge.n	8005faa <uavcan_node_GetInfo_Response_1_0_serialize_+0xfa>
        {
            return _err2_;
 8005fa4:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8005fa8:	e100      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 16ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	00db      	lsls	r3, r3, #3
 8005fae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fb0:	4413      	add	r3, r2
 8005fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb6:	f003 0307 	and.w	r3, r3, #7
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d025      	beq.n	800600a <uavcan_node_GetInfo_Response_1_0_serialize_+0x15a>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8005fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	f1c3 0308 	rsb	r3, r3, #8
 8005fcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8005fd0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005fd4:	9302      	str	r3, [sp, #8]
 8005fd6:	f04f 0200 	mov.w	r2, #0
 8005fda:	f04f 0300 	mov.w	r3, #0
 8005fde:	e9cd 2300 	strd	r2, r3, [sp]
 8005fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fe4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fe6:	68b8      	ldr	r0, [r7, #8]
 8005fe8:	f7fc fb5e 	bl	80026a8 <nunavutSetUxx>
 8005fec:	4603      	mov	r3, r0
 8005fee:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (_err3_ < 0)
 8005ff2:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	da02      	bge.n	8006000 <uavcan_node_GetInfo_Response_1_0_serialize_+0x150>
        {
            return _err3_;
 8005ffa:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8005ffe:	e0d5      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad1_;
 8006000:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006004:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006006:	4413      	add	r3, r2
 8006008:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // uavcan.node.Version.1.0 software_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 2UL;  // Nested object (max) size, in bytes.
 800600a:	2302      	movs	r3, #2
 800600c:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err4_ = uavcan_node_Version_1_0_serialize_(
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	1d18      	adds	r0, r3, #4
            &obj->software_version, &buffer[offset_bits / 8U], &_size_bytes2_);
 8006012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006014:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_node_Version_1_0_serialize_(
 8006016:	68ba      	ldr	r2, [r7, #8]
 8006018:	4413      	add	r3, r2
 800601a:	f107 0210 	add.w	r2, r7, #16
 800601e:	4619      	mov	r1, r3
 8006020:	f7ff febb 	bl	8005d9a <uavcan_node_Version_1_0_serialize_>
 8006024:	4603      	mov	r3, r0
 8006026:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        if (_err4_ < 0)
 800602a:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800602e:	2b00      	cmp	r3, #0
 8006030:	da02      	bge.n	8006038 <uavcan_node_GetInfo_Response_1_0_serialize_+0x188>
        {
            return _err4_;
 8006032:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8006036:	e0b9      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) == 16ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	00db      	lsls	r3, r3, #3
 800603c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800603e:	4413      	add	r3, r2
 8006040:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // saturated uint64 software_vcs_revision_id
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 64ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->software_vcs_revision_id, 8U);
 8006042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006044:	08db      	lsrs	r3, r3, #3
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	18d0      	adds	r0, r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	3308      	adds	r3, #8
 800604e:	2208      	movs	r2, #8
 8006050:	4619      	mov	r1, r3
 8006052:	f00e fccc 	bl	80149ee <memmove>
        offset_bits += 64U;
 8006056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006058:	3340      	adds	r3, #64	@ 0x40
 800605a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    {   // saturated uint8[16] unique_id
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 128ULL) <= (capacity_bytes * 8U));
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 16UL * 8U, &obj->unique_id[0], 0U);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	3310      	adds	r3, #16
 8006060:	2200      	movs	r2, #0
 8006062:	9200      	str	r2, [sp, #0]
 8006064:	2280      	movs	r2, #128	@ 0x80
 8006066:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006068:	68b8      	ldr	r0, [r7, #8]
 800606a:	f7fc fa39 	bl	80024e0 <nunavutCopyBits>
        offset_bits += 16UL * 8U;
 800606e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006070:	3380      	adds	r3, #128	@ 0x80
 8006072:	62fb      	str	r3, [r7, #44]	@ 0x2c


    {   // saturated uint8[<=50] name
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 408ULL) <= (capacity_bytes * 8U));
        if (obj->name.count > 50)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006078:	2b32      	cmp	r3, #50	@ 0x32
 800607a:	d902      	bls.n	8006082 <uavcan_node_GetInfo_Response_1_0_serialize_+0x1d2>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800607c:	f06f 0309 	mvn.w	r3, #9
 8006080:	e094      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->name.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006088:	08db      	lsrs	r3, r3, #3
 800608a:	68ba      	ldr	r2, [r7, #8]
 800608c:	4413      	add	r3, r2
 800608e:	b2ca      	uxtb	r2, r1
 8006090:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8006092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006094:	3308      	adds	r3, #8
 8006096:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->name.count * 8U, &obj->name.elements[0], 0U);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609c:	00da      	lsls	r2, r3, #3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	3320      	adds	r3, #32
 80060a2:	2100      	movs	r1, #0
 80060a4:	9100      	str	r1, [sp, #0]
 80060a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060a8:	68b8      	ldr	r0, [r7, #8]
 80060aa:	f7fc fa19 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->name.count * 8U;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b2:	00db      	lsls	r3, r3, #3
 80060b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060b6:	4413      	add	r3, r2
 80060b8:	62fb      	str	r3, [r7, #44]	@ 0x2c


    {   // saturated uint64[<=1] software_image_crc
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 72ULL) <= (capacity_bytes * 8U));
        if (obj->software_image_crc.count > 1)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d902      	bls.n	80060c8 <uavcan_node_GetInfo_Response_1_0_serialize_+0x218>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80060c2:	f06f 0309 	mvn.w	r3, #9
 80060c6:	e071      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->software_image_crc.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 80060cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ce:	08db      	lsrs	r3, r3, #3
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	4413      	add	r3, r2
 80060d4:	b2ca      	uxtb	r2, r1
 80060d6:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80060d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060da:	3308      	adds	r3, #8
 80060dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->software_image_crc.count * 64UL, &obj->software_image_crc.elements[0], 0U);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e2:	019a      	lsls	r2, r3, #6
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	3358      	adds	r3, #88	@ 0x58
 80060e8:	2100      	movs	r1, #0
 80060ea:	9100      	str	r1, [sp, #0]
 80060ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060ee:	68b8      	ldr	r0, [r7, #8]
 80060f0:	f7fc f9f6 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->software_image_crc.count * 64UL;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060f8:	019b      	lsls	r3, r3, #6
 80060fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060fc:	4413      	add	r3, r2
 80060fe:	62fb      	str	r3, [r7, #44]	@ 0x2c


    {   // saturated uint8[<=222] certificate_of_authenticity
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 1784ULL) <= (capacity_bytes * 8U));
        if (obj->certificate_of_authenticity.count > 222)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8006106:	2bde      	cmp	r3, #222	@ 0xde
 8006108:	d902      	bls.n	8006110 <uavcan_node_GetInfo_Response_1_0_serialize_+0x260>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800610a:	f06f 0309 	mvn.w	r3, #9
 800610e:	e04d      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->certificate_of_authenticity.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f8d3 1148 	ldr.w	r1, [r3, #328]	@ 0x148
 8006116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006118:	08db      	lsrs	r3, r3, #3
 800611a:	68ba      	ldr	r2, [r7, #8]
 800611c:	4413      	add	r3, r2
 800611e:	b2ca      	uxtb	r2, r1
 8006120:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8006122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006124:	3308      	adds	r3, #8
 8006126:	62fb      	str	r3, [r7, #44]	@ 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->certificate_of_authenticity.count * 8U, &obj->certificate_of_authenticity.elements[0], 0U);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800612e:	00da      	lsls	r2, r3, #3
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	3368      	adds	r3, #104	@ 0x68
 8006134:	2100      	movs	r1, #0
 8006136:	9100      	str	r1, [sp, #0]
 8006138:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800613a:	68b8      	ldr	r0, [r7, #8]
 800613c:	f7fc f9d0 	bl	80024e0 <nunavutCopyBits>
        offset_bits += obj->certificate_of_authenticity.count * 8U;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8006146:	00db      	lsls	r3, r3, #3
 8006148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800614a:	4413      	add	r3, r2
 800614c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800614e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006150:	f003 0307 	and.w	r3, r3, #7
 8006154:	2b00      	cmp	r3, #0
 8006156:	d024      	beq.n	80061a2 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2f2>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8006158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615a:	b2db      	uxtb	r3, r3
 800615c:	f003 0307 	and.w	r3, r3, #7
 8006160:	b2db      	uxtb	r3, r3
 8006162:	f1c3 0308 	rsb	r3, r3, #8
 8006166:	f887 3020 	strb.w	r3, [r7, #32]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 800616a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800616e:	9302      	str	r3, [sp, #8]
 8006170:	f04f 0200 	mov.w	r2, #0
 8006174:	f04f 0300 	mov.w	r3, #0
 8006178:	e9cd 2300 	strd	r2, r3, [sp]
 800617c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800617e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006180:	68b8      	ldr	r0, [r7, #8]
 8006182:	f7fc fa91 	bl	80026a8 <nunavutSetUxx>
 8006186:	4603      	mov	r3, r0
 8006188:	77fb      	strb	r3, [r7, #31]
        if (_err5_ < 0)
 800618a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800618e:	2b00      	cmp	r3, #0
 8006190:	da02      	bge.n	8006198 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2e8>
        {
            return _err5_;
 8006192:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006196:	e009      	b.n	80061ac <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad2_;
 8006198:	f897 3020 	ldrb.w	r3, [r7, #32]
 800619c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800619e:	4413      	add	r3, r2
 80061a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    NUNAVUT_ASSERT(offset_bits >= 264ULL);
    NUNAVUT_ASSERT(offset_bits <= 2504ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80061a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061a4:	08da      	lsrs	r2, r3, #3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3730      	adds	r7, #48	@ 0x30
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
	  __r._M_ptr = nullptr;
	}

      __shared_ptr(const __shared_ptr&) noexcept = default;
      __shared_ptr& operator=(const __shared_ptr&) noexcept = default;
      ~__shared_ptr() = default;
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b082      	sub	sp, #8
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	3304      	adds	r3, #4
 80061c0:	4618      	mov	r0, r3
 80061c2:	f001 fb6f 	bl	80078a4 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4618      	mov	r0, r3
 80061ca:	3708      	adds	r7, #8
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      constexpr __shared_count() noexcept : _M_pi(0)
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	601a      	str	r2, [r3, #0]
      { }
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4618      	mov	r0, r3
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <error_handler>:

std::byte buffer[sizeof(CyphalInterface) + sizeof(G4CAN) + sizeof(SystemAllocator)];
std::shared_ptr<CyphalInterface> interface;


void error_handler() { Error_Handler(); }
 80061ec:	b580      	push	{r7, lr}
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	f7fb ff93 	bl	800211a <Error_Handler>
 80061f4:	bf00      	nop
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <micros_64>:
uint64_t micros_64() { return HAL_GetTick() * 1000; }
 80061f8:	b5b0      	push	{r4, r5, r7, lr}
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	f004 fab6 	bl	800a76c <HAL_GetTick>
 8006200:	4603      	mov	r3, r0
 8006202:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006206:	fb02 f303 	mul.w	r3, r2, r3
 800620a:	2200      	movs	r2, #0
 800620c:	461c      	mov	r4, r3
 800620e:	4615      	mov	r5, r2
 8006210:	4622      	mov	r2, r4
 8006212:	462b      	mov	r3, r5
 8006214:	4610      	mov	r0, r2
 8006216:	4619      	mov	r1, r3
 8006218:	bdb0      	pop	{r4, r5, r7, pc}

0800621a <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>:
      __shared_ptr(const __shared_ptr&) noexcept = default;
 800621a:	b580      	push	{r7, lr}
 800621c:	b082      	sub	sp, #8
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	6039      	str	r1, [r7, #0]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	601a      	str	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	1d1a      	adds	r2, r3, #4
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	3304      	adds	r3, #4
 8006234:	4619      	mov	r1, r3
 8006236:	4610      	mov	r0, r2
 8006238:	f001 fba6 	bl	8007988 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>:
       *  @brief  Construct an empty %shared_ptr.
       *  @post   use_count()==0 && get()==0
       */
      constexpr shared_ptr() noexcept : __shared_ptr<_Tp>() { }

      shared_ptr(const shared_ptr&) noexcept = default; ///< Copy constructor
 8006246:	b580      	push	{r7, lr}
 8006248:	b082      	sub	sp, #8
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
 800624e:	6039      	str	r1, [r7, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	683a      	ldr	r2, [r7, #0]
 8006254:	4611      	mov	r1, r2
 8006256:	4618      	mov	r0, r3
 8006258:	f7ff ffdf 	bl	800621a <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4618      	mov	r0, r3
 8006260:	3708      	adds	r7, #8
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>:
    class shared_ptr : public __shared_ptr<_Tp>
 8006266:	b580      	push	{r7, lr}
 8006268:	b082      	sub	sp, #8
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4618      	mov	r0, r3
 8006272:	f7ff ff9f 	bl	80061b4 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4618      	mov	r0, r3
 800627a:	3708      	adds	r7, #8
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
UtilityConfig utilities(micros_64, error_handler);

class HBeatReader: public AbstractSubscription<HBeat> {
public:
    HBeatReader(InterfacePtr interface): AbstractSubscription<HBeat>(interface,
 8006280:	b590      	push	{r4, r7, lr}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
        uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_
    ) {};
 800628a:	687c      	ldr	r4, [r7, #4]
 800628c:	f107 0308 	add.w	r3, r7, #8
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	4618      	mov	r0, r3
 8006294:	f7ff ffd7 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8006298:	f107 0308 	add.w	r3, r7, #8
 800629c:	f641 5255 	movw	r2, #7509	@ 0x1d55
 80062a0:	4619      	mov	r1, r3
 80062a2:	4620      	mov	r0, r4
 80062a4:	f001 fb87 	bl	80079b6 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>
 80062a8:	f107 0308 	add.w	r3, r7, #8
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7ff ffda 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80062b2:	4a04      	ldr	r2, [pc, #16]	@ (80062c4 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	601a      	str	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4618      	mov	r0, r3
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd90      	pop	{r4, r7, pc}
 80062c2:	bf00      	nop
 80062c4:	08018ad8 	.word	0x08018ad8

080062c8 <_ZN11HBeatReader7handlerERK25uavcan_node_Heartbeat_1_0P16CanardRxTransfer>:
    void handler(const uavcan_node_Heartbeat_1_0& hbeat, CanardRxTransfer* transfer) override {}
 80062c8:	b480      	push	{r7}
 80062ca:	b085      	sub	sp, #20
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	bf00      	nop
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
static float vel_set;
static float pos_set;

class JSReader: public AbstractSubscription<JS_msg> {
public:
	JSReader(InterfacePtr interface): AbstractSubscription<JS_msg>(interface,
 80062e0:	b590      	push	{r4, r7, lr}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
        // Тут параметры - port_id, transfer kind или только port_id
		JS_SUB_PORT_ID
    ) {};
 80062ea:	687c      	ldr	r4, [r7, #4]
 80062ec:	f107 0308 	add.w	r3, r7, #8
 80062f0:	6839      	ldr	r1, [r7, #0]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7ff ffa7 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80062f8:	f107 0308 	add.w	r3, r7, #8
 80062fc:	f240 4266 	movw	r2, #1126	@ 0x466
 8006300:	4619      	mov	r1, r3
 8006302:	4620      	mov	r0, r4
 8006304:	f001 fb75 	bl	80079f2 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>
 8006308:	f107 0308 	add.w	r3, r7, #8
 800630c:	4618      	mov	r0, r3
 800630e:	f7ff ffaa 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8006312:	4a04      	ldr	r2, [pc, #16]	@ (8006324 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	601a      	str	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4618      	mov	r0, r3
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	bd90      	pop	{r4, r7, pc}
 8006322:	bf00      	nop
 8006324:	08018ab8 	.word	0x08018ab8

08006328 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer>:
    void handler(const reg_udral_physics_kinematics_rotation_Planar_0_1& js_in, CanardRxTransfer* transfer) override
 8006328:	b590      	push	{r4, r7, lr}
 800632a:	b087      	sub	sp, #28
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
    {

    	vel_moveit = js_in.angular_velocity.radian_per_second;
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	4a59      	ldr	r2, [pc, #356]	@ (80064a0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x178>)
 800633a:	6013      	str	r3, [r2, #0]
    	pos_moveit = js_in.angular_position.radian;
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a58      	ldr	r2, [pc, #352]	@ (80064a4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x17c>)
 8006342:	6013      	str	r3, [r2, #0]
    	pos_actual = steps_to_rads(tmc5160_position_read(), jc.full_steps);
 8006344:	f003 fe06 	bl	8009f54 <tmc5160_position_read>
 8006348:	4603      	mov	r3, r0
 800634a:	4a57      	ldr	r2, [pc, #348]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 800634c:	6852      	ldr	r2, [r2, #4]
 800634e:	4611      	mov	r1, r2
 8006350:	4618      	mov	r0, r3
 8006352:	f004 f91d 	bl	800a590 <steps_to_rads>
 8006356:	eef0 7a40 	vmov.f32	s15, s0
 800635a:	4b54      	ldr	r3, [pc, #336]	@ (80064ac <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x184>)
 800635c:	edc3 7a00 	vstr	s15, [r3]
    	vel_actual = steps_to_rads(tmc5160_velocity_read(), jc.full_steps);
 8006360:	f003 fe32 	bl	8009fc8 <tmc5160_velocity_read>
 8006364:	4603      	mov	r3, r0
 8006366:	4a50      	ldr	r2, [pc, #320]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 8006368:	6852      	ldr	r2, [r2, #4]
 800636a:	4611      	mov	r1, r2
 800636c:	4618      	mov	r0, r3
 800636e:	f004 f90f 	bl	800a590 <steps_to_rads>
 8006372:	eef0 7a40 	vmov.f32	s15, s0
 8006376:	4b4e      	ldr	r3, [pc, #312]	@ (80064b0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x188>)
 8006378:	edc3 7a00 	vstr	s15, [r3]
    	float Kd = 2.0;
 800637c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006380:	617b      	str	r3, [r7, #20]

    	pos_set = steps_to_rads(rad_to_steps(js_in.angular_position.radian, jc.full_steps), jc.full_steps);
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	edd3 7a00 	vldr	s15, [r3]
 8006388:	4b47      	ldr	r3, [pc, #284]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	4618      	mov	r0, r3
 800638e:	eeb0 0a67 	vmov.f32	s0, s15
 8006392:	f004 f931 	bl	800a5f8 <rad_to_steps>
 8006396:	4603      	mov	r3, r0
 8006398:	4a43      	ldr	r2, [pc, #268]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 800639a:	6852      	ldr	r2, [r2, #4]
 800639c:	4611      	mov	r1, r2
 800639e:	4618      	mov	r0, r3
 80063a0:	f004 f8f6 	bl	800a590 <steps_to_rads>
 80063a4:	eef0 7a40 	vmov.f32	s15, s0
 80063a8:	4b42      	ldr	r3, [pc, #264]	@ (80064b4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x18c>)
 80063aa:	edc3 7a00 	vstr	s15, [r3]
    	vel_set = steps_to_rads(rad_to_steps(js_in.angular_velocity.radian_per_second, jc.full_steps), jc.full_steps);
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80063b4:	4b3c      	ldr	r3, [pc, #240]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	4618      	mov	r0, r3
 80063ba:	eeb0 0a67 	vmov.f32	s0, s15
 80063be:	f004 f91b 	bl	800a5f8 <rad_to_steps>
 80063c2:	4603      	mov	r3, r0
 80063c4:	4a38      	ldr	r2, [pc, #224]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 80063c6:	6852      	ldr	r2, [r2, #4]
 80063c8:	4611      	mov	r1, r2
 80063ca:	4618      	mov	r0, r3
 80063cc:	f004 f8e0 	bl	800a590 <steps_to_rads>
 80063d0:	eef0 7a40 	vmov.f32	s15, s0
 80063d4:	4b38      	ldr	r3, [pc, #224]	@ (80064b8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x190>)
 80063d6:	edc3 7a00 	vstr	s15, [r3]
//    		tmc5160_position(rad_to_steps(js_in.angular_position.radian, jc.full_steps));
//    	}

    	//New version POS-VEL control
    	//tmc5160_acceleration(10000000);
    	tmc5160_velocity(rad_to_steps(js_in.angular_velocity.radian_per_second * Kd, jc.full_steps));
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80063e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80063e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063e8:	4b2f      	ldr	r3, [pc, #188]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	4618      	mov	r0, r3
 80063ee:	eeb0 0a67 	vmov.f32	s0, s15
 80063f2:	f004 f901 	bl	800a5f8 <rad_to_steps>
 80063f6:	4603      	mov	r3, r0
 80063f8:	4618      	mov	r0, r3
 80063fa:	f003 fced 	bl	8009dd8 <tmc5160_velocity>
    	tmc5160_position(rad_to_steps(js_in.angular_position.radian, jc.full_steps));
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	edd3 7a00 	vldr	s15, [r3]
 8006404:	4b28      	ldr	r3, [pc, #160]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	4618      	mov	r0, r3
 800640a:	eeb0 0a67 	vmov.f32	s0, s15
 800640e:	f004 f8f3 	bl	800a5f8 <rad_to_steps>
 8006412:	4603      	mov	r3, r0
 8006414:	4618      	mov	r0, r3
 8006416:	f003 fbc1 	bl	8009b9c <tmc5160_position>
    	if(fabs(js_in.angular_velocity.radian_per_second) < 0.0001)
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	edd3 7a01 	vldr	s15, [r3, #4]
 8006420:	eeb0 0a67 	vmov.f32	s0, s15
 8006424:	f7fb fffc 	bl	8002420 <_ZSt4fabsf>
 8006428:	ee10 3a10 	vmov	r3, s0
 800642c:	4618      	mov	r0, r3
 800642e:	f7fa f8b3 	bl	8000598 <__aeabi_f2d>
 8006432:	2301      	movs	r3, #1
 8006434:	461c      	mov	r4, r3
 8006436:	a318      	add	r3, pc, #96	@ (adr r3, 8006498 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x170>)
 8006438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800643c:	f7fa fb76 	bl	8000b2c <__aeabi_dcmplt>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d101      	bne.n	800644a <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x122>
 8006446:	2300      	movs	r3, #0
 8006448:	461c      	mov	r4, r3
 800644a:	b2e3      	uxtb	r3, r4
 800644c:	2b00      	cmp	r3, #0
 800644e:	d01c      	beq.n	800648a <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x162>
    	{
    		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006450:	2104      	movs	r1, #4
 8006452:	481a      	ldr	r0, [pc, #104]	@ (80064bc <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x194>)
 8006454:	f005 fb70 	bl	800bb38 <HAL_GPIO_TogglePin>
        	tmc5160_velocity(rad_to_steps(20000, jc.full_steps));
 8006458:	4b13      	ldr	r3, [pc, #76]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	4618      	mov	r0, r3
 800645e:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 80064c0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x198>
 8006462:	f004 f8c9 	bl	800a5f8 <rad_to_steps>
 8006466:	4603      	mov	r3, r0
 8006468:	4618      	mov	r0, r3
 800646a:	f003 fcb5 	bl	8009dd8 <tmc5160_velocity>
        	tmc5160_position(rad_to_steps(js_in.angular_position.radian, jc.full_steps));
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	edd3 7a00 	vldr	s15, [r3]
 8006474:	4b0c      	ldr	r3, [pc, #48]	@ (80064a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x180>)
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	4618      	mov	r0, r3
 800647a:	eeb0 0a67 	vmov.f32	s0, s15
 800647e:	f004 f8bb 	bl	800a5f8 <rad_to_steps>
 8006482:	4603      	mov	r3, r0
 8006484:	4618      	mov	r0, r3
 8006486:	f003 fb89 	bl	8009b9c <tmc5160_position>
//    		js_in.angular_position.radian != steps_to_rads(tmc5160_position_read(), jc.full_steps);
//    		tmc5160_position(rad_to_steps(js_in.angular_position.radian, jc.full_steps));
//    		tmc5160_velocity(rad_to_steps(100000, jc.full_steps)); //TODO to define proper speed
//    	}

    }
 800648a:	bf00      	nop
 800648c:	371c      	adds	r7, #28
 800648e:	46bd      	mov	sp, r7
 8006490:	bd90      	pop	{r4, r7, pc}
 8006492:	bf00      	nop
 8006494:	f3af 8000 	nop.w
 8006498:	eb1c432d 	.word	0xeb1c432d
 800649c:	3f1a36e2 	.word	0x3f1a36e2
 80064a0:	200004fc 	.word	0x200004fc
 80064a4:	20000500 	.word	0x20000500
 80064a8:	20000440 	.word	0x20000440
 80064ac:	20000508 	.word	0x20000508
 80064b0:	20000504 	.word	0x20000504
 80064b4:	20000510 	.word	0x20000510
 80064b8:	2000050c 	.word	0x2000050c
 80064bc:	48000c00 	.word	0x48000c00
 80064c0:	469c4000 	.word	0x469c4000

080064c4 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
RegisterListReader* reg_list_service;


class NodeInfoReader : public AbstractSubscription<NodeInfoRequest> {
public:
    NodeInfoReader(InterfacePtr interface): AbstractSubscription<NodeInfoRequest>(
 80064c4:	b590      	push	{r4, r7, lr}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]
        interface,
        uavcan_node_GetInfo_1_0_FIXED_PORT_ID_,
        CanardTransferKindRequest
    ) {};
 80064ce:	687c      	ldr	r4, [r7, #4]
 80064d0:	f107 0308 	add.w	r3, r7, #8
 80064d4:	6839      	ldr	r1, [r7, #0]
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7ff feb5 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80064dc:	f107 0108 	add.w	r1, r7, #8
 80064e0:	2302      	movs	r3, #2
 80064e2:	f44f 72d7 	mov.w	r2, #430	@ 0x1ae
 80064e6:	4620      	mov	r0, r4
 80064e8:	f001 fab2 	bl	8007a50 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 80064ec:	f107 0308 	add.w	r3, r7, #8
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7ff feb8 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80064f6:	4a04      	ldr	r2, [pc, #16]	@ (8006508 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	601a      	str	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4618      	mov	r0, r3
 8006500:	3714      	adds	r7, #20
 8006502:	46bd      	mov	sp, r7
 8006504:	bd90      	pop	{r4, r7, pc}
 8006506:	bf00      	nop
 8006508:	08018a98 	.word	0x08018a98

0800650c <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer>:
NodeInfoReader* nireader;

void NodeInfoReader::handler(
    const uavcan_node_GetInfo_Request_1_0& object,
    CanardRxTransfer* transfer
) {
 800650c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006510:	b0e7      	sub	sp, #412	@ 0x19c
 8006512:	af06      	add	r7, sp, #24
 8006514:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006518:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800651c:	6018      	str	r0, [r3, #0]
 800651e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006522:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8006526:	6019      	str	r1, [r3, #0]
 8006528:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800652c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006530:	601a      	str	r2, [r3, #0]
        &node_info_response,
        node_info_buf,
        transfer,
        uavcan_node_GetInfo_1_0_FIXED_PORT_ID_
    );
}
 8006532:	466b      	mov	r3, sp
 8006534:	461e      	mov	r6, r3
    NodeInfoResponse::Type node_info_response = {
 8006536:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800653a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800653e:	4618      	mov	r0, r3
 8006540:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8006544:	461a      	mov	r2, r3
 8006546:	2100      	movs	r1, #0
 8006548:	f00e fa6b 	bl	8014a22 <memset>
 800654c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006550:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006554:	2201      	movs	r2, #1
 8006556:	701a      	strb	r2, [r3, #0]
 8006558:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800655c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006560:	2201      	movs	r2, #1
 8006562:	709a      	strb	r2, [r3, #2]
 8006564:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006568:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800656c:	2201      	movs	r2, #1
 800656e:	715a      	strb	r2, [r3, #5]
    node_info_response.certificate_of_authenticity.count = 0;
 8006570:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006574:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006578:	2200      	movs	r2, #0
 800657a:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    node_info_response.software_image_crc.count = 0;
 800657e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006582:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006586:	2200      	movs	r2, #0
 8006588:	661a      	str	r2, [r3, #96]	@ 0x60
    size_t name_len = 8;
 800658a:	2308      	movs	r3, #8
 800658c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
    char joint_name[name_len];
 8006590:	f8d7 117c 	ldr.w	r1, [r7, #380]	@ 0x17c
 8006594:	460b      	mov	r3, r1
 8006596:	3b01      	subs	r3, #1
 8006598:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 800659c:	2300      	movs	r3, #0
 800659e:	4688      	mov	r8, r1
 80065a0:	4699      	mov	r9, r3
 80065a2:	f04f 0200 	mov.w	r2, #0
 80065a6:	f04f 0300 	mov.w	r3, #0
 80065aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065b6:	2300      	movs	r3, #0
 80065b8:	460c      	mov	r4, r1
 80065ba:	461d      	mov	r5, r3
 80065bc:	f04f 0200 	mov.w	r2, #0
 80065c0:	f04f 0300 	mov.w	r3, #0
 80065c4:	00eb      	lsls	r3, r5, #3
 80065c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065ca:	00e2      	lsls	r2, r4, #3
 80065cc:	1dcb      	adds	r3, r1, #7
 80065ce:	08db      	lsrs	r3, r3, #3
 80065d0:	00db      	lsls	r3, r3, #3
 80065d2:	ebad 0d03 	sub.w	sp, sp, r3
 80065d6:	ab06      	add	r3, sp, #24
 80065d8:	3300      	adds	r3, #0
 80065da:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
    std::sprintf(joint_name,"joint_%d", JOINT_N);
 80065de:	2206      	movs	r2, #6
 80065e0:	4939      	ldr	r1, [pc, #228]	@ (80066c8 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1bc>)
 80065e2:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 80065e6:	f00e f98f 	bl	8014908 <siprintf>
    memcpy(node_info_response.name.elements, joint_name, name_len);
 80065ea:	f107 0320 	add.w	r3, r7, #32
 80065ee:	3320      	adds	r3, #32
 80065f0:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80065f4:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80065f8:	4618      	mov	r0, r3
 80065fa:	f00e faf8 	bl	8014bee <memcpy>
    node_info_response.name.count = name_len;
 80065fe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006602:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006606:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800660a:	655a      	str	r2, [r3, #84]	@ 0x54
    uint32_t word0 = 1;
 800660c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006610:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8006614:	2201      	movs	r2, #1
 8006616:	601a      	str	r2, [r3, #0]
    uint32_t word1 = 2;
 8006618:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800661c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8006620:	2202      	movs	r2, #2
 8006622:	601a      	str	r2, [r3, #0]
    uint32_t word2 = 3;
 8006624:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006628:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800662c:	2203      	movs	r2, #3
 800662e:	601a      	str	r2, [r3, #0]
    memcpy(node_info_response.unique_id, &word0, 4);
 8006630:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006634:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800663e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006642:	611a      	str	r2, [r3, #16]
    memcpy(node_info_response.unique_id + 4, &word1, 4);
 8006644:	f107 0320 	add.w	r3, r7, #32
 8006648:	3310      	adds	r3, #16
 800664a:	3304      	adds	r3, #4
 800664c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006650:	f5a2 72b4 	sub.w	r2, r2, #360	@ 0x168
 8006654:	6812      	ldr	r2, [r2, #0]
 8006656:	601a      	str	r2, [r3, #0]
    memcpy(node_info_response.unique_id + 8, &word2, 4);
 8006658:	f107 0320 	add.w	r3, r7, #32
 800665c:	3310      	adds	r3, #16
 800665e:	3308      	adds	r3, #8
 8006660:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006664:	f5a2 72b6 	sub.w	r2, r2, #364	@ 0x16c
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	601a      	str	r2, [r3, #0]
    node_info_response.unique_id[0] = JOINT_N;
 800666c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006670:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006674:	2206      	movs	r2, #6
 8006676:	741a      	strb	r2, [r3, #16]
    interface->send_response<NodeInfoResponse>(
 8006678:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800667c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8006686:	4618      	mov	r0, r3
 8006688:	f001 fa14 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800668c:	4604      	mov	r4, r0
 800668e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006692:	f5a3 71be 	sub.w	r1, r3, #380	@ 0x17c
 8006696:	f107 0020 	add.w	r0, r7, #32
 800669a:	2304      	movs	r3, #4
 800669c:	9304      	str	r3, [sp, #16]
 800669e:	4a0b      	ldr	r2, [pc, #44]	@ (80066cc <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1c0>)
 80066a0:	f04f 0300 	mov.w	r3, #0
 80066a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80066a8:	f44f 73d7 	mov.w	r3, #430	@ 0x1ae
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	680b      	ldr	r3, [r1, #0]
 80066b0:	4a07      	ldr	r2, [pc, #28]	@ (80066d0 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1c4>)
 80066b2:	4601      	mov	r1, r0
 80066b4:	4620      	mov	r0, r4
 80066b6:	f001 fa09 	bl	8007acc <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>
 80066ba:	46b5      	mov	sp, r6
}
 80066bc:	bf00      	nop
 80066be:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 80066c2:	46bd      	mov	sp, r7
 80066c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066c8:	08018a48 	.word	0x08018a48
 80066cc:	000f4240 	.word	0x000f4240
 80066d0:	2000051c 	.word	0x2000051c

080066d4 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE>:



class RegisterAccessReader : public AbstractSubscription<RegisterAccessRequest> {
public:
    RegisterAccessReader(InterfacePtr interface): AbstractSubscription<RegisterAccessRequest>(
 80066d4:	b590      	push	{r4, r7, lr}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
        interface,
        uavcan_register_Access_1_0_FIXED_PORT_ID_,
        CanardTransferKindRequest
    ) {};
 80066de:	687c      	ldr	r4, [r7, #4]
 80066e0:	f107 0308 	add.w	r3, r7, #8
 80066e4:	6839      	ldr	r1, [r7, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff fdad 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80066ec:	f107 0108 	add.w	r1, r7, #8
 80066f0:	2302      	movs	r3, #2
 80066f2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80066f6:	4620      	mov	r0, r4
 80066f8:	f001 fa32 	bl	8007b60 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 80066fc:	f107 0308 	add.w	r3, r7, #8
 8006700:	4618      	mov	r0, r3
 8006702:	f7ff fdb0 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8006706:	4a04      	ldr	r2, [pc, #16]	@ (8006718 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	601a      	str	r2, [r3, #0]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4618      	mov	r0, r3
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	bd90      	pop	{r4, r7, pc}
 8006716:	bf00      	nop
 8006718:	08018a78 	.word	0x08018a78

0800671c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer>:
uint8_t type_reg_name[TYPE_REG_NAME_LEN + 1] = "type"; //UINT8 _tag_ == 11

void RegisterAccessReader::handler(
    const uavcan_register_Access_Request_1_0& register_access_request,
    CanardRxTransfer* transfer
) {
 800671c:	b590      	push	{r4, r7, lr}
 800671e:	f2ad 5d84 	subw	sp, sp, #1412	@ 0x584
 8006722:	af06      	add	r7, sp, #24
 8006724:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006728:	f2a3 535c 	subw	r3, r3, #1372	@ 0x55c
 800672c:	6018      	str	r0, [r3, #0]
 800672e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006732:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006736:	6019      	str	r1, [r3, #0]
 8006738:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800673c:	f2a3 5364 	subw	r3, r3, #1380	@ 0x564
 8006740:	601a      	str	r2, [r3, #0]
    static uint8_t register_access_response_buf[RegisterAccessResponse::buffer_size];
    RegisterAccessResponse::Type register_access_response = {};
 8006742:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006746:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800674a:	4618      	mov	r0, r3
 800674c:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8006750:	461a      	mov	r2, r3
 8006752:	2100      	movs	r1, #0
 8006754:	f00e f965 	bl	8014a22 <memset>

    register_access_response.timestamp.microsecond = micros_64();
 8006758:	f7ff fd4e 	bl	80061f8 <micros_64>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	f507 61ad 	add.w	r1, r7, #1384	@ 0x568
 8006764:	f5a1 710e 	sub.w	r1, r1, #568	@ 0x238
 8006768:	e9c1 2300 	strd	r2, r3, [r1]
    uavcan_register_Value_1_0 value = {};
 800676c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006770:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006774:	4618      	mov	r0, r3
 8006776:	f44f 7304 	mov.w	r3, #528	@ 0x210
 800677a:	461a      	mov	r2, r3
 800677c:	2100      	movs	r1, #0
 800677e:	f00e f950 	bl	8014a22 <memset>
    uint64_t tv = 0; //PZDC!!!! temp value...
 8006782:	f04f 0200 	mov.w	r2, #0
 8006786:	f04f 0300 	mov.w	r3, #0
 800678a:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 800678e:	e9c1 2300 	strd	r2, r3, [r1]
    int32_t js_pos_v = 0;
 8006792:	2300      	movs	r3, #0
 8006794:	f8c7 355c 	str.w	r3, [r7, #1372]	@ 0x55c
    if (memcmp(register_access_request.name.name.elements, test_reg_name, TEST_REG_NAME_LEN) == 0)
 8006798:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800679c:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	2204      	movs	r2, #4
 80067a4:	49c2      	ldr	r1, [pc, #776]	@ (8006ab0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x394>)
 80067a6:	4618      	mov	r0, r3
 80067a8:	f00e f911 	bl	80149ce <memcmp>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d15c      	bne.n	800686c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x150>
    {
        if (register_access_request.value._tag_ == 4) {
 80067b2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80067b6:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 80067c0:	2b04      	cmp	r3, #4
 80067c2:	d113      	bne.n	80067ec <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xd0>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80067c4:	2104      	movs	r1, #4
 80067c6:	48bb      	ldr	r0, [pc, #748]	@ (8006ab4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 80067c8:	f005 f9b6 	bl	800bb38 <HAL_GPIO_TogglePin>
//            if (register_access_request.value.integer64.value.elements[0] != 0)
//            {
            	tv = register_access_request.value.integer64.value.elements[0];  //PZDC!!!
 80067cc:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80067d0:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	@ 0x108
 80067da:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 80067de:	e9c1 2300 	strd	r2, r3, [r1]
            	tmc5160_move(tv);
 80067e2:	f8d7 3560 	ldr.w	r3, [r7, #1376]	@ 0x560
 80067e6:	4618      	mov	r0, r3
 80067e8:	f003 fa0a 	bl	8009c00 <tmc5160_move>
//            	tv = register_access_request.value.integer64.value.elements[0];  //PZDC!!!
//            	tmc5160_move(0);
//            }
        }

        register_access_response.persistent = true;
 80067ec:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80067f0:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80067f4:	2201      	movs	r2, #1
 80067f6:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80067f8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80067fc:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006800:	2201      	movs	r2, #1
 8006802:	721a      	strb	r2, [r3, #8]
        value._tag_ = 4;
 8006804:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006808:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 800680c:	2204      	movs	r2, #4
 800680e:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer64_1_0 result = {};
 8006812:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006816:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800681a:	4618      	mov	r0, r3
 800681c:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8006820:	461a      	mov	r2, r3
 8006822:	2100      	movs	r1, #0
 8006824:	f00e f8fd 	bl	8014a22 <memset>
        result.value.elements[0] = tv; //PZDC!!!
 8006828:	f507 63ac 	add.w	r3, r7, #1376	@ 0x560
 800682c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006830:	f507 61ad 	add.w	r1, r7, #1384	@ 0x568
 8006834:	f5a1 61ab 	sub.w	r1, r1, #1368	@ 0x558
 8006838:	e9c1 2300 	strd	r2, r3, [r1]
        result.value.count = 1;
 800683c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006840:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006844:	2201      	movs	r2, #1
 8006846:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer64 = result;
 800684a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800684e:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006852:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006856:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800685a:	4610      	mov	r0, r2
 800685c:	4619      	mov	r1, r3
 800685e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8006862:	461a      	mov	r2, r3
 8006864:	f00e f9c3 	bl	8014bee <memcpy>
 8006868:	f000 bcf7 	b.w	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else if (memcmp(register_access_request.name.name.elements, move_reg_name, MOVE_REG_NAME_LEN) == 0) {
 800686c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006870:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2204      	movs	r2, #4
 8006878:	498f      	ldr	r1, [pc, #572]	@ (8006ab8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x39c>)
 800687a:	4618      	mov	r0, r3
 800687c:	f00e f8a7 	bl	80149ce <memcmp>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d168      	bne.n	8006958 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x23c>

    	int32_t pos = register_access_request.value.integer32.value.elements[0];
 8006886:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800688a:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006894:	f8c7 3558 	str.w	r3, [r7, #1368]	@ 0x558
    	int32_t rv;
    	if (pos > jc.upper_limit_ticks && pos < jc.lower_limit_ticks)
 8006898:	4b88      	ldr	r3, [pc, #544]	@ (8006abc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a0>)
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	f8d7 2558 	ldr.w	r2, [r7, #1368]	@ 0x558
 80068a0:	429a      	cmp	r2, r3
 80068a2:	dd0e      	ble.n	80068c2 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x1a6>
 80068a4:	4b85      	ldr	r3, [pc, #532]	@ (8006abc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a0>)
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	f8d7 2558 	ldr.w	r2, [r7, #1368]	@ 0x558
 80068ac:	429a      	cmp	r2, r3
 80068ae:	da08      	bge.n	80068c2 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x1a6>
    	{
    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80068b0:	2201      	movs	r2, #1
 80068b2:	2104      	movs	r1, #4
 80068b4:	487f      	ldr	r0, [pc, #508]	@ (8006ab4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 80068b6:	f005 f927 	bl	800bb08 <HAL_GPIO_WritePin>
    		rv = 1;
 80068ba:	2301      	movs	r3, #1
 80068bc:	f8c7 3554 	str.w	r3, [r7, #1364]	@ 0x554
 80068c0:	e009      	b.n	80068d6 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x1ba>
    	}
    	else
    	{
    		tmc5160_move(pos);
 80068c2:	f8d7 0558 	ldr.w	r0, [r7, #1368]	@ 0x558
 80068c6:	f003 f99b 	bl	8009c00 <tmc5160_move>
    		js.move = 1;
 80068ca:	4b7d      	ldr	r3, [pc, #500]	@ (8006ac0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a4>)
 80068cc:	2201      	movs	r2, #1
 80068ce:	709a      	strb	r2, [r3, #2]
    		rv = 0;
 80068d0:	2300      	movs	r3, #0
 80068d2:	f8c7 3554 	str.w	r3, [r7, #1364]	@ 0x554
    	}

		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80068d6:	2104      	movs	r1, #4
 80068d8:	4876      	ldr	r0, [pc, #472]	@ (8006ab4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 80068da:	f005 f92d 	bl	800bb38 <HAL_GPIO_TogglePin>

		//response
        register_access_response.persistent = true;
 80068de:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80068e2:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80068e6:	2201      	movs	r2, #1
 80068e8:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80068ea:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80068ee:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80068f2:	2201      	movs	r2, #1
 80068f4:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 80068f6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80068fa:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80068fe:	2209      	movs	r2, #9
 8006900:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 8006904:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006908:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800690c:	4618      	mov	r0, r3
 800690e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006912:	461a      	mov	r2, r3
 8006914:	2100      	movs	r1, #0
 8006916:	f00e f884 	bl	8014a22 <memset>
        result.value.elements[0] = tv;
 800691a:	f8d7 2560 	ldr.w	r2, [r7, #1376]	@ 0x560
 800691e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006922:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006926:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 8006928:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800692c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006930:	2201      	movs	r2, #1
 8006932:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer32 = result;
 8006936:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800693a:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 800693e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006942:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006946:	4610      	mov	r0, r2
 8006948:	4619      	mov	r1, r3
 800694a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800694e:	461a      	mov	r2, r3
 8006950:	f00e f94d 	bl	8014bee <memcpy>
 8006954:	f000 bc81 	b.w	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else if (memcmp(register_access_request.name.name.elements, pos_reg_name, POS_REG_NAME_LEN) == 0) {
 8006958:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800695c:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2203      	movs	r2, #3
 8006964:	4957      	ldr	r1, [pc, #348]	@ (8006ac4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a8>)
 8006966:	4618      	mov	r0, r3
 8006968:	f00e f831 	bl	80149ce <memcmp>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d150      	bne.n	8006a14 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x2f8>

		tmc5160_set_default_vel();
 8006972:	f003 f9cd 	bl	8009d10 <tmc5160_set_default_vel>
		tmc5160_position(register_access_request.value.integer32.value.elements[0]);
 8006976:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800697a:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006984:	4618      	mov	r0, r3
 8006986:	f003 f909 	bl	8009b9c <tmc5160_position>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800698a:	2104      	movs	r1, #4
 800698c:	4849      	ldr	r0, [pc, #292]	@ (8006ab4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 800698e:	f005 f8d3 	bl	800bb38 <HAL_GPIO_TogglePin>
		js_pos_v = tmc5160_position_read();
 8006992:	f003 fadf 	bl	8009f54 <tmc5160_position_read>
 8006996:	f8c7 055c 	str.w	r0, [r7, #1372]	@ 0x55c
		//response
        register_access_response.persistent = true;
 800699a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800699e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80069a2:	2201      	movs	r2, #1
 80069a4:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80069a6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069aa:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80069ae:	2201      	movs	r2, #1
 80069b0:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 80069b2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069b6:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80069ba:	2209      	movs	r2, #9
 80069bc:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 80069c0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069c4:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80069c8:	4618      	mov	r0, r3
 80069ca:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80069ce:	461a      	mov	r2, r3
 80069d0:	2100      	movs	r1, #0
 80069d2:	f00e f826 	bl	8014a22 <memset>
        result.value.elements[0] = js_pos_v;
 80069d6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069da:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80069de:	f8d7 255c 	ldr.w	r2, [r7, #1372]	@ 0x55c
 80069e2:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 80069e4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069e8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80069ec:	2201      	movs	r2, #1
 80069ee:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer32 = result;
 80069f2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069f6:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 80069fa:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80069fe:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a02:	4610      	mov	r0, r2
 8006a04:	4619      	mov	r1, r3
 8006a06:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f00e f8ef 	bl	8014bee <memcpy>
 8006a10:	f000 bc23 	b.w	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else if (memcmp(register_access_request.name.name.elements, get_pos_reg_name, GET_POS_REG_NAME_LEN) == 0) {
 8006a14:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a18:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	2207      	movs	r2, #7
 8006a20:	4929      	ldr	r1, [pc, #164]	@ (8006ac8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3ac>)
 8006a22:	4618      	mov	r0, r3
 8006a24:	f00d ffd3 	bl	80149ce <memcmp>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d150      	bne.n	8006ad0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3b4>
		//js_pos_v = enc_angle;
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006a2e:	2104      	movs	r1, #4
 8006a30:	4820      	ldr	r0, [pc, #128]	@ (8006ab4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x398>)
 8006a32:	f005 f881 	bl	800bb38 <HAL_GPIO_TogglePin>
		//tv = 0;
		//response
        register_access_response.persistent = true;
 8006a36:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a3a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006a3e:	2201      	movs	r2, #1
 8006a40:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006a42:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a46:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	721a      	strb	r2, [r3, #8]
        value._tag_ = 10;
 8006a4e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a52:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006a56:	220a      	movs	r2, #10
 8006a58:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Natural16_1_0 result = {};
 8006a5c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a60:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a64:	4618      	mov	r0, r3
 8006a66:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	f00d ffd8 	bl	8014a22 <memset>
        result.value.elements[0] = enc_angle;
 8006a72:	4b16      	ldr	r3, [pc, #88]	@ (8006acc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3b0>)
 8006a74:	881a      	ldrh	r2, [r3, #0]
 8006a76:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a7a:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a7e:	801a      	strh	r2, [r3, #0]
        result.value.count = 1;
 8006a80:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a84:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.natural16 = result;
 8006a8e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a92:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006a96:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006a9a:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006a9e:	4610      	mov	r0, r2
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	f00e f8a1 	bl	8014bee <memcpy>
 8006aac:	e3d5      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
 8006aae:	bf00      	nop
 8006ab0:	20000004 	.word	0x20000004
 8006ab4:	48000c00 	.word	0x48000c00
 8006ab8:	20000010 	.word	0x20000010
 8006abc:	20000440 	.word	0x20000440
 8006ac0:	2000046c 	.word	0x2000046c
 8006ac4:	20000018 	.word	0x20000018
 8006ac8:	20000020 	.word	0x20000020
 8006acc:	20000472 	.word	0x20000472
    }
    else if (memcmp(register_access_request.name.name.elements, dir_reg_name, DIR_REG_NAME_LEN) == 0) {
 8006ad0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ad4:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2203      	movs	r2, #3
 8006adc:	49c7      	ldr	r1, [pc, #796]	@ (8006dfc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e0>)
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f00d ff75 	bl	80149ce <memcmp>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d156      	bne.n	8006b98 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x47c>
		tmc5160_set_motor_direction(register_access_request.value.integer8.value.elements[0]);
 8006aea:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006aee:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f993 3108 	ldrsb.w	r3, [r3, #264]	@ 0x108
 8006af8:	4618      	mov	r0, r3
 8006afa:	f003 fbc7 	bl	800a28c <tmc5160_set_motor_direction>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006afe:	2104      	movs	r1, #4
 8006b00:	48bf      	ldr	r0, [pc, #764]	@ (8006e00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e4>)
 8006b02:	f005 f819 	bl	800bb38 <HAL_GPIO_TogglePin>
		tv = 0;
 8006b06:	f04f 0200 	mov.w	r2, #0
 8006b0a:	f04f 0300 	mov.w	r3, #0
 8006b0e:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006b12:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 8006b16:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b1a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006b1e:	2201      	movs	r2, #1
 8006b20:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006b22:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b26:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006b2e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b32:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006b36:	220b      	movs	r2, #11
 8006b38:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer8_1_0 result = {};
 8006b3c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b40:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006b44:	4618      	mov	r0, r3
 8006b46:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	f00d ff68 	bl	8014a22 <memset>
        result.value.elements[0] = register_access_request.value.integer8.value.elements[0];
 8006b52:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b56:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f993 2108 	ldrsb.w	r2, [r3, #264]	@ 0x108
 8006b60:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b64:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006b68:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006b6a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b6e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006b72:	2201      	movs	r2, #1
 8006b74:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer8 = result;
 8006b78:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b7c:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006b80:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b84:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006b88:	4610      	mov	r0, r2
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006b90:	461a      	mov	r2, r3
 8006b92:	f00e f82c 	bl	8014bee <memcpy>
 8006b96:	e360      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    	}
    else if (memcmp(register_access_request.name.name.elements, arm_reg_name, ARM_REG_NAME_LEN) == 0) {
 8006b98:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006b9c:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2203      	movs	r2, #3
 8006ba4:	4997      	ldr	r1, [pc, #604]	@ (8006e04 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e8>)
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f00d ff11 	bl	80149ce <memcmp>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d15a      	bne.n	8006c68 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x54c>
		if(register_access_request.value.integer8.value.elements[0])
 8006bb2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006bb6:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f993 3108 	ldrsb.w	r3, [r3, #264]	@ 0x108
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x4ae>
		{
			tmc5160_arm();
 8006bc4:	f003 fbca 	bl	800a35c <tmc5160_arm>
 8006bc8:	e001      	b.n	8006bce <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x4b2>
		}
		else
		{
			tmc5160_disarm();
 8006bca:	f003 fbbb 	bl	800a344 <tmc5160_disarm>
		}
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006bce:	2104      	movs	r1, #4
 8006bd0:	488b      	ldr	r0, [pc, #556]	@ (8006e00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e4>)
 8006bd2:	f004 ffb1 	bl	800bb38 <HAL_GPIO_TogglePin>
		tv = 0;
 8006bd6:	f04f 0200 	mov.w	r2, #0
 8006bda:	f04f 0300 	mov.w	r3, #0
 8006bde:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006be2:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 8006be6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006bea:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006bee:	2201      	movs	r2, #1
 8006bf0:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006bf2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006bf6:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006bfe:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c02:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006c06:	220b      	movs	r2, #11
 8006c08:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Integer8_1_0 result = {};
 8006c0c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c10:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006c14:	4618      	mov	r0, r3
 8006c16:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	f00d ff00 	bl	8014a22 <memset>
        result.value.elements[0] = register_access_request.value.integer8.value.elements[0];
 8006c22:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c26:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f993 2108 	ldrsb.w	r2, [r3, #264]	@ 0x108
 8006c30:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c34:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006c38:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006c3a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c3e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006c42:	2201      	movs	r2, #1
 8006c44:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.integer8 = result;
 8006c48:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c4c:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006c50:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c54:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006c58:	4610      	mov	r0, r2
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006c60:	461a      	mov	r2, r3
 8006c62:	f00d ffc4 	bl	8014bee <memcpy>
 8006c66:	e2f8      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    	}
    else if (memcmp(register_access_request.name.name.elements, calib_reg_name, CALIB_REG_NAME_LEN) == 0) {
 8006c68:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006c6c:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2205      	movs	r2, #5
 8006c74:	4964      	ldr	r1, [pc, #400]	@ (8006e08 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6ec>)
 8006c76:	4618      	mov	r0, r3
 8006c78:	f00d fea9 	bl	80149ce <memcmp>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d14f      	bne.n	8006d22 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x606>
		//ENABLE CALIB
    	calib_move(&jc);
 8006c82:	4862      	ldr	r0, [pc, #392]	@ (8006e0c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 8006c84:	f000 fcfc 	bl	8007680 <calib_move>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006c88:	2104      	movs	r1, #4
 8006c8a:	485d      	ldr	r0, [pc, #372]	@ (8006e00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e4>)
 8006c8c:	f004 ff54 	bl	800bb38 <HAL_GPIO_TogglePin>
		tv = 0;
 8006c90:	f04f 0200 	mov.w	r2, #0
 8006c94:	f04f 0300 	mov.w	r3, #0
 8006c98:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006c9c:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 8006ca0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ca4:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006ca8:	2201      	movs	r2, #1
 8006caa:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006cac:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cb0:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006cb8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cbc:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006cc0:	220b      	movs	r2, #11
 8006cc2:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8006cc6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cca:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	2100      	movs	r1, #0
 8006cd8:	f00d fea3 	bl	8014a22 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006cdc:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ce0:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f893 2310 	ldrb.w	r2, [r3, #784]	@ 0x310
 8006cea:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cee:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006cf2:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006cf4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006cf8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.natural8 = result;
 8006d02:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d06:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006d0a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d0e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006d12:	4610      	mov	r0, r2
 8006d14:	4619      	mov	r1, r3
 8006d16:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	f00d ff67 	bl	8014bee <memcpy>
 8006d20:	e29b      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    	}
	else if (memcmp(register_access_request.name.name.elements, upper_lim_reg_name, UPPER_LIM_REG_NAME_LEN) == 0) {
 8006d22:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d26:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2209      	movs	r2, #9
 8006d2e:	4938      	ldr	r1, [pc, #224]	@ (8006e10 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f4>)
 8006d30:	4618      	mov	r0, r3
 8006d32:	f00d fe4c 	bl	80149ce <memcmp>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d16d      	bne.n	8006e18 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6fc>
		//SET UPPER LIMIT FOR JOINT
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006d3c:	2104      	movs	r1, #4
 8006d3e:	4830      	ldr	r0, [pc, #192]	@ (8006e00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6e4>)
 8006d40:	f004 fefa 	bl	800bb38 <HAL_GPIO_TogglePin>
		jc.upper_limit_enc = register_access_request.value.integer32.value.elements[0];
 8006d44:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d48:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006d52:	ee07 3a90 	vmov	s15, r3
 8006d56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d5a:	4b2c      	ldr	r3, [pc, #176]	@ (8006e0c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 8006d5c:	edc3 7a06 	vstr	s15, [r3, #24]
		joint_config_write(&jc, &jc_a);
 8006d60:	492c      	ldr	r1, [pc, #176]	@ (8006e14 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f8>)
 8006d62:	482a      	ldr	r0, [pc, #168]	@ (8006e0c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 8006d64:	f7fb f8d6 	bl	8001f14 <joint_config_write>
		tv = 0;
 8006d68:	f04f 0200 	mov.w	r2, #0
 8006d6c:	f04f 0300 	mov.w	r3, #0
 8006d70:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006d74:	e9c1 2300 	strd	r2, r3, [r1]
		//response
		register_access_response.persistent = true;
 8006d78:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d7c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006d80:	2201      	movs	r2, #1
 8006d82:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006d84:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d88:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006d90:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006d94:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006d98:	2209      	movs	r2, #9
 8006d9a:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 8006d9e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006da2:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006da6:	4618      	mov	r0, r3
 8006da8:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006dac:	461a      	mov	r2, r3
 8006dae:	2100      	movs	r1, #0
 8006db0:	f00d fe37 	bl	8014a22 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006db4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006db8:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006dc8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006dcc:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 8006dce:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006dd2:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		value.integer32 = result;
 8006ddc:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006de0:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006de4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006de8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006dec:	4610      	mov	r0, r2
 8006dee:	4619      	mov	r1, r3
 8006df0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006df4:	461a      	mov	r2, r3
 8006df6:	f00d fefa 	bl	8014bee <memcpy>
 8006dfa:	e22e      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
 8006dfc:	2000001c 	.word	0x2000001c
 8006e00:	48000c00 	.word	0x48000c00
 8006e04:	2000000c 	.word	0x2000000c
 8006e08:	20000028 	.word	0x20000028
 8006e0c:	20000440 	.word	0x20000440
 8006e10:	20000030 	.word	0x20000030
 8006e14:	20000464 	.word	0x20000464
	}
	else if (memcmp(register_access_request.name.name.elements, lower_lim_reg_name, LOWER_LIM_REG_NAME_LEN) == 0) {
 8006e18:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e1c:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2209      	movs	r2, #9
 8006e24:	49d0      	ldr	r1, [pc, #832]	@ (8007168 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa4c>)
 8006e26:	4618      	mov	r0, r3
 8006e28:	f00d fdd1 	bl	80149ce <memcmp>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d15f      	bne.n	8006ef2 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x7d6>
		//SET UPPER LIMIT FOR JOINT
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006e32:	2104      	movs	r1, #4
 8006e34:	48cd      	ldr	r0, [pc, #820]	@ (800716c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa50>)
 8006e36:	f004 fe7f 	bl	800bb38 <HAL_GPIO_TogglePin>
		jc.lower_limit_enc = register_access_request.value.integer32.value.elements[0];
 8006e3a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e3e:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006e48:	ee07 3a90 	vmov	s15, r3
 8006e4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e50:	4bc7      	ldr	r3, [pc, #796]	@ (8007170 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006e52:	edc3 7a07 	vstr	s15, [r3, #28]
		joint_config_write(&jc, &jc_a);
 8006e56:	49c7      	ldr	r1, [pc, #796]	@ (8007174 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa58>)
 8006e58:	48c5      	ldr	r0, [pc, #788]	@ (8007170 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006e5a:	f7fb f85b 	bl	8001f14 <joint_config_write>
		tv = 0;
 8006e5e:	f04f 0200 	mov.w	r2, #0
 8006e62:	f04f 0300 	mov.w	r3, #0
 8006e66:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006e6a:	e9c1 2300 	strd	r2, r3, [r1]
		register_access_response.persistent = true;
 8006e6e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e72:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006e76:	2201      	movs	r2, #1
 8006e78:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006e7a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e7e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006e82:	2201      	movs	r2, #1
 8006e84:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006e86:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e8a:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006e8e:	2209      	movs	r2, #9
 8006e90:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 8006e94:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006e98:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	f00d fdbc 	bl	8014a22 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006eaa:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006eae:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8006eb8:	461a      	mov	r2, r3
 8006eba:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ebe:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006ec2:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 8006ec4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ec8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		value.integer32 = result;
 8006ed2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ed6:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006eda:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ede:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006ee2:	4610      	mov	r0, r2
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8006eea:	461a      	mov	r2, r3
 8006eec:	f00d fe7f 	bl	8014bee <memcpy>
 8006ef0:	e1b3      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
	}
	else if (memcmp(register_access_request.name.name.elements, set_zero_reg_name, SET_ZERO_REG_NAME_LEN) == 0) {
 8006ef2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006ef6:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2208      	movs	r2, #8
 8006efe:	499e      	ldr	r1, [pc, #632]	@ (8007178 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa5c>)
 8006f00:	4618      	mov	r0, r3
 8006f02:	f00d fd64 	bl	80149ce <memcmp>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d15d      	bne.n	8006fc8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x8ac>
		tmc5160_set_zero();
 8006f0c:	f003 f9f2 	bl	800a2f4 <tmc5160_set_zero>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006f10:	2104      	movs	r1, #4
 8006f12:	4896      	ldr	r0, [pc, #600]	@ (800716c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa50>)
 8006f14:	f004 fe10 	bl	800bb38 <HAL_GPIO_TogglePin>
		jc.zero_enc = enc_angle;
 8006f18:	4b98      	ldr	r3, [pc, #608]	@ (800717c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa60>)
 8006f1a:	881b      	ldrh	r3, [r3, #0]
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	4b94      	ldr	r3, [pc, #592]	@ (8007170 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006f20:	621a      	str	r2, [r3, #32]
		joint_config_write(&jc, &jc_a);
 8006f22:	4994      	ldr	r1, [pc, #592]	@ (8007174 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa58>)
 8006f24:	4892      	ldr	r0, [pc, #584]	@ (8007170 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006f26:	f7fa fff5 	bl	8001f14 <joint_config_write>
		tv = 0;
 8006f2a:	f04f 0200 	mov.w	r2, #0
 8006f2e:	f04f 0300 	mov.w	r3, #0
 8006f32:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8006f36:	e9c1 2300 	strd	r2, r3, [r1]
		//response
		register_access_response.persistent = true;
 8006f3a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f3e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006f42:	2201      	movs	r2, #1
 8006f44:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006f46:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f4a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8006f4e:	2201      	movs	r2, #1
 8006f50:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006f52:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f56:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8006f5a:	2209      	movs	r2, #9
 8006f5c:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
		uavcan_primitive_array_Real64_1_0 result = {};
 8006f60:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f64:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8006f6e:	461a      	mov	r2, r3
 8006f70:	2100      	movs	r1, #0
 8006f72:	f00d fd56 	bl	8014a22 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006f76:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f7a:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7f9 fae5 	bl	8000554 <__aeabi_ui2d>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	f507 61ad 	add.w	r1, r7, #1384	@ 0x568
 8006f92:	f5a1 61ab 	sub.w	r1, r1, #1368	@ 0x558
 8006f96:	e9c1 2300 	strd	r2, r3, [r1]
		result.value.count = 1;
 8006f9a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006f9e:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		value.real64 = result;
 8006fa8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006fac:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8006fb0:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006fb4:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8006fb8:	4610      	mov	r0, r2
 8006fba:	4619      	mov	r1, r3
 8006fbc:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	f00d fe14 	bl	8014bee <memcpy>
 8006fc6:	e148      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
	}
    else if (memcmp(register_access_request.name.name.elements, set_enc_value_zero_reg_name, SET_ENC_VALUE_ZERO_REG_NAME_LEN) == 0) {
 8006fc8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006fcc:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	2212      	movs	r2, #18
 8006fd4:	496a      	ldr	r1, [pc, #424]	@ (8007180 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa64>)
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f00d fcf9 	bl	80149ce <memcmp>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d163      	bne.n	80070aa <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x98e>
		//SET ENCODER ZERO TODO
		jc.zero_enc = register_access_request.value.integer32.value.elements[0];
 8006fe2:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8006fe6:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	4b5f      	ldr	r3, [pc, #380]	@ (8007170 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006ff4:	621a      	str	r2, [r3, #32]
		joint_config_write(&jc, &jc_a);
 8006ff6:	495f      	ldr	r1, [pc, #380]	@ (8007174 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa58>)
 8006ff8:	485d      	ldr	r0, [pc, #372]	@ (8007170 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa54>)
 8006ffa:	f7fa ff8b 	bl	8001f14 <joint_config_write>
		tv = 0;
 8006ffe:	f04f 0200 	mov.w	r2, #0
 8007002:	f04f 0300 	mov.w	r3, #0
 8007006:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 800700a:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800700e:	2104      	movs	r1, #4
 8007010:	4856      	ldr	r0, [pc, #344]	@ (800716c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa50>)
 8007012:	f004 fd91 	bl	800bb38 <HAL_GPIO_TogglePin>
		tv = 0;
 8007016:	f04f 0200 	mov.w	r2, #0
 800701a:	f04f 0300 	mov.w	r3, #0
 800701e:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 8007022:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 8007026:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800702a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800702e:	2201      	movs	r2, #1
 8007030:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8007032:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007036:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800703a:	2201      	movs	r2, #1
 800703c:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 800703e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007042:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8007046:	2209      	movs	r2, #9
 8007048:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 800704c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007050:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007054:	4618      	mov	r0, r3
 8007056:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800705a:	461a      	mov	r2, r3
 800705c:	2100      	movs	r1, #0
 800705e:	f00d fce0 	bl	8014a22 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8007062:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007066:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f893 3310 	ldrb.w	r3, [r3, #784]	@ 0x310
 8007070:	461a      	mov	r2, r3
 8007072:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007076:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800707a:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 800707c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007080:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007084:	2201      	movs	r2, #1
 8007086:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
		value.integer32 = result;
 800708a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800708e:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8007092:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007096:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800709a:	4610      	mov	r0, r2
 800709c:	4619      	mov	r1, r3
 800709e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80070a2:	461a      	mov	r2, r3
 80070a4:	f00d fda3 	bl	8014bee <memcpy>
 80070a8:	e0d7      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else if (memcmp(register_access_request.name.name.elements, name_reg_name, NAME_REG_NAME_LEN) == 0) {
 80070aa:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80070ae:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2204      	movs	r2, #4
 80070b6:	4933      	ldr	r1, [pc, #204]	@ (8007184 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa68>)
 80070b8:	4618      	mov	r0, r3
 80070ba:	f00d fc88 	bl	80149ce <memcmp>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d163      	bne.n	800718c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa70>
		//SET NAME FOR JOINT
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80070c4:	2104      	movs	r1, #4
 80070c6:	4829      	ldr	r0, [pc, #164]	@ (800716c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa50>)
 80070c8:	f004 fd36 	bl	800bb38 <HAL_GPIO_TogglePin>
		tv = 0;
 80070cc:	f04f 0200 	mov.w	r2, #0
 80070d0:	f04f 0300 	mov.w	r3, #0
 80070d4:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 80070d8:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 80070dc:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80070e0:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80070e4:	2201      	movs	r2, #1
 80070e6:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80070e8:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80070ec:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80070f0:	2201      	movs	r2, #1
 80070f2:	721a      	strb	r2, [r3, #8]
        value._tag_ = 1;
 80070f4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80070f8:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80070fc:	2201      	movs	r2, #1
 80070fe:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_String_1_0 result = {};
 8007102:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007106:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800710a:	4618      	mov	r0, r3
 800710c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8007110:	461a      	mov	r2, r3
 8007112:	2100      	movs	r1, #0
 8007114:	f00d fc85 	bl	8014a22 <memset>

        char mystring[4] = "xyz";
 8007118:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800711c:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8007120:	4a19      	ldr	r2, [pc, #100]	@ (8007188 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa6c>)
 8007122:	601a      	str	r2, [r3, #0]
        memcpy(result.value.elements, mystring, 4);
 8007124:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007128:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007132:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007136:	601a      	str	r2, [r3, #0]
        result.value.count = 3;
 8007138:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800713c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007140:	2203      	movs	r2, #3
 8007142:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value._string = result;
 8007146:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800714a:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 800714e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007152:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007156:	4610      	mov	r0, r2
 8007158:	4619      	mov	r1, r3
 800715a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800715e:	461a      	mov	r2, r3
 8007160:	f00d fd45 	bl	8014bee <memcpy>
 8007164:	e079      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
 8007166:	bf00      	nop
 8007168:	2000003c 	.word	0x2000003c
 800716c:	48000c00 	.word	0x48000c00
 8007170:	20000440 	.word	0x20000440
 8007174:	20000464 	.word	0x20000464
 8007178:	2000005c 	.word	0x2000005c
 800717c:	20000472 	.word	0x20000472
 8007180:	20000048 	.word	0x20000048
 8007184:	20000068 	.word	0x20000068
 8007188:	007a7978 	.word	0x007a7978
    }
    else if (memcmp(register_access_request.name.name.elements, type_reg_name, TYPE_REG_NAME_LEN) == 0) {
 800718c:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007190:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2204      	movs	r2, #4
 8007198:	494a      	ldr	r1, [pc, #296]	@ (80072c4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xba8>)
 800719a:	4618      	mov	r0, r3
 800719c:	f00d fc17 	bl	80149ce <memcmp>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d14c      	bne.n	8007240 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb24>
		//SET TYPE OF MOTOR FOR JOINT
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80071a6:	2104      	movs	r1, #4
 80071a8:	4847      	ldr	r0, [pc, #284]	@ (80072c8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbac>)
 80071aa:	f004 fcc5 	bl	800bb38 <HAL_GPIO_TogglePin>
		tv = 0;
 80071ae:	f04f 0200 	mov.w	r2, #0
 80071b2:	f04f 0300 	mov.w	r3, #0
 80071b6:	f507 61ac 	add.w	r1, r7, #1376	@ 0x560
 80071ba:	e9c1 2300 	strd	r2, r3, [r1]
		//response
        register_access_response.persistent = true;
 80071be:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071c2:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80071c6:	2201      	movs	r2, #1
 80071c8:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80071ca:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071ce:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80071d2:	2201      	movs	r2, #1
 80071d4:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 80071d6:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071da:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80071de:	220b      	movs	r2, #11
 80071e0:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 80071e4:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071e8:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 80071ec:	4618      	mov	r0, r3
 80071ee:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80071f2:	461a      	mov	r2, r3
 80071f4:	2100      	movs	r1, #0
 80071f6:	f00d fc14 	bl	8014a22 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 80071fa:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 80071fe:	f5a3 63ac 	sub.w	r3, r3, #1376	@ 0x560
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f893 2310 	ldrb.w	r2, [r3, #784]	@ 0x310
 8007208:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800720c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007210:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8007212:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007216:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 800721a:	2201      	movs	r2, #1
 800721c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
        value.natural8 = result;
 8007220:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007224:	f5a3 6289 	sub.w	r2, r3, #1096	@ 0x448
 8007228:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800722c:	f5a3 63ab 	sub.w	r3, r3, #1368	@ 0x558
 8007230:	4610      	mov	r0, r2
 8007232:	4619      	mov	r1, r3
 8007234:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8007238:	461a      	mov	r2, r3
 800723a:	f00d fcd8 	bl	8014bee <memcpy>
 800723e:	e00c      	b.n	800725a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xb3e>
    }
    else {
        value._tag_ = 0;
 8007240:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007244:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8007248:	2200      	movs	r2, #0
 800724a:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
        value.empty = (uavcan_primitive_Empty_1_0){};
 800724e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007252:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8007256:	2200      	movs	r2, #0
 8007258:	701a      	strb	r2, [r3, #0]
    }
    register_access_response.value = value;
 800725a:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800725e:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8007262:	f507 62ad 	add.w	r2, r7, #1384	@ 0x568
 8007266:	f5a2 6289 	sub.w	r2, r2, #1096	@ 0x448
 800726a:	3310      	adds	r3, #16
 800726c:	4611      	mov	r1, r2
 800726e:	f44f 7204 	mov.w	r2, #528	@ 0x210
 8007272:	4618      	mov	r0, r3
 8007274:	f00d fcbb 	bl	8014bee <memcpy>

    interface->send_response<RegisterAccessResponse>(
 8007278:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 800727c:	f2a3 535c 	subw	r3, r3, #1372	@ 0x55c
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8007286:	4618      	mov	r0, r3
 8007288:	f000 fc14 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800728c:	4604      	mov	r4, r0
 800728e:	f507 63ad 	add.w	r3, r7, #1384	@ 0x568
 8007292:	f2a3 5164 	subw	r1, r3, #1380	@ 0x564
 8007296:	f507 704c 	add.w	r0, r7, #816	@ 0x330
 800729a:	2304      	movs	r3, #4
 800729c:	9304      	str	r3, [sp, #16]
 800729e:	4a0b      	ldr	r2, [pc, #44]	@ (80072cc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbb0>)
 80072a0:	f04f 0300 	mov.w	r3, #0
 80072a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072a8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80072ac:	9300      	str	r3, [sp, #0]
 80072ae:	680b      	ldr	r3, [r1, #0]
 80072b0:	4a07      	ldr	r2, [pc, #28]	@ (80072d0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xbb4>)
 80072b2:	4601      	mov	r1, r0
 80072b4:	4620      	mov	r0, r4
 80072b6:	f000 fc85 	bl	8007bc4 <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>
        &register_access_response,
        register_access_response_buf,
        transfer,
        uavcan_register_Access_1_0_FIXED_PORT_ID_
    );
}
 80072ba:	bf00      	nop
 80072bc:	f207 576c 	addw	r7, r7, #1388	@ 0x56c
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd90      	pop	{r4, r7, pc}
 80072c4:	20000070 	.word	0x20000070
 80072c8:	48000c00 	.word	0x48000c00
 80072cc:	000f4240 	.word	0x000f4240
 80072d0:	2000065c 	.word	0x2000065c

080072d4 <send_JS>:
//}




void send_JS(joint_config * jc) {             //float* pos, float* vel, float* eff
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b08c      	sub	sp, #48	@ 0x30
 80072d8:	af06      	add	r7, sp, #24
 80072da:	6078      	str	r0, [r7, #4]
//	pos.radian = steps_to_rads(tmc5160_position_read(), jc->full_steps);
//	uavcan_si_unit_angular_velocity_Scalar_1_0 vel;
//	vel.radian_per_second = steps_to_rads(tmc5160_velocity_read(), jc->full_steps);
	reg_udral_physics_kinematics_rotation_Planar_0_1 js_msg =
	{
			.angular_position = steps_to_rads(tmc5160_position_read(), jc->full_steps),
 80072dc:	f002 fe3a 	bl	8009f54 <tmc5160_position_read>
 80072e0:	4602      	mov	r2, r0
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	4619      	mov	r1, r3
 80072e8:	4610      	mov	r0, r2
 80072ea:	f003 f951 	bl	800a590 <steps_to_rads>
 80072ee:	eef0 7a40 	vmov.f32	s15, s0
			.angular_velocity = steps_to_rads(tmc5160_velocity_read(), jc->full_steps),
			.angular_acceleration = eff_in
	};
 80072f2:	edc7 7a03 	vstr	s15, [r7, #12]
			.angular_velocity = steps_to_rads(tmc5160_velocity_read(), jc->full_steps),
 80072f6:	f002 fe67 	bl	8009fc8 <tmc5160_velocity_read>
 80072fa:	4602      	mov	r2, r0
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	4619      	mov	r1, r3
 8007302:	4610      	mov	r0, r2
 8007304:	f003 f944 	bl	800a590 <steps_to_rads>
 8007308:	eef0 7a40 	vmov.f32	s15, s0
	};
 800730c:	edc7 7a04 	vstr	s15, [r7, #16]
 8007310:	4b0c      	ldr	r3, [pc, #48]	@ (8007344 <send_JS+0x70>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	617b      	str	r3, [r7, #20]
    interface->send_msg<JS_msg>(
 8007316:	480c      	ldr	r0, [pc, #48]	@ (8007348 <send_JS+0x74>)
 8007318:	f000 fbcc 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800731c:	f107 010c 	add.w	r1, r7, #12
 8007320:	2304      	movs	r3, #4
 8007322:	9304      	str	r3, [sp, #16]
 8007324:	4a09      	ldr	r2, [pc, #36]	@ (800734c <send_JS+0x78>)
 8007326:	f04f 0300 	mov.w	r3, #0
 800732a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800732e:	4b08      	ldr	r3, [pc, #32]	@ (8007350 <send_JS+0x7c>)
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	f240 33e9 	movw	r3, #1001	@ 0x3e9
 8007336:	4a07      	ldr	r2, [pc, #28]	@ (8007354 <send_JS+0x80>)
 8007338:	f000 fc8d 	bl	8007c56 <_ZNK15CyphalInterface8send_msgI6JS_msgEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&js_msg,
		js_buffer,
		AGENT_JS_SUB_PORT,
		&int_transfer_id
	);
}
 800733c:	bf00      	nop
 800733e:	3718      	adds	r7, #24
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	20000474 	.word	0x20000474
 8007348:	200004d0 	.word	0x200004d0
 800734c:	000f4240 	.word	0x000f4240
 8007350:	20000774 	.word	0x20000774
 8007354:	20000768 	.word	0x20000768

08007358 <heartbeat>:
		AGENT_IMU_PORT,
		&int_transfer_id
	);
}

void heartbeat() {
 8007358:	b580      	push	{r7, lr}
 800735a:	b088      	sub	sp, #32
 800735c:	af06      	add	r7, sp, #24
	static uint8_t hbeat_buffer[HBeat::buffer_size];
	static CanardTransferID hbeat_transfer_id = 0;
	static uint32_t uptime = 0;
    uavcan_node_Heartbeat_1_0 heartbeat_msg = {
 800735e:	463b      	mov	r3, r7
 8007360:	2200      	movs	r2, #0
 8007362:	601a      	str	r2, [r3, #0]
 8007364:	605a      	str	r2, [r3, #4]
        .uptime = uptime,
        .health = {uavcan_node_Health_1_0_NOMINAL},
        .mode = {uavcan_node_Mode_1_0_OPERATIONAL}
    };
 8007366:	4b0f      	ldr	r3, [pc, #60]	@ (80073a4 <heartbeat+0x4c>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	603b      	str	r3, [r7, #0]
    interface->send_msg<HBeat>(
 800736c:	480e      	ldr	r0, [pc, #56]	@ (80073a8 <heartbeat+0x50>)
 800736e:	f000 fba1 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8007372:	4639      	mov	r1, r7
 8007374:	2304      	movs	r3, #4
 8007376:	9304      	str	r3, [sp, #16]
 8007378:	4a0c      	ldr	r2, [pc, #48]	@ (80073ac <heartbeat+0x54>)
 800737a:	f04f 0300 	mov.w	r3, #0
 800737e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007382:	4b0b      	ldr	r3, [pc, #44]	@ (80073b0 <heartbeat+0x58>)
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	f641 5355 	movw	r3, #7509	@ 0x1d55
 800738a:	4a0a      	ldr	r2, [pc, #40]	@ (80073b4 <heartbeat+0x5c>)
 800738c:	f000 fc82 	bl	8007c94 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&heartbeat_msg,
		hbeat_buffer,
		uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_,
		&hbeat_transfer_id
	);
    uptime += 1;
 8007390:	4b04      	ldr	r3, [pc, #16]	@ (80073a4 <heartbeat+0x4c>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	3301      	adds	r3, #1
 8007396:	4a03      	ldr	r2, [pc, #12]	@ (80073a4 <heartbeat+0x4c>)
 8007398:	6013      	str	r3, [r2, #0]
}
 800739a:	bf00      	nop
 800739c:	3708      	adds	r7, #8
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	20000780 	.word	0x20000780
 80073a8:	200004d0 	.word	0x200004d0
 80073ac:	000f4240 	.word	0x000f4240
 80073b0:	2000077f 	.word	0x2000077f
 80073b4:	20000778 	.word	0x20000778

080073b8 <setup_cyphal>:

void setup_cyphal(FDCAN_HandleTypeDef* handler) {
 80073b8:	b590      	push	{r4, r7, lr}
 80073ba:	b08f      	sub	sp, #60	@ 0x3c
 80073bc:	af02      	add	r7, sp, #8
 80073be:	6078      	str	r0, [r7, #4]
	interface = std::shared_ptr<CyphalInterface>(
 80073c0:	4b41      	ldr	r3, [pc, #260]	@ (80074c8 <setup_cyphal+0x110>)
 80073c2:	9300      	str	r3, [sp, #0]
 80073c4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	2106      	movs	r1, #6
 80073cc:	483f      	ldr	r0, [pc, #252]	@ (80074cc <setup_cyphal+0x114>)
 80073ce:	f000 fc80 	bl	8007cd2 <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>
 80073d2:	4602      	mov	r2, r0
 80073d4:	f107 0308 	add.w	r3, r7, #8
 80073d8:	4611      	mov	r1, r2
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 fca2 	bl	8007d24 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>
		         // memory location, node_id, fdcan handler, messages memory pool, utils ref
		CyphalInterface::create_bss<G4CAN, SystemAllocator>(buffer, JOINT_N, handler, 400, utilities)
	);
 80073e0:	f107 0308 	add.w	r3, r7, #8
 80073e4:	4619      	mov	r1, r3
 80073e6:	483a      	ldr	r0, [pc, #232]	@ (80074d0 <setup_cyphal+0x118>)
 80073e8:	f000 fcab 	bl	8007d42 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>
	interface = std::shared_ptr<CyphalInterface>(
 80073ec:	f107 0308 	add.w	r3, r7, #8
 80073f0:	4618      	mov	r0, r3
 80073f2:	f7fe ff38 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	h_reader = new HBeatReader(interface);
 80073f6:	f44f 700e 	mov.w	r0, #568	@ 0x238
 80073fa:	f00c fa30 	bl	801385e <_Znwj>
 80073fe:	4603      	mov	r3, r0
 8007400:	461c      	mov	r4, r3
 8007402:	f107 0310 	add.w	r3, r7, #16
 8007406:	4932      	ldr	r1, [pc, #200]	@ (80074d0 <setup_cyphal+0x118>)
 8007408:	4618      	mov	r0, r3
 800740a:	f7fe ff1c 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 800740e:	f107 0310 	add.w	r3, r7, #16
 8007412:	4619      	mov	r1, r3
 8007414:	4620      	mov	r0, r4
 8007416:	f7fe ff33 	bl	8006280 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800741a:	4b2e      	ldr	r3, [pc, #184]	@ (80074d4 <setup_cyphal+0x11c>)
 800741c:	601c      	str	r4, [r3, #0]
 800741e:	f107 0310 	add.w	r3, r7, #16
 8007422:	4618      	mov	r0, r3
 8007424:	f7fe ff1f 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	js_reader = new JSReader(interface);
 8007428:	f44f 700e 	mov.w	r0, #568	@ 0x238
 800742c:	f00c fa17 	bl	801385e <_Znwj>
 8007430:	4603      	mov	r3, r0
 8007432:	461c      	mov	r4, r3
 8007434:	f107 0318 	add.w	r3, r7, #24
 8007438:	4925      	ldr	r1, [pc, #148]	@ (80074d0 <setup_cyphal+0x118>)
 800743a:	4618      	mov	r0, r3
 800743c:	f7fe ff03 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007440:	f107 0318 	add.w	r3, r7, #24
 8007444:	4619      	mov	r1, r3
 8007446:	4620      	mov	r0, r4
 8007448:	f7fe ff4a 	bl	80062e0 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800744c:	4b22      	ldr	r3, [pc, #136]	@ (80074d8 <setup_cyphal+0x120>)
 800744e:	601c      	str	r4, [r3, #0]
 8007450:	f107 0318 	add.w	r3, r7, #24
 8007454:	4618      	mov	r0, r3
 8007456:	f7fe ff06 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	reg_access_service = new RegisterAccessReader(interface);
 800745a:	f44f 700e 	mov.w	r0, #568	@ 0x238
 800745e:	f00c f9fe 	bl	801385e <_Znwj>
 8007462:	4603      	mov	r3, r0
 8007464:	461c      	mov	r4, r3
 8007466:	f107 0320 	add.w	r3, r7, #32
 800746a:	4919      	ldr	r1, [pc, #100]	@ (80074d0 <setup_cyphal+0x118>)
 800746c:	4618      	mov	r0, r3
 800746e:	f7fe feea 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007472:	f107 0320 	add.w	r3, r7, #32
 8007476:	4619      	mov	r1, r3
 8007478:	4620      	mov	r0, r4
 800747a:	f7ff f92b 	bl	80066d4 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800747e:	4b17      	ldr	r3, [pc, #92]	@ (80074dc <setup_cyphal+0x124>)
 8007480:	601c      	str	r4, [r3, #0]
 8007482:	f107 0320 	add.w	r3, r7, #32
 8007486:	4618      	mov	r0, r3
 8007488:	f7fe feed 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	nireader = new NodeInfoReader(interface);
 800748c:	f44f 700e 	mov.w	r0, #568	@ 0x238
 8007490:	f00c f9e5 	bl	801385e <_Znwj>
 8007494:	4603      	mov	r3, r0
 8007496:	461c      	mov	r4, r3
 8007498:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800749c:	490c      	ldr	r1, [pc, #48]	@ (80074d0 <setup_cyphal+0x118>)
 800749e:	4618      	mov	r0, r3
 80074a0:	f7fe fed1 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80074a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80074a8:	4619      	mov	r1, r3
 80074aa:	4620      	mov	r0, r4
 80074ac:	f7ff f80a 	bl	80064c4 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 80074b0:	4b0b      	ldr	r3, [pc, #44]	@ (80074e0 <setup_cyphal+0x128>)
 80074b2:	601c      	str	r4, [r3, #0]
 80074b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7fe fed4 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 80074be:	bf00      	nop
 80074c0:	3734      	adds	r7, #52	@ 0x34
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd90      	pop	{r4, r7, pc}
 80074c6:	bf00      	nop
 80074c8:	200004d8 	.word	0x200004d8
 80074cc:	20000478 	.word	0x20000478
 80074d0:	200004d0 	.word	0x200004d0
 80074d4:	200004f8 	.word	0x200004f8
 80074d8:	20000514 	.word	0x20000514
 80074dc:	20000658 	.word	0x20000658
 80074e0:	20000518 	.word	0x20000518

080074e4 <cyphal_loop>:

void cyphal_loop() {
 80074e4:	b580      	push	{r7, lr}
 80074e6:	af00      	add	r7, sp, #0
    interface->loop();
 80074e8:	4804      	ldr	r0, [pc, #16]	@ (80074fc <cyphal_loop+0x18>)
 80074ea:	f000 fae3 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80074ee:	4603      	mov	r3, r0
 80074f0:	4618      	mov	r0, r3
 80074f2:	f009 fbf3 	bl	8010cdc <_ZN15CyphalInterface4loopEv>
}
 80074f6:	bf00      	nop
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	200004d0 	.word	0x200004d0

08007500 <cyphal_can_starter>:

void cyphal_can_starter(FDCAN_HandleTypeDef* hfdcan)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b08c      	sub	sp, #48	@ 0x30
 8007504:	af02      	add	r7, sp, #8
 8007506:	6078      	str	r0, [r7, #4]

	CanardFilter cyphal_filter_for_node_id = canardMakeFilterForServices(JOINT_N);
 8007508:	f107 0320 	add.w	r3, r7, #32
 800750c:	2106      	movs	r1, #6
 800750e:	4618      	mov	r0, r3
 8007510:	f00c f956 	bl	80137c0 <canardMakeFilterForServices>
	CanardFilter cyphal_filter_for_JS = canardMakeFilterForSubject(JS_SUB_PORT_ID);//JS_SUB_PORT_ID //1121
 8007514:	f107 0318 	add.w	r3, r7, #24
 8007518:	f240 4166 	movw	r1, #1126	@ 0x466
 800751c:	4618      	mov	r0, r3
 800751e:	f00c f92f 	bl	8013780 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_for_HB = canardMakeFilterForSubject(7509);//JS_SUB_PORT_ID
 8007522:	f107 0310 	add.w	r3, r7, #16
 8007526:	f641 5155 	movw	r1, #7509	@ 0x1d55
 800752a:	4618      	mov	r0, r3
 800752c:	f00c f928 	bl	8013780 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_consolidated = canardConsolidateFilters(&cyphal_filter_for_node_id, &cyphal_filter_for_JS);
 8007530:	f107 0308 	add.w	r3, r7, #8
 8007534:	f107 0218 	add.w	r2, r7, #24
 8007538:	f107 0120 	add.w	r1, r7, #32
 800753c:	4618      	mov	r0, r3
 800753e:	f00c f961 	bl	8013804 <canardConsolidateFilters>

	static FDCAN_FilterTypeDef sFilterConfig;
	static FDCAN_FilterTypeDef hbFilterConfig;
	static FDCAN_FilterTypeDef niFilterConfig;

	niFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8007542:	4b4c      	ldr	r3, [pc, #304]	@ (8007674 <cyphal_can_starter+0x174>)
 8007544:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007548:	601a      	str	r2, [r3, #0]
	niFilterConfig.FilterIndex = 0;
 800754a:	4b4a      	ldr	r3, [pc, #296]	@ (8007674 <cyphal_can_starter+0x174>)
 800754c:	2200      	movs	r2, #0
 800754e:	605a      	str	r2, [r3, #4]
	niFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8007550:	4b48      	ldr	r3, [pc, #288]	@ (8007674 <cyphal_can_starter+0x174>)
 8007552:	2202      	movs	r2, #2
 8007554:	609a      	str	r2, [r3, #8]
	niFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8007556:	4b47      	ldr	r3, [pc, #284]	@ (8007674 <cyphal_can_starter+0x174>)
 8007558:	2201      	movs	r2, #1
 800755a:	60da      	str	r2, [r3, #12]
	niFilterConfig.FilterID1 =  cyphal_filter_for_node_id.extended_can_id;
 800755c:	6a3b      	ldr	r3, [r7, #32]
 800755e:	4a45      	ldr	r2, [pc, #276]	@ (8007674 <cyphal_can_starter+0x174>)
 8007560:	6113      	str	r3, [r2, #16]
	niFilterConfig.FilterID2 =  cyphal_filter_for_node_id.extended_mask;
 8007562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007564:	4a43      	ldr	r2, [pc, #268]	@ (8007674 <cyphal_can_starter+0x174>)
 8007566:	6153      	str	r3, [r2, #20]

	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8007568:	4b43      	ldr	r3, [pc, #268]	@ (8007678 <cyphal_can_starter+0x178>)
 800756a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800756e:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIndex = 1;
 8007570:	4b41      	ldr	r3, [pc, #260]	@ (8007678 <cyphal_can_starter+0x178>)
 8007572:	2201      	movs	r2, #1
 8007574:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8007576:	4b40      	ldr	r3, [pc, #256]	@ (8007678 <cyphal_can_starter+0x178>)
 8007578:	2202      	movs	r2, #2
 800757a:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800757c:	4b3e      	ldr	r3, [pc, #248]	@ (8007678 <cyphal_can_starter+0x178>)
 800757e:	2201      	movs	r2, #1
 8007580:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterID1 =  cyphal_filter_for_JS.extended_can_id;
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	4a3c      	ldr	r2, [pc, #240]	@ (8007678 <cyphal_can_starter+0x178>)
 8007586:	6113      	str	r3, [r2, #16]
	sFilterConfig.FilterID2 =  cyphal_filter_for_JS.extended_mask;
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	4a3b      	ldr	r2, [pc, #236]	@ (8007678 <cyphal_can_starter+0x178>)
 800758c:	6153      	str	r3, [r2, #20]

	hbFilterConfig.IdType = FDCAN_EXTENDED_ID;
 800758e:	4b3b      	ldr	r3, [pc, #236]	@ (800767c <cyphal_can_starter+0x17c>)
 8007590:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007594:	601a      	str	r2, [r3, #0]
	hbFilterConfig.FilterIndex = 2;
 8007596:	4b39      	ldr	r3, [pc, #228]	@ (800767c <cyphal_can_starter+0x17c>)
 8007598:	2202      	movs	r2, #2
 800759a:	605a      	str	r2, [r3, #4]
	hbFilterConfig.FilterType = FDCAN_FILTER_MASK;
 800759c:	4b37      	ldr	r3, [pc, #220]	@ (800767c <cyphal_can_starter+0x17c>)
 800759e:	2202      	movs	r2, #2
 80075a0:	609a      	str	r2, [r3, #8]
	hbFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80075a2:	4b36      	ldr	r3, [pc, #216]	@ (800767c <cyphal_can_starter+0x17c>)
 80075a4:	2201      	movs	r2, #1
 80075a6:	60da      	str	r2, [r3, #12]
	hbFilterConfig.FilterID1 =  cyphal_filter_for_HB.extended_can_id;
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	4a34      	ldr	r2, [pc, #208]	@ (800767c <cyphal_can_starter+0x17c>)
 80075ac:	6113      	str	r3, [r2, #16]
	hbFilterConfig.FilterID2 =  cyphal_filter_for_HB.extended_mask;
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	4a32      	ldr	r2, [pc, #200]	@ (800767c <cyphal_can_starter+0x17c>)
 80075b2:	6153      	str	r3, [r2, #20]



	if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT) != HAL_OK)
 80075b4:	2302      	movs	r3, #2
 80075b6:	9300      	str	r3, [sp, #0]
 80075b8:	2302      	movs	r3, #2
 80075ba:	2202      	movs	r2, #2
 80075bc:	2102      	movs	r1, #2
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f003 fe4e 	bl	800b260 <HAL_FDCAN_ConfigGlobalFilter>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	bf14      	ite	ne
 80075ca:	2301      	movne	r3, #1
 80075cc:	2300      	moveq	r3, #0
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d001      	beq.n	80075d8 <cyphal_can_starter+0xd8>
	{
	  Error_Handler();
 80075d4:	f7fa fda1 	bl	800211a <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &niFilterConfig) != HAL_OK) {
 80075d8:	4926      	ldr	r1, [pc, #152]	@ (8007674 <cyphal_can_starter+0x174>)
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f003 fde6 	bl	800b1ac <HAL_FDCAN_ConfigFilter>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	bf14      	ite	ne
 80075e6:	2301      	movne	r3, #1
 80075e8:	2300      	moveq	r3, #0
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d001      	beq.n	80075f4 <cyphal_can_starter+0xf4>
	  Error_Handler();
 80075f0:	f7fa fd93 	bl	800211a <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK) {
 80075f4:	4920      	ldr	r1, [pc, #128]	@ (8007678 <cyphal_can_starter+0x178>)
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f003 fdd8 	bl	800b1ac <HAL_FDCAN_ConfigFilter>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	bf14      	ite	ne
 8007602:	2301      	movne	r3, #1
 8007604:	2300      	moveq	r3, #0
 8007606:	b2db      	uxtb	r3, r3
 8007608:	2b00      	cmp	r3, #0
 800760a:	d001      	beq.n	8007610 <cyphal_can_starter+0x110>
	  Error_Handler();
 800760c:	f7fa fd85 	bl	800211a <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &hbFilterConfig) != HAL_OK) {
 8007610:	491a      	ldr	r1, [pc, #104]	@ (800767c <cyphal_can_starter+0x17c>)
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f003 fdca 	bl	800b1ac <HAL_FDCAN_ConfigFilter>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	bf14      	ite	ne
 800761e:	2301      	movne	r3, #1
 8007620:	2300      	moveq	r3, #0
 8007622:	b2db      	uxtb	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	d001      	beq.n	800762c <cyphal_can_starter+0x12c>
	  Error_Handler();
 8007628:	f7fa fd77 	bl	800211a <Error_Handler>
	}

	if (HAL_FDCAN_ConfigTxDelayCompensation(hfdcan, 5, 0) != HAL_OK) {
 800762c:	2200      	movs	r2, #0
 800762e:	2105      	movs	r1, #5
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f003 fe46 	bl	800b2c2 <HAL_FDCAN_ConfigTxDelayCompensation>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	bf14      	ite	ne
 800763c:	2301      	movne	r3, #1
 800763e:	2300      	moveq	r3, #0
 8007640:	b2db      	uxtb	r3, r3
 8007642:	2b00      	cmp	r3, #0
 8007644:	d001      	beq.n	800764a <cyphal_can_starter+0x14a>
	  Error_Handler();
 8007646:	f7fa fd68 	bl	800211a <Error_Handler>
	}
	if (HAL_FDCAN_EnableTxDelayCompensation(hfdcan) != HAL_OK) {
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f003 fe5b 	bl	800b306 <HAL_FDCAN_EnableTxDelayCompensation>
 8007650:	4603      	mov	r3, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	bf14      	ite	ne
 8007656:	2301      	movne	r3, #1
 8007658:	2300      	moveq	r3, #0
 800765a:	b2db      	uxtb	r3, r3
 800765c:	2b00      	cmp	r3, #0
 800765e:	d001      	beq.n	8007664 <cyphal_can_starter+0x164>
	  Error_Handler();
 8007660:	f7fa fd5b 	bl	800211a <Error_Handler>
//	if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
//	{
//	  Error_Handler();
//	}

	HAL_FDCAN_Start(hfdcan);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f003 fe6f 	bl	800b348 <HAL_FDCAN_Start>
}
 800766a:	bf00      	nop
 800766c:	3728      	adds	r7, #40	@ 0x28
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	200007b4 	.word	0x200007b4
 8007678:	20000784 	.word	0x20000784
 800767c:	2000079c 	.word	0x2000079c

08007680 <calib_move>:


void calib_move(joint_config * jc)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b086      	sub	sp, #24
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
	int8_t Kp = 100;
 8007688:	2364      	movs	r3, #100	@ 0x64
 800768a:	74fb      	strb	r3, [r7, #19]
	uint32_t epsilon = 10;
 800768c:	230a      	movs	r3, #10
 800768e:	60fb      	str	r3, [r7, #12]
	uint32_t deviation = 0;
 8007690:	2300      	movs	r3, #0
 8007692:	617b      	str	r3, [r7, #20]
	deviation = jc->zero_enc - enc_angle;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6a1b      	ldr	r3, [r3, #32]
 8007698:	4a15      	ldr	r2, [pc, #84]	@ (80076f0 <calib_move+0x70>)
 800769a:	8812      	ldrh	r2, [r2, #0]
 800769c:	1a9b      	subs	r3, r3, r2
 800769e:	617b      	str	r3, [r7, #20]
	while(deviation > epsilon)
 80076a0:	e01a      	b.n	80076d8 <calib_move+0x58>
	{
		as50_readAngle(&enc_angle, 100);
 80076a2:	2164      	movs	r1, #100	@ 0x64
 80076a4:	4812      	ldr	r0, [pc, #72]	@ (80076f0 <calib_move+0x70>)
 80076a6:	f7fa f85f 	bl	8001768 <as50_readAngle>
		deviation = jc->direction * (jc->zero_enc - enc_angle);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80076b0:	4619      	mov	r1, r3
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6a1b      	ldr	r3, [r3, #32]
 80076b6:	4a0e      	ldr	r2, [pc, #56]	@ (80076f0 <calib_move+0x70>)
 80076b8:	8812      	ldrh	r2, [r2, #0]
 80076ba:	1a9b      	subs	r3, r3, r2
 80076bc:	fb01 f303 	mul.w	r3, r1, r3
 80076c0:	617b      	str	r3, [r7, #20]
		tmc5160_move(deviation * Kp);
 80076c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	fb02 f303 	mul.w	r3, r2, r3
 80076cc:	4618      	mov	r0, r3
 80076ce:	f002 fa97 	bl	8009c00 <tmc5160_move>
		HAL_Delay(1);
 80076d2:	2001      	movs	r0, #1
 80076d4:	f003 f856 	bl	800a784 <HAL_Delay>
	while(deviation > epsilon)
 80076d8:	697a      	ldr	r2, [r7, #20]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d8e0      	bhi.n	80076a2 <calib_move+0x22>
	}
	tmc5160_stop();
 80076e0:	f002 fe48 	bl	800a374 <tmc5160_stop>
	tmc5160_set_zero();
 80076e4:	f002 fe06 	bl	800a2f4 <tmc5160_set_zero>
}
 80076e8:	bf00      	nop
 80076ea:	3718      	adds	r7, #24
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	20000472 	.word	0x20000472

080076f4 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
      { delete this; }
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d005      	beq.n	800770e <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x1a>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	3304      	adds	r3, #4
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	4798      	blx	r3
 800770e:	bf00      	nop
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <_ZNSt14_Function_baseC1Ev>:
    _Function_base() = default;
 8007716:	b480      	push	{r7}
 8007718:	b083      	sub	sp, #12
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	461a      	mov	r2, r3
 8007722:	2300      	movs	r3, #0
 8007724:	6013      	str	r3, [r2, #0]
 8007726:	6053      	str	r3, [r2, #4]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	609a      	str	r2, [r3, #8]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4618      	mov	r0, r3
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr

0800773c <_ZNSt8functionIFyvEEC1ERKS1_>:
       *  @post `bool(*this) == bool(__x)`
       *
       *  The newly-created %function contains a copy of the target of
       *  `__x` (if it has one).
       */
      function(const function& __x)
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	461a      	mov	r2, r3
 800774a:	2300      	movs	r3, #0
 800774c:	6013      	str	r3, [r2, #0]
 800774e:	6053      	str	r3, [r2, #4]
 8007750:	6093      	str	r3, [r2, #8]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4618      	mov	r0, r3
 8007756:	f7ff ffde 	bl	8007716 <_ZNSt14_Function_baseC1Ev>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	60da      	str	r2, [r3, #12]
      {
	if (static_cast<bool>(__x))
 8007760:	6838      	ldr	r0, [r7, #0]
 8007762:	f000 fb21 	bl	8007da8 <_ZNKSt8functionIFyvEEcvbEv>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00d      	beq.n	8007788 <_ZNSt8functionIFyvEEC1ERKS1_+0x4c>
	  {
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	6839      	ldr	r1, [r7, #0]
 8007774:	2202      	movs	r2, #2
 8007776:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	68da      	ldr	r2, [r3, #12]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	689a      	ldr	r2, [r3, #8]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	609a      	str	r2, [r3, #8]
	  }
      }
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4618      	mov	r0, r3
 800778c:	3708      	adds	r7, #8
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <_ZNSt8functionIFvvEEC1ERKS1_>:
      function(const function& __x)
 8007792:	b580      	push	{r7, lr}
 8007794:	b082      	sub	sp, #8
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
 800779a:	6039      	str	r1, [r7, #0]
      : _Function_base()
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	461a      	mov	r2, r3
 80077a0:	2300      	movs	r3, #0
 80077a2:	6013      	str	r3, [r2, #0]
 80077a4:	6053      	str	r3, [r2, #4]
 80077a6:	6093      	str	r3, [r2, #8]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7ff ffb3 	bl	8007716 <_ZNSt14_Function_baseC1Ev>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	60da      	str	r2, [r3, #12]
	if (static_cast<bool>(__x))
 80077b6:	6838      	ldr	r0, [r7, #0]
 80077b8:	f000 fb06 	bl	8007dc8 <_ZNKSt8functionIFvvEEcvbEv>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d00d      	beq.n	80077de <_ZNSt8functionIFvvEEC1ERKS1_+0x4c>
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	6839      	ldr	r1, [r7, #0]
 80077ca:	2202      	movs	r2, #2
 80077cc:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	68da      	ldr	r2, [r3, #12]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	689a      	ldr	r2, [r3, #8]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	609a      	str	r2, [r3, #8]
      }
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4618      	mov	r0, r3
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>:
      get_deleter() const noexcept
      { return _M_t._M_deleter(); }

      /// Return @c true if the stored pointer is not null.
      _GLIBCXX23_CONSTEXPR
      explicit operator bool() const noexcept
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 faf9 	bl	8007de8 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	bf14      	ite	ne
 80077fc:	2301      	movne	r3, #1
 80077fe:	2300      	moveq	r3, #0
 8007800:	b2db      	uxtb	r3, r3
 8007802:	4618      	mov	r0, r3
 8007804:	3708      	adds	r7, #8
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800780a:	b580      	push	{r7, lr}
 800780c:	b082      	sub	sp, #8
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
	return get();
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 fae8 	bl	8007de8 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8007818:	4603      	mov	r3, r0
      }
 800781a:	4618      	mov	r0, r3
 800781c:	3708      	adds	r7, #8
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}

08007822 <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8007822:	b580      	push	{r7, lr}
 8007824:	b082      	sub	sp, #8
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
 800782a:	6039      	str	r1, [r7, #0]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	683a      	ldr	r2, [r7, #0]
 8007830:	4611      	mov	r1, r2
 8007832:	4618      	mov	r0, r3
 8007834:	f000 fae5 	bl	8007e02 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4618      	mov	r0, r3
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8007842:	b580      	push	{r7, lr}
 8007844:	b082      	sub	sp, #8
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6839      	ldr	r1, [r7, #0]
 8007850:	4618      	mov	r0, r3
 8007852:	f7ff ffe6 	bl	8007822 <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4618      	mov	r0, r3
 800785a:	3708      	adds	r7, #8
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8007860:	b590      	push	{r4, r7, lr}
 8007862:	b085      	sub	sp, #20
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4618      	mov	r0, r3
 800786c:	f000 fadd 	bl	8007e2a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8007870:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d00c      	beq.n	8007894 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 fae2 	bl	8007e44 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>
 8007880:	4604      	mov	r4, r0
 8007882:	68f8      	ldr	r0, [r7, #12]
 8007884:	f000 faeb 	bl	8007e5e <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>
 8007888:	4603      	mov	r3, r0
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4619      	mov	r1, r3
 800788e:	4620      	mov	r0, r4
 8007890:	f000 faf0 	bl	8007e74 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>
	__ptr = pointer();
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2200      	movs	r2, #0
 8007898:	601a      	str	r2, [r3, #0]
      }
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd90      	pop	{r4, r7, pc}

080078a4 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~__shared_count() noexcept
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
	if (_M_pi != nullptr)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d004      	beq.n	80078be <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1a>
	  _M_pi->_M_release();
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7fa fc4f 	bl	800215c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>
      }
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4618      	mov	r0, r3
 80078c2:	3708      	adds	r7, #8
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>:
       */
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2774. std::function construction vs assignment
      template<typename _Functor,
	       typename _Constraints = _Requires<_Callable<_Functor>>>
	function(_Functor&& __f)
 80078c8:	b590      	push	{r4, r7, lr}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
	noexcept(_Handler<_Functor>::template _S_nothrow_init<_Functor>())
	: _Function_base()
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	461a      	mov	r2, r3
 80078d6:	2300      	movs	r3, #0
 80078d8:	6013      	str	r3, [r2, #0]
 80078da:	6053      	str	r3, [r2, #4]
 80078dc:	6093      	str	r3, [r2, #8]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4618      	mov	r0, r3
 80078e2:	f7ff ff18 	bl	8007716 <_ZNSt14_Function_baseC1Ev>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	60da      	str	r2, [r3, #12]
	      "std::function target must be constructible from the "
	      "constructor argument");

	  using _My_handler = _Handler<_Functor>;

	  if (_My_handler::_M_not_empty_function(__f))
 80078ec:	6838      	ldr	r0, [r7, #0]
 80078ee:	f000 fad2 	bl	8007e96 <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00e      	beq.n	8007916 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x4e>
	    {
	      _My_handler::_M_init_functor(_M_functor,
 80078f8:	687c      	ldr	r4, [r7, #4]
 80078fa:	6838      	ldr	r0, [r7, #0]
 80078fc:	f000 fadb 	bl	8007eb6 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007900:	4603      	mov	r3, r0
 8007902:	4619      	mov	r1, r3
 8007904:	4620      	mov	r0, r4
 8007906:	f000 fae1 	bl	8007ecc <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
					   std::forward<_Functor>(__f));
	      _M_invoker = &_My_handler::_M_invoke;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a04      	ldr	r2, [pc, #16]	@ (8007920 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x58>)
 800790e:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	4a04      	ldr	r2, [pc, #16]	@ (8007924 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x5c>)
 8007914:	609a      	str	r2, [r3, #8]
	    }
	}
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4618      	mov	r0, r3
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	bd90      	pop	{r4, r7, pc}
 8007920:	08007ef1 	.word	0x08007ef1
 8007924:	08007f15 	.word	0x08007f15

08007928 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>:
	function(_Functor&& __f)
 8007928:	b590      	push	{r4, r7, lr}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
	: _Function_base()
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	461a      	mov	r2, r3
 8007936:	2300      	movs	r3, #0
 8007938:	6013      	str	r3, [r2, #0]
 800793a:	6053      	str	r3, [r2, #4]
 800793c:	6093      	str	r3, [r2, #8]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4618      	mov	r0, r3
 8007942:	f7ff fee8 	bl	8007716 <_ZNSt14_Function_baseC1Ev>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	60da      	str	r2, [r3, #12]
	  if (_My_handler::_M_not_empty_function(__f))
 800794c:	6838      	ldr	r0, [r7, #0]
 800794e:	f000 fb00 	bl	8007f52 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d00e      	beq.n	8007976 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x4e>
	      _My_handler::_M_init_functor(_M_functor,
 8007958:	687c      	ldr	r4, [r7, #4]
 800795a:	6838      	ldr	r0, [r7, #0]
 800795c:	f000 fb09 	bl	8007f72 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007960:	4603      	mov	r3, r0
 8007962:	4619      	mov	r1, r3
 8007964:	4620      	mov	r0, r4
 8007966:	f000 fb0f 	bl	8007f88 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
	      _M_invoker = &_My_handler::_M_invoke;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a04      	ldr	r2, [pc, #16]	@ (8007980 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x58>)
 800796e:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a04      	ldr	r2, [pc, #16]	@ (8007984 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x5c>)
 8007974:	609a      	str	r2, [r3, #8]
	}
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4618      	mov	r0, r3
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	bd90      	pop	{r4, r7, pc}
 8007980:	08007fad 	.word	0x08007fad
 8007984:	08007fcb 	.word	0x08007fcb

08007988 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>:
      __shared_count(const __shared_count& __r) noexcept
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
      : _M_pi(__r._M_pi)
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	601a      	str	r2, [r3, #0]
	if (_M_pi != nullptr)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d004      	beq.n	80079ac <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_+0x24>
	  _M_pi->_M_add_ref_copy();
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7fa fbc9 	bl	800213e <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>
      }
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4618      	mov	r0, r3
 80079b0:	3708      	adds	r7, #8
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}

080079b6 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>:
        interface->subscribe(port_id, T::extent, kind, &sub);
    }

    virtual void handler(const Type&, CanardRxTransfer*) = 0;
public:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b086      	sub	sp, #24
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	60f8      	str	r0, [r7, #12]
 80079be:	60b9      	str	r1, [r7, #8]
 80079c0:	4613      	mov	r3, r2
 80079c2:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 80079c4:	f107 0310 	add.w	r3, r7, #16
 80079c8:	68b9      	ldr	r1, [r7, #8]
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7fe fc3b 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80079d0:	88fa      	ldrh	r2, [r7, #6]
 80079d2:	f107 0110 	add.w	r1, r7, #16
 80079d6:	2300      	movs	r3, #0
 80079d8:	68f8      	ldr	r0, [r7, #12]
 80079da:	f000 fb15 	bl	8008008 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 80079de:	f107 0310 	add.w	r3, r7, #16
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7fe fc3f 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b086      	sub	sp, #24
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	60f8      	str	r0, [r7, #12]
 80079fa:	60b9      	str	r1, [r7, #8]
 80079fc:	4613      	mov	r3, r2
 80079fe:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 8007a00:	f107 0310 	add.w	r3, r7, #16
 8007a04:	68b9      	ldr	r1, [r7, #8]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7fe fc1d 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007a0c:	88fa      	ldrh	r2, [r7, #6]
 8007a0e:	f107 0110 	add.w	r1, r7, #16
 8007a12:	2300      	movs	r3, #0
 8007a14:	68f8      	ldr	r0, [r7, #12]
 8007a16:	f000 fb29 	bl	800806c <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 8007a1a:	f107 0310 	add.w	r3, r7, #16
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7fe fc21 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	4618      	mov	r0, r3
 8007a28:	3718      	adds	r7, #24
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
	...

08007a30 <_ZN9IListenerIP16CanardRxTransferEC1Ev>:
#pragma once

template <typename T>
class IListener {
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	4a04      	ldr	r2, [pc, #16]	@ (8007a4c <_ZN9IListenerIP16CanardRxTransferEC1Ev+0x1c>)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	601a      	str	r2, [r3, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4618      	mov	r0, r3
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr
 8007a4c:	08018af8 	.word	0x08018af8

08007a50 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	4611      	mov	r1, r2
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	460b      	mov	r3, r1
 8007a60:	80fb      	strh	r3, [r7, #6]
 8007a62:	4613      	mov	r3, r2
 8007a64:	717b      	strb	r3, [r7, #5]
        InterfacePtr interface,
        CanardPortID port_id,
        CanardTransferKind kind
    ): interface(interface), kind(kind) {
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f7ff ffe1 	bl	8007a30 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8007a6e:	4a10      	ldr	r2, [pc, #64]	@ (8007ab0 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	601a      	str	r2, [r3, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	797a      	ldrb	r2, [r7, #5]
 8007a78:	711a      	strb	r2, [r3, #4]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3308      	adds	r3, #8
 8007a7e:	f44f 720a 	mov.w	r2, #552	@ 0x228
 8007a82:	2100      	movs	r1, #0
 8007a84:	4618      	mov	r0, r3
 8007a86:	f00c ffcc 	bl	8014a22 <memset>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8007a90:	68b9      	ldr	r1, [r7, #8]
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7fe fbd7 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007a98:	797a      	ldrb	r2, [r7, #5]
 8007a9a:	88fb      	ldrh	r3, [r7, #6]
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f000 fb16 	bl	80080d0 <_ZN20AbstractSubscriptionI15NodeInfoRequestE9subscribeEt18CanardTransferKind>
    };
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	08018aa8 	.word	0x08018aa8

08007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>:
      operator->() const noexcept
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b082      	sub	sp, #8
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
	return _M_get();
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fb25 	bl	800810c <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>
 8007ac2:	4603      	mov	r3, r0
      }
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3708      	adds	r7, #8
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::send_response(
 8007acc:	b5b0      	push	{r4, r5, r7, lr}
 8007ace:	b08c      	sub	sp, #48	@ 0x30
 8007ad0:	af04      	add	r7, sp, #16
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
 8007ad8:	603b      	str	r3, [r7, #0]
    CanardRxTransfer *transfer,
    CanardPortID port,
    uint64_t timeout_delta,
    CanardPriority priority
) const {
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007ada:	f240 1339 	movw	r3, #313	@ 0x139
 8007ade:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007ae0:	f107 031c 	add.w	r3, r7, #28
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	6879      	ldr	r1, [r7, #4]
 8007ae8:	68b8      	ldr	r0, [r7, #8]
 8007aea:	f7fe f9e1 	bl	8005eb0 <uavcan_node_GetInfo_Response_1_0_serialize_>
 8007aee:	4603      	mov	r3, r0
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	09db      	lsrs	r3, r3, #7
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d005      	beq.n	8007b06 <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority+0x3a>
        utilities.error_handler();
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	3310      	adds	r3, #16
 8007b00:	4618      	mov	r0, r3
 8007b02:	f000 fb0f 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    }
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007b06:	f107 0314 	add.w	r3, r7, #20
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	601a      	str	r2, [r3, #0]
 8007b0e:	809a      	strh	r2, [r3, #4]
 8007b10:	2301      	movs	r3, #1
 8007b12:	757b      	strb	r3, [r7, #21]
 8007b14:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8007b18:	753b      	strb	r3, [r7, #20]
 8007b1a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007b1c:	82fb      	strh	r3, [r7, #22]
            .priority = priority,
            .transfer_kind = CanardTransferKindResponse,
            .port_id = port,
            .remote_node_id = transfer->metadata.remote_node_id,
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	791b      	ldrb	r3, [r3, #4]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007b22:	763b      	strb	r3, [r7, #24]
            .transfer_id = transfer->metadata.transfer_id,
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	795b      	ldrb	r3, [r3, #5]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007b28:	767b      	strb	r3, [r7, #25]
    };
    push(
        utilities.micros_64() + timeout_delta,
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f000 fb0e 	bl	8008150 <_ZNKSt8functionIFyvEEclEv>
    push(
 8007b34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007b38:	1884      	adds	r4, r0, r2
 8007b3a:	eb41 0503 	adc.w	r5, r1, r3
 8007b3e:	69fb      	ldr	r3, [r7, #28]
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	9202      	str	r2, [sp, #8]
 8007b44:	9301      	str	r3, [sp, #4]
 8007b46:	f107 0314 	add.w	r3, r7, #20
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	4622      	mov	r2, r4
 8007b4e:	462b      	mov	r3, r5
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f009 f855 	bl	8010c00 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
        &cyphal_transfer_metadata,
        cyphal_buf_size,
        buffer
    );
}
 8007b56:	bf00      	nop
 8007b58:	3720      	adds	r7, #32
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007b60 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	4611      	mov	r1, r2
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	460b      	mov	r3, r1
 8007b70:	80fb      	strh	r3, [r7, #6]
 8007b72:	4613      	mov	r3, r2
 8007b74:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f7ff ff59 	bl	8007a30 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8007b7e:	4a10      	ldr	r2, [pc, #64]	@ (8007bc0 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	601a      	str	r2, [r3, #0]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	797a      	ldrb	r2, [r7, #5]
 8007b88:	711a      	strb	r2, [r3, #4]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	3308      	adds	r3, #8
 8007b8e:	f44f 720a 	mov.w	r2, #552	@ 0x228
 8007b92:	2100      	movs	r1, #0
 8007b94:	4618      	mov	r0, r3
 8007b96:	f00c ff44 	bl	8014a22 <memset>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8007ba0:	68b9      	ldr	r1, [r7, #8]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7fe fb4f 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007ba8:	797a      	ldrb	r2, [r7, #5]
 8007baa:	88fb      	ldrh	r3, [r7, #6]
 8007bac:	4619      	mov	r1, r3
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f000 fae7 	bl	8008182 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE9subscribeEt18CanardTransferKind>
    };
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3710      	adds	r7, #16
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	08018a88 	.word	0x08018a88

08007bc4 <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>:
inline void CyphalInterface::send_response(
 8007bc4:	b5b0      	push	{r4, r5, r7, lr}
 8007bc6:	b08c      	sub	sp, #48	@ 0x30
 8007bc8:	af04      	add	r7, sp, #16
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
 8007bd0:	603b      	str	r3, [r7, #0]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007bd2:	f240 130b 	movw	r3, #267	@ 0x10b
 8007bd6:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007bd8:	f107 031c 	add.w	r3, r7, #28
 8007bdc:	461a      	mov	r2, r3
 8007bde:	6879      	ldr	r1, [r7, #4]
 8007be0:	68b8      	ldr	r0, [r7, #8]
 8007be2:	f7fd ffd3 	bl	8005b8c <uavcan_register_Access_Response_1_0_serialize_>
 8007be6:	4603      	mov	r3, r0
 8007be8:	b2db      	uxtb	r3, r3
 8007bea:	09db      	lsrs	r3, r3, #7
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d005      	beq.n	8007bfe <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority+0x3a>
        utilities.error_handler();
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	3310      	adds	r3, #16
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f000 fa93 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007bfe:	f107 0314 	add.w	r3, r7, #20
 8007c02:	2200      	movs	r2, #0
 8007c04:	601a      	str	r2, [r3, #0]
 8007c06:	809a      	strh	r2, [r3, #4]
 8007c08:	2301      	movs	r3, #1
 8007c0a:	757b      	strb	r3, [r7, #21]
 8007c0c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8007c10:	753b      	strb	r3, [r7, #20]
 8007c12:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c14:	82fb      	strh	r3, [r7, #22]
            .remote_node_id = transfer->metadata.remote_node_id,
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	791b      	ldrb	r3, [r3, #4]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007c1a:	763b      	strb	r3, [r7, #24]
            .transfer_id = transfer->metadata.transfer_id,
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	795b      	ldrb	r3, [r3, #5]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007c20:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	4618      	mov	r0, r3
 8007c28:	f000 fa92 	bl	8008150 <_ZNKSt8functionIFyvEEclEv>
    push(
 8007c2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007c30:	1884      	adds	r4, r0, r2
 8007c32:	eb41 0503 	adc.w	r5, r1, r3
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	9202      	str	r2, [sp, #8]
 8007c3c:	9301      	str	r3, [sp, #4]
 8007c3e:	f107 0314 	add.w	r3, r7, #20
 8007c42:	9300      	str	r3, [sp, #0]
 8007c44:	4622      	mov	r2, r4
 8007c46:	462b      	mov	r3, r5
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f008 ffd9 	bl	8010c00 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
}
 8007c4e:	bf00      	nop
 8007c50:	3720      	adds	r7, #32
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bdb0      	pop	{r4, r5, r7, pc}

08007c56 <_ZNK15CyphalInterface8send_msgI6JS_msgEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 8007c56:	b580      	push	{r7, lr}
 8007c58:	b08a      	sub	sp, #40	@ 0x28
 8007c5a:	af06      	add	r7, sp, #24
 8007c5c:	60f8      	str	r0, [r7, #12]
 8007c5e:	60b9      	str	r1, [r7, #8]
 8007c60:	607a      	str	r2, [r7, #4]
 8007c62:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 8007c64:	8879      	ldrh	r1, [r7, #2]
 8007c66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007c6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c6e:	23ff      	movs	r3, #255	@ 0xff
 8007c70:	9303      	str	r3, [sp, #12]
 8007c72:	2300      	movs	r3, #0
 8007c74:	9302      	str	r3, [sp, #8]
 8007c76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c7a:	9301      	str	r3, [sp, #4]
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	460b      	mov	r3, r1
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	68b9      	ldr	r1, [r7, #8]
 8007c86:	68f8      	ldr	r0, [r7, #12]
 8007c88:	f000 fa9a 	bl	80081c0 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 8007c8c:	bf00      	nop
 8007c8e:	3710      	adds	r7, #16
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b08a      	sub	sp, #40	@ 0x28
 8007c98:	af06      	add	r7, sp, #24
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
 8007ca0:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 8007ca2:	8879      	ldrh	r1, [r7, #2]
 8007ca4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ca8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007cac:	23ff      	movs	r3, #255	@ 0xff
 8007cae:	9303      	str	r3, [sp, #12]
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	9302      	str	r3, [sp, #8]
 8007cb4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	9300      	str	r3, [sp, #0]
 8007cbe:	460b      	mov	r3, r1
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	68b9      	ldr	r1, [r7, #8]
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f000 fac5 	bl	8008254 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 8007cca:	bf00      	nop
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}

08007cd2 <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>:
    template <typename Provider, class Allocator, class... Args> static CyphalInterface* create_bss(
 8007cd2:	b590      	push	{r4, r7, lr}
 8007cd4:	b08b      	sub	sp, #44	@ 0x2c
 8007cd6:	af02      	add	r7, sp, #8
 8007cd8:	60f8      	str	r0, [r7, #12]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	603b      	str	r3, [r7, #0]
 8007cde:	460b      	mov	r3, r1
 8007ce0:	72fb      	strb	r3, [r7, #11]
        typename Provider::Handler handler,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& config
    ) {
        std::byte** inout_buffer = &buffer;
 8007ce2:	f107 030c 	add.w	r3, r7, #12
 8007ce6:	61fb      	str	r3, [r7, #28]
        AbstractCANProvider* provider  = Provider::template create_bss<Allocator>(inout_buffer, handler, node_id, queue_len, args..., config);
 8007ce8:	7afa      	ldrb	r2, [r7, #11]
 8007cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cec:	9300      	str	r3, [sp, #0]
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	6879      	ldr	r1, [r7, #4]
 8007cf2:	69f8      	ldr	r0, [r7, #28]
 8007cf4:	f000 faf8 	bl	80082e8 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>
 8007cf8:	61b8      	str	r0, [r7, #24]

        std::byte* interface_ptr = *inout_buffer;
 8007cfa:	69fb      	ldr	r3, [r7, #28]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	617b      	str	r3, [r7, #20]
        auto interface = new (interface_ptr) CyphalInterface(node_id, config, provider);
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	4619      	mov	r1, r3
 8007d04:	200c      	movs	r0, #12
 8007d06:	f7fa fa0e 	bl	8002126 <_ZnwjPv>
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	7af9      	ldrb	r1, [r7, #11]
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d12:	4620      	mov	r0, r4
 8007d14:	f7fa fb38 	bl	8002388 <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>
 8007d18:	613c      	str	r4, [r7, #16]

        return interface;
 8007d1a:	693b      	ldr	r3, [r7, #16]
    }
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3724      	adds	r7, #36	@ 0x24
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd90      	pop	{r4, r7, pc}

08007d24 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>:
       *  @post   use_count() == 1 && get() == __p
       *  @throw  std::bad_alloc, in which case @c delete @a __p is called.
       */
      template<typename _Yp, typename = _Constructible<_Yp*>>
	explicit
	shared_ptr(_Yp* __p) : __shared_ptr<_Tp>(__p) { }
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b082      	sub	sp, #8
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6839      	ldr	r1, [r7, #0]
 8007d32:	4618      	mov	r0, r3
 8007d34:	f000 fb26 	bl	8008384 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3708      	adds	r7, #8
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>:
	}
#pragma GCC diagnostic pop
#endif

      shared_ptr&
      operator=(shared_ptr&& __r) noexcept
 8007d42:	b590      	push	{r4, r7, lr}
 8007d44:	b083      	sub	sp, #12
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	6039      	str	r1, [r7, #0]
      {
	this->__shared_ptr<_Tp>::operator=(std::move(__r));
 8007d4c:	687c      	ldr	r4, [r7, #4]
 8007d4e:	6838      	ldr	r0, [r7, #0]
 8007d50:	f000 fb30 	bl	80083b4 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>
 8007d54:	4603      	mov	r3, r0
 8007d56:	4619      	mov	r1, r3
 8007d58:	4620      	mov	r0, r4
 8007d5a:	f000 fb36 	bl	80083ca <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>
	return *this;
 8007d5e:	687b      	ldr	r3, [r7, #4]
      }
 8007d60:	4618      	mov	r0, r3
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd90      	pop	{r4, r7, pc}

08007d68 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~_Sp_counted_base() noexcept
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
      { }
 8007d70:	4a04      	ldr	r2, [pc, #16]	@ (8007d84 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1c>)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	601a      	str	r2, [r3, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	4618      	mov	r0, r3
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr
 8007d84:	08018b1c 	.word	0x08018b1c

08007d88 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED0Ev>:
      ~_Sp_counted_base() noexcept
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
      { }
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f7ff ffe9 	bl	8007d68 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8007d96:	210c      	movs	r1, #12
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f00b fd5e 	bl	801385a <_ZdlPvj>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4618      	mov	r0, r3
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <_ZNKSt8functionIFyvEEcvbEv>:
       *  @return `true` when this function object contains a target,
       *  or `false` when it is empty.
       *
       *  This function will not throw exceptions.
       */
      explicit operator bool() const noexcept
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7fa fa2b 	bl	800220e <_ZNKSt14_Function_base8_M_emptyEv>
 8007db8:	4603      	mov	r3, r0
 8007dba:	f083 0301 	eor.w	r3, r3, #1
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3708      	adds	r7, #8
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <_ZNKSt8functionIFvvEEcvbEv>:
      explicit operator bool() const noexcept
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f7fa fa1b 	bl	800220e <_ZNKSt14_Function_base8_M_emptyEv>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	f083 0301 	eor.w	r3, r3, #1
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	4618      	mov	r0, r3
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 fb08 	bl	8008408 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}

08007e02 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8007e02:	b590      	push	{r4, r7, lr}
 8007e04:	b083      	sub	sp, #12
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
 8007e0a:	6039      	str	r1, [r7, #0]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f000 fb08 	bl	8008424 <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8007e14:	683c      	ldr	r4, [r7, #0]
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 f807 	bl	8007e2a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	601c      	str	r4, [r3, #0]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4618      	mov	r0, r3
 8007e24:	370c      	adds	r7, #12
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd90      	pop	{r4, r7, pc}

08007e2a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8007e2a:	b580      	push	{r7, lr}
 8007e2c:	b082      	sub	sp, #8
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	6078      	str	r0, [r7, #4]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4618      	mov	r0, r3
 8007e36:	f000 fb02 	bl	800843e <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3708      	adds	r7, #8
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b082      	sub	sp, #8
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f000 fb02 	bl	8008458 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>
 8007e54:	4603      	mov	r3, r0
 8007e56:	4618      	mov	r0, r3
 8007e58:	3708      	adds	r7, #8
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}

08007e5e <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8007e5e:	b480      	push	{r7}
 8007e60:	b083      	sub	sp, #12
 8007e62:	af00      	add	r7, sp, #0
 8007e64:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	4618      	mov	r0, r3
 8007e6a:	370c      	adds	r7, #12
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>:
      operator()(_Tp* __ptr) const
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d004      	beq.n	8007e8e <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_+0x1a>
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	3218      	adds	r2, #24
 8007e88:	6812      	ldr	r2, [r2, #0]
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	4790      	blx	r2
      }
 8007e8e:	bf00      	nop
 8007e90:	3708      	adds	r7, #8
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}

08007e96 <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 8007e96:	b480      	push	{r7}
 8007e98:	b083      	sub	sp, #12
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	bf14      	ite	ne
 8007ea4:	2301      	movne	r3, #1
 8007ea6:	2300      	moveq	r3, #0
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	4618      	mov	r0, r3
 8007eac:	370c      	adds	r7, #12
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr

08007eb6 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007eb6:	b480      	push	{r7}
 8007eb8:	b083      	sub	sp, #12
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	370c      	adds	r7, #12
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr

08007ecc <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8007ecc:	b590      	push	{r4, r7, lr}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8007ed6:	6838      	ldr	r0, [r7, #0]
 8007ed8:	f7ff ffed 	bl	8007eb6 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007edc:	4603      	mov	r3, r0
 8007ede:	4622      	mov	r2, r4
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fac5 	bl	8008472 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8007ee8:	bf00      	nop
 8007eea:	370c      	adds	r7, #12
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd90      	pop	{r4, r7, pc}

08007ef0 <_ZNSt17_Function_handlerIFyvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 fad2 	bl	80084a2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8007efe:	4603      	mov	r3, r0
 8007f00:	4618      	mov	r0, r3
 8007f02:	f000 fade 	bl	80084c2 <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
 8007f06:	4602      	mov	r2, r0
 8007f08:	460b      	mov	r3, r1
      }
 8007f0a:	4610      	mov	r0, r2
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	3708      	adds	r7, #8
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8007f14:	b590      	push	{r4, r7, lr}
 8007f16:	b085      	sub	sp, #20
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8007f22:	79fb      	ldrb	r3, [r7, #7]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d109      	bne.n	8007f3c <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8007f28:	68b8      	ldr	r0, [r7, #8]
 8007f2a:	f000 faba 	bl	80084a2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8007f2e:	4604      	mov	r4, r0
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f000 fad9 	bl	80084e8 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 8007f36:	4603      	mov	r3, r0
 8007f38:	601c      	str	r4, [r3, #0]
	    break;
 8007f3a:	e005      	b.n	8007f48 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8007f3c:	79fb      	ldrb	r3, [r7, #7]
 8007f3e:	461a      	mov	r2, r3
 8007f40:	68b9      	ldr	r1, [r7, #8]
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	f000 fadc 	bl	8008500 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8007f48:	2300      	movs	r3, #0
      }
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3714      	adds	r7, #20
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd90      	pop	{r4, r7, pc}

08007f52 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 8007f52:	b480      	push	{r7}
 8007f54:	b083      	sub	sp, #12
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	bf14      	ite	ne
 8007f60:	2301      	movne	r3, #1
 8007f62:	2300      	moveq	r3, #0
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	4618      	mov	r0, r3
 8007f68:	370c      	adds	r7, #12
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr

08007f72 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007f72:	b480      	push	{r7}
 8007f74:	b083      	sub	sp, #12
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8007f88:	b590      	push	{r4, r7, lr}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8007f92:	6838      	ldr	r0, [r7, #0]
 8007f94:	f7ff ffed 	bl	8007f72 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	4622      	mov	r2, r4
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 fae8 	bl	8008574 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd90      	pop	{r4, r7, pc}

08007fac <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 faf5 	bl	80085a4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f000 fb01 	bl	80085c4 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
				     std::forward<_ArgTypes>(__args)...);
 8007fc2:	bf00      	nop
      }
 8007fc4:	3708      	adds	r7, #8
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8007fca:	b590      	push	{r4, r7, lr}
 8007fcc:	b085      	sub	sp, #20
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	60f8      	str	r0, [r7, #12]
 8007fd2:	60b9      	str	r1, [r7, #8]
 8007fd4:	4613      	mov	r3, r2
 8007fd6:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8007fd8:	79fb      	ldrb	r3, [r7, #7]
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d109      	bne.n	8007ff2 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8007fde:	68b8      	ldr	r0, [r7, #8]
 8007fe0:	f000 fae0 	bl	80085a4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8007fe4:	4604      	mov	r4, r0
 8007fe6:	68f8      	ldr	r0, [r7, #12]
 8007fe8:	f000 fafc 	bl	80085e4 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 8007fec:	4603      	mov	r3, r0
 8007fee:	601c      	str	r4, [r3, #0]
	    break;
 8007ff0:	e005      	b.n	8007ffe <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8007ff2:	79fb      	ldrb	r3, [r7, #7]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	68b9      	ldr	r1, [r7, #8]
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f000 faff 	bl	80085fc <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8007ffe:	2300      	movs	r3, #0
      }
 8008000:	4618      	mov	r0, r3
 8008002:	3714      	adds	r7, #20
 8008004:	46bd      	mov	sp, r7
 8008006:	bd90      	pop	{r4, r7, pc}

08008008 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	4611      	mov	r1, r2
 8008014:	461a      	mov	r2, r3
 8008016:	460b      	mov	r3, r1
 8008018:	80fb      	strh	r3, [r7, #6]
 800801a:	4613      	mov	r3, r2
 800801c:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	4618      	mov	r0, r3
 8008022:	f7ff fd05 	bl	8007a30 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8008026:	4a10      	ldr	r2, [pc, #64]	@ (8008068 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	601a      	str	r2, [r3, #0]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	797a      	ldrb	r2, [r7, #5]
 8008030:	711a      	strb	r2, [r3, #4]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	3308      	adds	r3, #8
 8008036:	f44f 720a 	mov.w	r2, #552	@ 0x228
 800803a:	2100      	movs	r1, #0
 800803c:	4618      	mov	r0, r3
 800803e:	f00c fcf0 	bl	8014a22 <memset>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8008048:	68b9      	ldr	r1, [r7, #8]
 800804a:	4618      	mov	r0, r3
 800804c:	f7fe f8fb 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8008050:	797a      	ldrb	r2, [r7, #5]
 8008052:	88fb      	ldrh	r3, [r7, #6]
 8008054:	4619      	mov	r1, r3
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f000 fb0a 	bl	8008670 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>
    };
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	4618      	mov	r0, r3
 8008060:	3710      	adds	r7, #16
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	08018ae8 	.word	0x08018ae8

0800806c <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	4611      	mov	r1, r2
 8008078:	461a      	mov	r2, r3
 800807a:	460b      	mov	r3, r1
 800807c:	80fb      	strh	r3, [r7, #6]
 800807e:	4613      	mov	r3, r2
 8008080:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	4618      	mov	r0, r3
 8008086:	f7ff fcd3 	bl	8007a30 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 800808a:	4a10      	ldr	r2, [pc, #64]	@ (80080cc <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	601a      	str	r2, [r3, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	797a      	ldrb	r2, [r7, #5]
 8008094:	711a      	strb	r2, [r3, #4]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	3308      	adds	r3, #8
 800809a:	f44f 720a 	mov.w	r2, #552	@ 0x228
 800809e:	2100      	movs	r1, #0
 80080a0:	4618      	mov	r0, r3
 80080a2:	f00c fcbe 	bl	8014a22 <memset>
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80080ac:	68b9      	ldr	r1, [r7, #8]
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7fe f8c9 	bl	8006246 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 80080b4:	797a      	ldrb	r2, [r7, #5]
 80080b6:	88fb      	ldrh	r3, [r7, #6]
 80080b8:	4619      	mov	r1, r3
 80080ba:	68f8      	ldr	r0, [r7, #12]
 80080bc:	f000 faf6 	bl	80086ac <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>
    };
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	08018ac8 	.word	0x08018ac8

080080d0 <_ZN20AbstractSubscriptionI15NodeInfoRequestE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af02      	add	r7, sp, #8
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	460b      	mov	r3, r1
 80080da:	807b      	strh	r3, [r7, #2]
 80080dc:	4613      	mov	r3, r2
 80080de:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7ff fce1 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	3308      	adds	r3, #8
 80080f6:	787a      	ldrb	r2, [r7, #1]
 80080f8:	8879      	ldrh	r1, [r7, #2]
 80080fa:	9300      	str	r3, [sp, #0]
 80080fc:	4613      	mov	r3, r2
 80080fe:	2200      	movs	r2, #0
 8008100:	f008 fdb8 	bl	8010c74 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8008104:	bf00      	nop
 8008106:	3708      	adds	r7, #8
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>:
      _M_get() const noexcept
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
      { return static_cast<const __shared_ptr<_Tp, _Lp>*>(this)->get(); }
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 fae7 	bl	80086e8 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>
 800811a:	4603      	mov	r3, r0
 800811c:	4618      	mov	r0, r3
 800811e:	3708      	adds	r7, #8
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <_ZNKSt8functionIFvvEEclEv>:
       *
       *  The function call operator invokes the target function object
       *  stored by `this`.
       */
      _Res
      operator()(_ArgTypes... __args) const
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
      {
	if (_M_empty())
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4618      	mov	r0, r3
 8008130:	f7fa f86d 	bl	800220e <_ZNKSt14_Function_base8_M_emptyEv>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d001      	beq.n	800813e <_ZNKSt8functionIFvvEEclEv+0x1a>
	  __throw_bad_function_call();
 800813a:	f00b fba1 	bl	8013880 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	4610      	mov	r0, r2
 8008146:	4798      	blx	r3
 8008148:	bf00      	nop
      }
 800814a:	3708      	adds	r7, #8
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <_ZNKSt8functionIFyvEEclEv>:
      operator()(_ArgTypes... __args) const
 8008150:	b580      	push	{r7, lr}
 8008152:	b082      	sub	sp, #8
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
	if (_M_empty())
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	4618      	mov	r0, r3
 800815c:	f7fa f857 	bl	800220e <_ZNKSt14_Function_base8_M_emptyEv>
 8008160:	4603      	mov	r3, r0
 8008162:	2b00      	cmp	r3, #0
 8008164:	d001      	beq.n	800816a <_ZNKSt8functionIFyvEEclEv+0x1a>
	  __throw_bad_function_call();
 8008166:	f00b fb8b 	bl	8013880 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	4610      	mov	r0, r2
 8008172:	4798      	blx	r3
 8008174:	4602      	mov	r2, r0
 8008176:	460b      	mov	r3, r1
      }
 8008178:	4610      	mov	r0, r2
 800817a:	4619      	mov	r1, r3
 800817c:	3708      	adds	r7, #8
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8008182:	b580      	push	{r7, lr}
 8008184:	b084      	sub	sp, #16
 8008186:	af02      	add	r7, sp, #8
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	460b      	mov	r3, r1
 800818c:	807b      	strh	r3, [r7, #2]
 800818e:	4613      	mov	r3, r2
 8008190:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800819e:	4618      	mov	r0, r3
 80081a0:	f7ff fc88 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	3308      	adds	r3, #8
 80081a8:	787a      	ldrb	r2, [r7, #1]
 80081aa:	8879      	ldrh	r1, [r7, #2]
 80081ac:	9300      	str	r3, [sp, #0]
 80081ae:	4613      	mov	r3, r2
 80081b0:	f240 2203 	movw	r2, #515	@ 0x203
 80081b4:	f008 fd5e 	bl	8010c74 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 80081b8:	bf00      	nop
 80081ba:	3708      	adds	r7, #8
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}

080081c0 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 80081c0:	b5b0      	push	{r4, r5, r7, lr}
 80081c2:	b08c      	sub	sp, #48	@ 0x30
 80081c4:	af04      	add	r7, sp, #16
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
 80081cc:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 80081ce:	230c      	movs	r3, #12
 80081d0:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 80081d2:	f107 031c 	add.w	r3, r7, #28
 80081d6:	461a      	mov	r2, r3
 80081d8:	6879      	ldr	r1, [r7, #4]
 80081da:	68b8      	ldr	r0, [r7, #8]
 80081dc:	f7fb f84e 	bl	800327c <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_>
 80081e0:	4603      	mov	r3, r0
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	09db      	lsrs	r3, r3, #7
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d005      	beq.n	80081f8 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	3310      	adds	r3, #16
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7ff ff96 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 80081f8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80081fc:	753b      	strb	r3, [r7, #20]
 80081fe:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8008202:	757b      	strb	r3, [r7, #21]
 8008204:	887b      	ldrh	r3, [r7, #2]
 8008206:	82fb      	strh	r3, [r7, #22]
 8008208:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800820c:	763b      	strb	r3, [r7, #24]
 800820e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	4618      	mov	r0, r3
 800821a:	f7ff ff99 	bl	8008150 <_ZNKSt8functionIFyvEEclEv>
    push(
 800821e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008222:	1884      	adds	r4, r0, r2
 8008224:	eb41 0503 	adc.w	r5, r1, r3
 8008228:	69fb      	ldr	r3, [r7, #28]
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	9202      	str	r2, [sp, #8]
 800822e:	9301      	str	r3, [sp, #4]
 8008230:	f107 0314 	add.w	r3, r7, #20
 8008234:	9300      	str	r3, [sp, #0]
 8008236:	4622      	mov	r2, r4
 8008238:	462b      	mov	r3, r5
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f008 fce0 	bl	8010c00 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 8008240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008242:	781b      	ldrb	r3, [r3, #0]
 8008244:	3301      	adds	r3, #1
 8008246:	b2da      	uxtb	r2, r3
 8008248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824a:	701a      	strb	r2, [r3, #0]
}
 800824c:	bf00      	nop
 800824e:	3720      	adds	r7, #32
 8008250:	46bd      	mov	sp, r7
 8008252:	bdb0      	pop	{r4, r5, r7, pc}

08008254 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 8008254:	b5b0      	push	{r4, r5, r7, lr}
 8008256:	b08c      	sub	sp, #48	@ 0x30
 8008258:	af04      	add	r7, sp, #16
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	60b9      	str	r1, [r7, #8]
 800825e:	607a      	str	r2, [r7, #4]
 8008260:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8008262:	2307      	movs	r3, #7
 8008264:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8008266:	f107 031c 	add.w	r3, r7, #28
 800826a:	461a      	mov	r2, r3
 800826c:	6879      	ldr	r1, [r7, #4]
 800826e:	68b8      	ldr	r0, [r7, #8]
 8008270:	f7fa fca4 	bl	8002bbc <uavcan_node_Heartbeat_1_0_serialize_>
 8008274:	4603      	mov	r3, r0
 8008276:	b2db      	uxtb	r3, r3
 8008278:	09db      	lsrs	r3, r3, #7
 800827a:	b2db      	uxtb	r3, r3
 800827c:	2b00      	cmp	r3, #0
 800827e:	d005      	beq.n	800828c <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	3310      	adds	r3, #16
 8008286:	4618      	mov	r0, r3
 8008288:	f7ff ff4c 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 800828c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008290:	753b      	strb	r3, [r7, #20]
 8008292:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8008296:	757b      	strb	r3, [r7, #21]
 8008298:	887b      	ldrh	r3, [r7, #2]
 800829a:	82fb      	strh	r3, [r7, #22]
 800829c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80082a0:	763b      	strb	r3, [r7, #24]
 80082a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a4:	781b      	ldrb	r3, [r3, #0]
 80082a6:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	4618      	mov	r0, r3
 80082ae:	f7ff ff4f 	bl	8008150 <_ZNKSt8functionIFyvEEclEv>
    push(
 80082b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80082b6:	1884      	adds	r4, r0, r2
 80082b8:	eb41 0503 	adc.w	r5, r1, r3
 80082bc:	69fb      	ldr	r3, [r7, #28]
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	9202      	str	r2, [sp, #8]
 80082c2:	9301      	str	r3, [sp, #4]
 80082c4:	f107 0314 	add.w	r3, r7, #20
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	4622      	mov	r2, r4
 80082cc:	462b      	mov	r3, r5
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f008 fc96 	bl	8010c00 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 80082d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	3301      	adds	r3, #1
 80082da:	b2da      	uxtb	r2, r3
 80082dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082de:	701a      	strb	r2, [r3, #0]
}
 80082e0:	bf00      	nop
 80082e2:	3720      	adds	r7, #32
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bdb0      	pop	{r4, r5, r7, pc}

080082e8 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>:
public:
    
    template <class T, class... Args> static G4CAN* create_bss(
 80082e8:	b590      	push	{r4, r7, lr}
 80082ea:	b089      	sub	sp, #36	@ 0x24
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	603b      	str	r3, [r7, #0]
 80082f4:	4613      	mov	r3, r2
 80082f6:	71fb      	strb	r3, [r7, #7]
        CanardNodeID node_id,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& utilities
    ) {
        std::byte* allocator_loc = *inout_buffer;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	61fb      	str	r3, [r7, #28]
        auto allocator_ptr = new (allocator_loc) T(queue_len * sizeof(CanardTxQueueItem) * 2.5, args..., utilities);
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	4619      	mov	r1, r3
 8008302:	2008      	movs	r0, #8
 8008304:	f7f9 ff0f 	bl	8002126 <_ZnwjPv>
 8008308:	4604      	mov	r4, r0
 800830a:	683a      	ldr	r2, [r7, #0]
 800830c:	4613      	mov	r3, r2
 800830e:	005b      	lsls	r3, r3, #1
 8008310:	4413      	add	r3, r2
 8008312:	011b      	lsls	r3, r3, #4
 8008314:	4618      	mov	r0, r3
 8008316:	f7f8 f91d 	bl	8000554 <__aeabi_ui2d>
 800831a:	f04f 0200 	mov.w	r2, #0
 800831e:	4b18      	ldr	r3, [pc, #96]	@ (8008380 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig+0x98>)
 8008320:	f7f8 f992 	bl	8000648 <__aeabi_dmul>
 8008324:	4602      	mov	r2, r0
 8008326:	460b      	mov	r3, r1
 8008328:	4610      	mov	r0, r2
 800832a:	4619      	mov	r1, r3
 800832c:	f7f8 fc64 	bl	8000bf8 <__aeabi_d2uiz>
 8008330:	4603      	mov	r3, r0
 8008332:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008334:	4619      	mov	r1, r3
 8008336:	4620      	mov	r0, r4
 8008338:	f7fa f85c 	bl	80023f4 <_ZN15SystemAllocatorC1EjR13UtilityConfig>
 800833c:	61bc      	str	r4, [r7, #24]
    
        std::byte* provider_loc = allocator_loc + sizeof(T);
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	3308      	adds	r3, #8
 8008342:	617b      	str	r3, [r7, #20]
        auto ptr = new (provider_loc) G4CAN(handler, queue_len, utilities);
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	4619      	mov	r1, r3
 8008348:	2044      	movs	r0, #68	@ 0x44
 800834a:	f7f9 feec 	bl	8002126 <_ZnwjPv>
 800834e:	4604      	mov	r4, r0
 8008350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008352:	683a      	ldr	r2, [r7, #0]
 8008354:	68b9      	ldr	r1, [r7, #8]
 8008356:	4620      	mov	r0, r4
 8008358:	f7fa f830 	bl	80023bc <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>
 800835c:	613c      	str	r4, [r7, #16]
    
        ptr->setup<T>(allocator_ptr, node_id);
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	79fa      	ldrb	r2, [r7, #7]
 8008362:	69b9      	ldr	r1, [r7, #24]
 8008364:	4618      	mov	r0, r3
 8008366:	f000 f9cb 	bl	8008700 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>

        *inout_buffer = provider_loc + sizeof(G4CAN);
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	601a      	str	r2, [r3, #0]
        return ptr;
 8008374:	693b      	ldr	r3, [r7, #16]
    }
 8008376:	4618      	mov	r0, r3
 8008378:	3724      	adds	r7, #36	@ 0x24
 800837a:	46bd      	mov	sp, r7
 800837c:	bd90      	pop	{r4, r7, pc}
 800837e:	bf00      	nop
 8008380:	40040000 	.word	0x40040000

08008384 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>:
	__shared_ptr(_Yp* __p)
 8008384:	b590      	push	{r4, r7, lr}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
	: _M_ptr(__p), _M_refcount(__p, typename is_array<_Tp>::type())
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	683a      	ldr	r2, [r7, #0]
 8008392:	601a      	str	r2, [r3, #0]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	3304      	adds	r3, #4
 8008398:	4622      	mov	r2, r4
 800839a:	6839      	ldr	r1, [r7, #0]
 800839c:	4618      	mov	r0, r3
 800839e:	f000 f9f3 	bl	8008788 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>
	  _M_enable_shared_from_this_with(__p);
 80083a2:	6839      	ldr	r1, [r7, #0]
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 f9fe 	bl	80087a6 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>
	}
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	4618      	mov	r0, r3
 80083ae:	370c      	adds	r7, #12
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd90      	pop	{r4, r7, pc}

080083b4 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4618      	mov	r0, r3
 80083c0:	370c      	adds	r7, #12
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr

080083ca <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>:
	}
#pragma GCC diagnostic pop
#endif

      __shared_ptr&
      operator=(__shared_ptr&& __r) noexcept
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b084      	sub	sp, #16
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
 80083d2:	6039      	str	r1, [r7, #0]
      {
	__shared_ptr(std::move(__r)).swap(*this);
 80083d4:	6838      	ldr	r0, [r7, #0]
 80083d6:	f000 f9f1 	bl	80087bc <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>
 80083da:	4602      	mov	r2, r0
 80083dc:	f107 0308 	add.w	r3, r7, #8
 80083e0:	4611      	mov	r1, r2
 80083e2:	4618      	mov	r0, r3
 80083e4:	f000 f9f5 	bl	80087d2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>
 80083e8:	f107 0308 	add.w	r3, r7, #8
 80083ec:	6879      	ldr	r1, [r7, #4]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f000 fa0d 	bl	800880e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>
 80083f4:	f107 0308 	add.w	r3, r7, #8
 80083f8:	4618      	mov	r0, r3
 80083fa:	f7fd fedb 	bl	80061b4 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
	return *this;
 80083fe:	687b      	ldr	r3, [r7, #4]
      }
 8008400:	4618      	mov	r0, r3
 8008402:	3710      	adds	r7, #16
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}

08008408 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4618      	mov	r0, r3
 8008414:	f000 fa12 	bl	800883c <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8008418:	4603      	mov	r3, r0
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4618      	mov	r0, r3
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:

    public:
      template<bool _Dummy = true,
	       _ImplicitDefaultCtor<_Dummy, _T1, _T2> = true>
	constexpr
	tuple()
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
	noexcept(__nothrow_default_constructible())
	: _Inherited() { }
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4618      	mov	r0, r3
 8008430:	f000 fa11 	bl	8008856 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	4618      	mov	r0, r3
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    __get_helper(const tuple<_Types...>&) = delete;

  /// Return a reference to the ith element of a tuple.
  template<size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 800843e:	b580      	push	{r7, lr}
 8008440:	b082      	sub	sp, #8
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4618      	mov	r0, r3
 800844a:	f000 fa14 	bl	8008876 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800844e:	4603      	mov	r3, r0
 8008450:	4618      	mov	r0, r3
 8008452:	3708      	adds	r7, #8
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	4618      	mov	r0, r3
 8008464:	f000 fa13 	bl	800888e <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008468:	4603      	mov	r3, r0
 800846a:	4618      	mov	r0, r3
 800846c:	3708      	adds	r7, #8
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008472:	b590      	push	{r4, r7, lr}
 8008474:	b085      	sub	sp, #20
 8008476:	af00      	add	r7, sp, #0
 8008478:	60f8      	str	r0, [r7, #12]
 800847a:	60b9      	str	r1, [r7, #8]
 800847c:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	f7f9 fe9c 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 8008484:	4603      	mov	r3, r0
 8008486:	4619      	mov	r1, r3
 8008488:	2004      	movs	r0, #4
 800848a:	f7f9 fe4c 	bl	8002126 <_ZnwjPv>
 800848e:	4604      	mov	r4, r0
 8008490:	68b8      	ldr	r0, [r7, #8]
 8008492:	f7ff fd10 	bl	8007eb6 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8008496:	4603      	mov	r3, r0
 8008498:	6023      	str	r3, [r4, #0]
	  }
 800849a:	bf00      	nop
 800849c:	3714      	adds	r7, #20
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd90      	pop	{r4, r7, pc}

080084a2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b084      	sub	sp, #16
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 f9fb 	bl	80088a6 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>
 80084b0:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 80084b2:	68f8      	ldr	r0, [r7, #12]
 80084b4:	f000 fa03 	bl	80088be <_ZSt11__addressofIKPFyvEEPT_RS3_>
 80084b8:	4603      	mov	r3, r0
	}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}

080084c2 <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:

#if __cplusplus >= 201703L
  // INVOKE<R>: Invoke a callable object and convert the result to R.
  template<typename _Res, typename _Callable, typename... _Args>
    constexpr enable_if_t<is_invocable_r_v<_Res, _Callable, _Args...>, _Res>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 80084c2:	b590      	push	{r4, r7, lr}
 80084c4:	b083      	sub	sp, #12
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
      using __tag = typename __result::__invoke_type;
      if constexpr (is_void_v<_Res>)
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
					std::forward<_Args>(__args)...);
      else
	return std::__invoke_impl<__type>(__tag{},
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 fa02 	bl	80088d4 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80084d0:	4603      	mov	r3, r0
 80084d2:	4619      	mov	r1, r3
 80084d4:	4620      	mov	r0, r4
 80084d6:	f000 fa08 	bl	80088ea <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>
 80084da:	4602      	mov	r2, r0
 80084dc:	460b      	mov	r3, r1
					  std::forward<_Callable>(__fn),
					  std::forward<_Args>(__args)...);
    }
 80084de:	4610      	mov	r0, r2
 80084e0:	4619      	mov	r1, r3
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd90      	pop	{r4, r7, pc}

080084e8 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>:
      _M_access() noexcept
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b082      	sub	sp, #8
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f7f9 fe63 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 80084f6:	4603      	mov	r3, r0
 80084f8:	4618      	mov	r0, r3
 80084fa:	3708      	adds	r7, #8
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 8008500:	b590      	push	{r4, r7, lr}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	4613      	mov	r3, r2
 800850c:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 800850e:	79fb      	ldrb	r3, [r7, #7]
 8008510:	2b03      	cmp	r3, #3
 8008512:	d82a      	bhi.n	800856a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8008514:	a201      	add	r2, pc, #4	@ (adr r2, 800851c <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 8008516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800851a:	bf00      	nop
 800851c:	0800852d 	.word	0x0800852d
 8008520:	0800853b 	.word	0x0800853b
 8008524:	0800854f 	.word	0x0800854f
 8008528:	08008561 	.word	0x08008561
	      __dest._M_access<const type_info*>() = nullptr;
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f000 f9ee 	bl	800890e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 8008532:	4603      	mov	r3, r0
 8008534:	2200      	movs	r2, #0
 8008536:	601a      	str	r2, [r3, #0]
	      break;
 8008538:	e017      	b.n	800856a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 800853a:	68b8      	ldr	r0, [r7, #8]
 800853c:	f7ff ffb1 	bl	80084a2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8008540:	4604      	mov	r4, r0
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f7ff ffd0 	bl	80084e8 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 8008548:	4603      	mov	r3, r0
 800854a:	601c      	str	r4, [r3, #0]
	      break;
 800854c:	e00d      	b.n	800856a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 800854e:	68b8      	ldr	r0, [r7, #8]
 8008550:	f7ff ffa7 	bl	80084a2 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8008554:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 8008556:	4619      	mov	r1, r3
 8008558:	68f8      	ldr	r0, [r7, #12]
 800855a:	f000 f9e4 	bl	8008926 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 800855e:	e004      	b.n	800856a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 8008560:	4621      	mov	r1, r4
 8008562:	68f8      	ldr	r0, [r7, #12]
 8008564:	f000 f9f1 	bl	800894a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8008568:	bf00      	nop
	  return false;
 800856a:	2300      	movs	r3, #0
	}
 800856c:	4618      	mov	r0, r3
 800856e:	3714      	adds	r7, #20
 8008570:	46bd      	mov	sp, r7
 8008572:	bd90      	pop	{r4, r7, pc}

08008574 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008574:	b590      	push	{r4, r7, lr}
 8008576:	b085      	sub	sp, #20
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f7f9 fe1b 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 8008586:	4603      	mov	r3, r0
 8008588:	4619      	mov	r1, r3
 800858a:	2004      	movs	r0, #4
 800858c:	f7f9 fdcb 	bl	8002126 <_ZnwjPv>
 8008590:	4604      	mov	r4, r0
 8008592:	68b8      	ldr	r0, [r7, #8]
 8008594:	f7ff fced 	bl	8007f72 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8008598:	4603      	mov	r3, r0
 800859a:	6023      	str	r3, [r4, #0]
	  }
 800859c:	bf00      	nop
 800859e:	3714      	adds	r7, #20
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd90      	pop	{r4, r7, pc}

080085a4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f000 f9d8 	bl	8008962 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>
 80085b2:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 80085b4:	68f8      	ldr	r0, [r7, #12]
 80085b6:	f000 f9e0 	bl	800897a <_ZSt11__addressofIKPFvvEEPT_RS3_>
 80085ba:	4603      	mov	r3, r0
	}
 80085bc:	4618      	mov	r0, r3
 80085be:	3710      	adds	r7, #16
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 80085c4:	b590      	push	{r4, r7, lr}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 f9df 	bl	8008990 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80085d2:	4603      	mov	r3, r0
 80085d4:	4619      	mov	r1, r3
 80085d6:	4620      	mov	r0, r4
 80085d8:	f000 f9e5 	bl	80089a6 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>
    }
 80085dc:	bf00      	nop
 80085de:	370c      	adds	r7, #12
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd90      	pop	{r4, r7, pc}

080085e4 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>:
      _M_access() noexcept
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f7f9 fde5 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 80085f2:	4603      	mov	r3, r0
 80085f4:	4618      	mov	r0, r3
 80085f6:	3708      	adds	r7, #8
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 80085fc:	b590      	push	{r4, r7, lr}
 80085fe:	b085      	sub	sp, #20
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	4613      	mov	r3, r2
 8008608:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 800860a:	79fb      	ldrb	r3, [r7, #7]
 800860c:	2b03      	cmp	r3, #3
 800860e:	d82a      	bhi.n	8008666 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8008610:	a201      	add	r2, pc, #4	@ (adr r2, 8008618 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 8008612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008616:	bf00      	nop
 8008618:	08008629 	.word	0x08008629
 800861c:	08008637 	.word	0x08008637
 8008620:	0800864b 	.word	0x0800864b
 8008624:	0800865d 	.word	0x0800865d
	      __dest._M_access<const type_info*>() = nullptr;
 8008628:	68f8      	ldr	r0, [r7, #12]
 800862a:	f000 f970 	bl	800890e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 800862e:	4603      	mov	r3, r0
 8008630:	2200      	movs	r2, #0
 8008632:	601a      	str	r2, [r3, #0]
	      break;
 8008634:	e017      	b.n	8008666 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 8008636:	68b8      	ldr	r0, [r7, #8]
 8008638:	f7ff ffb4 	bl	80085a4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 800863c:	4604      	mov	r4, r0
 800863e:	68f8      	ldr	r0, [r7, #12]
 8008640:	f7ff ffd0 	bl	80085e4 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 8008644:	4603      	mov	r3, r0
 8008646:	601c      	str	r4, [r3, #0]
	      break;
 8008648:	e00d      	b.n	8008666 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 800864a:	68b8      	ldr	r0, [r7, #8]
 800864c:	f7ff ffaa 	bl	80085a4 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8008650:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 8008652:	4619      	mov	r1, r3
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f000 f9b5 	bl	80089c4 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 800865a:	e004      	b.n	8008666 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 800865c:	4621      	mov	r1, r4
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	f000 f9c2 	bl	80089e8 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8008664:	bf00      	nop
	  return false;
 8008666:	2300      	movs	r3, #0
	}
 8008668:	4618      	mov	r0, r3
 800866a:	3714      	adds	r7, #20
 800866c:	46bd      	mov	sp, r7
 800866e:	bd90      	pop	{r4, r7, pc}

08008670 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af02      	add	r7, sp, #8
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	460b      	mov	r3, r1
 800867a:	807b      	strh	r3, [r7, #2]
 800867c:	4613      	mov	r3, r2
 800867e:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800868c:	4618      	mov	r0, r3
 800868e:	f7ff fa11 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	3308      	adds	r3, #8
 8008696:	787a      	ldrb	r2, [r7, #1]
 8008698:	8879      	ldrh	r1, [r7, #2]
 800869a:	9300      	str	r3, [sp, #0]
 800869c:	4613      	mov	r3, r2
 800869e:	220c      	movs	r2, #12
 80086a0:	f008 fae8 	bl	8010c74 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 80086a4:	bf00      	nop
 80086a6:	3708      	adds	r7, #8
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b084      	sub	sp, #16
 80086b0:	af02      	add	r7, sp, #8
 80086b2:	6078      	str	r0, [r7, #4]
 80086b4:	460b      	mov	r3, r1
 80086b6:	807b      	strh	r3, [r7, #2]
 80086b8:	4613      	mov	r3, r2
 80086ba:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80086c8:	4618      	mov	r0, r3
 80086ca:	f7ff f9f3 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	3308      	adds	r3, #8
 80086d2:	787a      	ldrb	r2, [r7, #1]
 80086d4:	8879      	ldrh	r1, [r7, #2]
 80086d6:	9300      	str	r3, [sp, #0]
 80086d8:	4613      	mov	r3, r2
 80086da:	220c      	movs	r2, #12
 80086dc:	f008 faca 	bl	8010c74 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 80086e0:	bf00      	nop
 80086e2:	3708      	adds	r7, #8
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>:
	reset(_Yp* __p, _Deleter __d, _Alloc __a)
        { __shared_ptr(__p, std::move(__d), std::move(__a)).swap(*this); }

      /// Return the stored pointer.
      element_type*
      get() const noexcept
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
      { return _M_ptr; }
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4618      	mov	r0, r3
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>:

    template <class T>
    void setup(T* ptr, CanardNodeID node_id) {
 8008700:	b5b0      	push	{r4, r5, r7, lr}
 8008702:	b08e      	sub	sp, #56	@ 0x38
 8008704:	af00      	add	r7, sp, #0
 8008706:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008708:	62b9      	str	r1, [r7, #40]	@ 0x28
 800870a:	4613      	mov	r3, r2
 800870c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        using namespace std::placeholders;

        if (_alloc_ptr) {
 8008710:	481a      	ldr	r0, [pc, #104]	@ (800877c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 8008712:	f7ff f869 	bl	80077e8 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d005      	beq.n	8008728 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x28>
#ifdef __linux__
            std::cerr << "Tried to call setup in provider twice!" << std::endl;
#endif
            utilities.error_handler();
 800871c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800871e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008720:	3310      	adds	r3, #16
 8008722:	4618      	mov	r0, r3
 8008724:	f7ff fcfe 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
        }
        _alloc_ptr = std::unique_ptr<T>(ptr);
 8008728:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800872c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800872e:	4618      	mov	r0, r3
 8008730:	f000 f976 	bl	8008a20 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8008734:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008738:	4619      	mov	r1, r3
 800873a:	4810      	ldr	r0, [pc, #64]	@ (800877c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 800873c:	f000 f9a1 	bl	8008a82 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>
 8008740:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008744:	4618      	mov	r0, r3
 8008746:	f000 f97a 	bl	8008a3e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>

        canard = canardInit(alloc_f, free_f);
 800874a:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 800874c:	463b      	mov	r3, r7
 800874e:	4a0c      	ldr	r2, [pc, #48]	@ (8008780 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x80>)
 8008750:	490c      	ldr	r1, [pc, #48]	@ (8008784 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x84>)
 8008752:	4618      	mov	r0, r3
 8008754:	f00a fd7e 	bl	8013254 <canardInit>
 8008758:	3420      	adds	r4, #32
 800875a:	463d      	mov	r5, r7
 800875c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800875e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008760:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008764:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        canard.node_id = node_id;
 8008768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800876a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800876e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
 8008772:	bf00      	nop
 8008774:	3738      	adds	r7, #56	@ 0x38
 8008776:	46bd      	mov	sp, r7
 8008778:	bdb0      	pop	{r4, r5, r7, pc}
 800877a:	bf00      	nop
 800877c:	200009bc 	.word	0x200009bc
 8008780:	08002301 	.word	0x08002301
 8008784:	080022bd 	.word	0x080022bd

08008788 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>:
	__shared_count(_Ptr __p, /* is_array = */ false_type)
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	60f8      	str	r0, [r7, #12]
 8008790:	60b9      	str	r1, [r7, #8]
 8008792:	713a      	strb	r2, [r7, #4]
	: __shared_count(__p)
 8008794:	68b9      	ldr	r1, [r7, #8]
 8008796:	68f8      	ldr	r0, [r7, #12]
 8008798:	f000 f9a4 	bl	8008ae4 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>
	{ }
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	4618      	mov	r0, r3
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>:
	    __base->_M_weak_assign(const_cast<_Yp2*>(__p), _M_refcount);
	}

      template<typename _Yp, typename _Yp2 = typename remove_cv<_Yp>::type>
	typename enable_if<!__has_esft_base<_Yp2>::value>::type
	_M_enable_shared_from_this_with(_Yp*) noexcept
 80087a6:	b480      	push	{r7}
 80087a8:	b083      	sub	sp, #12
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
 80087ae:	6039      	str	r1, [r7, #0]
	{ }
 80087b0:	bf00      	nop
 80087b2:	370c      	adds	r7, #12
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	4618      	mov	r0, r3
 80087c8:	370c      	adds	r7, #12
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>:
      __shared_ptr(__shared_ptr&& __r) noexcept
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b082      	sub	sp, #8
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
 80087da:	6039      	str	r1, [r7, #0]
      : _M_ptr(__r._M_ptr), _M_refcount()
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	601a      	str	r2, [r3, #0]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	3304      	adds	r3, #4
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7fd fcf1 	bl	80061d0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
	_M_refcount._M_swap(__r._M_refcount);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	1d1a      	adds	r2, r3, #4
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	3304      	adds	r3, #4
 80087f6:	4619      	mov	r1, r3
 80087f8:	4610      	mov	r0, r2
 80087fa:	f000 f98b 	bl	8008b14 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
	__r._M_ptr = nullptr;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	2200      	movs	r2, #0
 8008802:	601a      	str	r2, [r3, #0]
      }
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	4618      	mov	r0, r3
 8008808:	3708      	adds	r7, #8
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}

0800880e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>:
      swap(__shared_ptr<_Tp, _Lp>& __other) noexcept
 800880e:	b580      	push	{r7, lr}
 8008810:	b082      	sub	sp, #8
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
 8008816:	6039      	str	r1, [r7, #0]
	std::swap(_M_ptr, __other._M_ptr);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	683a      	ldr	r2, [r7, #0]
 800881c:	4611      	mov	r1, r2
 800881e:	4618      	mov	r0, r3
 8008820:	f000 f98d 	bl	8008b3e <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>
	_M_refcount._M_swap(__other._M_refcount);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	1d1a      	adds	r2, r3, #4
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	3304      	adds	r3, #4
 800882c:	4619      	mov	r1, r3
 800882e:	4610      	mov	r0, r2
 8008830:	f000 f970 	bl	8008b14 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
      }
 8008834:	bf00      	nop
 8008836:	3708      	adds	r7, #8
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	4618      	mov	r0, r3
 8008848:	f000 f998 	bl	8008b7c <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800884c:	4603      	mov	r3, r0
 800884e:	4618      	mov	r0, r3
 8008850:	3708      	adds	r7, #8
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}

08008856 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8008856:	b580      	push	{r7, lr}
 8008858:	b082      	sub	sp, #8
 800885a:	af00      	add	r7, sp, #0
 800885c:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 f998 	bl	8008b94 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4618      	mov	r0, r3
 8008868:	f000 f9a0 	bl	8008bac <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4618      	mov	r0, r3
 8008870:	3708      	adds	r7, #8
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}

08008876 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008876:	b580      	push	{r7, lr}
 8008878:	b082      	sub	sp, #8
 800887a:	af00      	add	r7, sp, #0
 800887c:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f9a2 	bl	8008bc8 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>
 8008884:	4603      	mov	r3, r0
 8008886:	4618      	mov	r0, r3
 8008888:	3708      	adds	r7, #8
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}

0800888e <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800888e:	b580      	push	{r7, lr}
 8008890:	b082      	sub	sp, #8
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f9a3 	bl	8008be2 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 800889c:	4603      	mov	r3, r0
 800889e:	4618      	mov	r0, r3
 80088a0:	3708      	adds	r7, #8
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>:
      _M_access() const noexcept
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b082      	sub	sp, #8
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f7f9 fc8f 	bl	80021d2 <_ZNKSt9_Any_data9_M_accessEv>
 80088b4:	4603      	mov	r3, r0
 80088b6:	4618      	mov	r0, r3
 80088b8:	3708      	adds	r7, #8
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <_ZSt11__addressofIKPFyvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80088be:	b480      	push	{r7}
 80088c0:	b083      	sub	sp, #12
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	4618      	mov	r0, r3
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80088d4:	b480      	push	{r7}
 80088d6:	b083      	sub	sp, #12
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4618      	mov	r0, r3
 80088e0:	370c      	adds	r7, #12
 80088e2:	46bd      	mov	sp, r7
 80088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e8:	4770      	bx	lr

080088ea <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b082      	sub	sp, #8
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	7138      	strb	r0, [r7, #4]
 80088f2:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 80088f4:	6838      	ldr	r0, [r7, #0]
 80088f6:	f7ff ffed 	bl	80088d4 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80088fa:	4603      	mov	r3, r0
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4798      	blx	r3
 8008900:	4602      	mov	r2, r0
 8008902:	460b      	mov	r3, r1
 8008904:	4610      	mov	r0, r2
 8008906:	4619      	mov	r1, r3
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access() noexcept
 800890e:	b580      	push	{r7, lr}
 8008910:	b082      	sub	sp, #8
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f7f9 fc50 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 800891c:	4603      	mov	r3, r0
 800891e:	4618      	mov	r0, r3
 8008920:	3708      	adds	r7, #8
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8008926:	b590      	push	{r4, r7, lr}
 8008928:	b083      	sub	sp, #12
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
 800892e:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8008930:	6838      	ldr	r0, [r7, #0]
 8008932:	f000 f962 	bl	8008bfa <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008936:	4603      	mov	r3, r0
 8008938:	4622      	mov	r2, r4
 800893a:	4619      	mov	r1, r3
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f000 f967 	bl	8008c10 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8008942:	bf00      	nop
 8008944:	370c      	adds	r7, #12
 8008946:	46bd      	mov	sp, r7
 8008948:	bd90      	pop	{r4, r7, pc}

0800894a <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 800894a:	b580      	push	{r7, lr}
 800894c:	b082      	sub	sp, #8
 800894e:	af00      	add	r7, sp, #0
 8008950:	6078      	str	r0, [r7, #4]
 8008952:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 f974 	bl	8008c42 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>
	}
 800895a:	bf00      	nop
 800895c:	3708      	adds	r7, #8
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>:
      _M_access() const noexcept
 8008962:	b580      	push	{r7, lr}
 8008964:	b082      	sub	sp, #8
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f7f9 fc31 	bl	80021d2 <_ZNKSt9_Any_data9_M_accessEv>
 8008970:	4603      	mov	r3, r0
 8008972:	4618      	mov	r0, r3
 8008974:	3708      	adds	r7, #8
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}

0800897a <_ZSt11__addressofIKPFvvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800897a:	b480      	push	{r7}
 800897c:	b083      	sub	sp, #12
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4618      	mov	r0, r3
 8008986:	370c      	adds	r7, #12
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008990:	b480      	push	{r7}
 8008992:	b083      	sub	sp, #12
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	4618      	mov	r0, r3
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr

080089a6 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 80089a6:	b580      	push	{r7, lr}
 80089a8:	b082      	sub	sp, #8
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	7138      	strb	r0, [r7, #4]
 80089ae:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 80089b0:	6838      	ldr	r0, [r7, #0]
 80089b2:	f7ff ffed 	bl	8008990 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 80089b6:	4603      	mov	r3, r0
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4798      	blx	r3
 80089bc:	bf00      	nop
 80089be:	3708      	adds	r7, #8
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 80089c4:	b590      	push	{r4, r7, lr}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 80089ce:	6838      	ldr	r0, [r7, #0]
 80089d0:	f000 f943 	bl	8008c5a <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 80089d4:	4603      	mov	r3, r0
 80089d6:	4622      	mov	r2, r4
 80089d8:	4619      	mov	r1, r3
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f000 f948 	bl	8008c70 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd90      	pop	{r4, r7, pc}

080089e8 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 f955 	bl	8008ca2 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>
	}
 80089f8:	bf00      	nop
 80089fa:	3708      	adds	r7, #8
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	4611      	mov	r1, r2
 8008a10:	4618      	mov	r0, r3
 8008a12:	f000 f952 	bl	8008cba <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3708      	adds	r7, #8
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b082      	sub	sp, #8
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6839      	ldr	r1, [r7, #0]
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7ff ffe6 	bl	8008a00 <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	4618      	mov	r0, r3
 8008a38:	3708      	adds	r7, #8
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}

08008a3e <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8008a3e:	b590      	push	{r4, r7, lr}
 8008a40:	b085      	sub	sp, #20
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f000 f94a 	bl	8008ce2 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008a4e:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00c      	beq.n	8008a72 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f000 f94f 	bl	8008cfc <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8008a5e:	4604      	mov	r4, r0
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f000 f958 	bl	8008d16 <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8008a66:	4603      	mov	r3, r0
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	f000 f95d 	bl	8008d2c <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>
	__ptr = pointer();
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2200      	movs	r2, #0
 8008a76:	601a      	str	r2, [r3, #0]
      }
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd90      	pop	{r4, r7, pc}

08008a82 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>:
	operator=(unique_ptr<_Up, _Ep>&& __u) noexcept
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b084      	sub	sp, #16
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6078      	str	r0, [r7, #4]
 8008a8a:	6039      	str	r1, [r7, #0]
	  reset(__u.release());
 8008a8c:	6838      	ldr	r0, [r7, #0]
 8008a8e:	f000 f972 	bl	8008d76 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8008a92:	4603      	mov	r3, r0
 8008a94:	4619      	mov	r1, r3
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 f959 	bl	8008d4e <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
	  get_deleter() = std::forward<_Ep>(__u.get_deleter());
 8008a9c:	6838      	ldr	r0, [r7, #0]
 8008a9e:	f000 f92d 	bl	8008cfc <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f000 f980 	bl	8008daa <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>
 8008aaa:	4602      	mov	r2, r0
 8008aac:	f107 030c 	add.w	r3, r7, #12
 8008ab0:	4611      	mov	r1, r2
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f000 f984 	bl	8008dc0 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 f969 	bl	8008d90 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
	  return *this;
 8008abe:	687b      	ldr	r3, [r7, #4]
	}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3710      	adds	r7, #16
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <_ZN15CyphalInterfaceD1Ev>:
class CyphalInterface {
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	3308      	adds	r3, #8
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f7fe fec3 	bl	8007860 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4618      	mov	r0, r3
 8008ade:	3708      	adds	r7, #8
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>:
	__shared_count(_Ptr __p) : _M_pi(0)
 8008ae4:	b590      	push	{r4, r7, lr}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
 8008aec:	6039      	str	r1, [r7, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	601a      	str	r2, [r3, #0]
	      _M_pi = new _Sp_counted_ptr<_Ptr, _Lp>(__p);
 8008af4:	2010      	movs	r0, #16
 8008af6:	f00a feb2 	bl	801385e <_Znwj>
 8008afa:	4603      	mov	r3, r0
 8008afc:	461c      	mov	r4, r3
 8008afe:	6839      	ldr	r1, [r7, #0]
 8008b00:	4620      	mov	r0, r4
 8008b02:	f000 f969 	bl	8008dd8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	601c      	str	r4, [r3, #0]
	}
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	370c      	adds	r7, #12
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd90      	pop	{r4, r7, pc}

08008b14 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>:
      _M_swap(__shared_count& __r) noexcept
 8008b14:	b480      	push	{r7}
 8008b16:	b085      	sub	sp, #20
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
 8008b1c:	6039      	str	r1, [r7, #0]
	_Sp_counted_base<_Lp>* __tmp = __r._M_pi;
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	60fb      	str	r3, [r7, #12]
	__r._M_pi = _M_pi;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681a      	ldr	r2, [r3, #0]
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	601a      	str	r2, [r3, #0]
	_M_pi = __tmp;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	601a      	str	r2, [r3, #0]
      }
 8008b32:	bf00      	nop
 8008b34:	3714      	adds	r7, #20
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr

08008b3e <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b084      	sub	sp, #16
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
 8008b46:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 f95b 	bl	8008e04 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8008b54:	6838      	ldr	r0, [r7, #0]
 8008b56:	f000 f955 	bl	8008e04 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8008b62:	f107 030c 	add.w	r3, r7, #12
 8008b66:	4618      	mov	r0, r3
 8008b68:	f000 f94c 	bl	8008e04 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	601a      	str	r2, [r3, #0]
    }
 8008b74:	bf00      	nop
 8008b76:	3710      	adds	r7, #16
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b082      	sub	sp, #8
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f000 f948 	bl	8008e1a <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3708      	adds	r7, #8
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>:
      _Tuple_impl()
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 f949 	bl	8008e34 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3708      	adds	r7, #8
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>:
      constexpr _Head_base()
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	601a      	str	r2, [r3, #0]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f000 f939 	bl	8008e4a <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3708      	adds	r7, #8
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b082      	sub	sp, #8
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f000 f938 	bl	8008e60 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3708      	adds	r7, #8
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}

08008bfa <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008bfa:	b480      	push	{r7}
 8008bfc:	b083      	sub	sp, #12
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4618      	mov	r0, r3
 8008c06:	370c      	adds	r7, #12
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008c10:	b590      	push	{r4, r7, lr}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f7f9 facd 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 8008c22:	4603      	mov	r3, r0
 8008c24:	4619      	mov	r1, r3
 8008c26:	2004      	movs	r0, #4
 8008c28:	f7f9 fa7d 	bl	8002126 <_ZnwjPv>
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	68b8      	ldr	r0, [r7, #8]
 8008c30:	f7ff ffe3 	bl	8008bfa <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008c34:	4603      	mov	r3, r0
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	6023      	str	r3, [r4, #0]
	  }
 8008c3a:	bf00      	nop
 8008c3c:	3714      	adds	r7, #20
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd90      	pop	{r4, r7, pc}

08008c42 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>:
      _M_access() noexcept
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b082      	sub	sp, #8
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f7f9 fab6 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 8008c50:	4603      	mov	r3, r0
 8008c52:	4618      	mov	r0, r3
 8008c54:	3708      	adds	r7, #8
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008c5a:	b480      	push	{r7}
 8008c5c:	b083      	sub	sp, #12
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4618      	mov	r0, r3
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008c70:	b590      	push	{r4, r7, lr}
 8008c72:	b085      	sub	sp, #20
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8008c7c:	68f8      	ldr	r0, [r7, #12]
 8008c7e:	f7f9 fa9d 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 8008c82:	4603      	mov	r3, r0
 8008c84:	4619      	mov	r1, r3
 8008c86:	2004      	movs	r0, #4
 8008c88:	f7f9 fa4d 	bl	8002126 <_ZnwjPv>
 8008c8c:	4604      	mov	r4, r0
 8008c8e:	68b8      	ldr	r0, [r7, #8]
 8008c90:	f7ff ffe3 	bl	8008c5a <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008c94:	4603      	mov	r3, r0
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	6023      	str	r3, [r4, #0]
	  }
 8008c9a:	bf00      	nop
 8008c9c:	3714      	adds	r7, #20
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd90      	pop	{r4, r7, pc}

08008ca2 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>:
      _M_access() noexcept
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b082      	sub	sp, #8
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f7f9 fa86 	bl	80021bc <_ZNSt9_Any_data9_M_accessEv>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3708      	adds	r7, #8
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8008cba:	b590      	push	{r4, r7, lr}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
 8008cc2:	6039      	str	r1, [r7, #0]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f000 f8d6 	bl	8008e78 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8008ccc:	683c      	ldr	r4, [r7, #0]
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 f807 	bl	8008ce2 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	601c      	str	r4, [r3, #0]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4618      	mov	r0, r3
 8008cdc:	370c      	adds	r7, #12
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd90      	pop	{r4, r7, pc}

08008ce2 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8008ce2:	b580      	push	{r7, lr}
 8008ce4:	b082      	sub	sp, #8
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4618      	mov	r0, r3
 8008cee:	f000 f8d0 	bl	8008e92 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3708      	adds	r7, #8
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b082      	sub	sp, #8
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	4618      	mov	r0, r3
 8008d08:	f000 f8d0 	bl	8008eac <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3708      	adds	r7, #8
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}

08008d16 <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008d16:	b480      	push	{r7}
 8008d18:	b083      	sub	sp, #12
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4618      	mov	r0, r3
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr

08008d2c <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b082      	sub	sp, #8
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d004      	beq.n	8008d46 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_+0x1a>
 8008d3c:	681a      	ldr	r2, [r3, #0]
 8008d3e:	320c      	adds	r2, #12
 8008d40:	6812      	ldr	r2, [r2, #0]
 8008d42:	4618      	mov	r0, r3
 8008d44:	4790      	blx	r2
      }
 8008d46:	bf00      	nop
 8008d48:	3708      	adds	r7, #8
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
       *
       * The deleter will be invoked if a pointer is already owned.
       */
      _GLIBCXX23_CONSTEXPR
      void
      reset(pointer __p = pointer()) noexcept
 8008d4e:	b590      	push	{r4, r7, lr}
 8008d50:	b083      	sub	sp, #12
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	6039      	str	r1, [r7, #0]
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	_M_t.reset(std::move(__p));
 8008d58:	687c      	ldr	r4, [r7, #4]
 8008d5a:	463b      	mov	r3, r7
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f000 f8b2 	bl	8008ec6 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8008d62:	4603      	mov	r3, r0
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4619      	mov	r1, r3
 8008d68:	4620      	mov	r0, r4
 8008d6a:	f000 f8b7 	bl	8008edc <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
      }
 8008d6e:	bf00      	nop
 8008d70:	370c      	adds	r7, #12
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd90      	pop	{r4, r7, pc}

08008d76 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      release() noexcept
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b082      	sub	sp, #8
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	4618      	mov	r0, r3
 8008d82:	f000 f8cb 	bl	8008f1c <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8008d86:	4603      	mov	r3, r0
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3708      	adds	r7, #8
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}

08008d90 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b082      	sub	sp, #8
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f000 f8d3 	bl	8008f46 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008da0:	4603      	mov	r3, r0
 8008da2:	4618      	mov	r0, r3
 8008da4:	3708      	adds	r7, #8
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008daa:	b480      	push	{r7}
 8008dac:	b083      	sub	sp, #12
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4618      	mov	r0, r3
 8008db6:	370c      	adds	r7, #12
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>:
        default_delete(const default_delete<_Up>&) noexcept { }
 8008dc0:	b480      	push	{r7}
 8008dc2:	b083      	sub	sp, #12
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>:
      _Sp_counted_ptr(_Ptr __p) noexcept
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
      : _M_ptr(__p) { }
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4618      	mov	r0, r3
 8008de6:	f000 f8bb 	bl	8008f60 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
 8008dea:	4a05      	ldr	r2, [pc, #20]	@ (8008e00 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_+0x28>)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	601a      	str	r2, [r3, #0]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	683a      	ldr	r2, [r7, #0]
 8008df4:	60da      	str	r2, [r3, #12]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3708      	adds	r7, #8
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}
 8008e00:	08018a5c 	.word	0x08018a5c

08008e04 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4618      	mov	r0, r3
 8008e10:	370c      	adds	r7, #12
 8008e12:	46bd      	mov	sp, r7
 8008e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e18:	4770      	bx	lr

08008e1a <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008e1a:	b580      	push	{r7, lr}
 8008e1c:	b082      	sub	sp, #8
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	6078      	str	r0, [r7, #4]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	4618      	mov	r0, r3
 8008e26:	f000 f8b1 	bl	8008f8c <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3708      	adds	r7, #8
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>:
      constexpr _Head_base()
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	4618      	mov	r0, r3
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008e4a:	b480      	push	{r7}
 8008e4c:	b083      	sub	sp, #12
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4618      	mov	r0, r3
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b082      	sub	sp, #8
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	f000 f89a 	bl	8008fa2 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	4618      	mov	r0, r3
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	4618      	mov	r0, r3
 8008e84:	f000 f898 	bl	8008fb8 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3708      	adds	r7, #8
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b082      	sub	sp, #8
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f000 f89b 	bl	8008fd8 <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3708      	adds	r7, #8
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f000 f89a 	bl	8008ff0 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3708      	adds	r7, #8
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}

08008ec6 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008ec6:	b480      	push	{r7}
 8008ec8:	b083      	sub	sp, #12
 8008eca:	af00      	add	r7, sp, #0
 8008ecc:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	370c      	adds	r7, #12
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
      void reset(pointer __p) noexcept
 8008edc:	b590      	push	{r4, r7, lr}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
	const pointer __old_p = _M_ptr();
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 f88e 	bl	8009008 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008eec:	4603      	mov	r3, r0
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	60fb      	str	r3, [r7, #12]
	_M_ptr() = __p;
 8008ef2:	683c      	ldr	r4, [r7, #0]
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 f887 	bl	8009008 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008efa:	4603      	mov	r3, r0
 8008efc:	601c      	str	r4, [r3, #0]
	if (__old_p)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d007      	beq.n	8008f14 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_+0x38>
	  _M_deleter()(__old_p);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 f81e 	bl	8008f46 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	68f9      	ldr	r1, [r7, #12]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 f887 	bl	8009022 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
      }
 8008f14:	bf00      	nop
 8008f16:	3714      	adds	r7, #20
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd90      	pop	{r4, r7, pc}

08008f1c <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      pointer release() noexcept
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f7ff fedc 	bl	8008ce2 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f7ff fed6 	bl	8008ce2 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008f36:	4603      	mov	r3, r0
 8008f38:	2200      	movs	r2, #0
 8008f3a:	601a      	str	r2, [r3, #0]
	return __p;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
      }
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3710      	adds	r7, #16
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b082      	sub	sp, #8
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	6078      	str	r0, [r7, #4]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 f877 	bl	8009044 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008f56:	4603      	mov	r3, r0
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3708      	adds	r7, #8
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      _Sp_counted_base() noexcept
 8008f60:	b480      	push	{r7}
 8008f62:	b083      	sub	sp, #12
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
      : _M_use_count(1), _M_weak_count(1) { }
 8008f68:	4a07      	ldr	r2, [pc, #28]	@ (8008f88 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev+0x28>)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	601a      	str	r2, [r3, #0]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2201      	movs	r2, #1
 8008f72:	605a      	str	r2, [r3, #4]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	609a      	str	r2, [r3, #8]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr
 8008f88:	08018b1c 	.word	0x08018b1c

08008f8c <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8008f8c:	b480      	push	{r7}
 8008f8e:	b083      	sub	sp, #12
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4618      	mov	r0, r3
 8008f98:	370c      	adds	r7, #12
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008fa2:	b480      	push	{r7}
 8008fa4:	b083      	sub	sp, #12
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	4618      	mov	r0, r3
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b082      	sub	sp, #8
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 f84b 	bl	800905c <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f000 f853 	bl	8009074 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3708      	adds	r7, #8
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 f855 	bl	8009090 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3708      	adds	r7, #8
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b082      	sub	sp, #8
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f856 	bl	80090aa <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8008ffe:	4603      	mov	r3, r0
 8009000:	4618      	mov	r0, r3
 8009002:	3708      	adds	r7, #8
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8009008:	b580      	push	{r7, lr}
 800900a:	b082      	sub	sp, #8
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	4618      	mov	r0, r3
 8009014:	f000 f855 	bl	80090c2 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8009018:	4603      	mov	r3, r0
 800901a:	4618      	mov	r0, r3
 800901c:	3708      	adds	r7, #8
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}

08009022 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8009022:	b580      	push	{r7, lr}
 8009024:	b082      	sub	sp, #8
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
 800902a:	6039      	str	r1, [r7, #0]
	delete __ptr;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d004      	beq.n	800903c <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_+0x1a>
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	320c      	adds	r2, #12
 8009036:	6812      	ldr	r2, [r2, #0]
 8009038:	4618      	mov	r0, r3
 800903a:	4790      	blx	r2
      }
 800903c:	bf00      	nop
 800903e:	3708      	adds	r7, #8
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8009044:	b580      	push	{r7, lr}
 8009046:	b082      	sub	sp, #8
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 f845 	bl	80090dc <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8009052:	4603      	mov	r3, r0
 8009054:	4618      	mov	r0, r3
 8009056:	3708      	adds	r7, #8
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>:
      _Tuple_impl()
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f000 f845 	bl	80090f4 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4618      	mov	r0, r3
 800906e:	3708      	adds	r7, #8
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>:
      constexpr _Head_base()
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2200      	movs	r2, #0
 8009080:	601a      	str	r2, [r3, #0]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4618      	mov	r0, r3
 8009086:	370c      	adds	r7, #12
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8009090:	b580      	push	{r7, lr}
 8009092:	b082      	sub	sp, #8
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	4618      	mov	r0, r3
 800909c:	f000 f835 	bl	800910a <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>
 80090a0:	4603      	mov	r3, r0
 80090a2:	4618      	mov	r0, r3
 80090a4:	3708      	adds	r7, #8
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b082      	sub	sp, #8
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 f834 	bl	8009120 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>
 80090b8:	4603      	mov	r3, r0
 80090ba:	4618      	mov	r0, r3
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b082      	sub	sp, #8
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4618      	mov	r0, r3
 80090ce:	f000 f833 	bl	8009138 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80090d2:	4603      	mov	r3, r0
 80090d4:	4618      	mov	r0, r3
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 f833 	bl	8009150 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>
 80090ea:	4603      	mov	r3, r0
 80090ec:	4618      	mov	r0, r3
 80090ee:	3708      	adds	r7, #8
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>:
      constexpr _Head_base()
 80090f4:	b480      	push	{r7}
 80090f6:	b083      	sub	sp, #12
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4618      	mov	r0, r3
 8009100:	370c      	adds	r7, #12
 8009102:	46bd      	mov	sp, r7
 8009104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009108:	4770      	bx	lr

0800910a <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800910a:	b480      	push	{r7}
 800910c:	b083      	sub	sp, #12
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4618      	mov	r0, r3
 8009116:	370c      	adds	r7, #12
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr

08009120 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8009120:	b580      	push	{r7, lr}
 8009122:	b082      	sub	sp, #8
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f000 f81d 	bl	8009168 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>
 800912e:	4603      	mov	r3, r0
 8009130:	4618      	mov	r0, r3
 8009132:	3708      	adds	r7, #8
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 f81c 	bl	800917e <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8009146:	4603      	mov	r3, r0
 8009148:	4618      	mov	r0, r3
 800914a:	3708      	adds	r7, #8
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}

08009150 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8009150:	b580      	push	{r7, lr}
 8009152:	b082      	sub	sp, #8
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f000 f81d 	bl	8009198 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>
 800915e:	4603      	mov	r3, r0
 8009160:	4618      	mov	r0, r3
 8009162:	3708      	adds	r7, #8
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4618      	mov	r0, r3
 8009174:	370c      	adds	r7, #12
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr

0800917e <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800917e:	b580      	push	{r7, lr}
 8009180:	b082      	sub	sp, #8
 8009182:	af00      	add	r7, sp, #0
 8009184:	6078      	str	r0, [r7, #4]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4618      	mov	r0, r3
 800918a:	f000 f810 	bl	80091ae <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>
 800918e:	4603      	mov	r3, r0
 8009190:	4618      	mov	r0, r3
 8009192:	3708      	adds	r7, #8
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8009198:	b480      	push	{r7}
 800919a:	b083      	sub	sp, #12
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4618      	mov	r0, r3
 80091a4:	370c      	adds	r7, #12
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr

080091ae <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80091ae:	b480      	push	{r7}
 80091b0:	b083      	sub	sp, #12
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4618      	mov	r0, r3
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr

080091c4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
    class _Sp_counted_ptr final : public _Sp_counted_base<_Lp>
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b082      	sub	sp, #8
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	4a05      	ldr	r2, [pc, #20]	@ (80091e4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev+0x20>)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	601a      	str	r2, [r3, #0]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7fe fdc7 	bl	8007d68 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4618      	mov	r0, r3
 80091de:	3708      	adds	r7, #8
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}
 80091e4:	08018a5c 	.word	0x08018a5c

080091e8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>:
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f7ff ffe7 	bl	80091c4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80091f6:	2110      	movs	r1, #16
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f00a fb2e 	bl	801385a <_ZdlPvj>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4618      	mov	r0, r3
 8009202:	3708      	adds	r7, #8
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}

08009208 <_ZN13UtilityConfigD1Ev>:
struct UtilityConfig {
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	3310      	adds	r3, #16
 8009214:	4618      	mov	r0, r3
 8009216:	f7f9 f818 	bl	800224a <_ZNSt8functionIFvvEED1Ev>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	4618      	mov	r0, r3
 800921e:	f7f9 f807 	bl	8002230 <_ZNSt8functionIFyvEED1Ev>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	4618      	mov	r0, r3
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <_Z41__static_initialization_and_destruction_0ii>:

}
 800922c:	b580      	push	{r7, lr}
 800922e:	b08a      	sub	sp, #40	@ 0x28
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2b01      	cmp	r3, #1
 800923a:	d122      	bne.n	8009282 <_Z41__static_initialization_and_destruction_0ii+0x56>
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009242:	4293      	cmp	r3, r2
 8009244:	d11d      	bne.n	8009282 <_Z41__static_initialization_and_destruction_0ii+0x56>
UtilityConfig utilities(micros_64, error_handler);
 8009246:	f107 0308 	add.w	r3, r7, #8
 800924a:	4917      	ldr	r1, [pc, #92]	@ (80092a8 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800924c:	4618      	mov	r0, r3
 800924e:	f7fe fb3b 	bl	80078c8 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>
 8009252:	f107 0318 	add.w	r3, r7, #24
 8009256:	4915      	ldr	r1, [pc, #84]	@ (80092ac <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8009258:	4618      	mov	r0, r3
 800925a:	f7fe fb65 	bl	8007928 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>
 800925e:	f107 0218 	add.w	r2, r7, #24
 8009262:	f107 0308 	add.w	r3, r7, #8
 8009266:	4619      	mov	r1, r3
 8009268:	4811      	ldr	r0, [pc, #68]	@ (80092b0 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800926a:	f7f8 fffb 	bl	8002264 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>
 800926e:	f107 0318 	add.w	r3, r7, #24
 8009272:	4618      	mov	r0, r3
 8009274:	f7f8 ffe9 	bl	800224a <_ZNSt8functionIFvvEED1Ev>
 8009278:	f107 0308 	add.w	r3, r7, #8
 800927c:	4618      	mov	r0, r3
 800927e:	f7f8 ffd7 	bl	8002230 <_ZNSt8functionIFyvEED1Ev>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d10a      	bne.n	800929e <_Z41__static_initialization_and_destruction_0ii+0x72>
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800928e:	4293      	cmp	r3, r2
 8009290:	d105      	bne.n	800929e <_Z41__static_initialization_and_destruction_0ii+0x72>
 8009292:	4807      	ldr	r0, [pc, #28]	@ (80092b0 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8009294:	f7ff ffb8 	bl	8009208 <_ZN13UtilityConfigD1Ev>
std::shared_ptr<CyphalInterface> interface;
 8009298:	4806      	ldr	r0, [pc, #24]	@ (80092b4 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800929a:	f7fc ffe4 	bl	8006266 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 800929e:	bf00      	nop
 80092a0:	3728      	adds	r7, #40	@ 0x28
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	080061f9 	.word	0x080061f9
 80092ac:	080061ed 	.word	0x080061ed
 80092b0:	200004d8 	.word	0x200004d8
 80092b4:	200004d0 	.word	0x200004d0

080092b8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv>:
      _M_dispose() noexcept
 80092b8:	b590      	push	{r4, r7, lr}
 80092ba:	b083      	sub	sp, #12
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
      { delete _M_ptr; }
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	68dc      	ldr	r4, [r3, #12]
 80092c4:	2c00      	cmp	r4, #0
 80092c6:	d006      	beq.n	80092d6 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv+0x1e>
 80092c8:	4620      	mov	r0, r4
 80092ca:	f7ff fbfd 	bl	8008ac8 <_ZN15CyphalInterfaceD1Ev>
 80092ce:	210c      	movs	r1, #12
 80092d0:	4620      	mov	r0, r4
 80092d2:	f00a fac2 	bl	801385a <_ZdlPvj>
 80092d6:	bf00      	nop
 80092d8:	370c      	adds	r7, #12
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd90      	pop	{r4, r7, pc}

080092de <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 80092de:	b580      	push	{r7, lr}
 80092e0:	b082      	sub	sp, #8
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
      { delete this; }
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d002      	beq.n	80092f2 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x14>
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f7ff ff7b 	bl	80091e8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>
 80092f2:	bf00      	nop
 80092f4:	3708      	adds	r7, #8
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE14_M_get_deleterERKSt9type_info>:
      _M_get_deleter(const std::type_info&) noexcept
 80092fa:	b480      	push	{r7}
 80092fc:	b083      	sub	sp, #12
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
 8009302:	6039      	str	r1, [r7, #0]
      { return nullptr; }
 8009304:	2300      	movs	r3, #0
 8009306:	4618      	mov	r0, r3
 8009308:	370c      	adds	r7, #12
 800930a:	46bd      	mov	sp, r7
 800930c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009310:	4770      	bx	lr

08009312 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE6acceptEP16CanardRxTransfer>:
                break;
        }

        return out;
    }
    void accept(CanardRxTransfer* transfer) {
 8009312:	b580      	push	{r7, lr}
 8009314:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8009318:	af00      	add	r7, sp, #0
 800931a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800931e:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 8009322:	6018      	str	r0, [r3, #0]
 8009324:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8009328:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800932c:	6019      	str	r1, [r3, #0]
        Type object;
        interface->deserialize_transfer<T>(&object, transfer);
 800932e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8009332:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800933c:	4618      	mov	r0, r3
 800933e:	f7fe fbb9 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8009342:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8009346:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800934a:	f107 0108 	add.w	r1, r7, #8
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	f000 f874 	bl	800943c <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8009354:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8009358:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	3304      	adds	r3, #4
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8009368:	f5a2 7248 	sub.w	r2, r2, #800	@ 0x320
 800936c:	f107 0108 	add.w	r1, r7, #8
 8009370:	f507 7048 	add.w	r0, r7, #800	@ 0x320
 8009374:	f5a0 7047 	sub.w	r0, r0, #796	@ 0x31c
 8009378:	6812      	ldr	r2, [r2, #0]
 800937a:	6800      	ldr	r0, [r0, #0]
 800937c:	4798      	blx	r3
    }
 800937e:	bf00      	nop
 8009380:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}

08009388 <_ZN20AbstractSubscriptionI15NodeInfoRequestE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 8009388:	b580      	push	{r7, lr}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8009398:	4618      	mov	r0, r3
 800939a:	f7fe fb8b 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800939e:	f107 030c 	add.w	r3, r7, #12
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	4619      	mov	r1, r3
 80093a6:	f000 f86a 	bl	800947e <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	3304      	adds	r3, #4
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f107 010c 	add.w	r1, r7, #12
 80093b6:	683a      	ldr	r2, [r7, #0]
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	4798      	blx	r3
    }
 80093bc:	bf00      	nop
 80093be:	3710      	adds	r7, #16
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <_ZN20AbstractSubscriptionI6JS_msgE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b086      	sub	sp, #24
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80093d4:	4618      	mov	r0, r3
 80093d6:	f7fe fb6d 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80093da:	f107 030c 	add.w	r3, r7, #12
 80093de:	683a      	ldr	r2, [r7, #0]
 80093e0:	4619      	mov	r1, r3
 80093e2:	f000 f86c 	bl	80094be <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	3304      	adds	r3, #4
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f107 010c 	add.w	r1, r7, #12
 80093f2:	683a      	ldr	r2, [r7, #0]
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	4798      	blx	r3
    }
 80093f8:	bf00      	nop
 80093fa:	3718      	adds	r7, #24
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <_ZN20AbstractSubscriptionI5HBeatE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8009410:	4618      	mov	r0, r3
 8009412:	f7fe fb4f 	bl	8007ab4 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8009416:	f107 0308 	add.w	r3, r7, #8
 800941a:	683a      	ldr	r2, [r7, #0]
 800941c:	4619      	mov	r1, r3
 800941e:	f000 f86e 	bl	80094fe <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	3304      	adds	r3, #4
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f107 0108 	add.w	r1, r7, #8
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	4798      	blx	r3
    }
 8009434:	bf00      	nop
 8009436:	3710      	adds	r7, #16
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::deserialize_transfer(
 800943c:	b580      	push	{r7, lr}
 800943e:	b086      	sub	sp, #24
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
    typename TypeAlias::Type *obj,
    CanardRxTransfer* transfer
) const {
    size_t inout_buf_size = TypeAlias::extent;
 8009448:	f240 2303 	movw	r3, #515	@ 0x203
 800944c:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	695b      	ldr	r3, [r3, #20]
 8009452:	f107 0214 	add.w	r2, r7, #20
 8009456:	4619      	mov	r1, r3
 8009458:	68b8      	ldr	r0, [r7, #8]
 800945a:	f7fc fb15 	bl	8005a88 <uavcan_register_Access_Request_1_0_deserialize_>
 800945e:	4603      	mov	r3, r0
 8009460:	b2db      	uxtb	r3, r3
 8009462:	09db      	lsrs	r3, r3, #7
 8009464:	b2db      	uxtb	r3, r3
 8009466:	2b00      	cmp	r3, #0
 8009468:	d005      	beq.n	8009476 <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer+0x3a>
        utilities.error_handler();
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	3310      	adds	r3, #16
 8009470:	4618      	mov	r0, r3
 8009472:	f7fe fe57 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8009476:	bf00      	nop
 8009478:	3718      	adds	r7, #24
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}

0800947e <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 800947e:	b580      	push	{r7, lr}
 8009480:	b086      	sub	sp, #24
 8009482:	af00      	add	r7, sp, #0
 8009484:	60f8      	str	r0, [r7, #12]
 8009486:	60b9      	str	r1, [r7, #8]
 8009488:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 800948a:	2300      	movs	r3, #0
 800948c:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	695b      	ldr	r3, [r3, #20]
 8009492:	f107 0214 	add.w	r2, r7, #20
 8009496:	4619      	mov	r1, r3
 8009498:	68b8      	ldr	r0, [r7, #8]
 800949a:	f7fc fce1 	bl	8005e60 <uavcan_node_GetInfo_Request_1_0_deserialize_>
 800949e:	4603      	mov	r3, r0
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	09db      	lsrs	r3, r3, #7
 80094a4:	b2db      	uxtb	r3, r3
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d005      	beq.n	80094b6 <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	3310      	adds	r3, #16
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7fe fe37 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
}
 80094b6:	bf00      	nop
 80094b8:	3718      	adds	r7, #24
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}

080094be <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 80094be:	b580      	push	{r7, lr}
 80094c0:	b086      	sub	sp, #24
 80094c2:	af00      	add	r7, sp, #0
 80094c4:	60f8      	str	r0, [r7, #12]
 80094c6:	60b9      	str	r1, [r7, #8]
 80094c8:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 80094ca:	230c      	movs	r3, #12
 80094cc:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	695b      	ldr	r3, [r3, #20]
 80094d2:	f107 0214 	add.w	r2, r7, #20
 80094d6:	4619      	mov	r1, r3
 80094d8:	68b8      	ldr	r0, [r7, #8]
 80094da:	f7f9 ffcb 	bl	8003474 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>
 80094de:	4603      	mov	r3, r0
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	09db      	lsrs	r3, r3, #7
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d005      	beq.n	80094f6 <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	3310      	adds	r3, #16
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fe fe17 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
}
 80094f6:	bf00      	nop
 80094f8:	3718      	adds	r7, #24
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}

080094fe <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 80094fe:	b580      	push	{r7, lr}
 8009500:	b086      	sub	sp, #24
 8009502:	af00      	add	r7, sp, #0
 8009504:	60f8      	str	r0, [r7, #12]
 8009506:	60b9      	str	r1, [r7, #8]
 8009508:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 800950a:	230c      	movs	r3, #12
 800950c:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	f107 0214 	add.w	r2, r7, #20
 8009516:	4619      	mov	r1, r3
 8009518:	68b8      	ldr	r0, [r7, #8]
 800951a:	f7f9 fc35 	bl	8002d88 <uavcan_node_Heartbeat_1_0_deserialize_>
 800951e:	4603      	mov	r3, r0
 8009520:	b2db      	uxtb	r3, r3
 8009522:	09db      	lsrs	r3, r3, #7
 8009524:	b2db      	uxtb	r3, r3
 8009526:	2b00      	cmp	r3, #0
 8009528:	d005      	beq.n	8009536 <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	3310      	adds	r3, #16
 8009530:	4618      	mov	r0, r3
 8009532:	f7fe fdf7 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
}
 8009536:	bf00      	nop
 8009538:	3718      	adds	r7, #24
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}

0800953e <_GLOBAL__sub_I_buffer>:
 800953e:	b580      	push	{r7, lr}
 8009540:	af00      	add	r7, sp, #0
 8009542:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009546:	2001      	movs	r0, #1
 8009548:	f7ff fe70 	bl	800922c <_Z41__static_initialization_and_destruction_0ii>
 800954c:	bd80      	pop	{r7, pc}

0800954e <_GLOBAL__sub_D_buffer>:
 800954e:	b580      	push	{r7, lr}
 8009550:	af00      	add	r7, sp, #0
 8009552:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009556:	2000      	movs	r0, #0
 8009558:	f7ff fe68 	bl	800922c <_Z41__static_initialization_and_destruction_0ii>
 800955c:	bd80      	pop	{r7, pc}
	...

08009560 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8009564:	4b1b      	ldr	r3, [pc, #108]	@ (80095d4 <MX_SPI1_Init+0x74>)
 8009566:	4a1c      	ldr	r2, [pc, #112]	@ (80095d8 <MX_SPI1_Init+0x78>)
 8009568:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800956a:	4b1a      	ldr	r3, [pc, #104]	@ (80095d4 <MX_SPI1_Init+0x74>)
 800956c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009570:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009572:	4b18      	ldr	r3, [pc, #96]	@ (80095d4 <MX_SPI1_Init+0x74>)
 8009574:	2200      	movs	r2, #0
 8009576:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009578:	4b16      	ldr	r3, [pc, #88]	@ (80095d4 <MX_SPI1_Init+0x74>)
 800957a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800957e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8009580:	4b14      	ldr	r3, [pc, #80]	@ (80095d4 <MX_SPI1_Init+0x74>)
 8009582:	2202      	movs	r2, #2
 8009584:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009586:	4b13      	ldr	r3, [pc, #76]	@ (80095d4 <MX_SPI1_Init+0x74>)
 8009588:	2201      	movs	r2, #1
 800958a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800958c:	4b11      	ldr	r3, [pc, #68]	@ (80095d4 <MX_SPI1_Init+0x74>)
 800958e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009592:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8009594:	4b0f      	ldr	r3, [pc, #60]	@ (80095d4 <MX_SPI1_Init+0x74>)
 8009596:	2220      	movs	r2, #32
 8009598:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800959a:	4b0e      	ldr	r3, [pc, #56]	@ (80095d4 <MX_SPI1_Init+0x74>)
 800959c:	2200      	movs	r2, #0
 800959e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80095a0:	4b0c      	ldr	r3, [pc, #48]	@ (80095d4 <MX_SPI1_Init+0x74>)
 80095a2:	2200      	movs	r2, #0
 80095a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095a6:	4b0b      	ldr	r3, [pc, #44]	@ (80095d4 <MX_SPI1_Init+0x74>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80095ac:	4b09      	ldr	r3, [pc, #36]	@ (80095d4 <MX_SPI1_Init+0x74>)
 80095ae:	2207      	movs	r2, #7
 80095b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80095b2:	4b08      	ldr	r3, [pc, #32]	@ (80095d4 <MX_SPI1_Init+0x74>)
 80095b4:	2200      	movs	r2, #0
 80095b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80095b8:	4b06      	ldr	r3, [pc, #24]	@ (80095d4 <MX_SPI1_Init+0x74>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80095be:	4805      	ldr	r0, [pc, #20]	@ (80095d4 <MX_SPI1_Init+0x74>)
 80095c0:	f004 fffa 	bl	800e5b8 <HAL_SPI_Init>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d001      	beq.n	80095ce <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80095ca:	f7f8 fda6 	bl	800211a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80095ce:	bf00      	nop
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	200007cc 	.word	0x200007cc
 80095d8:	40013000 	.word	0x40013000

080095dc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80095e0:	4b1b      	ldr	r3, [pc, #108]	@ (8009650 <MX_SPI3_Init+0x74>)
 80095e2:	4a1c      	ldr	r2, [pc, #112]	@ (8009654 <MX_SPI3_Init+0x78>)
 80095e4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80095e6:	4b1a      	ldr	r3, [pc, #104]	@ (8009650 <MX_SPI3_Init+0x74>)
 80095e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80095ec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80095ee:	4b18      	ldr	r3, [pc, #96]	@ (8009650 <MX_SPI3_Init+0x74>)
 80095f0:	2200      	movs	r2, #0
 80095f2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80095f4:	4b16      	ldr	r3, [pc, #88]	@ (8009650 <MX_SPI3_Init+0x74>)
 80095f6:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80095fa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80095fc:	4b14      	ldr	r3, [pc, #80]	@ (8009650 <MX_SPI3_Init+0x74>)
 80095fe:	2200      	movs	r2, #0
 8009600:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009602:	4b13      	ldr	r3, [pc, #76]	@ (8009650 <MX_SPI3_Init+0x74>)
 8009604:	2201      	movs	r2, #1
 8009606:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8009608:	4b11      	ldr	r3, [pc, #68]	@ (8009650 <MX_SPI3_Init+0x74>)
 800960a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800960e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8009610:	4b0f      	ldr	r3, [pc, #60]	@ (8009650 <MX_SPI3_Init+0x74>)
 8009612:	2218      	movs	r2, #24
 8009614:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009616:	4b0e      	ldr	r3, [pc, #56]	@ (8009650 <MX_SPI3_Init+0x74>)
 8009618:	2200      	movs	r2, #0
 800961a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800961c:	4b0c      	ldr	r3, [pc, #48]	@ (8009650 <MX_SPI3_Init+0x74>)
 800961e:	2200      	movs	r2, #0
 8009620:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009622:	4b0b      	ldr	r3, [pc, #44]	@ (8009650 <MX_SPI3_Init+0x74>)
 8009624:	2200      	movs	r2, #0
 8009626:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8009628:	4b09      	ldr	r3, [pc, #36]	@ (8009650 <MX_SPI3_Init+0x74>)
 800962a:	2207      	movs	r2, #7
 800962c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800962e:	4b08      	ldr	r3, [pc, #32]	@ (8009650 <MX_SPI3_Init+0x74>)
 8009630:	2200      	movs	r2, #0
 8009632:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8009634:	4b06      	ldr	r3, [pc, #24]	@ (8009650 <MX_SPI3_Init+0x74>)
 8009636:	2200      	movs	r2, #0
 8009638:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800963a:	4805      	ldr	r0, [pc, #20]	@ (8009650 <MX_SPI3_Init+0x74>)
 800963c:	f004 ffbc 	bl	800e5b8 <HAL_SPI_Init>
 8009640:	4603      	mov	r3, r0
 8009642:	2b00      	cmp	r3, #0
 8009644:	d001      	beq.n	800964a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8009646:	f7f8 fd68 	bl	800211a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800964a:	bf00      	nop
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop
 8009650:	20000830 	.word	0x20000830
 8009654:	40003c00 	.word	0x40003c00

08009658 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b08c      	sub	sp, #48	@ 0x30
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009660:	f107 031c 	add.w	r3, r7, #28
 8009664:	2200      	movs	r2, #0
 8009666:	601a      	str	r2, [r3, #0]
 8009668:	605a      	str	r2, [r3, #4]
 800966a:	609a      	str	r2, [r3, #8]
 800966c:	60da      	str	r2, [r3, #12]
 800966e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a33      	ldr	r2, [pc, #204]	@ (8009744 <HAL_SPI_MspInit+0xec>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d131      	bne.n	80096de <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800967a:	4b33      	ldr	r3, [pc, #204]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 800967c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800967e:	4a32      	ldr	r2, [pc, #200]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 8009680:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009684:	6613      	str	r3, [r2, #96]	@ 0x60
 8009686:	4b30      	ldr	r3, [pc, #192]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 8009688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800968a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800968e:	61bb      	str	r3, [r7, #24]
 8009690:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009692:	4b2d      	ldr	r3, [pc, #180]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 8009694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009696:	4a2c      	ldr	r2, [pc, #176]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 8009698:	f043 0301 	orr.w	r3, r3, #1
 800969c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800969e:	4b2a      	ldr	r3, [pc, #168]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 80096a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096a2:	f003 0301 	and.w	r3, r3, #1
 80096a6:	617b      	str	r3, [r7, #20]
 80096a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80096aa:	23e0      	movs	r3, #224	@ 0xe0
 80096ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80096ae:	2302      	movs	r3, #2
 80096b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096b2:	2300      	movs	r3, #0
 80096b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096b6:	2300      	movs	r3, #0
 80096b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80096ba:	2305      	movs	r3, #5
 80096bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80096be:	f107 031c 	add.w	r3, r7, #28
 80096c2:	4619      	mov	r1, r3
 80096c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80096c8:	f002 f89c 	bl	800b804 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80096cc:	2200      	movs	r2, #0
 80096ce:	2100      	movs	r1, #0
 80096d0:	2023      	movs	r0, #35	@ 0x23
 80096d2:	f001 f954 	bl	800a97e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80096d6:	2023      	movs	r0, #35	@ 0x23
 80096d8:	f001 f96b 	bl	800a9b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80096dc:	e02d      	b.n	800973a <HAL_SPI_MspInit+0xe2>
  else if(spiHandle->Instance==SPI3)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a1a      	ldr	r2, [pc, #104]	@ (800974c <HAL_SPI_MspInit+0xf4>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d128      	bne.n	800973a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80096e8:	4b17      	ldr	r3, [pc, #92]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 80096ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096ec:	4a16      	ldr	r2, [pc, #88]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 80096ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80096f4:	4b14      	ldr	r3, [pc, #80]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 80096f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096fc:	613b      	str	r3, [r7, #16]
 80096fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009700:	4b11      	ldr	r3, [pc, #68]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 8009702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009704:	4a10      	ldr	r2, [pc, #64]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 8009706:	f043 0304 	orr.w	r3, r3, #4
 800970a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800970c:	4b0e      	ldr	r3, [pc, #56]	@ (8009748 <HAL_SPI_MspInit+0xf0>)
 800970e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009710:	f003 0304 	and.w	r3, r3, #4
 8009714:	60fb      	str	r3, [r7, #12]
 8009716:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8009718:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800971c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800971e:	2302      	movs	r3, #2
 8009720:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009722:	2300      	movs	r3, #0
 8009724:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009726:	2300      	movs	r3, #0
 8009728:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800972a:	2306      	movs	r3, #6
 800972c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800972e:	f107 031c 	add.w	r3, r7, #28
 8009732:	4619      	mov	r1, r3
 8009734:	4806      	ldr	r0, [pc, #24]	@ (8009750 <HAL_SPI_MspInit+0xf8>)
 8009736:	f002 f865 	bl	800b804 <HAL_GPIO_Init>
}
 800973a:	bf00      	nop
 800973c:	3730      	adds	r7, #48	@ 0x30
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	40013000 	.word	0x40013000
 8009748:	40021000 	.word	0x40021000
 800974c:	40003c00 	.word	0x40003c00
 8009750:	48000800 	.word	0x48000800

08009754 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b082      	sub	sp, #8
 8009758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800975a:	4b0f      	ldr	r3, [pc, #60]	@ (8009798 <HAL_MspInit+0x44>)
 800975c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800975e:	4a0e      	ldr	r2, [pc, #56]	@ (8009798 <HAL_MspInit+0x44>)
 8009760:	f043 0301 	orr.w	r3, r3, #1
 8009764:	6613      	str	r3, [r2, #96]	@ 0x60
 8009766:	4b0c      	ldr	r3, [pc, #48]	@ (8009798 <HAL_MspInit+0x44>)
 8009768:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800976a:	f003 0301 	and.w	r3, r3, #1
 800976e:	607b      	str	r3, [r7, #4]
 8009770:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009772:	4b09      	ldr	r3, [pc, #36]	@ (8009798 <HAL_MspInit+0x44>)
 8009774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009776:	4a08      	ldr	r2, [pc, #32]	@ (8009798 <HAL_MspInit+0x44>)
 8009778:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800977c:	6593      	str	r3, [r2, #88]	@ 0x58
 800977e:	4b06      	ldr	r3, [pc, #24]	@ (8009798 <HAL_MspInit+0x44>)
 8009780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009786:	603b      	str	r3, [r7, #0]
 8009788:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800978a:	f003 ff89 	bl	800d6a0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800978e:	bf00      	nop
 8009790:	3708      	adds	r7, #8
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	40021000 	.word	0x40021000

0800979c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800979c:	b480      	push	{r7}
 800979e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80097a0:	bf00      	nop
 80097a2:	e7fd      	b.n	80097a0 <NMI_Handler+0x4>

080097a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80097a4:	b480      	push	{r7}
 80097a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80097a8:	bf00      	nop
 80097aa:	e7fd      	b.n	80097a8 <HardFault_Handler+0x4>

080097ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80097ac:	b480      	push	{r7}
 80097ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80097b0:	bf00      	nop
 80097b2:	e7fd      	b.n	80097b0 <MemManage_Handler+0x4>

080097b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80097b4:	b480      	push	{r7}
 80097b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80097b8:	bf00      	nop
 80097ba:	e7fd      	b.n	80097b8 <BusFault_Handler+0x4>

080097bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80097bc:	b480      	push	{r7}
 80097be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80097c0:	bf00      	nop
 80097c2:	e7fd      	b.n	80097c0 <UsageFault_Handler+0x4>

080097c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80097c4:	b480      	push	{r7}
 80097c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80097c8:	bf00      	nop
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80097d2:	b480      	push	{r7}
 80097d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80097d6:	bf00      	nop
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80097e0:	b480      	push	{r7}
 80097e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80097e4:	bf00      	nop
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr

080097ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80097f2:	f000 ffa9 	bl	800a748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80097f6:	bf00      	nop
 80097f8:	bd80      	pop	{r7, pc}
	...

080097fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 8009800:	4802      	ldr	r0, [pc, #8]	@ (800980c <DMA1_Channel1_IRQHandler+0x10>)
 8009802:	f001 fa59 	bl	800acb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009806:	bf00      	nop
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	20000374 	.word	0x20000374

08009810 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8009814:	4802      	ldr	r0, [pc, #8]	@ (8009820 <DMA1_Channel2_IRQHandler+0x10>)
 8009816:	f001 fa4f 	bl	800acb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800981a:	bf00      	nop
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	200003d4 	.word	0x200003d4

08009824 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8009828:	4802      	ldr	r0, [pc, #8]	@ (8009834 <SPI1_IRQHandler+0x10>)
 800982a:	f005 fb07 	bl	800ee3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800982e:	bf00      	nop
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	200007cc 	.word	0x200007cc

08009838 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800983c:	4802      	ldr	r0, [pc, #8]	@ (8009848 <USART2_IRQHandler+0x10>)
 800983e:	f005 ffb5 	bl	800f7ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8009842:	bf00      	nop
 8009844:	bd80      	pop	{r7, pc}
 8009846:	bf00      	nop
 8009848:	200008e4 	.word	0x200008e4

0800984c <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8009850:	4802      	ldr	r0, [pc, #8]	@ (800985c <I2C4_EV_IRQHandler+0x10>)
 8009852:	f002 fd41 	bl	800c2d8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 8009856:	bf00      	nop
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	20000320 	.word	0x20000320

08009860 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8009864:	4802      	ldr	r0, [pc, #8]	@ (8009870 <I2C4_ER_IRQHandler+0x10>)
 8009866:	f002 fd51 	bl	800c30c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800986a:	bf00      	nop
 800986c:	bd80      	pop	{r7, pc}
 800986e:	bf00      	nop
 8009870:	20000320 	.word	0x20000320

08009874 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8009874:	b480      	push	{r7}
 8009876:	af00      	add	r7, sp, #0
  return 1;
 8009878:	2301      	movs	r3, #1
}
 800987a:	4618      	mov	r0, r3
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr

08009884 <_kill>:

int _kill(int pid, int sig)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b082      	sub	sp, #8
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800988e:	f00b f981 	bl	8014b94 <__errno>
 8009892:	4603      	mov	r3, r0
 8009894:	2216      	movs	r2, #22
 8009896:	601a      	str	r2, [r3, #0]
  return -1;
 8009898:	f04f 33ff 	mov.w	r3, #4294967295
}
 800989c:	4618      	mov	r0, r3
 800989e:	3708      	adds	r7, #8
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <_exit>:

void _exit (int status)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80098ac:	f04f 31ff 	mov.w	r1, #4294967295
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f7ff ffe7 	bl	8009884 <_kill>
  while (1) {}    /* Make sure we hang here */
 80098b6:	bf00      	nop
 80098b8:	e7fd      	b.n	80098b6 <_exit+0x12>

080098ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b086      	sub	sp, #24
 80098be:	af00      	add	r7, sp, #0
 80098c0:	60f8      	str	r0, [r7, #12]
 80098c2:	60b9      	str	r1, [r7, #8]
 80098c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80098c6:	2300      	movs	r3, #0
 80098c8:	617b      	str	r3, [r7, #20]
 80098ca:	e00a      	b.n	80098e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80098cc:	f3af 8000 	nop.w
 80098d0:	4601      	mov	r1, r0
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	1c5a      	adds	r2, r3, #1
 80098d6:	60ba      	str	r2, [r7, #8]
 80098d8:	b2ca      	uxtb	r2, r1
 80098da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	3301      	adds	r3, #1
 80098e0:	617b      	str	r3, [r7, #20]
 80098e2:	697a      	ldr	r2, [r7, #20]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	429a      	cmp	r2, r3
 80098e8:	dbf0      	blt.n	80098cc <_read+0x12>
  }

  return len;
 80098ea:	687b      	ldr	r3, [r7, #4]
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3718      	adds	r7, #24
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009900:	2300      	movs	r3, #0
 8009902:	617b      	str	r3, [r7, #20]
 8009904:	e009      	b.n	800991a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	1c5a      	adds	r2, r3, #1
 800990a:	60ba      	str	r2, [r7, #8]
 800990c:	781b      	ldrb	r3, [r3, #0]
 800990e:	4618      	mov	r0, r3
 8009910:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	3301      	adds	r3, #1
 8009918:	617b      	str	r3, [r7, #20]
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	429a      	cmp	r2, r3
 8009920:	dbf1      	blt.n	8009906 <_write+0x12>
  }
  return len;
 8009922:	687b      	ldr	r3, [r7, #4]
}
 8009924:	4618      	mov	r0, r3
 8009926:	3718      	adds	r7, #24
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}

0800992c <_close>:

int _close(int file)
{
 800992c:	b480      	push	{r7}
 800992e:	b083      	sub	sp, #12
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8009934:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009938:	4618      	mov	r0, r3
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009944:	b480      	push	{r7}
 8009946:	b083      	sub	sp, #12
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009954:	605a      	str	r2, [r3, #4]
  return 0;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <_isatty>:

int _isatty(int file)
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800996c:	2301      	movs	r3, #1
}
 800996e:	4618      	mov	r0, r3
 8009970:	370c      	adds	r7, #12
 8009972:	46bd      	mov	sp, r7
 8009974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009978:	4770      	bx	lr

0800997a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800997a:	b480      	push	{r7}
 800997c:	b085      	sub	sp, #20
 800997e:	af00      	add	r7, sp, #0
 8009980:	60f8      	str	r0, [r7, #12]
 8009982:	60b9      	str	r1, [r7, #8]
 8009984:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3714      	adds	r7, #20
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b086      	sub	sp, #24
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800999c:	4a14      	ldr	r2, [pc, #80]	@ (80099f0 <_sbrk+0x5c>)
 800999e:	4b15      	ldr	r3, [pc, #84]	@ (80099f4 <_sbrk+0x60>)
 80099a0:	1ad3      	subs	r3, r2, r3
 80099a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80099a8:	4b13      	ldr	r3, [pc, #76]	@ (80099f8 <_sbrk+0x64>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d102      	bne.n	80099b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80099b0:	4b11      	ldr	r3, [pc, #68]	@ (80099f8 <_sbrk+0x64>)
 80099b2:	4a12      	ldr	r2, [pc, #72]	@ (80099fc <_sbrk+0x68>)
 80099b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80099b6:	4b10      	ldr	r3, [pc, #64]	@ (80099f8 <_sbrk+0x64>)
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	4413      	add	r3, r2
 80099be:	693a      	ldr	r2, [r7, #16]
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d207      	bcs.n	80099d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80099c4:	f00b f8e6 	bl	8014b94 <__errno>
 80099c8:	4603      	mov	r3, r0
 80099ca:	220c      	movs	r2, #12
 80099cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80099ce:	f04f 33ff 	mov.w	r3, #4294967295
 80099d2:	e009      	b.n	80099e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80099d4:	4b08      	ldr	r3, [pc, #32]	@ (80099f8 <_sbrk+0x64>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80099da:	4b07      	ldr	r3, [pc, #28]	@ (80099f8 <_sbrk+0x64>)
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4413      	add	r3, r2
 80099e2:	4a05      	ldr	r2, [pc, #20]	@ (80099f8 <_sbrk+0x64>)
 80099e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80099e6:	68fb      	ldr	r3, [r7, #12]
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3718      	adds	r7, #24
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	20020000 	.word	0x20020000
 80099f4:	00000400 	.word	0x00000400
 80099f8:	20000894 	.word	0x20000894
 80099fc:	20000b10 	.word	0x20000b10

08009a00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8009a00:	b480      	push	{r7}
 8009a02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8009a04:	4b06      	ldr	r3, [pc, #24]	@ (8009a20 <SystemInit+0x20>)
 8009a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a0a:	4a05      	ldr	r2, [pc, #20]	@ (8009a20 <SystemInit+0x20>)
 8009a0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009a10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009a14:	bf00      	nop
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	e000ed00 	.word	0xe000ed00

08009a24 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b08c      	sub	sp, #48	@ 0x30
 8009a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009a2a:	f107 030c 	add.w	r3, r7, #12
 8009a2e:	2224      	movs	r2, #36	@ 0x24
 8009a30:	2100      	movs	r1, #0
 8009a32:	4618      	mov	r0, r3
 8009a34:	f00a fff5 	bl	8014a22 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a38:	463b      	mov	r3, r7
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	601a      	str	r2, [r3, #0]
 8009a3e:	605a      	str	r2, [r3, #4]
 8009a40:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009a42:	4b23      	ldr	r3, [pc, #140]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009a44:	4a23      	ldr	r2, [pc, #140]	@ (8009ad4 <MX_TIM8_Init+0xb0>)
 8009a46:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8009a48:	4b21      	ldr	r3, [pc, #132]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009a4e:	4b20      	ldr	r3, [pc, #128]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009a50:	2200      	movs	r2, #0
 8009a52:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8009a54:	4b1e      	ldr	r3, [pc, #120]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009a56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009a5a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009a5e:	2200      	movs	r2, #0
 8009a60:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009a62:	4b1b      	ldr	r3, [pc, #108]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009a64:	2200      	movs	r2, #0
 8009a66:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009a68:	4b19      	ldr	r3, [pc, #100]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009a72:	2300      	movs	r3, #0
 8009a74:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009a76:	2301      	movs	r3, #1
 8009a78:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009a82:	2300      	movs	r3, #0
 8009a84:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009a86:	2301      	movs	r3, #1
 8009a88:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8009a92:	f107 030c 	add.w	r3, r7, #12
 8009a96:	4619      	mov	r1, r3
 8009a98:	480d      	ldr	r0, [pc, #52]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009a9a:	f005 fc47 	bl	800f32c <HAL_TIM_Encoder_Init>
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d001      	beq.n	8009aa8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8009aa4:	f7f8 fb39 	bl	800211a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009aac:	2300      	movs	r3, #0
 8009aae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009ab4:	463b      	mov	r3, r7
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	4805      	ldr	r0, [pc, #20]	@ (8009ad0 <MX_TIM8_Init+0xac>)
 8009aba:	f005 fd91 	bl	800f5e0 <HAL_TIMEx_MasterConfigSynchronization>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8009ac4:	f7f8 fb29 	bl	800211a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009ac8:	bf00      	nop
 8009aca:	3730      	adds	r7, #48	@ 0x30
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	20000898 	.word	0x20000898
 8009ad4:	40013400 	.word	0x40013400

08009ad8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b08a      	sub	sp, #40	@ 0x28
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ae0:	f107 0314 	add.w	r3, r7, #20
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	601a      	str	r2, [r3, #0]
 8009ae8:	605a      	str	r2, [r3, #4]
 8009aea:	609a      	str	r2, [r3, #8]
 8009aec:	60da      	str	r2, [r3, #12]
 8009aee:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM8)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	4a25      	ldr	r2, [pc, #148]	@ (8009b8c <HAL_TIM_Encoder_MspInit+0xb4>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d143      	bne.n	8009b82 <HAL_TIM_Encoder_MspInit+0xaa>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009afa:	4b25      	ldr	r3, [pc, #148]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009afe:	4a24      	ldr	r2, [pc, #144]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b00:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009b04:	6613      	str	r3, [r2, #96]	@ 0x60
 8009b06:	4b22      	ldr	r3, [pc, #136]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009b0e:	613b      	str	r3, [r7, #16]
 8009b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009b12:	4b1f      	ldr	r3, [pc, #124]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b16:	4a1e      	ldr	r2, [pc, #120]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b18:	f043 0304 	orr.w	r3, r3, #4
 8009b1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b22:	f003 0304 	and.w	r3, r3, #4
 8009b26:	60fb      	str	r3, [r7, #12]
 8009b28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009b2a:	4b19      	ldr	r3, [pc, #100]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b2e:	4a18      	ldr	r2, [pc, #96]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b30:	f043 0302 	orr.w	r3, r3, #2
 8009b34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009b36:	4b16      	ldr	r3, [pc, #88]	@ (8009b90 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b3a:	f003 0302 	and.w	r3, r3, #2
 8009b3e:	60bb      	str	r3, [r7, #8]
 8009b40:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    PB6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8009b42:	2380      	movs	r3, #128	@ 0x80
 8009b44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b46:	2302      	movs	r3, #2
 8009b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8009b52:	2304      	movs	r3, #4
 8009b54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009b56:	f107 0314 	add.w	r3, r7, #20
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	480d      	ldr	r0, [pc, #52]	@ (8009b94 <HAL_TIM_Encoder_MspInit+0xbc>)
 8009b5e:	f001 fe51 	bl	800b804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8009b62:	2340      	movs	r3, #64	@ 0x40
 8009b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b66:	2302      	movs	r3, #2
 8009b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 8009b72:	2305      	movs	r3, #5
 8009b74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009b76:	f107 0314 	add.w	r3, r7, #20
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	4806      	ldr	r0, [pc, #24]	@ (8009b98 <HAL_TIM_Encoder_MspInit+0xc0>)
 8009b7e:	f001 fe41 	bl	800b804 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8009b82:	bf00      	nop
 8009b84:	3728      	adds	r7, #40	@ 0x28
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
 8009b8a:	bf00      	nop
 8009b8c:	40013400 	.word	0x40013400
 8009b90:	40021000 	.word	0x40021000
 8009b94:	48000800 	.word	0x48000800
 8009b98:	48000400 	.word	0x48000400

08009b9c <tmc5160_position>:
#endif

extern motor_config mc;

void tmc5160_position(int32_t position)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
	uint8_t WData[5] = {0};
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	60bb      	str	r3, [r7, #8]
 8009ba8:	2300      	movs	r3, #0
 8009baa:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 1 (position move)
 8009bac:	23a0      	movs	r3, #160	@ 0xa0
 8009bae:	723b      	strb	r3, [r7, #8]
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	727b      	strb	r3, [r7, #9]
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	72bb      	strb	r3, [r7, #10]
 8009bb8:	2300      	movs	r3, #0
 8009bba:	72fb      	strb	r3, [r7, #11]
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	733b      	strb	r3, [r7, #12]
	  tmc5160_write(WData);
 8009bc0:	f107 0308 	add.w	r3, r7, #8
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f000 f96f 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xAD; //moving register
 8009bca:	23ad      	movs	r3, #173	@ 0xad
 8009bcc:	723b      	strb	r3, [r7, #8]
	WData[1] = (position & 0xFF000000) >> 24; //position in steps
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	0e1b      	lsrs	r3, r3, #24
 8009bd2:	b2db      	uxtb	r3, r3
 8009bd4:	727b      	strb	r3, [r7, #9]
	WData[2] = (position & 0x00FF0000) >> 16;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	141b      	asrs	r3, r3, #16
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	72bb      	strb	r3, [r7, #10]
	WData[3] = (position & 0x0000FF00) >> 8;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	121b      	asrs	r3, r3, #8
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	72fb      	strb	r3, [r7, #11]
	WData[4] = (position & 0x000000FF);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	b2db      	uxtb	r3, r3
 8009bea:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009bec:	f107 0308 	add.w	r3, r7, #8
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f000 f959 	bl	8009ea8 <tmc5160_write>
}
 8009bf6:	bf00      	nop
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
	...

08009c00 <tmc5160_move>:

void tmc5160_move(int32_t vel)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b086      	sub	sp, #24
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]

	int32_t vel_to_go;
	vel_to_go = (int32_t)(vel*1.3981013); //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f7f6 fcb3 	bl	8000574 <__aeabi_i2d>
 8009c0e:	a33c      	add	r3, pc, #240	@ (adr r3, 8009d00 <tmc5160_move+0x100>)
 8009c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c14:	f7f6 fd18 	bl	8000648 <__aeabi_dmul>
 8009c18:	4602      	mov	r2, r0
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	4610      	mov	r0, r2
 8009c1e:	4619      	mov	r1, r3
 8009c20:	f7f6 ffc2 	bl	8000ba8 <__aeabi_d2iz>
 8009c24:	4603      	mov	r3, r0
 8009c26:	617b      	str	r3, [r7, #20]

	uint8_t WData[5] = {0};
 8009c28:	2300      	movs	r3, #0
 8009c2a:	60bb      	str	r3, [r7, #8]
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	733b      	strb	r3, [r7, #12]
	if (vel_to_go < 0) //select positive or negative mode depending on vel sign
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	da0f      	bge.n	8009c56 <tmc5160_move+0x56>
	{
		  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x02; //SPI send: 0xA000000001; // RAMPMODE = 1 (positive velocity move)
 8009c36:	23a0      	movs	r3, #160	@ 0xa0
 8009c38:	723b      	strb	r3, [r7, #8]
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	727b      	strb	r3, [r7, #9]
 8009c3e:	2300      	movs	r3, #0
 8009c40:	72bb      	strb	r3, [r7, #10]
 8009c42:	2300      	movs	r3, #0
 8009c44:	72fb      	strb	r3, [r7, #11]
 8009c46:	2302      	movs	r3, #2
 8009c48:	733b      	strb	r3, [r7, #12]
		  tmc5160_write(WData);
 8009c4a:	f107 0308 	add.w	r3, r7, #8
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f000 f92a 	bl	8009ea8 <tmc5160_write>
 8009c54:	e00e      	b.n	8009c74 <tmc5160_move+0x74>
	}
	else
	{
		  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x01; //SPI send: 0xA000000001; // RAMPMODE = 2 (negative velocity move)
 8009c56:	23a0      	movs	r3, #160	@ 0xa0
 8009c58:	723b      	strb	r3, [r7, #8]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	727b      	strb	r3, [r7, #9]
 8009c5e:	2300      	movs	r3, #0
 8009c60:	72bb      	strb	r3, [r7, #10]
 8009c62:	2300      	movs	r3, #0
 8009c64:	72fb      	strb	r3, [r7, #11]
 8009c66:	2301      	movs	r3, #1
 8009c68:	733b      	strb	r3, [r7, #12]
		  tmc5160_write(WData);
 8009c6a:	f107 0308 	add.w	r3, r7, #8
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f000 f91a 	bl	8009ea8 <tmc5160_write>
	}
	vel_to_go = abs(vel_to_go);
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	bfb8      	it	lt
 8009c7a:	425b      	neglt	r3, r3
 8009c7c:	617b      	str	r3, [r7, #20]

	int32_t v1;
	v1 = (int32_t)(vel_to_go*0.1);
 8009c7e:	6978      	ldr	r0, [r7, #20]
 8009c80:	f7f6 fc78 	bl	8000574 <__aeabi_i2d>
 8009c84:	a320      	add	r3, pc, #128	@ (adr r3, 8009d08 <tmc5160_move+0x108>)
 8009c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8a:	f7f6 fcdd 	bl	8000648 <__aeabi_dmul>
 8009c8e:	4602      	mov	r2, r0
 8009c90:	460b      	mov	r3, r1
 8009c92:	4610      	mov	r0, r2
 8009c94:	4619      	mov	r1, r3
 8009c96:	f7f6 ff87 	bl	8000ba8 <__aeabi_d2iz>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	613b      	str	r3, [r7, #16]


	//Acceleration threshold velocity V1
	WData[0] = 0xA5; //V1 speed register
 8009c9e:	23a5      	movs	r3, #165	@ 0xa5
 8009ca0:	723b      	strb	r3, [r7, #8]
	WData[1] = (v1 & 0xFF000000) >> 24;
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	0e1b      	lsrs	r3, r3, #24
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	727b      	strb	r3, [r7, #9]
	WData[2] = (v1 & 0x00FF0000) >> 16;
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	141b      	asrs	r3, r3, #16
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	72bb      	strb	r3, [r7, #10]
	WData[3] = (v1 & 0x0000FF00) >> 8;
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	121b      	asrs	r3, r3, #8
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	72fb      	strb	r3, [r7, #11]
	WData[4] = (v1 & 0x000000FF);
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	b2db      	uxtb	r3, r3
 8009cbe:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009cc0:	f107 0308 	add.w	r3, r7, #8
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f000 f8ef 	bl	8009ea8 <tmc5160_write>

	//sending VMAX
	WData[0] = 0xA7; //VMAX speed register
 8009cca:	23a7      	movs	r3, #167	@ 0xa7
 8009ccc:	723b      	strb	r3, [r7, #8]
	WData[1] = (vel_to_go & 0xFF000000) >> 24;
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	0e1b      	lsrs	r3, r3, #24
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	727b      	strb	r3, [r7, #9]
	WData[2] = (vel_to_go & 0x00FF0000) >> 16;
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	141b      	asrs	r3, r3, #16
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	72bb      	strb	r3, [r7, #10]
	WData[3] = (vel_to_go & 0x0000FF00) >> 8;
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	121b      	asrs	r3, r3, #8
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	72fb      	strb	r3, [r7, #11]
	WData[4] = (vel_to_go & 0x000000FF);
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009cec:	f107 0308 	add.w	r3, r7, #8
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f000 f8d9 	bl	8009ea8 <tmc5160_write>
}
 8009cf6:	bf00      	nop
 8009cf8:	3718      	adds	r7, #24
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	77ffebde 	.word	0x77ffebde
 8009d04:	3ff65e9f 	.word	0x3ff65e9f
 8009d08:	9999999a 	.word	0x9999999a
 8009d0c:	3fb99999 	.word	0x3fb99999

08009d10 <tmc5160_set_default_vel>:

void tmc5160_set_default_vel()
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009d16:	2300      	movs	r3, #0
 8009d18:	603b      	str	r3, [r7, #0]
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	713b      	strb	r3, [r7, #4]

	tmc5160_velocity(DEFAULT_VELOCITY_IN_STEPS); //initial vel config
 8009d1e:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8009d22:	f000 f859 	bl	8009dd8 <tmc5160_velocity>

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // Start acceleration = 10 (Near start)
 8009d26:	23a3      	movs	r3, #163	@ 0xa3
 8009d28:	703b      	strb	r3, [r7, #0]
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	707b      	strb	r3, [r7, #1]
 8009d2e:	2300      	movs	r3, #0
 8009d30:	70bb      	strb	r3, [r7, #2]
 8009d32:	2300      	movs	r3, #0
 8009d34:	70fb      	strb	r3, [r7, #3]
 8009d36:	230a      	movs	r3, #10
 8009d38:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009d3a:	463b      	mov	r3, r7
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f000 f8b3 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA4; WData[1] = 0x00; WData[2] = 0x03; WData[3] = 0xff; WData[4] = 0xff; // A1 = 10 000 First acceleration
 8009d42:	23a4      	movs	r3, #164	@ 0xa4
 8009d44:	703b      	strb	r3, [r7, #0]
 8009d46:	2300      	movs	r3, #0
 8009d48:	707b      	strb	r3, [r7, #1]
 8009d4a:	2303      	movs	r3, #3
 8009d4c:	70bb      	strb	r3, [r7, #2]
 8009d4e:	23ff      	movs	r3, #255	@ 0xff
 8009d50:	70fb      	strb	r3, [r7, #3]
 8009d52:	23ff      	movs	r3, #255	@ 0xff
 8009d54:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009d56:	463b      	mov	r3, r7
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f000 f8a5 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA6; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0xff; WData[4] = 0xff; // AMAX = 5 000 Acceleration above V1
 8009d5e:	23a6      	movs	r3, #166	@ 0xa6
 8009d60:	703b      	strb	r3, [r7, #0]
 8009d62:	2300      	movs	r3, #0
 8009d64:	707b      	strb	r3, [r7, #1]
 8009d66:	2300      	movs	r3, #0
 8009d68:	70bb      	strb	r3, [r7, #2]
 8009d6a:	23ff      	movs	r3, #255	@ 0xff
 8009d6c:	70fb      	strb	r3, [r7, #3]
 8009d6e:	23ff      	movs	r3, #255	@ 0xff
 8009d70:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009d72:	463b      	mov	r3, r7
 8009d74:	4618      	mov	r0, r3
 8009d76:	f000 f897 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA8; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0xff; WData[4] = 0xff; // DMAX = 5 000 Deceleration above V1
 8009d7a:	23a8      	movs	r3, #168	@ 0xa8
 8009d7c:	703b      	strb	r3, [r7, #0]
 8009d7e:	2300      	movs	r3, #0
 8009d80:	707b      	strb	r3, [r7, #1]
 8009d82:	2300      	movs	r3, #0
 8009d84:	70bb      	strb	r3, [r7, #2]
 8009d86:	23ff      	movs	r3, #255	@ 0xff
 8009d88:	70fb      	strb	r3, [r7, #3]
 8009d8a:	23ff      	movs	r3, #255	@ 0xff
 8009d8c:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009d8e:	463b      	mov	r3, r7
 8009d90:	4618      	mov	r0, r3
 8009d92:	f000 f889 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xAA; WData[1] = 0x00; WData[2] = 0x03; WData[3] = 0xff; WData[4] = 0xff; // D1 = 10 000 Deceleration below V1
 8009d96:	23aa      	movs	r3, #170	@ 0xaa
 8009d98:	703b      	strb	r3, [r7, #0]
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	707b      	strb	r3, [r7, #1]
 8009d9e:	2303      	movs	r3, #3
 8009da0:	70bb      	strb	r3, [r7, #2]
 8009da2:	23ff      	movs	r3, #255	@ 0xff
 8009da4:	70fb      	strb	r3, [r7, #3]
 8009da6:	23ff      	movs	r3, #255	@ 0xff
 8009da8:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009daa:	463b      	mov	r3, r7
 8009dac:	4618      	mov	r0, r3
 8009dae:	f000 f87b 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0F; // VSTOP = 15 Stop velocity (Near to zero)
 8009db2:	23ab      	movs	r3, #171	@ 0xab
 8009db4:	703b      	strb	r3, [r7, #0]
 8009db6:	2300      	movs	r3, #0
 8009db8:	707b      	strb	r3, [r7, #1]
 8009dba:	2300      	movs	r3, #0
 8009dbc:	70bb      	strb	r3, [r7, #2]
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	70fb      	strb	r3, [r7, #3]
 8009dc2:	230f      	movs	r3, #15
 8009dc4:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 8009dc6:	463b      	mov	r3, r7
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f000 f86d 	bl	8009ea8 <tmc5160_write>
}
 8009dce:	bf00      	nop
 8009dd0:	3708      	adds	r7, #8
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
	...

08009dd8 <tmc5160_velocity>:

void tmc5160_velocity(int32_t vel)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b086      	sub	sp, #24
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]

	int32_t vel_to_go;
	vel_to_go = (int32_t)(vel*1.3981013); //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f7f6 fbc7 	bl	8000574 <__aeabi_i2d>
 8009de6:	a32c      	add	r3, pc, #176	@ (adr r3, 8009e98 <tmc5160_velocity+0xc0>)
 8009de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dec:	f7f6 fc2c 	bl	8000648 <__aeabi_dmul>
 8009df0:	4602      	mov	r2, r0
 8009df2:	460b      	mov	r3, r1
 8009df4:	4610      	mov	r0, r2
 8009df6:	4619      	mov	r1, r3
 8009df8:	f7f6 fed6 	bl	8000ba8 <__aeabi_d2iz>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	617b      	str	r3, [r7, #20]
	vel_to_go = abs(vel_to_go);
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	bfb8      	it	lt
 8009e06:	425b      	neglt	r3, r3
 8009e08:	617b      	str	r3, [r7, #20]

	int32_t V1;
	V1 = (int32_t)(vel_to_go*0.1);
 8009e0a:	6978      	ldr	r0, [r7, #20]
 8009e0c:	f7f6 fbb2 	bl	8000574 <__aeabi_i2d>
 8009e10:	a323      	add	r3, pc, #140	@ (adr r3, 8009ea0 <tmc5160_velocity+0xc8>)
 8009e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e16:	f7f6 fc17 	bl	8000648 <__aeabi_dmul>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	460b      	mov	r3, r1
 8009e1e:	4610      	mov	r0, r2
 8009e20:	4619      	mov	r1, r3
 8009e22:	f7f6 fec1 	bl	8000ba8 <__aeabi_d2iz>
 8009e26:	4603      	mov	r3, r0
 8009e28:	613b      	str	r3, [r7, #16]

	//Acceleration threshold velocity V1
	uint8_t WData[5] = {0};
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	60bb      	str	r3, [r7, #8]
 8009e2e:	2300      	movs	r3, #0
 8009e30:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xA5; //V1 speed register
 8009e32:	23a5      	movs	r3, #165	@ 0xa5
 8009e34:	723b      	strb	r3, [r7, #8]
	WData[1] = (V1 & 0xFF000000) >> 24;
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	0e1b      	lsrs	r3, r3, #24
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	727b      	strb	r3, [r7, #9]
	WData[2] = (V1 & 0x00FF0000) >> 16;
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	141b      	asrs	r3, r3, #16
 8009e42:	b2db      	uxtb	r3, r3
 8009e44:	72bb      	strb	r3, [r7, #10]
	WData[3] = (V1 & 0x0000FF00) >> 8;
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	121b      	asrs	r3, r3, #8
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	72fb      	strb	r3, [r7, #11]
	WData[4] = (V1 & 0x000000FF);
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009e54:	f107 0308 	add.w	r3, r7, #8
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f000 f825 	bl	8009ea8 <tmc5160_write>

	//VMAX
	WData[0] = 0xA7; //VMAX speed register
 8009e5e:	23a7      	movs	r3, #167	@ 0xa7
 8009e60:	723b      	strb	r3, [r7, #8]
	WData[1] = (vel_to_go & 0xFF000000) >> 24;
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	0e1b      	lsrs	r3, r3, #24
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	727b      	strb	r3, [r7, #9]
	WData[2] = (vel_to_go & 0x00FF0000) >> 16;
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	141b      	asrs	r3, r3, #16
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	72bb      	strb	r3, [r7, #10]
	WData[3] = (vel_to_go & 0x0000FF00) >> 8;
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	121b      	asrs	r3, r3, #8
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	72fb      	strb	r3, [r7, #11]
	WData[4] = (vel_to_go & 0x000000FF);
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	b2db      	uxtb	r3, r3
 8009e7e:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009e80:	f107 0308 	add.w	r3, r7, #8
 8009e84:	4618      	mov	r0, r3
 8009e86:	f000 f80f 	bl	8009ea8 <tmc5160_write>

}
 8009e8a:	bf00      	nop
 8009e8c:	3718      	adds	r7, #24
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	f3af 8000 	nop.w
 8009e98:	77ffebde 	.word	0x77ffebde
 8009e9c:	3ff65e9f 	.word	0x3ff65e9f
 8009ea0:	9999999a 	.word	0x9999999a
 8009ea4:	3fb99999 	.word	0x3fb99999

08009ea8 <tmc5160_write>:
	tmc5160_write(WData);
}


void tmc5160_write(uint8_t* data)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b082      	sub	sp, #8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_STEPPER_MOTOR_DRIVER_NSS_GPIO, _STEPPER_MOTOR_DRIVER_NSS_PIN, GPIO_PIN_RESET); //CS LOW
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	2110      	movs	r1, #16
 8009eb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009eb8:	f001 fe26 	bl	800bb08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&_STEPPER_MOTOR_DRIVER_SPI, data, 5, HAL_MAX_DELAY);
 8009ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ec0:	2205      	movs	r2, #5
 8009ec2:	6879      	ldr	r1, [r7, #4]
 8009ec4:	4806      	ldr	r0, [pc, #24]	@ (8009ee0 <tmc5160_write+0x38>)
 8009ec6:	f004 fc22 	bl	800e70e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_STEPPER_MOTOR_DRIVER_NSS_GPIO, _STEPPER_MOTOR_DRIVER_NSS_PIN, GPIO_PIN_SET); //CS HIGH
 8009eca:	2201      	movs	r2, #1
 8009ecc:	2110      	movs	r1, #16
 8009ece:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009ed2:	f001 fe19 	bl	800bb08 <HAL_GPIO_WritePin>
}
 8009ed6:	bf00      	nop
 8009ed8:	3708      	adds	r7, #8
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bd80      	pop	{r7, pc}
 8009ede:	bf00      	nop
 8009ee0:	200007cc 	.word	0x200007cc

08009ee4 <tmc5160_read>:


void tmc5160_read(uint8_t* WData, uint8_t* RData)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af02      	add	r7, sp, #8
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8009eee:	2200      	movs	r2, #0
 8009ef0:	2110      	movs	r1, #16
 8009ef2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009ef6:	f001 fe07 	bl	800bb08 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 8009efa:	f04f 33ff 	mov.w	r3, #4294967295
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	2305      	movs	r3, #5
 8009f02:	683a      	ldr	r2, [r7, #0]
 8009f04:	6879      	ldr	r1, [r7, #4]
 8009f06:	4812      	ldr	r0, [pc, #72]	@ (8009f50 <tmc5160_read+0x6c>)
 8009f08:	f004 fd76 	bl	800e9f8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	2110      	movs	r1, #16
 8009f10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f14:	f001 fdf8 	bl	800bb08 <HAL_GPIO_WritePin>
	nop();
 8009f18:	bf00      	nop
	nop();
 8009f1a:	bf00      	nop
	nop();
 8009f1c:	bf00      	nop
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8009f1e:	2200      	movs	r2, #0
 8009f20:	2110      	movs	r1, #16
 8009f22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f26:	f001 fdef 	bl	800bb08 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 8009f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8009f2e:	9300      	str	r3, [sp, #0]
 8009f30:	2305      	movs	r3, #5
 8009f32:	683a      	ldr	r2, [r7, #0]
 8009f34:	6879      	ldr	r1, [r7, #4]
 8009f36:	4806      	ldr	r0, [pc, #24]	@ (8009f50 <tmc5160_read+0x6c>)
 8009f38:	f004 fd5e 	bl	800e9f8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	2110      	movs	r1, #16
 8009f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f44:	f001 fde0 	bl	800bb08 <HAL_GPIO_WritePin>
}
 8009f48:	bf00      	nop
 8009f4a:	3708      	adds	r7, #8
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	200007cc 	.word	0x200007cc

08009f54 <tmc5160_position_read>:


int32_t tmc5160_position_read()
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b086      	sub	sp, #24
 8009f58:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	60fb      	str	r3, [r7, #12]
 8009f5e:	2300      	movs	r3, #0
 8009f60:	743b      	strb	r3, [r7, #16]
	uint8_t RData[5] = {0};
 8009f62:	2300      	movs	r3, #0
 8009f64:	607b      	str	r3, [r7, #4]
 8009f66:	2300      	movs	r3, #0
 8009f68:	723b      	strb	r3, [r7, #8]
	WData[0] = 0x21; //XACTUAL register address
 8009f6a:	2321      	movs	r3, #33	@ 0x21
 8009f6c:	733b      	strb	r3, [r7, #12]
	tmc5160_read(WData, RData);
 8009f6e:	1d3a      	adds	r2, r7, #4
 8009f70:	f107 030c 	add.w	r3, r7, #12
 8009f74:	4611      	mov	r1, r2
 8009f76:	4618      	mov	r0, r3
 8009f78:	f7ff ffb4 	bl	8009ee4 <tmc5160_read>

	int32_t response = 0;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	617b      	str	r3, [r7, #20]

    response |= (RData[1]);
 8009f80:	797b      	ldrb	r3, [r7, #5]
 8009f82:	461a      	mov	r2, r3
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	4313      	orrs	r3, r2
 8009f88:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	021b      	lsls	r3, r3, #8
 8009f8e:	617b      	str	r3, [r7, #20]
    response |= (RData[2]);
 8009f90:	79bb      	ldrb	r3, [r7, #6]
 8009f92:	461a      	mov	r2, r3
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	4313      	orrs	r3, r2
 8009f98:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	021b      	lsls	r3, r3, #8
 8009f9e:	617b      	str	r3, [r7, #20]
    response |= (RData[3]);
 8009fa0:	79fb      	ldrb	r3, [r7, #7]
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	021b      	lsls	r3, r3, #8
 8009fae:	617b      	str	r3, [r7, #20]
    response |= (RData[4]);
 8009fb0:	7a3b      	ldrb	r3, [r7, #8]
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	617b      	str	r3, [r7, #20]

	return response;
 8009fba:	697b      	ldr	r3, [r7, #20]
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3718      	adds	r7, #24
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}
 8009fc4:	0000      	movs	r0, r0
	...

08009fc8 <tmc5160_velocity_read>:

int32_t tmc5160_velocity_read()
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b086      	sub	sp, #24
 8009fcc:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009fce:	2300      	movs	r3, #0
 8009fd0:	60bb      	str	r3, [r7, #8]
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	733b      	strb	r3, [r7, #12]
	uint8_t RData[5] = {0};
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	603b      	str	r3, [r7, #0]
 8009fda:	2300      	movs	r3, #0
 8009fdc:	713b      	strb	r3, [r7, #4]
	WData[0] = 0x22; //VACTUAL register address
 8009fde:	2322      	movs	r3, #34	@ 0x22
 8009fe0:	723b      	strb	r3, [r7, #8]
	tmc5160_read(WData, RData);
 8009fe2:	463a      	mov	r2, r7
 8009fe4:	f107 0308 	add.w	r3, r7, #8
 8009fe8:	4611      	mov	r1, r2
 8009fea:	4618      	mov	r0, r3
 8009fec:	f7ff ff7a 	bl	8009ee4 <tmc5160_read>

	int32_t response = 0;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	617b      	str	r3, [r7, #20]

    response |= (RData[1] & 0xFF);
 8009ff4:	787b      	ldrb	r3, [r7, #1]
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	021b      	lsls	r3, r3, #8
 800a002:	617b      	str	r3, [r7, #20]
    response |= (RData[2] & 0xFF);
 800a004:	78bb      	ldrb	r3, [r7, #2]
 800a006:	461a      	mov	r2, r3
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	4313      	orrs	r3, r2
 800a00c:	617b      	str	r3, [r7, #20]
    response <<= 8;
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	021b      	lsls	r3, r3, #8
 800a012:	617b      	str	r3, [r7, #20]
    response |= (RData[3] & 0xFF);
 800a014:	78fb      	ldrb	r3, [r7, #3]
 800a016:	461a      	mov	r2, r3
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	617b      	str	r3, [r7, #20]
    response <<= 8;
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	021b      	lsls	r3, r3, #8
 800a022:	617b      	str	r3, [r7, #20]
    response |= (RData[4] & 0xFF);
 800a024:	793b      	ldrb	r3, [r7, #4]
 800a026:	461a      	mov	r2, r3
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	617b      	str	r3, [r7, #20]

    int32_t rv = 0;
 800a02e:	2300      	movs	r3, #0
 800a030:	613b      	str	r3, [r7, #16]
    rv = sign_extend_bits_to_32(response, 24);
 800a032:	2118      	movs	r1, #24
 800a034:	6978      	ldr	r0, [r7, #20]
 800a036:	f000 fa7b 	bl	800a530 <sign_extend_bits_to_32>
 800a03a:	6138      	str	r0, [r7, #16]

	return (int32_t)(rv / 1.3981013); //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 800a03c:	6938      	ldr	r0, [r7, #16]
 800a03e:	f7f6 fa99 	bl	8000574 <__aeabi_i2d>
 800a042:	a309      	add	r3, pc, #36	@ (adr r3, 800a068 <tmc5160_velocity_read+0xa0>)
 800a044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a048:	f7f6 fc28 	bl	800089c <__aeabi_ddiv>
 800a04c:	4602      	mov	r2, r0
 800a04e:	460b      	mov	r3, r1
 800a050:	4610      	mov	r0, r2
 800a052:	4619      	mov	r1, r3
 800a054:	f7f6 fda8 	bl	8000ba8 <__aeabi_d2iz>
 800a058:	4603      	mov	r3, r0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3718      	adds	r7, #24
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	f3af 8000 	nop.w
 800a068:	77ffebde 	.word	0x77ffebde
 800a06c:	3ff65e9f 	.word	0x3ff65e9f

0800a070 <tmc5160_init>:

void tmc5160_init(motor_config * mc)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b084      	sub	sp, #16
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); //DRV SLEEP 0 for power on, 1 for power off
 800a078:	2200      	movs	r2, #0
 800a07a:	2120      	movs	r1, #32
 800a07c:	4882      	ldr	r0, [pc, #520]	@ (800a288 <tmc5160_init+0x218>)
 800a07e:	f001 fd43 	bl	800bb08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); //SPI_MODE ON
 800a082:	2201      	movs	r2, #1
 800a084:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a088:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a08c:	f001 fd3c 	bl	800bb08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); //SD_MODE OFF INTERNAL RAMP GENERATOR ON
 800a090:	2200      	movs	r2, #0
 800a092:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a096:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a09a:	f001 fd35 	bl	800bb08 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 800a09e:	2201      	movs	r2, #1
 800a0a0:	2110      	movs	r1, #16
 800a0a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a0a6:	f001 fd2f 	bl	800bb08 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //DIR
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a0b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a0b4:	f001 fd28 	bl	800bb08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //STEP
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a0be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a0c2:	f001 fd21 	bl	800bb08 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800a0c6:	2064      	movs	r0, #100	@ 0x64
 800a0c8:	f000 fb5c 	bl	800a784 <HAL_Delay>

	uint8_t WData[5] = {0};
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	60bb      	str	r3, [r7, #8]
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xEC; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC3; // CHOPCONF: TOFF=3, HSTRT=4, HEND=1, TBL=2, CHM=0 (SpreadCycle)
 800a0d4:	23ec      	movs	r3, #236	@ 0xec
 800a0d6:	723b      	strb	r3, [r7, #8]
 800a0d8:	2300      	movs	r3, #0
 800a0da:	727b      	strb	r3, [r7, #9]
 800a0dc:	2300      	movs	r3, #0
 800a0de:	72bb      	strb	r3, [r7, #10]
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	72fb      	strb	r3, [r7, #11]
 800a0e4:	23c3      	movs	r3, #195	@ 0xc3
 800a0e6:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a0e8:	f107 0308 	add.w	r3, r7, #8
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f7ff fedb 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0x90; WData[1] = 0x00; WData[2] = 0x00; WData[3] = mc->init_irun; WData[4] = mc->init_irun; //  IHOLDDELAY=0,  IRUN=10/31,  IHOLD=02/31
 800a0f2:	2390      	movs	r3, #144	@ 0x90
 800a0f4:	723b      	strb	r3, [r7, #8]
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	727b      	strb	r3, [r7, #9]
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	72bb      	strb	r3, [r7, #10]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800a104:	b2db      	uxtb	r3, r3
 800a106:	72fb      	strb	r3, [r7, #11]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 800a10e:	b2db      	uxtb	r3, r3
 800a110:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a112:	f107 0308 	add.w	r3, r7, #8
 800a116:	4618      	mov	r0, r3
 800a118:	f7ff fec6 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0x91; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // TPOWERDOWN=10: Delay before power down in stand still
 800a11c:	2391      	movs	r3, #145	@ 0x91
 800a11e:	723b      	strb	r3, [r7, #8]
 800a120:	2300      	movs	r3, #0
 800a122:	727b      	strb	r3, [r7, #9]
 800a124:	2300      	movs	r3, #0
 800a126:	72bb      	strb	r3, [r7, #10]
 800a128:	2300      	movs	r3, #0
 800a12a:	72fb      	strb	r3, [r7, #11]
 800a12c:	230a      	movs	r3, #10
 800a12e:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a130:	f107 0308 	add.w	r3, r7, #8
 800a134:	4618      	mov	r0, r3
 800a136:	f7ff feb7 	bl	8009ea8 <tmc5160_write>

	//0xC40C001E default for 0x70 reg
	WData[0] = 0xF0; WData[1] = 0xC4; WData[2] = 0x0D; WData[3] = 0x00; WData[4] = 0x1E; // PWM_CONF PWM_FREQ 35kHz TODO
 800a13a:	23f0      	movs	r3, #240	@ 0xf0
 800a13c:	723b      	strb	r3, [r7, #8]
 800a13e:	23c4      	movs	r3, #196	@ 0xc4
 800a140:	727b      	strb	r3, [r7, #9]
 800a142:	230d      	movs	r3, #13
 800a144:	72bb      	strb	r3, [r7, #10]
 800a146:	2300      	movs	r3, #0
 800a148:	72fb      	strb	r3, [r7, #11]
 800a14a:	231e      	movs	r3, #30
 800a14c:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a14e:	f107 0308 	add.w	r3, r7, #8
 800a152:	4618      	mov	r0, r3
 800a154:	f7ff fea8 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 800a158:	2380      	movs	r3, #128	@ 0x80
 800a15a:	723b      	strb	r3, [r7, #8]
 800a15c:	2300      	movs	r3, #0
 800a15e:	727b      	strb	r3, [r7, #9]
 800a160:	2300      	movs	r3, #0
 800a162:	72bb      	strb	r3, [r7, #10]
 800a164:	2300      	movs	r3, #0
 800a166:	72fb      	strb	r3, [r7, #11]
 800a168:	2304      	movs	r3, #4
 800a16a:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a16c:	f107 0308 	add.w	r3, r7, #8
 800a170:	4618      	mov	r0, r3
 800a172:	f7ff fe99 	bl	8009ea8 <tmc5160_write>

	tmc5160_velocity(DEFAULT_VELOCITY_IN_STEPS); //initial vel config
 800a176:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800a17a:	f7ff fe2d 	bl	8009dd8 <tmc5160_velocity>

	WData[0] = 0x93; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC8; // TPWM_THRS=200 yields a switching velocity about 35000 = ca. 30RPM
 800a17e:	2393      	movs	r3, #147	@ 0x93
 800a180:	723b      	strb	r3, [r7, #8]
 800a182:	2300      	movs	r3, #0
 800a184:	727b      	strb	r3, [r7, #9]
 800a186:	2300      	movs	r3, #0
 800a188:	72bb      	strb	r3, [r7, #10]
 800a18a:	2300      	movs	r3, #0
 800a18c:	72fb      	strb	r3, [r7, #11]
 800a18e:	23c8      	movs	r3, #200	@ 0xc8
 800a190:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a192:	f107 0308 	add.w	r3, r7, #8
 800a196:	4618      	mov	r0, r3
 800a198:	f7ff fe86 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 0 (Target position move)
 800a19c:	23a0      	movs	r3, #160	@ 0xa0
 800a19e:	723b      	strb	r3, [r7, #8]
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	727b      	strb	r3, [r7, #9]
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	72bb      	strb	r3, [r7, #10]
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	72fb      	strb	r3, [r7, #11]
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a1b0:	f107 0308 	add.w	r3, r7, #8
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f7ff fe77 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // Start acceleration = 10 (Near start)
 800a1ba:	23a3      	movs	r3, #163	@ 0xa3
 800a1bc:	723b      	strb	r3, [r7, #8]
 800a1be:	2300      	movs	r3, #0
 800a1c0:	727b      	strb	r3, [r7, #9]
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	72bb      	strb	r3, [r7, #10]
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	72fb      	strb	r3, [r7, #11]
 800a1ca:	230a      	movs	r3, #10
 800a1cc:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a1ce:	f107 0308 	add.w	r3, r7, #8
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f7ff fe68 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA4; WData[1] = 0x00; WData[2] = 0x03; WData[3] = 0xFF; WData[4] = 0xFF; // A1 = 10 000 First acceleration
 800a1d8:	23a4      	movs	r3, #164	@ 0xa4
 800a1da:	723b      	strb	r3, [r7, #8]
 800a1dc:	2300      	movs	r3, #0
 800a1de:	727b      	strb	r3, [r7, #9]
 800a1e0:	2303      	movs	r3, #3
 800a1e2:	72bb      	strb	r3, [r7, #10]
 800a1e4:	23ff      	movs	r3, #255	@ 0xff
 800a1e6:	72fb      	strb	r3, [r7, #11]
 800a1e8:	23ff      	movs	r3, #255	@ 0xff
 800a1ea:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a1ec:	f107 0308 	add.w	r3, r7, #8
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f7ff fe59 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA6; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0xFF; WData[4] = 0xFF; // AMAX = 5 000 Acceleration above V1
 800a1f6:	23a6      	movs	r3, #166	@ 0xa6
 800a1f8:	723b      	strb	r3, [r7, #8]
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	727b      	strb	r3, [r7, #9]
 800a1fe:	2300      	movs	r3, #0
 800a200:	72bb      	strb	r3, [r7, #10]
 800a202:	23ff      	movs	r3, #255	@ 0xff
 800a204:	72fb      	strb	r3, [r7, #11]
 800a206:	23ff      	movs	r3, #255	@ 0xff
 800a208:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a20a:	f107 0308 	add.w	r3, r7, #8
 800a20e:	4618      	mov	r0, r3
 800a210:	f7ff fe4a 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA8; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0xFF; WData[4] = 0xFF; // DMAX = 5 000 Deceleration above V1
 800a214:	23a8      	movs	r3, #168	@ 0xa8
 800a216:	723b      	strb	r3, [r7, #8]
 800a218:	2300      	movs	r3, #0
 800a21a:	727b      	strb	r3, [r7, #9]
 800a21c:	2300      	movs	r3, #0
 800a21e:	72bb      	strb	r3, [r7, #10]
 800a220:	23ff      	movs	r3, #255	@ 0xff
 800a222:	72fb      	strb	r3, [r7, #11]
 800a224:	23ff      	movs	r3, #255	@ 0xff
 800a226:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a228:	f107 0308 	add.w	r3, r7, #8
 800a22c:	4618      	mov	r0, r3
 800a22e:	f7ff fe3b 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xAA; WData[1] = 0x00; WData[2] = 0x03; WData[3] = 0xFF; WData[4] = 0xFF; // D1 = 10 000 Deceleration below V1
 800a232:	23aa      	movs	r3, #170	@ 0xaa
 800a234:	723b      	strb	r3, [r7, #8]
 800a236:	2300      	movs	r3, #0
 800a238:	727b      	strb	r3, [r7, #9]
 800a23a:	2303      	movs	r3, #3
 800a23c:	72bb      	strb	r3, [r7, #10]
 800a23e:	23ff      	movs	r3, #255	@ 0xff
 800a240:	72fb      	strb	r3, [r7, #11]
 800a242:	23ff      	movs	r3, #255	@ 0xff
 800a244:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a246:	f107 0308 	add.w	r3, r7, #8
 800a24a:	4618      	mov	r0, r3
 800a24c:	f7ff fe2c 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0F; // VSTOP = 15 Stop velocity (Near to zero)
 800a250:	23ab      	movs	r3, #171	@ 0xab
 800a252:	723b      	strb	r3, [r7, #8]
 800a254:	2300      	movs	r3, #0
 800a256:	727b      	strb	r3, [r7, #9]
 800a258:	2300      	movs	r3, #0
 800a25a:	72bb      	strb	r3, [r7, #10]
 800a25c:	2300      	movs	r3, #0
 800a25e:	72fb      	strb	r3, [r7, #11]
 800a260:	230f      	movs	r3, #15
 800a262:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 800a264:	f107 0308 	add.w	r3, r7, #8
 800a268:	4618      	mov	r0, r3
 800a26a:	f7ff fe1d 	bl	8009ea8 <tmc5160_write>

	tmc5160_set_motor_direction(mc->direction);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800a274:	4618      	mov	r0, r3
 800a276:	f000 f809 	bl	800a28c <tmc5160_set_motor_direction>

	HAL_Delay(100);
 800a27a:	2064      	movs	r0, #100	@ 0x64
 800a27c:	f000 fa82 	bl	800a784 <HAL_Delay>
}
 800a280:	bf00      	nop
 800a282:	3710      	adds	r7, #16
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}
 800a288:	48000800 	.word	0x48000800

0800a28c <tmc5160_set_motor_direction>:


void tmc5160_set_motor_direction(int8_t dir)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b086      	sub	sp, #24
 800a290:	af00      	add	r7, sp, #0
 800a292:	4603      	mov	r3, r0
 800a294:	71fb      	strb	r3, [r7, #7]
	if(dir <= 0)
 800a296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	dc13      	bgt.n	800a2c6 <tmc5160_set_motor_direction+0x3a>
	{
	  uint8_t WData[5] = {0};
 800a29e:	2300      	movs	r3, #0
 800a2a0:	613b      	str	r3, [r7, #16]
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	753b      	strb	r3, [r7, #20]
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x14; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 800a2a6:	2380      	movs	r3, #128	@ 0x80
 800a2a8:	743b      	strb	r3, [r7, #16]
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	747b      	strb	r3, [r7, #17]
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	74bb      	strb	r3, [r7, #18]
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	74fb      	strb	r3, [r7, #19]
 800a2b6:	2314      	movs	r3, #20
 800a2b8:	753b      	strb	r3, [r7, #20]
	  tmc5160_write(WData);
 800a2ba:	f107 0310 	add.w	r3, r7, #16
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f7ff fdf2 	bl	8009ea8 <tmc5160_write>
	{
	  uint8_t WData[5] = {0};
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
	  tmc5160_write(WData);
	}
}
 800a2c4:	e012      	b.n	800a2ec <tmc5160_set_motor_direction+0x60>
	  uint8_t WData[5] = {0};
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	60bb      	str	r3, [r7, #8]
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	733b      	strb	r3, [r7, #12]
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 800a2ce:	2380      	movs	r3, #128	@ 0x80
 800a2d0:	723b      	strb	r3, [r7, #8]
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	727b      	strb	r3, [r7, #9]
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	72bb      	strb	r3, [r7, #10]
 800a2da:	2300      	movs	r3, #0
 800a2dc:	72fb      	strb	r3, [r7, #11]
 800a2de:	2304      	movs	r3, #4
 800a2e0:	733b      	strb	r3, [r7, #12]
	  tmc5160_write(WData);
 800a2e2:	f107 0308 	add.w	r3, r7, #8
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f7ff fdde 	bl	8009ea8 <tmc5160_write>
}
 800a2ec:	bf00      	nop
 800a2ee:	3718      	adds	r7, #24
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <tmc5160_set_zero>:

void tmc5160_set_zero()
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	603b      	str	r3, [r7, #0]
 800a2fe:	2300      	movs	r3, #0
 800a300:	713b      	strb	r3, [r7, #4]
	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x03; // RAMPMODE = 3 (HOLD mode)
 800a302:	23a0      	movs	r3, #160	@ 0xa0
 800a304:	703b      	strb	r3, [r7, #0]
 800a306:	2300      	movs	r3, #0
 800a308:	707b      	strb	r3, [r7, #1]
 800a30a:	2300      	movs	r3, #0
 800a30c:	70bb      	strb	r3, [r7, #2]
 800a30e:	2300      	movs	r3, #0
 800a310:	70fb      	strb	r3, [r7, #3]
 800a312:	2303      	movs	r3, #3
 800a314:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 800a316:	463b      	mov	r3, r7
 800a318:	4618      	mov	r0, r3
 800a31a:	f7ff fdc5 	bl	8009ea8 <tmc5160_write>

	WData[0] = 0xA1; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; // Set zero
 800a31e:	23a1      	movs	r3, #161	@ 0xa1
 800a320:	703b      	strb	r3, [r7, #0]
 800a322:	2300      	movs	r3, #0
 800a324:	707b      	strb	r3, [r7, #1]
 800a326:	2300      	movs	r3, #0
 800a328:	70bb      	strb	r3, [r7, #2]
 800a32a:	2300      	movs	r3, #0
 800a32c:	70fb      	strb	r3, [r7, #3]
 800a32e:	2300      	movs	r3, #0
 800a330:	713b      	strb	r3, [r7, #4]
	tmc5160_write(WData);
 800a332:	463b      	mov	r3, r7
 800a334:	4618      	mov	r0, r3
 800a336:	f7ff fdb7 	bl	8009ea8 <tmc5160_write>
}
 800a33a:	bf00      	nop
 800a33c:	3708      	adds	r7, #8
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
	...

0800a344 <tmc5160_disarm>:

void tmc5160_disarm()
{
 800a344:	b580      	push	{r7, lr}
 800a346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET); //DRV SLEEP 0 for power on, 1 for power off
 800a348:	2201      	movs	r2, #1
 800a34a:	2120      	movs	r1, #32
 800a34c:	4802      	ldr	r0, [pc, #8]	@ (800a358 <tmc5160_disarm+0x14>)
 800a34e:	f001 fbdb 	bl	800bb08 <HAL_GPIO_WritePin>
}
 800a352:	bf00      	nop
 800a354:	bd80      	pop	{r7, pc}
 800a356:	bf00      	nop
 800a358:	48000800 	.word	0x48000800

0800a35c <tmc5160_arm>:

void tmc5160_arm()
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); //DRV SLEEP 0 for power on, 1 for power off
 800a360:	2200      	movs	r2, #0
 800a362:	2120      	movs	r1, #32
 800a364:	4802      	ldr	r0, [pc, #8]	@ (800a370 <tmc5160_arm+0x14>)
 800a366:	f001 fbcf 	bl	800bb08 <HAL_GPIO_WritePin>
}
 800a36a:	bf00      	nop
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	bf00      	nop
 800a370:	48000800 	.word	0x48000800

0800a374 <tmc5160_stop>:

void tmc5160_stop()
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 800a37a:	2300      	movs	r3, #0
 800a37c:	607b      	str	r3, [r7, #4]
 800a37e:	2300      	movs	r3, #0
 800a380:	723b      	strb	r3, [r7, #8]
	uint32_t pos = 0;
 800a382:	2300      	movs	r3, #0
 800a384:	60fb      	str	r3, [r7, #12]

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; // Start acceleration = 10 (Near start)
 800a386:	23a3      	movs	r3, #163	@ 0xa3
 800a388:	713b      	strb	r3, [r7, #4]
 800a38a:	2300      	movs	r3, #0
 800a38c:	717b      	strb	r3, [r7, #5]
 800a38e:	2300      	movs	r3, #0
 800a390:	71bb      	strb	r3, [r7, #6]
 800a392:	2300      	movs	r3, #0
 800a394:	71fb      	strb	r3, [r7, #7]
 800a396:	2300      	movs	r3, #0
 800a398:	723b      	strb	r3, [r7, #8]
	tmc5160_write(WData);
 800a39a:	1d3b      	adds	r3, r7, #4
 800a39c:	4618      	mov	r0, r3
 800a39e:	f7ff fd83 	bl	8009ea8 <tmc5160_write>

	//VMAX
	WData[0] = 0xA7; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00;
 800a3a2:	23a7      	movs	r3, #167	@ 0xa7
 800a3a4:	713b      	strb	r3, [r7, #4]
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	717b      	strb	r3, [r7, #5]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	71bb      	strb	r3, [r7, #6]
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	71fb      	strb	r3, [r7, #7]
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	723b      	strb	r3, [r7, #8]
	tmc5160_write(WData);
 800a3b6:	1d3b      	adds	r3, r7, #4
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7ff fd75 	bl	8009ea8 <tmc5160_write>

	pos = tmc5160_position_read();
 800a3be:	f7ff fdc9 	bl	8009f54 <tmc5160_position_read>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	60fb      	str	r3, [r7, #12]
	tmc5160_position(pos);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	f7ff fbe7 	bl	8009b9c <tmc5160_position>
}
 800a3ce:	bf00      	nop
 800a3d0:	3710      	adds	r7, #16
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}
	...

0800a3d8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a3dc:	4b22      	ldr	r3, [pc, #136]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a3de:	4a23      	ldr	r2, [pc, #140]	@ (800a46c <MX_USART2_UART_Init+0x94>)
 800a3e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a3e2:	4b21      	ldr	r3, [pc, #132]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a3e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a3e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a3ea:	4b1f      	ldr	r3, [pc, #124]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a3f0:	4b1d      	ldr	r3, [pc, #116]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a3f6:	4b1c      	ldr	r3, [pc, #112]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a3fc:	4b1a      	ldr	r3, [pc, #104]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a3fe:	220c      	movs	r2, #12
 800a400:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a402:	4b19      	ldr	r3, [pc, #100]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a404:	2200      	movs	r2, #0
 800a406:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a408:	4b17      	ldr	r3, [pc, #92]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a40a:	2200      	movs	r2, #0
 800a40c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a40e:	4b16      	ldr	r3, [pc, #88]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a410:	2200      	movs	r2, #0
 800a412:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a414:	4b14      	ldr	r3, [pc, #80]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a416:	2200      	movs	r2, #0
 800a418:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a41a:	4b13      	ldr	r3, [pc, #76]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a41c:	2200      	movs	r2, #0
 800a41e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a420:	4811      	ldr	r0, [pc, #68]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a422:	f005 f973 	bl	800f70c <HAL_UART_Init>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d001      	beq.n	800a430 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800a42c:	f7f7 fe75 	bl	800211a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a430:	2100      	movs	r1, #0
 800a432:	480d      	ldr	r0, [pc, #52]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a434:	f006 fab1 	bl	801099a <HAL_UARTEx_SetTxFifoThreshold>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d001      	beq.n	800a442 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800a43e:	f7f7 fe6c 	bl	800211a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a442:	2100      	movs	r1, #0
 800a444:	4808      	ldr	r0, [pc, #32]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a446:	f006 fae6 	bl	8010a16 <HAL_UARTEx_SetRxFifoThreshold>
 800a44a:	4603      	mov	r3, r0
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d001      	beq.n	800a454 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800a450:	f7f7 fe63 	bl	800211a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800a454:	4804      	ldr	r0, [pc, #16]	@ (800a468 <MX_USART2_UART_Init+0x90>)
 800a456:	f006 fa67 	bl	8010928 <HAL_UARTEx_DisableFifoMode>
 800a45a:	4603      	mov	r3, r0
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d001      	beq.n	800a464 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800a460:	f7f7 fe5b 	bl	800211a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a464:	bf00      	nop
 800a466:	bd80      	pop	{r7, pc}
 800a468:	200008e4 	.word	0x200008e4
 800a46c:	40004400 	.word	0x40004400

0800a470 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b09e      	sub	sp, #120	@ 0x78
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a478:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a47c:	2200      	movs	r2, #0
 800a47e:	601a      	str	r2, [r3, #0]
 800a480:	605a      	str	r2, [r3, #4]
 800a482:	609a      	str	r2, [r3, #8]
 800a484:	60da      	str	r2, [r3, #12]
 800a486:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a488:	f107 0310 	add.w	r3, r7, #16
 800a48c:	2254      	movs	r2, #84	@ 0x54
 800a48e:	2100      	movs	r1, #0
 800a490:	4618      	mov	r0, r3
 800a492:	f00a fac6 	bl	8014a22 <memset>
  if(uartHandle->Instance==USART2)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a23      	ldr	r2, [pc, #140]	@ (800a528 <HAL_UART_MspInit+0xb8>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d13e      	bne.n	800a51e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800a4a0:	2302      	movs	r3, #2
 800a4a2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a4a8:	f107 0310 	add.w	r3, r7, #16
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	f003 fe35 	bl	800e11c <HAL_RCCEx_PeriphCLKConfig>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d001      	beq.n	800a4bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800a4b8:	f7f7 fe2f 	bl	800211a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800a4bc:	4b1b      	ldr	r3, [pc, #108]	@ (800a52c <HAL_UART_MspInit+0xbc>)
 800a4be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4c0:	4a1a      	ldr	r2, [pc, #104]	@ (800a52c <HAL_UART_MspInit+0xbc>)
 800a4c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4c8:	4b18      	ldr	r3, [pc, #96]	@ (800a52c <HAL_UART_MspInit+0xbc>)
 800a4ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4d0:	60fb      	str	r3, [r7, #12]
 800a4d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4d4:	4b15      	ldr	r3, [pc, #84]	@ (800a52c <HAL_UART_MspInit+0xbc>)
 800a4d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4d8:	4a14      	ldr	r2, [pc, #80]	@ (800a52c <HAL_UART_MspInit+0xbc>)
 800a4da:	f043 0301 	orr.w	r3, r3, #1
 800a4de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a4e0:	4b12      	ldr	r3, [pc, #72]	@ (800a52c <HAL_UART_MspInit+0xbc>)
 800a4e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4e4:	f003 0301 	and.w	r3, r3, #1
 800a4e8:	60bb      	str	r3, [r7, #8]
 800a4ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800a4ec:	230c      	movs	r3, #12
 800a4ee:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4f0:	2302      	movs	r3, #2
 800a4f2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a4fc:	2307      	movs	r3, #7
 800a4fe:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a500:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a504:	4619      	mov	r1, r3
 800a506:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a50a:	f001 f97b 	bl	800b804 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800a50e:	2200      	movs	r2, #0
 800a510:	2100      	movs	r1, #0
 800a512:	2026      	movs	r0, #38	@ 0x26
 800a514:	f000 fa33 	bl	800a97e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a518:	2026      	movs	r0, #38	@ 0x26
 800a51a:	f000 fa4a 	bl	800a9b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800a51e:	bf00      	nop
 800a520:	3778      	adds	r7, #120	@ 0x78
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}
 800a526:	bf00      	nop
 800a528:	40004400 	.word	0x40004400
 800a52c:	40021000 	.word	0x40021000

0800a530 <sign_extend_bits_to_32>:

#include "utility.h"


//TODO make sure that is works for less than 24 bit values
int32_t sign_extend_bits_to_32(int32_t x, uint8_t bits) {
 800a530:	b480      	push	{r7}
 800a532:	b087      	sub	sp, #28
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	460b      	mov	r3, r1
 800a53a:	70fb      	strb	r3, [r7, #3]

	uint32_t sign_mask = 0;
 800a53c:	2300      	movs	r3, #0
 800a53e:	617b      	str	r3, [r7, #20]
	//getting value of sign bit
	sign_mask = 1u << (bits - 1);
 800a540:	78fb      	ldrb	r3, [r7, #3]
 800a542:	3b01      	subs	r3, #1
 800a544:	2201      	movs	r2, #1
 800a546:	fa02 f303 	lsl.w	r3, r2, r3
 800a54a:	617b      	str	r3, [r7, #20]
	uint32_t sign_bit = 0;
 800a54c:	2300      	movs	r3, #0
 800a54e:	613b      	str	r3, [r7, #16]
	sign_bit = x & sign_mask;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	697a      	ldr	r2, [r7, #20]
 800a554:	4013      	ands	r3, r2
 800a556:	613b      	str	r3, [r7, #16]
	if(sign_bit) //if value < 0 therefore sign_bit == 1, fill first 8 bits with 1
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d010      	beq.n	800a580 <sign_extend_bits_to_32+0x50>
	{
		int32_t res = 0;
 800a55e:	2300      	movs	r3, #0
 800a560:	60fb      	str	r3, [r7, #12]
		int32_t mask = 0b11111111;
 800a562:	23ff      	movs	r3, #255	@ 0xff
 800a564:	60bb      	str	r3, [r7, #8]
		res |= x;
 800a566:	68fa      	ldr	r2, [r7, #12]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	4313      	orrs	r3, r2
 800a56c:	60fb      	str	r3, [r7, #12]
		res |= (mask << (bits));
 800a56e:	78fb      	ldrb	r3, [r7, #3]
 800a570:	68ba      	ldr	r2, [r7, #8]
 800a572:	fa02 f303 	lsl.w	r3, r2, r3
 800a576:	68fa      	ldr	r2, [r7, #12]
 800a578:	4313      	orrs	r3, r2
 800a57a:	60fb      	str	r3, [r7, #12]
		return res;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	e000      	b.n	800a582 <sign_extend_bits_to_32+0x52>
	}
    return x; //else return value itself
 800a580:	687b      	ldr	r3, [r7, #4]
}
 800a582:	4618      	mov	r0, r3
 800a584:	371c      	adds	r7, #28
 800a586:	46bd      	mov	sp, r7
 800a588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58c:	4770      	bx	lr
	...

0800a590 <steps_to_rads>:
	*value = (((*min_value < *value)? *value : *min_value) > *max_value)? *max_value: *value;
}


float steps_to_rads(int32_t steps, int32_t full_steps)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b084      	sub	sp, #16
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	6039      	str	r1, [r7, #0]
	float rads = 0;
 800a59a:	f04f 0300 	mov.w	r3, #0
 800a59e:	60fb      	str	r3, [r7, #12]
	rads = ((float)steps /(float)full_steps) * (M_PI * 2);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	ee07 3a90 	vmov	s15, r3
 800a5a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	ee07 3a90 	vmov	s15, r3
 800a5b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5b4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a5b8:	ee16 0a90 	vmov	r0, s13
 800a5bc:	f7f5 ffec 	bl	8000598 <__aeabi_f2d>
 800a5c0:	a30b      	add	r3, pc, #44	@ (adr r3, 800a5f0 <steps_to_rads+0x60>)
 800a5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c6:	f7f6 f83f 	bl	8000648 <__aeabi_dmul>
 800a5ca:	4602      	mov	r2, r0
 800a5cc:	460b      	mov	r3, r1
 800a5ce:	4610      	mov	r0, r2
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	f7f6 fb31 	bl	8000c38 <__aeabi_d2f>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	60fb      	str	r3, [r7, #12]
	return rads;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	ee07 3a90 	vmov	s15, r3
}
 800a5e0:	eeb0 0a67 	vmov.f32	s0, s15
 800a5e4:	3710      	adds	r7, #16
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	f3af 8000 	nop.w
 800a5f0:	54442d18 	.word	0x54442d18
 800a5f4:	401921fb 	.word	0x401921fb

0800a5f8 <rad_to_steps>:

int32_t rad_to_steps(float rads, int32_t full_steps)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	ed87 0a01 	vstr	s0, [r7, #4]
 800a602:	6038      	str	r0, [r7, #0]
	int32_t steps = 0;
 800a604:	2300      	movs	r3, #0
 800a606:	60fb      	str	r3, [r7, #12]
	steps = (int32_t)((full_steps * rads)/(M_PI * 2));
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	ee07 3a90 	vmov	s15, r3
 800a60e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a612:	edd7 7a01 	vldr	s15, [r7, #4]
 800a616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a61a:	ee17 0a90 	vmov	r0, s15
 800a61e:	f7f5 ffbb 	bl	8000598 <__aeabi_f2d>
 800a622:	a309      	add	r3, pc, #36	@ (adr r3, 800a648 <rad_to_steps+0x50>)
 800a624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a628:	f7f6 f938 	bl	800089c <__aeabi_ddiv>
 800a62c:	4602      	mov	r2, r0
 800a62e:	460b      	mov	r3, r1
 800a630:	4610      	mov	r0, r2
 800a632:	4619      	mov	r1, r3
 800a634:	f7f6 fab8 	bl	8000ba8 <__aeabi_d2iz>
 800a638:	4603      	mov	r3, r0
 800a63a:	60fb      	str	r3, [r7, #12]
	return steps;
 800a63c:	68fb      	ldr	r3, [r7, #12]
}
 800a63e:	4618      	mov	r0, r3
 800a640:	3710      	adds	r7, #16
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}
 800a646:	bf00      	nop
 800a648:	54442d18 	.word	0x54442d18
 800a64c:	401921fb 	.word	0x401921fb

0800a650 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a650:	480d      	ldr	r0, [pc, #52]	@ (800a688 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a652:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800a654:	f7ff f9d4 	bl	8009a00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a658:	480c      	ldr	r0, [pc, #48]	@ (800a68c <LoopForever+0x6>)
  ldr r1, =_edata
 800a65a:	490d      	ldr	r1, [pc, #52]	@ (800a690 <LoopForever+0xa>)
  ldr r2, =_sidata
 800a65c:	4a0d      	ldr	r2, [pc, #52]	@ (800a694 <LoopForever+0xe>)
  movs r3, #0
 800a65e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800a660:	e002      	b.n	800a668 <LoopCopyDataInit>

0800a662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a666:	3304      	adds	r3, #4

0800a668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a66a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a66c:	d3f9      	bcc.n	800a662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a66e:	4a0a      	ldr	r2, [pc, #40]	@ (800a698 <LoopForever+0x12>)
  ldr r4, =_ebss
 800a670:	4c0a      	ldr	r4, [pc, #40]	@ (800a69c <LoopForever+0x16>)
  movs r3, #0
 800a672:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a674:	e001      	b.n	800a67a <LoopFillZerobss>

0800a676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a678:	3204      	adds	r2, #4

0800a67a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a67a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a67c:	d3fb      	bcc.n	800a676 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a67e:	f00a fa8f 	bl	8014ba0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a682:	f7f7 fc7d 	bl	8001f80 <main>

0800a686 <LoopForever>:

LoopForever:
    b LoopForever
 800a686:	e7fe      	b.n	800a686 <LoopForever>
  ldr   r0, =_estack
 800a688:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a68c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a690:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 800a694:	080195e4 	.word	0x080195e4
  ldr r2, =_sbss
 800a698:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 800a69c:	20000b10 	.word	0x20000b10

0800a6a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a6a0:	e7fe      	b.n	800a6a0 <ADC1_2_IRQHandler>

0800a6a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a6a2:	b580      	push	{r7, lr}
 800a6a4:	b082      	sub	sp, #8
 800a6a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a6ac:	2003      	movs	r0, #3
 800a6ae:	f000 f95b 	bl	800a968 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a6b2:	200f      	movs	r0, #15
 800a6b4:	f000 f80e 	bl	800a6d4 <HAL_InitTick>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d002      	beq.n	800a6c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a6be:	2301      	movs	r3, #1
 800a6c0:	71fb      	strb	r3, [r7, #7]
 800a6c2:	e001      	b.n	800a6c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a6c4:	f7ff f846 	bl	8009754 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a6c8:	79fb      	ldrb	r3, [r7, #7]

}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3708      	adds	r7, #8
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
	...

0800a6d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b084      	sub	sp, #16
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800a6e0:	4b16      	ldr	r3, [pc, #88]	@ (800a73c <HAL_InitTick+0x68>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d022      	beq.n	800a72e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800a6e8:	4b15      	ldr	r3, [pc, #84]	@ (800a740 <HAL_InitTick+0x6c>)
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	4b13      	ldr	r3, [pc, #76]	@ (800a73c <HAL_InitTick+0x68>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800a6f4:	fbb1 f3f3 	udiv	r3, r1, r3
 800a6f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f000 f966 	bl	800a9ce <HAL_SYSTICK_Config>
 800a702:	4603      	mov	r3, r0
 800a704:	2b00      	cmp	r3, #0
 800a706:	d10f      	bne.n	800a728 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2b0f      	cmp	r3, #15
 800a70c:	d809      	bhi.n	800a722 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a70e:	2200      	movs	r2, #0
 800a710:	6879      	ldr	r1, [r7, #4]
 800a712:	f04f 30ff 	mov.w	r0, #4294967295
 800a716:	f000 f932 	bl	800a97e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a71a:	4a0a      	ldr	r2, [pc, #40]	@ (800a744 <HAL_InitTick+0x70>)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6013      	str	r3, [r2, #0]
 800a720:	e007      	b.n	800a732 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800a722:	2301      	movs	r3, #1
 800a724:	73fb      	strb	r3, [r7, #15]
 800a726:	e004      	b.n	800a732 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a728:	2301      	movs	r3, #1
 800a72a:	73fb      	strb	r3, [r7, #15]
 800a72c:	e001      	b.n	800a732 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a72e:	2301      	movs	r3, #1
 800a730:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a732:	7bfb      	ldrb	r3, [r7, #15]
}
 800a734:	4618      	mov	r0, r3
 800a736:	3710      	adds	r7, #16
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	20000080 	.word	0x20000080
 800a740:	20000078 	.word	0x20000078
 800a744:	2000007c 	.word	0x2000007c

0800a748 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a748:	b480      	push	{r7}
 800a74a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a74c:	4b05      	ldr	r3, [pc, #20]	@ (800a764 <HAL_IncTick+0x1c>)
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	4b05      	ldr	r3, [pc, #20]	@ (800a768 <HAL_IncTick+0x20>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4413      	add	r3, r2
 800a756:	4a03      	ldr	r2, [pc, #12]	@ (800a764 <HAL_IncTick+0x1c>)
 800a758:	6013      	str	r3, [r2, #0]
}
 800a75a:	bf00      	nop
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr
 800a764:	20000978 	.word	0x20000978
 800a768:	20000080 	.word	0x20000080

0800a76c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a76c:	b480      	push	{r7}
 800a76e:	af00      	add	r7, sp, #0
  return uwTick;
 800a770:	4b03      	ldr	r3, [pc, #12]	@ (800a780 <HAL_GetTick+0x14>)
 800a772:	681b      	ldr	r3, [r3, #0]
}
 800a774:	4618      	mov	r0, r3
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	20000978 	.word	0x20000978

0800a784 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b084      	sub	sp, #16
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a78c:	f7ff ffee 	bl	800a76c <HAL_GetTick>
 800a790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a79c:	d004      	beq.n	800a7a8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800a79e:	4b09      	ldr	r3, [pc, #36]	@ (800a7c4 <HAL_Delay+0x40>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	68fa      	ldr	r2, [r7, #12]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a7a8:	bf00      	nop
 800a7aa:	f7ff ffdf 	bl	800a76c <HAL_GetTick>
 800a7ae:	4602      	mov	r2, r0
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	1ad3      	subs	r3, r2, r3
 800a7b4:	68fa      	ldr	r2, [r7, #12]
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d8f7      	bhi.n	800a7aa <HAL_Delay+0x26>
  {
  }
}
 800a7ba:	bf00      	nop
 800a7bc:	bf00      	nop
 800a7be:	3710      	adds	r7, #16
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	20000080 	.word	0x20000080

0800a7c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b085      	sub	sp, #20
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f003 0307 	and.w	r3, r3, #7
 800a7d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a7d8:	4b0c      	ldr	r3, [pc, #48]	@ (800a80c <__NVIC_SetPriorityGrouping+0x44>)
 800a7da:	68db      	ldr	r3, [r3, #12]
 800a7dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a7de:	68ba      	ldr	r2, [r7, #8]
 800a7e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a7e4:	4013      	ands	r3, r2
 800a7e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a7f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a7f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a7f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a7fa:	4a04      	ldr	r2, [pc, #16]	@ (800a80c <__NVIC_SetPriorityGrouping+0x44>)
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	60d3      	str	r3, [r2, #12]
}
 800a800:	bf00      	nop
 800a802:	3714      	adds	r7, #20
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr
 800a80c:	e000ed00 	.word	0xe000ed00

0800a810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a810:	b480      	push	{r7}
 800a812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a814:	4b04      	ldr	r3, [pc, #16]	@ (800a828 <__NVIC_GetPriorityGrouping+0x18>)
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	0a1b      	lsrs	r3, r3, #8
 800a81a:	f003 0307 	and.w	r3, r3, #7
}
 800a81e:	4618      	mov	r0, r3
 800a820:	46bd      	mov	sp, r7
 800a822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a826:	4770      	bx	lr
 800a828:	e000ed00 	.word	0xe000ed00

0800a82c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b083      	sub	sp, #12
 800a830:	af00      	add	r7, sp, #0
 800a832:	4603      	mov	r3, r0
 800a834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	db0b      	blt.n	800a856 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a83e:	79fb      	ldrb	r3, [r7, #7]
 800a840:	f003 021f 	and.w	r2, r3, #31
 800a844:	4907      	ldr	r1, [pc, #28]	@ (800a864 <__NVIC_EnableIRQ+0x38>)
 800a846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a84a:	095b      	lsrs	r3, r3, #5
 800a84c:	2001      	movs	r0, #1
 800a84e:	fa00 f202 	lsl.w	r2, r0, r2
 800a852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a856:	bf00      	nop
 800a858:	370c      	adds	r7, #12
 800a85a:	46bd      	mov	sp, r7
 800a85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a860:	4770      	bx	lr
 800a862:	bf00      	nop
 800a864:	e000e100 	.word	0xe000e100

0800a868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	4603      	mov	r3, r0
 800a870:	6039      	str	r1, [r7, #0]
 800a872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	db0a      	blt.n	800a892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	b2da      	uxtb	r2, r3
 800a880:	490c      	ldr	r1, [pc, #48]	@ (800a8b4 <__NVIC_SetPriority+0x4c>)
 800a882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a886:	0112      	lsls	r2, r2, #4
 800a888:	b2d2      	uxtb	r2, r2
 800a88a:	440b      	add	r3, r1
 800a88c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a890:	e00a      	b.n	800a8a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	b2da      	uxtb	r2, r3
 800a896:	4908      	ldr	r1, [pc, #32]	@ (800a8b8 <__NVIC_SetPriority+0x50>)
 800a898:	79fb      	ldrb	r3, [r7, #7]
 800a89a:	f003 030f 	and.w	r3, r3, #15
 800a89e:	3b04      	subs	r3, #4
 800a8a0:	0112      	lsls	r2, r2, #4
 800a8a2:	b2d2      	uxtb	r2, r2
 800a8a4:	440b      	add	r3, r1
 800a8a6:	761a      	strb	r2, [r3, #24]
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr
 800a8b4:	e000e100 	.word	0xe000e100
 800a8b8:	e000ed00 	.word	0xe000ed00

0800a8bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b089      	sub	sp, #36	@ 0x24
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60f8      	str	r0, [r7, #12]
 800a8c4:	60b9      	str	r1, [r7, #8]
 800a8c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f003 0307 	and.w	r3, r3, #7
 800a8ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a8d0:	69fb      	ldr	r3, [r7, #28]
 800a8d2:	f1c3 0307 	rsb	r3, r3, #7
 800a8d6:	2b04      	cmp	r3, #4
 800a8d8:	bf28      	it	cs
 800a8da:	2304      	movcs	r3, #4
 800a8dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a8de:	69fb      	ldr	r3, [r7, #28]
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	2b06      	cmp	r3, #6
 800a8e4:	d902      	bls.n	800a8ec <NVIC_EncodePriority+0x30>
 800a8e6:	69fb      	ldr	r3, [r7, #28]
 800a8e8:	3b03      	subs	r3, #3
 800a8ea:	e000      	b.n	800a8ee <NVIC_EncodePriority+0x32>
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a8f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a8fa:	43da      	mvns	r2, r3
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	401a      	ands	r2, r3
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a904:	f04f 31ff 	mov.w	r1, #4294967295
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	fa01 f303 	lsl.w	r3, r1, r3
 800a90e:	43d9      	mvns	r1, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a914:	4313      	orrs	r3, r2
         );
}
 800a916:	4618      	mov	r0, r3
 800a918:	3724      	adds	r7, #36	@ 0x24
 800a91a:	46bd      	mov	sp, r7
 800a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a920:	4770      	bx	lr
	...

0800a924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b082      	sub	sp, #8
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	3b01      	subs	r3, #1
 800a930:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a934:	d301      	bcc.n	800a93a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a936:	2301      	movs	r3, #1
 800a938:	e00f      	b.n	800a95a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a93a:	4a0a      	ldr	r2, [pc, #40]	@ (800a964 <SysTick_Config+0x40>)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	3b01      	subs	r3, #1
 800a940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a942:	210f      	movs	r1, #15
 800a944:	f04f 30ff 	mov.w	r0, #4294967295
 800a948:	f7ff ff8e 	bl	800a868 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a94c:	4b05      	ldr	r3, [pc, #20]	@ (800a964 <SysTick_Config+0x40>)
 800a94e:	2200      	movs	r2, #0
 800a950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a952:	4b04      	ldr	r3, [pc, #16]	@ (800a964 <SysTick_Config+0x40>)
 800a954:	2207      	movs	r2, #7
 800a956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a958:	2300      	movs	r3, #0
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3708      	adds	r7, #8
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	e000e010 	.word	0xe000e010

0800a968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b082      	sub	sp, #8
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f7ff ff29 	bl	800a7c8 <__NVIC_SetPriorityGrouping>
}
 800a976:	bf00      	nop
 800a978:	3708      	adds	r7, #8
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}

0800a97e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a97e:	b580      	push	{r7, lr}
 800a980:	b086      	sub	sp, #24
 800a982:	af00      	add	r7, sp, #0
 800a984:	4603      	mov	r3, r0
 800a986:	60b9      	str	r1, [r7, #8]
 800a988:	607a      	str	r2, [r7, #4]
 800a98a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a98c:	f7ff ff40 	bl	800a810 <__NVIC_GetPriorityGrouping>
 800a990:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	68b9      	ldr	r1, [r7, #8]
 800a996:	6978      	ldr	r0, [r7, #20]
 800a998:	f7ff ff90 	bl	800a8bc <NVIC_EncodePriority>
 800a99c:	4602      	mov	r2, r0
 800a99e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a9a2:	4611      	mov	r1, r2
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f7ff ff5f 	bl	800a868 <__NVIC_SetPriority>
}
 800a9aa:	bf00      	nop
 800a9ac:	3718      	adds	r7, #24
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b082      	sub	sp, #8
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a9bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7ff ff33 	bl	800a82c <__NVIC_EnableIRQ>
}
 800a9c6:	bf00      	nop
 800a9c8:	3708      	adds	r7, #8
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}

0800a9ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a9ce:	b580      	push	{r7, lr}
 800a9d0:	b082      	sub	sp, #8
 800a9d2:	af00      	add	r7, sp, #0
 800a9d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f7ff ffa4 	bl	800a924 <SysTick_Config>
 800a9dc:	4603      	mov	r3, r0
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3708      	adds	r7, #8
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
	...

0800a9e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d101      	bne.n	800a9fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	e08d      	b.n	800ab16 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	461a      	mov	r2, r3
 800aa00:	4b47      	ldr	r3, [pc, #284]	@ (800ab20 <HAL_DMA_Init+0x138>)
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d80f      	bhi.n	800aa26 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	4b45      	ldr	r3, [pc, #276]	@ (800ab24 <HAL_DMA_Init+0x13c>)
 800aa0e:	4413      	add	r3, r2
 800aa10:	4a45      	ldr	r2, [pc, #276]	@ (800ab28 <HAL_DMA_Init+0x140>)
 800aa12:	fba2 2303 	umull	r2, r3, r2, r3
 800aa16:	091b      	lsrs	r3, r3, #4
 800aa18:	009a      	lsls	r2, r3, #2
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	4a42      	ldr	r2, [pc, #264]	@ (800ab2c <HAL_DMA_Init+0x144>)
 800aa22:	641a      	str	r2, [r3, #64]	@ 0x40
 800aa24:	e00e      	b.n	800aa44 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	4b40      	ldr	r3, [pc, #256]	@ (800ab30 <HAL_DMA_Init+0x148>)
 800aa2e:	4413      	add	r3, r2
 800aa30:	4a3d      	ldr	r2, [pc, #244]	@ (800ab28 <HAL_DMA_Init+0x140>)
 800aa32:	fba2 2303 	umull	r2, r3, r2, r3
 800aa36:	091b      	lsrs	r3, r3, #4
 800aa38:	009a      	lsls	r2, r3, #2
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4a3c      	ldr	r2, [pc, #240]	@ (800ab34 <HAL_DMA_Init+0x14c>)
 800aa42:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2202      	movs	r2, #2
 800aa48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800aa5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800aa68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	699b      	ldr	r3, [r3, #24]
 800aa7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	6a1b      	ldr	r3, [r3, #32]
 800aa86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800aa88:	68fa      	ldr	r2, [r7, #12]
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	68fa      	ldr	r2, [r7, #12]
 800aa94:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 f9cc 	bl	800ae34 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	689b      	ldr	r3, [r3, #8]
 800aaa0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aaa4:	d102      	bne.n	800aaac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	685a      	ldr	r2, [r3, #4]
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aab4:	b2d2      	uxtb	r2, r2
 800aab6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aabc:	687a      	ldr	r2, [r7, #4]
 800aabe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aac0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d010      	beq.n	800aaec <HAL_DMA_Init+0x104>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	2b04      	cmp	r3, #4
 800aad0:	d80c      	bhi.n	800aaec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 f9ec 	bl	800aeb0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aadc:	2200      	movs	r2, #0
 800aade:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aae4:	687a      	ldr	r2, [r7, #4]
 800aae6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800aae8:	605a      	str	r2, [r3, #4]
 800aaea:	e008      	b.n	800aafe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2200      	movs	r2, #0
 800aafc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2200      	movs	r2, #0
 800ab02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2201      	movs	r2, #1
 800ab08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ab14:	2300      	movs	r3, #0
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3710      	adds	r7, #16
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}
 800ab1e:	bf00      	nop
 800ab20:	40020407 	.word	0x40020407
 800ab24:	bffdfff8 	.word	0xbffdfff8
 800ab28:	cccccccd 	.word	0xcccccccd
 800ab2c:	40020000 	.word	0x40020000
 800ab30:	bffdfbf8 	.word	0xbffdfbf8
 800ab34:	40020400 	.word	0x40020400

0800ab38 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b085      	sub	sp, #20
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab40:	2300      	movs	r3, #0
 800ab42:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ab4a:	b2db      	uxtb	r3, r3
 800ab4c:	2b02      	cmp	r3, #2
 800ab4e:	d005      	beq.n	800ab5c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2204      	movs	r2, #4
 800ab54:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800ab56:	2301      	movs	r3, #1
 800ab58:	73fb      	strb	r3, [r7, #15]
 800ab5a:	e037      	b.n	800abcc <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	681a      	ldr	r2, [r3, #0]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f022 020e 	bic.w	r2, r2, #14
 800ab6a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab76:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ab7a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	681a      	ldr	r2, [r3, #0]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f022 0201 	bic.w	r2, r2, #1
 800ab8a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab90:	f003 021f 	and.w	r2, r3, #31
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab98:	2101      	movs	r1, #1
 800ab9a:	fa01 f202 	lsl.w	r2, r1, r2
 800ab9e:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aba4:	687a      	ldr	r2, [r7, #4]
 800aba6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aba8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d00c      	beq.n	800abcc <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abb6:	681a      	ldr	r2, [r3, #0]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800abc0:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abc6:	687a      	ldr	r2, [r7, #4]
 800abc8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800abca:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2201      	movs	r2, #1
 800abd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2200      	movs	r2, #0
 800abd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800abdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800abde:	4618      	mov	r0, r3
 800abe0:	3714      	adds	r7, #20
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr

0800abea <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800abea:	b580      	push	{r7, lr}
 800abec:	b084      	sub	sp, #16
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800abf2:	2300      	movs	r3, #0
 800abf4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800abfc:	b2db      	uxtb	r3, r3
 800abfe:	2b02      	cmp	r3, #2
 800ac00:	d00d      	beq.n	800ac1e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2204      	movs	r2, #4
 800ac06:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2201      	movs	r2, #1
 800ac0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800ac18:	2301      	movs	r3, #1
 800ac1a:	73fb      	strb	r3, [r7, #15]
 800ac1c:	e047      	b.n	800acae <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f022 020e 	bic.w	r2, r2, #14
 800ac2c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	681a      	ldr	r2, [r3, #0]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f022 0201 	bic.w	r2, r2, #1
 800ac3c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ac4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac52:	f003 021f 	and.w	r2, r3, #31
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac5a:	2101      	movs	r1, #1
 800ac5c:	fa01 f202 	lsl.w	r2, r1, r2
 800ac60:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ac6a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d00c      	beq.n	800ac8e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac78:	681a      	ldr	r2, [r3, #0]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ac82:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac88:	687a      	ldr	r2, [r7, #4]
 800ac8a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ac8c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2201      	movs	r2, #1
 800ac92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2200      	movs	r2, #0
 800ac9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d003      	beq.n	800acae <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	4798      	blx	r3
    }
  }
  return status;
 800acae:	7bfb      	ldrb	r3, [r7, #15]
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3710      	adds	r7, #16
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}

0800acb8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b084      	sub	sp, #16
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acd4:	f003 031f 	and.w	r3, r3, #31
 800acd8:	2204      	movs	r2, #4
 800acda:	409a      	lsls	r2, r3
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	4013      	ands	r3, r2
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d026      	beq.n	800ad32 <HAL_DMA_IRQHandler+0x7a>
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	f003 0304 	and.w	r3, r3, #4
 800acea:	2b00      	cmp	r3, #0
 800acec:	d021      	beq.n	800ad32 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f003 0320 	and.w	r3, r3, #32
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d107      	bne.n	800ad0c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f022 0204 	bic.w	r2, r2, #4
 800ad0a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad10:	f003 021f 	and.w	r2, r3, #31
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad18:	2104      	movs	r1, #4
 800ad1a:	fa01 f202 	lsl.w	r2, r1, r2
 800ad1e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d071      	beq.n	800ae0c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800ad30:	e06c      	b.n	800ae0c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad36:	f003 031f 	and.w	r3, r3, #31
 800ad3a:	2202      	movs	r2, #2
 800ad3c:	409a      	lsls	r2, r3
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	4013      	ands	r3, r2
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d02e      	beq.n	800ada4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	f003 0302 	and.w	r3, r3, #2
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d029      	beq.n	800ada4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f003 0320 	and.w	r3, r3, #32
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10b      	bne.n	800ad76 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	681a      	ldr	r2, [r3, #0]
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f022 020a 	bic.w	r2, r2, #10
 800ad6c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2201      	movs	r2, #1
 800ad72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad7a:	f003 021f 	and.w	r2, r3, #31
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad82:	2102      	movs	r1, #2
 800ad84:	fa01 f202 	lsl.w	r2, r1, r2
 800ad88:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d038      	beq.n	800ae0c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800ada2:	e033      	b.n	800ae0c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ada8:	f003 031f 	and.w	r3, r3, #31
 800adac:	2208      	movs	r2, #8
 800adae:	409a      	lsls	r2, r3
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	4013      	ands	r3, r2
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d02a      	beq.n	800ae0e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	f003 0308 	and.w	r3, r3, #8
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d025      	beq.n	800ae0e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	681a      	ldr	r2, [r3, #0]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f022 020e 	bic.w	r2, r2, #14
 800add0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800add6:	f003 021f 	and.w	r2, r3, #31
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adde:	2101      	movs	r1, #1
 800ade0:	fa01 f202 	lsl.w	r2, r1, r2
 800ade4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2201      	movs	r2, #1
 800adea:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2201      	movs	r2, #1
 800adf0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2200      	movs	r2, #0
 800adf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d004      	beq.n	800ae0e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800ae0c:	bf00      	nop
 800ae0e:	bf00      	nop
}
 800ae10:	3710      	adds	r7, #16
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd80      	pop	{r7, pc}

0800ae16 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800ae16:	b480      	push	{r7}
 800ae18:	b083      	sub	sp, #12
 800ae1a:	af00      	add	r7, sp, #0
 800ae1c:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ae24:	b2db      	uxtb	r3, r3
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	370c      	adds	r7, #12
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae30:	4770      	bx	lr
	...

0800ae34 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b087      	sub	sp, #28
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	461a      	mov	r2, r3
 800ae42:	4b16      	ldr	r3, [pc, #88]	@ (800ae9c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d802      	bhi.n	800ae4e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800ae48:	4b15      	ldr	r3, [pc, #84]	@ (800aea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800ae4a:	617b      	str	r3, [r7, #20]
 800ae4c:	e001      	b.n	800ae52 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800ae4e:	4b15      	ldr	r3, [pc, #84]	@ (800aea4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800ae50:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	b2db      	uxtb	r3, r3
 800ae5c:	3b08      	subs	r3, #8
 800ae5e:	4a12      	ldr	r2, [pc, #72]	@ (800aea8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800ae60:	fba2 2303 	umull	r2, r3, r2, r3
 800ae64:	091b      	lsrs	r3, r3, #4
 800ae66:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae6c:	089b      	lsrs	r3, r3, #2
 800ae6e:	009a      	lsls	r2, r3, #2
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	4413      	add	r3, r2
 800ae74:	461a      	mov	r2, r3
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a0b      	ldr	r2, [pc, #44]	@ (800aeac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800ae7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f003 031f 	and.w	r3, r3, #31
 800ae86:	2201      	movs	r2, #1
 800ae88:	409a      	lsls	r2, r3
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800ae8e:	bf00      	nop
 800ae90:	371c      	adds	r7, #28
 800ae92:	46bd      	mov	sp, r7
 800ae94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	40020407 	.word	0x40020407
 800aea0:	40020800 	.word	0x40020800
 800aea4:	40020820 	.word	0x40020820
 800aea8:	cccccccd 	.word	0xcccccccd
 800aeac:	40020880 	.word	0x40020880

0800aeb0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	b085      	sub	sp, #20
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	b2db      	uxtb	r3, r3
 800aebe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800aec0:	68fa      	ldr	r2, [r7, #12]
 800aec2:	4b0b      	ldr	r3, [pc, #44]	@ (800aef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800aec4:	4413      	add	r3, r2
 800aec6:	009b      	lsls	r3, r3, #2
 800aec8:	461a      	mov	r2, r3
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	4a08      	ldr	r2, [pc, #32]	@ (800aef4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800aed2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	3b01      	subs	r3, #1
 800aed8:	f003 031f 	and.w	r3, r3, #31
 800aedc:	2201      	movs	r2, #1
 800aede:	409a      	lsls	r2, r3
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800aee4:	bf00      	nop
 800aee6:	3714      	adds	r7, #20
 800aee8:	46bd      	mov	sp, r7
 800aeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeee:	4770      	bx	lr
 800aef0:	1000823f 	.word	0x1000823f
 800aef4:	40020940 	.word	0x40020940

0800aef8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d101      	bne.n	800af0a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800af06:	2301      	movs	r3, #1
 800af08:	e147      	b.n	800b19a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800af10:	b2db      	uxtb	r3, r3
 800af12:	2b00      	cmp	r3, #0
 800af14:	d106      	bne.n	800af24 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2200      	movs	r2, #0
 800af1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f7f6 fd48 	bl	80019b4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	699a      	ldr	r2, [r3, #24]
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f022 0210 	bic.w	r2, r2, #16
 800af32:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800af34:	f7ff fc1a 	bl	800a76c <HAL_GetTick>
 800af38:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800af3a:	e012      	b.n	800af62 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800af3c:	f7ff fc16 	bl	800a76c <HAL_GetTick>
 800af40:	4602      	mov	r2, r0
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	1ad3      	subs	r3, r2, r3
 800af46:	2b0a      	cmp	r3, #10
 800af48:	d90b      	bls.n	800af62 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af4e:	f043 0201 	orr.w	r2, r3, #1
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	2203      	movs	r2, #3
 800af5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800af5e:	2301      	movs	r3, #1
 800af60:	e11b      	b.n	800b19a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	699b      	ldr	r3, [r3, #24]
 800af68:	f003 0308 	and.w	r3, r3, #8
 800af6c:	2b08      	cmp	r3, #8
 800af6e:	d0e5      	beq.n	800af3c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	699a      	ldr	r2, [r3, #24]
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f042 0201 	orr.w	r2, r2, #1
 800af7e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800af80:	f7ff fbf4 	bl	800a76c <HAL_GetTick>
 800af84:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800af86:	e012      	b.n	800afae <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800af88:	f7ff fbf0 	bl	800a76c <HAL_GetTick>
 800af8c:	4602      	mov	r2, r0
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	1ad3      	subs	r3, r2, r3
 800af92:	2b0a      	cmp	r3, #10
 800af94:	d90b      	bls.n	800afae <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af9a:	f043 0201 	orr.w	r2, r3, #1
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2203      	movs	r2, #3
 800afa6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800afaa:	2301      	movs	r3, #1
 800afac:	e0f5      	b.n	800b19a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	699b      	ldr	r3, [r3, #24]
 800afb4:	f003 0301 	and.w	r3, r3, #1
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d0e5      	beq.n	800af88 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	699a      	ldr	r2, [r3, #24]
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f042 0202 	orr.w	r2, r2, #2
 800afca:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4a74      	ldr	r2, [pc, #464]	@ (800b1a4 <HAL_FDCAN_Init+0x2ac>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d103      	bne.n	800afde <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800afd6:	4a74      	ldr	r2, [pc, #464]	@ (800b1a8 <HAL_FDCAN_Init+0x2b0>)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	7c1b      	ldrb	r3, [r3, #16]
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d108      	bne.n	800aff8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	699a      	ldr	r2, [r3, #24]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aff4:	619a      	str	r2, [r3, #24]
 800aff6:	e007      	b.n	800b008 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	699a      	ldr	r2, [r3, #24]
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b006:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	7c5b      	ldrb	r3, [r3, #17]
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d108      	bne.n	800b022 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	699a      	ldr	r2, [r3, #24]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b01e:	619a      	str	r2, [r3, #24]
 800b020:	e007      	b.n	800b032 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	699a      	ldr	r2, [r3, #24]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b030:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	7c9b      	ldrb	r3, [r3, #18]
 800b036:	2b01      	cmp	r3, #1
 800b038:	d108      	bne.n	800b04c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	699a      	ldr	r2, [r3, #24]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b048:	619a      	str	r2, [r3, #24]
 800b04a:	e007      	b.n	800b05c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	699a      	ldr	r2, [r3, #24]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b05a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	699b      	ldr	r3, [r3, #24]
 800b062:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	689a      	ldr	r2, [r3, #8]
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	430a      	orrs	r2, r1
 800b070:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	699a      	ldr	r2, [r3, #24]
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800b080:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	691a      	ldr	r2, [r3, #16]
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	f022 0210 	bic.w	r2, r2, #16
 800b090:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	68db      	ldr	r3, [r3, #12]
 800b096:	2b01      	cmp	r3, #1
 800b098:	d108      	bne.n	800b0ac <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	699a      	ldr	r2, [r3, #24]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f042 0204 	orr.w	r2, r2, #4
 800b0a8:	619a      	str	r2, [r3, #24]
 800b0aa:	e02c      	b.n	800b106 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	68db      	ldr	r3, [r3, #12]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d028      	beq.n	800b106 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d01c      	beq.n	800b0f6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	699a      	ldr	r2, [r3, #24]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b0ca:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	691a      	ldr	r2, [r3, #16]
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f042 0210 	orr.w	r2, r2, #16
 800b0da:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	68db      	ldr	r3, [r3, #12]
 800b0e0:	2b03      	cmp	r3, #3
 800b0e2:	d110      	bne.n	800b106 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	699a      	ldr	r2, [r3, #24]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f042 0220 	orr.w	r2, r2, #32
 800b0f2:	619a      	str	r2, [r3, #24]
 800b0f4:	e007      	b.n	800b106 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	699a      	ldr	r2, [r3, #24]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f042 0220 	orr.w	r2, r2, #32
 800b104:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	699b      	ldr	r3, [r3, #24]
 800b10a:	3b01      	subs	r3, #1
 800b10c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	69db      	ldr	r3, [r3, #28]
 800b112:	3b01      	subs	r3, #1
 800b114:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800b116:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	6a1b      	ldr	r3, [r3, #32]
 800b11c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800b11e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	695b      	ldr	r3, [r3, #20]
 800b126:	3b01      	subs	r3, #1
 800b128:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800b12e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800b130:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	689b      	ldr	r3, [r3, #8]
 800b136:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b13a:	d115      	bne.n	800b168 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b140:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b146:	3b01      	subs	r3, #1
 800b148:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800b14a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b150:	3b01      	subs	r3, #1
 800b152:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800b154:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b15c:	3b01      	subs	r3, #1
 800b15e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800b164:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800b166:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	430a      	orrs	r2, r1
 800b17a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 fa58 	bl	800b634 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2200      	movs	r2, #0
 800b188:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2200      	movs	r2, #0
 800b18e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2201      	movs	r2, #1
 800b194:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800b198:	2300      	movs	r3, #0
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3710      	adds	r7, #16
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	bf00      	nop
 800b1a4:	40006400 	.word	0x40006400
 800b1a8:	40006500 	.word	0x40006500

0800b1ac <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b087      	sub	sp, #28
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b1bc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b1be:	7dfb      	ldrb	r3, [r7, #23]
 800b1c0:	2b01      	cmp	r3, #1
 800b1c2:	d002      	beq.n	800b1ca <HAL_FDCAN_ConfigFilter+0x1e>
 800b1c4:	7dfb      	ldrb	r3, [r7, #23]
 800b1c6:	2b02      	cmp	r3, #2
 800b1c8:	d13d      	bne.n	800b246 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d119      	bne.n	800b206 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	689b      	ldr	r3, [r3, #8]
 800b1d6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	68db      	ldr	r3, [r3, #12]
 800b1dc:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b1de:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	691b      	ldr	r3, [r3, #16]
 800b1e4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800b1e6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	685b      	ldr	r3, [r3, #4]
 800b1f8:	009b      	lsls	r3, r3, #2
 800b1fa:	4413      	add	r3, r2
 800b1fc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	693a      	ldr	r2, [r7, #16]
 800b202:	601a      	str	r2, [r3, #0]
 800b204:	e01d      	b.n	800b242 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	68db      	ldr	r3, [r3, #12]
 800b20a:	075a      	lsls	r2, r3, #29
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	691b      	ldr	r3, [r3, #16]
 800b210:	4313      	orrs	r3, r2
 800b212:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	689b      	ldr	r3, [r3, #8]
 800b218:	079a      	lsls	r2, r3, #30
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	695b      	ldr	r3, [r3, #20]
 800b21e:	4313      	orrs	r3, r2
 800b220:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	00db      	lsls	r3, r3, #3
 800b22c:	4413      	add	r3, r2
 800b22e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	693a      	ldr	r2, [r7, #16]
 800b234:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	3304      	adds	r3, #4
 800b23a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	68fa      	ldr	r2, [r7, #12]
 800b240:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800b242:	2300      	movs	r3, #0
 800b244:	e006      	b.n	800b254 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b24a:	f043 0202 	orr.w	r2, r3, #2
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b252:	2301      	movs	r3, #1
  }
}
 800b254:	4618      	mov	r0, r3
 800b256:	371c      	adds	r7, #28
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800b260:	b480      	push	{r7}
 800b262:	b085      	sub	sp, #20
 800b264:	af00      	add	r7, sp, #0
 800b266:	60f8      	str	r0, [r7, #12]
 800b268:	60b9      	str	r1, [r7, #8]
 800b26a:	607a      	str	r2, [r7, #4]
 800b26c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b274:	b2db      	uxtb	r3, r3
 800b276:	2b01      	cmp	r3, #1
 800b278:	d116      	bne.n	800b2a8 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b282:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	011a      	lsls	r2, r3, #4
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	009b      	lsls	r3, r3, #2
 800b28e:	431a      	orrs	r2, r3
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	005b      	lsls	r3, r3, #1
 800b294:	431a      	orrs	r2, r3
 800b296:	69bb      	ldr	r3, [r7, #24]
 800b298:	431a      	orrs	r2, r3
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	430a      	orrs	r2, r1
 800b2a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	e006      	b.n	800b2b6 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2ac:	f043 0204 	orr.w	r2, r3, #4
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b2b4:	2301      	movs	r3, #1
  }
}
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	3714      	adds	r7, #20
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c0:	4770      	bx	lr

0800b2c2 <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 800b2c2:	b480      	push	{r7}
 800b2c4:	b085      	sub	sp, #20
 800b2c6:	af00      	add	r7, sp, #0
 800b2c8:	60f8      	str	r0, [r7, #12]
 800b2ca:	60b9      	str	r1, [r7, #8]
 800b2cc:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b2d4:	b2db      	uxtb	r3, r3
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d108      	bne.n	800b2ec <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	0219      	lsls	r1, r3, #8
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	687a      	ldr	r2, [r7, #4]
 800b2e4:	430a      	orrs	r2, r1
 800b2e6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Return function status */
    return HAL_OK;
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	e006      	b.n	800b2fa <HAL_FDCAN_ConfigTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2f0:	f043 0204 	orr.w	r2, r3, #4
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b2f8:	2301      	movs	r3, #1
  }
}
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3714      	adds	r7, #20
 800b2fe:	46bd      	mov	sp, r7
 800b300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b304:	4770      	bx	lr

0800b306 <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 800b306:	b480      	push	{r7}
 800b308:	b083      	sub	sp, #12
 800b30a:	af00      	add	r7, sp, #0
 800b30c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b314:	b2db      	uxtb	r3, r3
 800b316:	2b01      	cmp	r3, #1
 800b318:	d109      	bne.n	800b32e <HAL_FDCAN_EnableTxDelayCompensation+0x28>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	68da      	ldr	r2, [r3, #12]
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800b328:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 800b32a:	2300      	movs	r3, #0
 800b32c:	e006      	b.n	800b33c <HAL_FDCAN_EnableTxDelayCompensation+0x36>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b332:	f043 0204 	orr.w	r2, r3, #4
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b33a:	2301      	movs	r3, #1
  }
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	370c      	adds	r7, #12
 800b340:	46bd      	mov	sp, r7
 800b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b346:	4770      	bx	lr

0800b348 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800b348:	b480      	push	{r7}
 800b34a:	b083      	sub	sp, #12
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b356:	b2db      	uxtb	r3, r3
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d110      	bne.n	800b37e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2202      	movs	r2, #2
 800b360:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	699a      	ldr	r2, [r3, #24]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f022 0201 	bic.w	r2, r2, #1
 800b372:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2200      	movs	r2, #0
 800b378:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800b37a:	2300      	movs	r3, #0
 800b37c:	e006      	b.n	800b38c <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b382:	f043 0204 	orr.w	r2, r3, #4
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b38a:	2301      	movs	r3, #1
  }
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	370c      	adds	r7, #12
 800b390:	46bd      	mov	sp, r7
 800b392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b396:	4770      	bx	lr

0800b398 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b086      	sub	sp, #24
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	60f8      	str	r0, [r7, #12]
 800b3a0:	60b9      	str	r1, [r7, #8]
 800b3a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	2b02      	cmp	r3, #2
 800b3ae:	d12c      	bne.n	800b40a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b3b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d007      	beq.n	800b3d0 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800b3cc:	2301      	movs	r3, #1
 800b3ce:	e023      	b.n	800b418 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b3d8:	0c1b      	lsrs	r3, r3, #16
 800b3da:	f003 0303 	and.w	r3, r3, #3
 800b3de:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	68b9      	ldr	r1, [r7, #8]
 800b3e6:	68f8      	ldr	r0, [r7, #12]
 800b3e8:	f000 f990 	bl	800b70c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	2101      	movs	r1, #1
 800b3f2:	697a      	ldr	r2, [r7, #20]
 800b3f4:	fa01 f202 	lsl.w	r2, r1, r2
 800b3f8:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	697b      	ldr	r3, [r7, #20]
 800b400:	409a      	lsls	r2, r3
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800b406:	2300      	movs	r3, #0
 800b408:	e006      	b.n	800b418 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b40e:	f043 0208 	orr.w	r2, r3, #8
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b416:	2301      	movs	r3, #1
  }
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3718      	adds	r7, #24
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b420:	b480      	push	{r7}
 800b422:	b08b      	sub	sp, #44	@ 0x2c
 800b424:	af00      	add	r7, sp, #0
 800b426:	60f8      	str	r0, [r7, #12]
 800b428:	60b9      	str	r1, [r7, #8]
 800b42a:	607a      	str	r2, [r7, #4]
 800b42c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b434:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800b436:	7efb      	ldrb	r3, [r7, #27]
 800b438:	2b02      	cmp	r3, #2
 800b43a:	f040 80bc 	bne.w	800b5b6 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	2b40      	cmp	r3, #64	@ 0x40
 800b442:	d121      	bne.n	800b488 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b44c:	f003 030f 	and.w	r3, r3, #15
 800b450:	2b00      	cmp	r3, #0
 800b452:	d107      	bne.n	800b464 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b458:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800b460:	2301      	movs	r3, #1
 800b462:	e0af      	b.n	800b5c4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b46c:	0a1b      	lsrs	r3, r3, #8
 800b46e:	f003 0303 	and.w	r3, r3, #3
 800b472:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800b478:	69fa      	ldr	r2, [r7, #28]
 800b47a:	4613      	mov	r3, r2
 800b47c:	00db      	lsls	r3, r3, #3
 800b47e:	4413      	add	r3, r2
 800b480:	00db      	lsls	r3, r3, #3
 800b482:	440b      	add	r3, r1
 800b484:	627b      	str	r3, [r7, #36]	@ 0x24
 800b486:	e020      	b.n	800b4ca <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b490:	f003 030f 	and.w	r3, r3, #15
 800b494:	2b00      	cmp	r3, #0
 800b496:	d107      	bne.n	800b4a8 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b49c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	e08d      	b.n	800b5c4 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b4b0:	0a1b      	lsrs	r3, r3, #8
 800b4b2:	f003 0303 	and.w	r3, r3, #3
 800b4b6:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800b4bc:	69fa      	ldr	r2, [r7, #28]
 800b4be:	4613      	mov	r3, r2
 800b4c0:	00db      	lsls	r3, r3, #3
 800b4c2:	4413      	add	r3, r2
 800b4c4:	00db      	lsls	r3, r3, #3
 800b4c6:	440b      	add	r3, r1
 800b4c8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	685b      	ldr	r3, [r3, #4]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d107      	bne.n	800b4ee <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	0c9b      	lsrs	r3, r3, #18
 800b4e4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	601a      	str	r2, [r3, #0]
 800b4ec:	e005      	b.n	800b4fa <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b514:	3304      	adds	r3, #4
 800b516:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	b29a      	uxth	r2, r3
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800b522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b52e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	0e1b      	lsrs	r3, r3, #24
 800b54c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	0fda      	lsrs	r2, r3, #31
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b560:	3304      	adds	r3, #4
 800b562:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b566:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b568:	2300      	movs	r3, #0
 800b56a:	623b      	str	r3, [r7, #32]
 800b56c:	e00a      	b.n	800b584 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b56e:	697a      	ldr	r2, [r7, #20]
 800b570:	6a3b      	ldr	r3, [r7, #32]
 800b572:	441a      	add	r2, r3
 800b574:	6839      	ldr	r1, [r7, #0]
 800b576:	6a3b      	ldr	r3, [r7, #32]
 800b578:	440b      	add	r3, r1
 800b57a:	7812      	ldrb	r2, [r2, #0]
 800b57c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b57e:	6a3b      	ldr	r3, [r7, #32]
 800b580:	3301      	adds	r3, #1
 800b582:	623b      	str	r3, [r7, #32]
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	68db      	ldr	r3, [r3, #12]
 800b588:	0c1b      	lsrs	r3, r3, #16
 800b58a:	4a11      	ldr	r2, [pc, #68]	@ (800b5d0 <HAL_FDCAN_GetRxMessage+0x1b0>)
 800b58c:	5cd3      	ldrb	r3, [r2, r3]
 800b58e:	461a      	mov	r2, r3
 800b590:	6a3b      	ldr	r3, [r7, #32]
 800b592:	4293      	cmp	r3, r2
 800b594:	d3eb      	bcc.n	800b56e <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	2b40      	cmp	r3, #64	@ 0x40
 800b59a:	d105      	bne.n	800b5a8 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	69fa      	ldr	r2, [r7, #28]
 800b5a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800b5a6:	e004      	b.n	800b5b2 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	69fa      	ldr	r2, [r7, #28]
 800b5ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	e006      	b.n	800b5c4 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b5ba:	f043 0208 	orr.w	r2, r3, #8
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800b5c2:	2301      	movs	r3, #1
  }
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	372c      	adds	r7, #44	@ 0x2c
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr
 800b5d0:	08018b48 	.word	0x08018b48

0800b5d4 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b085      	sub	sp, #20
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
 800b5dc:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	2b40      	cmp	r3, #64	@ 0x40
 800b5e2:	d107      	bne.n	800b5f4 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5ec:	f003 030f 	and.w	r3, r3, #15
 800b5f0:	60fb      	str	r3, [r7, #12]
 800b5f2:	e006      	b.n	800b602 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b5fc:	f003 030f 	and.w	r3, r3, #15
 800b600:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 800b602:	68fb      	ldr	r3, [r7, #12]
}
 800b604:	4618      	mov	r0, r3
 800b606:	3714      	adds	r7, #20
 800b608:	46bd      	mov	sp, r7
 800b60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60e:	4770      	bx	lr

0800b610 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 800b610:	b480      	push	{r7}
 800b612:	b085      	sub	sp, #20
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b620:	f003 0307 	and.w	r3, r3, #7
 800b624:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800b626:	68fb      	ldr	r3, [r7, #12]
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3714      	adds	r7, #20
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr

0800b634 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800b634:	b480      	push	{r7}
 800b636:	b085      	sub	sp, #20
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800b63c:	4b30      	ldr	r3, [pc, #192]	@ (800b700 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800b63e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	4a2f      	ldr	r2, [pc, #188]	@ (800b704 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d103      	bne.n	800b652 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b650:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4a2c      	ldr	r2, [pc, #176]	@ (800b708 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800b658:	4293      	cmp	r3, r2
 800b65a:	d103      	bne.n	800b664 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800b662:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	68ba      	ldr	r2, [r7, #8]
 800b668:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b672:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b67a:	041a      	lsls	r2, r3, #16
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	430a      	orrs	r2, r1
 800b682:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800b686:	68bb      	ldr	r3, [r7, #8]
 800b688:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b698:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6a0:	061a      	lsls	r2, r3, #24
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	430a      	orrs	r2, r1
 800b6a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	60fb      	str	r3, [r7, #12]
 800b6d8:	e005      	b.n	800b6e6 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	3304      	adds	r3, #4
 800b6e4:	60fb      	str	r3, [r7, #12]
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800b6ec:	68fa      	ldr	r2, [r7, #12]
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d3f3      	bcc.n	800b6da <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800b6f2:	bf00      	nop
 800b6f4:	bf00      	nop
 800b6f6:	3714      	adds	r7, #20
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fe:	4770      	bx	lr
 800b700:	4000a400 	.word	0x4000a400
 800b704:	40006800 	.word	0x40006800
 800b708:	40006c00 	.word	0x40006c00

0800b70c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 800b70c:	b480      	push	{r7}
 800b70e:	b089      	sub	sp, #36	@ 0x24
 800b710:	af00      	add	r7, sp, #0
 800b712:	60f8      	str	r0, [r7, #12]
 800b714:	60b9      	str	r1, [r7, #8]
 800b716:	607a      	str	r2, [r7, #4]
 800b718:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	685b      	ldr	r3, [r3, #4]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d10a      	bne.n	800b738 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800b72a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b732:	4313      	orrs	r3, r2
 800b734:	61fb      	str	r3, [r7, #28]
 800b736:	e00a      	b.n	800b74e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800b740:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800b746:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b748:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b74c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	6a1b      	ldr	r3, [r3, #32]
 800b752:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800b754:	68bb      	ldr	r3, [r7, #8]
 800b756:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b758:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800b75e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800b764:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b76a:	4313      	orrs	r3, r2
 800b76c:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b772:	683a      	ldr	r2, [r7, #0]
 800b774:	4613      	mov	r3, r2
 800b776:	00db      	lsls	r3, r3, #3
 800b778:	4413      	add	r3, r2
 800b77a:	00db      	lsls	r3, r3, #3
 800b77c:	440b      	add	r3, r1
 800b77e:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800b780:	69bb      	ldr	r3, [r7, #24]
 800b782:	69fa      	ldr	r2, [r7, #28]
 800b784:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b786:	69bb      	ldr	r3, [r7, #24]
 800b788:	3304      	adds	r3, #4
 800b78a:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800b78c:	69bb      	ldr	r3, [r7, #24]
 800b78e:	693a      	ldr	r2, [r7, #16]
 800b790:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b792:	69bb      	ldr	r3, [r7, #24]
 800b794:	3304      	adds	r3, #4
 800b796:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b798:	2300      	movs	r3, #0
 800b79a:	617b      	str	r3, [r7, #20]
 800b79c:	e020      	b.n	800b7e0 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b79e:	697b      	ldr	r3, [r7, #20]
 800b7a0:	3303      	adds	r3, #3
 800b7a2:	687a      	ldr	r2, [r7, #4]
 800b7a4:	4413      	add	r3, r2
 800b7a6:	781b      	ldrb	r3, [r3, #0]
 800b7a8:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	3302      	adds	r3, #2
 800b7ae:	6879      	ldr	r1, [r7, #4]
 800b7b0:	440b      	add	r3, r1
 800b7b2:	781b      	ldrb	r3, [r3, #0]
 800b7b4:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b7b6:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	6879      	ldr	r1, [r7, #4]
 800b7be:	440b      	add	r3, r1
 800b7c0:	781b      	ldrb	r3, [r3, #0]
 800b7c2:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b7c4:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800b7c6:	6879      	ldr	r1, [r7, #4]
 800b7c8:	697a      	ldr	r2, [r7, #20]
 800b7ca:	440a      	add	r2, r1
 800b7cc:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b7ce:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b7d0:	69bb      	ldr	r3, [r7, #24]
 800b7d2:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800b7d4:	69bb      	ldr	r3, [r7, #24]
 800b7d6:	3304      	adds	r3, #4
 800b7d8:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	3304      	adds	r3, #4
 800b7de:	617b      	str	r3, [r7, #20]
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	68db      	ldr	r3, [r3, #12]
 800b7e4:	0c1b      	lsrs	r3, r3, #16
 800b7e6:	4a06      	ldr	r2, [pc, #24]	@ (800b800 <FDCAN_CopyMessageToRAM+0xf4>)
 800b7e8:	5cd3      	ldrb	r3, [r2, r3]
 800b7ea:	461a      	mov	r2, r3
 800b7ec:	697b      	ldr	r3, [r7, #20]
 800b7ee:	4293      	cmp	r3, r2
 800b7f0:	d3d5      	bcc.n	800b79e <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800b7f2:	bf00      	nop
 800b7f4:	bf00      	nop
 800b7f6:	3724      	adds	r7, #36	@ 0x24
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr
 800b800:	08018b48 	.word	0x08018b48

0800b804 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b804:	b480      	push	{r7}
 800b806:	b087      	sub	sp, #28
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b80e:	2300      	movs	r3, #0
 800b810:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b812:	e15a      	b.n	800baca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	681a      	ldr	r2, [r3, #0]
 800b818:	2101      	movs	r1, #1
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	fa01 f303 	lsl.w	r3, r1, r3
 800b820:	4013      	ands	r3, r2
 800b822:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	2b00      	cmp	r3, #0
 800b828:	f000 814c 	beq.w	800bac4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	f003 0303 	and.w	r3, r3, #3
 800b834:	2b01      	cmp	r3, #1
 800b836:	d005      	beq.n	800b844 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	685b      	ldr	r3, [r3, #4]
 800b83c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b840:	2b02      	cmp	r3, #2
 800b842:	d130      	bne.n	800b8a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	689b      	ldr	r3, [r3, #8]
 800b848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	005b      	lsls	r3, r3, #1
 800b84e:	2203      	movs	r2, #3
 800b850:	fa02 f303 	lsl.w	r3, r2, r3
 800b854:	43db      	mvns	r3, r3
 800b856:	693a      	ldr	r2, [r7, #16]
 800b858:	4013      	ands	r3, r2
 800b85a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	68da      	ldr	r2, [r3, #12]
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	005b      	lsls	r3, r3, #1
 800b864:	fa02 f303 	lsl.w	r3, r2, r3
 800b868:	693a      	ldr	r2, [r7, #16]
 800b86a:	4313      	orrs	r3, r2
 800b86c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	693a      	ldr	r2, [r7, #16]
 800b872:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	685b      	ldr	r3, [r3, #4]
 800b878:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b87a:	2201      	movs	r2, #1
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	fa02 f303 	lsl.w	r3, r2, r3
 800b882:	43db      	mvns	r3, r3
 800b884:	693a      	ldr	r2, [r7, #16]
 800b886:	4013      	ands	r3, r2
 800b888:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	091b      	lsrs	r3, r3, #4
 800b890:	f003 0201 	and.w	r2, r3, #1
 800b894:	697b      	ldr	r3, [r7, #20]
 800b896:	fa02 f303 	lsl.w	r3, r2, r3
 800b89a:	693a      	ldr	r2, [r7, #16]
 800b89c:	4313      	orrs	r3, r2
 800b89e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	693a      	ldr	r2, [r7, #16]
 800b8a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	f003 0303 	and.w	r3, r3, #3
 800b8ae:	2b03      	cmp	r3, #3
 800b8b0:	d017      	beq.n	800b8e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	68db      	ldr	r3, [r3, #12]
 800b8b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	005b      	lsls	r3, r3, #1
 800b8bc:	2203      	movs	r2, #3
 800b8be:	fa02 f303 	lsl.w	r3, r2, r3
 800b8c2:	43db      	mvns	r3, r3
 800b8c4:	693a      	ldr	r2, [r7, #16]
 800b8c6:	4013      	ands	r3, r2
 800b8c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	689a      	ldr	r2, [r3, #8]
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	005b      	lsls	r3, r3, #1
 800b8d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b8d6:	693a      	ldr	r2, [r7, #16]
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	693a      	ldr	r2, [r7, #16]
 800b8e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	685b      	ldr	r3, [r3, #4]
 800b8e6:	f003 0303 	and.w	r3, r3, #3
 800b8ea:	2b02      	cmp	r3, #2
 800b8ec:	d123      	bne.n	800b936 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b8ee:	697b      	ldr	r3, [r7, #20]
 800b8f0:	08da      	lsrs	r2, r3, #3
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	3208      	adds	r2, #8
 800b8f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b8fc:	697b      	ldr	r3, [r7, #20]
 800b8fe:	f003 0307 	and.w	r3, r3, #7
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	220f      	movs	r2, #15
 800b906:	fa02 f303 	lsl.w	r3, r2, r3
 800b90a:	43db      	mvns	r3, r3
 800b90c:	693a      	ldr	r2, [r7, #16]
 800b90e:	4013      	ands	r3, r2
 800b910:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	691a      	ldr	r2, [r3, #16]
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	f003 0307 	and.w	r3, r3, #7
 800b91c:	009b      	lsls	r3, r3, #2
 800b91e:	fa02 f303 	lsl.w	r3, r2, r3
 800b922:	693a      	ldr	r2, [r7, #16]
 800b924:	4313      	orrs	r3, r2
 800b926:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b928:	697b      	ldr	r3, [r7, #20]
 800b92a:	08da      	lsrs	r2, r3, #3
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	3208      	adds	r2, #8
 800b930:	6939      	ldr	r1, [r7, #16]
 800b932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b93c:	697b      	ldr	r3, [r7, #20]
 800b93e:	005b      	lsls	r3, r3, #1
 800b940:	2203      	movs	r2, #3
 800b942:	fa02 f303 	lsl.w	r3, r2, r3
 800b946:	43db      	mvns	r3, r3
 800b948:	693a      	ldr	r2, [r7, #16]
 800b94a:	4013      	ands	r3, r2
 800b94c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	685b      	ldr	r3, [r3, #4]
 800b952:	f003 0203 	and.w	r2, r3, #3
 800b956:	697b      	ldr	r3, [r7, #20]
 800b958:	005b      	lsls	r3, r3, #1
 800b95a:	fa02 f303 	lsl.w	r3, r2, r3
 800b95e:	693a      	ldr	r2, [r7, #16]
 800b960:	4313      	orrs	r3, r2
 800b962:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	693a      	ldr	r2, [r7, #16]
 800b968:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	685b      	ldr	r3, [r3, #4]
 800b96e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b972:	2b00      	cmp	r3, #0
 800b974:	f000 80a6 	beq.w	800bac4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b978:	4b5b      	ldr	r3, [pc, #364]	@ (800bae8 <HAL_GPIO_Init+0x2e4>)
 800b97a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b97c:	4a5a      	ldr	r2, [pc, #360]	@ (800bae8 <HAL_GPIO_Init+0x2e4>)
 800b97e:	f043 0301 	orr.w	r3, r3, #1
 800b982:	6613      	str	r3, [r2, #96]	@ 0x60
 800b984:	4b58      	ldr	r3, [pc, #352]	@ (800bae8 <HAL_GPIO_Init+0x2e4>)
 800b986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b988:	f003 0301 	and.w	r3, r3, #1
 800b98c:	60bb      	str	r3, [r7, #8]
 800b98e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b990:	4a56      	ldr	r2, [pc, #344]	@ (800baec <HAL_GPIO_Init+0x2e8>)
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	089b      	lsrs	r3, r3, #2
 800b996:	3302      	adds	r3, #2
 800b998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b99c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	f003 0303 	and.w	r3, r3, #3
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	220f      	movs	r2, #15
 800b9a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ac:	43db      	mvns	r3, r3
 800b9ae:	693a      	ldr	r2, [r7, #16]
 800b9b0:	4013      	ands	r3, r2
 800b9b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b9ba:	d01f      	beq.n	800b9fc <HAL_GPIO_Init+0x1f8>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	4a4c      	ldr	r2, [pc, #304]	@ (800baf0 <HAL_GPIO_Init+0x2ec>)
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	d019      	beq.n	800b9f8 <HAL_GPIO_Init+0x1f4>
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	4a4b      	ldr	r2, [pc, #300]	@ (800baf4 <HAL_GPIO_Init+0x2f0>)
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d013      	beq.n	800b9f4 <HAL_GPIO_Init+0x1f0>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	4a4a      	ldr	r2, [pc, #296]	@ (800baf8 <HAL_GPIO_Init+0x2f4>)
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	d00d      	beq.n	800b9f0 <HAL_GPIO_Init+0x1ec>
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	4a49      	ldr	r2, [pc, #292]	@ (800bafc <HAL_GPIO_Init+0x2f8>)
 800b9d8:	4293      	cmp	r3, r2
 800b9da:	d007      	beq.n	800b9ec <HAL_GPIO_Init+0x1e8>
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	4a48      	ldr	r2, [pc, #288]	@ (800bb00 <HAL_GPIO_Init+0x2fc>)
 800b9e0:	4293      	cmp	r3, r2
 800b9e2:	d101      	bne.n	800b9e8 <HAL_GPIO_Init+0x1e4>
 800b9e4:	2305      	movs	r3, #5
 800b9e6:	e00a      	b.n	800b9fe <HAL_GPIO_Init+0x1fa>
 800b9e8:	2306      	movs	r3, #6
 800b9ea:	e008      	b.n	800b9fe <HAL_GPIO_Init+0x1fa>
 800b9ec:	2304      	movs	r3, #4
 800b9ee:	e006      	b.n	800b9fe <HAL_GPIO_Init+0x1fa>
 800b9f0:	2303      	movs	r3, #3
 800b9f2:	e004      	b.n	800b9fe <HAL_GPIO_Init+0x1fa>
 800b9f4:	2302      	movs	r3, #2
 800b9f6:	e002      	b.n	800b9fe <HAL_GPIO_Init+0x1fa>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	e000      	b.n	800b9fe <HAL_GPIO_Init+0x1fa>
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	697a      	ldr	r2, [r7, #20]
 800ba00:	f002 0203 	and.w	r2, r2, #3
 800ba04:	0092      	lsls	r2, r2, #2
 800ba06:	4093      	lsls	r3, r2
 800ba08:	693a      	ldr	r2, [r7, #16]
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ba0e:	4937      	ldr	r1, [pc, #220]	@ (800baec <HAL_GPIO_Init+0x2e8>)
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	089b      	lsrs	r3, r3, #2
 800ba14:	3302      	adds	r3, #2
 800ba16:	693a      	ldr	r2, [r7, #16]
 800ba18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ba1c:	4b39      	ldr	r3, [pc, #228]	@ (800bb04 <HAL_GPIO_Init+0x300>)
 800ba1e:	689b      	ldr	r3, [r3, #8]
 800ba20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	43db      	mvns	r3, r3
 800ba26:	693a      	ldr	r2, [r7, #16]
 800ba28:	4013      	ands	r3, r2
 800ba2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	685b      	ldr	r3, [r3, #4]
 800ba30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d003      	beq.n	800ba40 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800ba38:	693a      	ldr	r2, [r7, #16]
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	4313      	orrs	r3, r2
 800ba3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ba40:	4a30      	ldr	r2, [pc, #192]	@ (800bb04 <HAL_GPIO_Init+0x300>)
 800ba42:	693b      	ldr	r3, [r7, #16]
 800ba44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ba46:	4b2f      	ldr	r3, [pc, #188]	@ (800bb04 <HAL_GPIO_Init+0x300>)
 800ba48:	68db      	ldr	r3, [r3, #12]
 800ba4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	43db      	mvns	r3, r3
 800ba50:	693a      	ldr	r2, [r7, #16]
 800ba52:	4013      	ands	r3, r2
 800ba54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	685b      	ldr	r3, [r3, #4]
 800ba5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d003      	beq.n	800ba6a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800ba62:	693a      	ldr	r2, [r7, #16]
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	4313      	orrs	r3, r2
 800ba68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ba6a:	4a26      	ldr	r2, [pc, #152]	@ (800bb04 <HAL_GPIO_Init+0x300>)
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800ba70:	4b24      	ldr	r3, [pc, #144]	@ (800bb04 <HAL_GPIO_Init+0x300>)
 800ba72:	685b      	ldr	r3, [r3, #4]
 800ba74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	43db      	mvns	r3, r3
 800ba7a:	693a      	ldr	r2, [r7, #16]
 800ba7c:	4013      	ands	r3, r2
 800ba7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	685b      	ldr	r3, [r3, #4]
 800ba84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d003      	beq.n	800ba94 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800ba8c:	693a      	ldr	r2, [r7, #16]
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	4313      	orrs	r3, r2
 800ba92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ba94:	4a1b      	ldr	r2, [pc, #108]	@ (800bb04 <HAL_GPIO_Init+0x300>)
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800ba9a:	4b1a      	ldr	r3, [pc, #104]	@ (800bb04 <HAL_GPIO_Init+0x300>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	43db      	mvns	r3, r3
 800baa4:	693a      	ldr	r2, [r7, #16]
 800baa6:	4013      	ands	r3, r2
 800baa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d003      	beq.n	800babe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800bab6:	693a      	ldr	r2, [r7, #16]
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	4313      	orrs	r3, r2
 800babc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800babe:	4a11      	ldr	r2, [pc, #68]	@ (800bb04 <HAL_GPIO_Init+0x300>)
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800bac4:	697b      	ldr	r3, [r7, #20]
 800bac6:	3301      	adds	r3, #1
 800bac8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	681a      	ldr	r2, [r3, #0]
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	fa22 f303 	lsr.w	r3, r2, r3
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	f47f ae9d 	bne.w	800b814 <HAL_GPIO_Init+0x10>
  }
}
 800bada:	bf00      	nop
 800badc:	bf00      	nop
 800bade:	371c      	adds	r7, #28
 800bae0:	46bd      	mov	sp, r7
 800bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae6:	4770      	bx	lr
 800bae8:	40021000 	.word	0x40021000
 800baec:	40010000 	.word	0x40010000
 800baf0:	48000400 	.word	0x48000400
 800baf4:	48000800 	.word	0x48000800
 800baf8:	48000c00 	.word	0x48000c00
 800bafc:	48001000 	.word	0x48001000
 800bb00:	48001400 	.word	0x48001400
 800bb04:	40010400 	.word	0x40010400

0800bb08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	460b      	mov	r3, r1
 800bb12:	807b      	strh	r3, [r7, #2]
 800bb14:	4613      	mov	r3, r2
 800bb16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bb18:	787b      	ldrb	r3, [r7, #1]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d003      	beq.n	800bb26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bb1e:	887a      	ldrh	r2, [r7, #2]
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bb24:	e002      	b.n	800bb2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bb26:	887a      	ldrh	r2, [r7, #2]
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800bb2c:	bf00      	nop
 800bb2e:	370c      	adds	r7, #12
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr

0800bb38 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b085      	sub	sp, #20
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	460b      	mov	r3, r1
 800bb42:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	695b      	ldr	r3, [r3, #20]
 800bb48:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800bb4a:	887a      	ldrh	r2, [r7, #2]
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	4013      	ands	r3, r2
 800bb50:	041a      	lsls	r2, r3, #16
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	43d9      	mvns	r1, r3
 800bb56:	887b      	ldrh	r3, [r7, #2]
 800bb58:	400b      	ands	r3, r1
 800bb5a:	431a      	orrs	r2, r3
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	619a      	str	r2, [r3, #24]
}
 800bb60:	bf00      	nop
 800bb62:	3714      	adds	r7, #20
 800bb64:	46bd      	mov	sp, r7
 800bb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6a:	4770      	bx	lr

0800bb6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b082      	sub	sp, #8
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d101      	bne.n	800bb7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	e08d      	b.n	800bc9a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb84:	b2db      	uxtb	r3, r3
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d106      	bne.n	800bb98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f7f6 f850 	bl	8001c38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2224      	movs	r2, #36	@ 0x24
 800bb9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f022 0201 	bic.w	r2, r2, #1
 800bbae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	685a      	ldr	r2, [r3, #4]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800bbbc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	689a      	ldr	r2, [r3, #8]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bbcc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	68db      	ldr	r3, [r3, #12]
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	d107      	bne.n	800bbe6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	689a      	ldr	r2, [r3, #8]
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bbe2:	609a      	str	r2, [r3, #8]
 800bbe4:	e006      	b.n	800bbf4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	689a      	ldr	r2, [r3, #8]
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800bbf2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	68db      	ldr	r3, [r3, #12]
 800bbf8:	2b02      	cmp	r3, #2
 800bbfa:	d108      	bne.n	800bc0e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	685a      	ldr	r2, [r3, #4]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc0a:	605a      	str	r2, [r3, #4]
 800bc0c:	e007      	b.n	800bc1e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	685a      	ldr	r2, [r3, #4]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bc1c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	687a      	ldr	r2, [r7, #4]
 800bc26:	6812      	ldr	r2, [r2, #0]
 800bc28:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800bc2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc30:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	68da      	ldr	r2, [r3, #12]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bc40:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	691a      	ldr	r2, [r3, #16]
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	695b      	ldr	r3, [r3, #20]
 800bc4a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	699b      	ldr	r3, [r3, #24]
 800bc52:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	430a      	orrs	r2, r1
 800bc5a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	69d9      	ldr	r1, [r3, #28]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6a1a      	ldr	r2, [r3, #32]
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	430a      	orrs	r2, r1
 800bc6a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	681a      	ldr	r2, [r3, #0]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f042 0201 	orr.w	r2, r2, #1
 800bc7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2200      	movs	r2, #0
 800bc80:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2220      	movs	r2, #32
 800bc86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2200      	movs	r2, #0
 800bc94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800bc98:	2300      	movs	r3, #0
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3708      	adds	r7, #8
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
	...

0800bca4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b088      	sub	sp, #32
 800bca8:	af02      	add	r7, sp, #8
 800bcaa:	60f8      	str	r0, [r7, #12]
 800bcac:	4608      	mov	r0, r1
 800bcae:	4611      	mov	r1, r2
 800bcb0:	461a      	mov	r2, r3
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	817b      	strh	r3, [r7, #10]
 800bcb6:	460b      	mov	r3, r1
 800bcb8:	813b      	strh	r3, [r7, #8]
 800bcba:	4613      	mov	r3, r2
 800bcbc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bcc4:	b2db      	uxtb	r3, r3
 800bcc6:	2b20      	cmp	r3, #32
 800bcc8:	f040 80f9 	bne.w	800bebe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bccc:	6a3b      	ldr	r3, [r7, #32]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d002      	beq.n	800bcd8 <HAL_I2C_Mem_Write+0x34>
 800bcd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d105      	bne.n	800bce4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bcde:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bce0:	2301      	movs	r3, #1
 800bce2:	e0ed      	b.n	800bec0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	d101      	bne.n	800bcf2 <HAL_I2C_Mem_Write+0x4e>
 800bcee:	2302      	movs	r3, #2
 800bcf0:	e0e6      	b.n	800bec0 <HAL_I2C_Mem_Write+0x21c>
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bcfa:	f7fe fd37 	bl	800a76c <HAL_GetTick>
 800bcfe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	9300      	str	r3, [sp, #0]
 800bd04:	2319      	movs	r3, #25
 800bd06:	2201      	movs	r2, #1
 800bd08:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bd0c:	68f8      	ldr	r0, [r7, #12]
 800bd0e:	f001 f938 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800bd12:	4603      	mov	r3, r0
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d001      	beq.n	800bd1c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e0d1      	b.n	800bec0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	2221      	movs	r2, #33	@ 0x21
 800bd20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	2240      	movs	r2, #64	@ 0x40
 800bd28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	6a3a      	ldr	r2, [r7, #32]
 800bd36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bd3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2200      	movs	r2, #0
 800bd42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bd44:	88f8      	ldrh	r0, [r7, #6]
 800bd46:	893a      	ldrh	r2, [r7, #8]
 800bd48:	8979      	ldrh	r1, [r7, #10]
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	9301      	str	r3, [sp, #4]
 800bd4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd50:	9300      	str	r3, [sp, #0]
 800bd52:	4603      	mov	r3, r0
 800bd54:	68f8      	ldr	r0, [r7, #12]
 800bd56:	f000 fc7b 	bl	800c650 <I2C_RequestMemoryWrite>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d005      	beq.n	800bd6c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	2200      	movs	r2, #0
 800bd64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800bd68:	2301      	movs	r3, #1
 800bd6a:	e0a9      	b.n	800bec0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd70:	b29b      	uxth	r3, r3
 800bd72:	2bff      	cmp	r3, #255	@ 0xff
 800bd74:	d90e      	bls.n	800bd94 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	22ff      	movs	r2, #255	@ 0xff
 800bd7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bd80:	b2da      	uxtb	r2, r3
 800bd82:	8979      	ldrh	r1, [r7, #10]
 800bd84:	2300      	movs	r3, #0
 800bd86:	9300      	str	r3, [sp, #0]
 800bd88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bd8c:	68f8      	ldr	r0, [r7, #12]
 800bd8e:	f001 fabb 	bl	800d308 <I2C_TransferConfig>
 800bd92:	e00f      	b.n	800bdb4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd98:	b29a      	uxth	r2, r3
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bda2:	b2da      	uxtb	r2, r3
 800bda4:	8979      	ldrh	r1, [r7, #10]
 800bda6:	2300      	movs	r3, #0
 800bda8:	9300      	str	r3, [sp, #0]
 800bdaa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bdae:	68f8      	ldr	r0, [r7, #12]
 800bdb0:	f001 faaa 	bl	800d308 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bdb4:	697a      	ldr	r2, [r7, #20]
 800bdb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdb8:	68f8      	ldr	r0, [r7, #12]
 800bdba:	f001 f93b 	bl	800d034 <I2C_WaitOnTXISFlagUntilTimeout>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d001      	beq.n	800bdc8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	e07b      	b.n	800bec0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdcc:	781a      	ldrb	r2, [r3, #0]
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdd8:	1c5a      	adds	r2, r3, #1
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bde2:	b29b      	uxth	r3, r3
 800bde4:	3b01      	subs	r3, #1
 800bde6:	b29a      	uxth	r2, r3
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bdf0:	3b01      	subs	r3, #1
 800bdf2:	b29a      	uxth	r2, r3
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bdfc:	b29b      	uxth	r3, r3
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d034      	beq.n	800be6c <HAL_I2C_Mem_Write+0x1c8>
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be06:	2b00      	cmp	r3, #0
 800be08:	d130      	bne.n	800be6c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	9300      	str	r3, [sp, #0]
 800be0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be10:	2200      	movs	r2, #0
 800be12:	2180      	movs	r1, #128	@ 0x80
 800be14:	68f8      	ldr	r0, [r7, #12]
 800be16:	f001 f8b4 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800be1a:	4603      	mov	r3, r0
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d001      	beq.n	800be24 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800be20:	2301      	movs	r3, #1
 800be22:	e04d      	b.n	800bec0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be28:	b29b      	uxth	r3, r3
 800be2a:	2bff      	cmp	r3, #255	@ 0xff
 800be2c:	d90e      	bls.n	800be4c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	22ff      	movs	r2, #255	@ 0xff
 800be32:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be38:	b2da      	uxtb	r2, r3
 800be3a:	8979      	ldrh	r1, [r7, #10]
 800be3c:	2300      	movs	r3, #0
 800be3e:	9300      	str	r3, [sp, #0]
 800be40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800be44:	68f8      	ldr	r0, [r7, #12]
 800be46:	f001 fa5f 	bl	800d308 <I2C_TransferConfig>
 800be4a:	e00f      	b.n	800be6c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be50:	b29a      	uxth	r2, r3
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be5a:	b2da      	uxtb	r2, r3
 800be5c:	8979      	ldrh	r1, [r7, #10]
 800be5e:	2300      	movs	r3, #0
 800be60:	9300      	str	r3, [sp, #0]
 800be62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800be66:	68f8      	ldr	r0, [r7, #12]
 800be68:	f001 fa4e 	bl	800d308 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be70:	b29b      	uxth	r3, r3
 800be72:	2b00      	cmp	r3, #0
 800be74:	d19e      	bne.n	800bdb4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800be76:	697a      	ldr	r2, [r7, #20]
 800be78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be7a:	68f8      	ldr	r0, [r7, #12]
 800be7c:	f001 f921 	bl	800d0c2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d001      	beq.n	800be8a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800be86:	2301      	movs	r3, #1
 800be88:	e01a      	b.n	800bec0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	2220      	movs	r2, #32
 800be90:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	6859      	ldr	r1, [r3, #4]
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	4b0a      	ldr	r3, [pc, #40]	@ (800bec8 <HAL_I2C_Mem_Write+0x224>)
 800be9e:	400b      	ands	r3, r1
 800bea0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	2220      	movs	r2, #32
 800bea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	2200      	movs	r2, #0
 800beae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	2200      	movs	r2, #0
 800beb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800beba:	2300      	movs	r3, #0
 800bebc:	e000      	b.n	800bec0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800bebe:	2302      	movs	r3, #2
  }
}
 800bec0:	4618      	mov	r0, r3
 800bec2:	3718      	adds	r7, #24
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}
 800bec8:	fe00e800 	.word	0xfe00e800

0800becc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b088      	sub	sp, #32
 800bed0:	af02      	add	r7, sp, #8
 800bed2:	60f8      	str	r0, [r7, #12]
 800bed4:	4608      	mov	r0, r1
 800bed6:	4611      	mov	r1, r2
 800bed8:	461a      	mov	r2, r3
 800beda:	4603      	mov	r3, r0
 800bedc:	817b      	strh	r3, [r7, #10]
 800bede:	460b      	mov	r3, r1
 800bee0:	813b      	strh	r3, [r7, #8]
 800bee2:	4613      	mov	r3, r2
 800bee4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800beec:	b2db      	uxtb	r3, r3
 800beee:	2b20      	cmp	r3, #32
 800bef0:	f040 80fd 	bne.w	800c0ee <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800bef4:	6a3b      	ldr	r3, [r7, #32]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d002      	beq.n	800bf00 <HAL_I2C_Mem_Read+0x34>
 800befa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800befc:	2b00      	cmp	r3, #0
 800befe:	d105      	bne.n	800bf0c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf06:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e0f1      	b.n	800c0f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bf12:	2b01      	cmp	r3, #1
 800bf14:	d101      	bne.n	800bf1a <HAL_I2C_Mem_Read+0x4e>
 800bf16:	2302      	movs	r3, #2
 800bf18:	e0ea      	b.n	800c0f0 <HAL_I2C_Mem_Read+0x224>
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2201      	movs	r2, #1
 800bf1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bf22:	f7fe fc23 	bl	800a76c <HAL_GetTick>
 800bf26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bf28:	697b      	ldr	r3, [r7, #20]
 800bf2a:	9300      	str	r3, [sp, #0]
 800bf2c:	2319      	movs	r3, #25
 800bf2e:	2201      	movs	r2, #1
 800bf30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bf34:	68f8      	ldr	r0, [r7, #12]
 800bf36:	f001 f824 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d001      	beq.n	800bf44 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800bf40:	2301      	movs	r3, #1
 800bf42:	e0d5      	b.n	800c0f0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2222      	movs	r2, #34	@ 0x22
 800bf48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	2240      	movs	r2, #64	@ 0x40
 800bf50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	2200      	movs	r2, #0
 800bf58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	6a3a      	ldr	r2, [r7, #32]
 800bf5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bf64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bf6c:	88f8      	ldrh	r0, [r7, #6]
 800bf6e:	893a      	ldrh	r2, [r7, #8]
 800bf70:	8979      	ldrh	r1, [r7, #10]
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	9301      	str	r3, [sp, #4]
 800bf76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf78:	9300      	str	r3, [sp, #0]
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	68f8      	ldr	r0, [r7, #12]
 800bf7e:	f000 fbbb 	bl	800c6f8 <I2C_RequestMemoryRead>
 800bf82:	4603      	mov	r3, r0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d005      	beq.n	800bf94 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800bf90:	2301      	movs	r3, #1
 800bf92:	e0ad      	b.n	800c0f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf98:	b29b      	uxth	r3, r3
 800bf9a:	2bff      	cmp	r3, #255	@ 0xff
 800bf9c:	d90e      	bls.n	800bfbc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	22ff      	movs	r2, #255	@ 0xff
 800bfa2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bfa8:	b2da      	uxtb	r2, r3
 800bfaa:	8979      	ldrh	r1, [r7, #10]
 800bfac:	4b52      	ldr	r3, [pc, #328]	@ (800c0f8 <HAL_I2C_Mem_Read+0x22c>)
 800bfae:	9300      	str	r3, [sp, #0]
 800bfb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bfb4:	68f8      	ldr	r0, [r7, #12]
 800bfb6:	f001 f9a7 	bl	800d308 <I2C_TransferConfig>
 800bfba:	e00f      	b.n	800bfdc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bfc0:	b29a      	uxth	r2, r3
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bfca:	b2da      	uxtb	r2, r3
 800bfcc:	8979      	ldrh	r1, [r7, #10]
 800bfce:	4b4a      	ldr	r3, [pc, #296]	@ (800c0f8 <HAL_I2C_Mem_Read+0x22c>)
 800bfd0:	9300      	str	r3, [sp, #0]
 800bfd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800bfd6:	68f8      	ldr	r0, [r7, #12]
 800bfd8:	f001 f996 	bl	800d308 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800bfdc:	697b      	ldr	r3, [r7, #20]
 800bfde:	9300      	str	r3, [sp, #0]
 800bfe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	2104      	movs	r1, #4
 800bfe6:	68f8      	ldr	r0, [r7, #12]
 800bfe8:	f000 ffcb 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800bfec:	4603      	mov	r3, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d001      	beq.n	800bff6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800bff2:	2301      	movs	r3, #1
 800bff4:	e07c      	b.n	800c0f0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c000:	b2d2      	uxtb	r2, r2
 800c002:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c008:	1c5a      	adds	r2, r3, #1
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c012:	3b01      	subs	r3, #1
 800c014:	b29a      	uxth	r2, r3
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c01e:	b29b      	uxth	r3, r3
 800c020:	3b01      	subs	r3, #1
 800c022:	b29a      	uxth	r2, r3
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d034      	beq.n	800c09c <HAL_I2C_Mem_Read+0x1d0>
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c036:	2b00      	cmp	r3, #0
 800c038:	d130      	bne.n	800c09c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	9300      	str	r3, [sp, #0]
 800c03e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c040:	2200      	movs	r2, #0
 800c042:	2180      	movs	r1, #128	@ 0x80
 800c044:	68f8      	ldr	r0, [r7, #12]
 800c046:	f000 ff9c 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800c04a:	4603      	mov	r3, r0
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d001      	beq.n	800c054 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c050:	2301      	movs	r3, #1
 800c052:	e04d      	b.n	800c0f0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c058:	b29b      	uxth	r3, r3
 800c05a:	2bff      	cmp	r3, #255	@ 0xff
 800c05c:	d90e      	bls.n	800c07c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	22ff      	movs	r2, #255	@ 0xff
 800c062:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c068:	b2da      	uxtb	r2, r3
 800c06a:	8979      	ldrh	r1, [r7, #10]
 800c06c:	2300      	movs	r3, #0
 800c06e:	9300      	str	r3, [sp, #0]
 800c070:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c074:	68f8      	ldr	r0, [r7, #12]
 800c076:	f001 f947 	bl	800d308 <I2C_TransferConfig>
 800c07a:	e00f      	b.n	800c09c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c080:	b29a      	uxth	r2, r3
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c08a:	b2da      	uxtb	r2, r3
 800c08c:	8979      	ldrh	r1, [r7, #10]
 800c08e:	2300      	movs	r3, #0
 800c090:	9300      	str	r3, [sp, #0]
 800c092:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c096:	68f8      	ldr	r0, [r7, #12]
 800c098:	f001 f936 	bl	800d308 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c0a0:	b29b      	uxth	r3, r3
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d19a      	bne.n	800bfdc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c0a6:	697a      	ldr	r2, [r7, #20]
 800c0a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0aa:	68f8      	ldr	r0, [r7, #12]
 800c0ac:	f001 f809 	bl	800d0c2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d001      	beq.n	800c0ba <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	e01a      	b.n	800c0f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	2220      	movs	r2, #32
 800c0c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	6859      	ldr	r1, [r3, #4]
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	4b0b      	ldr	r3, [pc, #44]	@ (800c0fc <HAL_I2C_Mem_Read+0x230>)
 800c0ce:	400b      	ands	r3, r1
 800c0d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	2220      	movs	r2, #32
 800c0d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	2200      	movs	r2, #0
 800c0de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	e000      	b.n	800c0f0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c0ee:	2302      	movs	r3, #2
  }
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3718      	adds	r7, #24
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}
 800c0f8:	80002400 	.word	0x80002400
 800c0fc:	fe00e800 	.word	0xfe00e800

0800c100 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b08a      	sub	sp, #40	@ 0x28
 800c104:	af02      	add	r7, sp, #8
 800c106:	60f8      	str	r0, [r7, #12]
 800c108:	607a      	str	r2, [r7, #4]
 800c10a:	603b      	str	r3, [r7, #0]
 800c10c:	460b      	mov	r3, r1
 800c10e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800c110:	2300      	movs	r3, #0
 800c112:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c11a:	b2db      	uxtb	r3, r3
 800c11c:	2b20      	cmp	r3, #32
 800c11e:	f040 80d6 	bne.w	800c2ce <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	699b      	ldr	r3, [r3, #24]
 800c128:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c12c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c130:	d101      	bne.n	800c136 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800c132:	2302      	movs	r3, #2
 800c134:	e0cc      	b.n	800c2d0 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	d101      	bne.n	800c144 <HAL_I2C_IsDeviceReady+0x44>
 800c140:	2302      	movs	r3, #2
 800c142:	e0c5      	b.n	800c2d0 <HAL_I2C_IsDeviceReady+0x1d0>
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	2201      	movs	r2, #1
 800c148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	2224      	movs	r2, #36	@ 0x24
 800c150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	2200      	movs	r2, #0
 800c158:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	68db      	ldr	r3, [r3, #12]
 800c15e:	2b01      	cmp	r3, #1
 800c160:	d107      	bne.n	800c172 <HAL_I2C_IsDeviceReady+0x72>
 800c162:	897b      	ldrh	r3, [r7, #10]
 800c164:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c168:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c16c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800c170:	e006      	b.n	800c180 <HAL_I2C_IsDeviceReady+0x80>
 800c172:	897b      	ldrh	r3, [r7, #10]
 800c174:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c178:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c17c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 800c180:	68fa      	ldr	r2, [r7, #12]
 800c182:	6812      	ldr	r2, [r2, #0]
 800c184:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800c186:	f7fe faf1 	bl	800a76c <HAL_GetTick>
 800c18a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	699b      	ldr	r3, [r3, #24]
 800c192:	f003 0320 	and.w	r3, r3, #32
 800c196:	2b20      	cmp	r3, #32
 800c198:	bf0c      	ite	eq
 800c19a:	2301      	moveq	r3, #1
 800c19c:	2300      	movne	r3, #0
 800c19e:	b2db      	uxtb	r3, r3
 800c1a0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	699b      	ldr	r3, [r3, #24]
 800c1a8:	f003 0310 	and.w	r3, r3, #16
 800c1ac:	2b10      	cmp	r3, #16
 800c1ae:	bf0c      	ite	eq
 800c1b0:	2301      	moveq	r3, #1
 800c1b2:	2300      	movne	r3, #0
 800c1b4:	b2db      	uxtb	r3, r3
 800c1b6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800c1b8:	e034      	b.n	800c224 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1c0:	d01a      	beq.n	800c1f8 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c1c2:	f7fe fad3 	bl	800a76c <HAL_GetTick>
 800c1c6:	4602      	mov	r2, r0
 800c1c8:	69bb      	ldr	r3, [r7, #24]
 800c1ca:	1ad3      	subs	r3, r2, r3
 800c1cc:	683a      	ldr	r2, [r7, #0]
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	d302      	bcc.n	800c1d8 <HAL_I2C_IsDeviceReady+0xd8>
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d10f      	bne.n	800c1f8 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2220      	movs	r2, #32
 800c1dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1e4:	f043 0220 	orr.w	r2, r3, #32
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	e06b      	b.n	800c2d0 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	699b      	ldr	r3, [r3, #24]
 800c1fe:	f003 0320 	and.w	r3, r3, #32
 800c202:	2b20      	cmp	r3, #32
 800c204:	bf0c      	ite	eq
 800c206:	2301      	moveq	r3, #1
 800c208:	2300      	movne	r3, #0
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	699b      	ldr	r3, [r3, #24]
 800c214:	f003 0310 	and.w	r3, r3, #16
 800c218:	2b10      	cmp	r3, #16
 800c21a:	bf0c      	ite	eq
 800c21c:	2301      	moveq	r3, #1
 800c21e:	2300      	movne	r3, #0
 800c220:	b2db      	uxtb	r3, r3
 800c222:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800c224:	7ffb      	ldrb	r3, [r7, #31]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d102      	bne.n	800c230 <HAL_I2C_IsDeviceReady+0x130>
 800c22a:	7fbb      	ldrb	r3, [r7, #30]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d0c4      	beq.n	800c1ba <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	699b      	ldr	r3, [r3, #24]
 800c236:	f003 0310 	and.w	r3, r3, #16
 800c23a:	2b10      	cmp	r3, #16
 800c23c:	d01a      	beq.n	800c274 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800c23e:	69bb      	ldr	r3, [r7, #24]
 800c240:	9300      	str	r3, [sp, #0]
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	2200      	movs	r2, #0
 800c246:	2120      	movs	r1, #32
 800c248:	68f8      	ldr	r0, [r7, #12]
 800c24a:	f000 fe9a 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800c24e:	4603      	mov	r3, r0
 800c250:	2b00      	cmp	r3, #0
 800c252:	d001      	beq.n	800c258 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 800c254:	2301      	movs	r3, #1
 800c256:	e03b      	b.n	800c2d0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	2220      	movs	r2, #32
 800c25e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	2220      	movs	r2, #32
 800c264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	2200      	movs	r2, #0
 800c26c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 800c270:	2300      	movs	r3, #0
 800c272:	e02d      	b.n	800c2d0 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800c274:	69bb      	ldr	r3, [r7, #24]
 800c276:	9300      	str	r3, [sp, #0]
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	2200      	movs	r2, #0
 800c27c:	2120      	movs	r1, #32
 800c27e:	68f8      	ldr	r0, [r7, #12]
 800c280:	f000 fe7f 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800c284:	4603      	mov	r3, r0
 800c286:	2b00      	cmp	r3, #0
 800c288:	d001      	beq.n	800c28e <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800c28a:	2301      	movs	r3, #1
 800c28c:	e020      	b.n	800c2d0 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	2210      	movs	r2, #16
 800c294:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	2220      	movs	r2, #32
 800c29c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800c29e:	697b      	ldr	r3, [r7, #20]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	687a      	ldr	r2, [r7, #4]
 800c2a8:	429a      	cmp	r2, r3
 800c2aa:	f63f af56 	bhi.w	800c15a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	2220      	movs	r2, #32
 800c2b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c2ba:	f043 0220 	orr.w	r2, r3, #32
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	e000      	b.n	800c2d0 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800c2ce:	2302      	movs	r3, #2
  }
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	3720      	adds	r7, #32
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	bd80      	pop	{r7, pc}

0800c2d8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b084      	sub	sp, #16
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	699b      	ldr	r3, [r3, #24]
 800c2e6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d005      	beq.n	800c304 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2fc:	68ba      	ldr	r2, [r7, #8]
 800c2fe:	68f9      	ldr	r1, [r7, #12]
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	4798      	blx	r3
  }
}
 800c304:	bf00      	nop
 800c306:	3710      	adds	r7, #16
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}

0800c30c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b086      	sub	sp, #24
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	699b      	ldr	r3, [r3, #24]
 800c31a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800c324:	697b      	ldr	r3, [r7, #20]
 800c326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d00f      	beq.n	800c34e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800c334:	2b00      	cmp	r3, #0
 800c336:	d00a      	beq.n	800c34e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c33c:	f043 0201 	orr.w	r2, r3, #1
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c34c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800c34e:	697b      	ldr	r3, [r7, #20]
 800c350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c354:	2b00      	cmp	r3, #0
 800c356:	d00f      	beq.n	800c378 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d00a      	beq.n	800c378 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c366:	f043 0208 	orr.w	r2, r3, #8
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c376:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800c378:	697b      	ldr	r3, [r7, #20]
 800c37a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d00f      	beq.n	800c3a2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800c382:	693b      	ldr	r3, [r7, #16]
 800c384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d00a      	beq.n	800c3a2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c390:	f043 0202 	orr.w	r2, r3, #2
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c3a0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3a6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	f003 030b 	and.w	r3, r3, #11
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d003      	beq.n	800c3ba <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800c3b2:	68f9      	ldr	r1, [r7, #12]
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f000 fc8b 	bl	800ccd0 <I2C_ITError>
  }
}
 800c3ba:	bf00      	nop
 800c3bc:	3718      	adds	r7, #24
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}

0800c3c2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c3c2:	b480      	push	{r7}
 800c3c4:	b083      	sub	sp, #12
 800c3c6:	af00      	add	r7, sp, #0
 800c3c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800c3ca:	bf00      	nop
 800c3cc:	370c      	adds	r7, #12
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr

0800c3d6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c3d6:	b480      	push	{r7}
 800c3d8:	b083      	sub	sp, #12
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800c3de:	bf00      	nop
 800c3e0:	370c      	adds	r7, #12
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e8:	4770      	bx	lr

0800c3ea <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800c3ea:	b480      	push	{r7}
 800c3ec:	b083      	sub	sp, #12
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	6078      	str	r0, [r7, #4]
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	70fb      	strb	r3, [r7, #3]
 800c3f6:	4613      	mov	r3, r2
 800c3f8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800c3fa:	bf00      	nop
 800c3fc:	370c      	adds	r7, #12
 800c3fe:	46bd      	mov	sp, r7
 800c400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c404:	4770      	bx	lr

0800c406 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c406:	b480      	push	{r7}
 800c408:	b083      	sub	sp, #12
 800c40a:	af00      	add	r7, sp, #0
 800c40c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800c40e:	bf00      	nop
 800c410:	370c      	adds	r7, #12
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr

0800c41a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800c41a:	b480      	push	{r7}
 800c41c:	b083      	sub	sp, #12
 800c41e:	af00      	add	r7, sp, #0
 800c420:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800c422:	bf00      	nop
 800c424:	370c      	adds	r7, #12
 800c426:	46bd      	mov	sp, r7
 800c428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42c:	4770      	bx	lr

0800c42e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800c42e:	b480      	push	{r7}
 800c430:	b083      	sub	sp, #12
 800c432:	af00      	add	r7, sp, #0
 800c434:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800c436:	bf00      	nop
 800c438:	370c      	adds	r7, #12
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr

0800c442 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800c442:	b480      	push	{r7}
 800c444:	b083      	sub	sp, #12
 800c446:	af00      	add	r7, sp, #0
 800c448:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c450:	b2db      	uxtb	r3, r3
}
 800c452:	4618      	mov	r0, r3
 800c454:	370c      	adds	r7, #12
 800c456:	46bd      	mov	sp, r7
 800c458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45c:	4770      	bx	lr

0800c45e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800c45e:	b580      	push	{r7, lr}
 800c460:	b086      	sub	sp, #24
 800c462:	af00      	add	r7, sp, #0
 800c464:	60f8      	str	r0, [r7, #12]
 800c466:	60b9      	str	r1, [r7, #8]
 800c468:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c46e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c47a:	2b01      	cmp	r3, #1
 800c47c:	d101      	bne.n	800c482 <I2C_Slave_ISR_IT+0x24>
 800c47e:	2302      	movs	r3, #2
 800c480:	e0e2      	b.n	800c648 <I2C_Slave_ISR_IT+0x1ea>
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2201      	movs	r2, #1
 800c486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c48a:	693b      	ldr	r3, [r7, #16]
 800c48c:	f003 0320 	and.w	r3, r3, #32
 800c490:	2b00      	cmp	r3, #0
 800c492:	d009      	beq.n	800c4a8 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d004      	beq.n	800c4a8 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800c49e:	6939      	ldr	r1, [r7, #16]
 800c4a0:	68f8      	ldr	r0, [r7, #12]
 800c4a2:	f000 fa5d 	bl	800c960 <I2C_ITSlaveCplt>
 800c4a6:	e0ca      	b.n	800c63e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c4a8:	693b      	ldr	r3, [r7, #16]
 800c4aa:	f003 0310 	and.w	r3, r3, #16
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d04b      	beq.n	800c54a <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d046      	beq.n	800c54a <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c4c0:	b29b      	uxth	r3, r3
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d128      	bne.n	800c518 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c4cc:	b2db      	uxtb	r3, r3
 800c4ce:	2b28      	cmp	r3, #40	@ 0x28
 800c4d0:	d108      	bne.n	800c4e4 <I2C_Slave_ISR_IT+0x86>
 800c4d2:	697b      	ldr	r3, [r7, #20]
 800c4d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c4d8:	d104      	bne.n	800c4e4 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c4da:	6939      	ldr	r1, [r7, #16]
 800c4dc:	68f8      	ldr	r0, [r7, #12]
 800c4de:	f000 fba3 	bl	800cc28 <I2C_ITListenCplt>
 800c4e2:	e031      	b.n	800c548 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c4ea:	b2db      	uxtb	r3, r3
 800c4ec:	2b29      	cmp	r3, #41	@ 0x29
 800c4ee:	d10e      	bne.n	800c50e <I2C_Slave_ISR_IT+0xb0>
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c4f6:	d00a      	beq.n	800c50e <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	2210      	movs	r2, #16
 800c4fe:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c500:	68f8      	ldr	r0, [r7, #12]
 800c502:	f000 fcfc 	bl	800cefe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c506:	68f8      	ldr	r0, [r7, #12]
 800c508:	f000 f9ce 	bl	800c8a8 <I2C_ITSlaveSeqCplt>
 800c50c:	e01c      	b.n	800c548 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	2210      	movs	r2, #16
 800c514:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800c516:	e08f      	b.n	800c638 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2210      	movs	r2, #16
 800c51e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c524:	f043 0204 	orr.w	r2, r3, #4
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c52c:	697b      	ldr	r3, [r7, #20]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d003      	beq.n	800c53a <I2C_Slave_ISR_IT+0xdc>
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c538:	d17e      	bne.n	800c638 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c53e:	4619      	mov	r1, r3
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	f000 fbc5 	bl	800ccd0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800c546:	e077      	b.n	800c638 <I2C_Slave_ISR_IT+0x1da>
 800c548:	e076      	b.n	800c638 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800c54a:	693b      	ldr	r3, [r7, #16]
 800c54c:	f003 0304 	and.w	r3, r3, #4
 800c550:	2b00      	cmp	r3, #0
 800c552:	d02f      	beq.n	800c5b4 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d02a      	beq.n	800c5b4 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c562:	b29b      	uxth	r3, r3
 800c564:	2b00      	cmp	r3, #0
 800c566:	d018      	beq.n	800c59a <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c572:	b2d2      	uxtb	r2, r2
 800c574:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c57a:	1c5a      	adds	r2, r3, #1
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c584:	3b01      	subs	r3, #1
 800c586:	b29a      	uxth	r2, r3
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c590:	b29b      	uxth	r3, r3
 800c592:	3b01      	subs	r3, #1
 800c594:	b29a      	uxth	r2, r3
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c59e:	b29b      	uxth	r3, r3
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d14b      	bne.n	800c63c <I2C_Slave_ISR_IT+0x1de>
 800c5a4:	697b      	ldr	r3, [r7, #20]
 800c5a6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c5aa:	d047      	beq.n	800c63c <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800c5ac:	68f8      	ldr	r0, [r7, #12]
 800c5ae:	f000 f97b 	bl	800c8a8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800c5b2:	e043      	b.n	800c63c <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c5b4:	693b      	ldr	r3, [r7, #16]
 800c5b6:	f003 0308 	and.w	r3, r3, #8
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d009      	beq.n	800c5d2 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d004      	beq.n	800c5d2 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800c5c8:	6939      	ldr	r1, [r7, #16]
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f000 f8e8 	bl	800c7a0 <I2C_ITAddrCplt>
 800c5d0:	e035      	b.n	800c63e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c5d2:	693b      	ldr	r3, [r7, #16]
 800c5d4:	f003 0302 	and.w	r3, r3, #2
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d030      	beq.n	800c63e <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d02b      	beq.n	800c63e <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c5ea:	b29b      	uxth	r3, r3
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d018      	beq.n	800c622 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5f4:	781a      	ldrb	r2, [r3, #0]
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c600:	1c5a      	adds	r2, r3, #1
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c60a:	b29b      	uxth	r3, r3
 800c60c:	3b01      	subs	r3, #1
 800c60e:	b29a      	uxth	r2, r3
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c618:	3b01      	subs	r3, #1
 800c61a:	b29a      	uxth	r2, r3
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	851a      	strh	r2, [r3, #40]	@ 0x28
 800c620:	e00d      	b.n	800c63e <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c628:	d002      	beq.n	800c630 <I2C_Slave_ISR_IT+0x1d2>
 800c62a:	697b      	ldr	r3, [r7, #20]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d106      	bne.n	800c63e <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c630:	68f8      	ldr	r0, [r7, #12]
 800c632:	f000 f939 	bl	800c8a8 <I2C_ITSlaveSeqCplt>
 800c636:	e002      	b.n	800c63e <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800c638:	bf00      	nop
 800c63a:	e000      	b.n	800c63e <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800c63c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	2200      	movs	r2, #0
 800c642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3718      	adds	r7, #24
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}

0800c650 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b086      	sub	sp, #24
 800c654:	af02      	add	r7, sp, #8
 800c656:	60f8      	str	r0, [r7, #12]
 800c658:	4608      	mov	r0, r1
 800c65a:	4611      	mov	r1, r2
 800c65c:	461a      	mov	r2, r3
 800c65e:	4603      	mov	r3, r0
 800c660:	817b      	strh	r3, [r7, #10]
 800c662:	460b      	mov	r3, r1
 800c664:	813b      	strh	r3, [r7, #8]
 800c666:	4613      	mov	r3, r2
 800c668:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c66a:	88fb      	ldrh	r3, [r7, #6]
 800c66c:	b2da      	uxtb	r2, r3
 800c66e:	8979      	ldrh	r1, [r7, #10]
 800c670:	4b20      	ldr	r3, [pc, #128]	@ (800c6f4 <I2C_RequestMemoryWrite+0xa4>)
 800c672:	9300      	str	r3, [sp, #0]
 800c674:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c678:	68f8      	ldr	r0, [r7, #12]
 800c67a:	f000 fe45 	bl	800d308 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c67e:	69fa      	ldr	r2, [r7, #28]
 800c680:	69b9      	ldr	r1, [r7, #24]
 800c682:	68f8      	ldr	r0, [r7, #12]
 800c684:	f000 fcd6 	bl	800d034 <I2C_WaitOnTXISFlagUntilTimeout>
 800c688:	4603      	mov	r3, r0
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d001      	beq.n	800c692 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c68e:	2301      	movs	r3, #1
 800c690:	e02c      	b.n	800c6ec <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c692:	88fb      	ldrh	r3, [r7, #6]
 800c694:	2b01      	cmp	r3, #1
 800c696:	d105      	bne.n	800c6a4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c698:	893b      	ldrh	r3, [r7, #8]
 800c69a:	b2da      	uxtb	r2, r3
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	629a      	str	r2, [r3, #40]	@ 0x28
 800c6a2:	e015      	b.n	800c6d0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c6a4:	893b      	ldrh	r3, [r7, #8]
 800c6a6:	0a1b      	lsrs	r3, r3, #8
 800c6a8:	b29b      	uxth	r3, r3
 800c6aa:	b2da      	uxtb	r2, r3
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c6b2:	69fa      	ldr	r2, [r7, #28]
 800c6b4:	69b9      	ldr	r1, [r7, #24]
 800c6b6:	68f8      	ldr	r0, [r7, #12]
 800c6b8:	f000 fcbc 	bl	800d034 <I2C_WaitOnTXISFlagUntilTimeout>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d001      	beq.n	800c6c6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c6c2:	2301      	movs	r3, #1
 800c6c4:	e012      	b.n	800c6ec <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c6c6:	893b      	ldrh	r3, [r7, #8]
 800c6c8:	b2da      	uxtb	r2, r3
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c6d0:	69fb      	ldr	r3, [r7, #28]
 800c6d2:	9300      	str	r3, [sp, #0]
 800c6d4:	69bb      	ldr	r3, [r7, #24]
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	2180      	movs	r1, #128	@ 0x80
 800c6da:	68f8      	ldr	r0, [r7, #12]
 800c6dc:	f000 fc51 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d001      	beq.n	800c6ea <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	e000      	b.n	800c6ec <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c6ea:	2300      	movs	r3, #0
}
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	3710      	adds	r7, #16
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	bd80      	pop	{r7, pc}
 800c6f4:	80002000 	.word	0x80002000

0800c6f8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	b086      	sub	sp, #24
 800c6fc:	af02      	add	r7, sp, #8
 800c6fe:	60f8      	str	r0, [r7, #12]
 800c700:	4608      	mov	r0, r1
 800c702:	4611      	mov	r1, r2
 800c704:	461a      	mov	r2, r3
 800c706:	4603      	mov	r3, r0
 800c708:	817b      	strh	r3, [r7, #10]
 800c70a:	460b      	mov	r3, r1
 800c70c:	813b      	strh	r3, [r7, #8]
 800c70e:	4613      	mov	r3, r2
 800c710:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c712:	88fb      	ldrh	r3, [r7, #6]
 800c714:	b2da      	uxtb	r2, r3
 800c716:	8979      	ldrh	r1, [r7, #10]
 800c718:	4b20      	ldr	r3, [pc, #128]	@ (800c79c <I2C_RequestMemoryRead+0xa4>)
 800c71a:	9300      	str	r3, [sp, #0]
 800c71c:	2300      	movs	r3, #0
 800c71e:	68f8      	ldr	r0, [r7, #12]
 800c720:	f000 fdf2 	bl	800d308 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c724:	69fa      	ldr	r2, [r7, #28]
 800c726:	69b9      	ldr	r1, [r7, #24]
 800c728:	68f8      	ldr	r0, [r7, #12]
 800c72a:	f000 fc83 	bl	800d034 <I2C_WaitOnTXISFlagUntilTimeout>
 800c72e:	4603      	mov	r3, r0
 800c730:	2b00      	cmp	r3, #0
 800c732:	d001      	beq.n	800c738 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c734:	2301      	movs	r3, #1
 800c736:	e02c      	b.n	800c792 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c738:	88fb      	ldrh	r3, [r7, #6]
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d105      	bne.n	800c74a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c73e:	893b      	ldrh	r3, [r7, #8]
 800c740:	b2da      	uxtb	r2, r3
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	629a      	str	r2, [r3, #40]	@ 0x28
 800c748:	e015      	b.n	800c776 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c74a:	893b      	ldrh	r3, [r7, #8]
 800c74c:	0a1b      	lsrs	r3, r3, #8
 800c74e:	b29b      	uxth	r3, r3
 800c750:	b2da      	uxtb	r2, r3
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c758:	69fa      	ldr	r2, [r7, #28]
 800c75a:	69b9      	ldr	r1, [r7, #24]
 800c75c:	68f8      	ldr	r0, [r7, #12]
 800c75e:	f000 fc69 	bl	800d034 <I2C_WaitOnTXISFlagUntilTimeout>
 800c762:	4603      	mov	r3, r0
 800c764:	2b00      	cmp	r3, #0
 800c766:	d001      	beq.n	800c76c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c768:	2301      	movs	r3, #1
 800c76a:	e012      	b.n	800c792 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c76c:	893b      	ldrh	r3, [r7, #8]
 800c76e:	b2da      	uxtb	r2, r3
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c776:	69fb      	ldr	r3, [r7, #28]
 800c778:	9300      	str	r3, [sp, #0]
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	2200      	movs	r2, #0
 800c77e:	2140      	movs	r1, #64	@ 0x40
 800c780:	68f8      	ldr	r0, [r7, #12]
 800c782:	f000 fbfe 	bl	800cf82 <I2C_WaitOnFlagUntilTimeout>
 800c786:	4603      	mov	r3, r0
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d001      	beq.n	800c790 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c78c:	2301      	movs	r3, #1
 800c78e:	e000      	b.n	800c792 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c790:	2300      	movs	r3, #0
}
 800c792:	4618      	mov	r0, r3
 800c794:	3710      	adds	r7, #16
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
 800c79a:	bf00      	nop
 800c79c:	80002000 	.word	0x80002000

0800c7a0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b084      	sub	sp, #16
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
 800c7a8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c7b0:	b2db      	uxtb	r3, r3
 800c7b2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c7b6:	2b28      	cmp	r3, #40	@ 0x28
 800c7b8:	d16a      	bne.n	800c890 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	699b      	ldr	r3, [r3, #24]
 800c7c0:	0c1b      	lsrs	r3, r3, #16
 800c7c2:	b2db      	uxtb	r3, r3
 800c7c4:	f003 0301 	and.w	r3, r3, #1
 800c7c8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	699b      	ldr	r3, [r3, #24]
 800c7d0:	0c1b      	lsrs	r3, r3, #16
 800c7d2:	b29b      	uxth	r3, r3
 800c7d4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800c7d8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	b29b      	uxth	r3, r3
 800c7e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c7e6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	68db      	ldr	r3, [r3, #12]
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800c7f4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	68db      	ldr	r3, [r3, #12]
 800c7fa:	2b02      	cmp	r3, #2
 800c7fc:	d138      	bne.n	800c870 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800c7fe:	897b      	ldrh	r3, [r7, #10]
 800c800:	09db      	lsrs	r3, r3, #7
 800c802:	b29a      	uxth	r2, r3
 800c804:	89bb      	ldrh	r3, [r7, #12]
 800c806:	4053      	eors	r3, r2
 800c808:	b29b      	uxth	r3, r3
 800c80a:	f003 0306 	and.w	r3, r3, #6
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d11c      	bne.n	800c84c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800c812:	897b      	ldrh	r3, [r7, #10]
 800c814:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c81a:	1c5a      	adds	r2, r3, #1
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c824:	2b02      	cmp	r3, #2
 800c826:	d13b      	bne.n	800c8a0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2200      	movs	r2, #0
 800c82c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2208      	movs	r2, #8
 800c834:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	2200      	movs	r2, #0
 800c83a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c83e:	89ba      	ldrh	r2, [r7, #12]
 800c840:	7bfb      	ldrb	r3, [r7, #15]
 800c842:	4619      	mov	r1, r3
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f7ff fdd0 	bl	800c3ea <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800c84a:	e029      	b.n	800c8a0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800c84c:	893b      	ldrh	r3, [r7, #8]
 800c84e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800c850:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c854:	6878      	ldr	r0, [r7, #4]
 800c856:	f000 fd89 	bl	800d36c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	2200      	movs	r2, #0
 800c85e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c862:	89ba      	ldrh	r2, [r7, #12]
 800c864:	7bfb      	ldrb	r3, [r7, #15]
 800c866:	4619      	mov	r1, r3
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f7ff fdbe 	bl	800c3ea <HAL_I2C_AddrCallback>
}
 800c86e:	e017      	b.n	800c8a0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800c870:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c874:	6878      	ldr	r0, [r7, #4]
 800c876:	f000 fd79 	bl	800d36c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2200      	movs	r2, #0
 800c87e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c882:	89ba      	ldrh	r2, [r7, #12]
 800c884:	7bfb      	ldrb	r3, [r7, #15]
 800c886:	4619      	mov	r1, r3
 800c888:	6878      	ldr	r0, [r7, #4]
 800c88a:	f7ff fdae 	bl	800c3ea <HAL_I2C_AddrCallback>
}
 800c88e:	e007      	b.n	800c8a0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	2208      	movs	r2, #8
 800c896:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2200      	movs	r2, #0
 800c89c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800c8a0:	bf00      	nop
 800c8a2:	3710      	adds	r7, #16
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b084      	sub	sp, #16
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d008      	beq.n	800c8dc <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	681a      	ldr	r2, [r3, #0]
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c8d8:	601a      	str	r2, [r3, #0]
 800c8da:	e00c      	b.n	800c8f6 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d007      	beq.n	800c8f6 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	681a      	ldr	r2, [r3, #0]
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c8f4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c8fc:	b2db      	uxtb	r3, r3
 800c8fe:	2b29      	cmp	r3, #41	@ 0x29
 800c900:	d112      	bne.n	800c928 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	2228      	movs	r2, #40	@ 0x28
 800c906:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	2221      	movs	r2, #33	@ 0x21
 800c90e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c910:	2101      	movs	r1, #1
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f000 fd2a 	bl	800d36c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2200      	movs	r2, #0
 800c91c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c920:	6878      	ldr	r0, [r7, #4]
 800c922:	f7ff fd4e 	bl	800c3c2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c926:	e017      	b.n	800c958 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c92e:	b2db      	uxtb	r3, r3
 800c930:	2b2a      	cmp	r3, #42	@ 0x2a
 800c932:	d111      	bne.n	800c958 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	2228      	movs	r2, #40	@ 0x28
 800c938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	2222      	movs	r2, #34	@ 0x22
 800c940:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c942:	2102      	movs	r1, #2
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f000 fd11 	bl	800d36c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2200      	movs	r2, #0
 800c94e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f7ff fd3f 	bl	800c3d6 <HAL_I2C_SlaveRxCpltCallback>
}
 800c958:	bf00      	nop
 800c95a:	3710      	adds	r7, #16
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}

0800c960 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b086      	sub	sp, #24
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
 800c968:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c97a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c982:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	2220      	movs	r2, #32
 800c98a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800c98c:	7afb      	ldrb	r3, [r7, #11]
 800c98e:	2b21      	cmp	r3, #33	@ 0x21
 800c990:	d002      	beq.n	800c998 <I2C_ITSlaveCplt+0x38>
 800c992:	7afb      	ldrb	r3, [r7, #11]
 800c994:	2b29      	cmp	r3, #41	@ 0x29
 800c996:	d108      	bne.n	800c9aa <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800c998:	f248 0101 	movw	r1, #32769	@ 0x8001
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	f000 fce5 	bl	800d36c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2221      	movs	r2, #33	@ 0x21
 800c9a6:	631a      	str	r2, [r3, #48]	@ 0x30
 800c9a8:	e019      	b.n	800c9de <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c9aa:	7afb      	ldrb	r3, [r7, #11]
 800c9ac:	2b22      	cmp	r3, #34	@ 0x22
 800c9ae:	d002      	beq.n	800c9b6 <I2C_ITSlaveCplt+0x56>
 800c9b0:	7afb      	ldrb	r3, [r7, #11]
 800c9b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9b4:	d108      	bne.n	800c9c8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800c9b6:	f248 0102 	movw	r1, #32770	@ 0x8002
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 fcd6 	bl	800d36c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	2222      	movs	r2, #34	@ 0x22
 800c9c4:	631a      	str	r2, [r3, #48]	@ 0x30
 800c9c6:	e00a      	b.n	800c9de <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800c9c8:	7afb      	ldrb	r3, [r7, #11]
 800c9ca:	2b28      	cmp	r3, #40	@ 0x28
 800c9cc:	d107      	bne.n	800c9de <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800c9ce:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c9d2:	6878      	ldr	r0, [r7, #4]
 800c9d4:	f000 fcca 	bl	800d36c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	2200      	movs	r2, #0
 800c9dc:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	685a      	ldr	r2, [r3, #4]
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c9ec:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	6859      	ldr	r1, [r3, #4]
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681a      	ldr	r2, [r3, #0]
 800c9f8:	4b89      	ldr	r3, [pc, #548]	@ (800cc20 <I2C_ITSlaveCplt+0x2c0>)
 800c9fa:	400b      	ands	r3, r1
 800c9fc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800c9fe:	6878      	ldr	r0, [r7, #4]
 800ca00:	f000 fa7d 	bl	800cefe <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ca04:	693b      	ldr	r3, [r7, #16]
 800ca06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d013      	beq.n	800ca36 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	681a      	ldr	r2, [r3, #0]
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ca1c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d01f      	beq.n	800ca66 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	685b      	ldr	r3, [r3, #4]
 800ca2e:	b29a      	uxth	r2, r3
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ca34:	e017      	b.n	800ca66 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ca36:	693b      	ldr	r3, [r7, #16]
 800ca38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d012      	beq.n	800ca66 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	681a      	ldr	r2, [r3, #0]
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ca4e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d006      	beq.n	800ca66 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	685b      	ldr	r3, [r3, #4]
 800ca60:	b29a      	uxth	r2, r3
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800ca66:	697b      	ldr	r3, [r7, #20]
 800ca68:	f003 0304 	and.w	r3, r3, #4
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d020      	beq.n	800cab2 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	f023 0304 	bic.w	r3, r3, #4
 800ca76:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca82:	b2d2      	uxtb	r2, r2
 800ca84:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca8a:	1c5a      	adds	r2, r3, #1
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d00c      	beq.n	800cab2 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ca9c:	3b01      	subs	r3, #1
 800ca9e:	b29a      	uxth	r2, r3
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800caa8:	b29b      	uxth	r3, r3
 800caaa:	3b01      	subs	r3, #1
 800caac:	b29a      	uxth	r2, r3
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cab6:	b29b      	uxth	r3, r3
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d005      	beq.n	800cac8 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cac0:	f043 0204 	orr.w	r2, r3, #4
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800cac8:	697b      	ldr	r3, [r7, #20]
 800caca:	f003 0310 	and.w	r3, r3, #16
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d049      	beq.n	800cb66 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d044      	beq.n	800cb66 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cae0:	b29b      	uxth	r3, r3
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d128      	bne.n	800cb38 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800caec:	b2db      	uxtb	r3, r3
 800caee:	2b28      	cmp	r3, #40	@ 0x28
 800caf0:	d108      	bne.n	800cb04 <I2C_ITSlaveCplt+0x1a4>
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800caf8:	d104      	bne.n	800cb04 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800cafa:	6979      	ldr	r1, [r7, #20]
 800cafc:	6878      	ldr	r0, [r7, #4]
 800cafe:	f000 f893 	bl	800cc28 <I2C_ITListenCplt>
 800cb02:	e030      	b.n	800cb66 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb0a:	b2db      	uxtb	r3, r3
 800cb0c:	2b29      	cmp	r3, #41	@ 0x29
 800cb0e:	d10e      	bne.n	800cb2e <I2C_ITSlaveCplt+0x1ce>
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800cb16:	d00a      	beq.n	800cb2e <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	2210      	movs	r2, #16
 800cb1e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f000 f9ec 	bl	800cefe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800cb26:	6878      	ldr	r0, [r7, #4]
 800cb28:	f7ff febe 	bl	800c8a8 <I2C_ITSlaveSeqCplt>
 800cb2c:	e01b      	b.n	800cb66 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	2210      	movs	r2, #16
 800cb34:	61da      	str	r2, [r3, #28]
 800cb36:	e016      	b.n	800cb66 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	2210      	movs	r2, #16
 800cb3e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb44:	f043 0204 	orr.w	r2, r3, #4
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d003      	beq.n	800cb5a <I2C_ITSlaveCplt+0x1fa>
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cb58:	d105      	bne.n	800cb66 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb5e:	4619      	mov	r1, r3
 800cb60:	6878      	ldr	r0, [r7, #4]
 800cb62:	f000 f8b5 	bl	800ccd0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	2200      	movs	r2, #0
 800cb6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2200      	movs	r2, #0
 800cb72:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d010      	beq.n	800cb9e <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb80:	4619      	mov	r1, r3
 800cb82:	6878      	ldr	r0, [r7, #4]
 800cb84:	f000 f8a4 	bl	800ccd0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	2b28      	cmp	r3, #40	@ 0x28
 800cb92:	d141      	bne.n	800cc18 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800cb94:	6979      	ldr	r1, [r7, #20]
 800cb96:	6878      	ldr	r0, [r7, #4]
 800cb98:	f000 f846 	bl	800cc28 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800cb9c:	e03c      	b.n	800cc18 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cba2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800cba6:	d014      	beq.n	800cbd2 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f7ff fe7d 	bl	800c8a8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	4a1c      	ldr	r2, [pc, #112]	@ (800cc24 <I2C_ITSlaveCplt+0x2c4>)
 800cbb2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	2220      	movs	r2, #32
 800cbb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f7ff fc1b 	bl	800c406 <HAL_I2C_ListenCpltCallback>
}
 800cbd0:	e022      	b.n	800cc18 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	2b22      	cmp	r3, #34	@ 0x22
 800cbdc:	d10e      	bne.n	800cbfc <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	2220      	movs	r2, #32
 800cbe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2200      	movs	r2, #0
 800cbf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f7ff fbee 	bl	800c3d6 <HAL_I2C_SlaveRxCpltCallback>
}
 800cbfa:	e00d      	b.n	800cc18 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2220      	movs	r2, #32
 800cc00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2200      	movs	r2, #0
 800cc08:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f7ff fbd5 	bl	800c3c2 <HAL_I2C_SlaveTxCpltCallback>
}
 800cc18:	bf00      	nop
 800cc1a:	3718      	adds	r7, #24
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}
 800cc20:	fe00e800 	.word	0xfe00e800
 800cc24:	ffff0000 	.word	0xffff0000

0800cc28 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b082      	sub	sp, #8
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	4a25      	ldr	r2, [pc, #148]	@ (800cccc <I2C_ITListenCplt+0xa4>)
 800cc36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	2220      	movs	r2, #32
 800cc42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2200      	movs	r2, #0
 800cc52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	f003 0304 	and.w	r3, r3, #4
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d022      	beq.n	800cca4 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc68:	b2d2      	uxtb	r2, r2
 800cc6a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc70:	1c5a      	adds	r2, r3, #1
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d012      	beq.n	800cca4 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cc82:	3b01      	subs	r3, #1
 800cc84:	b29a      	uxth	r2, r3
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cc8e:	b29b      	uxth	r3, r3
 800cc90:	3b01      	subs	r3, #1
 800cc92:	b29a      	uxth	r2, r3
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc9c:	f043 0204 	orr.w	r2, r3, #4
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800cca4:	f248 0103 	movw	r1, #32771	@ 0x8003
 800cca8:	6878      	ldr	r0, [r7, #4]
 800ccaa:	f000 fb5f 	bl	800d36c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	2210      	movs	r2, #16
 800ccb4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	2200      	movs	r2, #0
 800ccba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f7ff fba1 	bl	800c406 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800ccc4:	bf00      	nop
 800ccc6:	3708      	adds	r7, #8
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	bd80      	pop	{r7, pc}
 800cccc:	ffff0000 	.word	0xffff0000

0800ccd0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b084      	sub	sp, #16
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
 800ccd8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cce0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2200      	movs	r2, #0
 800cce6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	4a6d      	ldr	r2, [pc, #436]	@ (800cea4 <I2C_ITError+0x1d4>)
 800ccee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ccfa:	683b      	ldr	r3, [r7, #0]
 800ccfc:	431a      	orrs	r2, r3
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800cd02:	7bfb      	ldrb	r3, [r7, #15]
 800cd04:	2b28      	cmp	r3, #40	@ 0x28
 800cd06:	d005      	beq.n	800cd14 <I2C_ITError+0x44>
 800cd08:	7bfb      	ldrb	r3, [r7, #15]
 800cd0a:	2b29      	cmp	r3, #41	@ 0x29
 800cd0c:	d002      	beq.n	800cd14 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800cd0e:	7bfb      	ldrb	r3, [r7, #15]
 800cd10:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd12:	d10b      	bne.n	800cd2c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800cd14:	2103      	movs	r1, #3
 800cd16:	6878      	ldr	r0, [r7, #4]
 800cd18:	f000 fb28 	bl	800d36c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2228      	movs	r2, #40	@ 0x28
 800cd20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	4a60      	ldr	r2, [pc, #384]	@ (800cea8 <I2C_ITError+0x1d8>)
 800cd28:	635a      	str	r2, [r3, #52]	@ 0x34
 800cd2a:	e030      	b.n	800cd8e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800cd2c:	f248 0103 	movw	r1, #32771	@ 0x8003
 800cd30:	6878      	ldr	r0, [r7, #4]
 800cd32:	f000 fb1b 	bl	800d36c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	f000 f8e1 	bl	800cefe <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd42:	b2db      	uxtb	r3, r3
 800cd44:	2b60      	cmp	r3, #96	@ 0x60
 800cd46:	d01f      	beq.n	800cd88 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2220      	movs	r2, #32
 800cd4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	699b      	ldr	r3, [r3, #24]
 800cd56:	f003 0320 	and.w	r3, r3, #32
 800cd5a:	2b20      	cmp	r3, #32
 800cd5c:	d114      	bne.n	800cd88 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	699b      	ldr	r3, [r3, #24]
 800cd64:	f003 0310 	and.w	r3, r3, #16
 800cd68:	2b10      	cmp	r3, #16
 800cd6a:	d109      	bne.n	800cd80 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	2210      	movs	r2, #16
 800cd72:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd78:	f043 0204 	orr.w	r2, r3, #4
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	2220      	movs	r2, #32
 800cd86:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd92:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d039      	beq.n	800ce10 <I2C_ITError+0x140>
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	2b11      	cmp	r3, #17
 800cda0:	d002      	beq.n	800cda8 <I2C_ITError+0xd8>
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	2b21      	cmp	r3, #33	@ 0x21
 800cda6:	d133      	bne.n	800ce10 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cdb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cdb6:	d107      	bne.n	800cdc8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	681a      	ldr	r2, [r3, #0]
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800cdc6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f7fe f822 	bl	800ae16 <HAL_DMA_GetState>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	2b01      	cmp	r3, #1
 800cdd6:	d017      	beq.n	800ce08 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cddc:	4a33      	ldr	r2, [pc, #204]	@ (800ceac <I2C_ITError+0x1dc>)
 800cdde:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2200      	movs	r2, #0
 800cde4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdec:	4618      	mov	r0, r3
 800cdee:	f7fd fefc 	bl	800abea <HAL_DMA_Abort_IT>
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d04d      	beq.n	800ce94 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800ce02:	4610      	mov	r0, r2
 800ce04:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ce06:	e045      	b.n	800ce94 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800ce08:	6878      	ldr	r0, [r7, #4]
 800ce0a:	f000 f851 	bl	800ceb0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ce0e:	e041      	b.n	800ce94 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d039      	beq.n	800ce8c <I2C_ITError+0x1bc>
 800ce18:	68bb      	ldr	r3, [r7, #8]
 800ce1a:	2b12      	cmp	r3, #18
 800ce1c:	d002      	beq.n	800ce24 <I2C_ITError+0x154>
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	2b22      	cmp	r3, #34	@ 0x22
 800ce22:	d133      	bne.n	800ce8c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce32:	d107      	bne.n	800ce44 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	681a      	ldr	r2, [r3, #0]
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ce42:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f7fd ffe4 	bl	800ae16 <HAL_DMA_GetState>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	2b01      	cmp	r3, #1
 800ce52:	d017      	beq.n	800ce84 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce58:	4a14      	ldr	r2, [pc, #80]	@ (800ceac <I2C_ITError+0x1dc>)
 800ce5a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2200      	movs	r2, #0
 800ce60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f7fd febe 	bl	800abea <HAL_DMA_Abort_IT>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d011      	beq.n	800ce98 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce7a:	687a      	ldr	r2, [r7, #4]
 800ce7c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ce7e:	4610      	mov	r0, r2
 800ce80:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ce82:	e009      	b.n	800ce98 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f000 f813 	bl	800ceb0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ce8a:	e005      	b.n	800ce98 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f000 f80f 	bl	800ceb0 <I2C_TreatErrorCallback>
  }
}
 800ce92:	e002      	b.n	800ce9a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ce94:	bf00      	nop
 800ce96:	e000      	b.n	800ce9a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ce98:	bf00      	nop
}
 800ce9a:	bf00      	nop
 800ce9c:	3710      	adds	r7, #16
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
 800cea2:	bf00      	nop
 800cea4:	ffff0000 	.word	0xffff0000
 800cea8:	0800c45f 	.word	0x0800c45f
 800ceac:	0800cf47 	.word	0x0800cf47

0800ceb0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	b082      	sub	sp, #8
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cebe:	b2db      	uxtb	r3, r3
 800cec0:	2b60      	cmp	r3, #96	@ 0x60
 800cec2:	d10e      	bne.n	800cee2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	2220      	movs	r2, #32
 800cec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2200      	movs	r2, #0
 800ced0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	2200      	movs	r2, #0
 800ced6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f7ff faa7 	bl	800c42e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800cee0:	e009      	b.n	800cef6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	2200      	movs	r2, #0
 800cee6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2200      	movs	r2, #0
 800ceec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800cef0:	6878      	ldr	r0, [r7, #4]
 800cef2:	f7ff fa92 	bl	800c41a <HAL_I2C_ErrorCallback>
}
 800cef6:	bf00      	nop
 800cef8:	3708      	adds	r7, #8
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}

0800cefe <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800cefe:	b480      	push	{r7}
 800cf00:	b083      	sub	sp, #12
 800cf02:	af00      	add	r7, sp, #0
 800cf04:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	699b      	ldr	r3, [r3, #24]
 800cf0c:	f003 0302 	and.w	r3, r3, #2
 800cf10:	2b02      	cmp	r3, #2
 800cf12:	d103      	bne.n	800cf1c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	2200      	movs	r2, #0
 800cf1a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	699b      	ldr	r3, [r3, #24]
 800cf22:	f003 0301 	and.w	r3, r3, #1
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	d007      	beq.n	800cf3a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	699a      	ldr	r2, [r3, #24]
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	f042 0201 	orr.w	r2, r2, #1
 800cf38:	619a      	str	r2, [r3, #24]
  }
}
 800cf3a:	bf00      	nop
 800cf3c:	370c      	adds	r7, #12
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf44:	4770      	bx	lr

0800cf46 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800cf46:	b580      	push	{r7, lr}
 800cf48:	b084      	sub	sp, #16
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf52:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d003      	beq.n	800cf64 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf60:	2200      	movs	r2, #0
 800cf62:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d003      	beq.n	800cf74 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf70:	2200      	movs	r2, #0
 800cf72:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800cf74:	68f8      	ldr	r0, [r7, #12]
 800cf76:	f7ff ff9b 	bl	800ceb0 <I2C_TreatErrorCallback>
}
 800cf7a:	bf00      	nop
 800cf7c:	3710      	adds	r7, #16
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}

0800cf82 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800cf82:	b580      	push	{r7, lr}
 800cf84:	b084      	sub	sp, #16
 800cf86:	af00      	add	r7, sp, #0
 800cf88:	60f8      	str	r0, [r7, #12]
 800cf8a:	60b9      	str	r1, [r7, #8]
 800cf8c:	603b      	str	r3, [r7, #0]
 800cf8e:	4613      	mov	r3, r2
 800cf90:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cf92:	e03b      	b.n	800d00c <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cf94:	69ba      	ldr	r2, [r7, #24]
 800cf96:	6839      	ldr	r1, [r7, #0]
 800cf98:	68f8      	ldr	r0, [r7, #12]
 800cf9a:	f000 f8d5 	bl	800d148 <I2C_IsErrorOccurred>
 800cf9e:	4603      	mov	r3, r0
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d001      	beq.n	800cfa8 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	e041      	b.n	800d02c <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfae:	d02d      	beq.n	800d00c <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cfb0:	f7fd fbdc 	bl	800a76c <HAL_GetTick>
 800cfb4:	4602      	mov	r2, r0
 800cfb6:	69bb      	ldr	r3, [r7, #24]
 800cfb8:	1ad3      	subs	r3, r2, r3
 800cfba:	683a      	ldr	r2, [r7, #0]
 800cfbc:	429a      	cmp	r2, r3
 800cfbe:	d302      	bcc.n	800cfc6 <I2C_WaitOnFlagUntilTimeout+0x44>
 800cfc0:	683b      	ldr	r3, [r7, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d122      	bne.n	800d00c <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	699a      	ldr	r2, [r3, #24]
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	4013      	ands	r3, r2
 800cfd0:	68ba      	ldr	r2, [r7, #8]
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	bf0c      	ite	eq
 800cfd6:	2301      	moveq	r3, #1
 800cfd8:	2300      	movne	r3, #0
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	461a      	mov	r2, r3
 800cfde:	79fb      	ldrb	r3, [r7, #7]
 800cfe0:	429a      	cmp	r2, r3
 800cfe2:	d113      	bne.n	800d00c <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfe8:	f043 0220 	orr.w	r2, r3, #32
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	2220      	movs	r2, #32
 800cff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	2200      	movs	r2, #0
 800cffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	2200      	movs	r2, #0
 800d004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800d008:	2301      	movs	r3, #1
 800d00a:	e00f      	b.n	800d02c <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	699a      	ldr	r2, [r3, #24]
 800d012:	68bb      	ldr	r3, [r7, #8]
 800d014:	4013      	ands	r3, r2
 800d016:	68ba      	ldr	r2, [r7, #8]
 800d018:	429a      	cmp	r2, r3
 800d01a:	bf0c      	ite	eq
 800d01c:	2301      	moveq	r3, #1
 800d01e:	2300      	movne	r3, #0
 800d020:	b2db      	uxtb	r3, r3
 800d022:	461a      	mov	r2, r3
 800d024:	79fb      	ldrb	r3, [r7, #7]
 800d026:	429a      	cmp	r2, r3
 800d028:	d0b4      	beq.n	800cf94 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d02a:	2300      	movs	r3, #0
}
 800d02c:	4618      	mov	r0, r3
 800d02e:	3710      	adds	r7, #16
 800d030:	46bd      	mov	sp, r7
 800d032:	bd80      	pop	{r7, pc}

0800d034 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b084      	sub	sp, #16
 800d038:	af00      	add	r7, sp, #0
 800d03a:	60f8      	str	r0, [r7, #12]
 800d03c:	60b9      	str	r1, [r7, #8]
 800d03e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d040:	e033      	b.n	800d0aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d042:	687a      	ldr	r2, [r7, #4]
 800d044:	68b9      	ldr	r1, [r7, #8]
 800d046:	68f8      	ldr	r0, [r7, #12]
 800d048:	f000 f87e 	bl	800d148 <I2C_IsErrorOccurred>
 800d04c:	4603      	mov	r3, r0
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d001      	beq.n	800d056 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d052:	2301      	movs	r3, #1
 800d054:	e031      	b.n	800d0ba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d05c:	d025      	beq.n	800d0aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d05e:	f7fd fb85 	bl	800a76c <HAL_GetTick>
 800d062:	4602      	mov	r2, r0
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	1ad3      	subs	r3, r2, r3
 800d068:	68ba      	ldr	r2, [r7, #8]
 800d06a:	429a      	cmp	r2, r3
 800d06c:	d302      	bcc.n	800d074 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d11a      	bne.n	800d0aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	699b      	ldr	r3, [r3, #24]
 800d07a:	f003 0302 	and.w	r3, r3, #2
 800d07e:	2b02      	cmp	r3, #2
 800d080:	d013      	beq.n	800d0aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d086:	f043 0220 	orr.w	r2, r3, #32
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	2220      	movs	r2, #32
 800d092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	2200      	movs	r2, #0
 800d09a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	e007      	b.n	800d0ba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	699b      	ldr	r3, [r3, #24]
 800d0b0:	f003 0302 	and.w	r3, r3, #2
 800d0b4:	2b02      	cmp	r3, #2
 800d0b6:	d1c4      	bne.n	800d042 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800d0b8:	2300      	movs	r3, #0
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	3710      	adds	r7, #16
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}

0800d0c2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800d0c2:	b580      	push	{r7, lr}
 800d0c4:	b084      	sub	sp, #16
 800d0c6:	af00      	add	r7, sp, #0
 800d0c8:	60f8      	str	r0, [r7, #12]
 800d0ca:	60b9      	str	r1, [r7, #8]
 800d0cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d0ce:	e02f      	b.n	800d130 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800d0d0:	687a      	ldr	r2, [r7, #4]
 800d0d2:	68b9      	ldr	r1, [r7, #8]
 800d0d4:	68f8      	ldr	r0, [r7, #12]
 800d0d6:	f000 f837 	bl	800d148 <I2C_IsErrorOccurred>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d001      	beq.n	800d0e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	e02d      	b.n	800d140 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d0e4:	f7fd fb42 	bl	800a76c <HAL_GetTick>
 800d0e8:	4602      	mov	r2, r0
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	1ad3      	subs	r3, r2, r3
 800d0ee:	68ba      	ldr	r2, [r7, #8]
 800d0f0:	429a      	cmp	r2, r3
 800d0f2:	d302      	bcc.n	800d0fa <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d11a      	bne.n	800d130 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	699b      	ldr	r3, [r3, #24]
 800d100:	f003 0320 	and.w	r3, r3, #32
 800d104:	2b20      	cmp	r3, #32
 800d106:	d013      	beq.n	800d130 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d10c:	f043 0220 	orr.w	r2, r3, #32
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	2220      	movs	r2, #32
 800d118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	2200      	movs	r2, #0
 800d120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	2200      	movs	r2, #0
 800d128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800d12c:	2301      	movs	r3, #1
 800d12e:	e007      	b.n	800d140 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	699b      	ldr	r3, [r3, #24]
 800d136:	f003 0320 	and.w	r3, r3, #32
 800d13a:	2b20      	cmp	r3, #32
 800d13c:	d1c8      	bne.n	800d0d0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d13e:	2300      	movs	r3, #0
}
 800d140:	4618      	mov	r0, r3
 800d142:	3710      	adds	r7, #16
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}

0800d148 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b08a      	sub	sp, #40	@ 0x28
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	60f8      	str	r0, [r7, #12]
 800d150:	60b9      	str	r1, [r7, #8]
 800d152:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d154:	2300      	movs	r3, #0
 800d156:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	699b      	ldr	r3, [r3, #24]
 800d160:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800d162:	2300      	movs	r3, #0
 800d164:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800d16a:	69bb      	ldr	r3, [r7, #24]
 800d16c:	f003 0310 	and.w	r3, r3, #16
 800d170:	2b00      	cmp	r3, #0
 800d172:	d068      	beq.n	800d246 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	2210      	movs	r2, #16
 800d17a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800d17c:	e049      	b.n	800d212 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d184:	d045      	beq.n	800d212 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d186:	f7fd faf1 	bl	800a76c <HAL_GetTick>
 800d18a:	4602      	mov	r2, r0
 800d18c:	69fb      	ldr	r3, [r7, #28]
 800d18e:	1ad3      	subs	r3, r2, r3
 800d190:	68ba      	ldr	r2, [r7, #8]
 800d192:	429a      	cmp	r2, r3
 800d194:	d302      	bcc.n	800d19c <I2C_IsErrorOccurred+0x54>
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d13a      	bne.n	800d212 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	685b      	ldr	r3, [r3, #4]
 800d1a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d1a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d1ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	699b      	ldr	r3, [r3, #24]
 800d1b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d1ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d1be:	d121      	bne.n	800d204 <I2C_IsErrorOccurred+0xbc>
 800d1c0:	697b      	ldr	r3, [r7, #20]
 800d1c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d1c6:	d01d      	beq.n	800d204 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800d1c8:	7cfb      	ldrb	r3, [r7, #19]
 800d1ca:	2b20      	cmp	r3, #32
 800d1cc:	d01a      	beq.n	800d204 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	685a      	ldr	r2, [r3, #4]
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d1dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800d1de:	f7fd fac5 	bl	800a76c <HAL_GetTick>
 800d1e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d1e4:	e00e      	b.n	800d204 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800d1e6:	f7fd fac1 	bl	800a76c <HAL_GetTick>
 800d1ea:	4602      	mov	r2, r0
 800d1ec:	69fb      	ldr	r3, [r7, #28]
 800d1ee:	1ad3      	subs	r3, r2, r3
 800d1f0:	2b19      	cmp	r3, #25
 800d1f2:	d907      	bls.n	800d204 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800d1f4:	6a3b      	ldr	r3, [r7, #32]
 800d1f6:	f043 0320 	orr.w	r3, r3, #32
 800d1fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800d1fc:	2301      	movs	r3, #1
 800d1fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800d202:	e006      	b.n	800d212 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	699b      	ldr	r3, [r3, #24]
 800d20a:	f003 0320 	and.w	r3, r3, #32
 800d20e:	2b20      	cmp	r3, #32
 800d210:	d1e9      	bne.n	800d1e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	699b      	ldr	r3, [r3, #24]
 800d218:	f003 0320 	and.w	r3, r3, #32
 800d21c:	2b20      	cmp	r3, #32
 800d21e:	d003      	beq.n	800d228 <I2C_IsErrorOccurred+0xe0>
 800d220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d224:	2b00      	cmp	r3, #0
 800d226:	d0aa      	beq.n	800d17e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800d228:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d103      	bne.n	800d238 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	2220      	movs	r2, #32
 800d236:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800d238:	6a3b      	ldr	r3, [r7, #32]
 800d23a:	f043 0304 	orr.w	r3, r3, #4
 800d23e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800d240:	2301      	movs	r3, #1
 800d242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	699b      	ldr	r3, [r3, #24]
 800d24c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800d24e:	69bb      	ldr	r3, [r7, #24]
 800d250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d254:	2b00      	cmp	r3, #0
 800d256:	d00b      	beq.n	800d270 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800d258:	6a3b      	ldr	r3, [r7, #32]
 800d25a:	f043 0301 	orr.w	r3, r3, #1
 800d25e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d268:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d26a:	2301      	movs	r3, #1
 800d26c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800d270:	69bb      	ldr	r3, [r7, #24]
 800d272:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d276:	2b00      	cmp	r3, #0
 800d278:	d00b      	beq.n	800d292 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800d27a:	6a3b      	ldr	r3, [r7, #32]
 800d27c:	f043 0308 	orr.w	r3, r3, #8
 800d280:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d28a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d28c:	2301      	movs	r3, #1
 800d28e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800d292:	69bb      	ldr	r3, [r7, #24]
 800d294:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d00b      	beq.n	800d2b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800d29c:	6a3b      	ldr	r3, [r7, #32]
 800d29e:	f043 0302 	orr.w	r3, r3, #2
 800d2a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d2ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800d2ae:	2301      	movs	r3, #1
 800d2b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800d2b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d01c      	beq.n	800d2f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800d2bc:	68f8      	ldr	r0, [r7, #12]
 800d2be:	f7ff fe1e 	bl	800cefe <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	6859      	ldr	r1, [r3, #4]
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	681a      	ldr	r2, [r3, #0]
 800d2cc:	4b0d      	ldr	r3, [pc, #52]	@ (800d304 <I2C_IsErrorOccurred+0x1bc>)
 800d2ce:	400b      	ands	r3, r1
 800d2d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d2d6:	6a3b      	ldr	r3, [r7, #32]
 800d2d8:	431a      	orrs	r2, r3
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	2220      	movs	r2, #32
 800d2e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800d2f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3728      	adds	r7, #40	@ 0x28
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}
 800d302:	bf00      	nop
 800d304:	fe00e800 	.word	0xfe00e800

0800d308 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800d308:	b480      	push	{r7}
 800d30a:	b087      	sub	sp, #28
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	60f8      	str	r0, [r7, #12]
 800d310:	607b      	str	r3, [r7, #4]
 800d312:	460b      	mov	r3, r1
 800d314:	817b      	strh	r3, [r7, #10]
 800d316:	4613      	mov	r3, r2
 800d318:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d31a:	897b      	ldrh	r3, [r7, #10]
 800d31c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d320:	7a7b      	ldrb	r3, [r7, #9]
 800d322:	041b      	lsls	r3, r3, #16
 800d324:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d328:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800d32e:	6a3b      	ldr	r3, [r7, #32]
 800d330:	4313      	orrs	r3, r2
 800d332:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d336:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	685a      	ldr	r2, [r3, #4]
 800d33e:	6a3b      	ldr	r3, [r7, #32]
 800d340:	0d5b      	lsrs	r3, r3, #21
 800d342:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800d346:	4b08      	ldr	r3, [pc, #32]	@ (800d368 <I2C_TransferConfig+0x60>)
 800d348:	430b      	orrs	r3, r1
 800d34a:	43db      	mvns	r3, r3
 800d34c:	ea02 0103 	and.w	r1, r2, r3
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	697a      	ldr	r2, [r7, #20]
 800d356:	430a      	orrs	r2, r1
 800d358:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800d35a:	bf00      	nop
 800d35c:	371c      	adds	r7, #28
 800d35e:	46bd      	mov	sp, r7
 800d360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d364:	4770      	bx	lr
 800d366:	bf00      	nop
 800d368:	03ff63ff 	.word	0x03ff63ff

0800d36c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800d36c:	b480      	push	{r7}
 800d36e:	b085      	sub	sp, #20
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	460b      	mov	r3, r1
 800d376:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800d378:	2300      	movs	r3, #0
 800d37a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800d37c:	887b      	ldrh	r3, [r7, #2]
 800d37e:	f003 0301 	and.w	r3, r3, #1
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00f      	beq.n	800d3a6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800d38c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d394:	b2db      	uxtb	r3, r3
 800d396:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d39a:	2b28      	cmp	r3, #40	@ 0x28
 800d39c:	d003      	beq.n	800d3a6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800d3a4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800d3a6:	887b      	ldrh	r3, [r7, #2]
 800d3a8:	f003 0302 	and.w	r3, r3, #2
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d00f      	beq.n	800d3d0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800d3b6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d3be:	b2db      	uxtb	r3, r3
 800d3c0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d3c4:	2b28      	cmp	r3, #40	@ 0x28
 800d3c6:	d003      	beq.n	800d3d0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800d3ce:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800d3d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	da03      	bge.n	800d3e0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800d3de:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800d3e0:	887b      	ldrh	r3, [r7, #2]
 800d3e2:	2b10      	cmp	r3, #16
 800d3e4:	d103      	bne.n	800d3ee <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800d3ec:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800d3ee:	887b      	ldrh	r3, [r7, #2]
 800d3f0:	2b20      	cmp	r3, #32
 800d3f2:	d103      	bne.n	800d3fc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	f043 0320 	orr.w	r3, r3, #32
 800d3fa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800d3fc:	887b      	ldrh	r3, [r7, #2]
 800d3fe:	2b40      	cmp	r3, #64	@ 0x40
 800d400:	d103      	bne.n	800d40a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d408:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	6819      	ldr	r1, [r3, #0]
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	43da      	mvns	r2, r3
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	400a      	ands	r2, r1
 800d41a:	601a      	str	r2, [r3, #0]
}
 800d41c:	bf00      	nop
 800d41e:	3714      	adds	r7, #20
 800d420:	46bd      	mov	sp, r7
 800d422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d426:	4770      	bx	lr

0800d428 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d428:	b480      	push	{r7}
 800d42a:	b083      	sub	sp, #12
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
 800d430:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d438:	b2db      	uxtb	r3, r3
 800d43a:	2b20      	cmp	r3, #32
 800d43c:	d138      	bne.n	800d4b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d444:	2b01      	cmp	r3, #1
 800d446:	d101      	bne.n	800d44c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800d448:	2302      	movs	r3, #2
 800d44a:	e032      	b.n	800d4b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	2201      	movs	r2, #1
 800d450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2224      	movs	r2, #36	@ 0x24
 800d458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	681a      	ldr	r2, [r3, #0]
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	f022 0201 	bic.w	r2, r2, #1
 800d46a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	681a      	ldr	r2, [r3, #0]
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d47a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	6819      	ldr	r1, [r3, #0]
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	683a      	ldr	r2, [r7, #0]
 800d488:	430a      	orrs	r2, r1
 800d48a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	681a      	ldr	r2, [r3, #0]
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	f042 0201 	orr.w	r2, r2, #1
 800d49a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	2220      	movs	r2, #32
 800d4a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2200      	movs	r2, #0
 800d4a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	e000      	b.n	800d4b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d4b0:	2302      	movs	r3, #2
  }
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	370c      	adds	r7, #12
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4bc:	4770      	bx	lr

0800d4be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d4be:	b480      	push	{r7}
 800d4c0:	b085      	sub	sp, #20
 800d4c2:	af00      	add	r7, sp, #0
 800d4c4:	6078      	str	r0, [r7, #4]
 800d4c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d4ce:	b2db      	uxtb	r3, r3
 800d4d0:	2b20      	cmp	r3, #32
 800d4d2:	d139      	bne.n	800d548 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d4da:	2b01      	cmp	r3, #1
 800d4dc:	d101      	bne.n	800d4e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800d4de:	2302      	movs	r3, #2
 800d4e0:	e033      	b.n	800d54a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2201      	movs	r2, #1
 800d4e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2224      	movs	r2, #36	@ 0x24
 800d4ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	681a      	ldr	r2, [r3, #0]
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f022 0201 	bic.w	r2, r2, #1
 800d500:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d510:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	021b      	lsls	r3, r3, #8
 800d516:	68fa      	ldr	r2, [r7, #12]
 800d518:	4313      	orrs	r3, r2
 800d51a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	68fa      	ldr	r2, [r7, #12]
 800d522:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	681a      	ldr	r2, [r3, #0]
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	f042 0201 	orr.w	r2, r2, #1
 800d532:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	2220      	movs	r2, #32
 800d538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2200      	movs	r2, #0
 800d540:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d544:	2300      	movs	r3, #0
 800d546:	e000      	b.n	800d54a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800d548:	2302      	movs	r3, #2
  }
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	3714      	adds	r7, #20
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr
	...

0800d558 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d558:	b480      	push	{r7}
 800d55a:	b085      	sub	sp, #20
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d141      	bne.n	800d5ea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d566:	4b4b      	ldr	r3, [pc, #300]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d56e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d572:	d131      	bne.n	800d5d8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d574:	4b47      	ldr	r3, [pc, #284]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d57a:	4a46      	ldr	r2, [pc, #280]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d57c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d580:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d584:	4b43      	ldr	r3, [pc, #268]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d58c:	4a41      	ldr	r2, [pc, #260]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d58e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d592:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d594:	4b40      	ldr	r3, [pc, #256]	@ (800d698 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	2232      	movs	r2, #50	@ 0x32
 800d59a:	fb02 f303 	mul.w	r3, r2, r3
 800d59e:	4a3f      	ldr	r2, [pc, #252]	@ (800d69c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d5a0:	fba2 2303 	umull	r2, r3, r2, r3
 800d5a4:	0c9b      	lsrs	r3, r3, #18
 800d5a6:	3301      	adds	r3, #1
 800d5a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d5aa:	e002      	b.n	800d5b2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	3b01      	subs	r3, #1
 800d5b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d5b2:	4b38      	ldr	r3, [pc, #224]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5b4:	695b      	ldr	r3, [r3, #20]
 800d5b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d5ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d5be:	d102      	bne.n	800d5c6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d1f2      	bne.n	800d5ac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d5c6:	4b33      	ldr	r3, [pc, #204]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5c8:	695b      	ldr	r3, [r3, #20]
 800d5ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d5ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d5d2:	d158      	bne.n	800d686 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d5d4:	2303      	movs	r3, #3
 800d5d6:	e057      	b.n	800d688 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d5d8:	4b2e      	ldr	r3, [pc, #184]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d5de:	4a2d      	ldr	r2, [pc, #180]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d5e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d5e8:	e04d      	b.n	800d686 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d5f0:	d141      	bne.n	800d676 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d5f2:	4b28      	ldr	r3, [pc, #160]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d5fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d5fe:	d131      	bne.n	800d664 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d600:	4b24      	ldr	r3, [pc, #144]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d606:	4a23      	ldr	r2, [pc, #140]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d60c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d610:	4b20      	ldr	r3, [pc, #128]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d618:	4a1e      	ldr	r2, [pc, #120]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d61a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d61e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d620:	4b1d      	ldr	r3, [pc, #116]	@ (800d698 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	2232      	movs	r2, #50	@ 0x32
 800d626:	fb02 f303 	mul.w	r3, r2, r3
 800d62a:	4a1c      	ldr	r2, [pc, #112]	@ (800d69c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d62c:	fba2 2303 	umull	r2, r3, r2, r3
 800d630:	0c9b      	lsrs	r3, r3, #18
 800d632:	3301      	adds	r3, #1
 800d634:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d636:	e002      	b.n	800d63e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	3b01      	subs	r3, #1
 800d63c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d63e:	4b15      	ldr	r3, [pc, #84]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d640:	695b      	ldr	r3, [r3, #20]
 800d642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d64a:	d102      	bne.n	800d652 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d1f2      	bne.n	800d638 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d652:	4b10      	ldr	r3, [pc, #64]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d654:	695b      	ldr	r3, [r3, #20]
 800d656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d65a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d65e:	d112      	bne.n	800d686 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d660:	2303      	movs	r3, #3
 800d662:	e011      	b.n	800d688 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d664:	4b0b      	ldr	r3, [pc, #44]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d66a:	4a0a      	ldr	r2, [pc, #40]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d66c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d670:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d674:	e007      	b.n	800d686 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d676:	4b07      	ldr	r3, [pc, #28]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d67e:	4a05      	ldr	r2, [pc, #20]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d680:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d684:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d686:	2300      	movs	r3, #0
}
 800d688:	4618      	mov	r0, r3
 800d68a:	3714      	adds	r7, #20
 800d68c:	46bd      	mov	sp, r7
 800d68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d692:	4770      	bx	lr
 800d694:	40007000 	.word	0x40007000
 800d698:	20000078 	.word	0x20000078
 800d69c:	431bde83 	.word	0x431bde83

0800d6a0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d6a4:	4b05      	ldr	r3, [pc, #20]	@ (800d6bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d6a6:	689b      	ldr	r3, [r3, #8]
 800d6a8:	4a04      	ldr	r2, [pc, #16]	@ (800d6bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d6aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d6ae:	6093      	str	r3, [r2, #8]
}
 800d6b0:	bf00      	nop
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b8:	4770      	bx	lr
 800d6ba:	bf00      	nop
 800d6bc:	40007000 	.word	0x40007000

0800d6c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b088      	sub	sp, #32
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d101      	bne.n	800d6d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	e2fe      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	f003 0301 	and.w	r3, r3, #1
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d075      	beq.n	800d7ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d6de:	4b97      	ldr	r3, [pc, #604]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d6e0:	689b      	ldr	r3, [r3, #8]
 800d6e2:	f003 030c 	and.w	r3, r3, #12
 800d6e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d6e8:	4b94      	ldr	r3, [pc, #592]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d6ea:	68db      	ldr	r3, [r3, #12]
 800d6ec:	f003 0303 	and.w	r3, r3, #3
 800d6f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d6f2:	69bb      	ldr	r3, [r7, #24]
 800d6f4:	2b0c      	cmp	r3, #12
 800d6f6:	d102      	bne.n	800d6fe <HAL_RCC_OscConfig+0x3e>
 800d6f8:	697b      	ldr	r3, [r7, #20]
 800d6fa:	2b03      	cmp	r3, #3
 800d6fc:	d002      	beq.n	800d704 <HAL_RCC_OscConfig+0x44>
 800d6fe:	69bb      	ldr	r3, [r7, #24]
 800d700:	2b08      	cmp	r3, #8
 800d702:	d10b      	bne.n	800d71c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d704:	4b8d      	ldr	r3, [pc, #564]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d05b      	beq.n	800d7c8 <HAL_RCC_OscConfig+0x108>
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	685b      	ldr	r3, [r3, #4]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d157      	bne.n	800d7c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d718:	2301      	movs	r3, #1
 800d71a:	e2d9      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	685b      	ldr	r3, [r3, #4]
 800d720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d724:	d106      	bne.n	800d734 <HAL_RCC_OscConfig+0x74>
 800d726:	4b85      	ldr	r3, [pc, #532]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4a84      	ldr	r2, [pc, #528]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d72c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d730:	6013      	str	r3, [r2, #0]
 800d732:	e01d      	b.n	800d770 <HAL_RCC_OscConfig+0xb0>
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	685b      	ldr	r3, [r3, #4]
 800d738:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d73c:	d10c      	bne.n	800d758 <HAL_RCC_OscConfig+0x98>
 800d73e:	4b7f      	ldr	r3, [pc, #508]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	4a7e      	ldr	r2, [pc, #504]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d744:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d748:	6013      	str	r3, [r2, #0]
 800d74a:	4b7c      	ldr	r3, [pc, #496]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a7b      	ldr	r2, [pc, #492]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d754:	6013      	str	r3, [r2, #0]
 800d756:	e00b      	b.n	800d770 <HAL_RCC_OscConfig+0xb0>
 800d758:	4b78      	ldr	r3, [pc, #480]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4a77      	ldr	r2, [pc, #476]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d75e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d762:	6013      	str	r3, [r2, #0]
 800d764:	4b75      	ldr	r3, [pc, #468]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	4a74      	ldr	r2, [pc, #464]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d76a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d76e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	2b00      	cmp	r3, #0
 800d776:	d013      	beq.n	800d7a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d778:	f7fc fff8 	bl	800a76c <HAL_GetTick>
 800d77c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d77e:	e008      	b.n	800d792 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d780:	f7fc fff4 	bl	800a76c <HAL_GetTick>
 800d784:	4602      	mov	r2, r0
 800d786:	693b      	ldr	r3, [r7, #16]
 800d788:	1ad3      	subs	r3, r2, r3
 800d78a:	2b64      	cmp	r3, #100	@ 0x64
 800d78c:	d901      	bls.n	800d792 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d78e:	2303      	movs	r3, #3
 800d790:	e29e      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d792:	4b6a      	ldr	r3, [pc, #424]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d0f0      	beq.n	800d780 <HAL_RCC_OscConfig+0xc0>
 800d79e:	e014      	b.n	800d7ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7a0:	f7fc ffe4 	bl	800a76c <HAL_GetTick>
 800d7a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d7a6:	e008      	b.n	800d7ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d7a8:	f7fc ffe0 	bl	800a76c <HAL_GetTick>
 800d7ac:	4602      	mov	r2, r0
 800d7ae:	693b      	ldr	r3, [r7, #16]
 800d7b0:	1ad3      	subs	r3, r2, r3
 800d7b2:	2b64      	cmp	r3, #100	@ 0x64
 800d7b4:	d901      	bls.n	800d7ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d7b6:	2303      	movs	r3, #3
 800d7b8:	e28a      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d7ba:	4b60      	ldr	r3, [pc, #384]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d1f0      	bne.n	800d7a8 <HAL_RCC_OscConfig+0xe8>
 800d7c6:	e000      	b.n	800d7ca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d7c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	f003 0302 	and.w	r3, r3, #2
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d075      	beq.n	800d8c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d7d6:	4b59      	ldr	r3, [pc, #356]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d7d8:	689b      	ldr	r3, [r3, #8]
 800d7da:	f003 030c 	and.w	r3, r3, #12
 800d7de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d7e0:	4b56      	ldr	r3, [pc, #344]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d7e2:	68db      	ldr	r3, [r3, #12]
 800d7e4:	f003 0303 	and.w	r3, r3, #3
 800d7e8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d7ea:	69bb      	ldr	r3, [r7, #24]
 800d7ec:	2b0c      	cmp	r3, #12
 800d7ee:	d102      	bne.n	800d7f6 <HAL_RCC_OscConfig+0x136>
 800d7f0:	697b      	ldr	r3, [r7, #20]
 800d7f2:	2b02      	cmp	r3, #2
 800d7f4:	d002      	beq.n	800d7fc <HAL_RCC_OscConfig+0x13c>
 800d7f6:	69bb      	ldr	r3, [r7, #24]
 800d7f8:	2b04      	cmp	r3, #4
 800d7fa:	d11f      	bne.n	800d83c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d7fc:	4b4f      	ldr	r3, [pc, #316]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d804:	2b00      	cmp	r3, #0
 800d806:	d005      	beq.n	800d814 <HAL_RCC_OscConfig+0x154>
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	68db      	ldr	r3, [r3, #12]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d101      	bne.n	800d814 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d810:	2301      	movs	r3, #1
 800d812:	e25d      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d814:	4b49      	ldr	r3, [pc, #292]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d816:	685b      	ldr	r3, [r3, #4]
 800d818:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	691b      	ldr	r3, [r3, #16]
 800d820:	061b      	lsls	r3, r3, #24
 800d822:	4946      	ldr	r1, [pc, #280]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d824:	4313      	orrs	r3, r2
 800d826:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d828:	4b45      	ldr	r3, [pc, #276]	@ (800d940 <HAL_RCC_OscConfig+0x280>)
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	4618      	mov	r0, r3
 800d82e:	f7fc ff51 	bl	800a6d4 <HAL_InitTick>
 800d832:	4603      	mov	r3, r0
 800d834:	2b00      	cmp	r3, #0
 800d836:	d043      	beq.n	800d8c0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d838:	2301      	movs	r3, #1
 800d83a:	e249      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	68db      	ldr	r3, [r3, #12]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d023      	beq.n	800d88c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d844:	4b3d      	ldr	r3, [pc, #244]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4a3c      	ldr	r2, [pc, #240]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d84a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d84e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d850:	f7fc ff8c 	bl	800a76c <HAL_GetTick>
 800d854:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d856:	e008      	b.n	800d86a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d858:	f7fc ff88 	bl	800a76c <HAL_GetTick>
 800d85c:	4602      	mov	r2, r0
 800d85e:	693b      	ldr	r3, [r7, #16]
 800d860:	1ad3      	subs	r3, r2, r3
 800d862:	2b02      	cmp	r3, #2
 800d864:	d901      	bls.n	800d86a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d866:	2303      	movs	r3, #3
 800d868:	e232      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d86a:	4b34      	ldr	r3, [pc, #208]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d872:	2b00      	cmp	r3, #0
 800d874:	d0f0      	beq.n	800d858 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d876:	4b31      	ldr	r3, [pc, #196]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d878:	685b      	ldr	r3, [r3, #4]
 800d87a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	691b      	ldr	r3, [r3, #16]
 800d882:	061b      	lsls	r3, r3, #24
 800d884:	492d      	ldr	r1, [pc, #180]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d886:	4313      	orrs	r3, r2
 800d888:	604b      	str	r3, [r1, #4]
 800d88a:	e01a      	b.n	800d8c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d88c:	4b2b      	ldr	r3, [pc, #172]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	4a2a      	ldr	r2, [pc, #168]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d892:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d898:	f7fc ff68 	bl	800a76c <HAL_GetTick>
 800d89c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d89e:	e008      	b.n	800d8b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d8a0:	f7fc ff64 	bl	800a76c <HAL_GetTick>
 800d8a4:	4602      	mov	r2, r0
 800d8a6:	693b      	ldr	r3, [r7, #16]
 800d8a8:	1ad3      	subs	r3, r2, r3
 800d8aa:	2b02      	cmp	r3, #2
 800d8ac:	d901      	bls.n	800d8b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d8ae:	2303      	movs	r3, #3
 800d8b0:	e20e      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d8b2:	4b22      	ldr	r3, [pc, #136]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d1f0      	bne.n	800d8a0 <HAL_RCC_OscConfig+0x1e0>
 800d8be:	e000      	b.n	800d8c2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d8c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	f003 0308 	and.w	r3, r3, #8
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d041      	beq.n	800d952 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	695b      	ldr	r3, [r3, #20]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d01c      	beq.n	800d910 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d8d6:	4b19      	ldr	r3, [pc, #100]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d8d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d8dc:	4a17      	ldr	r2, [pc, #92]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d8de:	f043 0301 	orr.w	r3, r3, #1
 800d8e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d8e6:	f7fc ff41 	bl	800a76c <HAL_GetTick>
 800d8ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d8ec:	e008      	b.n	800d900 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d8ee:	f7fc ff3d 	bl	800a76c <HAL_GetTick>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	693b      	ldr	r3, [r7, #16]
 800d8f6:	1ad3      	subs	r3, r2, r3
 800d8f8:	2b02      	cmp	r3, #2
 800d8fa:	d901      	bls.n	800d900 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d8fc:	2303      	movs	r3, #3
 800d8fe:	e1e7      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d900:	4b0e      	ldr	r3, [pc, #56]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d906:	f003 0302 	and.w	r3, r3, #2
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d0ef      	beq.n	800d8ee <HAL_RCC_OscConfig+0x22e>
 800d90e:	e020      	b.n	800d952 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d910:	4b0a      	ldr	r3, [pc, #40]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d912:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d916:	4a09      	ldr	r2, [pc, #36]	@ (800d93c <HAL_RCC_OscConfig+0x27c>)
 800d918:	f023 0301 	bic.w	r3, r3, #1
 800d91c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d920:	f7fc ff24 	bl	800a76c <HAL_GetTick>
 800d924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d926:	e00d      	b.n	800d944 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d928:	f7fc ff20 	bl	800a76c <HAL_GetTick>
 800d92c:	4602      	mov	r2, r0
 800d92e:	693b      	ldr	r3, [r7, #16]
 800d930:	1ad3      	subs	r3, r2, r3
 800d932:	2b02      	cmp	r3, #2
 800d934:	d906      	bls.n	800d944 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d936:	2303      	movs	r3, #3
 800d938:	e1ca      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
 800d93a:	bf00      	nop
 800d93c:	40021000 	.word	0x40021000
 800d940:	2000007c 	.word	0x2000007c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d944:	4b8c      	ldr	r3, [pc, #560]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d946:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d94a:	f003 0302 	and.w	r3, r3, #2
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d1ea      	bne.n	800d928 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f003 0304 	and.w	r3, r3, #4
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	f000 80a6 	beq.w	800daac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d960:	2300      	movs	r3, #0
 800d962:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d964:	4b84      	ldr	r3, [pc, #528]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d968:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d101      	bne.n	800d974 <HAL_RCC_OscConfig+0x2b4>
 800d970:	2301      	movs	r3, #1
 800d972:	e000      	b.n	800d976 <HAL_RCC_OscConfig+0x2b6>
 800d974:	2300      	movs	r3, #0
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00d      	beq.n	800d996 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d97a:	4b7f      	ldr	r3, [pc, #508]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d97c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d97e:	4a7e      	ldr	r2, [pc, #504]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d984:	6593      	str	r3, [r2, #88]	@ 0x58
 800d986:	4b7c      	ldr	r3, [pc, #496]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d98a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d98e:	60fb      	str	r3, [r7, #12]
 800d990:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d992:	2301      	movs	r3, #1
 800d994:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d996:	4b79      	ldr	r3, [pc, #484]	@ (800db7c <HAL_RCC_OscConfig+0x4bc>)
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d118      	bne.n	800d9d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d9a2:	4b76      	ldr	r3, [pc, #472]	@ (800db7c <HAL_RCC_OscConfig+0x4bc>)
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	4a75      	ldr	r2, [pc, #468]	@ (800db7c <HAL_RCC_OscConfig+0x4bc>)
 800d9a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d9ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d9ae:	f7fc fedd 	bl	800a76c <HAL_GetTick>
 800d9b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d9b4:	e008      	b.n	800d9c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d9b6:	f7fc fed9 	bl	800a76c <HAL_GetTick>
 800d9ba:	4602      	mov	r2, r0
 800d9bc:	693b      	ldr	r3, [r7, #16]
 800d9be:	1ad3      	subs	r3, r2, r3
 800d9c0:	2b02      	cmp	r3, #2
 800d9c2:	d901      	bls.n	800d9c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d9c4:	2303      	movs	r3, #3
 800d9c6:	e183      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d9c8:	4b6c      	ldr	r3, [pc, #432]	@ (800db7c <HAL_RCC_OscConfig+0x4bc>)
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d0f0      	beq.n	800d9b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	689b      	ldr	r3, [r3, #8]
 800d9d8:	2b01      	cmp	r3, #1
 800d9da:	d108      	bne.n	800d9ee <HAL_RCC_OscConfig+0x32e>
 800d9dc:	4b66      	ldr	r3, [pc, #408]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d9de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9e2:	4a65      	ldr	r2, [pc, #404]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d9e4:	f043 0301 	orr.w	r3, r3, #1
 800d9e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d9ec:	e024      	b.n	800da38 <HAL_RCC_OscConfig+0x378>
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	689b      	ldr	r3, [r3, #8]
 800d9f2:	2b05      	cmp	r3, #5
 800d9f4:	d110      	bne.n	800da18 <HAL_RCC_OscConfig+0x358>
 800d9f6:	4b60      	ldr	r3, [pc, #384]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d9f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9fc:	4a5e      	ldr	r2, [pc, #376]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800d9fe:	f043 0304 	orr.w	r3, r3, #4
 800da02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da06:	4b5c      	ldr	r3, [pc, #368]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800da08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da0c:	4a5a      	ldr	r2, [pc, #360]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800da0e:	f043 0301 	orr.w	r3, r3, #1
 800da12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da16:	e00f      	b.n	800da38 <HAL_RCC_OscConfig+0x378>
 800da18:	4b57      	ldr	r3, [pc, #348]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800da1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da1e:	4a56      	ldr	r2, [pc, #344]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800da20:	f023 0301 	bic.w	r3, r3, #1
 800da24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800da28:	4b53      	ldr	r3, [pc, #332]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800da2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da2e:	4a52      	ldr	r2, [pc, #328]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800da30:	f023 0304 	bic.w	r3, r3, #4
 800da34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	689b      	ldr	r3, [r3, #8]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d016      	beq.n	800da6e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800da40:	f7fc fe94 	bl	800a76c <HAL_GetTick>
 800da44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800da46:	e00a      	b.n	800da5e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800da48:	f7fc fe90 	bl	800a76c <HAL_GetTick>
 800da4c:	4602      	mov	r2, r0
 800da4e:	693b      	ldr	r3, [r7, #16]
 800da50:	1ad3      	subs	r3, r2, r3
 800da52:	f241 3288 	movw	r2, #5000	@ 0x1388
 800da56:	4293      	cmp	r3, r2
 800da58:	d901      	bls.n	800da5e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800da5a:	2303      	movs	r3, #3
 800da5c:	e138      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800da5e:	4b46      	ldr	r3, [pc, #280]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800da60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da64:	f003 0302 	and.w	r3, r3, #2
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d0ed      	beq.n	800da48 <HAL_RCC_OscConfig+0x388>
 800da6c:	e015      	b.n	800da9a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800da6e:	f7fc fe7d 	bl	800a76c <HAL_GetTick>
 800da72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800da74:	e00a      	b.n	800da8c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800da76:	f7fc fe79 	bl	800a76c <HAL_GetTick>
 800da7a:	4602      	mov	r2, r0
 800da7c:	693b      	ldr	r3, [r7, #16]
 800da7e:	1ad3      	subs	r3, r2, r3
 800da80:	f241 3288 	movw	r2, #5000	@ 0x1388
 800da84:	4293      	cmp	r3, r2
 800da86:	d901      	bls.n	800da8c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800da88:	2303      	movs	r3, #3
 800da8a:	e121      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800da8c:	4b3a      	ldr	r3, [pc, #232]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800da8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da92:	f003 0302 	and.w	r3, r3, #2
 800da96:	2b00      	cmp	r3, #0
 800da98:	d1ed      	bne.n	800da76 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800da9a:	7ffb      	ldrb	r3, [r7, #31]
 800da9c:	2b01      	cmp	r3, #1
 800da9e:	d105      	bne.n	800daac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800daa0:	4b35      	ldr	r3, [pc, #212]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800daa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800daa4:	4a34      	ldr	r2, [pc, #208]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800daa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800daaa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	f003 0320 	and.w	r3, r3, #32
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d03c      	beq.n	800db32 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	699b      	ldr	r3, [r3, #24]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d01c      	beq.n	800dafa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800dac0:	4b2d      	ldr	r3, [pc, #180]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800dac2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dac6:	4a2c      	ldr	r2, [pc, #176]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800dac8:	f043 0301 	orr.w	r3, r3, #1
 800dacc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dad0:	f7fc fe4c 	bl	800a76c <HAL_GetTick>
 800dad4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800dad6:	e008      	b.n	800daea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dad8:	f7fc fe48 	bl	800a76c <HAL_GetTick>
 800dadc:	4602      	mov	r2, r0
 800dade:	693b      	ldr	r3, [r7, #16]
 800dae0:	1ad3      	subs	r3, r2, r3
 800dae2:	2b02      	cmp	r3, #2
 800dae4:	d901      	bls.n	800daea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800dae6:	2303      	movs	r3, #3
 800dae8:	e0f2      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800daea:	4b23      	ldr	r3, [pc, #140]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800daec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800daf0:	f003 0302 	and.w	r3, r3, #2
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d0ef      	beq.n	800dad8 <HAL_RCC_OscConfig+0x418>
 800daf8:	e01b      	b.n	800db32 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800dafa:	4b1f      	ldr	r3, [pc, #124]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800dafc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db00:	4a1d      	ldr	r2, [pc, #116]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800db02:	f023 0301 	bic.w	r3, r3, #1
 800db06:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db0a:	f7fc fe2f 	bl	800a76c <HAL_GetTick>
 800db0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800db10:	e008      	b.n	800db24 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800db12:	f7fc fe2b 	bl	800a76c <HAL_GetTick>
 800db16:	4602      	mov	r2, r0
 800db18:	693b      	ldr	r3, [r7, #16]
 800db1a:	1ad3      	subs	r3, r2, r3
 800db1c:	2b02      	cmp	r3, #2
 800db1e:	d901      	bls.n	800db24 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800db20:	2303      	movs	r3, #3
 800db22:	e0d5      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800db24:	4b14      	ldr	r3, [pc, #80]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800db26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db2a:	f003 0302 	and.w	r3, r3, #2
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d1ef      	bne.n	800db12 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	69db      	ldr	r3, [r3, #28]
 800db36:	2b00      	cmp	r3, #0
 800db38:	f000 80c9 	beq.w	800dcce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800db3c:	4b0e      	ldr	r3, [pc, #56]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800db3e:	689b      	ldr	r3, [r3, #8]
 800db40:	f003 030c 	and.w	r3, r3, #12
 800db44:	2b0c      	cmp	r3, #12
 800db46:	f000 8083 	beq.w	800dc50 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	69db      	ldr	r3, [r3, #28]
 800db4e:	2b02      	cmp	r3, #2
 800db50:	d15e      	bne.n	800dc10 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800db52:	4b09      	ldr	r3, [pc, #36]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	4a08      	ldr	r2, [pc, #32]	@ (800db78 <HAL_RCC_OscConfig+0x4b8>)
 800db58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800db5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db5e:	f7fc fe05 	bl	800a76c <HAL_GetTick>
 800db62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800db64:	e00c      	b.n	800db80 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800db66:	f7fc fe01 	bl	800a76c <HAL_GetTick>
 800db6a:	4602      	mov	r2, r0
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	1ad3      	subs	r3, r2, r3
 800db70:	2b02      	cmp	r3, #2
 800db72:	d905      	bls.n	800db80 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800db74:	2303      	movs	r3, #3
 800db76:	e0ab      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
 800db78:	40021000 	.word	0x40021000
 800db7c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800db80:	4b55      	ldr	r3, [pc, #340]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d1ec      	bne.n	800db66 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800db8c:	4b52      	ldr	r3, [pc, #328]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800db8e:	68da      	ldr	r2, [r3, #12]
 800db90:	4b52      	ldr	r3, [pc, #328]	@ (800dcdc <HAL_RCC_OscConfig+0x61c>)
 800db92:	4013      	ands	r3, r2
 800db94:	687a      	ldr	r2, [r7, #4]
 800db96:	6a11      	ldr	r1, [r2, #32]
 800db98:	687a      	ldr	r2, [r7, #4]
 800db9a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800db9c:	3a01      	subs	r2, #1
 800db9e:	0112      	lsls	r2, r2, #4
 800dba0:	4311      	orrs	r1, r2
 800dba2:	687a      	ldr	r2, [r7, #4]
 800dba4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800dba6:	0212      	lsls	r2, r2, #8
 800dba8:	4311      	orrs	r1, r2
 800dbaa:	687a      	ldr	r2, [r7, #4]
 800dbac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800dbae:	0852      	lsrs	r2, r2, #1
 800dbb0:	3a01      	subs	r2, #1
 800dbb2:	0552      	lsls	r2, r2, #21
 800dbb4:	4311      	orrs	r1, r2
 800dbb6:	687a      	ldr	r2, [r7, #4]
 800dbb8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800dbba:	0852      	lsrs	r2, r2, #1
 800dbbc:	3a01      	subs	r2, #1
 800dbbe:	0652      	lsls	r2, r2, #25
 800dbc0:	4311      	orrs	r1, r2
 800dbc2:	687a      	ldr	r2, [r7, #4]
 800dbc4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800dbc6:	06d2      	lsls	r2, r2, #27
 800dbc8:	430a      	orrs	r2, r1
 800dbca:	4943      	ldr	r1, [pc, #268]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dbcc:	4313      	orrs	r3, r2
 800dbce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dbd0:	4b41      	ldr	r3, [pc, #260]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4a40      	ldr	r2, [pc, #256]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dbd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dbda:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800dbdc:	4b3e      	ldr	r3, [pc, #248]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dbde:	68db      	ldr	r3, [r3, #12]
 800dbe0:	4a3d      	ldr	r2, [pc, #244]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dbe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dbe6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbe8:	f7fc fdc0 	bl	800a76c <HAL_GetTick>
 800dbec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dbee:	e008      	b.n	800dc02 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dbf0:	f7fc fdbc 	bl	800a76c <HAL_GetTick>
 800dbf4:	4602      	mov	r2, r0
 800dbf6:	693b      	ldr	r3, [r7, #16]
 800dbf8:	1ad3      	subs	r3, r2, r3
 800dbfa:	2b02      	cmp	r3, #2
 800dbfc:	d901      	bls.n	800dc02 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800dbfe:	2303      	movs	r3, #3
 800dc00:	e066      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc02:	4b35      	ldr	r3, [pc, #212]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d0f0      	beq.n	800dbf0 <HAL_RCC_OscConfig+0x530>
 800dc0e:	e05e      	b.n	800dcce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dc10:	4b31      	ldr	r3, [pc, #196]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	4a30      	ldr	r2, [pc, #192]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dc16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dc1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc1c:	f7fc fda6 	bl	800a76c <HAL_GetTick>
 800dc20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc22:	e008      	b.n	800dc36 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc24:	f7fc fda2 	bl	800a76c <HAL_GetTick>
 800dc28:	4602      	mov	r2, r0
 800dc2a:	693b      	ldr	r3, [r7, #16]
 800dc2c:	1ad3      	subs	r3, r2, r3
 800dc2e:	2b02      	cmp	r3, #2
 800dc30:	d901      	bls.n	800dc36 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800dc32:	2303      	movs	r3, #3
 800dc34:	e04c      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc36:	4b28      	ldr	r3, [pc, #160]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d1f0      	bne.n	800dc24 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800dc42:	4b25      	ldr	r3, [pc, #148]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dc44:	68da      	ldr	r2, [r3, #12]
 800dc46:	4924      	ldr	r1, [pc, #144]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dc48:	4b25      	ldr	r3, [pc, #148]	@ (800dce0 <HAL_RCC_OscConfig+0x620>)
 800dc4a:	4013      	ands	r3, r2
 800dc4c:	60cb      	str	r3, [r1, #12]
 800dc4e:	e03e      	b.n	800dcce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	69db      	ldr	r3, [r3, #28]
 800dc54:	2b01      	cmp	r3, #1
 800dc56:	d101      	bne.n	800dc5c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800dc58:	2301      	movs	r3, #1
 800dc5a:	e039      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800dc5c:	4b1e      	ldr	r3, [pc, #120]	@ (800dcd8 <HAL_RCC_OscConfig+0x618>)
 800dc5e:	68db      	ldr	r3, [r3, #12]
 800dc60:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc62:	697b      	ldr	r3, [r7, #20]
 800dc64:	f003 0203 	and.w	r2, r3, #3
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	6a1b      	ldr	r3, [r3, #32]
 800dc6c:	429a      	cmp	r2, r3
 800dc6e:	d12c      	bne.n	800dcca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dc70:	697b      	ldr	r3, [r7, #20]
 800dc72:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc7a:	3b01      	subs	r3, #1
 800dc7c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dc7e:	429a      	cmp	r2, r3
 800dc80:	d123      	bne.n	800dcca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc8c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	d11b      	bne.n	800dcca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dc92:	697b      	ldr	r3, [r7, #20]
 800dc94:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc9c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d113      	bne.n	800dcca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dca2:	697b      	ldr	r3, [r7, #20]
 800dca4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcac:	085b      	lsrs	r3, r3, #1
 800dcae:	3b01      	subs	r3, #1
 800dcb0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	d109      	bne.n	800dcca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800dcb6:	697b      	ldr	r3, [r7, #20]
 800dcb8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcc0:	085b      	lsrs	r3, r3, #1
 800dcc2:	3b01      	subs	r3, #1
 800dcc4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d001      	beq.n	800dcce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800dcca:	2301      	movs	r3, #1
 800dccc:	e000      	b.n	800dcd0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800dcce:	2300      	movs	r3, #0
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3720      	adds	r7, #32
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	40021000 	.word	0x40021000
 800dcdc:	019f800c 	.word	0x019f800c
 800dce0:	feeefffc 	.word	0xfeeefffc

0800dce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b086      	sub	sp, #24
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800dcee:	2300      	movs	r3, #0
 800dcf0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d101      	bne.n	800dcfc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	e11e      	b.n	800df3a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dcfc:	4b91      	ldr	r3, [pc, #580]	@ (800df44 <HAL_RCC_ClockConfig+0x260>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	f003 030f 	and.w	r3, r3, #15
 800dd04:	683a      	ldr	r2, [r7, #0]
 800dd06:	429a      	cmp	r2, r3
 800dd08:	d910      	bls.n	800dd2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dd0a:	4b8e      	ldr	r3, [pc, #568]	@ (800df44 <HAL_RCC_ClockConfig+0x260>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f023 020f 	bic.w	r2, r3, #15
 800dd12:	498c      	ldr	r1, [pc, #560]	@ (800df44 <HAL_RCC_ClockConfig+0x260>)
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	4313      	orrs	r3, r2
 800dd18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd1a:	4b8a      	ldr	r3, [pc, #552]	@ (800df44 <HAL_RCC_ClockConfig+0x260>)
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	f003 030f 	and.w	r3, r3, #15
 800dd22:	683a      	ldr	r2, [r7, #0]
 800dd24:	429a      	cmp	r2, r3
 800dd26:	d001      	beq.n	800dd2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800dd28:	2301      	movs	r3, #1
 800dd2a:	e106      	b.n	800df3a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f003 0301 	and.w	r3, r3, #1
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d073      	beq.n	800de20 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	685b      	ldr	r3, [r3, #4]
 800dd3c:	2b03      	cmp	r3, #3
 800dd3e:	d129      	bne.n	800dd94 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dd40:	4b81      	ldr	r3, [pc, #516]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d101      	bne.n	800dd50 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	e0f4      	b.n	800df3a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800dd50:	f000 f99e 	bl	800e090 <RCC_GetSysClockFreqFromPLLSource>
 800dd54:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800dd56:	693b      	ldr	r3, [r7, #16]
 800dd58:	4a7c      	ldr	r2, [pc, #496]	@ (800df4c <HAL_RCC_ClockConfig+0x268>)
 800dd5a:	4293      	cmp	r3, r2
 800dd5c:	d93f      	bls.n	800ddde <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dd5e:	4b7a      	ldr	r3, [pc, #488]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800dd60:	689b      	ldr	r3, [r3, #8]
 800dd62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d009      	beq.n	800dd7e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d033      	beq.n	800ddde <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d12f      	bne.n	800ddde <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dd7e:	4b72      	ldr	r3, [pc, #456]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800dd80:	689b      	ldr	r3, [r3, #8]
 800dd82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dd86:	4a70      	ldr	r2, [pc, #448]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800dd88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd8c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800dd8e:	2380      	movs	r3, #128	@ 0x80
 800dd90:	617b      	str	r3, [r7, #20]
 800dd92:	e024      	b.n	800ddde <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	685b      	ldr	r3, [r3, #4]
 800dd98:	2b02      	cmp	r3, #2
 800dd9a:	d107      	bne.n	800ddac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dd9c:	4b6a      	ldr	r3, [pc, #424]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d109      	bne.n	800ddbc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dda8:	2301      	movs	r3, #1
 800ddaa:	e0c6      	b.n	800df3a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ddac:	4b66      	ldr	r3, [pc, #408]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d101      	bne.n	800ddbc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ddb8:	2301      	movs	r3, #1
 800ddba:	e0be      	b.n	800df3a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800ddbc:	f000 f8ce 	bl	800df5c <HAL_RCC_GetSysClockFreq>
 800ddc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	4a61      	ldr	r2, [pc, #388]	@ (800df4c <HAL_RCC_ClockConfig+0x268>)
 800ddc6:	4293      	cmp	r3, r2
 800ddc8:	d909      	bls.n	800ddde <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ddca:	4b5f      	ldr	r3, [pc, #380]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800ddcc:	689b      	ldr	r3, [r3, #8]
 800ddce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ddd2:	4a5d      	ldr	r2, [pc, #372]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800ddd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddd8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ddda:	2380      	movs	r3, #128	@ 0x80
 800dddc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ddde:	4b5a      	ldr	r3, [pc, #360]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800dde0:	689b      	ldr	r3, [r3, #8]
 800dde2:	f023 0203 	bic.w	r2, r3, #3
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	685b      	ldr	r3, [r3, #4]
 800ddea:	4957      	ldr	r1, [pc, #348]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800ddec:	4313      	orrs	r3, r2
 800ddee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ddf0:	f7fc fcbc 	bl	800a76c <HAL_GetTick>
 800ddf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ddf6:	e00a      	b.n	800de0e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ddf8:	f7fc fcb8 	bl	800a76c <HAL_GetTick>
 800ddfc:	4602      	mov	r2, r0
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	1ad3      	subs	r3, r2, r3
 800de02:	f241 3288 	movw	r2, #5000	@ 0x1388
 800de06:	4293      	cmp	r3, r2
 800de08:	d901      	bls.n	800de0e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800de0a:	2303      	movs	r3, #3
 800de0c:	e095      	b.n	800df3a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800de0e:	4b4e      	ldr	r3, [pc, #312]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de10:	689b      	ldr	r3, [r3, #8]
 800de12:	f003 020c 	and.w	r2, r3, #12
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	685b      	ldr	r3, [r3, #4]
 800de1a:	009b      	lsls	r3, r3, #2
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d1eb      	bne.n	800ddf8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	f003 0302 	and.w	r3, r3, #2
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d023      	beq.n	800de74 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	f003 0304 	and.w	r3, r3, #4
 800de34:	2b00      	cmp	r3, #0
 800de36:	d005      	beq.n	800de44 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800de38:	4b43      	ldr	r3, [pc, #268]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de3a:	689b      	ldr	r3, [r3, #8]
 800de3c:	4a42      	ldr	r2, [pc, #264]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800de42:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	f003 0308 	and.w	r3, r3, #8
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d007      	beq.n	800de60 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800de50:	4b3d      	ldr	r3, [pc, #244]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de52:	689b      	ldr	r3, [r3, #8]
 800de54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800de58:	4a3b      	ldr	r2, [pc, #236]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800de5e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800de60:	4b39      	ldr	r3, [pc, #228]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de62:	689b      	ldr	r3, [r3, #8]
 800de64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	689b      	ldr	r3, [r3, #8]
 800de6c:	4936      	ldr	r1, [pc, #216]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de6e:	4313      	orrs	r3, r2
 800de70:	608b      	str	r3, [r1, #8]
 800de72:	e008      	b.n	800de86 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800de74:	697b      	ldr	r3, [r7, #20]
 800de76:	2b80      	cmp	r3, #128	@ 0x80
 800de78:	d105      	bne.n	800de86 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800de7a:	4b33      	ldr	r3, [pc, #204]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de7c:	689b      	ldr	r3, [r3, #8]
 800de7e:	4a32      	ldr	r2, [pc, #200]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800de80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800de84:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800de86:	4b2f      	ldr	r3, [pc, #188]	@ (800df44 <HAL_RCC_ClockConfig+0x260>)
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	f003 030f 	and.w	r3, r3, #15
 800de8e:	683a      	ldr	r2, [r7, #0]
 800de90:	429a      	cmp	r2, r3
 800de92:	d21d      	bcs.n	800ded0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800de94:	4b2b      	ldr	r3, [pc, #172]	@ (800df44 <HAL_RCC_ClockConfig+0x260>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	f023 020f 	bic.w	r2, r3, #15
 800de9c:	4929      	ldr	r1, [pc, #164]	@ (800df44 <HAL_RCC_ClockConfig+0x260>)
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	4313      	orrs	r3, r2
 800dea2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800dea4:	f7fc fc62 	bl	800a76c <HAL_GetTick>
 800dea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800deaa:	e00a      	b.n	800dec2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800deac:	f7fc fc5e 	bl	800a76c <HAL_GetTick>
 800deb0:	4602      	mov	r2, r0
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	1ad3      	subs	r3, r2, r3
 800deb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800deba:	4293      	cmp	r3, r2
 800debc:	d901      	bls.n	800dec2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800debe:	2303      	movs	r3, #3
 800dec0:	e03b      	b.n	800df3a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dec2:	4b20      	ldr	r3, [pc, #128]	@ (800df44 <HAL_RCC_ClockConfig+0x260>)
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	f003 030f 	and.w	r3, r3, #15
 800deca:	683a      	ldr	r2, [r7, #0]
 800decc:	429a      	cmp	r2, r3
 800dece:	d1ed      	bne.n	800deac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	f003 0304 	and.w	r3, r3, #4
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d008      	beq.n	800deee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dedc:	4b1a      	ldr	r3, [pc, #104]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	68db      	ldr	r3, [r3, #12]
 800dee8:	4917      	ldr	r1, [pc, #92]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800deea:	4313      	orrs	r3, r2
 800deec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	f003 0308 	and.w	r3, r3, #8
 800def6:	2b00      	cmp	r3, #0
 800def8:	d009      	beq.n	800df0e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800defa:	4b13      	ldr	r3, [pc, #76]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800defc:	689b      	ldr	r3, [r3, #8]
 800defe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	691b      	ldr	r3, [r3, #16]
 800df06:	00db      	lsls	r3, r3, #3
 800df08:	490f      	ldr	r1, [pc, #60]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800df0a:	4313      	orrs	r3, r2
 800df0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800df0e:	f000 f825 	bl	800df5c <HAL_RCC_GetSysClockFreq>
 800df12:	4602      	mov	r2, r0
 800df14:	4b0c      	ldr	r3, [pc, #48]	@ (800df48 <HAL_RCC_ClockConfig+0x264>)
 800df16:	689b      	ldr	r3, [r3, #8]
 800df18:	091b      	lsrs	r3, r3, #4
 800df1a:	f003 030f 	and.w	r3, r3, #15
 800df1e:	490c      	ldr	r1, [pc, #48]	@ (800df50 <HAL_RCC_ClockConfig+0x26c>)
 800df20:	5ccb      	ldrb	r3, [r1, r3]
 800df22:	f003 031f 	and.w	r3, r3, #31
 800df26:	fa22 f303 	lsr.w	r3, r2, r3
 800df2a:	4a0a      	ldr	r2, [pc, #40]	@ (800df54 <HAL_RCC_ClockConfig+0x270>)
 800df2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800df2e:	4b0a      	ldr	r3, [pc, #40]	@ (800df58 <HAL_RCC_ClockConfig+0x274>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	4618      	mov	r0, r3
 800df34:	f7fc fbce 	bl	800a6d4 <HAL_InitTick>
 800df38:	4603      	mov	r3, r0
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3718      	adds	r7, #24
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}
 800df42:	bf00      	nop
 800df44:	40022000 	.word	0x40022000
 800df48:	40021000 	.word	0x40021000
 800df4c:	04c4b400 	.word	0x04c4b400
 800df50:	08018b30 	.word	0x08018b30
 800df54:	20000078 	.word	0x20000078
 800df58:	2000007c 	.word	0x2000007c

0800df5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800df5c:	b480      	push	{r7}
 800df5e:	b087      	sub	sp, #28
 800df60:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800df62:	4b2c      	ldr	r3, [pc, #176]	@ (800e014 <HAL_RCC_GetSysClockFreq+0xb8>)
 800df64:	689b      	ldr	r3, [r3, #8]
 800df66:	f003 030c 	and.w	r3, r3, #12
 800df6a:	2b04      	cmp	r3, #4
 800df6c:	d102      	bne.n	800df74 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800df6e:	4b2a      	ldr	r3, [pc, #168]	@ (800e018 <HAL_RCC_GetSysClockFreq+0xbc>)
 800df70:	613b      	str	r3, [r7, #16]
 800df72:	e047      	b.n	800e004 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800df74:	4b27      	ldr	r3, [pc, #156]	@ (800e014 <HAL_RCC_GetSysClockFreq+0xb8>)
 800df76:	689b      	ldr	r3, [r3, #8]
 800df78:	f003 030c 	and.w	r3, r3, #12
 800df7c:	2b08      	cmp	r3, #8
 800df7e:	d102      	bne.n	800df86 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800df80:	4b26      	ldr	r3, [pc, #152]	@ (800e01c <HAL_RCC_GetSysClockFreq+0xc0>)
 800df82:	613b      	str	r3, [r7, #16]
 800df84:	e03e      	b.n	800e004 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800df86:	4b23      	ldr	r3, [pc, #140]	@ (800e014 <HAL_RCC_GetSysClockFreq+0xb8>)
 800df88:	689b      	ldr	r3, [r3, #8]
 800df8a:	f003 030c 	and.w	r3, r3, #12
 800df8e:	2b0c      	cmp	r3, #12
 800df90:	d136      	bne.n	800e000 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800df92:	4b20      	ldr	r3, [pc, #128]	@ (800e014 <HAL_RCC_GetSysClockFreq+0xb8>)
 800df94:	68db      	ldr	r3, [r3, #12]
 800df96:	f003 0303 	and.w	r3, r3, #3
 800df9a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800df9c:	4b1d      	ldr	r3, [pc, #116]	@ (800e014 <HAL_RCC_GetSysClockFreq+0xb8>)
 800df9e:	68db      	ldr	r3, [r3, #12]
 800dfa0:	091b      	lsrs	r3, r3, #4
 800dfa2:	f003 030f 	and.w	r3, r3, #15
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	2b03      	cmp	r3, #3
 800dfae:	d10c      	bne.n	800dfca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dfb0:	4a1a      	ldr	r2, [pc, #104]	@ (800e01c <HAL_RCC_GetSysClockFreq+0xc0>)
 800dfb2:	68bb      	ldr	r3, [r7, #8]
 800dfb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfb8:	4a16      	ldr	r2, [pc, #88]	@ (800e014 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfba:	68d2      	ldr	r2, [r2, #12]
 800dfbc:	0a12      	lsrs	r2, r2, #8
 800dfbe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dfc2:	fb02 f303 	mul.w	r3, r2, r3
 800dfc6:	617b      	str	r3, [r7, #20]
      break;
 800dfc8:	e00c      	b.n	800dfe4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dfca:	4a13      	ldr	r2, [pc, #76]	@ (800e018 <HAL_RCC_GetSysClockFreq+0xbc>)
 800dfcc:	68bb      	ldr	r3, [r7, #8]
 800dfce:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfd2:	4a10      	ldr	r2, [pc, #64]	@ (800e014 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfd4:	68d2      	ldr	r2, [r2, #12]
 800dfd6:	0a12      	lsrs	r2, r2, #8
 800dfd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dfdc:	fb02 f303 	mul.w	r3, r2, r3
 800dfe0:	617b      	str	r3, [r7, #20]
      break;
 800dfe2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dfe4:	4b0b      	ldr	r3, [pc, #44]	@ (800e014 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dfe6:	68db      	ldr	r3, [r3, #12]
 800dfe8:	0e5b      	lsrs	r3, r3, #25
 800dfea:	f003 0303 	and.w	r3, r3, #3
 800dfee:	3301      	adds	r3, #1
 800dff0:	005b      	lsls	r3, r3, #1
 800dff2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800dff4:	697a      	ldr	r2, [r7, #20]
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	fbb2 f3f3 	udiv	r3, r2, r3
 800dffc:	613b      	str	r3, [r7, #16]
 800dffe:	e001      	b.n	800e004 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e000:	2300      	movs	r3, #0
 800e002:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e004:	693b      	ldr	r3, [r7, #16]
}
 800e006:	4618      	mov	r0, r3
 800e008:	371c      	adds	r7, #28
 800e00a:	46bd      	mov	sp, r7
 800e00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e010:	4770      	bx	lr
 800e012:	bf00      	nop
 800e014:	40021000 	.word	0x40021000
 800e018:	00f42400 	.word	0x00f42400
 800e01c:	007a1200 	.word	0x007a1200

0800e020 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e020:	b480      	push	{r7}
 800e022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e024:	4b03      	ldr	r3, [pc, #12]	@ (800e034 <HAL_RCC_GetHCLKFreq+0x14>)
 800e026:	681b      	ldr	r3, [r3, #0]
}
 800e028:	4618      	mov	r0, r3
 800e02a:	46bd      	mov	sp, r7
 800e02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e030:	4770      	bx	lr
 800e032:	bf00      	nop
 800e034:	20000078 	.word	0x20000078

0800e038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e03c:	f7ff fff0 	bl	800e020 <HAL_RCC_GetHCLKFreq>
 800e040:	4602      	mov	r2, r0
 800e042:	4b06      	ldr	r3, [pc, #24]	@ (800e05c <HAL_RCC_GetPCLK1Freq+0x24>)
 800e044:	689b      	ldr	r3, [r3, #8]
 800e046:	0a1b      	lsrs	r3, r3, #8
 800e048:	f003 0307 	and.w	r3, r3, #7
 800e04c:	4904      	ldr	r1, [pc, #16]	@ (800e060 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e04e:	5ccb      	ldrb	r3, [r1, r3]
 800e050:	f003 031f 	and.w	r3, r3, #31
 800e054:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e058:	4618      	mov	r0, r3
 800e05a:	bd80      	pop	{r7, pc}
 800e05c:	40021000 	.word	0x40021000
 800e060:	08018b40 	.word	0x08018b40

0800e064 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e068:	f7ff ffda 	bl	800e020 <HAL_RCC_GetHCLKFreq>
 800e06c:	4602      	mov	r2, r0
 800e06e:	4b06      	ldr	r3, [pc, #24]	@ (800e088 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e070:	689b      	ldr	r3, [r3, #8]
 800e072:	0adb      	lsrs	r3, r3, #11
 800e074:	f003 0307 	and.w	r3, r3, #7
 800e078:	4904      	ldr	r1, [pc, #16]	@ (800e08c <HAL_RCC_GetPCLK2Freq+0x28>)
 800e07a:	5ccb      	ldrb	r3, [r1, r3]
 800e07c:	f003 031f 	and.w	r3, r3, #31
 800e080:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e084:	4618      	mov	r0, r3
 800e086:	bd80      	pop	{r7, pc}
 800e088:	40021000 	.word	0x40021000
 800e08c:	08018b40 	.word	0x08018b40

0800e090 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e090:	b480      	push	{r7}
 800e092:	b087      	sub	sp, #28
 800e094:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e096:	4b1e      	ldr	r3, [pc, #120]	@ (800e110 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e098:	68db      	ldr	r3, [r3, #12]
 800e09a:	f003 0303 	and.w	r3, r3, #3
 800e09e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e0a0:	4b1b      	ldr	r3, [pc, #108]	@ (800e110 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0a2:	68db      	ldr	r3, [r3, #12]
 800e0a4:	091b      	lsrs	r3, r3, #4
 800e0a6:	f003 030f 	and.w	r3, r3, #15
 800e0aa:	3301      	adds	r3, #1
 800e0ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e0ae:	693b      	ldr	r3, [r7, #16]
 800e0b0:	2b03      	cmp	r3, #3
 800e0b2:	d10c      	bne.n	800e0ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e0b4:	4a17      	ldr	r2, [pc, #92]	@ (800e114 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0bc:	4a14      	ldr	r2, [pc, #80]	@ (800e110 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0be:	68d2      	ldr	r2, [r2, #12]
 800e0c0:	0a12      	lsrs	r2, r2, #8
 800e0c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e0c6:	fb02 f303 	mul.w	r3, r2, r3
 800e0ca:	617b      	str	r3, [r7, #20]
    break;
 800e0cc:	e00c      	b.n	800e0e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e0ce:	4a12      	ldr	r2, [pc, #72]	@ (800e118 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0d6:	4a0e      	ldr	r2, [pc, #56]	@ (800e110 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0d8:	68d2      	ldr	r2, [r2, #12]
 800e0da:	0a12      	lsrs	r2, r2, #8
 800e0dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e0e0:	fb02 f303 	mul.w	r3, r2, r3
 800e0e4:	617b      	str	r3, [r7, #20]
    break;
 800e0e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e0e8:	4b09      	ldr	r3, [pc, #36]	@ (800e110 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e0ea:	68db      	ldr	r3, [r3, #12]
 800e0ec:	0e5b      	lsrs	r3, r3, #25
 800e0ee:	f003 0303 	and.w	r3, r3, #3
 800e0f2:	3301      	adds	r3, #1
 800e0f4:	005b      	lsls	r3, r3, #1
 800e0f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e0f8:	697a      	ldr	r2, [r7, #20]
 800e0fa:	68bb      	ldr	r3, [r7, #8]
 800e0fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e100:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e102:	687b      	ldr	r3, [r7, #4]
}
 800e104:	4618      	mov	r0, r3
 800e106:	371c      	adds	r7, #28
 800e108:	46bd      	mov	sp, r7
 800e10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10e:	4770      	bx	lr
 800e110:	40021000 	.word	0x40021000
 800e114:	007a1200 	.word	0x007a1200
 800e118:	00f42400 	.word	0x00f42400

0800e11c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b086      	sub	sp, #24
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e124:	2300      	movs	r3, #0
 800e126:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e128:	2300      	movs	r3, #0
 800e12a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e134:	2b00      	cmp	r3, #0
 800e136:	f000 8098 	beq.w	800e26a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e13a:	2300      	movs	r3, #0
 800e13c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e13e:	4b43      	ldr	r3, [pc, #268]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e146:	2b00      	cmp	r3, #0
 800e148:	d10d      	bne.n	800e166 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e14a:	4b40      	ldr	r3, [pc, #256]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e14c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e14e:	4a3f      	ldr	r2, [pc, #252]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e150:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e154:	6593      	str	r3, [r2, #88]	@ 0x58
 800e156:	4b3d      	ldr	r3, [pc, #244]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e15a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e15e:	60bb      	str	r3, [r7, #8]
 800e160:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e162:	2301      	movs	r3, #1
 800e164:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e166:	4b3a      	ldr	r3, [pc, #232]	@ (800e250 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	4a39      	ldr	r2, [pc, #228]	@ (800e250 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e16c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e170:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e172:	f7fc fafb 	bl	800a76c <HAL_GetTick>
 800e176:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e178:	e009      	b.n	800e18e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e17a:	f7fc faf7 	bl	800a76c <HAL_GetTick>
 800e17e:	4602      	mov	r2, r0
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	1ad3      	subs	r3, r2, r3
 800e184:	2b02      	cmp	r3, #2
 800e186:	d902      	bls.n	800e18e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e188:	2303      	movs	r3, #3
 800e18a:	74fb      	strb	r3, [r7, #19]
        break;
 800e18c:	e005      	b.n	800e19a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e18e:	4b30      	ldr	r3, [pc, #192]	@ (800e250 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e196:	2b00      	cmp	r3, #0
 800e198:	d0ef      	beq.n	800e17a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e19a:	7cfb      	ldrb	r3, [r7, #19]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d159      	bne.n	800e254 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e1a0:	4b2a      	ldr	r3, [pc, #168]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e1aa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e1ac:	697b      	ldr	r3, [r7, #20]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d01e      	beq.n	800e1f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1b6:	697a      	ldr	r2, [r7, #20]
 800e1b8:	429a      	cmp	r2, r3
 800e1ba:	d019      	beq.n	800e1f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e1bc:	4b23      	ldr	r3, [pc, #140]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e1c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e1c8:	4b20      	ldr	r3, [pc, #128]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1ce:	4a1f      	ldr	r2, [pc, #124]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e1d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e1d8:	4b1c      	ldr	r3, [pc, #112]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1de:	4a1b      	ldr	r2, [pc, #108]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e1e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e1e8:	4a18      	ldr	r2, [pc, #96]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e1ea:	697b      	ldr	r3, [r7, #20]
 800e1ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e1f0:	697b      	ldr	r3, [r7, #20]
 800e1f2:	f003 0301 	and.w	r3, r3, #1
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d016      	beq.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1fa:	f7fc fab7 	bl	800a76c <HAL_GetTick>
 800e1fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e200:	e00b      	b.n	800e21a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e202:	f7fc fab3 	bl	800a76c <HAL_GetTick>
 800e206:	4602      	mov	r2, r0
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	1ad3      	subs	r3, r2, r3
 800e20c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e210:	4293      	cmp	r3, r2
 800e212:	d902      	bls.n	800e21a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e214:	2303      	movs	r3, #3
 800e216:	74fb      	strb	r3, [r7, #19]
            break;
 800e218:	e006      	b.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e21a:	4b0c      	ldr	r3, [pc, #48]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e21c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e220:	f003 0302 	and.w	r3, r3, #2
 800e224:	2b00      	cmp	r3, #0
 800e226:	d0ec      	beq.n	800e202 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e228:	7cfb      	ldrb	r3, [r7, #19]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d10b      	bne.n	800e246 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e22e:	4b07      	ldr	r3, [pc, #28]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e234:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e23c:	4903      	ldr	r1, [pc, #12]	@ (800e24c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e23e:	4313      	orrs	r3, r2
 800e240:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e244:	e008      	b.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e246:	7cfb      	ldrb	r3, [r7, #19]
 800e248:	74bb      	strb	r3, [r7, #18]
 800e24a:	e005      	b.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e24c:	40021000 	.word	0x40021000
 800e250:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e254:	7cfb      	ldrb	r3, [r7, #19]
 800e256:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e258:	7c7b      	ldrb	r3, [r7, #17]
 800e25a:	2b01      	cmp	r3, #1
 800e25c:	d105      	bne.n	800e26a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e25e:	4ba7      	ldr	r3, [pc, #668]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e262:	4aa6      	ldr	r2, [pc, #664]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e264:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e268:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	f003 0301 	and.w	r3, r3, #1
 800e272:	2b00      	cmp	r3, #0
 800e274:	d00a      	beq.n	800e28c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e276:	4ba1      	ldr	r3, [pc, #644]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e27c:	f023 0203 	bic.w	r2, r3, #3
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	685b      	ldr	r3, [r3, #4]
 800e284:	499d      	ldr	r1, [pc, #628]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e286:	4313      	orrs	r3, r2
 800e288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	f003 0302 	and.w	r3, r3, #2
 800e294:	2b00      	cmp	r3, #0
 800e296:	d00a      	beq.n	800e2ae <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e298:	4b98      	ldr	r3, [pc, #608]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e29a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e29e:	f023 020c 	bic.w	r2, r3, #12
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	689b      	ldr	r3, [r3, #8]
 800e2a6:	4995      	ldr	r1, [pc, #596]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2a8:	4313      	orrs	r3, r2
 800e2aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	f003 0304 	and.w	r3, r3, #4
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d00a      	beq.n	800e2d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e2ba:	4b90      	ldr	r3, [pc, #576]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	68db      	ldr	r3, [r3, #12]
 800e2c8:	498c      	ldr	r1, [pc, #560]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2ca:	4313      	orrs	r3, r2
 800e2cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	f003 0308 	and.w	r3, r3, #8
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d00a      	beq.n	800e2f2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e2dc:	4b87      	ldr	r3, [pc, #540]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	691b      	ldr	r3, [r3, #16]
 800e2ea:	4984      	ldr	r1, [pc, #528]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2ec:	4313      	orrs	r3, r2
 800e2ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	f003 0310 	and.w	r3, r3, #16
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d00a      	beq.n	800e314 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e2fe:	4b7f      	ldr	r3, [pc, #508]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e304:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	695b      	ldr	r3, [r3, #20]
 800e30c:	497b      	ldr	r1, [pc, #492]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e30e:	4313      	orrs	r3, r2
 800e310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	f003 0320 	and.w	r3, r3, #32
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d00a      	beq.n	800e336 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e320:	4b76      	ldr	r3, [pc, #472]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e326:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	699b      	ldr	r3, [r3, #24]
 800e32e:	4973      	ldr	r1, [pc, #460]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e330:	4313      	orrs	r3, r2
 800e332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d00a      	beq.n	800e358 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e342:	4b6e      	ldr	r3, [pc, #440]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e348:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	69db      	ldr	r3, [r3, #28]
 800e350:	496a      	ldr	r1, [pc, #424]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e352:	4313      	orrs	r3, r2
 800e354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e360:	2b00      	cmp	r3, #0
 800e362:	d00a      	beq.n	800e37a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e364:	4b65      	ldr	r3, [pc, #404]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e36a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	6a1b      	ldr	r3, [r3, #32]
 800e372:	4962      	ldr	r1, [pc, #392]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e374:	4313      	orrs	r3, r2
 800e376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e382:	2b00      	cmp	r3, #0
 800e384:	d00a      	beq.n	800e39c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e386:	4b5d      	ldr	r3, [pc, #372]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e38c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e394:	4959      	ldr	r1, [pc, #356]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e396:	4313      	orrs	r3, r2
 800e398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d00a      	beq.n	800e3be <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e3a8:	4b54      	ldr	r3, [pc, #336]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e3ae:	f023 0203 	bic.w	r2, r3, #3
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3b6:	4951      	ldr	r1, [pc, #324]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3b8:	4313      	orrs	r3, r2
 800e3ba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d00a      	beq.n	800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e3ca:	4b4c      	ldr	r3, [pc, #304]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3d8:	4948      	ldr	r1, [pc, #288]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3da:	4313      	orrs	r3, r2
 800e3dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d015      	beq.n	800e418 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e3ec:	4b43      	ldr	r3, [pc, #268]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e3fa:	4940      	ldr	r1, [pc, #256]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3fc:	4313      	orrs	r3, r2
 800e3fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e406:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e40a:	d105      	bne.n	800e418 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e40c:	4b3b      	ldr	r3, [pc, #236]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e40e:	68db      	ldr	r3, [r3, #12]
 800e410:	4a3a      	ldr	r2, [pc, #232]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e412:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e416:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e420:	2b00      	cmp	r3, #0
 800e422:	d015      	beq.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e424:	4b35      	ldr	r3, [pc, #212]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e42a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e432:	4932      	ldr	r1, [pc, #200]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e434:	4313      	orrs	r3, r2
 800e436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e43e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e442:	d105      	bne.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e444:	4b2d      	ldr	r3, [pc, #180]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e446:	68db      	ldr	r3, [r3, #12]
 800e448:	4a2c      	ldr	r2, [pc, #176]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e44a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e44e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d015      	beq.n	800e488 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e45c:	4b27      	ldr	r3, [pc, #156]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e45e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e462:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e46a:	4924      	ldr	r1, [pc, #144]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e46c:	4313      	orrs	r3, r2
 800e46e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e476:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e47a:	d105      	bne.n	800e488 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e47c:	4b1f      	ldr	r3, [pc, #124]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e47e:	68db      	ldr	r3, [r3, #12]
 800e480:	4a1e      	ldr	r2, [pc, #120]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e482:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e486:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e490:	2b00      	cmp	r3, #0
 800e492:	d015      	beq.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e494:	4b19      	ldr	r3, [pc, #100]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e49a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4a2:	4916      	ldr	r1, [pc, #88]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4a4:	4313      	orrs	r3, r2
 800e4a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e4b2:	d105      	bne.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e4b4:	4b11      	ldr	r3, [pc, #68]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4b6:	68db      	ldr	r3, [r3, #12]
 800e4b8:	4a10      	ldr	r2, [pc, #64]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4be:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d019      	beq.n	800e500 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e4cc:	4b0b      	ldr	r3, [pc, #44]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4da:	4908      	ldr	r1, [pc, #32]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4dc:	4313      	orrs	r3, r2
 800e4de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e4ea:	d109      	bne.n	800e500 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e4ec:	4b03      	ldr	r3, [pc, #12]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4ee:	68db      	ldr	r3, [r3, #12]
 800e4f0:	4a02      	ldr	r2, [pc, #8]	@ (800e4fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4f6:	60d3      	str	r3, [r2, #12]
 800e4f8:	e002      	b.n	800e500 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e4fa:	bf00      	nop
 800e4fc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d015      	beq.n	800e538 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e50c:	4b29      	ldr	r3, [pc, #164]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e50e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e512:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e51a:	4926      	ldr	r1, [pc, #152]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e51c:	4313      	orrs	r3, r2
 800e51e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e526:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e52a:	d105      	bne.n	800e538 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e52c:	4b21      	ldr	r3, [pc, #132]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e52e:	68db      	ldr	r3, [r3, #12]
 800e530:	4a20      	ldr	r2, [pc, #128]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e532:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e536:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e540:	2b00      	cmp	r3, #0
 800e542:	d015      	beq.n	800e570 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e544:	4b1b      	ldr	r3, [pc, #108]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e54a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e552:	4918      	ldr	r1, [pc, #96]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e554:	4313      	orrs	r3, r2
 800e556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e55e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e562:	d105      	bne.n	800e570 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e564:	4b13      	ldr	r3, [pc, #76]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e566:	68db      	ldr	r3, [r3, #12]
 800e568:	4a12      	ldr	r2, [pc, #72]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e56a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e56e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d015      	beq.n	800e5a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e57c:	4b0d      	ldr	r3, [pc, #52]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e57e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e582:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e58a:	490a      	ldr	r1, [pc, #40]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e58c:	4313      	orrs	r3, r2
 800e58e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e596:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e59a:	d105      	bne.n	800e5a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e59c:	4b05      	ldr	r3, [pc, #20]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e59e:	68db      	ldr	r3, [r3, #12]
 800e5a0:	4a04      	ldr	r2, [pc, #16]	@ (800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e5a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e5a8:	7cbb      	ldrb	r3, [r7, #18]
}
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	3718      	adds	r7, #24
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	bd80      	pop	{r7, pc}
 800e5b2:	bf00      	nop
 800e5b4:	40021000 	.word	0x40021000

0800e5b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e5b8:	b580      	push	{r7, lr}
 800e5ba:	b084      	sub	sp, #16
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d101      	bne.n	800e5ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e5c6:	2301      	movs	r3, #1
 800e5c8:	e09d      	b.n	800e706 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d108      	bne.n	800e5e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	685b      	ldr	r3, [r3, #4]
 800e5d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e5da:	d009      	beq.n	800e5f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	2200      	movs	r2, #0
 800e5e0:	61da      	str	r2, [r3, #28]
 800e5e2:	e005      	b.n	800e5f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	2200      	movs	r2, #0
 800e5f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e5fc:	b2db      	uxtb	r3, r3
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d106      	bne.n	800e610 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	2200      	movs	r2, #0
 800e606:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	f7fb f824 	bl	8009658 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2202      	movs	r2, #2
 800e614:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	681a      	ldr	r2, [r3, #0]
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e626:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	68db      	ldr	r3, [r3, #12]
 800e62c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e630:	d902      	bls.n	800e638 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e632:	2300      	movs	r3, #0
 800e634:	60fb      	str	r3, [r7, #12]
 800e636:	e002      	b.n	800e63e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e638:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e63c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	68db      	ldr	r3, [r3, #12]
 800e642:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e646:	d007      	beq.n	800e658 <HAL_SPI_Init+0xa0>
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	68db      	ldr	r3, [r3, #12]
 800e64c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e650:	d002      	beq.n	800e658 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	2200      	movs	r2, #0
 800e656:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	685b      	ldr	r3, [r3, #4]
 800e65c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	689b      	ldr	r3, [r3, #8]
 800e664:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e668:	431a      	orrs	r2, r3
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	691b      	ldr	r3, [r3, #16]
 800e66e:	f003 0302 	and.w	r3, r3, #2
 800e672:	431a      	orrs	r2, r3
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	695b      	ldr	r3, [r3, #20]
 800e678:	f003 0301 	and.w	r3, r3, #1
 800e67c:	431a      	orrs	r2, r3
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	699b      	ldr	r3, [r3, #24]
 800e682:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e686:	431a      	orrs	r2, r3
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	69db      	ldr	r3, [r3, #28]
 800e68c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e690:	431a      	orrs	r2, r3
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	6a1b      	ldr	r3, [r3, #32]
 800e696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e69a:	ea42 0103 	orr.w	r1, r2, r3
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6a2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	430a      	orrs	r2, r1
 800e6ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	699b      	ldr	r3, [r3, #24]
 800e6b2:	0c1b      	lsrs	r3, r3, #16
 800e6b4:	f003 0204 	and.w	r2, r3, #4
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6bc:	f003 0310 	and.w	r3, r3, #16
 800e6c0:	431a      	orrs	r2, r3
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6c6:	f003 0308 	and.w	r3, r3, #8
 800e6ca:	431a      	orrs	r2, r3
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	68db      	ldr	r3, [r3, #12]
 800e6d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e6d4:	ea42 0103 	orr.w	r1, r2, r3
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	430a      	orrs	r2, r1
 800e6e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	69da      	ldr	r2, [r3, #28]
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e6f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	2201      	movs	r2, #1
 800e700:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e704:	2300      	movs	r3, #0
}
 800e706:	4618      	mov	r0, r3
 800e708:	3710      	adds	r7, #16
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bd80      	pop	{r7, pc}

0800e70e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e70e:	b580      	push	{r7, lr}
 800e710:	b088      	sub	sp, #32
 800e712:	af00      	add	r7, sp, #0
 800e714:	60f8      	str	r0, [r7, #12]
 800e716:	60b9      	str	r1, [r7, #8]
 800e718:	603b      	str	r3, [r7, #0]
 800e71a:	4613      	mov	r3, r2
 800e71c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e71e:	2300      	movs	r3, #0
 800e720:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e728:	2b01      	cmp	r3, #1
 800e72a:	d101      	bne.n	800e730 <HAL_SPI_Transmit+0x22>
 800e72c:	2302      	movs	r3, #2
 800e72e:	e15f      	b.n	800e9f0 <HAL_SPI_Transmit+0x2e2>
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	2201      	movs	r2, #1
 800e734:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e738:	f7fc f818 	bl	800a76c <HAL_GetTick>
 800e73c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e73e:	88fb      	ldrh	r3, [r7, #6]
 800e740:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e748:	b2db      	uxtb	r3, r3
 800e74a:	2b01      	cmp	r3, #1
 800e74c:	d002      	beq.n	800e754 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e74e:	2302      	movs	r3, #2
 800e750:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e752:	e148      	b.n	800e9e6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800e754:	68bb      	ldr	r3, [r7, #8]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d002      	beq.n	800e760 <HAL_SPI_Transmit+0x52>
 800e75a:	88fb      	ldrh	r3, [r7, #6]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d102      	bne.n	800e766 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e760:	2301      	movs	r3, #1
 800e762:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e764:	e13f      	b.n	800e9e6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	2203      	movs	r2, #3
 800e76a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	2200      	movs	r2, #0
 800e772:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	68ba      	ldr	r2, [r7, #8]
 800e778:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	88fa      	ldrh	r2, [r7, #6]
 800e77e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	88fa      	ldrh	r2, [r7, #6]
 800e784:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	2200      	movs	r2, #0
 800e78a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	2200      	movs	r2, #0
 800e790:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	2200      	movs	r2, #0
 800e798:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	2200      	movs	r2, #0
 800e7a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	689b      	ldr	r3, [r3, #8]
 800e7ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e7b0:	d10f      	bne.n	800e7d2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	681a      	ldr	r2, [r3, #0]
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e7c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e7d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7dc:	2b40      	cmp	r3, #64	@ 0x40
 800e7de:	d007      	beq.n	800e7f0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	681a      	ldr	r2, [r3, #0]
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e7ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	68db      	ldr	r3, [r3, #12]
 800e7f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e7f8:	d94f      	bls.n	800e89a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	685b      	ldr	r3, [r3, #4]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d002      	beq.n	800e808 <HAL_SPI_Transmit+0xfa>
 800e802:	8afb      	ldrh	r3, [r7, #22]
 800e804:	2b01      	cmp	r3, #1
 800e806:	d142      	bne.n	800e88e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e80c:	881a      	ldrh	r2, [r3, #0]
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e818:	1c9a      	adds	r2, r3, #2
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e822:	b29b      	uxth	r3, r3
 800e824:	3b01      	subs	r3, #1
 800e826:	b29a      	uxth	r2, r3
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e82c:	e02f      	b.n	800e88e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	689b      	ldr	r3, [r3, #8]
 800e834:	f003 0302 	and.w	r3, r3, #2
 800e838:	2b02      	cmp	r3, #2
 800e83a:	d112      	bne.n	800e862 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e840:	881a      	ldrh	r2, [r3, #0]
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e84c:	1c9a      	adds	r2, r3, #2
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e856:	b29b      	uxth	r3, r3
 800e858:	3b01      	subs	r3, #1
 800e85a:	b29a      	uxth	r2, r3
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e860:	e015      	b.n	800e88e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e862:	f7fb ff83 	bl	800a76c <HAL_GetTick>
 800e866:	4602      	mov	r2, r0
 800e868:	69bb      	ldr	r3, [r7, #24]
 800e86a:	1ad3      	subs	r3, r2, r3
 800e86c:	683a      	ldr	r2, [r7, #0]
 800e86e:	429a      	cmp	r2, r3
 800e870:	d803      	bhi.n	800e87a <HAL_SPI_Transmit+0x16c>
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e878:	d102      	bne.n	800e880 <HAL_SPI_Transmit+0x172>
 800e87a:	683b      	ldr	r3, [r7, #0]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d106      	bne.n	800e88e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800e880:	2303      	movs	r3, #3
 800e882:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	2201      	movs	r2, #1
 800e888:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800e88c:	e0ab      	b.n	800e9e6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e892:	b29b      	uxth	r3, r3
 800e894:	2b00      	cmp	r3, #0
 800e896:	d1ca      	bne.n	800e82e <HAL_SPI_Transmit+0x120>
 800e898:	e080      	b.n	800e99c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	685b      	ldr	r3, [r3, #4]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d002      	beq.n	800e8a8 <HAL_SPI_Transmit+0x19a>
 800e8a2:	8afb      	ldrh	r3, [r7, #22]
 800e8a4:	2b01      	cmp	r3, #1
 800e8a6:	d174      	bne.n	800e992 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8ac:	b29b      	uxth	r3, r3
 800e8ae:	2b01      	cmp	r3, #1
 800e8b0:	d912      	bls.n	800e8d8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8b6:	881a      	ldrh	r2, [r3, #0]
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8c2:	1c9a      	adds	r2, r3, #2
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8cc:	b29b      	uxth	r3, r3
 800e8ce:	3b02      	subs	r3, #2
 800e8d0:	b29a      	uxth	r2, r3
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e8d6:	e05c      	b.n	800e992 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	330c      	adds	r3, #12
 800e8e2:	7812      	ldrb	r2, [r2, #0]
 800e8e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8ea:	1c5a      	adds	r2, r3, #1
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8f4:	b29b      	uxth	r3, r3
 800e8f6:	3b01      	subs	r3, #1
 800e8f8:	b29a      	uxth	r2, r3
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e8fe:	e048      	b.n	800e992 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	689b      	ldr	r3, [r3, #8]
 800e906:	f003 0302 	and.w	r3, r3, #2
 800e90a:	2b02      	cmp	r3, #2
 800e90c:	d12b      	bne.n	800e966 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e912:	b29b      	uxth	r3, r3
 800e914:	2b01      	cmp	r3, #1
 800e916:	d912      	bls.n	800e93e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e91c:	881a      	ldrh	r2, [r3, #0]
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e928:	1c9a      	adds	r2, r3, #2
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e932:	b29b      	uxth	r3, r3
 800e934:	3b02      	subs	r3, #2
 800e936:	b29a      	uxth	r2, r3
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e93c:	e029      	b.n	800e992 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	330c      	adds	r3, #12
 800e948:	7812      	ldrb	r2, [r2, #0]
 800e94a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e950:	1c5a      	adds	r2, r3, #1
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e95a:	b29b      	uxth	r3, r3
 800e95c:	3b01      	subs	r3, #1
 800e95e:	b29a      	uxth	r2, r3
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e964:	e015      	b.n	800e992 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e966:	f7fb ff01 	bl	800a76c <HAL_GetTick>
 800e96a:	4602      	mov	r2, r0
 800e96c:	69bb      	ldr	r3, [r7, #24]
 800e96e:	1ad3      	subs	r3, r2, r3
 800e970:	683a      	ldr	r2, [r7, #0]
 800e972:	429a      	cmp	r2, r3
 800e974:	d803      	bhi.n	800e97e <HAL_SPI_Transmit+0x270>
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e97c:	d102      	bne.n	800e984 <HAL_SPI_Transmit+0x276>
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d106      	bne.n	800e992 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800e984:	2303      	movs	r3, #3
 800e986:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	2201      	movs	r2, #1
 800e98c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800e990:	e029      	b.n	800e9e6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e996:	b29b      	uxth	r3, r3
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d1b1      	bne.n	800e900 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e99c:	69ba      	ldr	r2, [r7, #24]
 800e99e:	6839      	ldr	r1, [r7, #0]
 800e9a0:	68f8      	ldr	r0, [r7, #12]
 800e9a2:	f000 fc7d 	bl	800f2a0 <SPI_EndRxTxTransaction>
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d002      	beq.n	800e9b2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	2220      	movs	r2, #32
 800e9b0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	689b      	ldr	r3, [r3, #8]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d10a      	bne.n	800e9d0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e9ba:	2300      	movs	r3, #0
 800e9bc:	613b      	str	r3, [r7, #16]
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	68db      	ldr	r3, [r3, #12]
 800e9c4:	613b      	str	r3, [r7, #16]
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	689b      	ldr	r3, [r3, #8]
 800e9cc:	613b      	str	r3, [r7, #16]
 800e9ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d002      	beq.n	800e9de <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800e9d8:	2301      	movs	r3, #1
 800e9da:	77fb      	strb	r3, [r7, #31]
 800e9dc:	e003      	b.n	800e9e6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	2201      	movs	r2, #1
 800e9e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800e9ee:	7ffb      	ldrb	r3, [r7, #31]
}
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	3720      	adds	r7, #32
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	bd80      	pop	{r7, pc}

0800e9f8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b08a      	sub	sp, #40	@ 0x28
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	60f8      	str	r0, [r7, #12]
 800ea00:	60b9      	str	r1, [r7, #8]
 800ea02:	607a      	str	r2, [r7, #4]
 800ea04:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ea06:	2301      	movs	r3, #1
 800ea08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ea16:	2b01      	cmp	r3, #1
 800ea18:	d101      	bne.n	800ea1e <HAL_SPI_TransmitReceive+0x26>
 800ea1a:	2302      	movs	r3, #2
 800ea1c:	e20a      	b.n	800ee34 <HAL_SPI_TransmitReceive+0x43c>
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	2201      	movs	r2, #1
 800ea22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ea26:	f7fb fea1 	bl	800a76c <HAL_GetTick>
 800ea2a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ea32:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	685b      	ldr	r3, [r3, #4]
 800ea38:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800ea3a:	887b      	ldrh	r3, [r7, #2]
 800ea3c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800ea3e:	887b      	ldrh	r3, [r7, #2]
 800ea40:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ea42:	7efb      	ldrb	r3, [r7, #27]
 800ea44:	2b01      	cmp	r3, #1
 800ea46:	d00e      	beq.n	800ea66 <HAL_SPI_TransmitReceive+0x6e>
 800ea48:	697b      	ldr	r3, [r7, #20]
 800ea4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ea4e:	d106      	bne.n	800ea5e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	689b      	ldr	r3, [r3, #8]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d102      	bne.n	800ea5e <HAL_SPI_TransmitReceive+0x66>
 800ea58:	7efb      	ldrb	r3, [r7, #27]
 800ea5a:	2b04      	cmp	r3, #4
 800ea5c:	d003      	beq.n	800ea66 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800ea5e:	2302      	movs	r3, #2
 800ea60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800ea64:	e1e0      	b.n	800ee28 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ea66:	68bb      	ldr	r3, [r7, #8]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d005      	beq.n	800ea78 <HAL_SPI_TransmitReceive+0x80>
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d002      	beq.n	800ea78 <HAL_SPI_TransmitReceive+0x80>
 800ea72:	887b      	ldrh	r3, [r7, #2]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d103      	bne.n	800ea80 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800ea78:	2301      	movs	r3, #1
 800ea7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800ea7e:	e1d3      	b.n	800ee28 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ea86:	b2db      	uxtb	r3, r3
 800ea88:	2b04      	cmp	r3, #4
 800ea8a:	d003      	beq.n	800ea94 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	2205      	movs	r2, #5
 800ea90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	2200      	movs	r2, #0
 800ea98:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	687a      	ldr	r2, [r7, #4]
 800ea9e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	887a      	ldrh	r2, [r7, #2]
 800eaa4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	887a      	ldrh	r2, [r7, #2]
 800eaac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	68ba      	ldr	r2, [r7, #8]
 800eab4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	887a      	ldrh	r2, [r7, #2]
 800eaba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	887a      	ldrh	r2, [r7, #2]
 800eac0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	2200      	movs	r2, #0
 800eac6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	2200      	movs	r2, #0
 800eacc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	68db      	ldr	r3, [r3, #12]
 800ead2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ead6:	d802      	bhi.n	800eade <HAL_SPI_TransmitReceive+0xe6>
 800ead8:	8a3b      	ldrh	r3, [r7, #16]
 800eada:	2b01      	cmp	r3, #1
 800eadc:	d908      	bls.n	800eaf0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	685a      	ldr	r2, [r3, #4]
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800eaec:	605a      	str	r2, [r3, #4]
 800eaee:	e007      	b.n	800eb00 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	685a      	ldr	r2, [r3, #4]
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800eafe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb0a:	2b40      	cmp	r3, #64	@ 0x40
 800eb0c:	d007      	beq.n	800eb1e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	681a      	ldr	r2, [r3, #0]
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eb1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	68db      	ldr	r3, [r3, #12]
 800eb22:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eb26:	f240 8081 	bls.w	800ec2c <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	685b      	ldr	r3, [r3, #4]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d002      	beq.n	800eb38 <HAL_SPI_TransmitReceive+0x140>
 800eb32:	8a7b      	ldrh	r3, [r7, #18]
 800eb34:	2b01      	cmp	r3, #1
 800eb36:	d16d      	bne.n	800ec14 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb3c:	881a      	ldrh	r2, [r3, #0]
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb48:	1c9a      	adds	r2, r3, #2
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb52:	b29b      	uxth	r3, r3
 800eb54:	3b01      	subs	r3, #1
 800eb56:	b29a      	uxth	r2, r3
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb5c:	e05a      	b.n	800ec14 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	689b      	ldr	r3, [r3, #8]
 800eb64:	f003 0302 	and.w	r3, r3, #2
 800eb68:	2b02      	cmp	r3, #2
 800eb6a:	d11b      	bne.n	800eba4 <HAL_SPI_TransmitReceive+0x1ac>
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb70:	b29b      	uxth	r3, r3
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d016      	beq.n	800eba4 <HAL_SPI_TransmitReceive+0x1ac>
 800eb76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb78:	2b01      	cmp	r3, #1
 800eb7a:	d113      	bne.n	800eba4 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb80:	881a      	ldrh	r2, [r3, #0]
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb8c:	1c9a      	adds	r2, r3, #2
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb96:	b29b      	uxth	r3, r3
 800eb98:	3b01      	subs	r3, #1
 800eb9a:	b29a      	uxth	r2, r3
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800eba0:	2300      	movs	r3, #0
 800eba2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	689b      	ldr	r3, [r3, #8]
 800ebaa:	f003 0301 	and.w	r3, r3, #1
 800ebae:	2b01      	cmp	r3, #1
 800ebb0:	d11c      	bne.n	800ebec <HAL_SPI_TransmitReceive+0x1f4>
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ebb8:	b29b      	uxth	r3, r3
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d016      	beq.n	800ebec <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	68da      	ldr	r2, [r3, #12]
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebc8:	b292      	uxth	r2, r2
 800ebca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebd0:	1c9a      	adds	r2, r3, #2
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ebdc:	b29b      	uxth	r3, r3
 800ebde:	3b01      	subs	r3, #1
 800ebe0:	b29a      	uxth	r2, r3
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ebe8:	2301      	movs	r3, #1
 800ebea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ebec:	f7fb fdbe 	bl	800a76c <HAL_GetTick>
 800ebf0:	4602      	mov	r2, r0
 800ebf2:	69fb      	ldr	r3, [r7, #28]
 800ebf4:	1ad3      	subs	r3, r2, r3
 800ebf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ebf8:	429a      	cmp	r2, r3
 800ebfa:	d80b      	bhi.n	800ec14 <HAL_SPI_TransmitReceive+0x21c>
 800ebfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec02:	d007      	beq.n	800ec14 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800ec04:	2303      	movs	r3, #3
 800ec06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	2201      	movs	r2, #1
 800ec0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800ec12:	e109      	b.n	800ee28 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec18:	b29b      	uxth	r3, r3
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d19f      	bne.n	800eb5e <HAL_SPI_TransmitReceive+0x166>
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d199      	bne.n	800eb5e <HAL_SPI_TransmitReceive+0x166>
 800ec2a:	e0e3      	b.n	800edf4 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	685b      	ldr	r3, [r3, #4]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d003      	beq.n	800ec3c <HAL_SPI_TransmitReceive+0x244>
 800ec34:	8a7b      	ldrh	r3, [r7, #18]
 800ec36:	2b01      	cmp	r3, #1
 800ec38:	f040 80cf 	bne.w	800edda <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec40:	b29b      	uxth	r3, r3
 800ec42:	2b01      	cmp	r3, #1
 800ec44:	d912      	bls.n	800ec6c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec4a:	881a      	ldrh	r2, [r3, #0]
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec56:	1c9a      	adds	r2, r3, #2
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec60:	b29b      	uxth	r3, r3
 800ec62:	3b02      	subs	r3, #2
 800ec64:	b29a      	uxth	r2, r3
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ec6a:	e0b6      	b.n	800edda <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	330c      	adds	r3, #12
 800ec76:	7812      	ldrb	r2, [r2, #0]
 800ec78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec7e:	1c5a      	adds	r2, r3, #1
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec88:	b29b      	uxth	r3, r3
 800ec8a:	3b01      	subs	r3, #1
 800ec8c:	b29a      	uxth	r2, r3
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ec92:	e0a2      	b.n	800edda <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	f003 0302 	and.w	r3, r3, #2
 800ec9e:	2b02      	cmp	r3, #2
 800eca0:	d134      	bne.n	800ed0c <HAL_SPI_TransmitReceive+0x314>
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eca6:	b29b      	uxth	r3, r3
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d02f      	beq.n	800ed0c <HAL_SPI_TransmitReceive+0x314>
 800ecac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecae:	2b01      	cmp	r3, #1
 800ecb0:	d12c      	bne.n	800ed0c <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ecb6:	b29b      	uxth	r3, r3
 800ecb8:	2b01      	cmp	r3, #1
 800ecba:	d912      	bls.n	800ece2 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecc0:	881a      	ldrh	r2, [r3, #0]
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eccc:	1c9a      	adds	r2, r3, #2
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ecd6:	b29b      	uxth	r3, r3
 800ecd8:	3b02      	subs	r3, #2
 800ecda:	b29a      	uxth	r2, r3
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ece0:	e012      	b.n	800ed08 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	330c      	adds	r3, #12
 800ecec:	7812      	ldrb	r2, [r2, #0]
 800ecee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecf4:	1c5a      	adds	r2, r3, #1
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ecfe:	b29b      	uxth	r3, r3
 800ed00:	3b01      	subs	r3, #1
 800ed02:	b29a      	uxth	r2, r3
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ed08:	2300      	movs	r3, #0
 800ed0a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	689b      	ldr	r3, [r3, #8]
 800ed12:	f003 0301 	and.w	r3, r3, #1
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	d148      	bne.n	800edac <HAL_SPI_TransmitReceive+0x3b4>
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed20:	b29b      	uxth	r3, r3
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d042      	beq.n	800edac <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed2c:	b29b      	uxth	r3, r3
 800ed2e:	2b01      	cmp	r3, #1
 800ed30:	d923      	bls.n	800ed7a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	68da      	ldr	r2, [r3, #12]
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed3c:	b292      	uxth	r2, r2
 800ed3e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed44:	1c9a      	adds	r2, r3, #2
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed50:	b29b      	uxth	r3, r3
 800ed52:	3b02      	subs	r3, #2
 800ed54:	b29a      	uxth	r2, r3
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed62:	b29b      	uxth	r3, r3
 800ed64:	2b01      	cmp	r3, #1
 800ed66:	d81f      	bhi.n	800eda8 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	685a      	ldr	r2, [r3, #4]
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ed76:	605a      	str	r2, [r3, #4]
 800ed78:	e016      	b.n	800eda8 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	f103 020c 	add.w	r2, r3, #12
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed86:	7812      	ldrb	r2, [r2, #0]
 800ed88:	b2d2      	uxtb	r2, r2
 800ed8a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed90:	1c5a      	adds	r2, r3, #1
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ed9c:	b29b      	uxth	r3, r3
 800ed9e:	3b01      	subs	r3, #1
 800eda0:	b29a      	uxth	r2, r3
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800eda8:	2301      	movs	r3, #1
 800edaa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800edac:	f7fb fcde 	bl	800a76c <HAL_GetTick>
 800edb0:	4602      	mov	r2, r0
 800edb2:	69fb      	ldr	r3, [r7, #28]
 800edb4:	1ad3      	subs	r3, r2, r3
 800edb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800edb8:	429a      	cmp	r2, r3
 800edba:	d803      	bhi.n	800edc4 <HAL_SPI_TransmitReceive+0x3cc>
 800edbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edc2:	d102      	bne.n	800edca <HAL_SPI_TransmitReceive+0x3d2>
 800edc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d107      	bne.n	800edda <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800edca:	2303      	movs	r3, #3
 800edcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	2201      	movs	r2, #1
 800edd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800edd8:	e026      	b.n	800ee28 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800edde:	b29b      	uxth	r3, r3
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	f47f af57 	bne.w	800ec94 <HAL_SPI_TransmitReceive+0x29c>
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800edec:	b29b      	uxth	r3, r3
 800edee:	2b00      	cmp	r3, #0
 800edf0:	f47f af50 	bne.w	800ec94 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800edf4:	69fa      	ldr	r2, [r7, #28]
 800edf6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800edf8:	68f8      	ldr	r0, [r7, #12]
 800edfa:	f000 fa51 	bl	800f2a0 <SPI_EndRxTxTransaction>
 800edfe:	4603      	mov	r3, r0
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d005      	beq.n	800ee10 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800ee04:	2301      	movs	r3, #1
 800ee06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	2220      	movs	r2, #32
 800ee0e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d003      	beq.n	800ee20 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800ee18:	2301      	movs	r3, #1
 800ee1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ee1e:	e003      	b.n	800ee28 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2201      	movs	r2, #1
 800ee24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800ee30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800ee34:	4618      	mov	r0, r3
 800ee36:	3728      	adds	r7, #40	@ 0x28
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}

0800ee3c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b088      	sub	sp, #32
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	685b      	ldr	r3, [r3, #4]
 800ee4a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	689b      	ldr	r3, [r3, #8]
 800ee52:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ee54:	69bb      	ldr	r3, [r7, #24]
 800ee56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d10e      	bne.n	800ee7c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ee5e:	69bb      	ldr	r3, [r7, #24]
 800ee60:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d009      	beq.n	800ee7c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ee68:	69fb      	ldr	r3, [r7, #28]
 800ee6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d004      	beq.n	800ee7c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	4798      	blx	r3
    return;
 800ee7a:	e0ce      	b.n	800f01a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ee7c:	69bb      	ldr	r3, [r7, #24]
 800ee7e:	f003 0302 	and.w	r3, r3, #2
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d009      	beq.n	800ee9a <HAL_SPI_IRQHandler+0x5e>
 800ee86:	69fb      	ldr	r3, [r7, #28]
 800ee88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d004      	beq.n	800ee9a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee94:	6878      	ldr	r0, [r7, #4]
 800ee96:	4798      	blx	r3
    return;
 800ee98:	e0bf      	b.n	800f01a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ee9a:	69bb      	ldr	r3, [r7, #24]
 800ee9c:	f003 0320 	and.w	r3, r3, #32
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d10a      	bne.n	800eeba <HAL_SPI_IRQHandler+0x7e>
 800eea4:	69bb      	ldr	r3, [r7, #24]
 800eea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d105      	bne.n	800eeba <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800eeae:	69bb      	ldr	r3, [r7, #24]
 800eeb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	f000 80b0 	beq.w	800f01a <HAL_SPI_IRQHandler+0x1de>
 800eeba:	69fb      	ldr	r3, [r7, #28]
 800eebc:	f003 0320 	and.w	r3, r3, #32
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	f000 80aa 	beq.w	800f01a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800eec6:	69bb      	ldr	r3, [r7, #24]
 800eec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d023      	beq.n	800ef18 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eed6:	b2db      	uxtb	r3, r3
 800eed8:	2b03      	cmp	r3, #3
 800eeda:	d011      	beq.n	800ef00 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eee0:	f043 0204 	orr.w	r2, r3, #4
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eee8:	2300      	movs	r3, #0
 800eeea:	617b      	str	r3, [r7, #20]
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	68db      	ldr	r3, [r3, #12]
 800eef2:	617b      	str	r3, [r7, #20]
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	689b      	ldr	r3, [r3, #8]
 800eefa:	617b      	str	r3, [r7, #20]
 800eefc:	697b      	ldr	r3, [r7, #20]
 800eefe:	e00b      	b.n	800ef18 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ef00:	2300      	movs	r3, #0
 800ef02:	613b      	str	r3, [r7, #16]
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	68db      	ldr	r3, [r3, #12]
 800ef0a:	613b      	str	r3, [r7, #16]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	689b      	ldr	r3, [r3, #8]
 800ef12:	613b      	str	r3, [r7, #16]
 800ef14:	693b      	ldr	r3, [r7, #16]
        return;
 800ef16:	e080      	b.n	800f01a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800ef18:	69bb      	ldr	r3, [r7, #24]
 800ef1a:	f003 0320 	and.w	r3, r3, #32
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d014      	beq.n	800ef4c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef26:	f043 0201 	orr.w	r2, r3, #1
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ef2e:	2300      	movs	r3, #0
 800ef30:	60fb      	str	r3, [r7, #12]
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	689b      	ldr	r3, [r3, #8]
 800ef38:	60fb      	str	r3, [r7, #12]
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	681a      	ldr	r2, [r3, #0]
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ef48:	601a      	str	r2, [r3, #0]
 800ef4a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800ef4c:	69bb      	ldr	r3, [r7, #24]
 800ef4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d00c      	beq.n	800ef70 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef5a:	f043 0208 	orr.w	r2, r3, #8
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ef62:	2300      	movs	r3, #0
 800ef64:	60bb      	str	r3, [r7, #8]
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	689b      	ldr	r3, [r3, #8]
 800ef6c:	60bb      	str	r3, [r7, #8]
 800ef6e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d04f      	beq.n	800f018 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	685a      	ldr	r2, [r3, #4]
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ef86:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	2201      	movs	r2, #1
 800ef8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800ef90:	69fb      	ldr	r3, [r7, #28]
 800ef92:	f003 0302 	and.w	r3, r3, #2
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d104      	bne.n	800efa4 <HAL_SPI_IRQHandler+0x168>
 800ef9a:	69fb      	ldr	r3, [r7, #28]
 800ef9c:	f003 0301 	and.w	r3, r3, #1
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d034      	beq.n	800f00e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	685a      	ldr	r2, [r3, #4]
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	f022 0203 	bic.w	r2, r2, #3
 800efb2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d011      	beq.n	800efe0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efc0:	4a17      	ldr	r2, [pc, #92]	@ (800f020 <HAL_SPI_IRQHandler+0x1e4>)
 800efc2:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efc8:	4618      	mov	r0, r3
 800efca:	f7fb fe0e 	bl	800abea <HAL_DMA_Abort_IT>
 800efce:	4603      	mov	r3, r0
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d005      	beq.n	800efe0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800efd8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d016      	beq.n	800f016 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efec:	4a0c      	ldr	r2, [pc, #48]	@ (800f020 <HAL_SPI_IRQHandler+0x1e4>)
 800efee:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eff4:	4618      	mov	r0, r3
 800eff6:	f7fb fdf8 	bl	800abea <HAL_DMA_Abort_IT>
 800effa:	4603      	mov	r3, r0
 800effc:	2b00      	cmp	r3, #0
 800effe:	d00a      	beq.n	800f016 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f004:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800f00c:	e003      	b.n	800f016 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800f00e:	6878      	ldr	r0, [r7, #4]
 800f010:	f000 f808 	bl	800f024 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800f014:	e000      	b.n	800f018 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800f016:	bf00      	nop
    return;
 800f018:	bf00      	nop
  }
}
 800f01a:	3720      	adds	r7, #32
 800f01c:	46bd      	mov	sp, r7
 800f01e:	bd80      	pop	{r7, pc}
 800f020:	0800f039 	.word	0x0800f039

0800f024 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800f024:	b480      	push	{r7}
 800f026:	b083      	sub	sp, #12
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800f02c:	bf00      	nop
 800f02e:	370c      	adds	r7, #12
 800f030:	46bd      	mov	sp, r7
 800f032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f036:	4770      	bx	lr

0800f038 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b084      	sub	sp, #16
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f044:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	2200      	movs	r2, #0
 800f04a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	2200      	movs	r2, #0
 800f052:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800f054:	68f8      	ldr	r0, [r7, #12]
 800f056:	f7ff ffe5 	bl	800f024 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f05a:	bf00      	nop
 800f05c:	3710      	adds	r7, #16
 800f05e:	46bd      	mov	sp, r7
 800f060:	bd80      	pop	{r7, pc}
	...

0800f064 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f064:	b580      	push	{r7, lr}
 800f066:	b088      	sub	sp, #32
 800f068:	af00      	add	r7, sp, #0
 800f06a:	60f8      	str	r0, [r7, #12]
 800f06c:	60b9      	str	r1, [r7, #8]
 800f06e:	603b      	str	r3, [r7, #0]
 800f070:	4613      	mov	r3, r2
 800f072:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f074:	f7fb fb7a 	bl	800a76c <HAL_GetTick>
 800f078:	4602      	mov	r2, r0
 800f07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f07c:	1a9b      	subs	r3, r3, r2
 800f07e:	683a      	ldr	r2, [r7, #0]
 800f080:	4413      	add	r3, r2
 800f082:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f084:	f7fb fb72 	bl	800a76c <HAL_GetTick>
 800f088:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f08a:	4b39      	ldr	r3, [pc, #228]	@ (800f170 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	015b      	lsls	r3, r3, #5
 800f090:	0d1b      	lsrs	r3, r3, #20
 800f092:	69fa      	ldr	r2, [r7, #28]
 800f094:	fb02 f303 	mul.w	r3, r2, r3
 800f098:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f09a:	e054      	b.n	800f146 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f09c:	683b      	ldr	r3, [r7, #0]
 800f09e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0a2:	d050      	beq.n	800f146 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f0a4:	f7fb fb62 	bl	800a76c <HAL_GetTick>
 800f0a8:	4602      	mov	r2, r0
 800f0aa:	69bb      	ldr	r3, [r7, #24]
 800f0ac:	1ad3      	subs	r3, r2, r3
 800f0ae:	69fa      	ldr	r2, [r7, #28]
 800f0b0:	429a      	cmp	r2, r3
 800f0b2:	d902      	bls.n	800f0ba <SPI_WaitFlagStateUntilTimeout+0x56>
 800f0b4:	69fb      	ldr	r3, [r7, #28]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d13d      	bne.n	800f136 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	685a      	ldr	r2, [r3, #4]
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f0c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	685b      	ldr	r3, [r3, #4]
 800f0ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f0d2:	d111      	bne.n	800f0f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	689b      	ldr	r3, [r3, #8]
 800f0d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f0dc:	d004      	beq.n	800f0e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	689b      	ldr	r3, [r3, #8]
 800f0e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f0e6:	d107      	bne.n	800f0f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	681a      	ldr	r2, [r3, #0]
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f0f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f100:	d10f      	bne.n	800f122 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	681a      	ldr	r2, [r3, #0]
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f110:	601a      	str	r2, [r3, #0]
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	681a      	ldr	r2, [r3, #0]
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f120:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	2201      	movs	r2, #1
 800f126:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	2200      	movs	r2, #0
 800f12e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f132:	2303      	movs	r3, #3
 800f134:	e017      	b.n	800f166 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f136:	697b      	ldr	r3, [r7, #20]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d101      	bne.n	800f140 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f13c:	2300      	movs	r3, #0
 800f13e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f140:	697b      	ldr	r3, [r7, #20]
 800f142:	3b01      	subs	r3, #1
 800f144:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	689a      	ldr	r2, [r3, #8]
 800f14c:	68bb      	ldr	r3, [r7, #8]
 800f14e:	4013      	ands	r3, r2
 800f150:	68ba      	ldr	r2, [r7, #8]
 800f152:	429a      	cmp	r2, r3
 800f154:	bf0c      	ite	eq
 800f156:	2301      	moveq	r3, #1
 800f158:	2300      	movne	r3, #0
 800f15a:	b2db      	uxtb	r3, r3
 800f15c:	461a      	mov	r2, r3
 800f15e:	79fb      	ldrb	r3, [r7, #7]
 800f160:	429a      	cmp	r2, r3
 800f162:	d19b      	bne.n	800f09c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f164:	2300      	movs	r3, #0
}
 800f166:	4618      	mov	r0, r3
 800f168:	3720      	adds	r7, #32
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}
 800f16e:	bf00      	nop
 800f170:	20000078 	.word	0x20000078

0800f174 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f174:	b580      	push	{r7, lr}
 800f176:	b08a      	sub	sp, #40	@ 0x28
 800f178:	af00      	add	r7, sp, #0
 800f17a:	60f8      	str	r0, [r7, #12]
 800f17c:	60b9      	str	r1, [r7, #8]
 800f17e:	607a      	str	r2, [r7, #4]
 800f180:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f182:	2300      	movs	r3, #0
 800f184:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f186:	f7fb faf1 	bl	800a76c <HAL_GetTick>
 800f18a:	4602      	mov	r2, r0
 800f18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f18e:	1a9b      	subs	r3, r3, r2
 800f190:	683a      	ldr	r2, [r7, #0]
 800f192:	4413      	add	r3, r2
 800f194:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f196:	f7fb fae9 	bl	800a76c <HAL_GetTick>
 800f19a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	330c      	adds	r3, #12
 800f1a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f1a4:	4b3d      	ldr	r3, [pc, #244]	@ (800f29c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f1a6:	681a      	ldr	r2, [r3, #0]
 800f1a8:	4613      	mov	r3, r2
 800f1aa:	009b      	lsls	r3, r3, #2
 800f1ac:	4413      	add	r3, r2
 800f1ae:	00da      	lsls	r2, r3, #3
 800f1b0:	1ad3      	subs	r3, r2, r3
 800f1b2:	0d1b      	lsrs	r3, r3, #20
 800f1b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f1b6:	fb02 f303 	mul.w	r3, r2, r3
 800f1ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f1bc:	e060      	b.n	800f280 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f1c4:	d107      	bne.n	800f1d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d104      	bne.n	800f1d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f1cc:	69fb      	ldr	r3, [r7, #28]
 800f1ce:	781b      	ldrb	r3, [r3, #0]
 800f1d0:	b2db      	uxtb	r3, r3
 800f1d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f1d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f1d6:	683b      	ldr	r3, [r7, #0]
 800f1d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1dc:	d050      	beq.n	800f280 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f1de:	f7fb fac5 	bl	800a76c <HAL_GetTick>
 800f1e2:	4602      	mov	r2, r0
 800f1e4:	6a3b      	ldr	r3, [r7, #32]
 800f1e6:	1ad3      	subs	r3, r2, r3
 800f1e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f1ea:	429a      	cmp	r2, r3
 800f1ec:	d902      	bls.n	800f1f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d13d      	bne.n	800f270 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	685a      	ldr	r2, [r3, #4]
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f202:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	685b      	ldr	r3, [r3, #4]
 800f208:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f20c:	d111      	bne.n	800f232 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	689b      	ldr	r3, [r3, #8]
 800f212:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f216:	d004      	beq.n	800f222 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	689b      	ldr	r3, [r3, #8]
 800f21c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f220:	d107      	bne.n	800f232 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	681a      	ldr	r2, [r3, #0]
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f230:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f236:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f23a:	d10f      	bne.n	800f25c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	681a      	ldr	r2, [r3, #0]
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f24a:	601a      	str	r2, [r3, #0]
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	681a      	ldr	r2, [r3, #0]
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f25a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	2201      	movs	r2, #1
 800f260:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	2200      	movs	r2, #0
 800f268:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f26c:	2303      	movs	r3, #3
 800f26e:	e010      	b.n	800f292 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f270:	69bb      	ldr	r3, [r7, #24]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d101      	bne.n	800f27a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f276:	2300      	movs	r3, #0
 800f278:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f27a:	69bb      	ldr	r3, [r7, #24]
 800f27c:	3b01      	subs	r3, #1
 800f27e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	689a      	ldr	r2, [r3, #8]
 800f286:	68bb      	ldr	r3, [r7, #8]
 800f288:	4013      	ands	r3, r2
 800f28a:	687a      	ldr	r2, [r7, #4]
 800f28c:	429a      	cmp	r2, r3
 800f28e:	d196      	bne.n	800f1be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f290:	2300      	movs	r3, #0
}
 800f292:	4618      	mov	r0, r3
 800f294:	3728      	adds	r7, #40	@ 0x28
 800f296:	46bd      	mov	sp, r7
 800f298:	bd80      	pop	{r7, pc}
 800f29a:	bf00      	nop
 800f29c:	20000078 	.word	0x20000078

0800f2a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b086      	sub	sp, #24
 800f2a4:	af02      	add	r7, sp, #8
 800f2a6:	60f8      	str	r0, [r7, #12]
 800f2a8:	60b9      	str	r1, [r7, #8]
 800f2aa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	9300      	str	r3, [sp, #0]
 800f2b0:	68bb      	ldr	r3, [r7, #8]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f2b8:	68f8      	ldr	r0, [r7, #12]
 800f2ba:	f7ff ff5b 	bl	800f174 <SPI_WaitFifoStateUntilTimeout>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d007      	beq.n	800f2d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f2c8:	f043 0220 	orr.w	r2, r3, #32
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f2d0:	2303      	movs	r3, #3
 800f2d2:	e027      	b.n	800f324 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	9300      	str	r3, [sp, #0]
 800f2d8:	68bb      	ldr	r3, [r7, #8]
 800f2da:	2200      	movs	r2, #0
 800f2dc:	2180      	movs	r1, #128	@ 0x80
 800f2de:	68f8      	ldr	r0, [r7, #12]
 800f2e0:	f7ff fec0 	bl	800f064 <SPI_WaitFlagStateUntilTimeout>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d007      	beq.n	800f2fa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f2ee:	f043 0220 	orr.w	r2, r3, #32
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f2f6:	2303      	movs	r3, #3
 800f2f8:	e014      	b.n	800f324 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	9300      	str	r3, [sp, #0]
 800f2fe:	68bb      	ldr	r3, [r7, #8]
 800f300:	2200      	movs	r2, #0
 800f302:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f306:	68f8      	ldr	r0, [r7, #12]
 800f308:	f7ff ff34 	bl	800f174 <SPI_WaitFifoStateUntilTimeout>
 800f30c:	4603      	mov	r3, r0
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d007      	beq.n	800f322 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f316:	f043 0220 	orr.w	r2, r3, #32
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f31e:	2303      	movs	r3, #3
 800f320:	e000      	b.n	800f324 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f322:	2300      	movs	r3, #0
}
 800f324:	4618      	mov	r0, r3
 800f326:	3710      	adds	r7, #16
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd80      	pop	{r7, pc}

0800f32c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b086      	sub	sp, #24
 800f330:	af00      	add	r7, sp, #0
 800f332:	6078      	str	r0, [r7, #4]
 800f334:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d101      	bne.n	800f340 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800f33c:	2301      	movs	r3, #1
 800f33e:	e097      	b.n	800f470 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f346:	b2db      	uxtb	r3, r3
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d106      	bne.n	800f35a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	2200      	movs	r2, #0
 800f350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800f354:	6878      	ldr	r0, [r7, #4]
 800f356:	f7fa fbbf 	bl	8009ad8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	2202      	movs	r2, #2
 800f35e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	689b      	ldr	r3, [r3, #8]
 800f368:	687a      	ldr	r2, [r7, #4]
 800f36a:	6812      	ldr	r2, [r2, #0]
 800f36c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800f370:	f023 0307 	bic.w	r3, r3, #7
 800f374:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681a      	ldr	r2, [r3, #0]
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	3304      	adds	r3, #4
 800f37e:	4619      	mov	r1, r3
 800f380:	4610      	mov	r0, r2
 800f382:	f000 f879 	bl	800f478 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	689b      	ldr	r3, [r3, #8]
 800f38c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	699b      	ldr	r3, [r3, #24]
 800f394:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	6a1b      	ldr	r3, [r3, #32]
 800f39c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	697a      	ldr	r2, [r7, #20]
 800f3a4:	4313      	orrs	r3, r2
 800f3a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800f3a8:	693b      	ldr	r3, [r7, #16]
 800f3aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f3ae:	f023 0303 	bic.w	r3, r3, #3
 800f3b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	689a      	ldr	r2, [r3, #8]
 800f3b8:	683b      	ldr	r3, [r7, #0]
 800f3ba:	699b      	ldr	r3, [r3, #24]
 800f3bc:	021b      	lsls	r3, r3, #8
 800f3be:	4313      	orrs	r3, r2
 800f3c0:	693a      	ldr	r2, [r7, #16]
 800f3c2:	4313      	orrs	r3, r2
 800f3c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800f3c6:	693b      	ldr	r3, [r7, #16]
 800f3c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800f3cc:	f023 030c 	bic.w	r3, r3, #12
 800f3d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800f3d2:	693b      	ldr	r3, [r7, #16]
 800f3d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f3d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f3dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	68da      	ldr	r2, [r3, #12]
 800f3e2:	683b      	ldr	r3, [r7, #0]
 800f3e4:	69db      	ldr	r3, [r3, #28]
 800f3e6:	021b      	lsls	r3, r3, #8
 800f3e8:	4313      	orrs	r3, r2
 800f3ea:	693a      	ldr	r2, [r7, #16]
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800f3f0:	683b      	ldr	r3, [r7, #0]
 800f3f2:	691b      	ldr	r3, [r3, #16]
 800f3f4:	011a      	lsls	r2, r3, #4
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	6a1b      	ldr	r3, [r3, #32]
 800f3fa:	031b      	lsls	r3, r3, #12
 800f3fc:	4313      	orrs	r3, r2
 800f3fe:	693a      	ldr	r2, [r7, #16]
 800f400:	4313      	orrs	r3, r2
 800f402:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800f40a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800f412:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800f414:	683b      	ldr	r3, [r7, #0]
 800f416:	685a      	ldr	r2, [r3, #4]
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	695b      	ldr	r3, [r3, #20]
 800f41c:	011b      	lsls	r3, r3, #4
 800f41e:	4313      	orrs	r3, r2
 800f420:	68fa      	ldr	r2, [r7, #12]
 800f422:	4313      	orrs	r3, r2
 800f424:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	697a      	ldr	r2, [r7, #20]
 800f42c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	693a      	ldr	r2, [r7, #16]
 800f434:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	68fa      	ldr	r2, [r7, #12]
 800f43c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	2201      	movs	r2, #1
 800f442:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	2201      	movs	r2, #1
 800f44a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	2201      	movs	r2, #1
 800f452:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	2201      	movs	r2, #1
 800f45a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	2201      	movs	r2, #1
 800f462:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2201      	movs	r2, #1
 800f46a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f46e:	2300      	movs	r3, #0
}
 800f470:	4618      	mov	r0, r3
 800f472:	3718      	adds	r7, #24
 800f474:	46bd      	mov	sp, r7
 800f476:	bd80      	pop	{r7, pc}

0800f478 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f478:	b480      	push	{r7}
 800f47a:	b085      	sub	sp, #20
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
 800f480:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	4a4c      	ldr	r2, [pc, #304]	@ (800f5bc <TIM_Base_SetConfig+0x144>)
 800f48c:	4293      	cmp	r3, r2
 800f48e:	d017      	beq.n	800f4c0 <TIM_Base_SetConfig+0x48>
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f496:	d013      	beq.n	800f4c0 <TIM_Base_SetConfig+0x48>
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	4a49      	ldr	r2, [pc, #292]	@ (800f5c0 <TIM_Base_SetConfig+0x148>)
 800f49c:	4293      	cmp	r3, r2
 800f49e:	d00f      	beq.n	800f4c0 <TIM_Base_SetConfig+0x48>
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	4a48      	ldr	r2, [pc, #288]	@ (800f5c4 <TIM_Base_SetConfig+0x14c>)
 800f4a4:	4293      	cmp	r3, r2
 800f4a6:	d00b      	beq.n	800f4c0 <TIM_Base_SetConfig+0x48>
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	4a47      	ldr	r2, [pc, #284]	@ (800f5c8 <TIM_Base_SetConfig+0x150>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d007      	beq.n	800f4c0 <TIM_Base_SetConfig+0x48>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	4a46      	ldr	r2, [pc, #280]	@ (800f5cc <TIM_Base_SetConfig+0x154>)
 800f4b4:	4293      	cmp	r3, r2
 800f4b6:	d003      	beq.n	800f4c0 <TIM_Base_SetConfig+0x48>
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	4a45      	ldr	r2, [pc, #276]	@ (800f5d0 <TIM_Base_SetConfig+0x158>)
 800f4bc:	4293      	cmp	r3, r2
 800f4be:	d108      	bne.n	800f4d2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	685b      	ldr	r3, [r3, #4]
 800f4cc:	68fa      	ldr	r2, [r7, #12]
 800f4ce:	4313      	orrs	r3, r2
 800f4d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	4a39      	ldr	r2, [pc, #228]	@ (800f5bc <TIM_Base_SetConfig+0x144>)
 800f4d6:	4293      	cmp	r3, r2
 800f4d8:	d023      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4e0:	d01f      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	4a36      	ldr	r2, [pc, #216]	@ (800f5c0 <TIM_Base_SetConfig+0x148>)
 800f4e6:	4293      	cmp	r3, r2
 800f4e8:	d01b      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	4a35      	ldr	r2, [pc, #212]	@ (800f5c4 <TIM_Base_SetConfig+0x14c>)
 800f4ee:	4293      	cmp	r3, r2
 800f4f0:	d017      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	4a34      	ldr	r2, [pc, #208]	@ (800f5c8 <TIM_Base_SetConfig+0x150>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d013      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	4a33      	ldr	r2, [pc, #204]	@ (800f5cc <TIM_Base_SetConfig+0x154>)
 800f4fe:	4293      	cmp	r3, r2
 800f500:	d00f      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	4a33      	ldr	r2, [pc, #204]	@ (800f5d4 <TIM_Base_SetConfig+0x15c>)
 800f506:	4293      	cmp	r3, r2
 800f508:	d00b      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	4a32      	ldr	r2, [pc, #200]	@ (800f5d8 <TIM_Base_SetConfig+0x160>)
 800f50e:	4293      	cmp	r3, r2
 800f510:	d007      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	4a31      	ldr	r2, [pc, #196]	@ (800f5dc <TIM_Base_SetConfig+0x164>)
 800f516:	4293      	cmp	r3, r2
 800f518:	d003      	beq.n	800f522 <TIM_Base_SetConfig+0xaa>
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	4a2c      	ldr	r2, [pc, #176]	@ (800f5d0 <TIM_Base_SetConfig+0x158>)
 800f51e:	4293      	cmp	r3, r2
 800f520:	d108      	bne.n	800f534 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f528:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f52a:	683b      	ldr	r3, [r7, #0]
 800f52c:	68db      	ldr	r3, [r3, #12]
 800f52e:	68fa      	ldr	r2, [r7, #12]
 800f530:	4313      	orrs	r3, r2
 800f532:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	695b      	ldr	r3, [r3, #20]
 800f53e:	4313      	orrs	r3, r2
 800f540:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	68fa      	ldr	r2, [r7, #12]
 800f546:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	689a      	ldr	r2, [r3, #8]
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	681a      	ldr	r2, [r3, #0]
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	4a18      	ldr	r2, [pc, #96]	@ (800f5bc <TIM_Base_SetConfig+0x144>)
 800f55c:	4293      	cmp	r3, r2
 800f55e:	d013      	beq.n	800f588 <TIM_Base_SetConfig+0x110>
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	4a1a      	ldr	r2, [pc, #104]	@ (800f5cc <TIM_Base_SetConfig+0x154>)
 800f564:	4293      	cmp	r3, r2
 800f566:	d00f      	beq.n	800f588 <TIM_Base_SetConfig+0x110>
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	4a1a      	ldr	r2, [pc, #104]	@ (800f5d4 <TIM_Base_SetConfig+0x15c>)
 800f56c:	4293      	cmp	r3, r2
 800f56e:	d00b      	beq.n	800f588 <TIM_Base_SetConfig+0x110>
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	4a19      	ldr	r2, [pc, #100]	@ (800f5d8 <TIM_Base_SetConfig+0x160>)
 800f574:	4293      	cmp	r3, r2
 800f576:	d007      	beq.n	800f588 <TIM_Base_SetConfig+0x110>
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	4a18      	ldr	r2, [pc, #96]	@ (800f5dc <TIM_Base_SetConfig+0x164>)
 800f57c:	4293      	cmp	r3, r2
 800f57e:	d003      	beq.n	800f588 <TIM_Base_SetConfig+0x110>
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	4a13      	ldr	r2, [pc, #76]	@ (800f5d0 <TIM_Base_SetConfig+0x158>)
 800f584:	4293      	cmp	r3, r2
 800f586:	d103      	bne.n	800f590 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	691a      	ldr	r2, [r3, #16]
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	2201      	movs	r2, #1
 800f594:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	691b      	ldr	r3, [r3, #16]
 800f59a:	f003 0301 	and.w	r3, r3, #1
 800f59e:	2b01      	cmp	r3, #1
 800f5a0:	d105      	bne.n	800f5ae <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	691b      	ldr	r3, [r3, #16]
 800f5a6:	f023 0201 	bic.w	r2, r3, #1
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	611a      	str	r2, [r3, #16]
  }
}
 800f5ae:	bf00      	nop
 800f5b0:	3714      	adds	r7, #20
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b8:	4770      	bx	lr
 800f5ba:	bf00      	nop
 800f5bc:	40012c00 	.word	0x40012c00
 800f5c0:	40000400 	.word	0x40000400
 800f5c4:	40000800 	.word	0x40000800
 800f5c8:	40000c00 	.word	0x40000c00
 800f5cc:	40013400 	.word	0x40013400
 800f5d0:	40015000 	.word	0x40015000
 800f5d4:	40014000 	.word	0x40014000
 800f5d8:	40014400 	.word	0x40014400
 800f5dc:	40014800 	.word	0x40014800

0800f5e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f5e0:	b480      	push	{r7}
 800f5e2:	b085      	sub	sp, #20
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
 800f5e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f5f0:	2b01      	cmp	r3, #1
 800f5f2:	d101      	bne.n	800f5f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f5f4:	2302      	movs	r3, #2
 800f5f6:	e074      	b.n	800f6e2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2201      	movs	r2, #1
 800f5fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	2202      	movs	r2, #2
 800f604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	685b      	ldr	r3, [r3, #4]
 800f60e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	689b      	ldr	r3, [r3, #8]
 800f616:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	4a34      	ldr	r2, [pc, #208]	@ (800f6f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f61e:	4293      	cmp	r3, r2
 800f620:	d009      	beq.n	800f636 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	4a33      	ldr	r2, [pc, #204]	@ (800f6f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f628:	4293      	cmp	r3, r2
 800f62a:	d004      	beq.n	800f636 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	4a31      	ldr	r2, [pc, #196]	@ (800f6f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f632:	4293      	cmp	r3, r2
 800f634:	d108      	bne.n	800f648 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f63c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	685b      	ldr	r3, [r3, #4]
 800f642:	68fa      	ldr	r2, [r7, #12]
 800f644:	4313      	orrs	r3, r2
 800f646:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800f64e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f652:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	68fa      	ldr	r2, [r7, #12]
 800f65a:	4313      	orrs	r3, r2
 800f65c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	68fa      	ldr	r2, [r7, #12]
 800f664:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	4a21      	ldr	r2, [pc, #132]	@ (800f6f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f66c:	4293      	cmp	r3, r2
 800f66e:	d022      	beq.n	800f6b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f678:	d01d      	beq.n	800f6b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	4a1f      	ldr	r2, [pc, #124]	@ (800f6fc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800f680:	4293      	cmp	r3, r2
 800f682:	d018      	beq.n	800f6b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	4a1d      	ldr	r2, [pc, #116]	@ (800f700 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d013      	beq.n	800f6b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	4a1c      	ldr	r2, [pc, #112]	@ (800f704 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800f694:	4293      	cmp	r3, r2
 800f696:	d00e      	beq.n	800f6b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	4a15      	ldr	r2, [pc, #84]	@ (800f6f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f69e:	4293      	cmp	r3, r2
 800f6a0:	d009      	beq.n	800f6b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	4a18      	ldr	r2, [pc, #96]	@ (800f708 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800f6a8:	4293      	cmp	r3, r2
 800f6aa:	d004      	beq.n	800f6b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	4a11      	ldr	r2, [pc, #68]	@ (800f6f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d10c      	bne.n	800f6d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f6b6:	68bb      	ldr	r3, [r7, #8]
 800f6b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f6bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f6be:	683b      	ldr	r3, [r7, #0]
 800f6c0:	689b      	ldr	r3, [r3, #8]
 800f6c2:	68ba      	ldr	r2, [r7, #8]
 800f6c4:	4313      	orrs	r3, r2
 800f6c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	68ba      	ldr	r2, [r7, #8]
 800f6ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	2201      	movs	r2, #1
 800f6d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f6e0:	2300      	movs	r3, #0
}
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	3714      	adds	r7, #20
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ec:	4770      	bx	lr
 800f6ee:	bf00      	nop
 800f6f0:	40012c00 	.word	0x40012c00
 800f6f4:	40013400 	.word	0x40013400
 800f6f8:	40015000 	.word	0x40015000
 800f6fc:	40000400 	.word	0x40000400
 800f700:	40000800 	.word	0x40000800
 800f704:	40000c00 	.word	0x40000c00
 800f708:	40014000 	.word	0x40014000

0800f70c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f70c:	b580      	push	{r7, lr}
 800f70e:	b082      	sub	sp, #8
 800f710:	af00      	add	r7, sp, #0
 800f712:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d101      	bne.n	800f71e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f71a:	2301      	movs	r3, #1
 800f71c:	e042      	b.n	800f7a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f724:	2b00      	cmp	r3, #0
 800f726:	d106      	bne.n	800f736 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2200      	movs	r2, #0
 800f72c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f730:	6878      	ldr	r0, [r7, #4]
 800f732:	f7fa fe9d 	bl	800a470 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	2224      	movs	r2, #36	@ 0x24
 800f73a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	681a      	ldr	r2, [r3, #0]
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	f022 0201 	bic.w	r2, r2, #1
 800f74c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f752:	2b00      	cmp	r3, #0
 800f754:	d002      	beq.n	800f75c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f756:	6878      	ldr	r0, [r7, #4]
 800f758:	f000 fe68 	bl	801042c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f000 fb69 	bl	800fe34 <UART_SetConfig>
 800f762:	4603      	mov	r3, r0
 800f764:	2b01      	cmp	r3, #1
 800f766:	d101      	bne.n	800f76c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f768:	2301      	movs	r3, #1
 800f76a:	e01b      	b.n	800f7a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	685a      	ldr	r2, [r3, #4]
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f77a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	689a      	ldr	r2, [r3, #8]
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f78a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	681a      	ldr	r2, [r3, #0]
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	f042 0201 	orr.w	r2, r2, #1
 800f79a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f79c:	6878      	ldr	r0, [r7, #4]
 800f79e:	f000 fee7 	bl	8010570 <UART_CheckIdleState>
 800f7a2:	4603      	mov	r3, r0
}
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	3708      	adds	r7, #8
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	bd80      	pop	{r7, pc}

0800f7ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f7ac:	b580      	push	{r7, lr}
 800f7ae:	b0ba      	sub	sp, #232	@ 0xe8
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	69db      	ldr	r3, [r3, #28]
 800f7ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	689b      	ldr	r3, [r3, #8]
 800f7ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f7d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f7d6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f7da:	4013      	ands	r3, r2
 800f7dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f7e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d11b      	bne.n	800f820 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f7e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7ec:	f003 0320 	and.w	r3, r3, #32
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d015      	beq.n	800f820 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f7f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7f8:	f003 0320 	and.w	r3, r3, #32
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d105      	bne.n	800f80c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d009      	beq.n	800f820 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f810:	2b00      	cmp	r3, #0
 800f812:	f000 82e3 	beq.w	800fddc <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	4798      	blx	r3
      }
      return;
 800f81e:	e2dd      	b.n	800fddc <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f820:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f824:	2b00      	cmp	r3, #0
 800f826:	f000 8123 	beq.w	800fa70 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f82a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f82e:	4b8d      	ldr	r3, [pc, #564]	@ (800fa64 <HAL_UART_IRQHandler+0x2b8>)
 800f830:	4013      	ands	r3, r2
 800f832:	2b00      	cmp	r3, #0
 800f834:	d106      	bne.n	800f844 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f836:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f83a:	4b8b      	ldr	r3, [pc, #556]	@ (800fa68 <HAL_UART_IRQHandler+0x2bc>)
 800f83c:	4013      	ands	r3, r2
 800f83e:	2b00      	cmp	r3, #0
 800f840:	f000 8116 	beq.w	800fa70 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f848:	f003 0301 	and.w	r3, r3, #1
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d011      	beq.n	800f874 <HAL_UART_IRQHandler+0xc8>
 800f850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d00b      	beq.n	800f874 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	2201      	movs	r2, #1
 800f862:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f86a:	f043 0201 	orr.w	r2, r3, #1
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f878:	f003 0302 	and.w	r3, r3, #2
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d011      	beq.n	800f8a4 <HAL_UART_IRQHandler+0xf8>
 800f880:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f884:	f003 0301 	and.w	r3, r3, #1
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d00b      	beq.n	800f8a4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	2202      	movs	r2, #2
 800f892:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f89a:	f043 0204 	orr.w	r2, r3, #4
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f8a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8a8:	f003 0304 	and.w	r3, r3, #4
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d011      	beq.n	800f8d4 <HAL_UART_IRQHandler+0x128>
 800f8b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f8b4:	f003 0301 	and.w	r3, r3, #1
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d00b      	beq.n	800f8d4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	2204      	movs	r2, #4
 800f8c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8ca:	f043 0202 	orr.w	r2, r3, #2
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f8d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8d8:	f003 0308 	and.w	r3, r3, #8
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d017      	beq.n	800f910 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f8e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8e4:	f003 0320 	and.w	r3, r3, #32
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d105      	bne.n	800f8f8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f8ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f8f0:	4b5c      	ldr	r3, [pc, #368]	@ (800fa64 <HAL_UART_IRQHandler+0x2b8>)
 800f8f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d00b      	beq.n	800f910 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	2208      	movs	r2, #8
 800f8fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f906:	f043 0208 	orr.w	r2, r3, #8
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f914:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d012      	beq.n	800f942 <HAL_UART_IRQHandler+0x196>
 800f91c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f920:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f924:	2b00      	cmp	r3, #0
 800f926:	d00c      	beq.n	800f942 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f930:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f938:	f043 0220 	orr.w	r2, r3, #32
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f948:	2b00      	cmp	r3, #0
 800f94a:	f000 8249 	beq.w	800fde0 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f94e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f952:	f003 0320 	and.w	r3, r3, #32
 800f956:	2b00      	cmp	r3, #0
 800f958:	d013      	beq.n	800f982 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f95a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f95e:	f003 0320 	and.w	r3, r3, #32
 800f962:	2b00      	cmp	r3, #0
 800f964:	d105      	bne.n	800f972 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f966:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f96a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d007      	beq.n	800f982 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f976:	2b00      	cmp	r3, #0
 800f978:	d003      	beq.n	800f982 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f97e:	6878      	ldr	r0, [r7, #4]
 800f980:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f988:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	689b      	ldr	r3, [r3, #8]
 800f992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f996:	2b40      	cmp	r3, #64	@ 0x40
 800f998:	d005      	beq.n	800f9a6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f99a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f99e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d054      	beq.n	800fa50 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f000 fef9 	bl	801079e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	689b      	ldr	r3, [r3, #8]
 800f9b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9b6:	2b40      	cmp	r3, #64	@ 0x40
 800f9b8:	d146      	bne.n	800fa48 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	3308      	adds	r3, #8
 800f9c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f9c8:	e853 3f00 	ldrex	r3, [r3]
 800f9cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f9d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f9d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f9d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	3308      	adds	r3, #8
 800f9e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f9e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f9ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f9f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f9f6:	e841 2300 	strex	r3, r2, [r1]
 800f9fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f9fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d1d9      	bne.n	800f9ba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d017      	beq.n	800fa40 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa16:	4a15      	ldr	r2, [pc, #84]	@ (800fa6c <HAL_UART_IRQHandler+0x2c0>)
 800fa18:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa20:	4618      	mov	r0, r3
 800fa22:	f7fb f8e2 	bl	800abea <HAL_DMA_Abort_IT>
 800fa26:	4603      	mov	r3, r0
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d019      	beq.n	800fa60 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa34:	687a      	ldr	r2, [r7, #4]
 800fa36:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fa3a:	4610      	mov	r0, r2
 800fa3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa3e:	e00f      	b.n	800fa60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fa40:	6878      	ldr	r0, [r7, #4]
 800fa42:	f000 f9e1 	bl	800fe08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa46:	e00b      	b.n	800fa60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fa48:	6878      	ldr	r0, [r7, #4]
 800fa4a:	f000 f9dd 	bl	800fe08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa4e:	e007      	b.n	800fa60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fa50:	6878      	ldr	r0, [r7, #4]
 800fa52:	f000 f9d9 	bl	800fe08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	2200      	movs	r2, #0
 800fa5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fa5e:	e1bf      	b.n	800fde0 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa60:	bf00      	nop
    return;
 800fa62:	e1bd      	b.n	800fde0 <HAL_UART_IRQHandler+0x634>
 800fa64:	10000001 	.word	0x10000001
 800fa68:	04000120 	.word	0x04000120
 800fa6c:	0801086b 	.word	0x0801086b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fa74:	2b01      	cmp	r3, #1
 800fa76:	f040 8153 	bne.w	800fd20 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fa7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fa7e:	f003 0310 	and.w	r3, r3, #16
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	f000 814c 	beq.w	800fd20 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fa88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa8c:	f003 0310 	and.w	r3, r3, #16
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	f000 8145 	beq.w	800fd20 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	2210      	movs	r2, #16
 800fa9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	689b      	ldr	r3, [r3, #8]
 800faa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800faa8:	2b40      	cmp	r3, #64	@ 0x40
 800faaa:	f040 80bb 	bne.w	800fc24 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	685b      	ldr	r3, [r3, #4]
 800fab8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fabc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	f000 818f 	beq.w	800fde4 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800facc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fad0:	429a      	cmp	r2, r3
 800fad2:	f080 8187 	bcs.w	800fde4 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fadc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	f003 0320 	and.w	r3, r3, #32
 800faee:	2b00      	cmp	r3, #0
 800faf0:	f040 8087 	bne.w	800fc02 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fafc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fb00:	e853 3f00 	ldrex	r3, [r3]
 800fb04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fb08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	461a      	mov	r2, r3
 800fb1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fb1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fb22:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fb2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fb2e:	e841 2300 	strex	r3, r2, [r1]
 800fb32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fb36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d1da      	bne.n	800faf4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	3308      	adds	r3, #8
 800fb44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fb48:	e853 3f00 	ldrex	r3, [r3]
 800fb4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fb4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fb50:	f023 0301 	bic.w	r3, r3, #1
 800fb54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	3308      	adds	r3, #8
 800fb5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fb62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fb66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fb6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fb6e:	e841 2300 	strex	r3, r2, [r1]
 800fb72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fb74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d1e1      	bne.n	800fb3e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	3308      	adds	r3, #8
 800fb80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fb84:	e853 3f00 	ldrex	r3, [r3]
 800fb88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fb8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fb8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fb90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	3308      	adds	r3, #8
 800fb9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fb9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fba0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fba2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fba4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fba6:	e841 2300 	strex	r3, r2, [r1]
 800fbaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fbac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d1e3      	bne.n	800fb7a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	2220      	movs	r2, #32
 800fbb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fbc8:	e853 3f00 	ldrex	r3, [r3]
 800fbcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fbce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fbd0:	f023 0310 	bic.w	r3, r3, #16
 800fbd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	461a      	mov	r2, r3
 800fbde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fbe2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fbe4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbe6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fbe8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fbea:	e841 2300 	strex	r3, r2, [r1]
 800fbee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fbf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d1e4      	bne.n	800fbc0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbfc:	4618      	mov	r0, r3
 800fbfe:	f7fa ff9b 	bl	800ab38 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	2202      	movs	r2, #2
 800fc06:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc14:	b29b      	uxth	r3, r3
 800fc16:	1ad3      	subs	r3, r2, r3
 800fc18:	b29b      	uxth	r3, r3
 800fc1a:	4619      	mov	r1, r3
 800fc1c:	6878      	ldr	r0, [r7, #4]
 800fc1e:	f000 f8fd 	bl	800fe1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fc22:	e0df      	b.n	800fde4 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc30:	b29b      	uxth	r3, r3
 800fc32:	1ad3      	subs	r3, r2, r3
 800fc34:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fc3e:	b29b      	uxth	r3, r3
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	f000 80d1 	beq.w	800fde8 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800fc46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	f000 80cc 	beq.w	800fde8 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc58:	e853 3f00 	ldrex	r3, [r3]
 800fc5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fc5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fc64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	461a      	mov	r2, r3
 800fc6e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fc72:	647b      	str	r3, [r7, #68]	@ 0x44
 800fc74:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fc78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fc7a:	e841 2300 	strex	r3, r2, [r1]
 800fc7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fc80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d1e4      	bne.n	800fc50 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	3308      	adds	r3, #8
 800fc8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc90:	e853 3f00 	ldrex	r3, [r3]
 800fc94:	623b      	str	r3, [r7, #32]
   return(result);
 800fc96:	6a3b      	ldr	r3, [r7, #32]
 800fc98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fc9c:	f023 0301 	bic.w	r3, r3, #1
 800fca0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	3308      	adds	r3, #8
 800fcaa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fcae:	633a      	str	r2, [r7, #48]	@ 0x30
 800fcb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fcb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fcb6:	e841 2300 	strex	r3, r2, [r1]
 800fcba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fcbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d1e1      	bne.n	800fc86 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	2220      	movs	r2, #32
 800fcc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	2200      	movs	r2, #0
 800fcce:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcdc:	693b      	ldr	r3, [r7, #16]
 800fcde:	e853 3f00 	ldrex	r3, [r3]
 800fce2:	60fb      	str	r3, [r7, #12]
   return(result);
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	f023 0310 	bic.w	r3, r3, #16
 800fcea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	461a      	mov	r2, r3
 800fcf4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fcf8:	61fb      	str	r3, [r7, #28]
 800fcfa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcfc:	69b9      	ldr	r1, [r7, #24]
 800fcfe:	69fa      	ldr	r2, [r7, #28]
 800fd00:	e841 2300 	strex	r3, r2, [r1]
 800fd04:	617b      	str	r3, [r7, #20]
   return(result);
 800fd06:	697b      	ldr	r3, [r7, #20]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d1e4      	bne.n	800fcd6 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	2202      	movs	r2, #2
 800fd10:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fd12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fd16:	4619      	mov	r1, r3
 800fd18:	6878      	ldr	r0, [r7, #4]
 800fd1a:	f000 f87f 	bl	800fe1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fd1e:	e063      	b.n	800fde8 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fd20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d00e      	beq.n	800fd4a <HAL_UART_IRQHandler+0x59e>
 800fd2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d008      	beq.n	800fd4a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fd40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fd42:	6878      	ldr	r0, [r7, #4]
 800fd44:	f000 fdd2 	bl	80108ec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fd48:	e051      	b.n	800fdee <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fd4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d014      	beq.n	800fd80 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fd56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d105      	bne.n	800fd6e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800fd62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fd66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d008      	beq.n	800fd80 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d03a      	beq.n	800fdec <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd7a:	6878      	ldr	r0, [r7, #4]
 800fd7c:	4798      	blx	r3
    }
    return;
 800fd7e:	e035      	b.n	800fdec <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fd80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d009      	beq.n	800fda0 <HAL_UART_IRQHandler+0x5f4>
 800fd8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d003      	beq.n	800fda0 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800fd98:	6878      	ldr	r0, [r7, #4]
 800fd9a:	f000 fd7c 	bl	8010896 <UART_EndTransmit_IT>
    return;
 800fd9e:	e026      	b.n	800fdee <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fda0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fda4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d009      	beq.n	800fdc0 <HAL_UART_IRQHandler+0x614>
 800fdac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdb0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d003      	beq.n	800fdc0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fdb8:	6878      	ldr	r0, [r7, #4]
 800fdba:	f000 fdab 	bl	8010914 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fdbe:	e016      	b.n	800fdee <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fdc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d010      	beq.n	800fdee <HAL_UART_IRQHandler+0x642>
 800fdcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	da0c      	bge.n	800fdee <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fdd4:	6878      	ldr	r0, [r7, #4]
 800fdd6:	f000 fd93 	bl	8010900 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fdda:	e008      	b.n	800fdee <HAL_UART_IRQHandler+0x642>
      return;
 800fddc:	bf00      	nop
 800fdde:	e006      	b.n	800fdee <HAL_UART_IRQHandler+0x642>
    return;
 800fde0:	bf00      	nop
 800fde2:	e004      	b.n	800fdee <HAL_UART_IRQHandler+0x642>
      return;
 800fde4:	bf00      	nop
 800fde6:	e002      	b.n	800fdee <HAL_UART_IRQHandler+0x642>
      return;
 800fde8:	bf00      	nop
 800fdea:	e000      	b.n	800fdee <HAL_UART_IRQHandler+0x642>
    return;
 800fdec:	bf00      	nop
  }
}
 800fdee:	37e8      	adds	r7, #232	@ 0xe8
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	bd80      	pop	{r7, pc}

0800fdf4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fdf4:	b480      	push	{r7}
 800fdf6:	b083      	sub	sp, #12
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fdfc:	bf00      	nop
 800fdfe:	370c      	adds	r7, #12
 800fe00:	46bd      	mov	sp, r7
 800fe02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe06:	4770      	bx	lr

0800fe08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fe08:	b480      	push	{r7}
 800fe0a:	b083      	sub	sp, #12
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fe10:	bf00      	nop
 800fe12:	370c      	adds	r7, #12
 800fe14:	46bd      	mov	sp, r7
 800fe16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1a:	4770      	bx	lr

0800fe1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fe1c:	b480      	push	{r7}
 800fe1e:	b083      	sub	sp, #12
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	6078      	str	r0, [r7, #4]
 800fe24:	460b      	mov	r3, r1
 800fe26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fe28:	bf00      	nop
 800fe2a:	370c      	adds	r7, #12
 800fe2c:	46bd      	mov	sp, r7
 800fe2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe32:	4770      	bx	lr

0800fe34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fe34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fe38:	b08c      	sub	sp, #48	@ 0x30
 800fe3a:	af00      	add	r7, sp, #0
 800fe3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fe3e:	2300      	movs	r3, #0
 800fe40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fe44:	697b      	ldr	r3, [r7, #20]
 800fe46:	689a      	ldr	r2, [r3, #8]
 800fe48:	697b      	ldr	r3, [r7, #20]
 800fe4a:	691b      	ldr	r3, [r3, #16]
 800fe4c:	431a      	orrs	r2, r3
 800fe4e:	697b      	ldr	r3, [r7, #20]
 800fe50:	695b      	ldr	r3, [r3, #20]
 800fe52:	431a      	orrs	r2, r3
 800fe54:	697b      	ldr	r3, [r7, #20]
 800fe56:	69db      	ldr	r3, [r3, #28]
 800fe58:	4313      	orrs	r3, r2
 800fe5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fe5c:	697b      	ldr	r3, [r7, #20]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	681a      	ldr	r2, [r3, #0]
 800fe62:	4baa      	ldr	r3, [pc, #680]	@ (801010c <UART_SetConfig+0x2d8>)
 800fe64:	4013      	ands	r3, r2
 800fe66:	697a      	ldr	r2, [r7, #20]
 800fe68:	6812      	ldr	r2, [r2, #0]
 800fe6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe6c:	430b      	orrs	r3, r1
 800fe6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fe70:	697b      	ldr	r3, [r7, #20]
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	685b      	ldr	r3, [r3, #4]
 800fe76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fe7a:	697b      	ldr	r3, [r7, #20]
 800fe7c:	68da      	ldr	r2, [r3, #12]
 800fe7e:	697b      	ldr	r3, [r7, #20]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	430a      	orrs	r2, r1
 800fe84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fe86:	697b      	ldr	r3, [r7, #20]
 800fe88:	699b      	ldr	r3, [r3, #24]
 800fe8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fe8c:	697b      	ldr	r3, [r7, #20]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	4a9f      	ldr	r2, [pc, #636]	@ (8010110 <UART_SetConfig+0x2dc>)
 800fe92:	4293      	cmp	r3, r2
 800fe94:	d004      	beq.n	800fea0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fe96:	697b      	ldr	r3, [r7, #20]
 800fe98:	6a1b      	ldr	r3, [r3, #32]
 800fe9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fe9c:	4313      	orrs	r3, r2
 800fe9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fea0:	697b      	ldr	r3, [r7, #20]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	689b      	ldr	r3, [r3, #8]
 800fea6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800feaa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800feae:	697a      	ldr	r2, [r7, #20]
 800feb0:	6812      	ldr	r2, [r2, #0]
 800feb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800feb4:	430b      	orrs	r3, r1
 800feb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800feb8:	697b      	ldr	r3, [r7, #20]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800febe:	f023 010f 	bic.w	r1, r3, #15
 800fec2:	697b      	ldr	r3, [r7, #20]
 800fec4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fec6:	697b      	ldr	r3, [r7, #20]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	430a      	orrs	r2, r1
 800fecc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	4a90      	ldr	r2, [pc, #576]	@ (8010114 <UART_SetConfig+0x2e0>)
 800fed4:	4293      	cmp	r3, r2
 800fed6:	d125      	bne.n	800ff24 <UART_SetConfig+0xf0>
 800fed8:	4b8f      	ldr	r3, [pc, #572]	@ (8010118 <UART_SetConfig+0x2e4>)
 800feda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fede:	f003 0303 	and.w	r3, r3, #3
 800fee2:	2b03      	cmp	r3, #3
 800fee4:	d81a      	bhi.n	800ff1c <UART_SetConfig+0xe8>
 800fee6:	a201      	add	r2, pc, #4	@ (adr r2, 800feec <UART_SetConfig+0xb8>)
 800fee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800feec:	0800fefd 	.word	0x0800fefd
 800fef0:	0800ff0d 	.word	0x0800ff0d
 800fef4:	0800ff05 	.word	0x0800ff05
 800fef8:	0800ff15 	.word	0x0800ff15
 800fefc:	2301      	movs	r3, #1
 800fefe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff02:	e116      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff04:	2302      	movs	r3, #2
 800ff06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff0a:	e112      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff0c:	2304      	movs	r3, #4
 800ff0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff12:	e10e      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff14:	2308      	movs	r3, #8
 800ff16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff1a:	e10a      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff1c:	2310      	movs	r3, #16
 800ff1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff22:	e106      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff24:	697b      	ldr	r3, [r7, #20]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	4a7c      	ldr	r2, [pc, #496]	@ (801011c <UART_SetConfig+0x2e8>)
 800ff2a:	4293      	cmp	r3, r2
 800ff2c:	d138      	bne.n	800ffa0 <UART_SetConfig+0x16c>
 800ff2e:	4b7a      	ldr	r3, [pc, #488]	@ (8010118 <UART_SetConfig+0x2e4>)
 800ff30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff34:	f003 030c 	and.w	r3, r3, #12
 800ff38:	2b0c      	cmp	r3, #12
 800ff3a:	d82d      	bhi.n	800ff98 <UART_SetConfig+0x164>
 800ff3c:	a201      	add	r2, pc, #4	@ (adr r2, 800ff44 <UART_SetConfig+0x110>)
 800ff3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff42:	bf00      	nop
 800ff44:	0800ff79 	.word	0x0800ff79
 800ff48:	0800ff99 	.word	0x0800ff99
 800ff4c:	0800ff99 	.word	0x0800ff99
 800ff50:	0800ff99 	.word	0x0800ff99
 800ff54:	0800ff89 	.word	0x0800ff89
 800ff58:	0800ff99 	.word	0x0800ff99
 800ff5c:	0800ff99 	.word	0x0800ff99
 800ff60:	0800ff99 	.word	0x0800ff99
 800ff64:	0800ff81 	.word	0x0800ff81
 800ff68:	0800ff99 	.word	0x0800ff99
 800ff6c:	0800ff99 	.word	0x0800ff99
 800ff70:	0800ff99 	.word	0x0800ff99
 800ff74:	0800ff91 	.word	0x0800ff91
 800ff78:	2300      	movs	r3, #0
 800ff7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff7e:	e0d8      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff80:	2302      	movs	r3, #2
 800ff82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff86:	e0d4      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff88:	2304      	movs	r3, #4
 800ff8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff8e:	e0d0      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff90:	2308      	movs	r3, #8
 800ff92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff96:	e0cc      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ff98:	2310      	movs	r3, #16
 800ff9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff9e:	e0c8      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ffa0:	697b      	ldr	r3, [r7, #20]
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	4a5e      	ldr	r2, [pc, #376]	@ (8010120 <UART_SetConfig+0x2ec>)
 800ffa6:	4293      	cmp	r3, r2
 800ffa8:	d125      	bne.n	800fff6 <UART_SetConfig+0x1c2>
 800ffaa:	4b5b      	ldr	r3, [pc, #364]	@ (8010118 <UART_SetConfig+0x2e4>)
 800ffac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ffb0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ffb4:	2b30      	cmp	r3, #48	@ 0x30
 800ffb6:	d016      	beq.n	800ffe6 <UART_SetConfig+0x1b2>
 800ffb8:	2b30      	cmp	r3, #48	@ 0x30
 800ffba:	d818      	bhi.n	800ffee <UART_SetConfig+0x1ba>
 800ffbc:	2b20      	cmp	r3, #32
 800ffbe:	d00a      	beq.n	800ffd6 <UART_SetConfig+0x1a2>
 800ffc0:	2b20      	cmp	r3, #32
 800ffc2:	d814      	bhi.n	800ffee <UART_SetConfig+0x1ba>
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d002      	beq.n	800ffce <UART_SetConfig+0x19a>
 800ffc8:	2b10      	cmp	r3, #16
 800ffca:	d008      	beq.n	800ffde <UART_SetConfig+0x1aa>
 800ffcc:	e00f      	b.n	800ffee <UART_SetConfig+0x1ba>
 800ffce:	2300      	movs	r3, #0
 800ffd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffd4:	e0ad      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ffd6:	2302      	movs	r3, #2
 800ffd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffdc:	e0a9      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ffde:	2304      	movs	r3, #4
 800ffe0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffe4:	e0a5      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ffe6:	2308      	movs	r3, #8
 800ffe8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffec:	e0a1      	b.n	8010132 <UART_SetConfig+0x2fe>
 800ffee:	2310      	movs	r3, #16
 800fff0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fff4:	e09d      	b.n	8010132 <UART_SetConfig+0x2fe>
 800fff6:	697b      	ldr	r3, [r7, #20]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	4a4a      	ldr	r2, [pc, #296]	@ (8010124 <UART_SetConfig+0x2f0>)
 800fffc:	4293      	cmp	r3, r2
 800fffe:	d125      	bne.n	801004c <UART_SetConfig+0x218>
 8010000:	4b45      	ldr	r3, [pc, #276]	@ (8010118 <UART_SetConfig+0x2e4>)
 8010002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010006:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801000a:	2bc0      	cmp	r3, #192	@ 0xc0
 801000c:	d016      	beq.n	801003c <UART_SetConfig+0x208>
 801000e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010010:	d818      	bhi.n	8010044 <UART_SetConfig+0x210>
 8010012:	2b80      	cmp	r3, #128	@ 0x80
 8010014:	d00a      	beq.n	801002c <UART_SetConfig+0x1f8>
 8010016:	2b80      	cmp	r3, #128	@ 0x80
 8010018:	d814      	bhi.n	8010044 <UART_SetConfig+0x210>
 801001a:	2b00      	cmp	r3, #0
 801001c:	d002      	beq.n	8010024 <UART_SetConfig+0x1f0>
 801001e:	2b40      	cmp	r3, #64	@ 0x40
 8010020:	d008      	beq.n	8010034 <UART_SetConfig+0x200>
 8010022:	e00f      	b.n	8010044 <UART_SetConfig+0x210>
 8010024:	2300      	movs	r3, #0
 8010026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801002a:	e082      	b.n	8010132 <UART_SetConfig+0x2fe>
 801002c:	2302      	movs	r3, #2
 801002e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010032:	e07e      	b.n	8010132 <UART_SetConfig+0x2fe>
 8010034:	2304      	movs	r3, #4
 8010036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801003a:	e07a      	b.n	8010132 <UART_SetConfig+0x2fe>
 801003c:	2308      	movs	r3, #8
 801003e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010042:	e076      	b.n	8010132 <UART_SetConfig+0x2fe>
 8010044:	2310      	movs	r3, #16
 8010046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801004a:	e072      	b.n	8010132 <UART_SetConfig+0x2fe>
 801004c:	697b      	ldr	r3, [r7, #20]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	4a35      	ldr	r2, [pc, #212]	@ (8010128 <UART_SetConfig+0x2f4>)
 8010052:	4293      	cmp	r3, r2
 8010054:	d12a      	bne.n	80100ac <UART_SetConfig+0x278>
 8010056:	4b30      	ldr	r3, [pc, #192]	@ (8010118 <UART_SetConfig+0x2e4>)
 8010058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801005c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010060:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010064:	d01a      	beq.n	801009c <UART_SetConfig+0x268>
 8010066:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801006a:	d81b      	bhi.n	80100a4 <UART_SetConfig+0x270>
 801006c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010070:	d00c      	beq.n	801008c <UART_SetConfig+0x258>
 8010072:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010076:	d815      	bhi.n	80100a4 <UART_SetConfig+0x270>
 8010078:	2b00      	cmp	r3, #0
 801007a:	d003      	beq.n	8010084 <UART_SetConfig+0x250>
 801007c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010080:	d008      	beq.n	8010094 <UART_SetConfig+0x260>
 8010082:	e00f      	b.n	80100a4 <UART_SetConfig+0x270>
 8010084:	2300      	movs	r3, #0
 8010086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801008a:	e052      	b.n	8010132 <UART_SetConfig+0x2fe>
 801008c:	2302      	movs	r3, #2
 801008e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010092:	e04e      	b.n	8010132 <UART_SetConfig+0x2fe>
 8010094:	2304      	movs	r3, #4
 8010096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801009a:	e04a      	b.n	8010132 <UART_SetConfig+0x2fe>
 801009c:	2308      	movs	r3, #8
 801009e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100a2:	e046      	b.n	8010132 <UART_SetConfig+0x2fe>
 80100a4:	2310      	movs	r3, #16
 80100a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100aa:	e042      	b.n	8010132 <UART_SetConfig+0x2fe>
 80100ac:	697b      	ldr	r3, [r7, #20]
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	4a17      	ldr	r2, [pc, #92]	@ (8010110 <UART_SetConfig+0x2dc>)
 80100b2:	4293      	cmp	r3, r2
 80100b4:	d13a      	bne.n	801012c <UART_SetConfig+0x2f8>
 80100b6:	4b18      	ldr	r3, [pc, #96]	@ (8010118 <UART_SetConfig+0x2e4>)
 80100b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80100bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80100c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100c4:	d01a      	beq.n	80100fc <UART_SetConfig+0x2c8>
 80100c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100ca:	d81b      	bhi.n	8010104 <UART_SetConfig+0x2d0>
 80100cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100d0:	d00c      	beq.n	80100ec <UART_SetConfig+0x2b8>
 80100d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100d6:	d815      	bhi.n	8010104 <UART_SetConfig+0x2d0>
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d003      	beq.n	80100e4 <UART_SetConfig+0x2b0>
 80100dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80100e0:	d008      	beq.n	80100f4 <UART_SetConfig+0x2c0>
 80100e2:	e00f      	b.n	8010104 <UART_SetConfig+0x2d0>
 80100e4:	2300      	movs	r3, #0
 80100e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100ea:	e022      	b.n	8010132 <UART_SetConfig+0x2fe>
 80100ec:	2302      	movs	r3, #2
 80100ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100f2:	e01e      	b.n	8010132 <UART_SetConfig+0x2fe>
 80100f4:	2304      	movs	r3, #4
 80100f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100fa:	e01a      	b.n	8010132 <UART_SetConfig+0x2fe>
 80100fc:	2308      	movs	r3, #8
 80100fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010102:	e016      	b.n	8010132 <UART_SetConfig+0x2fe>
 8010104:	2310      	movs	r3, #16
 8010106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801010a:	e012      	b.n	8010132 <UART_SetConfig+0x2fe>
 801010c:	cfff69f3 	.word	0xcfff69f3
 8010110:	40008000 	.word	0x40008000
 8010114:	40013800 	.word	0x40013800
 8010118:	40021000 	.word	0x40021000
 801011c:	40004400 	.word	0x40004400
 8010120:	40004800 	.word	0x40004800
 8010124:	40004c00 	.word	0x40004c00
 8010128:	40005000 	.word	0x40005000
 801012c:	2310      	movs	r3, #16
 801012e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010132:	697b      	ldr	r3, [r7, #20]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	4aae      	ldr	r2, [pc, #696]	@ (80103f0 <UART_SetConfig+0x5bc>)
 8010138:	4293      	cmp	r3, r2
 801013a:	f040 8097 	bne.w	801026c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801013e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010142:	2b08      	cmp	r3, #8
 8010144:	d823      	bhi.n	801018e <UART_SetConfig+0x35a>
 8010146:	a201      	add	r2, pc, #4	@ (adr r2, 801014c <UART_SetConfig+0x318>)
 8010148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801014c:	08010171 	.word	0x08010171
 8010150:	0801018f 	.word	0x0801018f
 8010154:	08010179 	.word	0x08010179
 8010158:	0801018f 	.word	0x0801018f
 801015c:	0801017f 	.word	0x0801017f
 8010160:	0801018f 	.word	0x0801018f
 8010164:	0801018f 	.word	0x0801018f
 8010168:	0801018f 	.word	0x0801018f
 801016c:	08010187 	.word	0x08010187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010170:	f7fd ff62 	bl	800e038 <HAL_RCC_GetPCLK1Freq>
 8010174:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010176:	e010      	b.n	801019a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010178:	4b9e      	ldr	r3, [pc, #632]	@ (80103f4 <UART_SetConfig+0x5c0>)
 801017a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801017c:	e00d      	b.n	801019a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801017e:	f7fd feed 	bl	800df5c <HAL_RCC_GetSysClockFreq>
 8010182:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010184:	e009      	b.n	801019a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801018a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801018c:	e005      	b.n	801019a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 801018e:	2300      	movs	r3, #0
 8010190:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010192:	2301      	movs	r3, #1
 8010194:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010198:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801019a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801019c:	2b00      	cmp	r3, #0
 801019e:	f000 8130 	beq.w	8010402 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80101a2:	697b      	ldr	r3, [r7, #20]
 80101a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101a6:	4a94      	ldr	r2, [pc, #592]	@ (80103f8 <UART_SetConfig+0x5c4>)
 80101a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101ac:	461a      	mov	r2, r3
 80101ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80101b4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80101b6:	697b      	ldr	r3, [r7, #20]
 80101b8:	685a      	ldr	r2, [r3, #4]
 80101ba:	4613      	mov	r3, r2
 80101bc:	005b      	lsls	r3, r3, #1
 80101be:	4413      	add	r3, r2
 80101c0:	69ba      	ldr	r2, [r7, #24]
 80101c2:	429a      	cmp	r2, r3
 80101c4:	d305      	bcc.n	80101d2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80101c6:	697b      	ldr	r3, [r7, #20]
 80101c8:	685b      	ldr	r3, [r3, #4]
 80101ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80101cc:	69ba      	ldr	r2, [r7, #24]
 80101ce:	429a      	cmp	r2, r3
 80101d0:	d903      	bls.n	80101da <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80101d2:	2301      	movs	r3, #1
 80101d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80101d8:	e113      	b.n	8010402 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80101da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101dc:	2200      	movs	r2, #0
 80101de:	60bb      	str	r3, [r7, #8]
 80101e0:	60fa      	str	r2, [r7, #12]
 80101e2:	697b      	ldr	r3, [r7, #20]
 80101e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101e6:	4a84      	ldr	r2, [pc, #528]	@ (80103f8 <UART_SetConfig+0x5c4>)
 80101e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80101ec:	b29b      	uxth	r3, r3
 80101ee:	2200      	movs	r2, #0
 80101f0:	603b      	str	r3, [r7, #0]
 80101f2:	607a      	str	r2, [r7, #4]
 80101f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80101f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80101fc:	f7f0 fd6c 	bl	8000cd8 <__aeabi_uldivmod>
 8010200:	4602      	mov	r2, r0
 8010202:	460b      	mov	r3, r1
 8010204:	4610      	mov	r0, r2
 8010206:	4619      	mov	r1, r3
 8010208:	f04f 0200 	mov.w	r2, #0
 801020c:	f04f 0300 	mov.w	r3, #0
 8010210:	020b      	lsls	r3, r1, #8
 8010212:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010216:	0202      	lsls	r2, r0, #8
 8010218:	6979      	ldr	r1, [r7, #20]
 801021a:	6849      	ldr	r1, [r1, #4]
 801021c:	0849      	lsrs	r1, r1, #1
 801021e:	2000      	movs	r0, #0
 8010220:	460c      	mov	r4, r1
 8010222:	4605      	mov	r5, r0
 8010224:	eb12 0804 	adds.w	r8, r2, r4
 8010228:	eb43 0905 	adc.w	r9, r3, r5
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	685b      	ldr	r3, [r3, #4]
 8010230:	2200      	movs	r2, #0
 8010232:	469a      	mov	sl, r3
 8010234:	4693      	mov	fp, r2
 8010236:	4652      	mov	r2, sl
 8010238:	465b      	mov	r3, fp
 801023a:	4640      	mov	r0, r8
 801023c:	4649      	mov	r1, r9
 801023e:	f7f0 fd4b 	bl	8000cd8 <__aeabi_uldivmod>
 8010242:	4602      	mov	r2, r0
 8010244:	460b      	mov	r3, r1
 8010246:	4613      	mov	r3, r2
 8010248:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801024a:	6a3b      	ldr	r3, [r7, #32]
 801024c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010250:	d308      	bcc.n	8010264 <UART_SetConfig+0x430>
 8010252:	6a3b      	ldr	r3, [r7, #32]
 8010254:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010258:	d204      	bcs.n	8010264 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 801025a:	697b      	ldr	r3, [r7, #20]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	6a3a      	ldr	r2, [r7, #32]
 8010260:	60da      	str	r2, [r3, #12]
 8010262:	e0ce      	b.n	8010402 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8010264:	2301      	movs	r3, #1
 8010266:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801026a:	e0ca      	b.n	8010402 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	69db      	ldr	r3, [r3, #28]
 8010270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010274:	d166      	bne.n	8010344 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8010276:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801027a:	2b08      	cmp	r3, #8
 801027c:	d827      	bhi.n	80102ce <UART_SetConfig+0x49a>
 801027e:	a201      	add	r2, pc, #4	@ (adr r2, 8010284 <UART_SetConfig+0x450>)
 8010280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010284:	080102a9 	.word	0x080102a9
 8010288:	080102b1 	.word	0x080102b1
 801028c:	080102b9 	.word	0x080102b9
 8010290:	080102cf 	.word	0x080102cf
 8010294:	080102bf 	.word	0x080102bf
 8010298:	080102cf 	.word	0x080102cf
 801029c:	080102cf 	.word	0x080102cf
 80102a0:	080102cf 	.word	0x080102cf
 80102a4:	080102c7 	.word	0x080102c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80102a8:	f7fd fec6 	bl	800e038 <HAL_RCC_GetPCLK1Freq>
 80102ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102ae:	e014      	b.n	80102da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80102b0:	f7fd fed8 	bl	800e064 <HAL_RCC_GetPCLK2Freq>
 80102b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102b6:	e010      	b.n	80102da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80102b8:	4b4e      	ldr	r3, [pc, #312]	@ (80103f4 <UART_SetConfig+0x5c0>)
 80102ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80102bc:	e00d      	b.n	80102da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80102be:	f7fd fe4d 	bl	800df5c <HAL_RCC_GetSysClockFreq>
 80102c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102c4:	e009      	b.n	80102da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80102c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80102ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80102cc:	e005      	b.n	80102da <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80102ce:	2300      	movs	r3, #0
 80102d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80102d2:	2301      	movs	r3, #1
 80102d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80102d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80102da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102dc:	2b00      	cmp	r3, #0
 80102de:	f000 8090 	beq.w	8010402 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80102e2:	697b      	ldr	r3, [r7, #20]
 80102e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102e6:	4a44      	ldr	r2, [pc, #272]	@ (80103f8 <UART_SetConfig+0x5c4>)
 80102e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80102ec:	461a      	mov	r2, r3
 80102ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80102f4:	005a      	lsls	r2, r3, #1
 80102f6:	697b      	ldr	r3, [r7, #20]
 80102f8:	685b      	ldr	r3, [r3, #4]
 80102fa:	085b      	lsrs	r3, r3, #1
 80102fc:	441a      	add	r2, r3
 80102fe:	697b      	ldr	r3, [r7, #20]
 8010300:	685b      	ldr	r3, [r3, #4]
 8010302:	fbb2 f3f3 	udiv	r3, r2, r3
 8010306:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010308:	6a3b      	ldr	r3, [r7, #32]
 801030a:	2b0f      	cmp	r3, #15
 801030c:	d916      	bls.n	801033c <UART_SetConfig+0x508>
 801030e:	6a3b      	ldr	r3, [r7, #32]
 8010310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010314:	d212      	bcs.n	801033c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010316:	6a3b      	ldr	r3, [r7, #32]
 8010318:	b29b      	uxth	r3, r3
 801031a:	f023 030f 	bic.w	r3, r3, #15
 801031e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010320:	6a3b      	ldr	r3, [r7, #32]
 8010322:	085b      	lsrs	r3, r3, #1
 8010324:	b29b      	uxth	r3, r3
 8010326:	f003 0307 	and.w	r3, r3, #7
 801032a:	b29a      	uxth	r2, r3
 801032c:	8bfb      	ldrh	r3, [r7, #30]
 801032e:	4313      	orrs	r3, r2
 8010330:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010332:	697b      	ldr	r3, [r7, #20]
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	8bfa      	ldrh	r2, [r7, #30]
 8010338:	60da      	str	r2, [r3, #12]
 801033a:	e062      	b.n	8010402 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 801033c:	2301      	movs	r3, #1
 801033e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010342:	e05e      	b.n	8010402 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010344:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010348:	2b08      	cmp	r3, #8
 801034a:	d828      	bhi.n	801039e <UART_SetConfig+0x56a>
 801034c:	a201      	add	r2, pc, #4	@ (adr r2, 8010354 <UART_SetConfig+0x520>)
 801034e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010352:	bf00      	nop
 8010354:	08010379 	.word	0x08010379
 8010358:	08010381 	.word	0x08010381
 801035c:	08010389 	.word	0x08010389
 8010360:	0801039f 	.word	0x0801039f
 8010364:	0801038f 	.word	0x0801038f
 8010368:	0801039f 	.word	0x0801039f
 801036c:	0801039f 	.word	0x0801039f
 8010370:	0801039f 	.word	0x0801039f
 8010374:	08010397 	.word	0x08010397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010378:	f7fd fe5e 	bl	800e038 <HAL_RCC_GetPCLK1Freq>
 801037c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801037e:	e014      	b.n	80103aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010380:	f7fd fe70 	bl	800e064 <HAL_RCC_GetPCLK2Freq>
 8010384:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010386:	e010      	b.n	80103aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010388:	4b1a      	ldr	r3, [pc, #104]	@ (80103f4 <UART_SetConfig+0x5c0>)
 801038a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801038c:	e00d      	b.n	80103aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801038e:	f7fd fde5 	bl	800df5c <HAL_RCC_GetSysClockFreq>
 8010392:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010394:	e009      	b.n	80103aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010396:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801039a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801039c:	e005      	b.n	80103aa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 801039e:	2300      	movs	r3, #0
 80103a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80103a2:	2301      	movs	r3, #1
 80103a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80103a8:	bf00      	nop
    }

    if (pclk != 0U)
 80103aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d028      	beq.n	8010402 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80103b0:	697b      	ldr	r3, [r7, #20]
 80103b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103b4:	4a10      	ldr	r2, [pc, #64]	@ (80103f8 <UART_SetConfig+0x5c4>)
 80103b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80103ba:	461a      	mov	r2, r3
 80103bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103be:	fbb3 f2f2 	udiv	r2, r3, r2
 80103c2:	697b      	ldr	r3, [r7, #20]
 80103c4:	685b      	ldr	r3, [r3, #4]
 80103c6:	085b      	lsrs	r3, r3, #1
 80103c8:	441a      	add	r2, r3
 80103ca:	697b      	ldr	r3, [r7, #20]
 80103cc:	685b      	ldr	r3, [r3, #4]
 80103ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80103d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80103d4:	6a3b      	ldr	r3, [r7, #32]
 80103d6:	2b0f      	cmp	r3, #15
 80103d8:	d910      	bls.n	80103fc <UART_SetConfig+0x5c8>
 80103da:	6a3b      	ldr	r3, [r7, #32]
 80103dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103e0:	d20c      	bcs.n	80103fc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80103e2:	6a3b      	ldr	r3, [r7, #32]
 80103e4:	b29a      	uxth	r2, r3
 80103e6:	697b      	ldr	r3, [r7, #20]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	60da      	str	r2, [r3, #12]
 80103ec:	e009      	b.n	8010402 <UART_SetConfig+0x5ce>
 80103ee:	bf00      	nop
 80103f0:	40008000 	.word	0x40008000
 80103f4:	00f42400 	.word	0x00f42400
 80103f8:	08018b58 	.word	0x08018b58
      }
      else
      {
        ret = HAL_ERROR;
 80103fc:	2301      	movs	r3, #1
 80103fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010402:	697b      	ldr	r3, [r7, #20]
 8010404:	2201      	movs	r2, #1
 8010406:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801040a:	697b      	ldr	r3, [r7, #20]
 801040c:	2201      	movs	r2, #1
 801040e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010412:	697b      	ldr	r3, [r7, #20]
 8010414:	2200      	movs	r2, #0
 8010416:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010418:	697b      	ldr	r3, [r7, #20]
 801041a:	2200      	movs	r2, #0
 801041c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801041e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010422:	4618      	mov	r0, r3
 8010424:	3730      	adds	r7, #48	@ 0x30
 8010426:	46bd      	mov	sp, r7
 8010428:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801042c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801042c:	b480      	push	{r7}
 801042e:	b083      	sub	sp, #12
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010438:	f003 0308 	and.w	r3, r3, #8
 801043c:	2b00      	cmp	r3, #0
 801043e:	d00a      	beq.n	8010456 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	685b      	ldr	r3, [r3, #4]
 8010446:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	430a      	orrs	r2, r1
 8010454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801045a:	f003 0301 	and.w	r3, r3, #1
 801045e:	2b00      	cmp	r3, #0
 8010460:	d00a      	beq.n	8010478 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	685b      	ldr	r3, [r3, #4]
 8010468:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	430a      	orrs	r2, r1
 8010476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801047c:	f003 0302 	and.w	r3, r3, #2
 8010480:	2b00      	cmp	r3, #0
 8010482:	d00a      	beq.n	801049a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	685b      	ldr	r3, [r3, #4]
 801048a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	430a      	orrs	r2, r1
 8010498:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801049e:	f003 0304 	and.w	r3, r3, #4
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d00a      	beq.n	80104bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	685b      	ldr	r3, [r3, #4]
 80104ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	430a      	orrs	r2, r1
 80104ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104c0:	f003 0310 	and.w	r3, r3, #16
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d00a      	beq.n	80104de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	689b      	ldr	r3, [r3, #8]
 80104ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	430a      	orrs	r2, r1
 80104dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104e2:	f003 0320 	and.w	r3, r3, #32
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d00a      	beq.n	8010500 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	689b      	ldr	r3, [r3, #8]
 80104f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	430a      	orrs	r2, r1
 80104fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010508:	2b00      	cmp	r3, #0
 801050a:	d01a      	beq.n	8010542 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	685b      	ldr	r3, [r3, #4]
 8010512:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	430a      	orrs	r2, r1
 8010520:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010526:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801052a:	d10a      	bne.n	8010542 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	685b      	ldr	r3, [r3, #4]
 8010532:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	430a      	orrs	r2, r1
 8010540:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801054a:	2b00      	cmp	r3, #0
 801054c:	d00a      	beq.n	8010564 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	685b      	ldr	r3, [r3, #4]
 8010554:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	430a      	orrs	r2, r1
 8010562:	605a      	str	r2, [r3, #4]
  }
}
 8010564:	bf00      	nop
 8010566:	370c      	adds	r7, #12
 8010568:	46bd      	mov	sp, r7
 801056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801056e:	4770      	bx	lr

08010570 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010570:	b580      	push	{r7, lr}
 8010572:	b098      	sub	sp, #96	@ 0x60
 8010574:	af02      	add	r7, sp, #8
 8010576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2200      	movs	r2, #0
 801057c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010580:	f7fa f8f4 	bl	800a76c <HAL_GetTick>
 8010584:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	f003 0308 	and.w	r3, r3, #8
 8010590:	2b08      	cmp	r3, #8
 8010592:	d12f      	bne.n	80105f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010594:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010598:	9300      	str	r3, [sp, #0]
 801059a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801059c:	2200      	movs	r2, #0
 801059e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80105a2:	6878      	ldr	r0, [r7, #4]
 80105a4:	f000 f88e 	bl	80106c4 <UART_WaitOnFlagUntilTimeout>
 80105a8:	4603      	mov	r3, r0
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d022      	beq.n	80105f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105b6:	e853 3f00 	ldrex	r3, [r3]
 80105ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80105bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80105c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	461a      	mov	r2, r3
 80105ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80105cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80105ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80105d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80105d4:	e841 2300 	strex	r3, r2, [r1]
 80105d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80105da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d1e6      	bne.n	80105ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	2220      	movs	r2, #32
 80105e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	2200      	movs	r2, #0
 80105ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80105f0:	2303      	movs	r3, #3
 80105f2:	e063      	b.n	80106bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	f003 0304 	and.w	r3, r3, #4
 80105fe:	2b04      	cmp	r3, #4
 8010600:	d149      	bne.n	8010696 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010602:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010606:	9300      	str	r3, [sp, #0]
 8010608:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801060a:	2200      	movs	r2, #0
 801060c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010610:	6878      	ldr	r0, [r7, #4]
 8010612:	f000 f857 	bl	80106c4 <UART_WaitOnFlagUntilTimeout>
 8010616:	4603      	mov	r3, r0
 8010618:	2b00      	cmp	r3, #0
 801061a:	d03c      	beq.n	8010696 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010624:	e853 3f00 	ldrex	r3, [r3]
 8010628:	623b      	str	r3, [r7, #32]
   return(result);
 801062a:	6a3b      	ldr	r3, [r7, #32]
 801062c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	461a      	mov	r2, r3
 8010638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801063a:	633b      	str	r3, [r7, #48]	@ 0x30
 801063c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801063e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010640:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010642:	e841 2300 	strex	r3, r2, [r1]
 8010646:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801064a:	2b00      	cmp	r3, #0
 801064c:	d1e6      	bne.n	801061c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	3308      	adds	r3, #8
 8010654:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010656:	693b      	ldr	r3, [r7, #16]
 8010658:	e853 3f00 	ldrex	r3, [r3]
 801065c:	60fb      	str	r3, [r7, #12]
   return(result);
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	f023 0301 	bic.w	r3, r3, #1
 8010664:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	3308      	adds	r3, #8
 801066c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801066e:	61fa      	str	r2, [r7, #28]
 8010670:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010672:	69b9      	ldr	r1, [r7, #24]
 8010674:	69fa      	ldr	r2, [r7, #28]
 8010676:	e841 2300 	strex	r3, r2, [r1]
 801067a:	617b      	str	r3, [r7, #20]
   return(result);
 801067c:	697b      	ldr	r3, [r7, #20]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d1e5      	bne.n	801064e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	2220      	movs	r2, #32
 8010686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	2200      	movs	r2, #0
 801068e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010692:	2303      	movs	r3, #3
 8010694:	e012      	b.n	80106bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	2220      	movs	r2, #32
 801069a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	2220      	movs	r2, #32
 80106a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	2200      	movs	r2, #0
 80106aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2200      	movs	r2, #0
 80106b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	2200      	movs	r2, #0
 80106b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80106ba:	2300      	movs	r3, #0
}
 80106bc:	4618      	mov	r0, r3
 80106be:	3758      	adds	r7, #88	@ 0x58
 80106c0:	46bd      	mov	sp, r7
 80106c2:	bd80      	pop	{r7, pc}

080106c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b084      	sub	sp, #16
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	60f8      	str	r0, [r7, #12]
 80106cc:	60b9      	str	r1, [r7, #8]
 80106ce:	603b      	str	r3, [r7, #0]
 80106d0:	4613      	mov	r3, r2
 80106d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80106d4:	e04f      	b.n	8010776 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80106d6:	69bb      	ldr	r3, [r7, #24]
 80106d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106dc:	d04b      	beq.n	8010776 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80106de:	f7fa f845 	bl	800a76c <HAL_GetTick>
 80106e2:	4602      	mov	r2, r0
 80106e4:	683b      	ldr	r3, [r7, #0]
 80106e6:	1ad3      	subs	r3, r2, r3
 80106e8:	69ba      	ldr	r2, [r7, #24]
 80106ea:	429a      	cmp	r2, r3
 80106ec:	d302      	bcc.n	80106f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80106ee:	69bb      	ldr	r3, [r7, #24]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d101      	bne.n	80106f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80106f4:	2303      	movs	r3, #3
 80106f6:	e04e      	b.n	8010796 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	f003 0304 	and.w	r3, r3, #4
 8010702:	2b00      	cmp	r3, #0
 8010704:	d037      	beq.n	8010776 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010706:	68bb      	ldr	r3, [r7, #8]
 8010708:	2b80      	cmp	r3, #128	@ 0x80
 801070a:	d034      	beq.n	8010776 <UART_WaitOnFlagUntilTimeout+0xb2>
 801070c:	68bb      	ldr	r3, [r7, #8]
 801070e:	2b40      	cmp	r3, #64	@ 0x40
 8010710:	d031      	beq.n	8010776 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	69db      	ldr	r3, [r3, #28]
 8010718:	f003 0308 	and.w	r3, r3, #8
 801071c:	2b08      	cmp	r3, #8
 801071e:	d110      	bne.n	8010742 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	2208      	movs	r2, #8
 8010726:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010728:	68f8      	ldr	r0, [r7, #12]
 801072a:	f000 f838 	bl	801079e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	2208      	movs	r2, #8
 8010732:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	2200      	movs	r2, #0
 801073a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801073e:	2301      	movs	r3, #1
 8010740:	e029      	b.n	8010796 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	69db      	ldr	r3, [r3, #28]
 8010748:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801074c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010750:	d111      	bne.n	8010776 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801075a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801075c:	68f8      	ldr	r0, [r7, #12]
 801075e:	f000 f81e 	bl	801079e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	2220      	movs	r2, #32
 8010766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	2200      	movs	r2, #0
 801076e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010772:	2303      	movs	r3, #3
 8010774:	e00f      	b.n	8010796 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	69da      	ldr	r2, [r3, #28]
 801077c:	68bb      	ldr	r3, [r7, #8]
 801077e:	4013      	ands	r3, r2
 8010780:	68ba      	ldr	r2, [r7, #8]
 8010782:	429a      	cmp	r2, r3
 8010784:	bf0c      	ite	eq
 8010786:	2301      	moveq	r3, #1
 8010788:	2300      	movne	r3, #0
 801078a:	b2db      	uxtb	r3, r3
 801078c:	461a      	mov	r2, r3
 801078e:	79fb      	ldrb	r3, [r7, #7]
 8010790:	429a      	cmp	r2, r3
 8010792:	d0a0      	beq.n	80106d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010794:	2300      	movs	r3, #0
}
 8010796:	4618      	mov	r0, r3
 8010798:	3710      	adds	r7, #16
 801079a:	46bd      	mov	sp, r7
 801079c:	bd80      	pop	{r7, pc}

0801079e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801079e:	b480      	push	{r7}
 80107a0:	b095      	sub	sp, #84	@ 0x54
 80107a2:	af00      	add	r7, sp, #0
 80107a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107ae:	e853 3f00 	ldrex	r3, [r3]
 80107b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80107b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80107ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	461a      	mov	r2, r3
 80107c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80107c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80107ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80107cc:	e841 2300 	strex	r3, r2, [r1]
 80107d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80107d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d1e6      	bne.n	80107a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	3308      	adds	r3, #8
 80107de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107e0:	6a3b      	ldr	r3, [r7, #32]
 80107e2:	e853 3f00 	ldrex	r3, [r3]
 80107e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80107e8:	69fb      	ldr	r3, [r7, #28]
 80107ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80107ee:	f023 0301 	bic.w	r3, r3, #1
 80107f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	3308      	adds	r3, #8
 80107fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80107fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80107fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010800:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010802:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010804:	e841 2300 	strex	r3, r2, [r1]
 8010808:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801080a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801080c:	2b00      	cmp	r3, #0
 801080e:	d1e3      	bne.n	80107d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010814:	2b01      	cmp	r3, #1
 8010816:	d118      	bne.n	801084a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	681b      	ldr	r3, [r3, #0]
 801081c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	e853 3f00 	ldrex	r3, [r3]
 8010824:	60bb      	str	r3, [r7, #8]
   return(result);
 8010826:	68bb      	ldr	r3, [r7, #8]
 8010828:	f023 0310 	bic.w	r3, r3, #16
 801082c:	647b      	str	r3, [r7, #68]	@ 0x44
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	681b      	ldr	r3, [r3, #0]
 8010832:	461a      	mov	r2, r3
 8010834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010836:	61bb      	str	r3, [r7, #24]
 8010838:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801083a:	6979      	ldr	r1, [r7, #20]
 801083c:	69ba      	ldr	r2, [r7, #24]
 801083e:	e841 2300 	strex	r3, r2, [r1]
 8010842:	613b      	str	r3, [r7, #16]
   return(result);
 8010844:	693b      	ldr	r3, [r7, #16]
 8010846:	2b00      	cmp	r3, #0
 8010848:	d1e6      	bne.n	8010818 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	2220      	movs	r2, #32
 801084e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	2200      	movs	r2, #0
 8010856:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	2200      	movs	r2, #0
 801085c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801085e:	bf00      	nop
 8010860:	3754      	adds	r7, #84	@ 0x54
 8010862:	46bd      	mov	sp, r7
 8010864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010868:	4770      	bx	lr

0801086a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801086a:	b580      	push	{r7, lr}
 801086c:	b084      	sub	sp, #16
 801086e:	af00      	add	r7, sp, #0
 8010870:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010876:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	2200      	movs	r2, #0
 801087c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	2200      	movs	r2, #0
 8010884:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010888:	68f8      	ldr	r0, [r7, #12]
 801088a:	f7ff fabd 	bl	800fe08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801088e:	bf00      	nop
 8010890:	3710      	adds	r7, #16
 8010892:	46bd      	mov	sp, r7
 8010894:	bd80      	pop	{r7, pc}

08010896 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010896:	b580      	push	{r7, lr}
 8010898:	b088      	sub	sp, #32
 801089a:	af00      	add	r7, sp, #0
 801089c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	e853 3f00 	ldrex	r3, [r3]
 80108aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80108ac:	68bb      	ldr	r3, [r7, #8]
 80108ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80108b2:	61fb      	str	r3, [r7, #28]
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	461a      	mov	r2, r3
 80108ba:	69fb      	ldr	r3, [r7, #28]
 80108bc:	61bb      	str	r3, [r7, #24]
 80108be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108c0:	6979      	ldr	r1, [r7, #20]
 80108c2:	69ba      	ldr	r2, [r7, #24]
 80108c4:	e841 2300 	strex	r3, r2, [r1]
 80108c8:	613b      	str	r3, [r7, #16]
   return(result);
 80108ca:	693b      	ldr	r3, [r7, #16]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d1e6      	bne.n	801089e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	2220      	movs	r2, #32
 80108d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	2200      	movs	r2, #0
 80108dc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80108de:	6878      	ldr	r0, [r7, #4]
 80108e0:	f7ff fa88 	bl	800fdf4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80108e4:	bf00      	nop
 80108e6:	3720      	adds	r7, #32
 80108e8:	46bd      	mov	sp, r7
 80108ea:	bd80      	pop	{r7, pc}

080108ec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80108ec:	b480      	push	{r7}
 80108ee:	b083      	sub	sp, #12
 80108f0:	af00      	add	r7, sp, #0
 80108f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80108f4:	bf00      	nop
 80108f6:	370c      	adds	r7, #12
 80108f8:	46bd      	mov	sp, r7
 80108fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fe:	4770      	bx	lr

08010900 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010900:	b480      	push	{r7}
 8010902:	b083      	sub	sp, #12
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010908:	bf00      	nop
 801090a:	370c      	adds	r7, #12
 801090c:	46bd      	mov	sp, r7
 801090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010912:	4770      	bx	lr

08010914 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010914:	b480      	push	{r7}
 8010916:	b083      	sub	sp, #12
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801091c:	bf00      	nop
 801091e:	370c      	adds	r7, #12
 8010920:	46bd      	mov	sp, r7
 8010922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010926:	4770      	bx	lr

08010928 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010928:	b480      	push	{r7}
 801092a:	b085      	sub	sp, #20
 801092c:	af00      	add	r7, sp, #0
 801092e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010936:	2b01      	cmp	r3, #1
 8010938:	d101      	bne.n	801093e <HAL_UARTEx_DisableFifoMode+0x16>
 801093a:	2302      	movs	r3, #2
 801093c:	e027      	b.n	801098e <HAL_UARTEx_DisableFifoMode+0x66>
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	2201      	movs	r2, #1
 8010942:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	2224      	movs	r2, #36	@ 0x24
 801094a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	681a      	ldr	r2, [r3, #0]
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	f022 0201 	bic.w	r2, r2, #1
 8010964:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801096c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	2200      	movs	r2, #0
 8010972:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	68fa      	ldr	r2, [r7, #12]
 801097a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	2220      	movs	r2, #32
 8010980:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	2200      	movs	r2, #0
 8010988:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801098c:	2300      	movs	r3, #0
}
 801098e:	4618      	mov	r0, r3
 8010990:	3714      	adds	r7, #20
 8010992:	46bd      	mov	sp, r7
 8010994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010998:	4770      	bx	lr

0801099a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801099a:	b580      	push	{r7, lr}
 801099c:	b084      	sub	sp, #16
 801099e:	af00      	add	r7, sp, #0
 80109a0:	6078      	str	r0, [r7, #4]
 80109a2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80109aa:	2b01      	cmp	r3, #1
 80109ac:	d101      	bne.n	80109b2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80109ae:	2302      	movs	r3, #2
 80109b0:	e02d      	b.n	8010a0e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	2201      	movs	r2, #1
 80109b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	2224      	movs	r2, #36	@ 0x24
 80109be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	681a      	ldr	r2, [r3, #0]
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	f022 0201 	bic.w	r2, r2, #1
 80109d8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	689b      	ldr	r3, [r3, #8]
 80109e0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	683a      	ldr	r2, [r7, #0]
 80109ea:	430a      	orrs	r2, r1
 80109ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80109ee:	6878      	ldr	r0, [r7, #4]
 80109f0:	f000 f850 	bl	8010a94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	68fa      	ldr	r2, [r7, #12]
 80109fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	2220      	movs	r2, #32
 8010a00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	2200      	movs	r2, #0
 8010a08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a0c:	2300      	movs	r3, #0
}
 8010a0e:	4618      	mov	r0, r3
 8010a10:	3710      	adds	r7, #16
 8010a12:	46bd      	mov	sp, r7
 8010a14:	bd80      	pop	{r7, pc}

08010a16 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010a16:	b580      	push	{r7, lr}
 8010a18:	b084      	sub	sp, #16
 8010a1a:	af00      	add	r7, sp, #0
 8010a1c:	6078      	str	r0, [r7, #4]
 8010a1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010a26:	2b01      	cmp	r3, #1
 8010a28:	d101      	bne.n	8010a2e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010a2a:	2302      	movs	r3, #2
 8010a2c:	e02d      	b.n	8010a8a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	2201      	movs	r2, #1
 8010a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	2224      	movs	r2, #36	@ 0x24
 8010a3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	681a      	ldr	r2, [r3, #0]
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	f022 0201 	bic.w	r2, r2, #1
 8010a54:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	689b      	ldr	r3, [r3, #8]
 8010a5c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	683a      	ldr	r2, [r7, #0]
 8010a66:	430a      	orrs	r2, r1
 8010a68:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010a6a:	6878      	ldr	r0, [r7, #4]
 8010a6c:	f000 f812 	bl	8010a94 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	68fa      	ldr	r2, [r7, #12]
 8010a76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	2220      	movs	r2, #32
 8010a7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	2200      	movs	r2, #0
 8010a84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010a88:	2300      	movs	r3, #0
}
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	3710      	adds	r7, #16
 8010a8e:	46bd      	mov	sp, r7
 8010a90:	bd80      	pop	{r7, pc}
	...

08010a94 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010a94:	b480      	push	{r7}
 8010a96:	b085      	sub	sp, #20
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d108      	bne.n	8010ab6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	2201      	movs	r2, #1
 8010aa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	2201      	movs	r2, #1
 8010ab0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010ab4:	e031      	b.n	8010b1a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010ab6:	2308      	movs	r3, #8
 8010ab8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010aba:	2308      	movs	r3, #8
 8010abc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	689b      	ldr	r3, [r3, #8]
 8010ac4:	0e5b      	lsrs	r3, r3, #25
 8010ac6:	b2db      	uxtb	r3, r3
 8010ac8:	f003 0307 	and.w	r3, r3, #7
 8010acc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	689b      	ldr	r3, [r3, #8]
 8010ad4:	0f5b      	lsrs	r3, r3, #29
 8010ad6:	b2db      	uxtb	r3, r3
 8010ad8:	f003 0307 	and.w	r3, r3, #7
 8010adc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010ade:	7bbb      	ldrb	r3, [r7, #14]
 8010ae0:	7b3a      	ldrb	r2, [r7, #12]
 8010ae2:	4911      	ldr	r1, [pc, #68]	@ (8010b28 <UARTEx_SetNbDataToProcess+0x94>)
 8010ae4:	5c8a      	ldrb	r2, [r1, r2]
 8010ae6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010aea:	7b3a      	ldrb	r2, [r7, #12]
 8010aec:	490f      	ldr	r1, [pc, #60]	@ (8010b2c <UARTEx_SetNbDataToProcess+0x98>)
 8010aee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010af0:	fb93 f3f2 	sdiv	r3, r3, r2
 8010af4:	b29a      	uxth	r2, r3
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010afc:	7bfb      	ldrb	r3, [r7, #15]
 8010afe:	7b7a      	ldrb	r2, [r7, #13]
 8010b00:	4909      	ldr	r1, [pc, #36]	@ (8010b28 <UARTEx_SetNbDataToProcess+0x94>)
 8010b02:	5c8a      	ldrb	r2, [r1, r2]
 8010b04:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010b08:	7b7a      	ldrb	r2, [r7, #13]
 8010b0a:	4908      	ldr	r1, [pc, #32]	@ (8010b2c <UARTEx_SetNbDataToProcess+0x98>)
 8010b0c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010b0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b12:	b29a      	uxth	r2, r3
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010b1a:	bf00      	nop
 8010b1c:	3714      	adds	r7, #20
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b24:	4770      	bx	lr
 8010b26:	bf00      	nop
 8010b28:	08018b70 	.word	0x08018b70
 8010b2c:	08018b78 	.word	0x08018b78

08010b30 <_ZN17AbstractAllocatorD1Ev>:
    virtual void* allocate(CanardInstance* ins, size_t amount) = 0;
    virtual void free(CanardInstance* ins, void* pointer) = 0;
    virtual ~AbstractAllocator() {}
 8010b30:	b480      	push	{r7}
 8010b32:	b083      	sub	sp, #12
 8010b34:	af00      	add	r7, sp, #0
 8010b36:	6078      	str	r0, [r7, #4]
 8010b38:	4a04      	ldr	r2, [pc, #16]	@ (8010b4c <_ZN17AbstractAllocatorD1Ev+0x1c>)
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	601a      	str	r2, [r3, #0]
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	4618      	mov	r0, r3
 8010b42:	370c      	adds	r7, #12
 8010b44:	46bd      	mov	sp, r7
 8010b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b4a:	4770      	bx	lr
 8010b4c:	08018b04 	.word	0x08018b04

08010b50 <_ZN17AbstractAllocatorD0Ev>:
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
 8010b58:	6878      	ldr	r0, [r7, #4]
 8010b5a:	f7ff ffe9 	bl	8010b30 <_ZN17AbstractAllocatorD1Ev>
 8010b5e:	2108      	movs	r1, #8
 8010b60:	6878      	ldr	r0, [r7, #4]
 8010b62:	f002 fe7a 	bl	801385a <_ZdlPvj>
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	4618      	mov	r0, r3
 8010b6a:	3708      	adds	r7, #8
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	bd80      	pop	{r7, pc}

08010b70 <_ZN15SystemAllocator8allocateEP14CanardInstancej>:
#include <cyphal/allocators/sys/sys_allocator.h>
#include <cstdlib>

void* SystemAllocator::allocate(CanardInstance* const ins, const size_t amount) {
 8010b70:	b580      	push	{r7, lr}
 8010b72:	b086      	sub	sp, #24
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	60f8      	str	r0, [r7, #12]
 8010b78:	60b9      	str	r1, [r7, #8]
 8010b7a:	607a      	str	r2, [r7, #4]
    (void)ins;
    void* mem;

    CRITICAL_SECTION({ mem = std::malloc(amount); })
 8010b7c:	6878      	ldr	r0, [r7, #4]
 8010b7e:	f002 fec5 	bl	801390c <malloc>
 8010b82:	4603      	mov	r3, r0
 8010b84:	617b      	str	r3, [r7, #20]
    if (mem == nullptr) {
 8010b86:	697b      	ldr	r3, [r7, #20]
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d105      	bne.n	8010b98 <_ZN15SystemAllocator8allocateEP14CanardInstancej+0x28>
        utilities.error_handler();
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	685b      	ldr	r3, [r3, #4]
 8010b90:	3310      	adds	r3, #16
 8010b92:	4618      	mov	r0, r3
 8010b94:	f7f7 fac6 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    }
    return mem;
 8010b98:	697b      	ldr	r3, [r7, #20]
}
 8010b9a:	4618      	mov	r0, r3
 8010b9c:	3718      	adds	r7, #24
 8010b9e:	46bd      	mov	sp, r7
 8010ba0:	bd80      	pop	{r7, pc}

08010ba2 <_ZN15SystemAllocator4freeEP14CanardInstancePv>:

void SystemAllocator::free(CanardInstance* const ins, void* const pointer) {
 8010ba2:	b580      	push	{r7, lr}
 8010ba4:	b084      	sub	sp, #16
 8010ba6:	af00      	add	r7, sp, #0
 8010ba8:	60f8      	str	r0, [r7, #12]
 8010baa:	60b9      	str	r1, [r7, #8]
 8010bac:	607a      	str	r2, [r7, #4]
    (void)ins;
    CRITICAL_SECTION({ std::free(pointer); })
 8010bae:	6878      	ldr	r0, [r7, #4]
 8010bb0:	f002 feb4 	bl	801391c <free>
}
 8010bb4:	bf00      	nop
 8010bb6:	3710      	adds	r7, #16
 8010bb8:	46bd      	mov	sp, r7
 8010bba:	bd80      	pop	{r7, pc}

08010bbc <_ZN15SystemAllocatorD1Ev>:
class SystemAllocator : public AbstractAllocator {
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	b082      	sub	sp, #8
 8010bc0:	af00      	add	r7, sp, #0
 8010bc2:	6078      	str	r0, [r7, #4]
 8010bc4:	4a05      	ldr	r2, [pc, #20]	@ (8010bdc <_ZN15SystemAllocatorD1Ev+0x20>)
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	601a      	str	r2, [r3, #0]
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	4618      	mov	r0, r3
 8010bce:	f7ff ffaf 	bl	8010b30 <_ZN17AbstractAllocatorD1Ev>
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	3708      	adds	r7, #8
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	bd80      	pop	{r7, pc}
 8010bdc:	08018b88 	.word	0x08018b88

08010be0 <_ZN15SystemAllocatorD0Ev>:
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b082      	sub	sp, #8
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f7ff ffe7 	bl	8010bbc <_ZN15SystemAllocatorD1Ev>
 8010bee:	2108      	movs	r1, #8
 8010bf0:	6878      	ldr	r0, [r7, #4]
 8010bf2:	f002 fe32 	bl	801385a <_ZdlPvj>
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	3708      	adds	r7, #8
 8010bfc:	46bd      	mov	sp, r7
 8010bfe:	bd80      	pop	{r7, pc}

08010c00 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>:
void CyphalInterface::push(
    const CanardMicrosecond tx_deadline_usec,
    const CanardTransferMetadata* const metadata,
    const size_t payload_size,
    const void* const payload
) const {
 8010c00:	b590      	push	{r4, r7, lr}
 8010c02:	b08b      	sub	sp, #44	@ 0x2c
 8010c04:	af04      	add	r7, sp, #16
 8010c06:	60f8      	str	r0, [r7, #12]
 8010c08:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t push_state = canardTxPush(
        &provider->queue,
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	3308      	adds	r3, #8
 8010c10:	4618      	mov	r0, r3
 8010c12:	f000 f876 	bl	8010d02 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010c16:	4603      	mov	r3, r0
    int32_t push_state = canardTxPush(
 8010c18:	f103 040c 	add.w	r4, r3, #12
        &provider->canard,
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	3308      	adds	r3, #8
 8010c20:	4618      	mov	r0, r3
 8010c22:	f000 f86e 	bl	8010d02 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010c26:	4603      	mov	r3, r0
    int32_t push_state = canardTxPush(
 8010c28:	f103 0120 	add.w	r1, r3, #32
 8010c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c2e:	9302      	str	r3, [sp, #8]
 8010c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c32:	9301      	str	r3, [sp, #4]
 8010c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c36:	9300      	str	r3, [sp, #0]
 8010c38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010c3c:	4620      	mov	r0, r4
 8010c3e:	f002 fb65 	bl	801330c <canardTxPush>
 8010c42:	6178      	str	r0, [r7, #20]
        tx_deadline_usec,
        metadata,
        payload_size,
        payload
    );
    if (push_state == -CANARD_ERROR_OUT_OF_MEMORY) {
 8010c44:	697b      	ldr	r3, [r7, #20]
 8010c46:	f113 0f03 	cmn.w	r3, #3
 8010c4a:	d106      	bne.n	8010c5a <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x5a>
#ifdef __linux__
        std::cerr << "[Error: OOM] Tried to send to port: " << metadata->port_id << ", node: " << +metadata->remote_node_id << std::endl;
#else
        utilities.error_handler();
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	685b      	ldr	r3, [r3, #4]
 8010c50:	3310      	adds	r3, #16
 8010c52:	4618      	mov	r0, r3
 8010c54:	f7f7 fa66 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
#endif
        return;
 8010c58:	e008      	b.n	8010c6c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
    }
    if (push_state < 0) {
 8010c5a:	697b      	ldr	r3, [r7, #20]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	da05      	bge.n	8010c6c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
        utilities.error_handler();
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	685b      	ldr	r3, [r3, #4]
 8010c64:	3310      	adds	r3, #16
 8010c66:	4618      	mov	r0, r3
 8010c68:	f7f7 fa5c 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8010c6c:	371c      	adds	r7, #28
 8010c6e:	46bd      	mov	sp, r7
 8010c70:	bd90      	pop	{r4, r7, pc}
	...

08010c74 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>:
void CyphalInterface::subscribe(
    CanardPortID port_id,
    size_t extent,
    CanardTransferKind kind,
    CanardRxSubscription* subscription
) const {
 8010c74:	b590      	push	{r4, r7, lr}
 8010c76:	b089      	sub	sp, #36	@ 0x24
 8010c78:	af04      	add	r7, sp, #16
 8010c7a:	60f8      	str	r0, [r7, #12]
 8010c7c:	607a      	str	r2, [r7, #4]
 8010c7e:	461a      	mov	r2, r3
 8010c80:	460b      	mov	r3, r1
 8010c82:	817b      	strh	r3, [r7, #10]
 8010c84:	4613      	mov	r3, r2
 8010c86:	727b      	strb	r3, [r7, #9]
    if (canardRxSubscribe(
            (CanardInstance* const)&provider->canard,
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	3308      	adds	r3, #8
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	f000 f838 	bl	8010d02 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010c92:	4603      	mov	r3, r0
    if (canardRxSubscribe(
 8010c94:	f103 0020 	add.w	r0, r3, #32
 8010c98:	897c      	ldrh	r4, [r7, #10]
 8010c9a:	7a79      	ldrb	r1, [r7, #9]
 8010c9c:	6a3b      	ldr	r3, [r7, #32]
 8010c9e:	9302      	str	r3, [sp, #8]
 8010ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8010cd8 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x64>)
 8010ca2:	f04f 0300 	mov.w	r3, #0
 8010ca6:	e9cd 2300 	strd	r2, r3, [sp]
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	4622      	mov	r2, r4
 8010cae:	f002 fc7d 	bl	80135ac <canardRxSubscribe>
 8010cb2:	4603      	mov	r3, r0
            kind,
            port_id,
            extent,
            CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
            subscription
        ) != 1) {
 8010cb4:	2b01      	cmp	r3, #1
 8010cb6:	bf14      	ite	ne
 8010cb8:	2301      	movne	r3, #1
 8010cba:	2300      	moveq	r3, #0
 8010cbc:	b2db      	uxtb	r3, r3
    if (canardRxSubscribe(
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d005      	beq.n	8010cce <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x5a>
        utilities.error_handler();
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	685b      	ldr	r3, [r3, #4]
 8010cc6:	3310      	adds	r3, #16
 8010cc8:	4618      	mov	r0, r3
 8010cca:	f7f7 fa2b 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8010cce:	bf00      	nop
 8010cd0:	3714      	adds	r7, #20
 8010cd2:	46bd      	mov	sp, r7
 8010cd4:	bd90      	pop	{r4, r7, pc}
 8010cd6:	bf00      	nop
 8010cd8:	001e8480 	.word	0x001e8480

08010cdc <_ZN15CyphalInterface4loopEv>:

void CyphalInterface::loop() {
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b082      	sub	sp, #8
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	6078      	str	r0, [r7, #4]
    provider->can_loop();
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	3308      	adds	r3, #8
 8010ce8:	4618      	mov	r0, r3
 8010cea:	f000 f80a 	bl	8010d02 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010cee:	4603      	mov	r3, r0
 8010cf0:	681a      	ldr	r2, [r3, #0]
 8010cf2:	3208      	adds	r2, #8
 8010cf4:	6812      	ldr	r2, [r2, #0]
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	4790      	blx	r2
}
 8010cfa:	bf00      	nop
 8010cfc:	3708      	adds	r7, #8
 8010cfe:	46bd      	mov	sp, r7
 8010d00:	bd80      	pop	{r7, pc}

08010d02 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>:
      }

      /// Return the stored pointer.
      _GLIBCXX23_CONSTEXPR
      pointer
      operator->() const noexcept
 8010d02:	b580      	push	{r7, lr}
 8010d04:	b082      	sub	sp, #8
 8010d06:	af00      	add	r7, sp, #0
 8010d08:	6078      	str	r0, [r7, #4]
      {
	_GLIBCXX_DEBUG_PEDASSERT(get() != pointer());
	return get();
 8010d0a:	6878      	ldr	r0, [r7, #4]
 8010d0c:	f000 f805 	bl	8010d1a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>
 8010d10:	4603      	mov	r3, r0
      }
 8010d12:	4618      	mov	r0, r3
 8010d14:	3708      	adds	r7, #8
 8010d16:	46bd      	mov	sp, r7
 8010d18:	bd80      	pop	{r7, pc}

08010d1a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>:

      /// Return the stored pointer.
      _GLIBCXX23_CONSTEXPR
      pointer
      get() const noexcept
 8010d1a:	b580      	push	{r7, lr}
 8010d1c:	b082      	sub	sp, #8
 8010d1e:	af00      	add	r7, sp, #0
 8010d20:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	4618      	mov	r0, r3
 8010d26:	f000 f805 	bl	8010d34 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	3708      	adds	r7, #8
 8010d30:	46bd      	mov	sp, r7
 8010d32:	bd80      	pop	{r7, pc}

08010d34 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8010d34:	b580      	push	{r7, lr}
 8010d36:	b082      	sub	sp, #8
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	6078      	str	r0, [r7, #4]
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	4618      	mov	r0, r3
 8010d40:	f000 f806 	bl	8010d50 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8010d44:	4603      	mov	r3, r0
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	4618      	mov	r0, r3
 8010d4a:	3708      	adds	r7, #8
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd80      	pop	{r7, pc}

08010d50 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
    { return std::__get_helper<__i>(__t); }

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b082      	sub	sp, #8
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	f000 f805 	bl	8010d6a <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8010d60:	4603      	mov	r3, r0
 8010d62:	4618      	mov	r0, r3
 8010d64:	3708      	adds	r7, #8
 8010d66:	46bd      	mov	sp, r7
 8010d68:	bd80      	pop	{r7, pc}

08010d6a <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8010d6a:	b580      	push	{r7, lr}
 8010d6c:	b082      	sub	sp, #8
 8010d6e:	af00      	add	r7, sp, #0
 8010d70:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8010d72:	6878      	ldr	r0, [r7, #4]
 8010d74:	f000 f805 	bl	8010d82 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>
 8010d78:	4603      	mov	r3, r0
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	3708      	adds	r7, #8
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	bd80      	pop	{r7, pc}

08010d82 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8010d82:	b580      	push	{r7, lr}
 8010d84:	b082      	sub	sp, #8
 8010d86:	af00      	add	r7, sp, #0
 8010d88:	6078      	str	r0, [r7, #4]
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f000 f805 	bl	8010d9c <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>
 8010d92:	4603      	mov	r3, r0
 8010d94:	4618      	mov	r0, r3
 8010d96:	3708      	adds	r7, #8
 8010d98:	46bd      	mov	sp, r7
 8010d9a:	bd80      	pop	{r7, pc}

08010d9c <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8010d9c:	b480      	push	{r7}
 8010d9e:	b083      	sub	sp, #12
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	6078      	str	r0, [r7, #4]
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	4618      	mov	r0, r3
 8010da8:	370c      	adds	r7, #12
 8010daa:	46bd      	mov	sp, r7
 8010dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db0:	4770      	bx	lr

08010db2 <_Z16fdcan_dlc_to_lenm>:
    FDCAN_DLC_BYTES_64,
    FDCAN_DLC_BYTES_64,
    FDCAN_DLC_BYTES_64,
};

size_t fdcan_dlc_to_len(uint32_t dlc) {
 8010db2:	b480      	push	{r7}
 8010db4:	b085      	sub	sp, #20
 8010db6:	af00      	add	r7, sp, #0
 8010db8:	6078      	str	r0, [r7, #4]
    auto dlc_index = (uint8_t)(dlc / 65536);
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	0c1b      	lsrs	r3, r3, #16
 8010dbe:	73fb      	strb	r3, [r7, #15]
    if (dlc_index <= 8) {
 8010dc0:	7bfb      	ldrb	r3, [r7, #15]
 8010dc2:	2b08      	cmp	r3, #8
 8010dc4:	d801      	bhi.n	8010dca <_Z16fdcan_dlc_to_lenm+0x18>
        return dlc_index;
 8010dc6:	7bfb      	ldrb	r3, [r7, #15]
 8010dc8:	e009      	b.n	8010dde <_Z16fdcan_dlc_to_lenm+0x2c>
    }
    if (dlc_index <= 12) {
 8010dca:	7bfb      	ldrb	r3, [r7, #15]
 8010dcc:	2b0c      	cmp	r3, #12
 8010dce:	d803      	bhi.n	8010dd8 <_Z16fdcan_dlc_to_lenm+0x26>
        return 8 + 4 * (dlc_index - 8);
 8010dd0:	7bfb      	ldrb	r3, [r7, #15]
 8010dd2:	3b06      	subs	r3, #6
 8010dd4:	009b      	lsls	r3, r3, #2
 8010dd6:	e002      	b.n	8010dde <_Z16fdcan_dlc_to_lenm+0x2c>
    }
    return 32 + 16 * (dlc_index - 13);
 8010dd8:	7bfb      	ldrb	r3, [r7, #15]
 8010dda:	3b0b      	subs	r3, #11
 8010ddc:	011b      	lsls	r3, r3, #4
}
 8010dde:	4618      	mov	r0, r3
 8010de0:	3714      	adds	r7, #20
 8010de2:	46bd      	mov	sp, r7
 8010de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de8:	4770      	bx	lr
	...

08010dec <_ZL12delay_cyclest>:
       bne     .L3               // 1 + 1-3 такта, в среднем 2(3?)
     *
     * Всего 5 тактов на цикл + 8 в начале.
     */

    uint8_t real_cycles = (cycles - 8) / 5;
 8010dec:	f1a0 0308 	sub.w	r3, r0, #8
 8010df0:	4a07      	ldr	r2, [pc, #28]	@ (8010e10 <_ZL12delay_cyclest+0x24>)
 8010df2:	fb82 1203 	smull	r1, r2, r2, r3
 8010df6:	17db      	asrs	r3, r3, #31
 8010df8:	ebc3 0362 	rsb	r3, r3, r2, asr #1
    while (real_cycles--) {
 8010dfc:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 8010e00:	d004      	beq.n	8010e0c <_ZL12delay_cyclest+0x20>
        __asm__("nop");
 8010e02:	bf00      	nop
    while (real_cycles--) {
 8010e04:	3b01      	subs	r3, #1
 8010e06:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 8010e0a:	d1fa      	bne.n	8010e02 <_ZL12delay_cyclest+0x16>
    }
}
 8010e0c:	4770      	bx	lr
 8010e0e:	bf00      	nop
 8010e10:	66666667 	.word	0x66666667

08010e14 <_ZN5G4CAN10len_to_dlcEj>:
#if (defined(STM32G474xx) || defined(STM32_G)) && defined(HAL_FDCAN_MODULE_ENABLED)
#include <cstring>

#include <cyphal/providers/FDCAN_generic.h>

uint32_t G4CAN::len_to_dlc(size_t len) {
 8010e14:	b480      	push	{r7}
 8010e16:	b083      	sub	sp, #12
 8010e18:	af00      	add	r7, sp, #0
 8010e1a:	6078      	str	r0, [r7, #4]
 8010e1c:	6039      	str	r1, [r7, #0]
    return CanardFDCANLengthToDLC[len];
 8010e1e:	4a05      	ldr	r2, [pc, #20]	@ (8010e34 <_ZN5G4CAN10len_to_dlcEj+0x20>)
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8010e26:	4618      	mov	r0, r3
 8010e28:	370c      	adds	r7, #12
 8010e2a:	46bd      	mov	sp, r7
 8010e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e30:	4770      	bx	lr
 8010e32:	bf00      	nop
 8010e34:	08018b98 	.word	0x08018b98

08010e38 <_ZN5G4CAN10dlc_to_lenEm>:

size_t G4CAN::dlc_to_len(uint32_t dlc) {
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	b082      	sub	sp, #8
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	6078      	str	r0, [r7, #4]
 8010e40:	6039      	str	r1, [r7, #0]
    return fdcan_dlc_to_len(dlc);
 8010e42:	6838      	ldr	r0, [r7, #0]
 8010e44:	f7ff ffb5 	bl	8010db2 <_Z16fdcan_dlc_to_lenm>
 8010e48:	4603      	mov	r3, r0
}
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	3708      	adds	r7, #8
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	bd80      	pop	{r7, pc}

08010e52 <_ZN5G4CAN8can_loopEv>:

void G4CAN::can_loop() {
 8010e52:	b580      	push	{r7, lr}
 8010e54:	b086      	sub	sp, #24
 8010e56:	af00      	add	r7, sp, #0
 8010e58:	6078      	str	r0, [r7, #4]
    while (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0) != 0) {
 8010e5a:	e017      	b.n	8010e8c <_ZN5G4CAN8can_loopEv+0x3a>
        CanardFrame frame;
        bool has_read = read_frame(&frame);
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	330c      	adds	r3, #12
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	f107 0208 	add.w	r2, r7, #8
 8010e68:	4611      	mov	r1, r2
 8010e6a:	6878      	ldr	r0, [r7, #4]
 8010e6c:	4798      	blx	r3
 8010e6e:	4603      	mov	r3, r0
 8010e70:	75fb      	strb	r3, [r7, #23]
        if (!has_read)
 8010e72:	7dfb      	ldrb	r3, [r7, #23]
 8010e74:	f083 0301 	eor.w	r3, r3, #1
 8010e78:	b2db      	uxtb	r3, r3
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d115      	bne.n	8010eaa <_ZN5G4CAN8can_loopEv+0x58>
            break;
        process_canard_rx(&frame);
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	f107 0208 	add.w	r2, r7, #8
 8010e84:	4611      	mov	r1, r2
 8010e86:	4618      	mov	r0, r3
 8010e88:	f000 f904 	bl	8011094 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>
    while (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0) != 0) {
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e90:	2140      	movs	r1, #64	@ 0x40
 8010e92:	4618      	mov	r0, r3
 8010e94:	f7fa fb9e 	bl	800b5d4 <HAL_FDCAN_GetRxFifoFillLevel>
 8010e98:	4603      	mov	r3, r0
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	bf14      	ite	ne
 8010e9e:	2301      	movne	r3, #1
 8010ea0:	2300      	moveq	r3, #0
 8010ea2:	b2db      	uxtb	r3, r3
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d1d9      	bne.n	8010e5c <_ZN5G4CAN8can_loopEv+0xa>
 8010ea8:	e000      	b.n	8010eac <_ZN5G4CAN8can_loopEv+0x5a>
            break;
 8010eaa:	bf00      	nop
    }

    process_canard_tx();
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	4618      	mov	r0, r3
 8010eb0:	f000 f944 	bl	801113c <_ZN19AbstractCANProvider17process_canard_txEv>
}
 8010eb4:	bf00      	nop
 8010eb6:	3718      	adds	r7, #24
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	bd80      	pop	{r7, pc}

08010ebc <_ZN5G4CAN10read_frameEP11CanardFrame>:

static uint8_t RxData[64] = {};
bool G4CAN::read_frame(CanardFrame* rxf) {
 8010ebc:	b580      	push	{r7, lr}
 8010ebe:	b08e      	sub	sp, #56	@ 0x38
 8010ec0:	af00      	add	r7, sp, #0
 8010ec2:	6078      	str	r0, [r7, #4]
 8010ec4:	6039      	str	r1, [r7, #0]
    uint32_t rx_fifo = -1;
 8010ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8010eca:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0)) {
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ed0:	2140      	movs	r1, #64	@ 0x40
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	f7fa fb7e 	bl	800b5d4 <HAL_FDCAN_GetRxFifoFillLevel>
 8010ed8:	4603      	mov	r3, r0
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	bf14      	ite	ne
 8010ede:	2301      	movne	r3, #1
 8010ee0:	2300      	moveq	r3, #0
 8010ee2:	b2db      	uxtb	r3, r3
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d002      	beq.n	8010eee <_ZN5G4CAN10read_frameEP11CanardFrame+0x32>
        rx_fifo = FDCAN_RX_FIFO0;
 8010ee8:	2340      	movs	r3, #64	@ 0x40
 8010eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8010eec:	e00f      	b.n	8010f0e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
    } else if (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO1)) {
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ef2:	2141      	movs	r1, #65	@ 0x41
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	f7fa fb6d 	bl	800b5d4 <HAL_FDCAN_GetRxFifoFillLevel>
 8010efa:	4603      	mov	r3, r0
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	bf14      	ite	ne
 8010f00:	2301      	movne	r3, #1
 8010f02:	2300      	moveq	r3, #0
 8010f04:	b2db      	uxtb	r3, r3
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d001      	beq.n	8010f0e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
        rx_fifo = FDCAN_RX_FIFO1;
 8010f0a:	2341      	movs	r3, #65	@ 0x41
 8010f0c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if (rx_fifo == (uint32_t)-1) {
 8010f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f14:	d101      	bne.n	8010f1a <_ZN5G4CAN10read_frameEP11CanardFrame+0x5e>
        return false;
 8010f16:	2300      	movs	r3, #0
 8010f18:	e02e      	b.n	8010f78 <_ZN5G4CAN10read_frameEP11CanardFrame+0xbc>
    }

    FDCAN_RxHeaderTypeDef RxHeader = {};
 8010f1a:	f107 030c 	add.w	r3, r7, #12
 8010f1e:	2228      	movs	r2, #40	@ 0x28
 8010f20:	2100      	movs	r1, #0
 8010f22:	4618      	mov	r0, r3
 8010f24:	f003 fd7d 	bl	8014a22 <memset>
    if (HAL_FDCAN_GetRxMessage(handler, rx_fifo, &RxHeader, RxData) != HAL_OK) {
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8010f2c:	f107 020c 	add.w	r2, r7, #12
 8010f30:	4b13      	ldr	r3, [pc, #76]	@ (8010f80 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 8010f32:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010f34:	f7fa fa74 	bl	800b420 <HAL_FDCAN_GetRxMessage>
 8010f38:	4603      	mov	r3, r0
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	bf14      	ite	ne
 8010f3e:	2301      	movne	r3, #1
 8010f40:	2300      	moveq	r3, #0
 8010f42:	b2db      	uxtb	r3, r3
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d005      	beq.n	8010f54 <_ZN5G4CAN10read_frameEP11CanardFrame+0x98>
        utilities.error_handler();
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f4c:	3310      	adds	r3, #16
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f7f7 f8e8 	bl	8008124 <_ZNKSt8functionIFvvEEclEv>
    }

    rxf->extended_can_id = RxHeader.Identifier;
 8010f54:	68fa      	ldr	r2, [r7, #12]
 8010f56:	683b      	ldr	r3, [r7, #0]
 8010f58:	601a      	str	r2, [r3, #0]
    rxf->payload_size = dlc_to_len(RxHeader.DataLength);
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	3304      	adds	r3, #4
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	69ba      	ldr	r2, [r7, #24]
 8010f64:	4611      	mov	r1, r2
 8010f66:	6878      	ldr	r0, [r7, #4]
 8010f68:	4798      	blx	r3
 8010f6a:	4602      	mov	r2, r0
 8010f6c:	683b      	ldr	r3, [r7, #0]
 8010f6e:	605a      	str	r2, [r3, #4]
    rxf->payload = (void*)RxData;
 8010f70:	683b      	ldr	r3, [r7, #0]
 8010f72:	4a03      	ldr	r2, [pc, #12]	@ (8010f80 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 8010f74:	609a      	str	r2, [r3, #8]
    return true;
 8010f76:	2301      	movs	r3, #1
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3738      	adds	r7, #56	@ 0x38
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}
 8010f80:	2000097c 	.word	0x2000097c

08010f84 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem>:

int G4CAN::write_frame(const CanardTxQueueItem* ti) {
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b08c      	sub	sp, #48	@ 0x30
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
 8010f8c:	6039      	str	r1, [r7, #0]
    FDCAN_TxHeaderTypeDef TxHeader;

    TxHeader.Identifier = ti->frame.extended_can_id;
 8010f8e:	683b      	ldr	r3, [r7, #0]
 8010f90:	6a1b      	ldr	r3, [r3, #32]
 8010f92:	60bb      	str	r3, [r7, #8]
    TxHeader.IdType = FDCAN_EXTENDED_ID;
 8010f94:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010f98:	60fb      	str	r3, [r7, #12]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	613b      	str	r3, [r7, #16]
    TxHeader.DataLength = CanardFDCANLengthToDLC[ti->frame.payload_size];
 8010f9e:	683b      	ldr	r3, [r7, #0]
 8010fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fa2:	4a2a      	ldr	r2, [pc, #168]	@ (801104c <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xc8>)
 8010fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010fa8:	617b      	str	r3, [r7, #20]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8010faa:	2300      	movs	r3, #0
 8010fac:	61bb      	str	r3, [r7, #24]
    TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8010fae:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010fb2:	61fb      	str	r3, [r7, #28]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 8010fb4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8010fb8:	623b      	str	r3, [r7, #32]
    TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8010fba:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8010fbe:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.MessageMarker = 0x0;
 8010fc0:	2300      	movs	r3, #0
 8010fc2:	62bb      	str	r3, [r7, #40]	@ 0x28

    // all mailboxes should be free -
    // https://forum.opencyphal.org/t/uavcan-v0-found-data-transfer-reversal/1476/6
    // "Reduce the number of enqueued frames to 1" - fix to inner priority inversion
    for (int i = 0; HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3 && i < 3; i++) {
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010fc8:	e006      	b.n	8010fd8 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x54>
        delay_cycles(ONE_FULL_FRAME_CYCLES);
 8010fca:	f44f 70d2 	mov.w	r0, #420	@ 0x1a4
 8010fce:	f7ff ff0d 	bl	8010dec <_ZL12delay_cyclest>
    for (int i = 0; HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3 && i < 3; i++) {
 8010fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fd4:	3301      	adds	r3, #1
 8010fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fdc:	4618      	mov	r0, r3
 8010fde:	f7fa fb17 	bl	800b610 <HAL_FDCAN_GetTxFifoFreeLevel>
 8010fe2:	4603      	mov	r3, r0
 8010fe4:	2b03      	cmp	r3, #3
 8010fe6:	d004      	beq.n	8010ff2 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 8010fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fea:	2b02      	cmp	r3, #2
 8010fec:	dc01      	bgt.n	8010ff2 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 8010fee:	2301      	movs	r3, #1
 8010ff0:	e000      	b.n	8010ff4 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x70>
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d1e8      	bne.n	8010fca <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x46>
    } // wait for message to transmit
    if (HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3) {
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ffc:	4618      	mov	r0, r3
 8010ffe:	f7fa fb07 	bl	800b610 <HAL_FDCAN_GetTxFifoFreeLevel>
 8011002:	4603      	mov	r3, r0
 8011004:	2b03      	cmp	r3, #3
 8011006:	bf14      	ite	ne
 8011008:	2301      	movne	r3, #1
 801100a:	2300      	moveq	r3, #0
 801100c:	b2db      	uxtb	r3, r3
 801100e:	2b00      	cmp	r3, #0
 8011010:	d002      	beq.n	8011018 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x94>
        return -1;
 8011012:	f04f 33ff 	mov.w	r3, #4294967295
 8011016:	e014      	b.n	8011042 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
    }

    if (HAL_FDCAN_AddMessageToTxFifoQ(handler, &TxHeader, (uint8_t *)ti->frame.payload) != HAL_OK) {
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 801101c:	683b      	ldr	r3, [r7, #0]
 801101e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011020:	f107 0308 	add.w	r3, r7, #8
 8011024:	4619      	mov	r1, r3
 8011026:	f7fa f9b7 	bl	800b398 <HAL_FDCAN_AddMessageToTxFifoQ>
 801102a:	4603      	mov	r3, r0
 801102c:	2b00      	cmp	r3, #0
 801102e:	bf14      	ite	ne
 8011030:	2301      	movne	r3, #1
 8011032:	2300      	moveq	r3, #0
 8011034:	b2db      	uxtb	r3, r3
 8011036:	2b00      	cmp	r3, #0
 8011038:	d002      	beq.n	8011040 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbc>
        return -1;
 801103a:	f04f 33ff 	mov.w	r3, #4294967295
 801103e:	e000      	b.n	8011042 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
    }
    return TxHeader.DataLength;
 8011040:	697b      	ldr	r3, [r7, #20]
}
 8011042:	4618      	mov	r0, r3
 8011044:	3730      	adds	r7, #48	@ 0x30
 8011046:	46bd      	mov	sp, r7
 8011048:	bd80      	pop	{r7, pc}
 801104a:	bf00      	nop
 801104c:	08018b98 	.word	0x08018b98

08011050 <_ZN5G4CAND1Ev>:
class G4CAN : public AbstractCANProvider {
 8011050:	b580      	push	{r7, lr}
 8011052:	b082      	sub	sp, #8
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
 8011058:	4a05      	ldr	r2, [pc, #20]	@ (8011070 <_ZN5G4CAND1Ev+0x20>)
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	601a      	str	r2, [r3, #0]
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	4618      	mov	r0, r3
 8011062:	f000 f8b1 	bl	80111c8 <_ZN19AbstractCANProviderD1Ev>
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	4618      	mov	r0, r3
 801106a:	3708      	adds	r7, #8
 801106c:	46bd      	mov	sp, r7
 801106e:	bd80      	pop	{r7, pc}
 8011070:	08018ca4 	.word	0x08018ca4

08011074 <_ZN5G4CAND0Ev>:
 8011074:	b580      	push	{r7, lr}
 8011076:	b082      	sub	sp, #8
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
 801107c:	6878      	ldr	r0, [r7, #4]
 801107e:	f7ff ffe7 	bl	8011050 <_ZN5G4CAND1Ev>
 8011082:	2144      	movs	r1, #68	@ 0x44
 8011084:	6878      	ldr	r0, [r7, #4]
 8011086:	f002 fbe8 	bl	801385a <_ZdlPvj>
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	4618      	mov	r0, r3
 801108e:	3708      	adds	r7, #8
 8011090:	46bd      	mov	sp, r7
 8011092:	bd80      	pop	{r7, pc}

08011094 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>:
CanardInstance canard{};

std::unique_ptr<AbstractAllocator> _alloc_ptr;


void AbstractCANProvider::process_canard_rx(CanardFrame* frame) {
 8011094:	b590      	push	{r4, r7, lr}
 8011096:	b091      	sub	sp, #68	@ 0x44
 8011098:	af04      	add	r7, sp, #16
 801109a:	6078      	str	r0, [r7, #4]
 801109c:	6039      	str	r1, [r7, #0]
    CanardRxTransfer transfer = {.payload = nullptr};
 801109e:	f107 0310 	add.w	r3, r7, #16
 80110a2:	2200      	movs	r2, #0
 80110a4:	601a      	str	r2, [r3, #0]
 80110a6:	605a      	str	r2, [r3, #4]
 80110a8:	609a      	str	r2, [r3, #8]
 80110aa:	60da      	str	r2, [r3, #12]
 80110ac:	611a      	str	r2, [r3, #16]
 80110ae:	615a      	str	r2, [r3, #20]
    CanardRxSubscription* subscription = nullptr;
 80110b0:	2300      	movs	r3, #0
 80110b2:	60fb      	str	r3, [r7, #12]

    const int8_t accept_result = canardRxAccept(
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	f103 0420 	add.w	r4, r3, #32
        (CanardInstance* const)&canard,
        utilities.micros_64(),
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    const int8_t accept_result = canardRxAccept(
 80110be:	4618      	mov	r0, r3
 80110c0:	f7f7 f846 	bl	8008150 <_ZNKSt8functionIFyvEEclEv>
 80110c4:	4602      	mov	r2, r0
 80110c6:	460b      	mov	r3, r1
 80110c8:	f107 010c 	add.w	r1, r7, #12
 80110cc:	9103      	str	r1, [sp, #12]
 80110ce:	f107 0110 	add.w	r1, r7, #16
 80110d2:	9102      	str	r1, [sp, #8]
 80110d4:	2100      	movs	r1, #0
 80110d6:	9101      	str	r1, [sp, #4]
 80110d8:	6839      	ldr	r1, [r7, #0]
 80110da:	9100      	str	r1, [sp, #0]
 80110dc:	4620      	mov	r0, r4
 80110de:	f002 f9d5 	bl	801348c <canardRxAccept>
 80110e2:	4603      	mov	r3, r0
 80110e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        frame,
        0,
        &transfer,
        &subscription
    );
    if (accept_result == 1) {
 80110e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80110ec:	2b01      	cmp	r3, #1
 80110ee:	d10e      	bne.n	801110e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x7a>
        IListener<CanardRxTransfer*>* listener = reinterpret_cast<IListener<CanardRxTransfer*>*>(subscription->user_reference);
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	6a1b      	ldr	r3, [r3, #32]
 80110f4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (listener != nullptr) {
 80110f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d010      	beq.n	801111e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
            listener->accept(&transfer);
 80110fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	f107 0210 	add.w	r2, r7, #16
 8011106:	4611      	mov	r1, r2
 8011108:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801110a:	4798      	blx	r3
 801110c:	e007      	b.n	801111e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
        }
    }
    else if (accept_result == 0 || accept_result > 1) {
 801110e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011112:	2b00      	cmp	r3, #0
 8011114:	d00e      	beq.n	8011134 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
 8011116:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801111a:	2b01      	cmp	r3, #1
 801111c:	dc0a      	bgt.n	8011134 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
        // The received frame is either invalid or it's a non-last frame of a multi-frame transfer.
        return;
    }

    if (transfer.payload != nullptr) {
 801111e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011120:	2b00      	cmp	r3, #0
 8011122:	d008      	beq.n	8011136 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
        canard.memory_free(&canard, transfer.payload);
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011128:	687a      	ldr	r2, [r7, #4]
 801112a:	3220      	adds	r2, #32
 801112c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801112e:	4610      	mov	r0, r2
 8011130:	4798      	blx	r3
 8011132:	e000      	b.n	8011136 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
        return;
 8011134:	bf00      	nop
    }
}
 8011136:	3734      	adds	r7, #52	@ 0x34
 8011138:	46bd      	mov	sp, r7
 801113a:	bd90      	pop	{r4, r7, pc}

0801113c <_ZN19AbstractCANProvider17process_canard_txEv>:

void AbstractCANProvider::process_canard_tx() {
 801113c:	b5b0      	push	{r4, r5, r7, lr}
 801113e:	b084      	sub	sp, #16
 8011140:	af00      	add	r7, sp, #0
 8011142:	6078      	str	r0, [r7, #4]
    // Look at top of the TX queue of individual CAN frames
    while (queue.size != 0) {
 8011144:	e036      	b.n	80111b4 <_ZN19AbstractCANProvider17process_canard_txEv+0x78>
        const CanardTxQueueItem* ti = canardTxPeek(&queue);
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	330c      	adds	r3, #12
 801114a:	4618      	mov	r0, r3
 801114c:	f002 f968 	bl	8013420 <canardTxPeek>
 8011150:	60f8      	str	r0, [r7, #12]

        if (0U == ti->tx_deadline_usec || ti->tx_deadline_usec > utilities.micros_64()) {
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8011158:	4313      	orrs	r3, r2
 801115a:	d00c      	beq.n	8011176 <_ZN19AbstractCANProvider17process_canard_txEv+0x3a>
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011166:	4618      	mov	r0, r3
 8011168:	f7f6 fff2 	bl	8008150 <_ZNKSt8functionIFyvEEclEv>
 801116c:	4602      	mov	r2, r0
 801116e:	460b      	mov	r3, r1
 8011170:	42a2      	cmp	r2, r4
 8011172:	41ab      	sbcs	r3, r5
 8011174:	d201      	bcs.n	801117a <_ZN19AbstractCANProvider17process_canard_txEv+0x3e>
 8011176:	2301      	movs	r3, #1
 8011178:	e000      	b.n	801117c <_ZN19AbstractCANProvider17process_canard_txEv+0x40>
 801117a:	2300      	movs	r3, #0
 801117c:	2b00      	cmp	r3, #0
 801117e:	d00a      	beq.n	8011196 <_ZN19AbstractCANProvider17process_canard_txEv+0x5a>
            int written = write_frame(ti);
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	3310      	adds	r3, #16
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	68f9      	ldr	r1, [r7, #12]
 801118a:	6878      	ldr	r0, [r7, #4]
 801118c:	4798      	blx	r3
 801118e:	60b8      	str	r0, [r7, #8]
            if (written < 0) {
 8011190:	68bb      	ldr	r3, [r7, #8]
 8011192:	2b00      	cmp	r3, #0
 8011194:	db13      	blt.n	80111be <_ZN19AbstractCANProvider17process_canard_txEv+0x82>
                break;
            }
        }
        // After the frame is transmitted or if it has timed out while waiting,
        // pop it from the queue and deallocate:
        canard.memory_free(&canard, canardTxPop(&queue, ti));
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	f103 0520 	add.w	r5, r3, #32
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	330c      	adds	r3, #12
 80111a4:	68f9      	ldr	r1, [r7, #12]
 80111a6:	4618      	mov	r0, r3
 80111a8:	f002 f94f 	bl	801344a <canardTxPop>
 80111ac:	4603      	mov	r3, r0
 80111ae:	4619      	mov	r1, r3
 80111b0:	4628      	mov	r0, r5
 80111b2:	47a0      	blx	r4
    while (queue.size != 0) {
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	695b      	ldr	r3, [r3, #20]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d1c4      	bne.n	8011146 <_ZN19AbstractCANProvider17process_canard_txEv+0xa>
    }
}
 80111bc:	e000      	b.n	80111c0 <_ZN19AbstractCANProvider17process_canard_txEv+0x84>
                break;
 80111be:	bf00      	nop
}
 80111c0:	bf00      	nop
 80111c2:	3710      	adds	r7, #16
 80111c4:	46bd      	mov	sp, r7
 80111c6:	bdb0      	pop	{r4, r5, r7, pc}

080111c8 <_ZN19AbstractCANProviderD1Ev>:

AbstractCANProvider::~AbstractCANProvider() {
 80111c8:	b480      	push	{r7}
 80111ca:	b083      	sub	sp, #12
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	6078      	str	r0, [r7, #4]
 80111d0:	4a04      	ldr	r2, [pc, #16]	@ (80111e4 <_ZN19AbstractCANProviderD1Ev+0x1c>)
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	601a      	str	r2, [r3, #0]

}
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	4618      	mov	r0, r3
 80111da:	370c      	adds	r7, #12
 80111dc:	46bd      	mov	sp, r7
 80111de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e2:	4770      	bx	lr
 80111e4:	08018cc8 	.word	0x08018cc8

080111e8 <_Z41__static_initialization_and_destruction_0ii>:
 80111e8:	b580      	push	{r7, lr}
 80111ea:	b082      	sub	sp, #8
 80111ec:	af00      	add	r7, sp, #0
 80111ee:	6078      	str	r0, [r7, #4]
 80111f0:	6039      	str	r1, [r7, #0]
std::unique_ptr<AbstractAllocator> _alloc_ptr;
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d107      	bne.n	8011208 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80111f8:	683b      	ldr	r3, [r7, #0]
 80111fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80111fe:	4293      	cmp	r3, r2
 8011200:	d102      	bne.n	8011208 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8011202:	4803      	ldr	r0, [pc, #12]	@ (8011210 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8011204:	f000 f806 	bl	8011214 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>
}
 8011208:	bf00      	nop
 801120a:	3708      	adds	r7, #8
 801120c:	46bd      	mov	sp, r7
 801120e:	bd80      	pop	{r7, pc}
 8011210:	200009bc 	.word	0x200009bc

08011214 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8011214:	b590      	push	{r4, r7, lr}
 8011216:	b085      	sub	sp, #20
 8011218:	af00      	add	r7, sp, #0
 801121a:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	4618      	mov	r0, r3
 8011220:	f7f7 fef2 	bl	8009008 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8011224:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	2b00      	cmp	r3, #0
 801122c:	d00c      	beq.n	8011248 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 801122e:	6878      	ldr	r0, [r7, #4]
 8011230:	f7f7 fdae 	bl	8008d90 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8011234:	4604      	mov	r4, r0
 8011236:	68f8      	ldr	r0, [r7, #12]
 8011238:	f7f7 fe45 	bl	8008ec6 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 801123c:	4603      	mov	r3, r0
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	4619      	mov	r1, r3
 8011242:	4620      	mov	r0, r4
 8011244:	f7f7 feed 	bl	8009022 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
	__ptr = pointer();
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	2200      	movs	r2, #0
 801124c:	601a      	str	r2, [r3, #0]
      }
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	4618      	mov	r0, r3
 8011252:	3714      	adds	r7, #20
 8011254:	46bd      	mov	sp, r7
 8011256:	bd90      	pop	{r4, r7, pc}

08011258 <_GLOBAL__sub_I_queue>:
 8011258:	b580      	push	{r7, lr}
 801125a:	af00      	add	r7, sp, #0
 801125c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8011260:	2001      	movs	r0, #1
 8011262:	f7ff ffc1 	bl	80111e8 <_Z41__static_initialization_and_destruction_0ii>
 8011266:	bd80      	pop	{r7, pc}

08011268 <_GLOBAL__sub_D_queue>:
 8011268:	b580      	push	{r7, lr}
 801126a:	af00      	add	r7, sp, #0
 801126c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8011270:	2000      	movs	r0, #0
 8011272:	f7ff ffb9 	bl	80111e8 <_Z41__static_initialization_and_destruction_0ii>
 8011276:	bd80      	pop	{r7, pc}

08011278 <cavlFindExtremum>:
static inline void cavlRemove(Cavl** const root, const Cavl* const node);

/// Return the min-/max-valued node stored in the tree, depending on the flag. This is an extremely fast query.
/// Returns NULL iff the argument is NULL (i.e., the tree is empty). The worst-case complexity is O(log n).
static inline Cavl* cavlFindExtremum(Cavl* const root, const bool maximum)
{
 8011278:	b480      	push	{r7}
 801127a:	b085      	sub	sp, #20
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
 8011280:	460b      	mov	r3, r1
 8011282:	70fb      	strb	r3, [r7, #3]
    Cavl* result = NULL;
 8011284:	2300      	movs	r3, #0
 8011286:	60fb      	str	r3, [r7, #12]
    Cavl* c      = root;
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 801128c:	e007      	b.n	801129e <cavlFindExtremum+0x26>
    {
        result = c;
 801128e:	68bb      	ldr	r3, [r7, #8]
 8011290:	60fb      	str	r3, [r7, #12]
        c      = c->lr[maximum];
 8011292:	78fb      	ldrb	r3, [r7, #3]
 8011294:	68ba      	ldr	r2, [r7, #8]
 8011296:	009b      	lsls	r3, r3, #2
 8011298:	4413      	add	r3, r2
 801129a:	685b      	ldr	r3, [r3, #4]
 801129c:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d1f4      	bne.n	801128e <cavlFindExtremum+0x16>
    }
    return result;
 80112a4:	68fb      	ldr	r3, [r7, #12]
}
 80112a6:	4618      	mov	r0, r3
 80112a8:	3714      	adds	r7, #20
 80112aa:	46bd      	mov	sp, r7
 80112ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112b0:	4770      	bx	lr
	...

080112b4 <cavlPrivateRotate>:
// ----------------------------------------     END OF PUBLIC API SECTION      ----------------------------------------
// ----------------------------------------      POLICE LINE DO NOT CROSS      ----------------------------------------

/// INTERNAL USE ONLY. Makes the '!r' child of node 'x' its parent; i.e., rotates 'x' toward 'r'.
static inline void cavlPrivateRotate(Cavl* const x, const bool r)
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b084      	sub	sp, #16
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	6078      	str	r0, [r7, #4]
 80112bc:	460b      	mov	r3, r1
 80112be:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && (x->lr[!r] != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d014      	beq.n	80112f0 <cavlPrivateRotate+0x3c>
 80112c6:	78fb      	ldrb	r3, [r7, #3]
 80112c8:	f083 0301 	eor.w	r3, r3, #1
 80112cc:	b2db      	uxtb	r3, r3
 80112ce:	687a      	ldr	r2, [r7, #4]
 80112d0:	009b      	lsls	r3, r3, #2
 80112d2:	4413      	add	r3, r2
 80112d4:	685b      	ldr	r3, [r3, #4]
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d00a      	beq.n	80112f0 <cavlPrivateRotate+0x3c>
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80112e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112e4:	db04      	blt.n	80112f0 <cavlPrivateRotate+0x3c>
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80112ec:	2b01      	cmp	r3, #1
 80112ee:	dd05      	ble.n	80112fc <cavlPrivateRotate+0x48>
 80112f0:	4b2a      	ldr	r3, [pc, #168]	@ (801139c <cavlPrivateRotate+0xe8>)
 80112f2:	4a2b      	ldr	r2, [pc, #172]	@ (80113a0 <cavlPrivateRotate+0xec>)
 80112f4:	2162      	movs	r1, #98	@ 0x62
 80112f6:	482b      	ldr	r0, [pc, #172]	@ (80113a4 <cavlPrivateRotate+0xf0>)
 80112f8:	f002 fad8 	bl	80138ac <__assert_func>
    Cavl* const z = x->lr[!r];
 80112fc:	78fb      	ldrb	r3, [r7, #3]
 80112fe:	f083 0301 	eor.w	r3, r3, #1
 8011302:	b2db      	uxtb	r3, r3
 8011304:	687a      	ldr	r2, [r7, #4]
 8011306:	009b      	lsls	r3, r3, #2
 8011308:	4413      	add	r3, r2
 801130a:	685b      	ldr	r3, [r3, #4]
 801130c:	60fb      	str	r3, [r7, #12]
    if (x->up != NULL)
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	2b00      	cmp	r3, #0
 8011314:	d00e      	beq.n	8011334 <cavlPrivateRotate+0x80>
    {
        x->up->lr[x->up->lr[1] == x] = z;
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	681a      	ldr	r2, [r3, #0]
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	689b      	ldr	r3, [r3, #8]
 8011320:	6879      	ldr	r1, [r7, #4]
 8011322:	4299      	cmp	r1, r3
 8011324:	bf0c      	ite	eq
 8011326:	2301      	moveq	r3, #1
 8011328:	2300      	movne	r3, #0
 801132a:	b2db      	uxtb	r3, r3
 801132c:	009b      	lsls	r3, r3, #2
 801132e:	4413      	add	r3, r2
 8011330:	68fa      	ldr	r2, [r7, #12]
 8011332:	605a      	str	r2, [r3, #4]
    }
    z->up     = x->up;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	681a      	ldr	r2, [r3, #0]
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	601a      	str	r2, [r3, #0]
    x->up     = z;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	68fa      	ldr	r2, [r7, #12]
 8011340:	601a      	str	r2, [r3, #0]
    x->lr[!r] = z->lr[r];
 8011342:	78fb      	ldrb	r3, [r7, #3]
 8011344:	78fa      	ldrb	r2, [r7, #3]
 8011346:	f082 0201 	eor.w	r2, r2, #1
 801134a:	b2d2      	uxtb	r2, r2
 801134c:	4610      	mov	r0, r2
 801134e:	68fa      	ldr	r2, [r7, #12]
 8011350:	009b      	lsls	r3, r3, #2
 8011352:	4413      	add	r3, r2
 8011354:	685a      	ldr	r2, [r3, #4]
 8011356:	6879      	ldr	r1, [r7, #4]
 8011358:	0083      	lsls	r3, r0, #2
 801135a:	440b      	add	r3, r1
 801135c:	605a      	str	r2, [r3, #4]
    if (x->lr[!r] != NULL)
 801135e:	78fb      	ldrb	r3, [r7, #3]
 8011360:	f083 0301 	eor.w	r3, r3, #1
 8011364:	b2db      	uxtb	r3, r3
 8011366:	687a      	ldr	r2, [r7, #4]
 8011368:	009b      	lsls	r3, r3, #2
 801136a:	4413      	add	r3, r2
 801136c:	685b      	ldr	r3, [r3, #4]
 801136e:	2b00      	cmp	r3, #0
 8011370:	d009      	beq.n	8011386 <cavlPrivateRotate+0xd2>
    {
        x->lr[!r]->up = x;
 8011372:	78fb      	ldrb	r3, [r7, #3]
 8011374:	f083 0301 	eor.w	r3, r3, #1
 8011378:	b2db      	uxtb	r3, r3
 801137a:	687a      	ldr	r2, [r7, #4]
 801137c:	009b      	lsls	r3, r3, #2
 801137e:	4413      	add	r3, r2
 8011380:	685b      	ldr	r3, [r3, #4]
 8011382:	687a      	ldr	r2, [r7, #4]
 8011384:	601a      	str	r2, [r3, #0]
    }
    z->lr[r] = x;
 8011386:	78fb      	ldrb	r3, [r7, #3]
 8011388:	68fa      	ldr	r2, [r7, #12]
 801138a:	009b      	lsls	r3, r3, #2
 801138c:	4413      	add	r3, r2
 801138e:	687a      	ldr	r2, [r7, #4]
 8011390:	605a      	str	r2, [r3, #4]
}
 8011392:	bf00      	nop
 8011394:	3710      	adds	r7, #16
 8011396:	46bd      	mov	sp, r7
 8011398:	bd80      	pop	{r7, pc}
 801139a:	bf00      	nop
 801139c:	08018010 	.word	0x08018010
 80113a0:	08019050 	.word	0x08019050
 80113a4:	08018058 	.word	0x08018058

080113a8 <cavlPrivateAdjustBalance>:

/// INTERNAL USE ONLY.
/// Accepts a node and how its balance factor needs to be changed -- either +1 or -1.
/// Returns the new node to replace the old one if tree rotation took place, same node otherwise.
static inline Cavl* cavlPrivateAdjustBalance(Cavl* const x, const bool increment)
{
 80113a8:	b580      	push	{r7, lr}
 80113aa:	b086      	sub	sp, #24
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
 80113b0:	460b      	mov	r3, r1
 80113b2:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d00a      	beq.n	80113d0 <cavlPrivateAdjustBalance+0x28>
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80113c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113c4:	db04      	blt.n	80113d0 <cavlPrivateAdjustBalance+0x28>
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80113cc:	2b01      	cmp	r3, #1
 80113ce:	dd05      	ble.n	80113dc <cavlPrivateAdjustBalance+0x34>
 80113d0:	4b61      	ldr	r3, [pc, #388]	@ (8011558 <cavlPrivateAdjustBalance+0x1b0>)
 80113d2:	4a62      	ldr	r2, [pc, #392]	@ (801155c <cavlPrivateAdjustBalance+0x1b4>)
 80113d4:	2177      	movs	r1, #119	@ 0x77
 80113d6:	4862      	ldr	r0, [pc, #392]	@ (8011560 <cavlPrivateAdjustBalance+0x1b8>)
 80113d8:	f002 fa68 	bl	80138ac <__assert_func>
    Cavl*        out    = x;
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	617b      	str	r3, [r7, #20]
    const int8_t new_bf = (int8_t) (x->bf + (increment ? +1 : -1));
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80113e6:	b2db      	uxtb	r3, r3
 80113e8:	78fa      	ldrb	r2, [r7, #3]
 80113ea:	2a00      	cmp	r2, #0
 80113ec:	d001      	beq.n	80113f2 <cavlPrivateAdjustBalance+0x4a>
 80113ee:	2201      	movs	r2, #1
 80113f0:	e000      	b.n	80113f4 <cavlPrivateAdjustBalance+0x4c>
 80113f2:	22ff      	movs	r2, #255	@ 0xff
 80113f4:	4413      	add	r3, r2
 80113f6:	b2db      	uxtb	r3, r3
 80113f8:	74fb      	strb	r3, [r7, #19]
    if ((new_bf < -1) || (new_bf > 1))
 80113fa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80113fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011402:	db04      	blt.n	801140e <cavlPrivateAdjustBalance+0x66>
 8011404:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011408:	2b01      	cmp	r3, #1
 801140a:	f340 809c 	ble.w	8011546 <cavlPrivateAdjustBalance+0x19e>
    {
        const bool   r    = new_bf < 0;   // bf<0 if left-heavy --> right rotation is needed.
 801140e:	7cfb      	ldrb	r3, [r7, #19]
 8011410:	09db      	lsrs	r3, r3, #7
 8011412:	74bb      	strb	r3, [r7, #18]
        const int8_t sign = r ? +1 : -1;  // Positive if we are rotating right.
 8011414:	7cbb      	ldrb	r3, [r7, #18]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d001      	beq.n	801141e <cavlPrivateAdjustBalance+0x76>
 801141a:	2301      	movs	r3, #1
 801141c:	e001      	b.n	8011422 <cavlPrivateAdjustBalance+0x7a>
 801141e:	f04f 33ff 	mov.w	r3, #4294967295
 8011422:	747b      	strb	r3, [r7, #17]
        Cavl* const  z    = x->lr[!r];
 8011424:	7cbb      	ldrb	r3, [r7, #18]
 8011426:	f083 0301 	eor.w	r3, r3, #1
 801142a:	b2db      	uxtb	r3, r3
 801142c:	687a      	ldr	r2, [r7, #4]
 801142e:	009b      	lsls	r3, r3, #2
 8011430:	4413      	add	r3, r2
 8011432:	685b      	ldr	r3, [r3, #4]
 8011434:	60fb      	str	r3, [r7, #12]
        CAVL_ASSERT(z != NULL);   // Heavy side cannot be empty.
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d105      	bne.n	8011448 <cavlPrivateAdjustBalance+0xa0>
 801143c:	4b49      	ldr	r3, [pc, #292]	@ (8011564 <cavlPrivateAdjustBalance+0x1bc>)
 801143e:	4a47      	ldr	r2, [pc, #284]	@ (801155c <cavlPrivateAdjustBalance+0x1b4>)
 8011440:	217f      	movs	r1, #127	@ 0x7f
 8011442:	4847      	ldr	r0, [pc, #284]	@ (8011560 <cavlPrivateAdjustBalance+0x1b8>)
 8011444:	f002 fa32 	bl	80138ac <__assert_func>
        if ((z->bf * sign) <= 0)  // Parent and child are heavy on the same side or the child is balanced.
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801144e:	461a      	mov	r2, r3
 8011450:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8011454:	fb02 f303 	mul.w	r3, r2, r3
 8011458:	2b00      	cmp	r3, #0
 801145a:	dc1c      	bgt.n	8011496 <cavlPrivateAdjustBalance+0xee>
        {
            out = z;
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(x, r);
 8011460:	7cbb      	ldrb	r3, [r7, #18]
 8011462:	4619      	mov	r1, r3
 8011464:	6878      	ldr	r0, [r7, #4]
 8011466:	f7ff ff25 	bl	80112b4 <cavlPrivateRotate>
            if (0 == z->bf)
 801146a:	68fb      	ldr	r3, [r7, #12]
 801146c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d109      	bne.n	8011488 <cavlPrivateAdjustBalance+0xe0>
            {
                x->bf = (int8_t) (-sign);
 8011474:	7c7b      	ldrb	r3, [r7, #17]
 8011476:	425b      	negs	r3, r3
 8011478:	b2db      	uxtb	r3, r3
 801147a:	b25a      	sxtb	r2, r3
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (+sign);
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	7c7a      	ldrb	r2, [r7, #17]
 8011484:	731a      	strb	r2, [r3, #12]
    {
 8011486:	e061      	b.n	801154c <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	2200      	movs	r2, #0
 801148c:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	2200      	movs	r2, #0
 8011492:	731a      	strb	r2, [r3, #12]
    {
 8011494:	e05a      	b.n	801154c <cavlPrivateAdjustBalance+0x1a4>
            }
        }
        else  // Otherwise, the child needs to be rotated in the opposite direction first.
        {
            Cavl* const y = z->lr[r];
 8011496:	7cbb      	ldrb	r3, [r7, #18]
 8011498:	68fa      	ldr	r2, [r7, #12]
 801149a:	009b      	lsls	r3, r3, #2
 801149c:	4413      	add	r3, r2
 801149e:	685b      	ldr	r3, [r3, #4]
 80114a0:	60bb      	str	r3, [r7, #8]
            CAVL_ASSERT(y != NULL);  // Heavy side cannot be empty.
 80114a2:	68bb      	ldr	r3, [r7, #8]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d105      	bne.n	80114b4 <cavlPrivateAdjustBalance+0x10c>
 80114a8:	4b2f      	ldr	r3, [pc, #188]	@ (8011568 <cavlPrivateAdjustBalance+0x1c0>)
 80114aa:	4a2c      	ldr	r2, [pc, #176]	@ (801155c <cavlPrivateAdjustBalance+0x1b4>)
 80114ac:	2192      	movs	r1, #146	@ 0x92
 80114ae:	482c      	ldr	r0, [pc, #176]	@ (8011560 <cavlPrivateAdjustBalance+0x1b8>)
 80114b0:	f002 f9fc 	bl	80138ac <__assert_func>
            out = y;
 80114b4:	68bb      	ldr	r3, [r7, #8]
 80114b6:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(z, !r);
 80114b8:	7cbb      	ldrb	r3, [r7, #18]
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	bf14      	ite	ne
 80114be:	2301      	movne	r3, #1
 80114c0:	2300      	moveq	r3, #0
 80114c2:	b2db      	uxtb	r3, r3
 80114c4:	f083 0301 	eor.w	r3, r3, #1
 80114c8:	b2db      	uxtb	r3, r3
 80114ca:	f003 0301 	and.w	r3, r3, #1
 80114ce:	b2db      	uxtb	r3, r3
 80114d0:	4619      	mov	r1, r3
 80114d2:	68f8      	ldr	r0, [r7, #12]
 80114d4:	f7ff feee 	bl	80112b4 <cavlPrivateRotate>
            cavlPrivateRotate(x, r);
 80114d8:	7cbb      	ldrb	r3, [r7, #18]
 80114da:	4619      	mov	r1, r3
 80114dc:	6878      	ldr	r0, [r7, #4]
 80114de:	f7ff fee9 	bl	80112b4 <cavlPrivateRotate>
            if ((y->bf * sign) < 0)
 80114e2:	68bb      	ldr	r3, [r7, #8]
 80114e4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80114e8:	461a      	mov	r2, r3
 80114ea:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80114ee:	fb02 f303 	mul.w	r3, r2, r3
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	da09      	bge.n	801150a <cavlPrivateAdjustBalance+0x162>
            {
                x->bf = (int8_t) (+sign);
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	7c7a      	ldrb	r2, [r7, #17]
 80114fa:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 80114fc:	68bb      	ldr	r3, [r7, #8]
 80114fe:	2200      	movs	r2, #0
 8011500:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	2200      	movs	r2, #0
 8011506:	731a      	strb	r2, [r3, #12]
    {
 8011508:	e020      	b.n	801154c <cavlPrivateAdjustBalance+0x1a4>
            }
            else if ((y->bf * sign) > 0)
 801150a:	68bb      	ldr	r3, [r7, #8]
 801150c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011510:	461a      	mov	r2, r3
 8011512:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8011516:	fb02 f303 	mul.w	r3, r2, r3
 801151a:	2b00      	cmp	r3, #0
 801151c:	dd0c      	ble.n	8011538 <cavlPrivateAdjustBalance+0x190>
            {
                x->bf = 0;
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	2200      	movs	r2, #0
 8011522:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 8011524:	68bb      	ldr	r3, [r7, #8]
 8011526:	2200      	movs	r2, #0
 8011528:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (-sign);
 801152a:	7c7b      	ldrb	r3, [r7, #17]
 801152c:	425b      	negs	r3, r3
 801152e:	b2db      	uxtb	r3, r3
 8011530:	b25a      	sxtb	r2, r3
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	731a      	strb	r2, [r3, #12]
    {
 8011536:	e009      	b.n	801154c <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	2200      	movs	r2, #0
 801153c:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	2200      	movs	r2, #0
 8011542:	731a      	strb	r2, [r3, #12]
    {
 8011544:	e002      	b.n	801154c <cavlPrivateAdjustBalance+0x1a4>
            }
        }
    }
    else
    {
        x->bf = new_bf;  // Balancing not needed, just update the balance factor and call it a day.
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	7cfa      	ldrb	r2, [r7, #19]
 801154a:	731a      	strb	r2, [r3, #12]
    }
    return out;
 801154c:	697b      	ldr	r3, [r7, #20]
}
 801154e:	4618      	mov	r0, r3
 8011550:	3718      	adds	r7, #24
 8011552:	46bd      	mov	sp, r7
 8011554:	bd80      	pop	{r7, pc}
 8011556:	bf00      	nop
 8011558:	08018084 	.word	0x08018084
 801155c:	08019034 	.word	0x08019034
 8011560:	08018058 	.word	0x08018058
 8011564:	080180b4 	.word	0x080180b4
 8011568:	080180c0 	.word	0x080180c0

0801156c <cavlPrivateRetraceOnGrowth>:

/// INTERNAL USE ONLY.
/// Takes the culprit node (the one that is added); returns NULL or the root of the tree (possibly new one).
/// When adding a new node, set its balance factor to zero and call this function to propagate the changes upward.
static inline Cavl* cavlPrivateRetraceOnGrowth(Cavl* const added)
{
 801156c:	b580      	push	{r7, lr}
 801156e:	b086      	sub	sp, #24
 8011570:	af00      	add	r7, sp, #0
 8011572:	6078      	str	r0, [r7, #4]
    CAVL_ASSERT((added != NULL) && (0 == added->bf));
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d004      	beq.n	8011584 <cavlPrivateRetraceOnGrowth+0x18>
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011580:	2b00      	cmp	r3, #0
 8011582:	d005      	beq.n	8011590 <cavlPrivateRetraceOnGrowth+0x24>
 8011584:	4b23      	ldr	r3, [pc, #140]	@ (8011614 <cavlPrivateRetraceOnGrowth+0xa8>)
 8011586:	4a24      	ldr	r2, [pc, #144]	@ (8011618 <cavlPrivateRetraceOnGrowth+0xac>)
 8011588:	21b5      	movs	r1, #181	@ 0xb5
 801158a:	4824      	ldr	r0, [pc, #144]	@ (801161c <cavlPrivateRetraceOnGrowth+0xb0>)
 801158c:	f002 f98e 	bl	80138ac <__assert_func>
    Cavl* c = added;      // Child
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	617b      	str	r3, [r7, #20]
    Cavl* p = added->up;  // Parent
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	681b      	ldr	r3, [r3, #0]
 8011598:	613b      	str	r3, [r7, #16]
    while (p != NULL)
 801159a:	e023      	b.n	80115e4 <cavlPrivateRetraceOnGrowth+0x78>
    {
        const bool r = p->lr[1] == c;  // c is the right child of parent
 801159c:	693b      	ldr	r3, [r7, #16]
 801159e:	689b      	ldr	r3, [r3, #8]
 80115a0:	697a      	ldr	r2, [r7, #20]
 80115a2:	429a      	cmp	r2, r3
 80115a4:	bf0c      	ite	eq
 80115a6:	2301      	moveq	r3, #1
 80115a8:	2300      	movne	r3, #0
 80115aa:	73fb      	strb	r3, [r7, #15]
        CAVL_ASSERT(p->lr[r] == c);
 80115ac:	7bfb      	ldrb	r3, [r7, #15]
 80115ae:	693a      	ldr	r2, [r7, #16]
 80115b0:	009b      	lsls	r3, r3, #2
 80115b2:	4413      	add	r3, r2
 80115b4:	685b      	ldr	r3, [r3, #4]
 80115b6:	697a      	ldr	r2, [r7, #20]
 80115b8:	429a      	cmp	r2, r3
 80115ba:	d005      	beq.n	80115c8 <cavlPrivateRetraceOnGrowth+0x5c>
 80115bc:	4b18      	ldr	r3, [pc, #96]	@ (8011620 <cavlPrivateRetraceOnGrowth+0xb4>)
 80115be:	4a16      	ldr	r2, [pc, #88]	@ (8011618 <cavlPrivateRetraceOnGrowth+0xac>)
 80115c0:	21bb      	movs	r1, #187	@ 0xbb
 80115c2:	4816      	ldr	r0, [pc, #88]	@ (801161c <cavlPrivateRetraceOnGrowth+0xb0>)
 80115c4:	f002 f972 	bl	80138ac <__assert_func>
        c = cavlPrivateAdjustBalance(p, r);
 80115c8:	7bfb      	ldrb	r3, [r7, #15]
 80115ca:	4619      	mov	r1, r3
 80115cc:	6938      	ldr	r0, [r7, #16]
 80115ce:	f7ff feeb 	bl	80113a8 <cavlPrivateAdjustBalance>
 80115d2:	6178      	str	r0, [r7, #20]
        p = c->up;
 80115d4:	697b      	ldr	r3, [r7, #20]
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	613b      	str	r3, [r7, #16]
        if (0 == c->bf)
 80115da:	697b      	ldr	r3, [r7, #20]
 80115dc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d003      	beq.n	80115ec <cavlPrivateRetraceOnGrowth+0x80>
    while (p != NULL)
 80115e4:	693b      	ldr	r3, [r7, #16]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d1d8      	bne.n	801159c <cavlPrivateRetraceOnGrowth+0x30>
 80115ea:	e000      	b.n	80115ee <cavlPrivateRetraceOnGrowth+0x82>
        {           // The height change of the subtree made this parent perfectly balanced (as all things should be),
            break;  // hence, the height of the outer subtree is unchanged, so upper balance factors are unchanged.
 80115ec:	bf00      	nop
        }
    }
    CAVL_ASSERT(c != NULL);
 80115ee:	697b      	ldr	r3, [r7, #20]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d105      	bne.n	8011600 <cavlPrivateRetraceOnGrowth+0x94>
 80115f4:	4b0b      	ldr	r3, [pc, #44]	@ (8011624 <cavlPrivateRetraceOnGrowth+0xb8>)
 80115f6:	4a08      	ldr	r2, [pc, #32]	@ (8011618 <cavlPrivateRetraceOnGrowth+0xac>)
 80115f8:	21c3      	movs	r1, #195	@ 0xc3
 80115fa:	4808      	ldr	r0, [pc, #32]	@ (801161c <cavlPrivateRetraceOnGrowth+0xb0>)
 80115fc:	f002 f956 	bl	80138ac <__assert_func>
    return (NULL == p) ? c : NULL;  // New root or nothing.
 8011600:	693b      	ldr	r3, [r7, #16]
 8011602:	2b00      	cmp	r3, #0
 8011604:	d101      	bne.n	801160a <cavlPrivateRetraceOnGrowth+0x9e>
 8011606:	697b      	ldr	r3, [r7, #20]
 8011608:	e000      	b.n	801160c <cavlPrivateRetraceOnGrowth+0xa0>
 801160a:	2300      	movs	r3, #0
}
 801160c:	4618      	mov	r0, r3
 801160e:	3718      	adds	r7, #24
 8011610:	46bd      	mov	sp, r7
 8011612:	bd80      	pop	{r7, pc}
 8011614:	080180cc 	.word	0x080180cc
 8011618:	08019018 	.word	0x08019018
 801161c:	08018058 	.word	0x08018058
 8011620:	080180f0 	.word	0x080180f0
 8011624:	08018100 	.word	0x08018100

08011628 <cavlSearch>:

static inline Cavl* cavlSearch(Cavl** const        root,
                               void* const         user_reference,
                               const CavlPredicate predicate,
                               const CavlFactory   factory)
{
 8011628:	b580      	push	{r7, lr}
 801162a:	b08a      	sub	sp, #40	@ 0x28
 801162c:	af00      	add	r7, sp, #0
 801162e:	60f8      	str	r0, [r7, #12]
 8011630:	60b9      	str	r1, [r7, #8]
 8011632:	607a      	str	r2, [r7, #4]
 8011634:	603b      	str	r3, [r7, #0]
    Cavl* out = NULL;
 8011636:	2300      	movs	r3, #0
 8011638:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((root != NULL) && (predicate != NULL))
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	2b00      	cmp	r3, #0
 801163e:	d065      	beq.n	801170c <cavlSearch+0xe4>
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	2b00      	cmp	r3, #0
 8011644:	d062      	beq.n	801170c <cavlSearch+0xe4>
    {
        Cavl*  up = *root;
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	623b      	str	r3, [r7, #32]
        Cavl** n  = root;
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	61fb      	str	r3, [r7, #28]
        while (*n != NULL)
 8011650:	e02f      	b.n	80116b2 <cavlSearch+0x8a>
        {
            const int8_t cmp = predicate(user_reference, *n);
 8011652:	69fb      	ldr	r3, [r7, #28]
 8011654:	681a      	ldr	r2, [r3, #0]
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	4611      	mov	r1, r2
 801165a:	68b8      	ldr	r0, [r7, #8]
 801165c:	4798      	blx	r3
 801165e:	4603      	mov	r3, r0
 8011660:	76fb      	strb	r3, [r7, #27]
            if (0 == cmp)
 8011662:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d103      	bne.n	8011672 <cavlSearch+0x4a>
            {
                out = *n;
 801166a:	69fb      	ldr	r3, [r7, #28]
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8011670:	e023      	b.n	80116ba <cavlSearch+0x92>
            }
            up = *n;
 8011672:	69fb      	ldr	r3, [r7, #28]
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	623b      	str	r3, [r7, #32]
            n  = &(*n)->lr[cmp > 0];
 8011678:	69fb      	ldr	r3, [r7, #28]
 801167a:	681a      	ldr	r2, [r3, #0]
 801167c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011680:	2b00      	cmp	r3, #0
 8011682:	bfcc      	ite	gt
 8011684:	2301      	movgt	r3, #1
 8011686:	2300      	movle	r3, #0
 8011688:	b2db      	uxtb	r3, r3
 801168a:	009b      	lsls	r3, r3, #2
 801168c:	4413      	add	r3, r2
 801168e:	3304      	adds	r3, #4
 8011690:	61fb      	str	r3, [r7, #28]
            CAVL_ASSERT((NULL == *n) || ((*n)->up == up));
 8011692:	69fb      	ldr	r3, [r7, #28]
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	2b00      	cmp	r3, #0
 8011698:	d00b      	beq.n	80116b2 <cavlSearch+0x8a>
 801169a:	69fb      	ldr	r3, [r7, #28]
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	6a3a      	ldr	r2, [r7, #32]
 80116a2:	429a      	cmp	r2, r3
 80116a4:	d005      	beq.n	80116b2 <cavlSearch+0x8a>
 80116a6:	4b1c      	ldr	r3, [pc, #112]	@ (8011718 <cavlSearch+0xf0>)
 80116a8:	4a1c      	ldr	r2, [pc, #112]	@ (801171c <cavlSearch+0xf4>)
 80116aa:	21db      	movs	r1, #219	@ 0xdb
 80116ac:	481c      	ldr	r0, [pc, #112]	@ (8011720 <cavlSearch+0xf8>)
 80116ae:	f002 f8fd 	bl	80138ac <__assert_func>
        while (*n != NULL)
 80116b2:	69fb      	ldr	r3, [r7, #28]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d1cb      	bne.n	8011652 <cavlSearch+0x2a>
        }
        if (NULL == out)
 80116ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d125      	bne.n	801170c <cavlSearch+0xe4>
        {
            out = (NULL == factory) ? NULL : factory(user_reference);
 80116c0:	683b      	ldr	r3, [r7, #0]
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d004      	beq.n	80116d0 <cavlSearch+0xa8>
 80116c6:	683b      	ldr	r3, [r7, #0]
 80116c8:	68b8      	ldr	r0, [r7, #8]
 80116ca:	4798      	blx	r3
 80116cc:	4603      	mov	r3, r0
 80116ce:	e000      	b.n	80116d2 <cavlSearch+0xaa>
 80116d0:	2300      	movs	r3, #0
 80116d2:	627b      	str	r3, [r7, #36]	@ 0x24
            if (out != NULL)
 80116d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d018      	beq.n	801170c <cavlSearch+0xe4>
            {
                *n             = out;  // Overwrite the pointer to the new node in the parent node.
 80116da:	69fb      	ldr	r3, [r7, #28]
 80116dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116de:	601a      	str	r2, [r3, #0]
                out->lr[0]     = NULL;
 80116e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e2:	2200      	movs	r2, #0
 80116e4:	605a      	str	r2, [r3, #4]
                out->lr[1]     = NULL;
 80116e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e8:	2200      	movs	r2, #0
 80116ea:	609a      	str	r2, [r3, #8]
                out->up        = up;
 80116ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ee:	6a3a      	ldr	r2, [r7, #32]
 80116f0:	601a      	str	r2, [r3, #0]
                out->bf        = 0;
 80116f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116f4:	2200      	movs	r2, #0
 80116f6:	731a      	strb	r2, [r3, #12]
                Cavl* const rt = cavlPrivateRetraceOnGrowth(out);
 80116f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80116fa:	f7ff ff37 	bl	801156c <cavlPrivateRetraceOnGrowth>
 80116fe:	6178      	str	r0, [r7, #20]
                if (rt != NULL)
 8011700:	697b      	ldr	r3, [r7, #20]
 8011702:	2b00      	cmp	r3, #0
 8011704:	d002      	beq.n	801170c <cavlSearch+0xe4>
                {
                    *root = rt;
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	697a      	ldr	r2, [r7, #20]
 801170a:	601a      	str	r2, [r3, #0]
                }
            }
        }
    }
    return out;
 801170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801170e:	4618      	mov	r0, r3
 8011710:	3728      	adds	r7, #40	@ 0x28
 8011712:	46bd      	mov	sp, r7
 8011714:	bd80      	pop	{r7, pc}
 8011716:	bf00      	nop
 8011718:	0801810c 	.word	0x0801810c
 801171c:	0801900c 	.word	0x0801900c
 8011720:	08018058 	.word	0x08018058

08011724 <cavlRemove>:

static inline void cavlRemove(Cavl** const root, const Cavl* const node)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	b088      	sub	sp, #32
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
 801172c:	6039      	str	r1, [r7, #0]
    if ((root != NULL) && (node != NULL))
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	2b00      	cmp	r3, #0
 8011732:	f000 8116 	beq.w	8011962 <cavlRemove+0x23e>
 8011736:	683b      	ldr	r3, [r7, #0]
 8011738:	2b00      	cmp	r3, #0
 801173a:	f000 8112 	beq.w	8011962 <cavlRemove+0x23e>
    {
        CAVL_ASSERT(*root != NULL);  // Otherwise, the node would have to be NULL.
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d105      	bne.n	8011752 <cavlRemove+0x2e>
 8011746:	4b89      	ldr	r3, [pc, #548]	@ (801196c <cavlRemove+0x248>)
 8011748:	4a89      	ldr	r2, [pc, #548]	@ (8011970 <cavlRemove+0x24c>)
 801174a:	21f6      	movs	r1, #246	@ 0xf6
 801174c:	4889      	ldr	r0, [pc, #548]	@ (8011974 <cavlRemove+0x250>)
 801174e:	f002 f8ad 	bl	80138ac <__assert_func>
        CAVL_ASSERT((node->up != NULL) || (node == *root));
 8011752:	683b      	ldr	r3, [r7, #0]
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	2b00      	cmp	r3, #0
 8011758:	d10a      	bne.n	8011770 <cavlRemove+0x4c>
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	683a      	ldr	r2, [r7, #0]
 8011760:	429a      	cmp	r2, r3
 8011762:	d005      	beq.n	8011770 <cavlRemove+0x4c>
 8011764:	4b84      	ldr	r3, [pc, #528]	@ (8011978 <cavlRemove+0x254>)
 8011766:	4a82      	ldr	r2, [pc, #520]	@ (8011970 <cavlRemove+0x24c>)
 8011768:	21f7      	movs	r1, #247	@ 0xf7
 801176a:	4882      	ldr	r0, [pc, #520]	@ (8011974 <cavlRemove+0x250>)
 801176c:	f002 f89e 	bl	80138ac <__assert_func>
        Cavl* p = NULL;   // The lowest parent node that suffered a shortening of its subtree.
 8011770:	2300      	movs	r3, #0
 8011772:	61fb      	str	r3, [r7, #28]
        bool  r = false;  // Which side of the above was shortened.
 8011774:	2300      	movs	r3, #0
 8011776:	76fb      	strb	r3, [r7, #27]
        // The first step is to update the topology and remember the node where to start the retracing from later.
        // Balancing is not performed yet so we may end up with an unbalanced tree.
        if ((node->lr[0] != NULL) && (node->lr[1] != NULL))
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	685b      	ldr	r3, [r3, #4]
 801177c:	2b00      	cmp	r3, #0
 801177e:	d073      	beq.n	8011868 <cavlRemove+0x144>
 8011780:	683b      	ldr	r3, [r7, #0]
 8011782:	689b      	ldr	r3, [r3, #8]
 8011784:	2b00      	cmp	r3, #0
 8011786:	d06f      	beq.n	8011868 <cavlRemove+0x144>
        {
            Cavl* const re = cavlFindExtremum(node->lr[1], false);
 8011788:	683b      	ldr	r3, [r7, #0]
 801178a:	689b      	ldr	r3, [r3, #8]
 801178c:	2100      	movs	r1, #0
 801178e:	4618      	mov	r0, r3
 8011790:	f7ff fd72 	bl	8011278 <cavlFindExtremum>
 8011794:	6178      	str	r0, [r7, #20]
            CAVL_ASSERT((re != NULL) && (NULL == re->lr[0]) && (re->up != NULL));
 8011796:	697b      	ldr	r3, [r7, #20]
 8011798:	2b00      	cmp	r3, #0
 801179a:	d007      	beq.n	80117ac <cavlRemove+0x88>
 801179c:	697b      	ldr	r3, [r7, #20]
 801179e:	685b      	ldr	r3, [r3, #4]
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d103      	bne.n	80117ac <cavlRemove+0x88>
 80117a4:	697b      	ldr	r3, [r7, #20]
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d105      	bne.n	80117b8 <cavlRemove+0x94>
 80117ac:	4b73      	ldr	r3, [pc, #460]	@ (801197c <cavlRemove+0x258>)
 80117ae:	4a70      	ldr	r2, [pc, #448]	@ (8011970 <cavlRemove+0x24c>)
 80117b0:	21ff      	movs	r1, #255	@ 0xff
 80117b2:	4870      	ldr	r0, [pc, #448]	@ (8011974 <cavlRemove+0x250>)
 80117b4:	f002 f87a 	bl	80138ac <__assert_func>
            re->bf        = node->bf;
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	f993 200c 	ldrsb.w	r2, [r3, #12]
 80117be:	697b      	ldr	r3, [r7, #20]
 80117c0:	731a      	strb	r2, [r3, #12]
            re->lr[0]     = node->lr[0];
 80117c2:	683b      	ldr	r3, [r7, #0]
 80117c4:	685a      	ldr	r2, [r3, #4]
 80117c6:	697b      	ldr	r3, [r7, #20]
 80117c8:	605a      	str	r2, [r3, #4]
            re->lr[0]->up = re;
 80117ca:	697b      	ldr	r3, [r7, #20]
 80117cc:	685b      	ldr	r3, [r3, #4]
 80117ce:	697a      	ldr	r2, [r7, #20]
 80117d0:	601a      	str	r2, [r3, #0]
            if (re->up != node)
 80117d2:	697b      	ldr	r3, [r7, #20]
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	683a      	ldr	r2, [r7, #0]
 80117d8:	429a      	cmp	r2, r3
 80117da:	d025      	beq.n	8011828 <cavlRemove+0x104>
            {
                p = re->up;  // Retracing starts with the ex-parent of our replacement node.
 80117dc:	697b      	ldr	r3, [r7, #20]
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	61fb      	str	r3, [r7, #28]
                CAVL_ASSERT(p->lr[0] == re);
 80117e2:	69fb      	ldr	r3, [r7, #28]
 80117e4:	685b      	ldr	r3, [r3, #4]
 80117e6:	697a      	ldr	r2, [r7, #20]
 80117e8:	429a      	cmp	r2, r3
 80117ea:	d006      	beq.n	80117fa <cavlRemove+0xd6>
 80117ec:	4b64      	ldr	r3, [pc, #400]	@ (8011980 <cavlRemove+0x25c>)
 80117ee:	4a60      	ldr	r2, [pc, #384]	@ (8011970 <cavlRemove+0x24c>)
 80117f0:	f44f 7183 	mov.w	r1, #262	@ 0x106
 80117f4:	485f      	ldr	r0, [pc, #380]	@ (8011974 <cavlRemove+0x250>)
 80117f6:	f002 f859 	bl	80138ac <__assert_func>
                p->lr[0] = re->lr[1];  // Reducing the height of the left subtree here.
 80117fa:	697b      	ldr	r3, [r7, #20]
 80117fc:	689a      	ldr	r2, [r3, #8]
 80117fe:	69fb      	ldr	r3, [r7, #28]
 8011800:	605a      	str	r2, [r3, #4]
                if (p->lr[0] != NULL)
 8011802:	69fb      	ldr	r3, [r7, #28]
 8011804:	685b      	ldr	r3, [r3, #4]
 8011806:	2b00      	cmp	r3, #0
 8011808:	d003      	beq.n	8011812 <cavlRemove+0xee>
                {
                    p->lr[0]->up = p;
 801180a:	69fb      	ldr	r3, [r7, #28]
 801180c:	685b      	ldr	r3, [r3, #4]
 801180e:	69fa      	ldr	r2, [r7, #28]
 8011810:	601a      	str	r2, [r3, #0]
                }
                re->lr[1]     = node->lr[1];
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	689a      	ldr	r2, [r3, #8]
 8011816:	697b      	ldr	r3, [r7, #20]
 8011818:	609a      	str	r2, [r3, #8]
                re->lr[1]->up = re;
 801181a:	697b      	ldr	r3, [r7, #20]
 801181c:	689b      	ldr	r3, [r3, #8]
 801181e:	697a      	ldr	r2, [r7, #20]
 8011820:	601a      	str	r2, [r3, #0]
                r             = false;
 8011822:	2300      	movs	r3, #0
 8011824:	76fb      	strb	r3, [r7, #27]
 8011826:	e003      	b.n	8011830 <cavlRemove+0x10c>
            }
            else  // In this case, we are reducing the height of the right subtree, so r=1.
            {
                p = re;    // Retracing starts with the replacement node itself as we are deleting its parent.
 8011828:	697b      	ldr	r3, [r7, #20]
 801182a:	61fb      	str	r3, [r7, #28]
                r = true;  // The right child of the replacement node remains the same so we don't bother relinking it.
 801182c:	2301      	movs	r3, #1
 801182e:	76fb      	strb	r3, [r7, #27]
            }
            re->up = node->up;
 8011830:	683b      	ldr	r3, [r7, #0]
 8011832:	681a      	ldr	r2, [r3, #0]
 8011834:	697b      	ldr	r3, [r7, #20]
 8011836:	601a      	str	r2, [r3, #0]
            if (re->up != NULL)
 8011838:	697b      	ldr	r3, [r7, #20]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	2b00      	cmp	r3, #0
 801183e:	d00f      	beq.n	8011860 <cavlRemove+0x13c>
            {
                re->up->lr[re->up->lr[1] == node] = re;  // Replace link in the parent of node.
 8011840:	697b      	ldr	r3, [r7, #20]
 8011842:	681a      	ldr	r2, [r3, #0]
 8011844:	697b      	ldr	r3, [r7, #20]
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	689b      	ldr	r3, [r3, #8]
 801184a:	6839      	ldr	r1, [r7, #0]
 801184c:	4299      	cmp	r1, r3
 801184e:	bf0c      	ite	eq
 8011850:	2301      	moveq	r3, #1
 8011852:	2300      	movne	r3, #0
 8011854:	b2db      	uxtb	r3, r3
 8011856:	009b      	lsls	r3, r3, #2
 8011858:	4413      	add	r3, r2
 801185a:	697a      	ldr	r2, [r7, #20]
 801185c:	605a      	str	r2, [r3, #4]
        {
 801185e:	e046      	b.n	80118ee <cavlRemove+0x1ca>
            }
            else
            {
                *root = re;
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	697a      	ldr	r2, [r7, #20]
 8011864:	601a      	str	r2, [r3, #0]
        {
 8011866:	e042      	b.n	80118ee <cavlRemove+0x1ca>
            }
        }
        else  // Either or both of the children are NULL.
        {
            p             = node->up;
 8011868:	683b      	ldr	r3, [r7, #0]
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	61fb      	str	r3, [r7, #28]
            const bool rr = node->lr[1] != NULL;
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	689b      	ldr	r3, [r3, #8]
 8011872:	2b00      	cmp	r3, #0
 8011874:	bf14      	ite	ne
 8011876:	2301      	movne	r3, #1
 8011878:	2300      	moveq	r3, #0
 801187a:	74fb      	strb	r3, [r7, #19]
            if (node->lr[rr] != NULL)
 801187c:	7cfb      	ldrb	r3, [r7, #19]
 801187e:	683a      	ldr	r2, [r7, #0]
 8011880:	009b      	lsls	r3, r3, #2
 8011882:	4413      	add	r3, r2
 8011884:	685b      	ldr	r3, [r3, #4]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d006      	beq.n	8011898 <cavlRemove+0x174>
            {
                node->lr[rr]->up = p;
 801188a:	7cfb      	ldrb	r3, [r7, #19]
 801188c:	683a      	ldr	r2, [r7, #0]
 801188e:	009b      	lsls	r3, r3, #2
 8011890:	4413      	add	r3, r2
 8011892:	685b      	ldr	r3, [r3, #4]
 8011894:	69fa      	ldr	r2, [r7, #28]
 8011896:	601a      	str	r2, [r3, #0]
            }
            if (p != NULL)
 8011898:	69fb      	ldr	r3, [r7, #28]
 801189a:	2b00      	cmp	r3, #0
 801189c:	d020      	beq.n	80118e0 <cavlRemove+0x1bc>
            {
                r        = p->lr[1] == node;
 801189e:	69fb      	ldr	r3, [r7, #28]
 80118a0:	689b      	ldr	r3, [r3, #8]
 80118a2:	683a      	ldr	r2, [r7, #0]
 80118a4:	429a      	cmp	r2, r3
 80118a6:	bf0c      	ite	eq
 80118a8:	2301      	moveq	r3, #1
 80118aa:	2300      	movne	r3, #0
 80118ac:	76fb      	strb	r3, [r7, #27]
                p->lr[r] = node->lr[rr];
 80118ae:	7cfb      	ldrb	r3, [r7, #19]
 80118b0:	7ef8      	ldrb	r0, [r7, #27]
 80118b2:	683a      	ldr	r2, [r7, #0]
 80118b4:	009b      	lsls	r3, r3, #2
 80118b6:	4413      	add	r3, r2
 80118b8:	685a      	ldr	r2, [r3, #4]
 80118ba:	69f9      	ldr	r1, [r7, #28]
 80118bc:	0083      	lsls	r3, r0, #2
 80118be:	440b      	add	r3, r1
 80118c0:	605a      	str	r2, [r3, #4]
                if (p->lr[r] != NULL)
 80118c2:	7efb      	ldrb	r3, [r7, #27]
 80118c4:	69fa      	ldr	r2, [r7, #28]
 80118c6:	009b      	lsls	r3, r3, #2
 80118c8:	4413      	add	r3, r2
 80118ca:	685b      	ldr	r3, [r3, #4]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d00e      	beq.n	80118ee <cavlRemove+0x1ca>
                {
                    p->lr[r]->up = p;
 80118d0:	7efb      	ldrb	r3, [r7, #27]
 80118d2:	69fa      	ldr	r2, [r7, #28]
 80118d4:	009b      	lsls	r3, r3, #2
 80118d6:	4413      	add	r3, r2
 80118d8:	685b      	ldr	r3, [r3, #4]
 80118da:	69fa      	ldr	r2, [r7, #28]
 80118dc:	601a      	str	r2, [r3, #0]
 80118de:	e006      	b.n	80118ee <cavlRemove+0x1ca>
                }
            }
            else
            {
                *root = node->lr[rr];
 80118e0:	7cfb      	ldrb	r3, [r7, #19]
 80118e2:	683a      	ldr	r2, [r7, #0]
 80118e4:	009b      	lsls	r3, r3, #2
 80118e6:	4413      	add	r3, r2
 80118e8:	685a      	ldr	r2, [r3, #4]
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	601a      	str	r2, [r3, #0]
        }
        // Now that the topology is updated, perform the retracing to restore balance. We climb up adjusting the
        // balance factors until we reach the root or a parent whose balance factor becomes plus/minus one, which
        // means that that parent was able to absorb the balance delta; in other words, the height of the outer
        // subtree is unchanged, so upper balance factors shall be kept unchanged.
        if (p != NULL)
 80118ee:	69fb      	ldr	r3, [r7, #28]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d036      	beq.n	8011962 <cavlRemove+0x23e>
        {
            Cavl* c = NULL;
 80118f4:	2300      	movs	r3, #0
 80118f6:	60fb      	str	r3, [r7, #12]
            for (;;)
            {
                c = cavlPrivateAdjustBalance(p, !r);
 80118f8:	7efb      	ldrb	r3, [r7, #27]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	bf14      	ite	ne
 80118fe:	2301      	movne	r3, #1
 8011900:	2300      	moveq	r3, #0
 8011902:	b2db      	uxtb	r3, r3
 8011904:	f083 0301 	eor.w	r3, r3, #1
 8011908:	b2db      	uxtb	r3, r3
 801190a:	f003 0301 	and.w	r3, r3, #1
 801190e:	b2db      	uxtb	r3, r3
 8011910:	4619      	mov	r1, r3
 8011912:	69f8      	ldr	r0, [r7, #28]
 8011914:	f7ff fd48 	bl	80113a8 <cavlPrivateAdjustBalance>
 8011918:	60f8      	str	r0, [r7, #12]
                p = c->up;
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	61fb      	str	r3, [r7, #28]
                if ((c->bf != 0) || (NULL == p))  // Reached the root or the height difference is absorbed by c.
 8011920:	68fb      	ldr	r3, [r7, #12]
 8011922:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d10b      	bne.n	8011942 <cavlRemove+0x21e>
 801192a:	69fb      	ldr	r3, [r7, #28]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d008      	beq.n	8011942 <cavlRemove+0x21e>
                {
                    break;
                }
                r = p->lr[1] == c;
 8011930:	69fb      	ldr	r3, [r7, #28]
 8011932:	689b      	ldr	r3, [r3, #8]
 8011934:	68fa      	ldr	r2, [r7, #12]
 8011936:	429a      	cmp	r2, r3
 8011938:	bf0c      	ite	eq
 801193a:	2301      	moveq	r3, #1
 801193c:	2300      	movne	r3, #0
 801193e:	76fb      	strb	r3, [r7, #27]
                c = cavlPrivateAdjustBalance(p, !r);
 8011940:	e7da      	b.n	80118f8 <cavlRemove+0x1d4>
            }
            if (NULL == p)
 8011942:	69fb      	ldr	r3, [r7, #28]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d10c      	bne.n	8011962 <cavlRemove+0x23e>
            {
                CAVL_ASSERT(c != NULL);
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d106      	bne.n	801195c <cavlRemove+0x238>
 801194e:	4b0d      	ldr	r3, [pc, #52]	@ (8011984 <cavlRemove+0x260>)
 8011950:	4a07      	ldr	r2, [pc, #28]	@ (8011970 <cavlRemove+0x24c>)
 8011952:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8011956:	4807      	ldr	r0, [pc, #28]	@ (8011974 <cavlRemove+0x250>)
 8011958:	f001 ffa8 	bl	80138ac <__assert_func>
                *root = c;
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	68fa      	ldr	r2, [r7, #12]
 8011960:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 8011962:	bf00      	nop
 8011964:	3720      	adds	r7, #32
 8011966:	46bd      	mov	sp, r7
 8011968:	bd80      	pop	{r7, pc}
 801196a:	bf00      	nop
 801196c:	08018130 	.word	0x08018130
 8011970:	08019094 	.word	0x08019094
 8011974:	08018058 	.word	0x08018058
 8011978:	08018140 	.word	0x08018140
 801197c:	08018168 	.word	0x08018168
 8011980:	080181a0 	.word	0x080181a0
 8011984:	08018100 	.word	0x08018100

08011988 <avlTrivialFactory>:

#define INITIAL_TOGGLE_STATE true

/// Used for inserting new items into AVL trees.
CANARD_PRIVATE CanardTreeNode* avlTrivialFactory(void* const user_reference)
{
 8011988:	b480      	push	{r7}
 801198a:	b083      	sub	sp, #12
 801198c:	af00      	add	r7, sp, #0
 801198e:	6078      	str	r0, [r7, #4]
    return (CanardTreeNode*) user_reference;
 8011990:	687b      	ldr	r3, [r7, #4]
}
 8011992:	4618      	mov	r0, r3
 8011994:	370c      	adds	r7, #12
 8011996:	46bd      	mov	sp, r7
 8011998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199c:	4770      	bx	lr
	...

080119a0 <crcAddByte>:
    0x9FF8U, 0x6E17U, 0x7E36U, 0x4E55U, 0x5E74U, 0x2E93U, 0x3EB2U, 0x0ED1U, 0x1EF0U,
};
#endif

CANARD_PRIVATE TransferCRC crcAddByte(const TransferCRC crc, const uint8_t byte)
{
 80119a0:	b480      	push	{r7}
 80119a2:	b083      	sub	sp, #12
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	4603      	mov	r3, r0
 80119a8:	460a      	mov	r2, r1
 80119aa:	80fb      	strh	r3, [r7, #6]
 80119ac:	4613      	mov	r3, r2
 80119ae:	717b      	strb	r3, [r7, #5]
#if (CANARD_CRC_TABLE != 0)
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 80119b0:	88fb      	ldrh	r3, [r7, #6]
 80119b2:	021b      	lsls	r3, r3, #8
 80119b4:	b29a      	uxth	r2, r3
                       CRCTable[(uint16_t) ((uint16_t) (crc >> BITS_PER_BYTE) ^ byte) & BYTE_MAX]);
 80119b6:	88fb      	ldrh	r3, [r7, #6]
 80119b8:	0a1b      	lsrs	r3, r3, #8
 80119ba:	b299      	uxth	r1, r3
 80119bc:	797b      	ldrb	r3, [r7, #5]
 80119be:	b29b      	uxth	r3, r3
 80119c0:	404b      	eors	r3, r1
 80119c2:	b29b      	uxth	r3, r3
 80119c4:	b2db      	uxtb	r3, r3
 80119c6:	4905      	ldr	r1, [pc, #20]	@ (80119dc <crcAddByte+0x3c>)
 80119c8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 80119cc:	4053      	eors	r3, r2
 80119ce:	b29b      	uxth	r3, r3
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    return out;
#endif
}
 80119d0:	4618      	mov	r0, r3
 80119d2:	370c      	adds	r7, #12
 80119d4:	46bd      	mov	sp, r7
 80119d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119da:	4770      	bx	lr
 80119dc:	08018ce4 	.word	0x08018ce4

080119e0 <crcAdd>:

CANARD_PRIVATE TransferCRC crcAdd(const TransferCRC crc, const size_t size, const void* const data)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b088      	sub	sp, #32
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	4603      	mov	r3, r0
 80119e8:	60b9      	str	r1, [r7, #8]
 80119ea:	607a      	str	r2, [r7, #4]
 80119ec:	81fb      	strh	r3, [r7, #14]
    CANARD_ASSERT((data != NULL) || (size == 0U));
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d108      	bne.n	8011a06 <crcAdd+0x26>
 80119f4:	68bb      	ldr	r3, [r7, #8]
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d005      	beq.n	8011a06 <crcAdd+0x26>
 80119fa:	4b12      	ldr	r3, [pc, #72]	@ (8011a44 <crcAdd+0x64>)
 80119fc:	4a12      	ldr	r2, [pc, #72]	@ (8011a48 <crcAdd+0x68>)
 80119fe:	2185      	movs	r1, #133	@ 0x85
 8011a00:	4812      	ldr	r0, [pc, #72]	@ (8011a4c <crcAdd+0x6c>)
 8011a02:	f001 ff53 	bl	80138ac <__assert_func>
    TransferCRC    out = crc;
 8011a06:	89fb      	ldrh	r3, [r7, #14]
 8011a08:	83fb      	strh	r3, [r7, #30]
    const uint8_t* p   = (const uint8_t*) data;
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 8011a0e:	2300      	movs	r3, #0
 8011a10:	617b      	str	r3, [r7, #20]
 8011a12:	e00e      	b.n	8011a32 <crcAdd+0x52>
    {
        out = crcAddByte(out, *p);
 8011a14:	69bb      	ldr	r3, [r7, #24]
 8011a16:	781a      	ldrb	r2, [r3, #0]
 8011a18:	8bfb      	ldrh	r3, [r7, #30]
 8011a1a:	4611      	mov	r1, r2
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	f7ff ffbf 	bl	80119a0 <crcAddByte>
 8011a22:	4603      	mov	r3, r0
 8011a24:	83fb      	strh	r3, [r7, #30]
        ++p;
 8011a26:	69bb      	ldr	r3, [r7, #24]
 8011a28:	3301      	adds	r3, #1
 8011a2a:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 8011a2c:	697b      	ldr	r3, [r7, #20]
 8011a2e:	3301      	adds	r3, #1
 8011a30:	617b      	str	r3, [r7, #20]
 8011a32:	697a      	ldr	r2, [r7, #20]
 8011a34:	68bb      	ldr	r3, [r7, #8]
 8011a36:	429a      	cmp	r2, r3
 8011a38:	d3ec      	bcc.n	8011a14 <crcAdd+0x34>
    }
    return out;
 8011a3a:	8bfb      	ldrh	r3, [r7, #30]
}
 8011a3c:	4618      	mov	r0, r3
 8011a3e:	3720      	adds	r7, #32
 8011a40:	46bd      	mov	sp, r7
 8011a42:	bd80      	pop	{r7, pc}
 8011a44:	080181b0 	.word	0x080181b0
 8011a48:	08018f60 	.word	0x08018f60
 8011a4c:	080181d8 	.word	0x080181d8

08011a50 <txMakeMessageSessionSpecifier>:
    TxItem* tail;
    size_t  size;
} TxChain;

CANARD_PRIVATE uint32_t txMakeMessageSessionSpecifier(const CanardPortID subject_id, const CanardNodeID src_node_id)
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b084      	sub	sp, #16
 8011a54:	af00      	add	r7, sp, #0
 8011a56:	4603      	mov	r3, r0
 8011a58:	460a      	mov	r2, r1
 8011a5a:	80fb      	strh	r3, [r7, #6]
 8011a5c:	4613      	mov	r3, r2
 8011a5e:	717b      	strb	r3, [r7, #5]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 8011a60:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	da05      	bge.n	8011a74 <txMakeMessageSessionSpecifier+0x24>
 8011a68:	4b0e      	ldr	r3, [pc, #56]	@ (8011aa4 <txMakeMessageSessionSpecifier+0x54>)
 8011a6a:	4a0f      	ldr	r2, [pc, #60]	@ (8011aa8 <txMakeMessageSessionSpecifier+0x58>)
 8011a6c:	21ac      	movs	r1, #172	@ 0xac
 8011a6e:	480f      	ldr	r0, [pc, #60]	@ (8011aac <txMakeMessageSessionSpecifier+0x5c>)
 8011a70:	f001 ff1c 	bl	80138ac <__assert_func>
    CANARD_ASSERT(subject_id <= CANARD_SUBJECT_ID_MAX);
 8011a74:	88fb      	ldrh	r3, [r7, #6]
 8011a76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011a7a:	d305      	bcc.n	8011a88 <txMakeMessageSessionSpecifier+0x38>
 8011a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8011ab0 <txMakeMessageSessionSpecifier+0x60>)
 8011a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8011aa8 <txMakeMessageSessionSpecifier+0x58>)
 8011a80:	21ad      	movs	r1, #173	@ 0xad
 8011a82:	480a      	ldr	r0, [pc, #40]	@ (8011aac <txMakeMessageSessionSpecifier+0x5c>)
 8011a84:	f001 ff12 	bl	80138ac <__assert_func>
    const uint32_t tmp = subject_id | (CANARD_SUBJECT_ID_MAX + 1) | ((CANARD_SUBJECT_ID_MAX + 1) * 2);
 8011a88:	88fb      	ldrh	r3, [r7, #6]
 8011a8a:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8011a8e:	b29b      	uxth	r3, r3
 8011a90:	60fb      	str	r3, [r7, #12]
    return src_node_id | (tmp << OFFSET_SUBJECT_ID);
 8011a92:	797a      	ldrb	r2, [r7, #5]
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	021b      	lsls	r3, r3, #8
 8011a98:	4313      	orrs	r3, r2
}
 8011a9a:	4618      	mov	r0, r3
 8011a9c:	3710      	adds	r7, #16
 8011a9e:	46bd      	mov	sp, r7
 8011aa0:	bd80      	pop	{r7, pc}
 8011aa2:	bf00      	nop
 8011aa4:	08018208 	.word	0x08018208
 8011aa8:	08018f68 	.word	0x08018f68
 8011aac:	080181d8 	.word	0x080181d8
 8011ab0:	0801821c 	.word	0x0801821c

08011ab4 <txMakeServiceSessionSpecifier>:

CANARD_PRIVATE uint32_t txMakeServiceSessionSpecifier(const CanardPortID service_id,
                                                      const bool         request_not_response,
                                                      const CanardNodeID src_node_id,
                                                      const CanardNodeID dst_node_id)
{
 8011ab4:	b590      	push	{r4, r7, lr}
 8011ab6:	b083      	sub	sp, #12
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	4604      	mov	r4, r0
 8011abc:	4608      	mov	r0, r1
 8011abe:	4611      	mov	r1, r2
 8011ac0:	461a      	mov	r2, r3
 8011ac2:	4623      	mov	r3, r4
 8011ac4:	80fb      	strh	r3, [r7, #6]
 8011ac6:	4603      	mov	r3, r0
 8011ac8:	717b      	strb	r3, [r7, #5]
 8011aca:	460b      	mov	r3, r1
 8011acc:	713b      	strb	r3, [r7, #4]
 8011ace:	4613      	mov	r3, r2
 8011ad0:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 8011ad2:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	da05      	bge.n	8011ae6 <txMakeServiceSessionSpecifier+0x32>
 8011ada:	4b17      	ldr	r3, [pc, #92]	@ (8011b38 <txMakeServiceSessionSpecifier+0x84>)
 8011adc:	4a17      	ldr	r2, [pc, #92]	@ (8011b3c <txMakeServiceSessionSpecifier+0x88>)
 8011ade:	21b7      	movs	r1, #183	@ 0xb7
 8011ae0:	4817      	ldr	r0, [pc, #92]	@ (8011b40 <txMakeServiceSessionSpecifier+0x8c>)
 8011ae2:	f001 fee3 	bl	80138ac <__assert_func>
    CANARD_ASSERT(dst_node_id <= CANARD_NODE_ID_MAX);
 8011ae6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	da05      	bge.n	8011afa <txMakeServiceSessionSpecifier+0x46>
 8011aee:	4b15      	ldr	r3, [pc, #84]	@ (8011b44 <txMakeServiceSessionSpecifier+0x90>)
 8011af0:	4a12      	ldr	r2, [pc, #72]	@ (8011b3c <txMakeServiceSessionSpecifier+0x88>)
 8011af2:	21b8      	movs	r1, #184	@ 0xb8
 8011af4:	4812      	ldr	r0, [pc, #72]	@ (8011b40 <txMakeServiceSessionSpecifier+0x8c>)
 8011af6:	f001 fed9 	bl	80138ac <__assert_func>
    CANARD_ASSERT(service_id <= CANARD_SERVICE_ID_MAX);
 8011afa:	88fb      	ldrh	r3, [r7, #6]
 8011afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011b00:	d305      	bcc.n	8011b0e <txMakeServiceSessionSpecifier+0x5a>
 8011b02:	4b11      	ldr	r3, [pc, #68]	@ (8011b48 <txMakeServiceSessionSpecifier+0x94>)
 8011b04:	4a0d      	ldr	r2, [pc, #52]	@ (8011b3c <txMakeServiceSessionSpecifier+0x88>)
 8011b06:	21b9      	movs	r1, #185	@ 0xb9
 8011b08:	480d      	ldr	r0, [pc, #52]	@ (8011b40 <txMakeServiceSessionSpecifier+0x8c>)
 8011b0a:	f001 fecf 	bl	80138ac <__assert_func>
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 8011b0e:	793a      	ldrb	r2, [r7, #4]
 8011b10:	78fb      	ldrb	r3, [r7, #3]
 8011b12:	01db      	lsls	r3, r3, #7
 8011b14:	431a      	orrs	r2, r3
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 8011b16:	88fb      	ldrh	r3, [r7, #6]
 8011b18:	039b      	lsls	r3, r3, #14
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 8011b1a:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 8011b1c:	797a      	ldrb	r2, [r7, #5]
 8011b1e:	2a00      	cmp	r2, #0
 8011b20:	d002      	beq.n	8011b28 <txMakeServiceSessionSpecifier+0x74>
 8011b22:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011b26:	e000      	b.n	8011b2a <txMakeServiceSessionSpecifier+0x76>
 8011b28:	2200      	movs	r2, #0
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 8011b2a:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 8011b2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 8011b30:	4618      	mov	r0, r3
 8011b32:	370c      	adds	r7, #12
 8011b34:	46bd      	mov	sp, r7
 8011b36:	bd90      	pop	{r4, r7, pc}
 8011b38:	08018208 	.word	0x08018208
 8011b3c:	08018f88 	.word	0x08018f88
 8011b40:	080181d8 	.word	0x080181d8
 8011b44:	08018230 	.word	0x08018230
 8011b48:	08018244 	.word	0x08018244

08011b4c <adjustPresentationLayerMTU>:

/// This is the transport MTU rounded up to next full DLC minus the tail byte.
CANARD_PRIVATE size_t adjustPresentationLayerMTU(const size_t mtu_bytes)
{
 8011b4c:	b480      	push	{r7}
 8011b4e:	b085      	sub	sp, #20
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
    const size_t max_index = (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])) - 1U;
 8011b54:	2340      	movs	r3, #64	@ 0x40
 8011b56:	60bb      	str	r3, [r7, #8]
    size_t       mtu       = 0U;
 8011b58:	2300      	movs	r3, #0
 8011b5a:	60fb      	str	r3, [r7, #12]
    if (mtu_bytes < CANARD_MTU_CAN_CLASSIC)
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	2b07      	cmp	r3, #7
 8011b60:	d802      	bhi.n	8011b68 <adjustPresentationLayerMTU+0x1c>
    {
        mtu = CANARD_MTU_CAN_CLASSIC;
 8011b62:	2308      	movs	r3, #8
 8011b64:	60fb      	str	r3, [r7, #12]
 8011b66:	e014      	b.n	8011b92 <adjustPresentationLayerMTU+0x46>
    }
    else if (mtu_bytes <= max_index)
 8011b68:	687a      	ldr	r2, [r7, #4]
 8011b6a:	68bb      	ldr	r3, [r7, #8]
 8011b6c:	429a      	cmp	r2, r3
 8011b6e:	d808      	bhi.n	8011b82 <adjustPresentationLayerMTU+0x36>
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[mtu_bytes]];  // Round up to nearest valid length.
 8011b70:	4a0c      	ldr	r2, [pc, #48]	@ (8011ba4 <adjustPresentationLayerMTU+0x58>)
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	4413      	add	r3, r2
 8011b76:	781b      	ldrb	r3, [r3, #0]
 8011b78:	461a      	mov	r2, r3
 8011b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8011ba8 <adjustPresentationLayerMTU+0x5c>)
 8011b7c:	5c9b      	ldrb	r3, [r3, r2]
 8011b7e:	60fb      	str	r3, [r7, #12]
 8011b80:	e007      	b.n	8011b92 <adjustPresentationLayerMTU+0x46>
    }
    else
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[max_index]];
 8011b82:	4a08      	ldr	r2, [pc, #32]	@ (8011ba4 <adjustPresentationLayerMTU+0x58>)
 8011b84:	68bb      	ldr	r3, [r7, #8]
 8011b86:	4413      	add	r3, r2
 8011b88:	781b      	ldrb	r3, [r3, #0]
 8011b8a:	461a      	mov	r2, r3
 8011b8c:	4b06      	ldr	r3, [pc, #24]	@ (8011ba8 <adjustPresentationLayerMTU+0x5c>)
 8011b8e:	5c9b      	ldrb	r3, [r3, r2]
 8011b90:	60fb      	str	r3, [r7, #12]
    }
    return mtu - 1U;
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	3b01      	subs	r3, #1
}
 8011b96:	4618      	mov	r0, r3
 8011b98:	3714      	adds	r7, #20
 8011b9a:	46bd      	mov	sp, r7
 8011b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba0:	4770      	bx	lr
 8011ba2:	bf00      	nop
 8011ba4:	08018ef4 	.word	0x08018ef4
 8011ba8:	08018ee4 	.word	0x08018ee4

08011bac <txMakeCANID>:
CANARD_PRIVATE int32_t txMakeCANID(const CanardTransferMetadata* const tr,
                                   const size_t                        payload_size,
                                   const void* const                   payload,
                                   const CanardNodeID                  local_node_id,
                                   const size_t                        presentation_layer_mtu)
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b08a      	sub	sp, #40	@ 0x28
 8011bb0:	af00      	add	r7, sp, #0
 8011bb2:	60f8      	str	r0, [r7, #12]
 8011bb4:	60b9      	str	r1, [r7, #8]
 8011bb6:	607a      	str	r2, [r7, #4]
 8011bb8:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(tr != NULL);
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d105      	bne.n	8011bcc <txMakeCANID+0x20>
 8011bc0:	4b60      	ldr	r3, [pc, #384]	@ (8011d44 <txMakeCANID+0x198>)
 8011bc2:	4a61      	ldr	r2, [pc, #388]	@ (8011d48 <txMakeCANID+0x19c>)
 8011bc4:	21d9      	movs	r1, #217	@ 0xd9
 8011bc6:	4861      	ldr	r0, [pc, #388]	@ (8011d4c <txMakeCANID+0x1a0>)
 8011bc8:	f001 fe70 	bl	80138ac <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0);
 8011bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d105      	bne.n	8011bde <txMakeCANID+0x32>
 8011bd2:	4b5f      	ldr	r3, [pc, #380]	@ (8011d50 <txMakeCANID+0x1a4>)
 8011bd4:	4a5c      	ldr	r2, [pc, #368]	@ (8011d48 <txMakeCANID+0x19c>)
 8011bd6:	21da      	movs	r1, #218	@ 0xda
 8011bd8:	485c      	ldr	r0, [pc, #368]	@ (8011d4c <txMakeCANID+0x1a0>)
 8011bda:	f001 fe67 	bl	80138ac <__assert_func>
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 8011bde:	f06f 0301 	mvn.w	r3, #1
 8011be2:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	785b      	ldrb	r3, [r3, #1]
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d157      	bne.n	8011c9c <txMakeCANID+0xf0>
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	791b      	ldrb	r3, [r3, #4]
 8011bf0:	2bff      	cmp	r3, #255	@ 0xff
 8011bf2:	d153      	bne.n	8011c9c <txMakeCANID+0xf0>
        (tr->port_id <= CANARD_SUBJECT_ID_MAX))
 8011bf4:	68fb      	ldr	r3, [r7, #12]
 8011bf6:	885b      	ldrh	r3, [r3, #2]
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 8011bf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011bfc:	d24e      	bcs.n	8011c9c <txMakeCANID+0xf0>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011bfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	db11      	blt.n	8011c2a <txMakeCANID+0x7e>
        {
            out = (int32_t) txMakeMessageSessionSpecifier(tr->port_id, local_node_id);
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	885b      	ldrh	r3, [r3, #2]
 8011c0a:	78fa      	ldrb	r2, [r7, #3]
 8011c0c:	4611      	mov	r1, r2
 8011c0e:	4618      	mov	r0, r3
 8011c10:	f7ff ff1e 	bl	8011a50 <txMakeMessageSessionSpecifier>
 8011c14:	4603      	mov	r3, r0
 8011c16:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 8011c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	da75      	bge.n	8011d0a <txMakeCANID+0x15e>
 8011c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8011d54 <txMakeCANID+0x1a8>)
 8011c20:	4a49      	ldr	r2, [pc, #292]	@ (8011d48 <txMakeCANID+0x19c>)
 8011c22:	21e2      	movs	r1, #226	@ 0xe2
 8011c24:	4849      	ldr	r0, [pc, #292]	@ (8011d4c <txMakeCANID+0x1a0>)
 8011c26:	f001 fe41 	bl	80138ac <__assert_func>
        }
        else if (payload_size <= presentation_layer_mtu)
 8011c2a:	68ba      	ldr	r2, [r7, #8]
 8011c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c2e:	429a      	cmp	r2, r3
 8011c30:	d830      	bhi.n	8011c94 <txMakeCANID+0xe8>
        {
            CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d108      	bne.n	8011c4a <txMakeCANID+0x9e>
 8011c38:	68bb      	ldr	r3, [r7, #8]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d005      	beq.n	8011c4a <txMakeCANID+0x9e>
 8011c3e:	4b46      	ldr	r3, [pc, #280]	@ (8011d58 <txMakeCANID+0x1ac>)
 8011c40:	4a41      	ldr	r2, [pc, #260]	@ (8011d48 <txMakeCANID+0x19c>)
 8011c42:	21e6      	movs	r1, #230	@ 0xe6
 8011c44:	4841      	ldr	r0, [pc, #260]	@ (8011d4c <txMakeCANID+0x1a0>)
 8011c46:	f001 fe31 	bl	80138ac <__assert_func>
            const CanardNodeID c    = (CanardNodeID) (crcAdd(CRC_INITIAL, payload_size, payload) & CANARD_NODE_ID_MAX);
 8011c4a:	687a      	ldr	r2, [r7, #4]
 8011c4c:	68b9      	ldr	r1, [r7, #8]
 8011c4e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8011c52:	f7ff fec5 	bl	80119e0 <crcAdd>
 8011c56:	4603      	mov	r3, r0
 8011c58:	b2db      	uxtb	r3, r3
 8011c5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            const uint32_t     spec = txMakeMessageSessionSpecifier(tr->port_id, c) | FLAG_ANONYMOUS_MESSAGE;
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	885b      	ldrh	r3, [r3, #2]
 8011c66:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8011c6a:	4611      	mov	r1, r2
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	f7ff feef 	bl	8011a50 <txMakeMessageSessionSpecifier>
 8011c72:	4603      	mov	r3, r0
 8011c74:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011c78:	61fb      	str	r3, [r7, #28]
            CANARD_ASSERT(spec <= CAN_EXT_ID_MASK);
 8011c7a:	69fb      	ldr	r3, [r7, #28]
 8011c7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011c80:	d305      	bcc.n	8011c8e <txMakeCANID+0xe2>
 8011c82:	4b36      	ldr	r3, [pc, #216]	@ (8011d5c <txMakeCANID+0x1b0>)
 8011c84:	4a30      	ldr	r2, [pc, #192]	@ (8011d48 <txMakeCANID+0x19c>)
 8011c86:	21e9      	movs	r1, #233	@ 0xe9
 8011c88:	4830      	ldr	r0, [pc, #192]	@ (8011d4c <txMakeCANID+0x1a0>)
 8011c8a:	f001 fe0f 	bl	80138ac <__assert_func>
            out = (int32_t) spec;
 8011c8e:	69fb      	ldr	r3, [r7, #28]
 8011c90:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011c92:	e03a      	b.n	8011d0a <txMakeCANID+0x15e>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous multi-frame message trs are not allowed.
 8011c94:	f06f 0301 	mvn.w	r3, #1
 8011c98:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011c9a:	e036      	b.n	8011d0a <txMakeCANID+0x15e>
        }
    }
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	785b      	ldrb	r3, [r3, #1]
 8011ca0:	2b02      	cmp	r3, #2
 8011ca2:	d003      	beq.n	8011cac <txMakeCANID+0x100>
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	785b      	ldrb	r3, [r3, #1]
 8011ca8:	2b01      	cmp	r3, #1
 8011caa:	d12a      	bne.n	8011d02 <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	791b      	ldrb	r3, [r3, #4]
 8011cb0:	b25b      	sxtb	r3, r3
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	db25      	blt.n	8011d02 <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	885b      	ldrh	r3, [r3, #2]
 8011cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011cbe:	d220      	bcs.n	8011d02 <txMakeCANID+0x156>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011cc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	db18      	blt.n	8011cfa <txMakeCANID+0x14e>
        {
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	8858      	ldrh	r0, [r3, #2]
                                                          tr->transfer_kind == CanardTransferKindRequest,
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	785b      	ldrb	r3, [r3, #1]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8011cd0:	2b02      	cmp	r3, #2
 8011cd2:	bf0c      	ite	eq
 8011cd4:	2301      	moveq	r3, #1
 8011cd6:	2300      	movne	r3, #0
 8011cd8:	b2d9      	uxtb	r1, r3
                                                          local_node_id,
                                                          tr->remote_node_id);
 8011cda:	68fb      	ldr	r3, [r7, #12]
 8011cdc:	791b      	ldrb	r3, [r3, #4]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8011cde:	78fa      	ldrb	r2, [r7, #3]
 8011ce0:	f7ff fee8 	bl	8011ab4 <txMakeServiceSessionSpecifier>
 8011ce4:	4603      	mov	r3, r0
 8011ce6:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 8011ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	da0f      	bge.n	8011d0e <txMakeCANID+0x162>
 8011cee:	4b19      	ldr	r3, [pc, #100]	@ (8011d54 <txMakeCANID+0x1a8>)
 8011cf0:	4a15      	ldr	r2, [pc, #84]	@ (8011d48 <txMakeCANID+0x19c>)
 8011cf2:	21fa      	movs	r1, #250	@ 0xfa
 8011cf4:	4815      	ldr	r0, [pc, #84]	@ (8011d4c <txMakeCANID+0x1a0>)
 8011cf6:	f001 fdd9 	bl	80138ac <__assert_func>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous service transfers are not allowed.
 8011cfa:	f06f 0301 	mvn.w	r3, #1
 8011cfe:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011d00:	e005      	b.n	8011d0e <txMakeCANID+0x162>
        }
    }
    else
    {
        out = -CANARD_ERROR_INVALID_ARGUMENT;
 8011d02:	f06f 0301 	mvn.w	r3, #1
 8011d06:	627b      	str	r3, [r7, #36]	@ 0x24
 8011d08:	e002      	b.n	8011d10 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011d0a:	bf00      	nop
 8011d0c:	e000      	b.n	8011d10 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8011d0e:	bf00      	nop
    }

    if (out >= 0)
 8011d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	db10      	blt.n	8011d38 <txMakeCANID+0x18c>
    {
        const uint32_t prio = (uint32_t) tr->priority;
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	781b      	ldrb	r3, [r3, #0]
 8011d1a:	61bb      	str	r3, [r7, #24]
        if (prio <= CANARD_PRIORITY_MAX)
 8011d1c:	69bb      	ldr	r3, [r7, #24]
 8011d1e:	2b07      	cmp	r3, #7
 8011d20:	d807      	bhi.n	8011d32 <txMakeCANID+0x186>
        {
            const uint32_t id = ((uint32_t) out) | (prio << OFFSET_PRIORITY);
 8011d22:	69bb      	ldr	r3, [r7, #24]
 8011d24:	069a      	lsls	r2, r3, #26
 8011d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d28:	4313      	orrs	r3, r2
 8011d2a:	617b      	str	r3, [r7, #20]
            out               = (int32_t) id;
 8011d2c:	697b      	ldr	r3, [r7, #20]
 8011d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011d30:	e002      	b.n	8011d38 <txMakeCANID+0x18c>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;
 8011d32:	f06f 0301 	mvn.w	r3, #1
 8011d36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    return out;
 8011d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011d3a:	4618      	mov	r0, r3
 8011d3c:	3728      	adds	r7, #40	@ 0x28
 8011d3e:	46bd      	mov	sp, r7
 8011d40:	bd80      	pop	{r7, pc}
 8011d42:	bf00      	nop
 8011d44:	08018258 	.word	0x08018258
 8011d48:	08018f54 	.word	0x08018f54
 8011d4c:	080181d8 	.word	0x080181d8
 8011d50:	0801826c 	.word	0x0801826c
 8011d54:	08018288 	.word	0x08018288
 8011d58:	08018294 	.word	0x08018294
 8011d5c:	080182c8 	.word	0x080182c8

08011d60 <txMakeTailByte>:

CANARD_PRIVATE uint8_t txMakeTailByte(const bool             start_of_transfer,
                                      const bool             end_of_transfer,
                                      const bool             toggle,
                                      const CanardTransferID transfer_id)
{
 8011d60:	b590      	push	{r4, r7, lr}
 8011d62:	b083      	sub	sp, #12
 8011d64:	af00      	add	r7, sp, #0
 8011d66:	4604      	mov	r4, r0
 8011d68:	4608      	mov	r0, r1
 8011d6a:	4611      	mov	r1, r2
 8011d6c:	461a      	mov	r2, r3
 8011d6e:	4623      	mov	r3, r4
 8011d70:	71fb      	strb	r3, [r7, #7]
 8011d72:	4603      	mov	r3, r0
 8011d74:	71bb      	strb	r3, [r7, #6]
 8011d76:	460b      	mov	r3, r1
 8011d78:	717b      	strb	r3, [r7, #5]
 8011d7a:	4613      	mov	r3, r2
 8011d7c:	713b      	strb	r3, [r7, #4]
    CANARD_ASSERT(start_of_transfer ? (toggle == INITIAL_TOGGLE_STATE) : true);
 8011d7e:	79fb      	ldrb	r3, [r7, #7]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d009      	beq.n	8011d98 <txMakeTailByte+0x38>
 8011d84:	797b      	ldrb	r3, [r7, #5]
 8011d86:	2b01      	cmp	r3, #1
 8011d88:	d006      	beq.n	8011d98 <txMakeTailByte+0x38>
 8011d8a:	4b13      	ldr	r3, [pc, #76]	@ (8011dd8 <txMakeTailByte+0x78>)
 8011d8c:	4a13      	ldr	r2, [pc, #76]	@ (8011ddc <txMakeTailByte+0x7c>)
 8011d8e:	f240 111b 	movw	r1, #283	@ 0x11b
 8011d92:	4813      	ldr	r0, [pc, #76]	@ (8011de0 <txMakeTailByte+0x80>)
 8011d94:	f001 fd8a 	bl	80138ac <__assert_func>
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 8011d98:	79fb      	ldrb	r3, [r7, #7]
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d001      	beq.n	8011da2 <txMakeTailByte+0x42>
 8011d9e:	2280      	movs	r2, #128	@ 0x80
 8011da0:	e000      	b.n	8011da4 <txMakeTailByte+0x44>
 8011da2:	2200      	movs	r2, #0
 8011da4:	79bb      	ldrb	r3, [r7, #6]
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d001      	beq.n	8011dae <txMakeTailByte+0x4e>
 8011daa:	2340      	movs	r3, #64	@ 0x40
 8011dac:	e000      	b.n	8011db0 <txMakeTailByte+0x50>
 8011dae:	2300      	movs	r3, #0
 8011db0:	4313      	orrs	r3, r2
 8011db2:	b2db      	uxtb	r3, r3
                      (end_of_transfer ? TAIL_END_OF_TRANSFER : 0U) | (toggle ? TAIL_TOGGLE : 0U) |
 8011db4:	797a      	ldrb	r2, [r7, #5]
 8011db6:	2a00      	cmp	r2, #0
 8011db8:	d001      	beq.n	8011dbe <txMakeTailByte+0x5e>
 8011dba:	2220      	movs	r2, #32
 8011dbc:	e000      	b.n	8011dc0 <txMakeTailByte+0x60>
 8011dbe:	2200      	movs	r2, #0
 8011dc0:	4313      	orrs	r3, r2
 8011dc2:	b2da      	uxtb	r2, r3
                      (transfer_id & CANARD_TRANSFER_ID_MAX));
 8011dc4:	793b      	ldrb	r3, [r7, #4]
 8011dc6:	f003 031f 	and.w	r3, r3, #31
 8011dca:	b2db      	uxtb	r3, r3
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 8011dcc:	4313      	orrs	r3, r2
 8011dce:	b2db      	uxtb	r3, r3
}
 8011dd0:	4618      	mov	r0, r3
 8011dd2:	370c      	adds	r7, #12
 8011dd4:	46bd      	mov	sp, r7
 8011dd6:	bd90      	pop	{r4, r7, pc}
 8011dd8:	080182e4 	.word	0x080182e4
 8011ddc:	08018ffc 	.word	0x08018ffc
 8011de0:	080181d8 	.word	0x080181d8

08011de4 <txRoundFramePayloadSizeUp>:

/// Takes a frame payload size, returns a new size that is >=x and is rounded up to the nearest valid DLC.
CANARD_PRIVATE size_t txRoundFramePayloadSizeUp(const size_t x)
{
 8011de4:	b580      	push	{r7, lr}
 8011de6:	b084      	sub	sp, #16
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(x < (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])));
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	2b40      	cmp	r3, #64	@ 0x40
 8011df0:	d906      	bls.n	8011e00 <txRoundFramePayloadSizeUp+0x1c>
 8011df2:	4b0f      	ldr	r3, [pc, #60]	@ (8011e30 <txRoundFramePayloadSizeUp+0x4c>)
 8011df4:	4a0f      	ldr	r2, [pc, #60]	@ (8011e34 <txRoundFramePayloadSizeUp+0x50>)
 8011df6:	f44f 7192 	mov.w	r1, #292	@ 0x124
 8011dfa:	480f      	ldr	r0, [pc, #60]	@ (8011e38 <txRoundFramePayloadSizeUp+0x54>)
 8011dfc:	f001 fd56 	bl	80138ac <__assert_func>
    // Suppressing a false-positive out-of-bounds access error from Sonar. Its control flow analyser is misbehaving.
    const size_t y = CanardCANLengthToDLC[x];  // NOSONAR
 8011e00:	4a0e      	ldr	r2, [pc, #56]	@ (8011e3c <txRoundFramePayloadSizeUp+0x58>)
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	4413      	add	r3, r2
 8011e06:	781b      	ldrb	r3, [r3, #0]
 8011e08:	60fb      	str	r3, [r7, #12]
    CANARD_ASSERT(y < (sizeof(CanardCANDLCToLength) / sizeof(CanardCANDLCToLength[0])));
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	2b0f      	cmp	r3, #15
 8011e0e:	d906      	bls.n	8011e1e <txRoundFramePayloadSizeUp+0x3a>
 8011e10:	4b0b      	ldr	r3, [pc, #44]	@ (8011e40 <txRoundFramePayloadSizeUp+0x5c>)
 8011e12:	4a08      	ldr	r2, [pc, #32]	@ (8011e34 <txRoundFramePayloadSizeUp+0x50>)
 8011e14:	f240 1127 	movw	r1, #295	@ 0x127
 8011e18:	4807      	ldr	r0, [pc, #28]	@ (8011e38 <txRoundFramePayloadSizeUp+0x54>)
 8011e1a:	f001 fd47 	bl	80138ac <__assert_func>
    return CanardCANDLCToLength[y];
 8011e1e:	4a09      	ldr	r2, [pc, #36]	@ (8011e44 <txRoundFramePayloadSizeUp+0x60>)
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	4413      	add	r3, r2
 8011e24:	781b      	ldrb	r3, [r3, #0]
}
 8011e26:	4618      	mov	r0, r3
 8011e28:	3710      	adds	r7, #16
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	bd80      	pop	{r7, pc}
 8011e2e:	bf00      	nop
 8011e30:	0801830c 	.word	0x0801830c
 8011e34:	08018fcc 	.word	0x08018fcc
 8011e38:	080181d8 	.word	0x080181d8
 8011e3c:	08018ef4 	.word	0x08018ef4
 8011e40:	08018354 	.word	0x08018354
 8011e44:	08018ee4 	.word	0x08018ee4

08011e48 <txAllocateQueueItem>:
/// The item is only allocated and initialized, but NOT included into the queue! The caller needs to do that.
CANARD_PRIVATE TxItem* txAllocateQueueItem(CanardInstance* const   ins,
                                           const uint32_t          id,
                                           const CanardMicrosecond deadline_usec,
                                           const size_t            payload_size)
{
 8011e48:	b580      	push	{r7, lr}
 8011e4a:	b086      	sub	sp, #24
 8011e4c:	af00      	add	r7, sp, #0
 8011e4e:	60f8      	str	r0, [r7, #12]
 8011e50:	60b9      	str	r1, [r7, #8]
 8011e52:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d106      	bne.n	8011e6a <txAllocateQueueItem+0x22>
 8011e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8011edc <txAllocateQueueItem+0x94>)
 8011e5e:	4a20      	ldr	r2, [pc, #128]	@ (8011ee0 <txAllocateQueueItem+0x98>)
 8011e60:	f240 1131 	movw	r1, #305	@ 0x131
 8011e64:	481f      	ldr	r0, [pc, #124]	@ (8011ee4 <txAllocateQueueItem+0x9c>)
 8011e66:	f001 fd21 	bl	80138ac <__assert_func>
    CANARD_ASSERT(payload_size > 0U);
 8011e6a:	6a3b      	ldr	r3, [r7, #32]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d106      	bne.n	8011e7e <txAllocateQueueItem+0x36>
 8011e70:	4b1d      	ldr	r3, [pc, #116]	@ (8011ee8 <txAllocateQueueItem+0xa0>)
 8011e72:	4a1b      	ldr	r2, [pc, #108]	@ (8011ee0 <txAllocateQueueItem+0x98>)
 8011e74:	f44f 7199 	mov.w	r1, #306	@ 0x132
 8011e78:	481a      	ldr	r0, [pc, #104]	@ (8011ee4 <txAllocateQueueItem+0x9c>)
 8011e7a:	f001 fd17 	bl	80138ac <__assert_func>
    TxItem* const out = (TxItem*) ins->memory_allocate(ins, sizeof(TxItem) + payload_size);
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	689b      	ldr	r3, [r3, #8]
 8011e82:	6a3a      	ldr	r2, [r7, #32]
 8011e84:	3230      	adds	r2, #48	@ 0x30
 8011e86:	4611      	mov	r1, r2
 8011e88:	68f8      	ldr	r0, [r7, #12]
 8011e8a:	4798      	blx	r3
 8011e8c:	6178      	str	r0, [r7, #20]
    if (out != NULL)
 8011e8e:	697b      	ldr	r3, [r7, #20]
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d01e      	beq.n	8011ed2 <txAllocateQueueItem+0x8a>
    {
        out->base.base.up    = NULL;
 8011e94:	697b      	ldr	r3, [r7, #20]
 8011e96:	2200      	movs	r2, #0
 8011e98:	601a      	str	r2, [r3, #0]
        out->base.base.lr[0] = NULL;
 8011e9a:	697b      	ldr	r3, [r7, #20]
 8011e9c:	2200      	movs	r2, #0
 8011e9e:	605a      	str	r2, [r3, #4]
        out->base.base.lr[1] = NULL;
 8011ea0:	697b      	ldr	r3, [r7, #20]
 8011ea2:	2200      	movs	r2, #0
 8011ea4:	609a      	str	r2, [r3, #8]
        out->base.base.bf    = 0;
 8011ea6:	697b      	ldr	r3, [r7, #20]
 8011ea8:	2200      	movs	r2, #0
 8011eaa:	731a      	strb	r2, [r3, #12]

        out->base.next_in_transfer = NULL;  // Last by default.
 8011eac:	697b      	ldr	r3, [r7, #20]
 8011eae:	2200      	movs	r2, #0
 8011eb0:	611a      	str	r2, [r3, #16]
        out->base.tx_deadline_usec = deadline_usec;
 8011eb2:	6979      	ldr	r1, [r7, #20]
 8011eb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011eb8:	e9c1 2306 	strd	r2, r3, [r1, #24]

        out->base.frame.payload_size    = payload_size;
 8011ebc:	697b      	ldr	r3, [r7, #20]
 8011ebe:	6a3a      	ldr	r2, [r7, #32]
 8011ec0:	625a      	str	r2, [r3, #36]	@ 0x24
        out->base.frame.payload         = out->payload_buffer;
 8011ec2:	697b      	ldr	r3, [r7, #20]
 8011ec4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011ec8:	697b      	ldr	r3, [r7, #20]
 8011eca:	629a      	str	r2, [r3, #40]	@ 0x28
        out->base.frame.extended_can_id = id;
 8011ecc:	697b      	ldr	r3, [r7, #20]
 8011ece:	68ba      	ldr	r2, [r7, #8]
 8011ed0:	621a      	str	r2, [r3, #32]
    }
    return out;
 8011ed2:	697b      	ldr	r3, [r7, #20]
}
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	3718      	adds	r7, #24
 8011ed8:	46bd      	mov	sp, r7
 8011eda:	bd80      	pop	{r7, pc}
 8011edc:	0801839c 	.word	0x0801839c
 8011ee0:	08018fe8 	.word	0x08018fe8
 8011ee4:	080181d8 	.word	0x080181d8
 8011ee8:	080183b0 	.word	0x080183b0

08011eec <txAVLPredicate>:
/// Frames with identical CAN ID that are added later always compare greater than their counterparts with same CAN ID.
/// This ensures that CAN frames with the same CAN ID are transmitted in the FIFO order.
/// Frames that should be transmitted earlier compare smaller (i.e., put on the left side of the tree).
CANARD_PRIVATE int8_t txAVLPredicate(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                     const CanardTreeNode* const node)
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b084      	sub	sp, #16
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	6078      	str	r0, [r7, #4]
 8011ef4:	6039      	str	r1, [r7, #0]
    const CanardTxQueueItem* const target = (const CanardTxQueueItem*) user_reference;
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	60fb      	str	r3, [r7, #12]
    const CanardTxQueueItem* const other  = (const CanardTxQueueItem*) node;
 8011efa:	683b      	ldr	r3, [r7, #0]
 8011efc:	60bb      	str	r3, [r7, #8]
    CANARD_ASSERT((target != NULL) && (other != NULL));
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d002      	beq.n	8011f0a <txAVLPredicate+0x1e>
 8011f04:	68bb      	ldr	r3, [r7, #8]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d106      	bne.n	8011f18 <txAVLPredicate+0x2c>
 8011f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8011f34 <txAVLPredicate+0x48>)
 8011f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8011f38 <txAVLPredicate+0x4c>)
 8011f0e:	f240 114d 	movw	r1, #333	@ 0x14d
 8011f12:	480a      	ldr	r0, [pc, #40]	@ (8011f3c <txAVLPredicate+0x50>)
 8011f14:	f001 fcca 	bl	80138ac <__assert_func>
    return (target->frame.extended_can_id >= other->frame.extended_can_id) ? +1 : -1;
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	6a1a      	ldr	r2, [r3, #32]
 8011f1c:	68bb      	ldr	r3, [r7, #8]
 8011f1e:	6a1b      	ldr	r3, [r3, #32]
 8011f20:	429a      	cmp	r2, r3
 8011f22:	d301      	bcc.n	8011f28 <txAVLPredicate+0x3c>
 8011f24:	2301      	movs	r3, #1
 8011f26:	e001      	b.n	8011f2c <txAVLPredicate+0x40>
 8011f28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	3710      	adds	r7, #16
 8011f30:	46bd      	mov	sp, r7
 8011f32:	bd80      	pop	{r7, pc}
 8011f34:	080183c4 	.word	0x080183c4
 8011f38:	08018fbc 	.word	0x08018fbc
 8011f3c:	080181d8 	.word	0x080181d8

08011f40 <txPushSingleFrame>:
                                         const CanardMicrosecond deadline_usec,
                                         const uint32_t          can_id,
                                         const CanardTransferID  transfer_id,
                                         const size_t            payload_size,
                                         const void* const       payload)
{
 8011f40:	b590      	push	{r4, r7, lr}
 8011f42:	b08d      	sub	sp, #52	@ 0x34
 8011f44:	af02      	add	r7, sp, #8
 8011f46:	60f8      	str	r0, [r7, #12]
 8011f48:	60b9      	str	r1, [r7, #8]
 8011f4a:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 8011f4e:	68bb      	ldr	r3, [r7, #8]
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d106      	bne.n	8011f62 <txPushSingleFrame+0x22>
 8011f54:	4b5c      	ldr	r3, [pc, #368]	@ (80120c8 <txPushSingleFrame+0x188>)
 8011f56:	4a5d      	ldr	r2, [pc, #372]	@ (80120cc <txPushSingleFrame+0x18c>)
 8011f58:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8011f5c:	485c      	ldr	r0, [pc, #368]	@ (80120d0 <txPushSingleFrame+0x190>)
 8011f5e:	f001 fca5 	bl	80138ac <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0));
 8011f62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d109      	bne.n	8011f7c <txPushSingleFrame+0x3c>
 8011f68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d006      	beq.n	8011f7c <txPushSingleFrame+0x3c>
 8011f6e:	4b59      	ldr	r3, [pc, #356]	@ (80120d4 <txPushSingleFrame+0x194>)
 8011f70:	4a56      	ldr	r2, [pc, #344]	@ (80120cc <txPushSingleFrame+0x18c>)
 8011f72:	f240 115b 	movw	r1, #347	@ 0x15b
 8011f76:	4856      	ldr	r0, [pc, #344]	@ (80120d0 <txPushSingleFrame+0x190>)
 8011f78:	f001 fc98 	bl	80138ac <__assert_func>
    const size_t frame_payload_size = txRoundFramePayloadSizeUp(payload_size + 1U);
 8011f7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011f7e:	3301      	adds	r3, #1
 8011f80:	4618      	mov	r0, r3
 8011f82:	f7ff ff2f 	bl	8011de4 <txRoundFramePayloadSizeUp>
 8011f86:	6238      	str	r0, [r7, #32]
    CANARD_ASSERT(frame_payload_size > payload_size);
 8011f88:	6a3a      	ldr	r2, [r7, #32]
 8011f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011f8c:	429a      	cmp	r2, r3
 8011f8e:	d806      	bhi.n	8011f9e <txPushSingleFrame+0x5e>
 8011f90:	4b51      	ldr	r3, [pc, #324]	@ (80120d8 <txPushSingleFrame+0x198>)
 8011f92:	4a4e      	ldr	r2, [pc, #312]	@ (80120cc <txPushSingleFrame+0x18c>)
 8011f94:	f240 115d 	movw	r1, #349	@ 0x15d
 8011f98:	484d      	ldr	r0, [pc, #308]	@ (80120d0 <txPushSingleFrame+0x190>)
 8011f9a:	f001 fc87 	bl	80138ac <__assert_func>
    const size_t padding_size = frame_payload_size - payload_size - 1U;
 8011f9e:	6a3a      	ldr	r2, [r7, #32]
 8011fa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011fa2:	1ad3      	subs	r3, r2, r3
 8011fa4:	3b01      	subs	r3, #1
 8011fa6:	61fb      	str	r3, [r7, #28]
    CANARD_ASSERT((padding_size + payload_size + 1U) == frame_payload_size);
 8011fa8:	69fa      	ldr	r2, [r7, #28]
 8011faa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011fac:	4413      	add	r3, r2
 8011fae:	3301      	adds	r3, #1
 8011fb0:	6a3a      	ldr	r2, [r7, #32]
 8011fb2:	429a      	cmp	r2, r3
 8011fb4:	d006      	beq.n	8011fc4 <txPushSingleFrame+0x84>
 8011fb6:	4b49      	ldr	r3, [pc, #292]	@ (80120dc <txPushSingleFrame+0x19c>)
 8011fb8:	4a44      	ldr	r2, [pc, #272]	@ (80120cc <txPushSingleFrame+0x18c>)
 8011fba:	f240 115f 	movw	r1, #351	@ 0x15f
 8011fbe:	4844      	ldr	r0, [pc, #272]	@ (80120d0 <txPushSingleFrame+0x190>)
 8011fc0:	f001 fc74 	bl	80138ac <__assert_func>
    int32_t       out = 0;
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    TxItem* const tqi =
        (que->size < que->capacity) ? txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size) : NULL;
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	689a      	ldr	r2, [r3, #8]
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	429a      	cmp	r2, r3
 8011fd2:	d209      	bcs.n	8011fe8 <txPushSingleFrame+0xa8>
 8011fd4:	6a3b      	ldr	r3, [r7, #32]
 8011fd6:	9300      	str	r3, [sp, #0]
 8011fd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011fdc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011fde:	68b8      	ldr	r0, [r7, #8]
 8011fe0:	f7ff ff32 	bl	8011e48 <txAllocateQueueItem>
 8011fe4:	4603      	mov	r3, r0
 8011fe6:	e000      	b.n	8011fea <txPushSingleFrame+0xaa>
 8011fe8:	2300      	movs	r3, #0
    TxItem* const tqi =
 8011fea:	61bb      	str	r3, [r7, #24]
    if (tqi != NULL)
 8011fec:	69bb      	ldr	r3, [r7, #24]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d054      	beq.n	801209c <txPushSingleFrame+0x15c>
    {
        if (payload_size > 0U)  // The check is needed to avoid calling memcpy() with a NULL pointer, it's an UB.
 8011ff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d010      	beq.n	801201a <txPushSingleFrame+0xda>
        {
            CANARD_ASSERT(payload != NULL);
 8011ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d106      	bne.n	801200c <txPushSingleFrame+0xcc>
 8011ffe:	4b38      	ldr	r3, [pc, #224]	@ (80120e0 <txPushSingleFrame+0x1a0>)
 8012000:	4a32      	ldr	r2, [pc, #200]	@ (80120cc <txPushSingleFrame+0x18c>)
 8012002:	f240 1167 	movw	r1, #359	@ 0x167
 8012006:	4832      	ldr	r0, [pc, #200]	@ (80120d0 <txPushSingleFrame+0x190>)
 8012008:	f001 fc50 	bl	80138ac <__assert_func>
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(&tqi->payload_buffer[0], payload, payload_size);  // NOLINT
 801200c:	69bb      	ldr	r3, [r7, #24]
 801200e:	3330      	adds	r3, #48	@ 0x30
 8012010:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012012:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012014:	4618      	mov	r0, r3
 8012016:	f002 fdea 	bl	8014bee <memcpy>
        }
        // Clang-Tidy raises an error recommending the use of memset_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memset(&tqi->payload_buffer[payload_size], PADDING_BYTE_VALUE, padding_size);  // NOLINT
 801201a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801201c:	3330      	adds	r3, #48	@ 0x30
 801201e:	69ba      	ldr	r2, [r7, #24]
 8012020:	4413      	add	r3, r2
 8012022:	69fa      	ldr	r2, [r7, #28]
 8012024:	2100      	movs	r1, #0
 8012026:	4618      	mov	r0, r3
 8012028:	f002 fcfb 	bl	8014a22 <memset>
        tqi->payload_buffer[frame_payload_size - 1U] = txMakeTailByte(true, true, true, transfer_id);
 801202c:	6a3b      	ldr	r3, [r7, #32]
 801202e:	1e5c      	subs	r4, r3, #1
 8012030:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8012034:	2201      	movs	r2, #1
 8012036:	2101      	movs	r1, #1
 8012038:	2001      	movs	r0, #1
 801203a:	f7ff fe91 	bl	8011d60 <txMakeTailByte>
 801203e:	4603      	mov	r3, r0
 8012040:	461a      	mov	r2, r3
 8012042:	69bb      	ldr	r3, [r7, #24]
 8012044:	4423      	add	r3, r4
 8012046:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        // Insert the newly created TX item into the queue.
        const CanardTreeNode* const res = cavlSearch(&que->root, &tqi->base.base, &txAVLPredicate, &avlTrivialFactory);
 801204a:	68fb      	ldr	r3, [r7, #12]
 801204c:	f103 000c 	add.w	r0, r3, #12
 8012050:	69b9      	ldr	r1, [r7, #24]
 8012052:	4b24      	ldr	r3, [pc, #144]	@ (80120e4 <txPushSingleFrame+0x1a4>)
 8012054:	4a24      	ldr	r2, [pc, #144]	@ (80120e8 <txPushSingleFrame+0x1a8>)
 8012056:	f7ff fae7 	bl	8011628 <cavlSearch>
 801205a:	6178      	str	r0, [r7, #20]
        (void) res;
        CANARD_ASSERT(res == &tqi->base.base);
 801205c:	69bb      	ldr	r3, [r7, #24]
 801205e:	697a      	ldr	r2, [r7, #20]
 8012060:	429a      	cmp	r2, r3
 8012062:	d006      	beq.n	8012072 <txPushSingleFrame+0x132>
 8012064:	4b21      	ldr	r3, [pc, #132]	@ (80120ec <txPushSingleFrame+0x1ac>)
 8012066:	4a19      	ldr	r2, [pc, #100]	@ (80120cc <txPushSingleFrame+0x18c>)
 8012068:	f240 1173 	movw	r1, #371	@ 0x173
 801206c:	4818      	ldr	r0, [pc, #96]	@ (80120d0 <txPushSingleFrame+0x190>)
 801206e:	f001 fc1d 	bl	80138ac <__assert_func>
        que->size++;
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	689b      	ldr	r3, [r3, #8]
 8012076:	1c5a      	adds	r2, r3, #1
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	609a      	str	r2, [r3, #8]
        CANARD_ASSERT(que->size <= que->capacity);
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	689a      	ldr	r2, [r3, #8]
 8012080:	68fb      	ldr	r3, [r7, #12]
 8012082:	681b      	ldr	r3, [r3, #0]
 8012084:	429a      	cmp	r2, r3
 8012086:	d906      	bls.n	8012096 <txPushSingleFrame+0x156>
 8012088:	4b19      	ldr	r3, [pc, #100]	@ (80120f0 <txPushSingleFrame+0x1b0>)
 801208a:	4a10      	ldr	r2, [pc, #64]	@ (80120cc <txPushSingleFrame+0x18c>)
 801208c:	f240 1175 	movw	r1, #373	@ 0x175
 8012090:	480f      	ldr	r0, [pc, #60]	@ (80120d0 <txPushSingleFrame+0x190>)
 8012092:	f001 fc0b 	bl	80138ac <__assert_func>
        out = 1;  // One frame enqueued.
 8012096:	2301      	movs	r3, #1
 8012098:	627b      	str	r3, [r7, #36]	@ 0x24
 801209a:	e002      	b.n	80120a2 <txPushSingleFrame+0x162>
    }
    else
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 801209c:	f06f 0302 	mvn.w	r3, #2
 80120a0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    CANARD_ASSERT((out < 0) || (out == 1));
 80120a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	db09      	blt.n	80120bc <txPushSingleFrame+0x17c>
 80120a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120aa:	2b01      	cmp	r3, #1
 80120ac:	d006      	beq.n	80120bc <txPushSingleFrame+0x17c>
 80120ae:	4b11      	ldr	r3, [pc, #68]	@ (80120f4 <txPushSingleFrame+0x1b4>)
 80120b0:	4a06      	ldr	r2, [pc, #24]	@ (80120cc <txPushSingleFrame+0x18c>)
 80120b2:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 80120b6:	4806      	ldr	r0, [pc, #24]	@ (80120d0 <txPushSingleFrame+0x190>)
 80120b8:	f001 fbf8 	bl	80138ac <__assert_func>
    return out;
 80120bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80120be:	4618      	mov	r0, r3
 80120c0:	372c      	adds	r7, #44	@ 0x2c
 80120c2:	46bd      	mov	sp, r7
 80120c4:	bd90      	pop	{r4, r7, pc}
 80120c6:	bf00      	nop
 80120c8:	0801839c 	.word	0x0801839c
 80120cc:	08018fa8 	.word	0x08018fa8
 80120d0:	080181d8 	.word	0x080181d8
 80120d4:	080183f8 	.word	0x080183f8
 80120d8:	08018428 	.word	0x08018428
 80120dc:	0801844c 	.word	0x0801844c
 80120e0:	08018488 	.word	0x08018488
 80120e4:	08011989 	.word	0x08011989
 80120e8:	08011eed 	.word	0x08011eed
 80120ec:	080184a0 	.word	0x080184a0
 80120f0:	080184b8 	.word	0x080184b8
 80120f4:	080184d4 	.word	0x080184d4

080120f8 <txGenerateMultiFrameChain>:
                                                 const CanardMicrosecond deadline_usec,
                                                 const uint32_t          can_id,
                                                 const CanardTransferID  transfer_id,
                                                 const size_t            payload_size,
                                                 const void* const       payload)
{
 80120f8:	b590      	push	{r4, r7, lr}
 80120fa:	b093      	sub	sp, #76	@ 0x4c
 80120fc:	af02      	add	r7, sp, #8
 80120fe:	60f8      	str	r0, [r7, #12]
 8012100:	60b9      	str	r1, [r7, #8]
 8012102:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(ins != NULL);
 8012104:	68bb      	ldr	r3, [r7, #8]
 8012106:	2b00      	cmp	r3, #0
 8012108:	d106      	bne.n	8012118 <txGenerateMultiFrameChain+0x20>
 801210a:	4b93      	ldr	r3, [pc, #588]	@ (8012358 <txGenerateMultiFrameChain+0x260>)
 801210c:	4a93      	ldr	r2, [pc, #588]	@ (801235c <txGenerateMultiFrameChain+0x264>)
 801210e:	f240 1189 	movw	r1, #393	@ 0x189
 8012112:	4893      	ldr	r0, [pc, #588]	@ (8012360 <txGenerateMultiFrameChain+0x268>)
 8012114:	f001 fbca 	bl	80138ac <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	2b00      	cmp	r3, #0
 801211c:	d106      	bne.n	801212c <txGenerateMultiFrameChain+0x34>
 801211e:	4b91      	ldr	r3, [pc, #580]	@ (8012364 <txGenerateMultiFrameChain+0x26c>)
 8012120:	4a8e      	ldr	r2, [pc, #568]	@ (801235c <txGenerateMultiFrameChain+0x264>)
 8012122:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8012126:	488e      	ldr	r0, [pc, #568]	@ (8012360 <txGenerateMultiFrameChain+0x268>)
 8012128:	f001 fbc0 	bl	80138ac <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 801212c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	429a      	cmp	r2, r3
 8012132:	d806      	bhi.n	8012142 <txGenerateMultiFrameChain+0x4a>
 8012134:	4b8c      	ldr	r3, [pc, #560]	@ (8012368 <txGenerateMultiFrameChain+0x270>)
 8012136:	4a89      	ldr	r2, [pc, #548]	@ (801235c <txGenerateMultiFrameChain+0x264>)
 8012138:	f240 118b 	movw	r1, #395	@ 0x18b
 801213c:	4888      	ldr	r0, [pc, #544]	@ (8012360 <txGenerateMultiFrameChain+0x268>)
 801213e:	f001 fbb5 	bl	80138ac <__assert_func>
    CANARD_ASSERT(payload != NULL);
 8012142:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012144:	2b00      	cmp	r3, #0
 8012146:	d106      	bne.n	8012156 <txGenerateMultiFrameChain+0x5e>
 8012148:	4b88      	ldr	r3, [pc, #544]	@ (801236c <txGenerateMultiFrameChain+0x274>)
 801214a:	4a84      	ldr	r2, [pc, #528]	@ (801235c <txGenerateMultiFrameChain+0x264>)
 801214c:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 8012150:	4883      	ldr	r0, [pc, #524]	@ (8012360 <txGenerateMultiFrameChain+0x268>)
 8012152:	f001 fbab 	bl	80138ac <__assert_func>

    TxChain        out                   = {NULL, NULL, 0};
 8012156:	2300      	movs	r3, #0
 8012158:	613b      	str	r3, [r7, #16]
 801215a:	2300      	movs	r3, #0
 801215c:	617b      	str	r3, [r7, #20]
 801215e:	2300      	movs	r3, #0
 8012160:	61bb      	str	r3, [r7, #24]
    const size_t   payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 8012162:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012164:	3302      	adds	r3, #2
 8012166:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t         offset                = 0U;
 8012168:	2300      	movs	r3, #0
 801216a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    TransferCRC    crc                   = crcAdd(CRC_INITIAL, payload_size, payload);
 801216c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801216e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8012170:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8012174:	f7ff fc34 	bl	80119e0 <crcAdd>
 8012178:	4603      	mov	r3, r0
 801217a:	877b      	strh	r3, [r7, #58]	@ 0x3a
    bool           toggle                = INITIAL_TOGGLE_STATE;
 801217c:	2301      	movs	r3, #1
 801217e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    const uint8_t* payload_ptr           = (const uint8_t*) payload;
 8012182:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012184:	637b      	str	r3, [r7, #52]	@ 0x34
    while (offset < payload_size_with_crc)
 8012186:	e0d4      	b.n	8012332 <txGenerateMultiFrameChain+0x23a>
    {
        out.size++;
 8012188:	69bb      	ldr	r3, [r7, #24]
 801218a:	3301      	adds	r3, #1
 801218c:	61bb      	str	r3, [r7, #24]
        const size_t frame_payload_size_with_tail =
            ((payload_size_with_crc - offset) < presentation_layer_mtu)
 801218e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012192:	1ad3      	subs	r3, r2, r3
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
                : (presentation_layer_mtu + 1U);
 8012194:	687a      	ldr	r2, [r7, #4]
 8012196:	429a      	cmp	r2, r3
 8012198:	d908      	bls.n	80121ac <txGenerateMultiFrameChain+0xb4>
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
 801219a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801219c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801219e:	1ad3      	subs	r3, r2, r3
 80121a0:	3301      	adds	r3, #1
 80121a2:	4618      	mov	r0, r3
 80121a4:	f7ff fe1e 	bl	8011de4 <txRoundFramePayloadSizeUp>
 80121a8:	4603      	mov	r3, r0
 80121aa:	e001      	b.n	80121b0 <txGenerateMultiFrameChain+0xb8>
                : (presentation_layer_mtu + 1U);
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	3301      	adds	r3, #1
        const size_t frame_payload_size_with_tail =
 80121b0:	627b      	str	r3, [r7, #36]	@ 0x24
        TxItem* const tqi = txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size_with_tail);
 80121b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121b4:	9300      	str	r3, [sp, #0]
 80121b6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80121ba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80121bc:	68b8      	ldr	r0, [r7, #8]
 80121be:	f7ff fe43 	bl	8011e48 <txAllocateQueueItem>
 80121c2:	6238      	str	r0, [r7, #32]
        if (NULL == out.head)
 80121c4:	693b      	ldr	r3, [r7, #16]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d102      	bne.n	80121d0 <txGenerateMultiFrameChain+0xd8>
        {
            out.head = tqi;
 80121ca:	6a3b      	ldr	r3, [r7, #32]
 80121cc:	613b      	str	r3, [r7, #16]
 80121ce:	e002      	b.n	80121d6 <txGenerateMultiFrameChain+0xde>
        }
        else
        {
            out.tail->base.next_in_transfer = &tqi->base;
 80121d0:	697b      	ldr	r3, [r7, #20]
 80121d2:	6a3a      	ldr	r2, [r7, #32]
 80121d4:	611a      	str	r2, [r3, #16]
        }
        out.tail = tqi;
 80121d6:	6a3b      	ldr	r3, [r7, #32]
 80121d8:	617b      	str	r3, [r7, #20]
        if (NULL == out.tail)
 80121da:	697b      	ldr	r3, [r7, #20]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	f000 80ae 	beq.w	801233e <txGenerateMultiFrameChain+0x246>
        {
            break;
        }

        // Copy the payload into the frame.
        const size_t frame_payload_size = frame_payload_size_with_tail - 1U;
 80121e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121e4:	3b01      	subs	r3, #1
 80121e6:	61fb      	str	r3, [r7, #28]
        size_t       frame_offset       = 0U;
 80121e8:	2300      	movs	r3, #0
 80121ea:	633b      	str	r3, [r7, #48]	@ 0x30
        if (offset < payload_size)
 80121ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80121ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80121f0:	429a      	cmp	r2, r3
 80121f2:	d21c      	bcs.n	801222e <txGenerateMultiFrameChain+0x136>
        {
            size_t move_size = payload_size - offset;
 80121f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80121f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121f8:	1ad3      	subs	r3, r2, r3
 80121fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (move_size > frame_payload_size)
 80121fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80121fe:	69fb      	ldr	r3, [r7, #28]
 8012200:	429a      	cmp	r2, r3
 8012202:	d901      	bls.n	8012208 <txGenerateMultiFrameChain+0x110>
            {
                move_size = frame_payload_size;
 8012204:	69fb      	ldr	r3, [r7, #28]
 8012206:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            // SonarQube incorrectly detects a buffer overflow here.
            (void) memcpy(&out.tail->payload_buffer[0], payload_ptr, move_size);  // NOLINT NOSONAR
 8012208:	697b      	ldr	r3, [r7, #20]
 801220a:	3330      	adds	r3, #48	@ 0x30
 801220c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801220e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8012210:	4618      	mov	r0, r3
 8012212:	f002 fcec 	bl	8014bee <memcpy>
            frame_offset = frame_offset + move_size;
 8012216:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801221a:	4413      	add	r3, r2
 801221c:	633b      	str	r3, [r7, #48]	@ 0x30
            offset += move_size;
 801221e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012222:	4413      	add	r3, r2
 8012224:	63fb      	str	r3, [r7, #60]	@ 0x3c
            payload_ptr += move_size;
 8012226:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801222a:	4413      	add	r3, r2
 801222c:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        // Handle the last frame of the transfer: it is special because it also contains padding and CRC.
        if (offset >= payload_size)
 801222e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012230:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012232:	429a      	cmp	r2, r3
 8012234:	d343      	bcc.n	80122be <txGenerateMultiFrameChain+0x1c6>
        {
            // Insert padding -- only in the last frame. Don't forget to include padding into the CRC.
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 8012236:	e00f      	b.n	8012258 <txGenerateMultiFrameChain+0x160>
            {
                out.tail->payload_buffer[frame_offset] = PADDING_BYTE_VALUE;
 8012238:	697a      	ldr	r2, [r7, #20]
 801223a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801223c:	4413      	add	r3, r2
 801223e:	3330      	adds	r3, #48	@ 0x30
 8012240:	2200      	movs	r2, #0
 8012242:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 8012244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012246:	3301      	adds	r3, #1
 8012248:	633b      	str	r3, [r7, #48]	@ 0x30
                crc = crcAddByte(crc, PADDING_BYTE_VALUE);
 801224a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801224c:	2100      	movs	r1, #0
 801224e:	4618      	mov	r0, r3
 8012250:	f7ff fba6 	bl	80119a0 <crcAddByte>
 8012254:	4603      	mov	r3, r0
 8012256:	877b      	strh	r3, [r7, #58]	@ 0x3a
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 8012258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801225a:	3302      	adds	r3, #2
 801225c:	69fa      	ldr	r2, [r7, #28]
 801225e:	429a      	cmp	r2, r3
 8012260:	d8ea      	bhi.n	8012238 <txGenerateMultiFrameChain+0x140>
            }

            // Insert the CRC.
            if ((frame_offset < frame_payload_size) && (offset == payload_size))
 8012262:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012264:	69fb      	ldr	r3, [r7, #28]
 8012266:	429a      	cmp	r2, r3
 8012268:	d213      	bcs.n	8012292 <txGenerateMultiFrameChain+0x19a>
 801226a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801226c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801226e:	429a      	cmp	r2, r3
 8012270:	d10f      	bne.n	8012292 <txGenerateMultiFrameChain+0x19a>
            {
                // SonarQube incorrectly detects a buffer overflow here.
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc >> BITS_PER_BYTE);  // NOSONAR
 8012272:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8012274:	0a1b      	lsrs	r3, r3, #8
 8012276:	b29b      	uxth	r3, r3
 8012278:	697a      	ldr	r2, [r7, #20]
 801227a:	b2d9      	uxtb	r1, r3
 801227c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801227e:	4413      	add	r3, r2
 8012280:	3330      	adds	r3, #48	@ 0x30
 8012282:	460a      	mov	r2, r1
 8012284:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 8012286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012288:	3301      	adds	r3, #1
 801228a:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 801228c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801228e:	3301      	adds	r3, #1
 8012290:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
            if ((frame_offset < frame_payload_size) && (offset > payload_size))
 8012292:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012294:	69fb      	ldr	r3, [r7, #28]
 8012296:	429a      	cmp	r2, r3
 8012298:	d211      	bcs.n	80122be <txGenerateMultiFrameChain+0x1c6>
 801229a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801229c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801229e:	429a      	cmp	r2, r3
 80122a0:	d90d      	bls.n	80122be <txGenerateMultiFrameChain+0x1c6>
            {
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc & BYTE_MAX);
 80122a2:	697a      	ldr	r2, [r7, #20]
 80122a4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80122a6:	b2d9      	uxtb	r1, r3
 80122a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122aa:	4413      	add	r3, r2
 80122ac:	3330      	adds	r3, #48	@ 0x30
 80122ae:	460a      	mov	r2, r1
 80122b0:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 80122b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122b4:	3301      	adds	r3, #1
 80122b6:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 80122b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122ba:	3301      	adds	r3, #1
 80122bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }

        // Finalize the frame.
        CANARD_ASSERT((frame_offset + 1U) == out.tail->base.frame.payload_size);
 80122be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80122c0:	1c5a      	adds	r2, r3, #1
 80122c2:	697b      	ldr	r3, [r7, #20]
 80122c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80122c6:	429a      	cmp	r2, r3
 80122c8:	d006      	beq.n	80122d8 <txGenerateMultiFrameChain+0x1e0>
 80122ca:	4b29      	ldr	r3, [pc, #164]	@ (8012370 <txGenerateMultiFrameChain+0x278>)
 80122cc:	4a23      	ldr	r2, [pc, #140]	@ (801235c <txGenerateMultiFrameChain+0x264>)
 80122ce:	f240 11d9 	movw	r1, #473	@ 0x1d9
 80122d2:	4823      	ldr	r0, [pc, #140]	@ (8012360 <txGenerateMultiFrameChain+0x268>)
 80122d4:	f001 faea 	bl	80138ac <__assert_func>
        // SonarQube incorrectly detects a buffer overflow here.
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 80122d8:	693a      	ldr	r2, [r7, #16]
 80122da:	697b      	ldr	r3, [r7, #20]
 80122dc:	429a      	cmp	r2, r3
 80122de:	bf0c      	ite	eq
 80122e0:	2301      	moveq	r3, #1
 80122e2:	2300      	movne	r3, #0
 80122e4:	b2d8      	uxtb	r0, r3
 80122e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80122e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122ea:	429a      	cmp	r2, r3
 80122ec:	bf2c      	ite	cs
 80122ee:	2301      	movcs	r3, #1
 80122f0:	2300      	movcc	r3, #0
 80122f2:	b2d9      	uxtb	r1, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 80122f4:	697c      	ldr	r4, [r7, #20]
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 80122f6:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80122fa:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80122fe:	f7ff fd2f 	bl	8011d60 <txMakeTailByte>
 8012302:	4603      	mov	r3, r0
 8012304:	461a      	mov	r2, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 8012306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012308:	4423      	add	r3, r4
 801230a:	3330      	adds	r3, #48	@ 0x30
 801230c:	701a      	strb	r2, [r3, #0]
        toggle = !toggle;
 801230e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8012312:	2b00      	cmp	r3, #0
 8012314:	bf14      	ite	ne
 8012316:	2301      	movne	r3, #1
 8012318:	2300      	moveq	r3, #0
 801231a:	b2db      	uxtb	r3, r3
 801231c:	f083 0301 	eor.w	r3, r3, #1
 8012320:	b2db      	uxtb	r3, r3
 8012322:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8012326:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 801232a:	f003 0301 	and.w	r3, r3, #1
 801232e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    while (offset < payload_size_with_crc)
 8012332:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012336:	429a      	cmp	r2, r3
 8012338:	f4ff af26 	bcc.w	8012188 <txGenerateMultiFrameChain+0x90>
 801233c:	e000      	b.n	8012340 <txGenerateMultiFrameChain+0x248>
            break;
 801233e:	bf00      	nop
    }
    return out;
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	461c      	mov	r4, r3
 8012344:	f107 0310 	add.w	r3, r7, #16
 8012348:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801234c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012350:	68f8      	ldr	r0, [r7, #12]
 8012352:	3744      	adds	r7, #68	@ 0x44
 8012354:	46bd      	mov	sp, r7
 8012356:	bd90      	pop	{r4, r7, pc}
 8012358:	0801839c 	.word	0x0801839c
 801235c:	08019078 	.word	0x08019078
 8012360:	080181d8 	.word	0x080181d8
 8012364:	080184ec 	.word	0x080184ec
 8012368:	08018508 	.word	0x08018508
 801236c:	08018488 	.word	0x08018488
 8012370:	08018530 	.word	0x08018530

08012374 <txPushMultiFrame>:
                                        const CanardMicrosecond deadline_usec,
                                        const uint32_t          can_id,
                                        const CanardTransferID  transfer_id,
                                        const size_t            payload_size,
                                        const void* const       payload)
{
 8012374:	b580      	push	{r7, lr}
 8012376:	b094      	sub	sp, #80	@ 0x50
 8012378:	af06      	add	r7, sp, #24
 801237a:	60f8      	str	r0, [r7, #12]
 801237c:	60b9      	str	r1, [r7, #8]
 801237e:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT((ins != NULL) && (que != NULL));
 8012380:	68bb      	ldr	r3, [r7, #8]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d002      	beq.n	801238c <txPushMultiFrame+0x18>
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	2b00      	cmp	r3, #0
 801238a:	d106      	bne.n	801239a <txPushMultiFrame+0x26>
 801238c:	4b65      	ldr	r3, [pc, #404]	@ (8012524 <txPushMultiFrame+0x1b0>)
 801238e:	4a66      	ldr	r2, [pc, #408]	@ (8012528 <txPushMultiFrame+0x1b4>)
 8012390:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 8012394:	4865      	ldr	r0, [pc, #404]	@ (801252c <txPushMultiFrame+0x1b8>)
 8012396:	f001 fa89 	bl	80138ac <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	2b00      	cmp	r3, #0
 801239e:	d106      	bne.n	80123ae <txPushMultiFrame+0x3a>
 80123a0:	4b63      	ldr	r3, [pc, #396]	@ (8012530 <txPushMultiFrame+0x1bc>)
 80123a2:	4a61      	ldr	r2, [pc, #388]	@ (8012528 <txPushMultiFrame+0x1b4>)
 80123a4:	f240 11ed 	movw	r1, #493	@ 0x1ed
 80123a8:	4860      	ldr	r0, [pc, #384]	@ (801252c <txPushMultiFrame+0x1b8>)
 80123aa:	f001 fa7f 	bl	80138ac <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 80123ae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	429a      	cmp	r2, r3
 80123b4:	d806      	bhi.n	80123c4 <txPushMultiFrame+0x50>
 80123b6:	4b5f      	ldr	r3, [pc, #380]	@ (8012534 <txPushMultiFrame+0x1c0>)
 80123b8:	4a5b      	ldr	r2, [pc, #364]	@ (8012528 <txPushMultiFrame+0x1b4>)
 80123ba:	f44f 71f7 	mov.w	r1, #494	@ 0x1ee
 80123be:	485b      	ldr	r0, [pc, #364]	@ (801252c <txPushMultiFrame+0x1b8>)
 80123c0:	f001 fa74 	bl	80138ac <__assert_func>

    int32_t      out                   = 0;  // The number of frames enqueued or negated error.
 80123c4:	2300      	movs	r3, #0
 80123c6:	637b      	str	r3, [r7, #52]	@ 0x34
    const size_t payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 80123c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123ca:	3302      	adds	r3, #2
 80123cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    const size_t num_frames = ((payload_size_with_crc + presentation_layer_mtu) - 1U) / presentation_layer_mtu;
 80123ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	4413      	add	r3, r2
 80123d4:	1e5a      	subs	r2, r3, #1
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80123dc:	627b      	str	r3, [r7, #36]	@ 0x24
    CANARD_ASSERT(num_frames >= 2);
 80123de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123e0:	2b01      	cmp	r3, #1
 80123e2:	d806      	bhi.n	80123f2 <txPushMultiFrame+0x7e>
 80123e4:	4b54      	ldr	r3, [pc, #336]	@ (8012538 <txPushMultiFrame+0x1c4>)
 80123e6:	4a50      	ldr	r2, [pc, #320]	@ (8012528 <txPushMultiFrame+0x1b4>)
 80123e8:	f240 11f3 	movw	r1, #499	@ 0x1f3
 80123ec:	484f      	ldr	r0, [pc, #316]	@ (801252c <txPushMultiFrame+0x1b8>)
 80123ee:	f001 fa5d 	bl	80138ac <__assert_func>
    if ((que->size + num_frames) <= que->capacity)  // Bail early if we can see that we won't fit anyway.
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	689a      	ldr	r2, [r3, #8]
 80123f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123f8:	441a      	add	r2, r3
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	429a      	cmp	r2, r3
 8012400:	d87b      	bhi.n	80124fa <txPushMultiFrame+0x186>
    {
        const TxChain sq = txGenerateMultiFrameChain(ins,
 8012402:	f107 0010 	add.w	r0, r7, #16
 8012406:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012408:	9305      	str	r3, [sp, #20]
 801240a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801240c:	9304      	str	r3, [sp, #16]
 801240e:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8012412:	9303      	str	r3, [sp, #12]
 8012414:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012416:	9302      	str	r3, [sp, #8]
 8012418:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801241c:	e9cd 2300 	strd	r2, r3, [sp]
 8012420:	687a      	ldr	r2, [r7, #4]
 8012422:	68b9      	ldr	r1, [r7, #8]
 8012424:	f7ff fe68 	bl	80120f8 <txGenerateMultiFrameChain>
                                                     deadline_usec,
                                                     can_id,
                                                     transfer_id,
                                                     payload_size,
                                                     payload);
        if (sq.tail != NULL)
 8012428:	697b      	ldr	r3, [r7, #20]
 801242a:	2b00      	cmp	r3, #0
 801242c:	d051      	beq.n	80124d2 <txPushMultiFrame+0x15e>
        {
            CanardTxQueueItem* next = &sq.head->base;
 801242e:	693b      	ldr	r3, [r7, #16]
 8012430:	633b      	str	r3, [r7, #48]	@ 0x30
            do
            {
                const CanardTreeNode* const res =
                    cavlSearch(&que->root, &next->base, &txAVLPredicate, &avlTrivialFactory);
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	f103 000c 	add.w	r0, r3, #12
 8012438:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801243a:	4b40      	ldr	r3, [pc, #256]	@ (801253c <txPushMultiFrame+0x1c8>)
 801243c:	4a40      	ldr	r2, [pc, #256]	@ (8012540 <txPushMultiFrame+0x1cc>)
 801243e:	f7ff f8f3 	bl	8011628 <cavlSearch>
 8012442:	61f8      	str	r0, [r7, #28]
                (void) res;
                CANARD_ASSERT(res == &next->base);
 8012444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012446:	69fa      	ldr	r2, [r7, #28]
 8012448:	429a      	cmp	r2, r3
 801244a:	d006      	beq.n	801245a <txPushMultiFrame+0xe6>
 801244c:	4b3d      	ldr	r3, [pc, #244]	@ (8012544 <txPushMultiFrame+0x1d0>)
 801244e:	4a36      	ldr	r2, [pc, #216]	@ (8012528 <txPushMultiFrame+0x1b4>)
 8012450:	f240 2105 	movw	r1, #517	@ 0x205
 8012454:	4835      	ldr	r0, [pc, #212]	@ (801252c <txPushMultiFrame+0x1b8>)
 8012456:	f001 fa29 	bl	80138ac <__assert_func>
                CANARD_ASSERT(que->root != NULL);
 801245a:	68fb      	ldr	r3, [r7, #12]
 801245c:	68db      	ldr	r3, [r3, #12]
 801245e:	2b00      	cmp	r3, #0
 8012460:	d106      	bne.n	8012470 <txPushMultiFrame+0xfc>
 8012462:	4b39      	ldr	r3, [pc, #228]	@ (8012548 <txPushMultiFrame+0x1d4>)
 8012464:	4a30      	ldr	r2, [pc, #192]	@ (8012528 <txPushMultiFrame+0x1b4>)
 8012466:	f240 2106 	movw	r1, #518	@ 0x206
 801246a:	4830      	ldr	r0, [pc, #192]	@ (801252c <txPushMultiFrame+0x1b8>)
 801246c:	f001 fa1e 	bl	80138ac <__assert_func>
                next = next->next_in_transfer;
 8012470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012472:	691b      	ldr	r3, [r3, #16]
 8012474:	633b      	str	r3, [r7, #48]	@ 0x30
            } while (next != NULL);
 8012476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012478:	2b00      	cmp	r3, #0
 801247a:	d1da      	bne.n	8012432 <txPushMultiFrame+0xbe>
            CANARD_ASSERT(num_frames == sq.size);
 801247c:	69bb      	ldr	r3, [r7, #24]
 801247e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012480:	429a      	cmp	r2, r3
 8012482:	d006      	beq.n	8012492 <txPushMultiFrame+0x11e>
 8012484:	4b31      	ldr	r3, [pc, #196]	@ (801254c <txPushMultiFrame+0x1d8>)
 8012486:	4a28      	ldr	r2, [pc, #160]	@ (8012528 <txPushMultiFrame+0x1b4>)
 8012488:	f240 2109 	movw	r1, #521	@ 0x209
 801248c:	4827      	ldr	r0, [pc, #156]	@ (801252c <txPushMultiFrame+0x1b8>)
 801248e:	f001 fa0d 	bl	80138ac <__assert_func>
            que->size += sq.size;
 8012492:	68fb      	ldr	r3, [r7, #12]
 8012494:	689a      	ldr	r2, [r3, #8]
 8012496:	69bb      	ldr	r3, [r7, #24]
 8012498:	441a      	add	r2, r3
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	609a      	str	r2, [r3, #8]
            CANARD_ASSERT(que->size <= que->capacity);
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	689a      	ldr	r2, [r3, #8]
 80124a2:	68fb      	ldr	r3, [r7, #12]
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	429a      	cmp	r2, r3
 80124a8:	d906      	bls.n	80124b8 <txPushMultiFrame+0x144>
 80124aa:	4b29      	ldr	r3, [pc, #164]	@ (8012550 <txPushMultiFrame+0x1dc>)
 80124ac:	4a1e      	ldr	r2, [pc, #120]	@ (8012528 <txPushMultiFrame+0x1b4>)
 80124ae:	f240 210b 	movw	r1, #523	@ 0x20b
 80124b2:	481e      	ldr	r0, [pc, #120]	@ (801252c <txPushMultiFrame+0x1b8>)
 80124b4:	f001 f9fa 	bl	80138ac <__assert_func>
            CANARD_ASSERT((sq.size + 0ULL) <= INT32_MAX);  // +0 is to suppress warning.
 80124b8:	69bb      	ldr	r3, [r7, #24]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	da06      	bge.n	80124cc <txPushMultiFrame+0x158>
 80124be:	4b25      	ldr	r3, [pc, #148]	@ (8012554 <txPushMultiFrame+0x1e0>)
 80124c0:	4a19      	ldr	r2, [pc, #100]	@ (8012528 <txPushMultiFrame+0x1b4>)
 80124c2:	f44f 7103 	mov.w	r1, #524	@ 0x20c
 80124c6:	4819      	ldr	r0, [pc, #100]	@ (801252c <txPushMultiFrame+0x1b8>)
 80124c8:	f001 f9f0 	bl	80138ac <__assert_func>
            out = (int32_t) sq.size;
 80124cc:	69bb      	ldr	r3, [r7, #24]
 80124ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80124d0:	e016      	b.n	8012500 <txPushMultiFrame+0x18c>
        }
        else
        {
            out                     = -CANARD_ERROR_OUT_OF_MEMORY;
 80124d2:	f06f 0302 	mvn.w	r3, #2
 80124d6:	637b      	str	r3, [r7, #52]	@ 0x34
            CanardTxQueueItem* head = &sq.head->base;
 80124d8:	693b      	ldr	r3, [r7, #16]
 80124da:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 80124dc:	e009      	b.n	80124f2 <txPushMultiFrame+0x17e>
            {
                CanardTxQueueItem* const next = head->next_in_transfer;
 80124de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124e0:	691b      	ldr	r3, [r3, #16]
 80124e2:	623b      	str	r3, [r7, #32]
                ins->memory_free(ins, head);
 80124e4:	68bb      	ldr	r3, [r7, #8]
 80124e6:	68db      	ldr	r3, [r3, #12]
 80124e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80124ea:	68b8      	ldr	r0, [r7, #8]
 80124ec:	4798      	blx	r3
                head = next;
 80124ee:	6a3b      	ldr	r3, [r7, #32]
 80124f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 80124f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d1f2      	bne.n	80124de <txPushMultiFrame+0x16a>
 80124f8:	e002      	b.n	8012500 <txPushMultiFrame+0x18c>
            }
        }
    }
    else  // We predict that we're going to run out of queue, don't bother serializing the transfer.
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 80124fa:	f06f 0302 	mvn.w	r3, #2
 80124fe:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    CANARD_ASSERT((out < 0) || (out >= 2));
 8012500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012502:	2b00      	cmp	r3, #0
 8012504:	db09      	blt.n	801251a <txPushMultiFrame+0x1a6>
 8012506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012508:	2b01      	cmp	r3, #1
 801250a:	dc06      	bgt.n	801251a <txPushMultiFrame+0x1a6>
 801250c:	4b12      	ldr	r3, [pc, #72]	@ (8012558 <txPushMultiFrame+0x1e4>)
 801250e:	4a06      	ldr	r2, [pc, #24]	@ (8012528 <txPushMultiFrame+0x1b4>)
 8012510:	f240 211f 	movw	r1, #543	@ 0x21f
 8012514:	4805      	ldr	r0, [pc, #20]	@ (801252c <txPushMultiFrame+0x1b8>)
 8012516:	f001 f9c9 	bl	80138ac <__assert_func>
    return out;
 801251a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801251c:	4618      	mov	r0, r3
 801251e:	3738      	adds	r7, #56	@ 0x38
 8012520:	46bd      	mov	sp, r7
 8012522:	bd80      	pop	{r7, pc}
 8012524:	0801856c 	.word	0x0801856c
 8012528:	08019064 	.word	0x08019064
 801252c:	080181d8 	.word	0x080181d8
 8012530:	080184ec 	.word	0x080184ec
 8012534:	08018508 	.word	0x08018508
 8012538:	0801859c 	.word	0x0801859c
 801253c:	08011989 	.word	0x08011989
 8012540:	08011eed 	.word	0x08011eed
 8012544:	080185ac 	.word	0x080185ac
 8012548:	080185c0 	.word	0x080185c0
 801254c:	080185dc 	.word	0x080185dc
 8012550:	080184b8 	.word	0x080184b8
 8012554:	080185f4 	.word	0x080185f4
 8012558:	08018618 	.word	0x08018618

0801255c <rxTryParseFrame>:

/// Returns truth if the frame is valid and parsed successfully. False if the frame is not a valid UAVCAN/CAN frame.
CANARD_PRIVATE bool rxTryParseFrame(const CanardMicrosecond  timestamp_usec,
                                    const CanardFrame* const frame,
                                    RxFrameModel* const      out)
{
 801255c:	b580      	push	{r7, lr}
 801255e:	b088      	sub	sp, #32
 8012560:	af00      	add	r7, sp, #0
 8012562:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8012566:	607a      	str	r2, [r7, #4]
 8012568:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	2b00      	cmp	r3, #0
 801256e:	d106      	bne.n	801257e <rxTryParseFrame+0x22>
 8012570:	4b96      	ldr	r3, [pc, #600]	@ (80127cc <rxTryParseFrame+0x270>)
 8012572:	4a97      	ldr	r2, [pc, #604]	@ (80127d0 <rxTryParseFrame+0x274>)
 8012574:	f240 214e 	movw	r1, #590	@ 0x24e
 8012578:	4896      	ldr	r0, [pc, #600]	@ (80127d4 <rxTryParseFrame+0x278>)
 801257a:	f001 f997 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame->extended_can_id <= CAN_EXT_ID_MASK);
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012586:	d306      	bcc.n	8012596 <rxTryParseFrame+0x3a>
 8012588:	4b93      	ldr	r3, [pc, #588]	@ (80127d8 <rxTryParseFrame+0x27c>)
 801258a:	4a91      	ldr	r2, [pc, #580]	@ (80127d0 <rxTryParseFrame+0x274>)
 801258c:	f240 214f 	movw	r1, #591	@ 0x24f
 8012590:	4890      	ldr	r0, [pc, #576]	@ (80127d4 <rxTryParseFrame+0x278>)
 8012592:	f001 f98b 	bl	80138ac <__assert_func>
    CANARD_ASSERT(out != NULL);
 8012596:	683b      	ldr	r3, [r7, #0]
 8012598:	2b00      	cmp	r3, #0
 801259a:	d106      	bne.n	80125aa <rxTryParseFrame+0x4e>
 801259c:	4b8f      	ldr	r3, [pc, #572]	@ (80127dc <rxTryParseFrame+0x280>)
 801259e:	4a8c      	ldr	r2, [pc, #560]	@ (80127d0 <rxTryParseFrame+0x274>)
 80125a0:	f44f 7114 	mov.w	r1, #592	@ 0x250
 80125a4:	488b      	ldr	r0, [pc, #556]	@ (80127d4 <rxTryParseFrame+0x278>)
 80125a6:	f001 f981 	bl	80138ac <__assert_func>
    bool valid = false;
 80125aa:	2300      	movs	r3, #0
 80125ac:	77fb      	strb	r3, [r7, #31]
    if (frame->payload_size > 0)
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	685b      	ldr	r3, [r3, #4]
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	f000 8105 	beq.w	80127c2 <rxTryParseFrame+0x266>
    {
        CANARD_ASSERT(frame->payload != NULL);
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	689b      	ldr	r3, [r3, #8]
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d106      	bne.n	80125ce <rxTryParseFrame+0x72>
 80125c0:	4b87      	ldr	r3, [pc, #540]	@ (80127e0 <rxTryParseFrame+0x284>)
 80125c2:	4a83      	ldr	r2, [pc, #524]	@ (80127d0 <rxTryParseFrame+0x274>)
 80125c4:	f44f 7115 	mov.w	r1, #596	@ 0x254
 80125c8:	4882      	ldr	r0, [pc, #520]	@ (80127d4 <rxTryParseFrame+0x278>)
 80125ca:	f001 f96f 	bl	80138ac <__assert_func>
        out->timestamp_usec = timestamp_usec;
 80125ce:	6839      	ldr	r1, [r7, #0]
 80125d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80125d4:	e9c1 2300 	strd	r2, r3, [r1]

        // CAN ID parsing.
        const uint32_t can_id = frame->extended_can_id;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	61bb      	str	r3, [r7, #24]
        out->priority         = (CanardPriority) ((can_id >> OFFSET_PRIORITY) & CANARD_PRIORITY_MAX);
 80125de:	69bb      	ldr	r3, [r7, #24]
 80125e0:	0e9b      	lsrs	r3, r3, #26
 80125e2:	b2db      	uxtb	r3, r3
 80125e4:	f003 0307 	and.w	r3, r3, #7
 80125e8:	b2da      	uxtb	r2, r3
 80125ea:	683b      	ldr	r3, [r7, #0]
 80125ec:	721a      	strb	r2, [r3, #8]
        out->source_node_id   = (CanardNodeID) (can_id & CANARD_NODE_ID_MAX);
 80125ee:	69bb      	ldr	r3, [r7, #24]
 80125f0:	b2db      	uxtb	r3, r3
 80125f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80125f6:	b2da      	uxtb	r2, r3
 80125f8:	683b      	ldr	r3, [r7, #0]
 80125fa:	731a      	strb	r2, [r3, #12]
        if (0 == (can_id & FLAG_SERVICE_NOT_MESSAGE))
 80125fc:	69bb      	ldr	r3, [r7, #24]
 80125fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012602:	2b00      	cmp	r3, #0
 8012604:	d128      	bne.n	8012658 <rxTryParseFrame+0xfc>
        {
            out->transfer_kind = CanardTransferKindMessage;
 8012606:	683b      	ldr	r3, [r7, #0]
 8012608:	2200      	movs	r2, #0
 801260a:	725a      	strb	r2, [r3, #9]
            out->port_id       = (CanardPortID) ((can_id >> OFFSET_SUBJECT_ID) & CANARD_SUBJECT_ID_MAX);
 801260c:	69bb      	ldr	r3, [r7, #24]
 801260e:	0a1b      	lsrs	r3, r3, #8
 8012610:	b29b      	uxth	r3, r3
 8012612:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012616:	b29a      	uxth	r2, r3
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	815a      	strh	r2, [r3, #10]
            if ((can_id & FLAG_ANONYMOUS_MESSAGE) != 0)
 801261c:	69bb      	ldr	r3, [r7, #24]
 801261e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8012622:	2b00      	cmp	r3, #0
 8012624:	d002      	beq.n	801262c <rxTryParseFrame+0xd0>
            {
                out->source_node_id = CANARD_NODE_ID_UNSET;
 8012626:	683b      	ldr	r3, [r7, #0]
 8012628:	22ff      	movs	r2, #255	@ 0xff
 801262a:	731a      	strb	r2, [r3, #12]
            }
            out->destination_node_id = CANARD_NODE_ID_UNSET;
 801262c:	683b      	ldr	r3, [r7, #0]
 801262e:	22ff      	movs	r2, #255	@ 0xff
 8012630:	735a      	strb	r2, [r3, #13]
            // Reserved bits may be unreserved in the future.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (0 == (can_id & FLAG_RESERVED_07));
 8012632:	69bb      	ldr	r3, [r7, #24]
 8012634:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012638:	2b00      	cmp	r3, #0
 801263a:	d106      	bne.n	801264a <rxTryParseFrame+0xee>
 801263c:	69bb      	ldr	r3, [r7, #24]
 801263e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012642:	2b00      	cmp	r3, #0
 8012644:	d101      	bne.n	801264a <rxTryParseFrame+0xee>
 8012646:	2301      	movs	r3, #1
 8012648:	e000      	b.n	801264c <rxTryParseFrame+0xf0>
 801264a:	2300      	movs	r3, #0
 801264c:	77fb      	strb	r3, [r7, #31]
 801264e:	7ffb      	ldrb	r3, [r7, #31]
 8012650:	f003 0301 	and.w	r3, r3, #1
 8012654:	77fb      	strb	r3, [r7, #31]
 8012656:	e02c      	b.n	80126b2 <rxTryParseFrame+0x156>
        }
        else
        {
            out->transfer_kind =
                ((can_id & FLAG_REQUEST_NOT_RESPONSE) != 0) ? CanardTransferKindRequest : CanardTransferKindResponse;
 8012658:	69bb      	ldr	r3, [r7, #24]
 801265a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801265e:	2b00      	cmp	r3, #0
 8012660:	d001      	beq.n	8012666 <rxTryParseFrame+0x10a>
 8012662:	2202      	movs	r2, #2
 8012664:	e000      	b.n	8012668 <rxTryParseFrame+0x10c>
 8012666:	2201      	movs	r2, #1
            out->transfer_kind =
 8012668:	683b      	ldr	r3, [r7, #0]
 801266a:	725a      	strb	r2, [r3, #9]
            out->port_id             = (CanardPortID) ((can_id >> OFFSET_SERVICE_ID) & CANARD_SERVICE_ID_MAX);
 801266c:	69bb      	ldr	r3, [r7, #24]
 801266e:	0b9b      	lsrs	r3, r3, #14
 8012670:	b29b      	uxth	r3, r3
 8012672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012676:	b29a      	uxth	r2, r3
 8012678:	683b      	ldr	r3, [r7, #0]
 801267a:	815a      	strh	r2, [r3, #10]
            out->destination_node_id = (CanardNodeID) ((can_id >> OFFSET_DST_NODE_ID) & CANARD_NODE_ID_MAX);
 801267c:	69bb      	ldr	r3, [r7, #24]
 801267e:	09db      	lsrs	r3, r3, #7
 8012680:	b2db      	uxtb	r3, r3
 8012682:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012686:	b2da      	uxtb	r2, r3
 8012688:	683b      	ldr	r3, [r7, #0]
 801268a:	735a      	strb	r2, [r3, #13]
            // The reserved bit may be unreserved in the future. It may be used to extend the service-ID to 10 bits.
            // Per Specification, source cannot be the same as the destination.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (out->source_node_id != out->destination_node_id);
 801268c:	69bb      	ldr	r3, [r7, #24]
 801268e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012692:	2b00      	cmp	r3, #0
 8012694:	d107      	bne.n	80126a6 <rxTryParseFrame+0x14a>
 8012696:	683b      	ldr	r3, [r7, #0]
 8012698:	7b1a      	ldrb	r2, [r3, #12]
 801269a:	683b      	ldr	r3, [r7, #0]
 801269c:	7b5b      	ldrb	r3, [r3, #13]
 801269e:	429a      	cmp	r2, r3
 80126a0:	d001      	beq.n	80126a6 <rxTryParseFrame+0x14a>
 80126a2:	2301      	movs	r3, #1
 80126a4:	e000      	b.n	80126a8 <rxTryParseFrame+0x14c>
 80126a6:	2300      	movs	r3, #0
 80126a8:	77fb      	strb	r3, [r7, #31]
 80126aa:	7ffb      	ldrb	r3, [r7, #31]
 80126ac:	f003 0301 	and.w	r3, r3, #1
 80126b0:	77fb      	strb	r3, [r7, #31]
        }

        // Payload parsing.
        out->payload_size = frame->payload_size - 1U;  // Cut off the tail byte.
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	685b      	ldr	r3, [r3, #4]
 80126b6:	1e5a      	subs	r2, r3, #1
 80126b8:	683b      	ldr	r3, [r7, #0]
 80126ba:	615a      	str	r2, [r3, #20]
        out->payload      = frame->payload;
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	689a      	ldr	r2, [r3, #8]
 80126c0:	683b      	ldr	r3, [r7, #0]
 80126c2:	619a      	str	r2, [r3, #24]

        // Tail byte parsing.
        // Intentional violation of MISRA: pointer arithmetics is required to locate the tail byte. Unavoidable.
        const uint8_t tail     = *(((const uint8_t*) out->payload) + out->payload_size);  // NOSONAR
 80126c4:	683b      	ldr	r3, [r7, #0]
 80126c6:	699a      	ldr	r2, [r3, #24]
 80126c8:	683b      	ldr	r3, [r7, #0]
 80126ca:	695b      	ldr	r3, [r3, #20]
 80126cc:	4413      	add	r3, r2
 80126ce:	781b      	ldrb	r3, [r3, #0]
 80126d0:	75fb      	strb	r3, [r7, #23]
        out->transfer_id       = tail & CANARD_TRANSFER_ID_MAX;
 80126d2:	7dfb      	ldrb	r3, [r7, #23]
 80126d4:	f003 031f 	and.w	r3, r3, #31
 80126d8:	b2da      	uxtb	r2, r3
 80126da:	683b      	ldr	r3, [r7, #0]
 80126dc:	739a      	strb	r2, [r3, #14]
        out->start_of_transfer = ((tail & TAIL_START_OF_TRANSFER) != 0);
 80126de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80126e2:	b2db      	uxtb	r3, r3
 80126e4:	09db      	lsrs	r3, r3, #7
 80126e6:	b2da      	uxtb	r2, r3
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	73da      	strb	r2, [r3, #15]
        out->end_of_transfer   = ((tail & TAIL_END_OF_TRANSFER) != 0);
 80126ec:	7dfb      	ldrb	r3, [r7, #23]
 80126ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	bf14      	ite	ne
 80126f6:	2301      	movne	r3, #1
 80126f8:	2300      	moveq	r3, #0
 80126fa:	b2da      	uxtb	r2, r3
 80126fc:	683b      	ldr	r3, [r7, #0]
 80126fe:	741a      	strb	r2, [r3, #16]
        out->toggle            = ((tail & TAIL_TOGGLE) != 0);
 8012700:	7dfb      	ldrb	r3, [r7, #23]
 8012702:	f003 0320 	and.w	r3, r3, #32
 8012706:	2b00      	cmp	r3, #0
 8012708:	bf14      	ite	ne
 801270a:	2301      	movne	r3, #1
 801270c:	2300      	moveq	r3, #0
 801270e:	b2da      	uxtb	r2, r3
 8012710:	683b      	ldr	r3, [r7, #0]
 8012712:	745a      	strb	r2, [r3, #17]

        // Final validation.
        // Protocol version check: if SOT is set, then the toggle shall also be set.
        valid = valid && ((!out->start_of_transfer) || (INITIAL_TOGGLE_STATE == out->toggle));
 8012714:	7ffb      	ldrb	r3, [r7, #31]
 8012716:	2b00      	cmp	r3, #0
 8012718:	d00c      	beq.n	8012734 <rxTryParseFrame+0x1d8>
 801271a:	683b      	ldr	r3, [r7, #0]
 801271c:	7bdb      	ldrb	r3, [r3, #15]
 801271e:	f083 0301 	eor.w	r3, r3, #1
 8012722:	b2db      	uxtb	r3, r3
 8012724:	2b00      	cmp	r3, #0
 8012726:	d103      	bne.n	8012730 <rxTryParseFrame+0x1d4>
 8012728:	683b      	ldr	r3, [r7, #0]
 801272a:	7c5b      	ldrb	r3, [r3, #17]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d001      	beq.n	8012734 <rxTryParseFrame+0x1d8>
 8012730:	2301      	movs	r3, #1
 8012732:	e000      	b.n	8012736 <rxTryParseFrame+0x1da>
 8012734:	2300      	movs	r3, #0
 8012736:	77fb      	strb	r3, [r7, #31]
 8012738:	7ffb      	ldrb	r3, [r7, #31]
 801273a:	f003 0301 	and.w	r3, r3, #1
 801273e:	77fb      	strb	r3, [r7, #31]
        // Anonymous transfers can be only single-frame transfers.
        valid = valid &&
 8012740:	7ffb      	ldrb	r3, [r7, #31]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d00d      	beq.n	8012762 <rxTryParseFrame+0x206>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 8012746:	683b      	ldr	r3, [r7, #0]
 8012748:	7bdb      	ldrb	r3, [r3, #15]
        valid = valid &&
 801274a:	2b00      	cmp	r3, #0
 801274c:	d003      	beq.n	8012756 <rxTryParseFrame+0x1fa>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 801274e:	683b      	ldr	r3, [r7, #0]
 8012750:	7c1b      	ldrb	r3, [r3, #16]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d103      	bne.n	801275e <rxTryParseFrame+0x202>
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	7b1b      	ldrb	r3, [r3, #12]
 801275a:	2bff      	cmp	r3, #255	@ 0xff
 801275c:	d001      	beq.n	8012762 <rxTryParseFrame+0x206>
        valid = valid &&
 801275e:	2301      	movs	r3, #1
 8012760:	e000      	b.n	8012764 <rxTryParseFrame+0x208>
 8012762:	2300      	movs	r3, #0
 8012764:	77fb      	strb	r3, [r7, #31]
 8012766:	7ffb      	ldrb	r3, [r7, #31]
 8012768:	f003 0301 	and.w	r3, r3, #1
 801276c:	77fb      	strb	r3, [r7, #31]
        // Non-last frames of a multi-frame transfer shall utilize the MTU fully.
        valid = valid && ((out->payload_size >= MFT_NON_LAST_FRAME_PAYLOAD_MIN) || out->end_of_transfer);
 801276e:	7ffb      	ldrb	r3, [r7, #31]
 8012770:	2b00      	cmp	r3, #0
 8012772:	d009      	beq.n	8012788 <rxTryParseFrame+0x22c>
 8012774:	683b      	ldr	r3, [r7, #0]
 8012776:	695b      	ldr	r3, [r3, #20]
 8012778:	2b06      	cmp	r3, #6
 801277a:	d803      	bhi.n	8012784 <rxTryParseFrame+0x228>
 801277c:	683b      	ldr	r3, [r7, #0]
 801277e:	7c1b      	ldrb	r3, [r3, #16]
 8012780:	2b00      	cmp	r3, #0
 8012782:	d001      	beq.n	8012788 <rxTryParseFrame+0x22c>
 8012784:	2301      	movs	r3, #1
 8012786:	e000      	b.n	801278a <rxTryParseFrame+0x22e>
 8012788:	2300      	movs	r3, #0
 801278a:	77fb      	strb	r3, [r7, #31]
 801278c:	7ffb      	ldrb	r3, [r7, #31]
 801278e:	f003 0301 	and.w	r3, r3, #1
 8012792:	77fb      	strb	r3, [r7, #31]
        // A frame that is a part of a multi-frame transfer cannot be empty (tail byte not included).
        valid = valid && ((out->payload_size > 0) || (out->start_of_transfer && out->end_of_transfer));
 8012794:	7ffb      	ldrb	r3, [r7, #31]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d00d      	beq.n	80127b6 <rxTryParseFrame+0x25a>
 801279a:	683b      	ldr	r3, [r7, #0]
 801279c:	695b      	ldr	r3, [r3, #20]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d107      	bne.n	80127b2 <rxTryParseFrame+0x256>
 80127a2:	683b      	ldr	r3, [r7, #0]
 80127a4:	7bdb      	ldrb	r3, [r3, #15]
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d005      	beq.n	80127b6 <rxTryParseFrame+0x25a>
 80127aa:	683b      	ldr	r3, [r7, #0]
 80127ac:	7c1b      	ldrb	r3, [r3, #16]
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d001      	beq.n	80127b6 <rxTryParseFrame+0x25a>
 80127b2:	2301      	movs	r3, #1
 80127b4:	e000      	b.n	80127b8 <rxTryParseFrame+0x25c>
 80127b6:	2300      	movs	r3, #0
 80127b8:	77fb      	strb	r3, [r7, #31]
 80127ba:	7ffb      	ldrb	r3, [r7, #31]
 80127bc:	f003 0301 	and.w	r3, r3, #1
 80127c0:	77fb      	strb	r3, [r7, #31]
    }
    return valid;
 80127c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80127c4:	4618      	mov	r0, r3
 80127c6:	3720      	adds	r7, #32
 80127c8:	46bd      	mov	sp, r7
 80127ca:	bd80      	pop	{r7, pc}
 80127cc:	08018630 	.word	0x08018630
 80127d0:	080190b4 	.word	0x080190b4
 80127d4:	080181d8 	.word	0x080181d8
 80127d8:	08018648 	.word	0x08018648
 80127dc:	08018678 	.word	0x08018678
 80127e0:	0801868c 	.word	0x0801868c

080127e4 <rxInitTransferMetadataFromFrame>:

CANARD_PRIVATE void rxInitTransferMetadataFromFrame(const RxFrameModel* const     frame,
                                                    CanardTransferMetadata* const out_transfer)
{
 80127e4:	b580      	push	{r7, lr}
 80127e6:	b082      	sub	sp, #8
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	6078      	str	r0, [r7, #4]
 80127ec:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d106      	bne.n	8012802 <rxInitTransferMetadataFromFrame+0x1e>
 80127f4:	4b19      	ldr	r3, [pc, #100]	@ (801285c <rxInitTransferMetadataFromFrame+0x78>)
 80127f6:	4a1a      	ldr	r2, [pc, #104]	@ (8012860 <rxInitTransferMetadataFromFrame+0x7c>)
 80127f8:	f240 218f 	movw	r1, #655	@ 0x28f
 80127fc:	4819      	ldr	r0, [pc, #100]	@ (8012864 <rxInitTransferMetadataFromFrame+0x80>)
 80127fe:	f001 f855 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	699b      	ldr	r3, [r3, #24]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d106      	bne.n	8012818 <rxInitTransferMetadataFromFrame+0x34>
 801280a:	4b17      	ldr	r3, [pc, #92]	@ (8012868 <rxInitTransferMetadataFromFrame+0x84>)
 801280c:	4a14      	ldr	r2, [pc, #80]	@ (8012860 <rxInitTransferMetadataFromFrame+0x7c>)
 801280e:	f44f 7124 	mov.w	r1, #656	@ 0x290
 8012812:	4814      	ldr	r0, [pc, #80]	@ (8012864 <rxInitTransferMetadataFromFrame+0x80>)
 8012814:	f001 f84a 	bl	80138ac <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8012818:	683b      	ldr	r3, [r7, #0]
 801281a:	2b00      	cmp	r3, #0
 801281c:	d106      	bne.n	801282c <rxInitTransferMetadataFromFrame+0x48>
 801281e:	4b13      	ldr	r3, [pc, #76]	@ (801286c <rxInitTransferMetadataFromFrame+0x88>)
 8012820:	4a0f      	ldr	r2, [pc, #60]	@ (8012860 <rxInitTransferMetadataFromFrame+0x7c>)
 8012822:	f240 2191 	movw	r1, #657	@ 0x291
 8012826:	480f      	ldr	r0, [pc, #60]	@ (8012864 <rxInitTransferMetadataFromFrame+0x80>)
 8012828:	f001 f840 	bl	80138ac <__assert_func>
    out_transfer->priority       = frame->priority;
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	7a1a      	ldrb	r2, [r3, #8]
 8012830:	683b      	ldr	r3, [r7, #0]
 8012832:	701a      	strb	r2, [r3, #0]
    out_transfer->transfer_kind  = frame->transfer_kind;
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	7a5a      	ldrb	r2, [r3, #9]
 8012838:	683b      	ldr	r3, [r7, #0]
 801283a:	705a      	strb	r2, [r3, #1]
    out_transfer->port_id        = frame->port_id;
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	895a      	ldrh	r2, [r3, #10]
 8012840:	683b      	ldr	r3, [r7, #0]
 8012842:	805a      	strh	r2, [r3, #2]
    out_transfer->remote_node_id = frame->source_node_id;
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	7b1a      	ldrb	r2, [r3, #12]
 8012848:	683b      	ldr	r3, [r7, #0]
 801284a:	711a      	strb	r2, [r3, #4]
    out_transfer->transfer_id    = frame->transfer_id;
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	7b9a      	ldrb	r2, [r3, #14]
 8012850:	683b      	ldr	r3, [r7, #0]
 8012852:	715a      	strb	r2, [r3, #5]
}
 8012854:	bf00      	nop
 8012856:	3708      	adds	r7, #8
 8012858:	46bd      	mov	sp, r7
 801285a:	bd80      	pop	{r7, pc}
 801285c:	08018630 	.word	0x08018630
 8012860:	08019148 	.word	0x08019148
 8012864:	080181d8 	.word	0x080181d8
 8012868:	0801868c 	.word	0x0801868c
 801286c:	080186ac 	.word	0x080186ac

08012870 <rxComputeTransferIDDifference>:

/// The implementation is borrowed from the Specification.
CANARD_PRIVATE uint8_t rxComputeTransferIDDifference(const uint8_t a, const uint8_t b)
{
 8012870:	b580      	push	{r7, lr}
 8012872:	b084      	sub	sp, #16
 8012874:	af00      	add	r7, sp, #0
 8012876:	4603      	mov	r3, r0
 8012878:	460a      	mov	r2, r1
 801287a:	71fb      	strb	r3, [r7, #7]
 801287c:	4613      	mov	r3, r2
 801287e:	71bb      	strb	r3, [r7, #6]
    CANARD_ASSERT(a <= CANARD_TRANSFER_ID_MAX);
 8012880:	79fb      	ldrb	r3, [r7, #7]
 8012882:	2b1f      	cmp	r3, #31
 8012884:	d906      	bls.n	8012894 <rxComputeTransferIDDifference+0x24>
 8012886:	4b15      	ldr	r3, [pc, #84]	@ (80128dc <rxComputeTransferIDDifference+0x6c>)
 8012888:	4a15      	ldr	r2, [pc, #84]	@ (80128e0 <rxComputeTransferIDDifference+0x70>)
 801288a:	f44f 7127 	mov.w	r1, #668	@ 0x29c
 801288e:	4815      	ldr	r0, [pc, #84]	@ (80128e4 <rxComputeTransferIDDifference+0x74>)
 8012890:	f001 f80c 	bl	80138ac <__assert_func>
    CANARD_ASSERT(b <= CANARD_TRANSFER_ID_MAX);
 8012894:	79bb      	ldrb	r3, [r7, #6]
 8012896:	2b1f      	cmp	r3, #31
 8012898:	d906      	bls.n	80128a8 <rxComputeTransferIDDifference+0x38>
 801289a:	4b13      	ldr	r3, [pc, #76]	@ (80128e8 <rxComputeTransferIDDifference+0x78>)
 801289c:	4a10      	ldr	r2, [pc, #64]	@ (80128e0 <rxComputeTransferIDDifference+0x70>)
 801289e:	f240 219d 	movw	r1, #669	@ 0x29d
 80128a2:	4810      	ldr	r0, [pc, #64]	@ (80128e4 <rxComputeTransferIDDifference+0x74>)
 80128a4:	f001 f802 	bl	80138ac <__assert_func>
    int16_t diff = (int16_t) (((int16_t) a) - ((int16_t) b));
 80128a8:	79fb      	ldrb	r3, [r7, #7]
 80128aa:	b29a      	uxth	r2, r3
 80128ac:	79bb      	ldrb	r3, [r7, #6]
 80128ae:	b29b      	uxth	r3, r3
 80128b0:	1ad3      	subs	r3, r2, r3
 80128b2:	b29b      	uxth	r3, r3
 80128b4:	81fb      	strh	r3, [r7, #14]
    if (diff < 0)
 80128b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	da07      	bge.n	80128ce <rxComputeTransferIDDifference+0x5e>
    {
        const uint8_t modulo = 1U << CANARD_TRANSFER_ID_BIT_LENGTH;
 80128be:	2320      	movs	r3, #32
 80128c0:	737b      	strb	r3, [r7, #13]
        diff                 = (int16_t) (diff + (int16_t) modulo);
 80128c2:	7b7b      	ldrb	r3, [r7, #13]
 80128c4:	b29a      	uxth	r2, r3
 80128c6:	89fb      	ldrh	r3, [r7, #14]
 80128c8:	4413      	add	r3, r2
 80128ca:	b29b      	uxth	r3, r3
 80128cc:	81fb      	strh	r3, [r7, #14]
    }
    return (uint8_t) diff;
 80128ce:	89fb      	ldrh	r3, [r7, #14]
 80128d0:	b2db      	uxtb	r3, r3
}
 80128d2:	4618      	mov	r0, r3
 80128d4:	3710      	adds	r7, #16
 80128d6:	46bd      	mov	sp, r7
 80128d8:	bd80      	pop	{r7, pc}
 80128da:	bf00      	nop
 80128dc:	080186c8 	.word	0x080186c8
 80128e0:	080190e4 	.word	0x080190e4
 80128e4:	080181d8 	.word	0x080181d8
 80128e8:	080186e0 	.word	0x080186e0

080128ec <rxSessionWritePayload>:
CANARD_PRIVATE int8_t rxSessionWritePayload(CanardInstance* const          ins,
                                            CanardInternalRxSession* const rxs,
                                            const size_t                   extent,
                                            const size_t                   payload_size,
                                            const void* const              payload)
{
 80128ec:	b580      	push	{r7, lr}
 80128ee:	b086      	sub	sp, #24
 80128f0:	af00      	add	r7, sp, #0
 80128f2:	60f8      	str	r0, [r7, #12]
 80128f4:	60b9      	str	r1, [r7, #8]
 80128f6:	607a      	str	r2, [r7, #4]
 80128f8:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d106      	bne.n	801290e <rxSessionWritePayload+0x22>
 8012900:	4b67      	ldr	r3, [pc, #412]	@ (8012aa0 <rxSessionWritePayload+0x1b4>)
 8012902:	4a68      	ldr	r2, [pc, #416]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012904:	f240 21ad 	movw	r1, #685	@ 0x2ad
 8012908:	4867      	ldr	r0, [pc, #412]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 801290a:	f000 ffcf 	bl	80138ac <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 801290e:	68bb      	ldr	r3, [r7, #8]
 8012910:	2b00      	cmp	r3, #0
 8012912:	d106      	bne.n	8012922 <rxSessionWritePayload+0x36>
 8012914:	4b65      	ldr	r3, [pc, #404]	@ (8012aac <rxSessionWritePayload+0x1c0>)
 8012916:	4a63      	ldr	r2, [pc, #396]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012918:	f240 21ae 	movw	r1, #686	@ 0x2ae
 801291c:	4862      	ldr	r0, [pc, #392]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 801291e:	f000 ffc5 	bl	80138ac <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 8012922:	6a3b      	ldr	r3, [r7, #32]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d109      	bne.n	801293c <rxSessionWritePayload+0x50>
 8012928:	683b      	ldr	r3, [r7, #0]
 801292a:	2b00      	cmp	r3, #0
 801292c:	d006      	beq.n	801293c <rxSessionWritePayload+0x50>
 801292e:	4b60      	ldr	r3, [pc, #384]	@ (8012ab0 <rxSessionWritePayload+0x1c4>)
 8012930:	4a5c      	ldr	r2, [pc, #368]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012932:	f240 21af 	movw	r1, #687	@ 0x2af
 8012936:	485c      	ldr	r0, [pc, #368]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 8012938:	f000 ffb8 	bl	80138ac <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= extent);  // This invariant is enforced by the subscription logic.
 801293c:	68bb      	ldr	r3, [r7, #8]
 801293e:	68db      	ldr	r3, [r3, #12]
 8012940:	687a      	ldr	r2, [r7, #4]
 8012942:	429a      	cmp	r2, r3
 8012944:	d206      	bcs.n	8012954 <rxSessionWritePayload+0x68>
 8012946:	4b5b      	ldr	r3, [pc, #364]	@ (8012ab4 <rxSessionWritePayload+0x1c8>)
 8012948:	4a56      	ldr	r2, [pc, #344]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 801294a:	f44f 712c 	mov.w	r1, #688	@ 0x2b0
 801294e:	4856      	ldr	r0, [pc, #344]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 8012950:	f000 ffac 	bl	80138ac <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= rxs->total_payload_size);
 8012954:	68bb      	ldr	r3, [r7, #8]
 8012956:	68da      	ldr	r2, [r3, #12]
 8012958:	68bb      	ldr	r3, [r7, #8]
 801295a:	689b      	ldr	r3, [r3, #8]
 801295c:	429a      	cmp	r2, r3
 801295e:	d906      	bls.n	801296e <rxSessionWritePayload+0x82>
 8012960:	4b55      	ldr	r3, [pc, #340]	@ (8012ab8 <rxSessionWritePayload+0x1cc>)
 8012962:	4a50      	ldr	r2, [pc, #320]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012964:	f240 21b1 	movw	r1, #689	@ 0x2b1
 8012968:	484f      	ldr	r0, [pc, #316]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 801296a:	f000 ff9f 	bl	80138ac <__assert_func>

    rxs->total_payload_size += payload_size;
 801296e:	68bb      	ldr	r3, [r7, #8]
 8012970:	689a      	ldr	r2, [r3, #8]
 8012972:	683b      	ldr	r3, [r7, #0]
 8012974:	441a      	add	r2, r3
 8012976:	68bb      	ldr	r3, [r7, #8]
 8012978:	609a      	str	r2, [r3, #8]

    // Allocate the payload lazily, as late as possible.
    if ((NULL == rxs->payload) && (extent > 0U))
 801297a:	68bb      	ldr	r3, [r7, #8]
 801297c:	691b      	ldr	r3, [r3, #16]
 801297e:	2b00      	cmp	r3, #0
 8012980:	d115      	bne.n	80129ae <rxSessionWritePayload+0xc2>
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d012      	beq.n	80129ae <rxSessionWritePayload+0xc2>
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 8012988:	68bb      	ldr	r3, [r7, #8]
 801298a:	68db      	ldr	r3, [r3, #12]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d006      	beq.n	801299e <rxSessionWritePayload+0xb2>
 8012990:	4b4a      	ldr	r3, [pc, #296]	@ (8012abc <rxSessionWritePayload+0x1d0>)
 8012992:	4a44      	ldr	r2, [pc, #272]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012994:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8012998:	4843      	ldr	r0, [pc, #268]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 801299a:	f000 ff87 	bl	80138ac <__assert_func>
        rxs->payload = ins->memory_allocate(ins, extent);
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	689b      	ldr	r3, [r3, #8]
 80129a2:	6879      	ldr	r1, [r7, #4]
 80129a4:	68f8      	ldr	r0, [r7, #12]
 80129a6:	4798      	blx	r3
 80129a8:	4602      	mov	r2, r0
 80129aa:	68bb      	ldr	r3, [r7, #8]
 80129ac:	611a      	str	r2, [r3, #16]
    }

    int8_t out = 0;
 80129ae:	2300      	movs	r3, #0
 80129b0:	75fb      	strb	r3, [r7, #23]
    if (rxs->payload != NULL)
 80129b2:	68bb      	ldr	r3, [r7, #8]
 80129b4:	691b      	ldr	r3, [r3, #16]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d04e      	beq.n	8012a58 <rxSessionWritePayload+0x16c>
    {
        // Copy the payload into the contiguous buffer. Apply the implicit truncation rule if necessary.
        size_t bytes_to_copy = payload_size;
 80129ba:	683b      	ldr	r3, [r7, #0]
 80129bc:	613b      	str	r3, [r7, #16]
        if ((rxs->payload_size + bytes_to_copy) > extent)
 80129be:	68bb      	ldr	r3, [r7, #8]
 80129c0:	68da      	ldr	r2, [r3, #12]
 80129c2:	693b      	ldr	r3, [r7, #16]
 80129c4:	4413      	add	r3, r2
 80129c6:	687a      	ldr	r2, [r7, #4]
 80129c8:	429a      	cmp	r2, r3
 80129ca:	d229      	bcs.n	8012a20 <rxSessionWritePayload+0x134>
        {
            CANARD_ASSERT(rxs->payload_size <= extent);
 80129cc:	68bb      	ldr	r3, [r7, #8]
 80129ce:	68db      	ldr	r3, [r3, #12]
 80129d0:	687a      	ldr	r2, [r7, #4]
 80129d2:	429a      	cmp	r2, r3
 80129d4:	d206      	bcs.n	80129e4 <rxSessionWritePayload+0xf8>
 80129d6:	4b37      	ldr	r3, [pc, #220]	@ (8012ab4 <rxSessionWritePayload+0x1c8>)
 80129d8:	4a32      	ldr	r2, [pc, #200]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 80129da:	f240 21c3 	movw	r1, #707	@ 0x2c3
 80129de:	4832      	ldr	r0, [pc, #200]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 80129e0:	f000 ff64 	bl	80138ac <__assert_func>
            bytes_to_copy = extent - rxs->payload_size;
 80129e4:	68bb      	ldr	r3, [r7, #8]
 80129e6:	68db      	ldr	r3, [r3, #12]
 80129e8:	687a      	ldr	r2, [r7, #4]
 80129ea:	1ad3      	subs	r3, r2, r3
 80129ec:	613b      	str	r3, [r7, #16]
            CANARD_ASSERT((rxs->payload_size + bytes_to_copy) == extent);
 80129ee:	68bb      	ldr	r3, [r7, #8]
 80129f0:	68da      	ldr	r2, [r3, #12]
 80129f2:	693b      	ldr	r3, [r7, #16]
 80129f4:	4413      	add	r3, r2
 80129f6:	687a      	ldr	r2, [r7, #4]
 80129f8:	429a      	cmp	r2, r3
 80129fa:	d006      	beq.n	8012a0a <rxSessionWritePayload+0x11e>
 80129fc:	4b30      	ldr	r3, [pc, #192]	@ (8012ac0 <rxSessionWritePayload+0x1d4>)
 80129fe:	4a29      	ldr	r2, [pc, #164]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012a00:	f240 21c5 	movw	r1, #709	@ 0x2c5
 8012a04:	4828      	ldr	r0, [pc, #160]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 8012a06:	f000 ff51 	bl	80138ac <__assert_func>
            CANARD_ASSERT(bytes_to_copy < payload_size);
 8012a0a:	693a      	ldr	r2, [r7, #16]
 8012a0c:	683b      	ldr	r3, [r7, #0]
 8012a0e:	429a      	cmp	r2, r3
 8012a10:	d306      	bcc.n	8012a20 <rxSessionWritePayload+0x134>
 8012a12:	4b2c      	ldr	r3, [pc, #176]	@ (8012ac4 <rxSessionWritePayload+0x1d8>)
 8012a14:	4a23      	ldr	r2, [pc, #140]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012a16:	f240 21c6 	movw	r1, #710	@ 0x2c6
 8012a1a:	4823      	ldr	r0, [pc, #140]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 8012a1c:	f000 ff46 	bl	80138ac <__assert_func>
        // the other one is the search of the matching subscription state.
        // Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
        // Intentional violation of MISRA: indexing on a pointer. This is done to avoid pointer arithmetics.
        // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memcpy(&rxs->payload[rxs->payload_size], payload, bytes_to_copy);  // NOLINT NOSONAR
 8012a20:	68bb      	ldr	r3, [r7, #8]
 8012a22:	691a      	ldr	r2, [r3, #16]
 8012a24:	68bb      	ldr	r3, [r7, #8]
 8012a26:	68db      	ldr	r3, [r3, #12]
 8012a28:	4413      	add	r3, r2
 8012a2a:	693a      	ldr	r2, [r7, #16]
 8012a2c:	6a39      	ldr	r1, [r7, #32]
 8012a2e:	4618      	mov	r0, r3
 8012a30:	f002 f8dd 	bl	8014bee <memcpy>
        rxs->payload_size += bytes_to_copy;
 8012a34:	68bb      	ldr	r3, [r7, #8]
 8012a36:	68da      	ldr	r2, [r3, #12]
 8012a38:	693b      	ldr	r3, [r7, #16]
 8012a3a:	441a      	add	r2, r3
 8012a3c:	68bb      	ldr	r3, [r7, #8]
 8012a3e:	60da      	str	r2, [r3, #12]
        CANARD_ASSERT(rxs->payload_size <= extent);
 8012a40:	68bb      	ldr	r3, [r7, #8]
 8012a42:	68db      	ldr	r3, [r3, #12]
 8012a44:	687a      	ldr	r2, [r7, #4]
 8012a46:	429a      	cmp	r2, r3
 8012a48:	d219      	bcs.n	8012a7e <rxSessionWritePayload+0x192>
 8012a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8012ab4 <rxSessionWritePayload+0x1c8>)
 8012a4c:	4a15      	ldr	r2, [pc, #84]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012a4e:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 8012a52:	4815      	ldr	r0, [pc, #84]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 8012a54:	f000 ff2a 	bl	80138ac <__assert_func>
    }
    else
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 8012a58:	68bb      	ldr	r3, [r7, #8]
 8012a5a:	68db      	ldr	r3, [r3, #12]
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d006      	beq.n	8012a6e <rxSessionWritePayload+0x182>
 8012a60:	4b16      	ldr	r3, [pc, #88]	@ (8012abc <rxSessionWritePayload+0x1d0>)
 8012a62:	4a10      	ldr	r2, [pc, #64]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012a64:	f44f 7135 	mov.w	r1, #724	@ 0x2d4
 8012a68:	480f      	ldr	r0, [pc, #60]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 8012a6a:	f000 ff1f 	bl	80138ac <__assert_func>
        out = (extent > 0U) ? -CANARD_ERROR_OUT_OF_MEMORY : 0;
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d002      	beq.n	8012a7a <rxSessionWritePayload+0x18e>
 8012a74:	f06f 0302 	mvn.w	r3, #2
 8012a78:	e000      	b.n	8012a7c <rxSessionWritePayload+0x190>
 8012a7a:	2300      	movs	r3, #0
 8012a7c:	75fb      	strb	r3, [r7, #23]
    }
    CANARD_ASSERT(out <= 0);
 8012a7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	dd06      	ble.n	8012a94 <rxSessionWritePayload+0x1a8>
 8012a86:	4b10      	ldr	r3, [pc, #64]	@ (8012ac8 <rxSessionWritePayload+0x1dc>)
 8012a88:	4a06      	ldr	r2, [pc, #24]	@ (8012aa4 <rxSessionWritePayload+0x1b8>)
 8012a8a:	f240 21d7 	movw	r1, #727	@ 0x2d7
 8012a8e:	4806      	ldr	r0, [pc, #24]	@ (8012aa8 <rxSessionWritePayload+0x1bc>)
 8012a90:	f000 ff0c 	bl	80138ac <__assert_func>
    return out;
 8012a94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012a98:	4618      	mov	r0, r3
 8012a9a:	3718      	adds	r7, #24
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	bd80      	pop	{r7, pc}
 8012aa0:	0801839c 	.word	0x0801839c
 8012aa4:	08019130 	.word	0x08019130
 8012aa8:	080181d8 	.word	0x080181d8
 8012aac:	080186f8 	.word	0x080186f8
 8012ab0:	08018294 	.word	0x08018294
 8012ab4:	0801870c 	.word	0x0801870c
 8012ab8:	08018728 	.word	0x08018728
 8012abc:	08018758 	.word	0x08018758
 8012ac0:	08018770 	.word	0x08018770
 8012ac4:	080187a0 	.word	0x080187a0
 8012ac8:	080187c0 	.word	0x080187c0

08012acc <rxSessionRestart>:

CANARD_PRIVATE void rxSessionRestart(CanardInstance* const ins, CanardInternalRxSession* const rxs)
{
 8012acc:	b580      	push	{r7, lr}
 8012ace:	b082      	sub	sp, #8
 8012ad0:	af00      	add	r7, sp, #0
 8012ad2:	6078      	str	r0, [r7, #4]
 8012ad4:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d106      	bne.n	8012aea <rxSessionRestart+0x1e>
 8012adc:	4b1a      	ldr	r3, [pc, #104]	@ (8012b48 <rxSessionRestart+0x7c>)
 8012ade:	4a1b      	ldr	r2, [pc, #108]	@ (8012b4c <rxSessionRestart+0x80>)
 8012ae0:	f240 21dd 	movw	r1, #733	@ 0x2dd
 8012ae4:	481a      	ldr	r0, [pc, #104]	@ (8012b50 <rxSessionRestart+0x84>)
 8012ae6:	f000 fee1 	bl	80138ac <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8012aea:	683b      	ldr	r3, [r7, #0]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d106      	bne.n	8012afe <rxSessionRestart+0x32>
 8012af0:	4b18      	ldr	r3, [pc, #96]	@ (8012b54 <rxSessionRestart+0x88>)
 8012af2:	4a16      	ldr	r2, [pc, #88]	@ (8012b4c <rxSessionRestart+0x80>)
 8012af4:	f240 21de 	movw	r1, #734	@ 0x2de
 8012af8:	4815      	ldr	r0, [pc, #84]	@ (8012b50 <rxSessionRestart+0x84>)
 8012afa:	f000 fed7 	bl	80138ac <__assert_func>
    ins->memory_free(ins, rxs->payload);  // May be NULL, which is OK.
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	68db      	ldr	r3, [r3, #12]
 8012b02:	683a      	ldr	r2, [r7, #0]
 8012b04:	6912      	ldr	r2, [r2, #16]
 8012b06:	4611      	mov	r1, r2
 8012b08:	6878      	ldr	r0, [r7, #4]
 8012b0a:	4798      	blx	r3
    rxs->total_payload_size = 0U;
 8012b0c:	683b      	ldr	r3, [r7, #0]
 8012b0e:	2200      	movs	r2, #0
 8012b10:	609a      	str	r2, [r3, #8]
    rxs->payload_size       = 0U;
 8012b12:	683b      	ldr	r3, [r7, #0]
 8012b14:	2200      	movs	r2, #0
 8012b16:	60da      	str	r2, [r3, #12]
    rxs->payload            = NULL;
 8012b18:	683b      	ldr	r3, [r7, #0]
 8012b1a:	2200      	movs	r2, #0
 8012b1c:	611a      	str	r2, [r3, #16]
    rxs->calculated_crc     = CRC_INITIAL;
 8012b1e:	683b      	ldr	r3, [r7, #0]
 8012b20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012b24:	829a      	strh	r2, [r3, #20]
    rxs->transfer_id        = (CanardTransferID) ((rxs->transfer_id + 1U) & CANARD_TRANSFER_ID_MAX);
 8012b26:	683b      	ldr	r3, [r7, #0]
 8012b28:	7d9b      	ldrb	r3, [r3, #22]
 8012b2a:	3301      	adds	r3, #1
 8012b2c:	b2db      	uxtb	r3, r3
 8012b2e:	f003 031f 	and.w	r3, r3, #31
 8012b32:	b2da      	uxtb	r2, r3
 8012b34:	683b      	ldr	r3, [r7, #0]
 8012b36:	759a      	strb	r2, [r3, #22]
    // The transport index is retained.
    rxs->toggle = INITIAL_TOGGLE_STATE;
 8012b38:	683b      	ldr	r3, [r7, #0]
 8012b3a:	2201      	movs	r2, #1
 8012b3c:	761a      	strb	r2, [r3, #24]
}
 8012b3e:	bf00      	nop
 8012b40:	3708      	adds	r7, #8
 8012b42:	46bd      	mov	sp, r7
 8012b44:	bd80      	pop	{r7, pc}
 8012b46:	bf00      	nop
 8012b48:	0801839c 	.word	0x0801839c
 8012b4c:	08019104 	.word	0x08019104
 8012b50:	080181d8 	.word	0x080181d8
 8012b54:	080186f8 	.word	0x080186f8

08012b58 <rxSessionAcceptFrame>:
CANARD_PRIVATE int8_t rxSessionAcceptFrame(CanardInstance* const          ins,
                                           CanardInternalRxSession* const rxs,
                                           const RxFrameModel* const      frame,
                                           const size_t                   extent,
                                           CanardRxTransfer* const        out_transfer)
{
 8012b58:	b580      	push	{r7, lr}
 8012b5a:	b088      	sub	sp, #32
 8012b5c:	af02      	add	r7, sp, #8
 8012b5e:	60f8      	str	r0, [r7, #12]
 8012b60:	60b9      	str	r1, [r7, #8]
 8012b62:	607a      	str	r2, [r7, #4]
 8012b64:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d106      	bne.n	8012b7a <rxSessionAcceptFrame+0x22>
 8012b6c:	4b81      	ldr	r3, [pc, #516]	@ (8012d74 <rxSessionAcceptFrame+0x21c>)
 8012b6e:	4a82      	ldr	r2, [pc, #520]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012b70:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012b74:	4881      	ldr	r0, [pc, #516]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012b76:	f000 fe99 	bl	80138ac <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8012b7a:	68bb      	ldr	r3, [r7, #8]
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d106      	bne.n	8012b8e <rxSessionAcceptFrame+0x36>
 8012b80:	4b7f      	ldr	r3, [pc, #508]	@ (8012d80 <rxSessionAcceptFrame+0x228>)
 8012b82:	4a7d      	ldr	r2, [pc, #500]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012b84:	f44f 713c 	mov.w	r1, #752	@ 0x2f0
 8012b88:	487c      	ldr	r0, [pc, #496]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012b8a:	f000 fe8f 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d106      	bne.n	8012ba2 <rxSessionAcceptFrame+0x4a>
 8012b94:	4b7b      	ldr	r3, [pc, #492]	@ (8012d84 <rxSessionAcceptFrame+0x22c>)
 8012b96:	4a78      	ldr	r2, [pc, #480]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012b98:	f240 21f1 	movw	r1, #753	@ 0x2f1
 8012b9c:	4877      	ldr	r0, [pc, #476]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012b9e:	f000 fe85 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	699b      	ldr	r3, [r3, #24]
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d106      	bne.n	8012bb8 <rxSessionAcceptFrame+0x60>
 8012baa:	4b77      	ldr	r3, [pc, #476]	@ (8012d88 <rxSessionAcceptFrame+0x230>)
 8012bac:	4a72      	ldr	r2, [pc, #456]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012bae:	f240 21f2 	movw	r1, #754	@ 0x2f2
 8012bb2:	4872      	ldr	r0, [pc, #456]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012bb4:	f000 fe7a 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	7b9b      	ldrb	r3, [r3, #14]
 8012bbc:	2b1f      	cmp	r3, #31
 8012bbe:	d906      	bls.n	8012bce <rxSessionAcceptFrame+0x76>
 8012bc0:	4b72      	ldr	r3, [pc, #456]	@ (8012d8c <rxSessionAcceptFrame+0x234>)
 8012bc2:	4a6d      	ldr	r2, [pc, #436]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012bc4:	f240 21f3 	movw	r1, #755	@ 0x2f3
 8012bc8:	486c      	ldr	r0, [pc, #432]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012bca:	f000 fe6f 	bl	80138ac <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8012bce:	6a3b      	ldr	r3, [r7, #32]
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d106      	bne.n	8012be2 <rxSessionAcceptFrame+0x8a>
 8012bd4:	4b6e      	ldr	r3, [pc, #440]	@ (8012d90 <rxSessionAcceptFrame+0x238>)
 8012bd6:	4a68      	ldr	r2, [pc, #416]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012bd8:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 8012bdc:	4867      	ldr	r0, [pc, #412]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012bde:	f000 fe65 	bl	80138ac <__assert_func>

    if (frame->start_of_transfer)  // The transfer timestamp is the timestamp of its first frame.
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	7bdb      	ldrb	r3, [r3, #15]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d005      	beq.n	8012bf6 <rxSessionAcceptFrame+0x9e>
    {
        rxs->transfer_timestamp_usec = frame->timestamp_usec;
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bf0:	68b9      	ldr	r1, [r7, #8]
 8012bf2:	e9c1 2300 	strd	r2, r3, [r1]
    }

    const bool single_frame = frame->start_of_transfer && frame->end_of_transfer;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	7bdb      	ldrb	r3, [r3, #15]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d005      	beq.n	8012c0a <rxSessionAcceptFrame+0xb2>
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	7c1b      	ldrb	r3, [r3, #16]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d001      	beq.n	8012c0a <rxSessionAcceptFrame+0xb2>
 8012c06:	2301      	movs	r3, #1
 8012c08:	e000      	b.n	8012c0c <rxSessionAcceptFrame+0xb4>
 8012c0a:	2300      	movs	r3, #0
 8012c0c:	75bb      	strb	r3, [r7, #22]
 8012c0e:	7dbb      	ldrb	r3, [r7, #22]
 8012c10:	f003 0301 	and.w	r3, r3, #1
 8012c14:	75bb      	strb	r3, [r7, #22]
    if (!single_frame)
 8012c16:	7dbb      	ldrb	r3, [r7, #22]
 8012c18:	f083 0301 	eor.w	r3, r3, #1
 8012c1c:	b2db      	uxtb	r3, r3
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d00c      	beq.n	8012c3c <rxSessionAcceptFrame+0xe4>
    {
        // Update the CRC. Observe that the implicit truncation rule may apply here: the payload may be
        // truncated, but its CRC is validated always anyway.
        rxs->calculated_crc = crcAdd(rxs->calculated_crc, frame->payload_size, frame->payload);
 8012c22:	68bb      	ldr	r3, [r7, #8]
 8012c24:	8a98      	ldrh	r0, [r3, #20]
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	6959      	ldr	r1, [r3, #20]
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	699b      	ldr	r3, [r3, #24]
 8012c2e:	461a      	mov	r2, r3
 8012c30:	f7fe fed6 	bl	80119e0 <crcAdd>
 8012c34:	4603      	mov	r3, r0
 8012c36:	461a      	mov	r2, r3
 8012c38:	68bb      	ldr	r3, [r7, #8]
 8012c3a:	829a      	strh	r2, [r3, #20]
    }

    int8_t out = rxSessionWritePayload(ins, rxs, extent, frame->payload_size, frame->payload);
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	695a      	ldr	r2, [r3, #20]
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	699b      	ldr	r3, [r3, #24]
 8012c44:	9300      	str	r3, [sp, #0]
 8012c46:	4613      	mov	r3, r2
 8012c48:	683a      	ldr	r2, [r7, #0]
 8012c4a:	68b9      	ldr	r1, [r7, #8]
 8012c4c:	68f8      	ldr	r0, [r7, #12]
 8012c4e:	f7ff fe4d 	bl	80128ec <rxSessionWritePayload>
 8012c52:	4603      	mov	r3, r0
 8012c54:	75fb      	strb	r3, [r7, #23]
    if (out < 0)
 8012c56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	da10      	bge.n	8012c80 <rxSessionAcceptFrame+0x128>
    {
        CANARD_ASSERT(-CANARD_ERROR_OUT_OF_MEMORY == out);
 8012c5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012c62:	f113 0f03 	cmn.w	r3, #3
 8012c66:	d006      	beq.n	8012c76 <rxSessionAcceptFrame+0x11e>
 8012c68:	4b4a      	ldr	r3, [pc, #296]	@ (8012d94 <rxSessionAcceptFrame+0x23c>)
 8012c6a:	4a43      	ldr	r2, [pc, #268]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012c6c:	f240 3106 	movw	r1, #774	@ 0x306
 8012c70:	4842      	ldr	r0, [pc, #264]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012c72:	f000 fe1b 	bl	80138ac <__assert_func>
        rxSessionRestart(ins, rxs);  // Out-of-memory.
 8012c76:	68b9      	ldr	r1, [r7, #8]
 8012c78:	68f8      	ldr	r0, [r7, #12]
 8012c7a:	f7ff ff27 	bl	8012acc <rxSessionRestart>
 8012c7e:	e072      	b.n	8012d66 <rxSessionAcceptFrame+0x20e>
    }
    else if (frame->end_of_transfer)
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	7c1b      	ldrb	r3, [r3, #16]
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d05f      	beq.n	8012d48 <rxSessionAcceptFrame+0x1f0>
    {
        CANARD_ASSERT(0 == out);
 8012c88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d006      	beq.n	8012c9e <rxSessionAcceptFrame+0x146>
 8012c90:	4b41      	ldr	r3, [pc, #260]	@ (8012d98 <rxSessionAcceptFrame+0x240>)
 8012c92:	4a39      	ldr	r2, [pc, #228]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012c94:	f240 310b 	movw	r1, #779	@ 0x30b
 8012c98:	4838      	ldr	r0, [pc, #224]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012c9a:	f000 fe07 	bl	80138ac <__assert_func>
        if (single_frame || (CRC_RESIDUE == rxs->calculated_crc))
 8012c9e:	7dbb      	ldrb	r3, [r7, #22]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d103      	bne.n	8012cac <rxSessionAcceptFrame+0x154>
 8012ca4:	68bb      	ldr	r3, [r7, #8]
 8012ca6:	8a9b      	ldrh	r3, [r3, #20]
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	d148      	bne.n	8012d3e <rxSessionAcceptFrame+0x1e6>
        {
            out = 1;  // One transfer received, notify the application.
 8012cac:	2301      	movs	r3, #1
 8012cae:	75fb      	strb	r3, [r7, #23]
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 8012cb0:	6a3b      	ldr	r3, [r7, #32]
 8012cb2:	4619      	mov	r1, r3
 8012cb4:	6878      	ldr	r0, [r7, #4]
 8012cb6:	f7ff fd95 	bl	80127e4 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = rxs->transfer_timestamp_usec;
 8012cba:	68bb      	ldr	r3, [r7, #8]
 8012cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cc0:	6a39      	ldr	r1, [r7, #32]
 8012cc2:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = rxs->payload_size;
 8012cc6:	68bb      	ldr	r3, [r7, #8]
 8012cc8:	68da      	ldr	r2, [r3, #12]
 8012cca:	6a3b      	ldr	r3, [r7, #32]
 8012ccc:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = rxs->payload;
 8012cce:	68bb      	ldr	r3, [r7, #8]
 8012cd0:	691a      	ldr	r2, [r3, #16]
 8012cd2:	6a3b      	ldr	r3, [r7, #32]
 8012cd4:	615a      	str	r2, [r3, #20]

            // Cut off the CRC from the payload if it's there -- we don't want to expose it to the user.
            CANARD_ASSERT(rxs->total_payload_size >= rxs->payload_size);
 8012cd6:	68bb      	ldr	r3, [r7, #8]
 8012cd8:	689a      	ldr	r2, [r3, #8]
 8012cda:	68bb      	ldr	r3, [r7, #8]
 8012cdc:	68db      	ldr	r3, [r3, #12]
 8012cde:	429a      	cmp	r2, r3
 8012ce0:	d206      	bcs.n	8012cf0 <rxSessionAcceptFrame+0x198>
 8012ce2:	4b2e      	ldr	r3, [pc, #184]	@ (8012d9c <rxSessionAcceptFrame+0x244>)
 8012ce4:	4a24      	ldr	r2, [pc, #144]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012ce6:	f240 3115 	movw	r1, #789	@ 0x315
 8012cea:	4824      	ldr	r0, [pc, #144]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012cec:	f000 fdde 	bl	80138ac <__assert_func>
            const size_t truncated_amount = rxs->total_payload_size - rxs->payload_size;
 8012cf0:	68bb      	ldr	r3, [r7, #8]
 8012cf2:	689a      	ldr	r2, [r3, #8]
 8012cf4:	68bb      	ldr	r3, [r7, #8]
 8012cf6:	68db      	ldr	r3, [r3, #12]
 8012cf8:	1ad3      	subs	r3, r2, r3
 8012cfa:	613b      	str	r3, [r7, #16]
            if ((!single_frame) && (CRC_SIZE_BYTES > truncated_amount))  // Single-frame transfers don't have CRC.
 8012cfc:	7dbb      	ldrb	r3, [r7, #22]
 8012cfe:	f083 0301 	eor.w	r3, r3, #1
 8012d02:	b2db      	uxtb	r3, r3
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d017      	beq.n	8012d38 <rxSessionAcceptFrame+0x1e0>
 8012d08:	693b      	ldr	r3, [r7, #16]
 8012d0a:	2b01      	cmp	r3, #1
 8012d0c:	d814      	bhi.n	8012d38 <rxSessionAcceptFrame+0x1e0>
            {
                CANARD_ASSERT(out_transfer->payload_size >= (CRC_SIZE_BYTES - truncated_amount));
 8012d0e:	6a3b      	ldr	r3, [r7, #32]
 8012d10:	691a      	ldr	r2, [r3, #16]
 8012d12:	693b      	ldr	r3, [r7, #16]
 8012d14:	f1c3 0302 	rsb	r3, r3, #2
 8012d18:	429a      	cmp	r2, r3
 8012d1a:	d206      	bcs.n	8012d2a <rxSessionAcceptFrame+0x1d2>
 8012d1c:	4b20      	ldr	r3, [pc, #128]	@ (8012da0 <rxSessionAcceptFrame+0x248>)
 8012d1e:	4a16      	ldr	r2, [pc, #88]	@ (8012d78 <rxSessionAcceptFrame+0x220>)
 8012d20:	f240 3119 	movw	r1, #793	@ 0x319
 8012d24:	4815      	ldr	r0, [pc, #84]	@ (8012d7c <rxSessionAcceptFrame+0x224>)
 8012d26:	f000 fdc1 	bl	80138ac <__assert_func>
                out_transfer->payload_size -= CRC_SIZE_BYTES - truncated_amount;
 8012d2a:	6a3b      	ldr	r3, [r7, #32]
 8012d2c:	691a      	ldr	r2, [r3, #16]
 8012d2e:	693b      	ldr	r3, [r7, #16]
 8012d30:	4413      	add	r3, r2
 8012d32:	1e9a      	subs	r2, r3, #2
 8012d34:	6a3b      	ldr	r3, [r7, #32]
 8012d36:	611a      	str	r2, [r3, #16]
            }

            rxs->payload = NULL;  // Ownership passed over to the application, nullify to prevent freeing.
 8012d38:	68bb      	ldr	r3, [r7, #8]
 8012d3a:	2200      	movs	r2, #0
 8012d3c:	611a      	str	r2, [r3, #16]
        }
        rxSessionRestart(ins, rxs);  // Successful completion.
 8012d3e:	68b9      	ldr	r1, [r7, #8]
 8012d40:	68f8      	ldr	r0, [r7, #12]
 8012d42:	f7ff fec3 	bl	8012acc <rxSessionRestart>
 8012d46:	e00e      	b.n	8012d66 <rxSessionAcceptFrame+0x20e>
    }
    else
    {
        rxs->toggle = !rxs->toggle;
 8012d48:	68bb      	ldr	r3, [r7, #8]
 8012d4a:	7e1b      	ldrb	r3, [r3, #24]
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	bf14      	ite	ne
 8012d50:	2301      	movne	r3, #1
 8012d52:	2300      	moveq	r3, #0
 8012d54:	b2db      	uxtb	r3, r3
 8012d56:	f083 0301 	eor.w	r3, r3, #1
 8012d5a:	b2db      	uxtb	r3, r3
 8012d5c:	f003 0301 	and.w	r3, r3, #1
 8012d60:	b2da      	uxtb	r2, r3
 8012d62:	68bb      	ldr	r3, [r7, #8]
 8012d64:	761a      	strb	r2, [r3, #24]
    }
    return out;
 8012d66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012d6a:	4618      	mov	r0, r3
 8012d6c:	3718      	adds	r7, #24
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	bd80      	pop	{r7, pc}
 8012d72:	bf00      	nop
 8012d74:	0801839c 	.word	0x0801839c
 8012d78:	08019118 	.word	0x08019118
 8012d7c:	080181d8 	.word	0x080181d8
 8012d80:	080186f8 	.word	0x080186f8
 8012d84:	08018630 	.word	0x08018630
 8012d88:	0801868c 	.word	0x0801868c
 8012d8c:	080187cc 	.word	0x080187cc
 8012d90:	080186ac 	.word	0x080186ac
 8012d94:	080187f4 	.word	0x080187f4
 8012d98:	08018800 	.word	0x08018800
 8012d9c:	0801880c 	.word	0x0801880c
 8012da0:	0801883c 	.word	0x0801883c

08012da4 <rxSessionUpdate>:
                                      const RxFrameModel* const      frame,
                                      const uint8_t                  redundant_transport_index,
                                      const CanardMicrosecond        transfer_id_timeout_usec,
                                      const size_t                   extent,
                                      CanardRxTransfer* const        out_transfer)
{
 8012da4:	b5b0      	push	{r4, r5, r7, lr}
 8012da6:	b088      	sub	sp, #32
 8012da8:	af02      	add	r7, sp, #8
 8012daa:	60f8      	str	r0, [r7, #12]
 8012dac:	60b9      	str	r1, [r7, #8]
 8012dae:	607a      	str	r2, [r7, #4]
 8012db0:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d106      	bne.n	8012dc6 <rxSessionUpdate+0x22>
 8012db8:	4b6d      	ldr	r3, [pc, #436]	@ (8012f70 <rxSessionUpdate+0x1cc>)
 8012dba:	4a6e      	ldr	r2, [pc, #440]	@ (8012f74 <rxSessionUpdate+0x1d0>)
 8012dbc:	f240 3137 	movw	r1, #823	@ 0x337
 8012dc0:	486d      	ldr	r0, [pc, #436]	@ (8012f78 <rxSessionUpdate+0x1d4>)
 8012dc2:	f000 fd73 	bl	80138ac <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8012dc6:	68bb      	ldr	r3, [r7, #8]
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d106      	bne.n	8012dda <rxSessionUpdate+0x36>
 8012dcc:	4b6b      	ldr	r3, [pc, #428]	@ (8012f7c <rxSessionUpdate+0x1d8>)
 8012dce:	4a69      	ldr	r2, [pc, #420]	@ (8012f74 <rxSessionUpdate+0x1d0>)
 8012dd0:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8012dd4:	4868      	ldr	r0, [pc, #416]	@ (8012f78 <rxSessionUpdate+0x1d4>)
 8012dd6:	f000 fd69 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d106      	bne.n	8012dee <rxSessionUpdate+0x4a>
 8012de0:	4b67      	ldr	r3, [pc, #412]	@ (8012f80 <rxSessionUpdate+0x1dc>)
 8012de2:	4a64      	ldr	r2, [pc, #400]	@ (8012f74 <rxSessionUpdate+0x1d0>)
 8012de4:	f240 3139 	movw	r1, #825	@ 0x339
 8012de8:	4863      	ldr	r0, [pc, #396]	@ (8012f78 <rxSessionUpdate+0x1d4>)
 8012dea:	f000 fd5f 	bl	80138ac <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8012dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d106      	bne.n	8012e02 <rxSessionUpdate+0x5e>
 8012df4:	4b63      	ldr	r3, [pc, #396]	@ (8012f84 <rxSessionUpdate+0x1e0>)
 8012df6:	4a5f      	ldr	r2, [pc, #380]	@ (8012f74 <rxSessionUpdate+0x1d0>)
 8012df8:	f240 313a 	movw	r1, #826	@ 0x33a
 8012dfc:	485e      	ldr	r0, [pc, #376]	@ (8012f78 <rxSessionUpdate+0x1d4>)
 8012dfe:	f000 fd55 	bl	80138ac <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8012e02:	68bb      	ldr	r3, [r7, #8]
 8012e04:	7d9b      	ldrb	r3, [r3, #22]
 8012e06:	2b1f      	cmp	r3, #31
 8012e08:	d906      	bls.n	8012e18 <rxSessionUpdate+0x74>
 8012e0a:	4b5f      	ldr	r3, [pc, #380]	@ (8012f88 <rxSessionUpdate+0x1e4>)
 8012e0c:	4a59      	ldr	r2, [pc, #356]	@ (8012f74 <rxSessionUpdate+0x1d0>)
 8012e0e:	f240 313b 	movw	r1, #827	@ 0x33b
 8012e12:	4859      	ldr	r0, [pc, #356]	@ (8012f78 <rxSessionUpdate+0x1d4>)
 8012e14:	f000 fd4a 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	7b9b      	ldrb	r3, [r3, #14]
 8012e1c:	2b1f      	cmp	r3, #31
 8012e1e:	d906      	bls.n	8012e2e <rxSessionUpdate+0x8a>
 8012e20:	4b5a      	ldr	r3, [pc, #360]	@ (8012f8c <rxSessionUpdate+0x1e8>)
 8012e22:	4a54      	ldr	r2, [pc, #336]	@ (8012f74 <rxSessionUpdate+0x1d0>)
 8012e24:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8012e28:	4853      	ldr	r0, [pc, #332]	@ (8012f78 <rxSessionUpdate+0x1d4>)
 8012e2a:	f000 fd3f 	bl	80138ac <__assert_func>

    const bool tid_timed_out = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e34:	68b9      	ldr	r1, [r7, #8]
 8012e36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012e3a:	4290      	cmp	r0, r2
 8012e3c:	eb71 0303 	sbcs.w	r3, r1, r3
 8012e40:	d20f      	bcs.n	8012e62 <rxSessionUpdate+0xbe>
                               ((frame->timestamp_usec - rxs->transfer_timestamp_usec) > transfer_id_timeout_usec);
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012e48:	68bb      	ldr	r3, [r7, #8]
 8012e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e4e:	1a84      	subs	r4, r0, r2
 8012e50:	eb61 0503 	sbc.w	r5, r1, r3
    const bool tid_timed_out = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 8012e54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8012e58:	42a2      	cmp	r2, r4
 8012e5a:	41ab      	sbcs	r3, r5
 8012e5c:	d201      	bcs.n	8012e62 <rxSessionUpdate+0xbe>
 8012e5e:	2301      	movs	r3, #1
 8012e60:	e000      	b.n	8012e64 <rxSessionUpdate+0xc0>
 8012e62:	2300      	movs	r3, #0
 8012e64:	75bb      	strb	r3, [r7, #22]
 8012e66:	7dbb      	ldrb	r3, [r7, #22]
 8012e68:	f003 0301 	and.w	r3, r3, #1
 8012e6c:	75bb      	strb	r3, [r7, #22]

    const bool not_previous_tid = rxComputeTransferIDDifference(rxs->transfer_id, frame->transfer_id) > 1;
 8012e6e:	68bb      	ldr	r3, [r7, #8]
 8012e70:	7d9a      	ldrb	r2, [r3, #22]
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	7b9b      	ldrb	r3, [r3, #14]
 8012e76:	4619      	mov	r1, r3
 8012e78:	4610      	mov	r0, r2
 8012e7a:	f7ff fcf9 	bl	8012870 <rxComputeTransferIDDifference>
 8012e7e:	4603      	mov	r3, r0
 8012e80:	2b01      	cmp	r3, #1
 8012e82:	bf8c      	ite	hi
 8012e84:	2301      	movhi	r3, #1
 8012e86:	2300      	movls	r3, #0
 8012e88:	757b      	strb	r3, [r7, #21]

    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 8012e8a:	7dbb      	ldrb	r3, [r7, #22]
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d10b      	bne.n	8012ea8 <rxSessionUpdate+0x104>
 8012e90:	68bb      	ldr	r3, [r7, #8]
 8012e92:	7ddb      	ldrb	r3, [r3, #23]
 8012e94:	78fa      	ldrb	r2, [r7, #3]
 8012e96:	429a      	cmp	r2, r3
 8012e98:	d108      	bne.n	8012eac <rxSessionUpdate+0x108>
                                                frame->start_of_transfer && not_previous_tid);
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	7bdb      	ldrb	r3, [r3, #15]
    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d004      	beq.n	8012eac <rxSessionUpdate+0x108>
                                                frame->start_of_transfer && not_previous_tid);
 8012ea2:	7d7b      	ldrb	r3, [r7, #21]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d001      	beq.n	8012eac <rxSessionUpdate+0x108>
    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 8012ea8:	2301      	movs	r3, #1
 8012eaa:	e000      	b.n	8012eae <rxSessionUpdate+0x10a>
 8012eac:	2300      	movs	r3, #0
 8012eae:	753b      	strb	r3, [r7, #20]
 8012eb0:	7d3b      	ldrb	r3, [r7, #20]
 8012eb2:	f003 0301 	and.w	r3, r3, #1
 8012eb6:	753b      	strb	r3, [r7, #20]

    if (need_restart)
 8012eb8:	7d3b      	ldrb	r3, [r7, #20]
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d013      	beq.n	8012ee6 <rxSessionUpdate+0x142>
    {
        rxs->total_payload_size        = 0U;
 8012ebe:	68bb      	ldr	r3, [r7, #8]
 8012ec0:	2200      	movs	r2, #0
 8012ec2:	609a      	str	r2, [r3, #8]
        rxs->payload_size              = 0U;
 8012ec4:	68bb      	ldr	r3, [r7, #8]
 8012ec6:	2200      	movs	r2, #0
 8012ec8:	60da      	str	r2, [r3, #12]
        rxs->calculated_crc            = CRC_INITIAL;
 8012eca:	68bb      	ldr	r3, [r7, #8]
 8012ecc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012ed0:	829a      	strh	r2, [r3, #20]
        rxs->transfer_id               = frame->transfer_id;
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	7b9a      	ldrb	r2, [r3, #14]
 8012ed6:	68bb      	ldr	r3, [r7, #8]
 8012ed8:	759a      	strb	r2, [r3, #22]
        rxs->toggle                    = INITIAL_TOGGLE_STATE;
 8012eda:	68bb      	ldr	r3, [r7, #8]
 8012edc:	2201      	movs	r2, #1
 8012ede:	761a      	strb	r2, [r3, #24]
        rxs->redundant_transport_index = redundant_transport_index;
 8012ee0:	68bb      	ldr	r3, [r7, #8]
 8012ee2:	78fa      	ldrb	r2, [r7, #3]
 8012ee4:	75da      	strb	r2, [r3, #23]
    }

    int8_t out = 0;
 8012ee6:	2300      	movs	r3, #0
 8012ee8:	75fb      	strb	r3, [r7, #23]
    if (need_restart && (!frame->start_of_transfer))
 8012eea:	7d3b      	ldrb	r3, [r7, #20]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d00b      	beq.n	8012f08 <rxSessionUpdate+0x164>
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	7bdb      	ldrb	r3, [r3, #15]
 8012ef4:	f083 0301 	eor.w	r3, r3, #1
 8012ef8:	b2db      	uxtb	r3, r3
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d004      	beq.n	8012f08 <rxSessionUpdate+0x164>
    {
        rxSessionRestart(ins, rxs);  // SOT-miss, no point going further.
 8012efe:	68b9      	ldr	r1, [r7, #8]
 8012f00:	68f8      	ldr	r0, [r7, #12]
 8012f02:	f7ff fde3 	bl	8012acc <rxSessionRestart>
 8012f06:	e02c      	b.n	8012f62 <rxSessionUpdate+0x1be>
    }
    else
    {
        const bool correct_transport = (rxs->redundant_transport_index == redundant_transport_index);
 8012f08:	68bb      	ldr	r3, [r7, #8]
 8012f0a:	7ddb      	ldrb	r3, [r3, #23]
 8012f0c:	78fa      	ldrb	r2, [r7, #3]
 8012f0e:	429a      	cmp	r2, r3
 8012f10:	bf0c      	ite	eq
 8012f12:	2301      	moveq	r3, #1
 8012f14:	2300      	movne	r3, #0
 8012f16:	74fb      	strb	r3, [r7, #19]
        const bool correct_toggle    = (frame->toggle == rxs->toggle);
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	7c5a      	ldrb	r2, [r3, #17]
 8012f1c:	68bb      	ldr	r3, [r7, #8]
 8012f1e:	7e1b      	ldrb	r3, [r3, #24]
 8012f20:	429a      	cmp	r2, r3
 8012f22:	bf0c      	ite	eq
 8012f24:	2301      	moveq	r3, #1
 8012f26:	2300      	movne	r3, #0
 8012f28:	74bb      	strb	r3, [r7, #18]
        const bool correct_tid       = (frame->transfer_id == rxs->transfer_id);
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	7b9a      	ldrb	r2, [r3, #14]
 8012f2e:	68bb      	ldr	r3, [r7, #8]
 8012f30:	7d9b      	ldrb	r3, [r3, #22]
 8012f32:	429a      	cmp	r2, r3
 8012f34:	bf0c      	ite	eq
 8012f36:	2301      	moveq	r3, #1
 8012f38:	2300      	movne	r3, #0
 8012f3a:	747b      	strb	r3, [r7, #17]
        if (correct_transport && correct_toggle && correct_tid)
 8012f3c:	7cfb      	ldrb	r3, [r7, #19]
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	d00f      	beq.n	8012f62 <rxSessionUpdate+0x1be>
 8012f42:	7cbb      	ldrb	r3, [r7, #18]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d00c      	beq.n	8012f62 <rxSessionUpdate+0x1be>
 8012f48:	7c7b      	ldrb	r3, [r7, #17]
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d009      	beq.n	8012f62 <rxSessionUpdate+0x1be>
        {
            out = rxSessionAcceptFrame(ins, rxs, frame, extent, out_transfer);
 8012f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f50:	9300      	str	r3, [sp, #0]
 8012f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f54:	687a      	ldr	r2, [r7, #4]
 8012f56:	68b9      	ldr	r1, [r7, #8]
 8012f58:	68f8      	ldr	r0, [r7, #12]
 8012f5a:	f7ff fdfd 	bl	8012b58 <rxSessionAcceptFrame>
 8012f5e:	4603      	mov	r3, r0
 8012f60:	75fb      	strb	r3, [r7, #23]
        }
    }
    return out;
 8012f62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012f66:	4618      	mov	r0, r3
 8012f68:	3718      	adds	r7, #24
 8012f6a:	46bd      	mov	sp, r7
 8012f6c:	bdb0      	pop	{r4, r5, r7, pc}
 8012f6e:	bf00      	nop
 8012f70:	0801839c 	.word	0x0801839c
 8012f74:	080190d4 	.word	0x080190d4
 8012f78:	080181d8 	.word	0x080181d8
 8012f7c:	080186f8 	.word	0x080186f8
 8012f80:	08018630 	.word	0x08018630
 8012f84:	080186ac 	.word	0x080186ac
 8012f88:	08018874 	.word	0x08018874
 8012f8c:	080187cc 	.word	0x080187cc

08012f90 <rxAcceptFrame>:
CANARD_PRIVATE int8_t rxAcceptFrame(CanardInstance* const       ins,
                                    CanardRxSubscription* const subscription,
                                    const RxFrameModel* const   frame,
                                    const uint8_t               redundant_transport_index,
                                    CanardRxTransfer* const     out_transfer)
{
 8012f90:	b5b0      	push	{r4, r5, r7, lr}
 8012f92:	b08c      	sub	sp, #48	@ 0x30
 8012f94:	af04      	add	r7, sp, #16
 8012f96:	60f8      	str	r0, [r7, #12]
 8012f98:	60b9      	str	r1, [r7, #8]
 8012f9a:	607a      	str	r2, [r7, #4]
 8012f9c:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d106      	bne.n	8012fb2 <rxAcceptFrame+0x22>
 8012fa4:	4b85      	ldr	r3, [pc, #532]	@ (80131bc <rxAcceptFrame+0x22c>)
 8012fa6:	4a86      	ldr	r2, [pc, #536]	@ (80131c0 <rxAcceptFrame+0x230>)
 8012fa8:	f44f 715a 	mov.w	r1, #872	@ 0x368
 8012fac:	4885      	ldr	r0, [pc, #532]	@ (80131c4 <rxAcceptFrame+0x234>)
 8012fae:	f000 fc7d 	bl	80138ac <__assert_func>
    CANARD_ASSERT(subscription != NULL);
 8012fb2:	68bb      	ldr	r3, [r7, #8]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d106      	bne.n	8012fc6 <rxAcceptFrame+0x36>
 8012fb8:	4b83      	ldr	r3, [pc, #524]	@ (80131c8 <rxAcceptFrame+0x238>)
 8012fba:	4a81      	ldr	r2, [pc, #516]	@ (80131c0 <rxAcceptFrame+0x230>)
 8012fbc:	f240 3169 	movw	r1, #873	@ 0x369
 8012fc0:	4880      	ldr	r0, [pc, #512]	@ (80131c4 <rxAcceptFrame+0x234>)
 8012fc2:	f000 fc73 	bl	80138ac <__assert_func>
    CANARD_ASSERT(subscription->port_id == frame->port_id);
 8012fc6:	68bb      	ldr	r3, [r7, #8]
 8012fc8:	8b9a      	ldrh	r2, [r3, #28]
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	895b      	ldrh	r3, [r3, #10]
 8012fce:	429a      	cmp	r2, r3
 8012fd0:	d006      	beq.n	8012fe0 <rxAcceptFrame+0x50>
 8012fd2:	4b7e      	ldr	r3, [pc, #504]	@ (80131cc <rxAcceptFrame+0x23c>)
 8012fd4:	4a7a      	ldr	r2, [pc, #488]	@ (80131c0 <rxAcceptFrame+0x230>)
 8012fd6:	f240 316a 	movw	r1, #874	@ 0x36a
 8012fda:	487a      	ldr	r0, [pc, #488]	@ (80131c4 <rxAcceptFrame+0x234>)
 8012fdc:	f000 fc66 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d106      	bne.n	8012ff4 <rxAcceptFrame+0x64>
 8012fe6:	4b7a      	ldr	r3, [pc, #488]	@ (80131d0 <rxAcceptFrame+0x240>)
 8012fe8:	4a75      	ldr	r2, [pc, #468]	@ (80131c0 <rxAcceptFrame+0x230>)
 8012fea:	f240 316b 	movw	r1, #875	@ 0x36b
 8012fee:	4875      	ldr	r0, [pc, #468]	@ (80131c4 <rxAcceptFrame+0x234>)
 8012ff0:	f000 fc5c 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	699b      	ldr	r3, [r3, #24]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d106      	bne.n	801300a <rxAcceptFrame+0x7a>
 8012ffc:	4b75      	ldr	r3, [pc, #468]	@ (80131d4 <rxAcceptFrame+0x244>)
 8012ffe:	4a70      	ldr	r2, [pc, #448]	@ (80131c0 <rxAcceptFrame+0x230>)
 8013000:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 8013004:	486f      	ldr	r0, [pc, #444]	@ (80131c4 <rxAcceptFrame+0x234>)
 8013006:	f000 fc51 	bl	80138ac <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	7b9b      	ldrb	r3, [r3, #14]
 801300e:	2b1f      	cmp	r3, #31
 8013010:	d906      	bls.n	8013020 <rxAcceptFrame+0x90>
 8013012:	4b71      	ldr	r3, [pc, #452]	@ (80131d8 <rxAcceptFrame+0x248>)
 8013014:	4a6a      	ldr	r2, [pc, #424]	@ (80131c0 <rxAcceptFrame+0x230>)
 8013016:	f240 316d 	movw	r1, #877	@ 0x36d
 801301a:	486a      	ldr	r0, [pc, #424]	@ (80131c4 <rxAcceptFrame+0x234>)
 801301c:	f000 fc46 	bl	80138ac <__assert_func>
    CANARD_ASSERT((CANARD_NODE_ID_UNSET == frame->destination_node_id) || (ins->node_id == frame->destination_node_id));
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	7b5b      	ldrb	r3, [r3, #13]
 8013024:	2bff      	cmp	r3, #255	@ 0xff
 8013026:	d00c      	beq.n	8013042 <rxAcceptFrame+0xb2>
 8013028:	68fb      	ldr	r3, [r7, #12]
 801302a:	791a      	ldrb	r2, [r3, #4]
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	7b5b      	ldrb	r3, [r3, #13]
 8013030:	429a      	cmp	r2, r3
 8013032:	d006      	beq.n	8013042 <rxAcceptFrame+0xb2>
 8013034:	4b69      	ldr	r3, [pc, #420]	@ (80131dc <rxAcceptFrame+0x24c>)
 8013036:	4a62      	ldr	r2, [pc, #392]	@ (80131c0 <rxAcceptFrame+0x230>)
 8013038:	f240 316e 	movw	r1, #878	@ 0x36e
 801303c:	4861      	ldr	r0, [pc, #388]	@ (80131c4 <rxAcceptFrame+0x234>)
 801303e:	f000 fc35 	bl	80138ac <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8013042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013044:	2b00      	cmp	r3, #0
 8013046:	d106      	bne.n	8013056 <rxAcceptFrame+0xc6>
 8013048:	4b65      	ldr	r3, [pc, #404]	@ (80131e0 <rxAcceptFrame+0x250>)
 801304a:	4a5d      	ldr	r2, [pc, #372]	@ (80131c0 <rxAcceptFrame+0x230>)
 801304c:	f240 316f 	movw	r1, #879	@ 0x36f
 8013050:	485c      	ldr	r0, [pc, #368]	@ (80131c4 <rxAcceptFrame+0x234>)
 8013052:	f000 fc2b 	bl	80138ac <__assert_func>

    int8_t out = 0;
 8013056:	2300      	movs	r3, #0
 8013058:	77fb      	strb	r3, [r7, #31]
    if (frame->source_node_id <= CANARD_NODE_ID_MAX)
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	7b1b      	ldrb	r3, [r3, #12]
 801305e:	b25b      	sxtb	r3, r3
 8013060:	2b00      	cmp	r3, #0
 8013062:	db6c      	blt.n	801313e <rxAcceptFrame+0x1ae>
    {
        // If such session does not exist, create it. This only makes sense if this is the first frame of a
        // transfer, otherwise, we won't be able to receive the transfer anyway so we don't bother.
        if ((NULL == subscription->sessions[frame->source_node_id]) && frame->start_of_transfer)
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	7b1b      	ldrb	r3, [r3, #12]
 8013068:	68ba      	ldr	r2, [r7, #8]
 801306a:	3308      	adds	r3, #8
 801306c:	009b      	lsls	r3, r3, #2
 801306e:	4413      	add	r3, r2
 8013070:	685b      	ldr	r3, [r3, #4]
 8013072:	2b00      	cmp	r3, #0
 8013074:	d134      	bne.n	80130e0 <rxAcceptFrame+0x150>
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	7bdb      	ldrb	r3, [r3, #15]
 801307a:	2b00      	cmp	r3, #0
 801307c:	d030      	beq.n	80130e0 <rxAcceptFrame+0x150>
        {
            CanardInternalRxSession* const rxs =
                (CanardInternalRxSession*) ins->memory_allocate(ins, sizeof(CanardInternalRxSession));
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	689b      	ldr	r3, [r3, #8]
 8013082:	2120      	movs	r1, #32
 8013084:	68f8      	ldr	r0, [r7, #12]
 8013086:	4798      	blx	r3
 8013088:	6138      	str	r0, [r7, #16]
            subscription->sessions[frame->source_node_id] = rxs;
 801308a:	687b      	ldr	r3, [r7, #4]
 801308c:	7b1b      	ldrb	r3, [r3, #12]
 801308e:	68ba      	ldr	r2, [r7, #8]
 8013090:	3308      	adds	r3, #8
 8013092:	009b      	lsls	r3, r3, #2
 8013094:	4413      	add	r3, r2
 8013096:	693a      	ldr	r2, [r7, #16]
 8013098:	605a      	str	r2, [r3, #4]
            if (rxs != NULL)
 801309a:	693b      	ldr	r3, [r7, #16]
 801309c:	2b00      	cmp	r3, #0
 801309e:	d01d      	beq.n	80130dc <rxAcceptFrame+0x14c>
            {
                rxs->transfer_timestamp_usec   = frame->timestamp_usec;
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130a6:	6939      	ldr	r1, [r7, #16]
 80130a8:	e9c1 2300 	strd	r2, r3, [r1]
                rxs->total_payload_size        = 0U;
 80130ac:	693b      	ldr	r3, [r7, #16]
 80130ae:	2200      	movs	r2, #0
 80130b0:	609a      	str	r2, [r3, #8]
                rxs->payload_size              = 0U;
 80130b2:	693b      	ldr	r3, [r7, #16]
 80130b4:	2200      	movs	r2, #0
 80130b6:	60da      	str	r2, [r3, #12]
                rxs->payload                   = NULL;
 80130b8:	693b      	ldr	r3, [r7, #16]
 80130ba:	2200      	movs	r2, #0
 80130bc:	611a      	str	r2, [r3, #16]
                rxs->calculated_crc            = CRC_INITIAL;
 80130be:	693b      	ldr	r3, [r7, #16]
 80130c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80130c4:	829a      	strh	r2, [r3, #20]
                rxs->transfer_id               = frame->transfer_id;
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	7b9a      	ldrb	r2, [r3, #14]
 80130ca:	693b      	ldr	r3, [r7, #16]
 80130cc:	759a      	strb	r2, [r3, #22]
                rxs->redundant_transport_index = redundant_transport_index;
 80130ce:	693b      	ldr	r3, [r7, #16]
 80130d0:	78fa      	ldrb	r2, [r7, #3]
 80130d2:	75da      	strb	r2, [r3, #23]
                rxs->toggle                    = INITIAL_TOGGLE_STATE;
 80130d4:	693b      	ldr	r3, [r7, #16]
 80130d6:	2201      	movs	r2, #1
 80130d8:	761a      	strb	r2, [r3, #24]
 80130da:	e001      	b.n	80130e0 <rxAcceptFrame+0x150>
            }
            else
            {
                out = -CANARD_ERROR_OUT_OF_MEMORY;
 80130dc:	23fd      	movs	r3, #253	@ 0xfd
 80130de:	77fb      	strb	r3, [r7, #31]
            }
        }
        // There are two possible reasons why the session may not exist: 1. OOM; 2. SOT-miss.
        if (subscription->sessions[frame->source_node_id] != NULL)
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	7b1b      	ldrb	r3, [r3, #12]
 80130e4:	68ba      	ldr	r2, [r7, #8]
 80130e6:	3308      	adds	r3, #8
 80130e8:	009b      	lsls	r3, r3, #2
 80130ea:	4413      	add	r3, r2
 80130ec:	685b      	ldr	r3, [r3, #4]
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d05e      	beq.n	80131b0 <rxAcceptFrame+0x220>
        {
            CANARD_ASSERT(out == 0);
 80130f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d006      	beq.n	8013108 <rxAcceptFrame+0x178>
 80130fa:	4b3a      	ldr	r3, [pc, #232]	@ (80131e4 <rxAcceptFrame+0x254>)
 80130fc:	4a30      	ldr	r2, [pc, #192]	@ (80131c0 <rxAcceptFrame+0x230>)
 80130fe:	f240 318e 	movw	r1, #910	@ 0x38e
 8013102:	4830      	ldr	r0, [pc, #192]	@ (80131c4 <rxAcceptFrame+0x234>)
 8013104:	f000 fbd2 	bl	80138ac <__assert_func>
            out = rxSessionUpdate(ins,
                                  subscription->sessions[frame->source_node_id],
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	7b1b      	ldrb	r3, [r3, #12]
 801310c:	68ba      	ldr	r2, [r7, #8]
 801310e:	3308      	adds	r3, #8
 8013110:	009b      	lsls	r3, r3, #2
 8013112:	4413      	add	r3, r2
 8013114:	685c      	ldr	r4, [r3, #4]
            out = rxSessionUpdate(ins,
 8013116:	68bb      	ldr	r3, [r7, #8]
 8013118:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801311c:	68b9      	ldr	r1, [r7, #8]
 801311e:	6989      	ldr	r1, [r1, #24]
 8013120:	78fd      	ldrb	r5, [r7, #3]
 8013122:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013124:	9003      	str	r0, [sp, #12]
 8013126:	9102      	str	r1, [sp, #8]
 8013128:	e9cd 2300 	strd	r2, r3, [sp]
 801312c:	462b      	mov	r3, r5
 801312e:	687a      	ldr	r2, [r7, #4]
 8013130:	4621      	mov	r1, r4
 8013132:	68f8      	ldr	r0, [r7, #12]
 8013134:	f7ff fe36 	bl	8012da4 <rxSessionUpdate>
 8013138:	4603      	mov	r3, r0
 801313a:	77fb      	strb	r3, [r7, #31]
 801313c:	e038      	b.n	80131b0 <rxAcceptFrame+0x220>
                                  out_transfer);
        }
    }
    else
    {
        CANARD_ASSERT(frame->source_node_id == CANARD_NODE_ID_UNSET);
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	7b1b      	ldrb	r3, [r3, #12]
 8013142:	2bff      	cmp	r3, #255	@ 0xff
 8013144:	d006      	beq.n	8013154 <rxAcceptFrame+0x1c4>
 8013146:	4b28      	ldr	r3, [pc, #160]	@ (80131e8 <rxAcceptFrame+0x258>)
 8013148:	4a1d      	ldr	r2, [pc, #116]	@ (80131c0 <rxAcceptFrame+0x230>)
 801314a:	f240 319a 	movw	r1, #922	@ 0x39a
 801314e:	481d      	ldr	r0, [pc, #116]	@ (80131c4 <rxAcceptFrame+0x234>)
 8013150:	f000 fbac 	bl	80138ac <__assert_func>
        // Anonymous transfers are stateless. No need to update the state machine, just blindly accept it.
        // We have to copy the data into an allocated storage because the API expects it: the lifetime shall be
        // independent of the input data and the memory shall be free-able.
        const size_t payload_size =
            (subscription->extent < frame->payload_size) ? subscription->extent : frame->payload_size;
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	695a      	ldr	r2, [r3, #20]
 8013158:	68bb      	ldr	r3, [r7, #8]
 801315a:	699b      	ldr	r3, [r3, #24]
        const size_t payload_size =
 801315c:	4293      	cmp	r3, r2
 801315e:	bf28      	it	cs
 8013160:	4613      	movcs	r3, r2
 8013162:	61bb      	str	r3, [r7, #24]
        void* const payload = ins->memory_allocate(ins, payload_size);
 8013164:	68fb      	ldr	r3, [r7, #12]
 8013166:	689b      	ldr	r3, [r3, #8]
 8013168:	69b9      	ldr	r1, [r7, #24]
 801316a:	68f8      	ldr	r0, [r7, #12]
 801316c:	4798      	blx	r3
 801316e:	6178      	str	r0, [r7, #20]
        if (payload != NULL)
 8013170:	697b      	ldr	r3, [r7, #20]
 8013172:	2b00      	cmp	r3, #0
 8013174:	d01a      	beq.n	80131ac <rxAcceptFrame+0x21c>
        {
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 8013176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013178:	4619      	mov	r1, r3
 801317a:	6878      	ldr	r0, [r7, #4]
 801317c:	f7ff fb32 	bl	80127e4 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = frame->timestamp_usec;
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013186:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013188:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = payload_size;
 801318c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801318e:	69ba      	ldr	r2, [r7, #24]
 8013190:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = payload;
 8013192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013194:	697a      	ldr	r2, [r7, #20]
 8013196:	615a      	str	r2, [r3, #20]
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(payload, frame->payload, payload_size);  // NOLINT
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	699b      	ldr	r3, [r3, #24]
 801319c:	69ba      	ldr	r2, [r7, #24]
 801319e:	4619      	mov	r1, r3
 80131a0:	6978      	ldr	r0, [r7, #20]
 80131a2:	f001 fd24 	bl	8014bee <memcpy>
            out = 1;
 80131a6:	2301      	movs	r3, #1
 80131a8:	77fb      	strb	r3, [r7, #31]
 80131aa:	e001      	b.n	80131b0 <rxAcceptFrame+0x220>
        }
        else
        {
            out = -CANARD_ERROR_OUT_OF_MEMORY;
 80131ac:	23fd      	movs	r3, #253	@ 0xfd
 80131ae:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 80131b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80131b4:	4618      	mov	r0, r3
 80131b6:	3720      	adds	r7, #32
 80131b8:	46bd      	mov	sp, r7
 80131ba:	bdb0      	pop	{r4, r5, r7, pc}
 80131bc:	0801839c 	.word	0x0801839c
 80131c0:	080190c4 	.word	0x080190c4
 80131c4:	080181d8 	.word	0x080181d8
 80131c8:	0801889c 	.word	0x0801889c
 80131cc:	080188b8 	.word	0x080188b8
 80131d0:	08018630 	.word	0x08018630
 80131d4:	0801868c 	.word	0x0801868c
 80131d8:	080187cc 	.word	0x080187cc
 80131dc:	080188e0 	.word	0x080188e0
 80131e0:	080186ac 	.word	0x080186ac
 80131e4:	08018938 	.word	0x08018938
 80131e8:	08018944 	.word	0x08018944

080131ec <rxSubscriptionPredicateOnPortID>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnPortID(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 80131ec:	b480      	push	{r7}
 80131ee:	b085      	sub	sp, #20
 80131f0:	af00      	add	r7, sp, #0
 80131f2:	6078      	str	r0, [r7, #4]
 80131f4:	6039      	str	r1, [r7, #0]
    const CanardPortID  sought    = *((const CanardPortID*) user_reference);
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	881b      	ldrh	r3, [r3, #0]
 80131fa:	81fb      	strh	r3, [r7, #14]
    const CanardPortID  other     = ((const CanardRxSubscription*) node)->port_id;
 80131fc:	683b      	ldr	r3, [r7, #0]
 80131fe:	8b9b      	ldrh	r3, [r3, #28]
 8013200:	81bb      	strh	r3, [r7, #12]
    static const int8_t NegPos[2] = {-1, +1};
    // Clang-Tidy mistakenly identifies a narrowing cast to int8_t here, which is incorrect.
    return (sought == other) ? 0 : NegPos[sought > other];  // NOLINT no narrowing conversion is taking place here
 8013202:	89fa      	ldrh	r2, [r7, #14]
 8013204:	89bb      	ldrh	r3, [r7, #12]
 8013206:	429a      	cmp	r2, r3
 8013208:	d00a      	beq.n	8013220 <rxSubscriptionPredicateOnPortID+0x34>
 801320a:	89fa      	ldrh	r2, [r7, #14]
 801320c:	89bb      	ldrh	r3, [r7, #12]
 801320e:	429a      	cmp	r2, r3
 8013210:	bf8c      	ite	hi
 8013212:	2301      	movhi	r3, #1
 8013214:	2300      	movls	r3, #0
 8013216:	b2db      	uxtb	r3, r3
 8013218:	461a      	mov	r2, r3
 801321a:	4b05      	ldr	r3, [pc, #20]	@ (8013230 <rxSubscriptionPredicateOnPortID+0x44>)
 801321c:	569b      	ldrsb	r3, [r3, r2]
 801321e:	e000      	b.n	8013222 <rxSubscriptionPredicateOnPortID+0x36>
 8013220:	2300      	movs	r3, #0
}
 8013222:	4618      	mov	r0, r3
 8013224:	3714      	adds	r7, #20
 8013226:	46bd      	mov	sp, r7
 8013228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801322c:	4770      	bx	lr
 801322e:	bf00      	nop
 8013230:	080190b0 	.word	0x080190b0

08013234 <rxSubscriptionPredicateOnStruct>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnStruct(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 8013234:	b580      	push	{r7, lr}
 8013236:	b082      	sub	sp, #8
 8013238:	af00      	add	r7, sp, #0
 801323a:	6078      	str	r0, [r7, #4]
 801323c:	6039      	str	r1, [r7, #0]
    return rxSubscriptionPredicateOnPortID(&((CanardRxSubscription*) user_reference)->port_id, node);
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	331c      	adds	r3, #28
 8013242:	6839      	ldr	r1, [r7, #0]
 8013244:	4618      	mov	r0, r3
 8013246:	f7ff ffd1 	bl	80131ec <rxSubscriptionPredicateOnPortID>
 801324a:	4603      	mov	r3, r0
}
 801324c:	4618      	mov	r0, r3
 801324e:	3708      	adds	r7, #8
 8013250:	46bd      	mov	sp, r7
 8013252:	bd80      	pop	{r7, pc}

08013254 <canardInit>:
    14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14,  // 33-48
    15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,  // 49-64
};

CanardInstance canardInit(const CanardMemoryAllocate memory_allocate, const CanardMemoryFree memory_free)
{
 8013254:	b5b0      	push	{r4, r5, r7, lr}
 8013256:	b08c      	sub	sp, #48	@ 0x30
 8013258:	af00      	add	r7, sp, #0
 801325a:	60f8      	str	r0, [r7, #12]
 801325c:	60b9      	str	r1, [r7, #8]
 801325e:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(memory_allocate != NULL);
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	2b00      	cmp	r3, #0
 8013264:	d106      	bne.n	8013274 <canardInit+0x20>
 8013266:	4b16      	ldr	r3, [pc, #88]	@ (80132c0 <canardInit+0x6c>)
 8013268:	4a16      	ldr	r2, [pc, #88]	@ (80132c4 <canardInit+0x70>)
 801326a:	f240 31d6 	movw	r1, #982	@ 0x3d6
 801326e:	4816      	ldr	r0, [pc, #88]	@ (80132c8 <canardInit+0x74>)
 8013270:	f000 fb1c 	bl	80138ac <__assert_func>
    CANARD_ASSERT(memory_free != NULL);
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	2b00      	cmp	r3, #0
 8013278:	d106      	bne.n	8013288 <canardInit+0x34>
 801327a:	4b14      	ldr	r3, [pc, #80]	@ (80132cc <canardInit+0x78>)
 801327c:	4a11      	ldr	r2, [pc, #68]	@ (80132c4 <canardInit+0x70>)
 801327e:	f240 31d7 	movw	r1, #983	@ 0x3d7
 8013282:	4811      	ldr	r0, [pc, #68]	@ (80132c8 <canardInit+0x74>)
 8013284:	f000 fb12 	bl	80138ac <__assert_func>
    const CanardInstance out = {
 8013288:	2300      	movs	r3, #0
 801328a:	617b      	str	r3, [r7, #20]
 801328c:	23ff      	movs	r3, #255	@ 0xff
 801328e:	763b      	strb	r3, [r7, #24]
 8013290:	68bb      	ldr	r3, [r7, #8]
 8013292:	61fb      	str	r3, [r7, #28]
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	623b      	str	r3, [r7, #32]
 8013298:	2300      	movs	r3, #0
 801329a:	627b      	str	r3, [r7, #36]	@ 0x24
 801329c:	2300      	movs	r3, #0
 801329e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80132a0:	2300      	movs	r3, #0
 80132a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        .node_id          = CANARD_NODE_ID_UNSET,
        .memory_allocate  = memory_allocate,
        .memory_free      = memory_free,
        .rx_subscriptions = {NULL, NULL, NULL},
    };
    return out;
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	461d      	mov	r5, r3
 80132a8:	f107 0414 	add.w	r4, r7, #20
 80132ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80132ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80132b0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80132b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80132b8:	68f8      	ldr	r0, [r7, #12]
 80132ba:	3730      	adds	r7, #48	@ 0x30
 80132bc:	46bd      	mov	sp, r7
 80132be:	bdb0      	pop	{r4, r5, r7, pc}
 80132c0:	08018964 	.word	0x08018964
 80132c4:	08018f38 	.word	0x08018f38
 80132c8:	080181d8 	.word	0x080181d8
 80132cc:	08018984 	.word	0x08018984

080132d0 <canardTxInit>:

CanardTxQueue canardTxInit(const size_t capacity, const size_t mtu_bytes)
{
 80132d0:	b4b0      	push	{r4, r5, r7}
 80132d2:	b08b      	sub	sp, #44	@ 0x2c
 80132d4:	af00      	add	r7, sp, #0
 80132d6:	60f8      	str	r0, [r7, #12]
 80132d8:	60b9      	str	r1, [r7, #8]
 80132da:	607a      	str	r2, [r7, #4]
    CanardTxQueue out = {
 80132dc:	68bb      	ldr	r3, [r7, #8]
 80132de:	617b      	str	r3, [r7, #20]
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	61bb      	str	r3, [r7, #24]
 80132e4:	2300      	movs	r3, #0
 80132e6:	61fb      	str	r3, [r7, #28]
 80132e8:	2300      	movs	r3, #0
 80132ea:	623b      	str	r3, [r7, #32]
 80132ec:	2300      	movs	r3, #0
 80132ee:	627b      	str	r3, [r7, #36]	@ 0x24
        .mtu_bytes      = mtu_bytes,
        .size           = 0,
        .root           = NULL,
        .user_reference = NULL,
    };
    return out;
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	461d      	mov	r5, r3
 80132f4:	f107 0414 	add.w	r4, r7, #20
 80132f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80132fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80132fc:	6823      	ldr	r3, [r4, #0]
 80132fe:	602b      	str	r3, [r5, #0]
}
 8013300:	68f8      	ldr	r0, [r7, #12]
 8013302:	372c      	adds	r7, #44	@ 0x2c
 8013304:	46bd      	mov	sp, r7
 8013306:	bcb0      	pop	{r4, r5, r7}
 8013308:	4770      	bx	lr
	...

0801330c <canardTxPush>:
                     CanardInstance* const               ins,
                     const CanardMicrosecond             tx_deadline_usec,
                     const CanardTransferMetadata* const metadata,
                     const size_t                        payload_size,
                     const void* const                   payload)
{
 801330c:	b580      	push	{r7, lr}
 801330e:	b08e      	sub	sp, #56	@ 0x38
 8013310:	af06      	add	r7, sp, #24
 8013312:	60f8      	str	r0, [r7, #12]
 8013314:	60b9      	str	r1, [r7, #8]
 8013316:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 801331a:	f06f 0301 	mvn.w	r3, #1
 801331e:	61fb      	str	r3, [r7, #28]
    if ((ins != NULL) && (que != NULL) && (metadata != NULL) && ((payload != NULL) || (0U == payload_size)))
 8013320:	68bb      	ldr	r3, [r7, #8]
 8013322:	2b00      	cmp	r3, #0
 8013324:	d062      	beq.n	80133ec <canardTxPush+0xe0>
 8013326:	68fb      	ldr	r3, [r7, #12]
 8013328:	2b00      	cmp	r3, #0
 801332a:	d05f      	beq.n	80133ec <canardTxPush+0xe0>
 801332c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801332e:	2b00      	cmp	r3, #0
 8013330:	d05c      	beq.n	80133ec <canardTxPush+0xe0>
 8013332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013334:	2b00      	cmp	r3, #0
 8013336:	d102      	bne.n	801333e <canardTxPush+0x32>
 8013338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801333a:	2b00      	cmp	r3, #0
 801333c:	d156      	bne.n	80133ec <canardTxPush+0xe0>
    {
        const size_t  pl_mtu       = adjustPresentationLayerMTU(que->mtu_bytes);
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	685b      	ldr	r3, [r3, #4]
 8013342:	4618      	mov	r0, r3
 8013344:	f7fe fc02 	bl	8011b4c <adjustPresentationLayerMTU>
 8013348:	61b8      	str	r0, [r7, #24]
        const int32_t maybe_can_id = txMakeCANID(metadata, payload_size, payload, ins->node_id, pl_mtu);
 801334a:	68bb      	ldr	r3, [r7, #8]
 801334c:	791a      	ldrb	r2, [r3, #4]
 801334e:	69bb      	ldr	r3, [r7, #24]
 8013350:	9300      	str	r3, [sp, #0]
 8013352:	4613      	mov	r3, r2
 8013354:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013356:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013358:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801335a:	f7fe fc27 	bl	8011bac <txMakeCANID>
 801335e:	6178      	str	r0, [r7, #20]
        if (maybe_can_id >= 0)
 8013360:	697b      	ldr	r3, [r7, #20]
 8013362:	2b00      	cmp	r3, #0
 8013364:	db40      	blt.n	80133e8 <canardTxPush+0xdc>
        {
            if (payload_size <= pl_mtu)
 8013366:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013368:	69bb      	ldr	r3, [r7, #24]
 801336a:	429a      	cmp	r2, r3
 801336c:	d81c      	bhi.n	80133a8 <canardTxPush+0x9c>
            {
                out = txPushSingleFrame(que,
 801336e:	697b      	ldr	r3, [r7, #20]
                                        ins,
                                        tx_deadline_usec,
                                        (uint32_t) maybe_can_id,
                                        metadata->transfer_id,
 8013370:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013372:	7952      	ldrb	r2, [r2, #5]
                out = txPushSingleFrame(que,
 8013374:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013376:	9103      	str	r1, [sp, #12]
 8013378:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801337a:	9102      	str	r1, [sp, #8]
 801337c:	9201      	str	r2, [sp, #4]
 801337e:	9300      	str	r3, [sp, #0]
 8013380:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013384:	68b9      	ldr	r1, [r7, #8]
 8013386:	68f8      	ldr	r0, [r7, #12]
 8013388:	f7fe fdda 	bl	8011f40 <txPushSingleFrame>
 801338c:	61f8      	str	r0, [r7, #28]
                                        payload_size,
                                        payload);
                CANARD_ASSERT((out < 0) || (out == 1));
 801338e:	69fb      	ldr	r3, [r7, #28]
 8013390:	2b00      	cmp	r3, #0
 8013392:	db2b      	blt.n	80133ec <canardTxPush+0xe0>
 8013394:	69fb      	ldr	r3, [r7, #28]
 8013396:	2b01      	cmp	r3, #1
 8013398:	d028      	beq.n	80133ec <canardTxPush+0xe0>
 801339a:	4b1c      	ldr	r3, [pc, #112]	@ (801340c <canardTxPush+0x100>)
 801339c:	4a1c      	ldr	r2, [pc, #112]	@ (8013410 <canardTxPush+0x104>)
 801339e:	f240 4105 	movw	r1, #1029	@ 0x405
 80133a2:	481c      	ldr	r0, [pc, #112]	@ (8013414 <canardTxPush+0x108>)
 80133a4:	f000 fa82 	bl	80138ac <__assert_func>
            }
            else
            {
                out = txPushMultiFrame(que,
 80133a8:	697b      	ldr	r3, [r7, #20]
                                       ins,
                                       pl_mtu,
                                       tx_deadline_usec,
                                       (uint32_t) maybe_can_id,
                                       metadata->transfer_id,
 80133aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133ac:	7952      	ldrb	r2, [r2, #5]
                out = txPushMultiFrame(que,
 80133ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80133b0:	9105      	str	r1, [sp, #20]
 80133b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80133b4:	9104      	str	r1, [sp, #16]
 80133b6:	9203      	str	r2, [sp, #12]
 80133b8:	9302      	str	r3, [sp, #8]
 80133ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80133be:	e9cd 2300 	strd	r2, r3, [sp]
 80133c2:	69ba      	ldr	r2, [r7, #24]
 80133c4:	68b9      	ldr	r1, [r7, #8]
 80133c6:	68f8      	ldr	r0, [r7, #12]
 80133c8:	f7fe ffd4 	bl	8012374 <txPushMultiFrame>
 80133cc:	61f8      	str	r0, [r7, #28]
                                       payload_size,
                                       payload);
                CANARD_ASSERT((out < 0) || (out >= 2));
 80133ce:	69fb      	ldr	r3, [r7, #28]
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	db0b      	blt.n	80133ec <canardTxPush+0xe0>
 80133d4:	69fb      	ldr	r3, [r7, #28]
 80133d6:	2b01      	cmp	r3, #1
 80133d8:	dc08      	bgt.n	80133ec <canardTxPush+0xe0>
 80133da:	4b0f      	ldr	r3, [pc, #60]	@ (8013418 <canardTxPush+0x10c>)
 80133dc:	4a0c      	ldr	r2, [pc, #48]	@ (8013410 <canardTxPush+0x104>)
 80133de:	f240 4111 	movw	r1, #1041	@ 0x411
 80133e2:	480c      	ldr	r0, [pc, #48]	@ (8013414 <canardTxPush+0x108>)
 80133e4:	f000 fa62 	bl	80138ac <__assert_func>
            }
        }
        else
        {
            out = maybe_can_id;
 80133e8:	697b      	ldr	r3, [r7, #20]
 80133ea:	61fb      	str	r3, [r7, #28]
        }
    }
    CANARD_ASSERT(out != 0);
 80133ec:	69fb      	ldr	r3, [r7, #28]
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d106      	bne.n	8013400 <canardTxPush+0xf4>
 80133f2:	4b0a      	ldr	r3, [pc, #40]	@ (801341c <canardTxPush+0x110>)
 80133f4:	4a06      	ldr	r2, [pc, #24]	@ (8013410 <canardTxPush+0x104>)
 80133f6:	f240 4119 	movw	r1, #1049	@ 0x419
 80133fa:	4806      	ldr	r0, [pc, #24]	@ (8013414 <canardTxPush+0x108>)
 80133fc:	f000 fa56 	bl	80138ac <__assert_func>
    return out;
 8013400:	69fb      	ldr	r3, [r7, #28]
}
 8013402:	4618      	mov	r0, r3
 8013404:	3720      	adds	r7, #32
 8013406:	46bd      	mov	sp, r7
 8013408:	bd80      	pop	{r7, pc}
 801340a:	bf00      	nop
 801340c:	080184d4 	.word	0x080184d4
 8013410:	08018f44 	.word	0x08018f44
 8013414:	080181d8 	.word	0x080181d8
 8013418:	08018618 	.word	0x08018618
 801341c:	080189a0 	.word	0x080189a0

08013420 <canardTxPeek>:

const CanardTxQueueItem* canardTxPeek(const CanardTxQueue* const que)
{
 8013420:	b580      	push	{r7, lr}
 8013422:	b084      	sub	sp, #16
 8013424:	af00      	add	r7, sp, #0
 8013426:	6078      	str	r0, [r7, #4]
    const CanardTxQueueItem* out = NULL;
 8013428:	2300      	movs	r3, #0
 801342a:	60fb      	str	r3, [r7, #12]
    if (que != NULL)
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	2b00      	cmp	r3, #0
 8013430:	d006      	beq.n	8013440 <canardTxPeek+0x20>
    {
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        out = (const CanardTxQueueItem*) cavlFindExtremum(que->root, false);
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	68db      	ldr	r3, [r3, #12]
 8013436:	2100      	movs	r1, #0
 8013438:	4618      	mov	r0, r3
 801343a:	f7fd ff1d 	bl	8011278 <cavlFindExtremum>
 801343e:	60f8      	str	r0, [r7, #12]
    }
    return out;
 8013440:	68fb      	ldr	r3, [r7, #12]
}
 8013442:	4618      	mov	r0, r3
 8013444:	3710      	adds	r7, #16
 8013446:	46bd      	mov	sp, r7
 8013448:	bd80      	pop	{r7, pc}

0801344a <canardTxPop>:

CanardTxQueueItem* canardTxPop(CanardTxQueue* const que, const CanardTxQueueItem* const item)
{
 801344a:	b580      	push	{r7, lr}
 801344c:	b084      	sub	sp, #16
 801344e:	af00      	add	r7, sp, #0
 8013450:	6078      	str	r0, [r7, #4]
 8013452:	6039      	str	r1, [r7, #0]
    CanardTxQueueItem* out = NULL;
 8013454:	2300      	movs	r3, #0
 8013456:	60fb      	str	r3, [r7, #12]
    if ((que != NULL) && (item != NULL))
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d010      	beq.n	8013480 <canardTxPop+0x36>
 801345e:	683b      	ldr	r3, [r7, #0]
 8013460:	2b00      	cmp	r3, #0
 8013462:	d00d      	beq.n	8013480 <canardTxPop+0x36>
    {
        // Intentional violation of MISRA: casting away const qualifier. This is considered safe because the API
        // contract dictates that the pointer shall point to a mutable entity in RAM previously allocated by the
        // memory manager. It is difficult to avoid this cast in this context.
        out = (CanardTxQueueItem*) item;  // NOSONAR casting away const qualifier.
 8013464:	683b      	ldr	r3, [r7, #0]
 8013466:	60fb      	str	r3, [r7, #12]
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        // Note that the highest-priority frame is always a leaf node in the AVL tree, which means that it is very
        // cheap to remove.
        cavlRemove(&que->root, &item->base);
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	330c      	adds	r3, #12
 801346c:	683a      	ldr	r2, [r7, #0]
 801346e:	4611      	mov	r1, r2
 8013470:	4618      	mov	r0, r3
 8013472:	f7fe f957 	bl	8011724 <cavlRemove>
        que->size--;
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	689b      	ldr	r3, [r3, #8]
 801347a:	1e5a      	subs	r2, r3, #1
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	609a      	str	r2, [r3, #8]
    }
    return out;
 8013480:	68fb      	ldr	r3, [r7, #12]
}
 8013482:	4618      	mov	r0, r3
 8013484:	3710      	adds	r7, #16
 8013486:	46bd      	mov	sp, r7
 8013488:	bd80      	pop	{r7, pc}
	...

0801348c <canardRxAccept>:
                      const CanardMicrosecond      timestamp_usec,
                      const CanardFrame* const     frame,
                      const uint8_t                redundant_transport_index,
                      CanardRxTransfer* const      out_transfer,
                      CanardRxSubscription** const out_subscription)
{
 801348c:	b580      	push	{r7, lr}
 801348e:	b090      	sub	sp, #64	@ 0x40
 8013490:	af02      	add	r7, sp, #8
 8013492:	60f8      	str	r0, [r7, #12]
 8013494:	e9c7 2300 	strd	r2, r3, [r7]
    int8_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 8013498:	23fe      	movs	r3, #254	@ 0xfe
 801349a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 801349e:	68fb      	ldr	r3, [r7, #12]
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	d068      	beq.n	8013576 <canardRxAccept+0xea>
 80134a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d065      	beq.n	8013576 <canardRxAccept+0xea>
 80134aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d062      	beq.n	8013576 <canardRxAccept+0xea>
 80134b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80134b8:	d25d      	bcs.n	8013576 <canardRxAccept+0xea>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 80134ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134bc:	689b      	ldr	r3, [r3, #8]
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d103      	bne.n	80134ca <canardRxAccept+0x3e>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 80134c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134c4:	685b      	ldr	r3, [r3, #4]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d155      	bne.n	8013576 <canardRxAccept+0xea>
    {
        RxFrameModel model = {0};
 80134ca:	f107 0310 	add.w	r3, r7, #16
 80134ce:	2220      	movs	r2, #32
 80134d0:	2100      	movs	r1, #0
 80134d2:	4618      	mov	r0, r3
 80134d4:	f001 faa5 	bl	8014a22 <memset>
        if (rxTryParseFrame(timestamp_usec, frame, &model))
 80134d8:	f107 0310 	add.w	r3, r7, #16
 80134dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80134de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80134e2:	f7ff f83b 	bl	801255c <rxTryParseFrame>
 80134e6:	4603      	mov	r3, r0
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d041      	beq.n	8013570 <canardRxAccept+0xe4>
        {
            if ((CANARD_NODE_ID_UNSET == model.destination_node_id) || (ins->node_id == model.destination_node_id))
 80134ec:	7f7b      	ldrb	r3, [r7, #29]
 80134ee:	2bff      	cmp	r3, #255	@ 0xff
 80134f0:	d004      	beq.n	80134fc <canardRxAccept+0x70>
 80134f2:	68fb      	ldr	r3, [r7, #12]
 80134f4:	791a      	ldrb	r2, [r3, #4]
 80134f6:	7f7b      	ldrb	r3, [r7, #29]
 80134f8:	429a      	cmp	r2, r3
 80134fa:	d135      	bne.n	8013568 <canardRxAccept+0xdc>
            {
                // This is the reason the function has a logarithmic time complexity of the number of subscriptions.
                // Note also that this one of the two variable-complexity operations in the RX pipeline; the other one
                // is memcpy(). Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
                CanardRxSubscription* const sub =
                    (CanardRxSubscription*) cavlSearch(&ins->rx_subscriptions[(size_t) model.transfer_kind],
 80134fc:	7e7b      	ldrb	r3, [r7, #25]
 80134fe:	3304      	adds	r3, #4
 8013500:	009b      	lsls	r3, r3, #2
 8013502:	68fa      	ldr	r2, [r7, #12]
 8013504:	18d0      	adds	r0, r2, r3
 8013506:	f107 0310 	add.w	r3, r7, #16
 801350a:	f103 010a 	add.w	r1, r3, #10
 801350e:	2300      	movs	r3, #0
 8013510:	4a21      	ldr	r2, [pc, #132]	@ (8013598 <canardRxAccept+0x10c>)
 8013512:	f7fe f889 	bl	8011628 <cavlSearch>
 8013516:	6338      	str	r0, [r7, #48]	@ 0x30
                                                       &model.port_id,
                                                       &rxSubscriptionPredicateOnPortID,
                                                       NULL);
                if (out_subscription != NULL)
 8013518:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801351a:	2b00      	cmp	r3, #0
 801351c:	d002      	beq.n	8013524 <canardRxAccept+0x98>
                {
                    *out_subscription = sub;  // Expose selected instance to the caller.
 801351e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013520:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013522:	601a      	str	r2, [r3, #0]
                }
                if (sub != NULL)
 8013524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013526:	2b00      	cmp	r3, #0
 8013528:	d01a      	beq.n	8013560 <canardRxAccept+0xd4>
                {
                    CANARD_ASSERT(sub->port_id == model.port_id);
 801352a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801352c:	8b9a      	ldrh	r2, [r3, #28]
 801352e:	8b7b      	ldrh	r3, [r7, #26]
 8013530:	429a      	cmp	r2, r3
 8013532:	d006      	beq.n	8013542 <canardRxAccept+0xb6>
 8013534:	4b19      	ldr	r3, [pc, #100]	@ (801359c <canardRxAccept+0x110>)
 8013536:	4a1a      	ldr	r2, [pc, #104]	@ (80135a0 <canardRxAccept+0x114>)
 8013538:	f240 415a 	movw	r1, #1114	@ 0x45a
 801353c:	4819      	ldr	r0, [pc, #100]	@ (80135a4 <canardRxAccept+0x118>)
 801353e:	f000 f9b5 	bl	80138ac <__assert_func>
                    out = rxAcceptFrame(ins, sub, &model, redundant_transport_index, out_transfer);
 8013542:	f897 1044 	ldrb.w	r1, [r7, #68]	@ 0x44
 8013546:	f107 0210 	add.w	r2, r7, #16
 801354a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801354c:	9300      	str	r3, [sp, #0]
 801354e:	460b      	mov	r3, r1
 8013550:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013552:	68f8      	ldr	r0, [r7, #12]
 8013554:	f7ff fd1c 	bl	8012f90 <rxAcceptFrame>
 8013558:	4603      	mov	r3, r0
 801355a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 801355e:	e00a      	b.n	8013576 <canardRxAccept+0xea>
                }
                else
                {
                    out = 0;  // No matching subscription.
 8013560:	2300      	movs	r3, #0
 8013562:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 8013566:	e006      	b.n	8013576 <canardRxAccept+0xea>
                }
            }
            else
            {
                out = 0;  // Mis-addressed frame (normally it should be filtered out by the hardware).
 8013568:	2300      	movs	r3, #0
 801356a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801356e:	e002      	b.n	8013576 <canardRxAccept+0xea>
            }
        }
        else
        {
            out = 0;  // A non-UAVCAN/CAN input frame.
 8013570:	2300      	movs	r3, #0
 8013572:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }
    CANARD_ASSERT(out <= 1);
 8013576:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 801357a:	2b01      	cmp	r3, #1
 801357c:	dd06      	ble.n	801358c <canardRxAccept+0x100>
 801357e:	4b0a      	ldr	r3, [pc, #40]	@ (80135a8 <canardRxAccept+0x11c>)
 8013580:	4a07      	ldr	r2, [pc, #28]	@ (80135a0 <canardRxAccept+0x114>)
 8013582:	f240 416c 	movw	r1, #1132	@ 0x46c
 8013586:	4807      	ldr	r0, [pc, #28]	@ (80135a4 <canardRxAccept+0x118>)
 8013588:	f000 f990 	bl	80138ac <__assert_func>
    return out;
 801358c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8013590:	4618      	mov	r0, r3
 8013592:	3738      	adds	r7, #56	@ 0x38
 8013594:	46bd      	mov	sp, r7
 8013596:	bd80      	pop	{r7, pc}
 8013598:	080131ed 	.word	0x080131ed
 801359c:	080189ac 	.word	0x080189ac
 80135a0:	080190a0 	.word	0x080190a0
 80135a4:	080181d8 	.word	0x080181d8
 80135a8:	080189cc 	.word	0x080189cc

080135ac <canardRxSubscribe>:
                         const CanardTransferKind    transfer_kind,
                         const CanardPortID          port_id,
                         const size_t                extent,
                         const CanardMicrosecond     transfer_id_timeout_usec,
                         CanardRxSubscription* const out_subscription)
{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	b088      	sub	sp, #32
 80135b0:	af00      	add	r7, sp, #0
 80135b2:	60f8      	str	r0, [r7, #12]
 80135b4:	607b      	str	r3, [r7, #4]
 80135b6:	460b      	mov	r3, r1
 80135b8:	72fb      	strb	r3, [r7, #11]
 80135ba:	4613      	mov	r3, r2
 80135bc:	813b      	strh	r3, [r7, #8]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 80135be:	23fe      	movs	r3, #254	@ 0xfe
 80135c0:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 80135c2:	7afb      	ldrb	r3, [r7, #11]
 80135c4:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (out_subscription != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d04a      	beq.n	8013662 <canardRxSubscribe+0xb6>
 80135cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d047      	beq.n	8013662 <canardRxSubscribe+0xb6>
 80135d2:	697b      	ldr	r3, [r7, #20]
 80135d4:	2b02      	cmp	r3, #2
 80135d6:	d844      	bhi.n	8013662 <canardRxSubscribe+0xb6>
    {
        // Reset to the initial state. This is absolutely critical because the new payload size limit may be larger
        // than the old value; if there are any payload buffers allocated, we may overrun them because they are shorter
        // than the new payload limit. So we clear the subscription and thus ensure that no overrun may occur.
        out = canardRxUnsubscribe(ins, transfer_kind, port_id);
 80135d8:	893a      	ldrh	r2, [r7, #8]
 80135da:	7afb      	ldrb	r3, [r7, #11]
 80135dc:	4619      	mov	r1, r3
 80135de:	68f8      	ldr	r0, [r7, #12]
 80135e0:	f000 f850 	bl	8013684 <canardRxUnsubscribe>
 80135e4:	4603      	mov	r3, r0
 80135e6:	77fb      	strb	r3, [r7, #31]
        if (out >= 0)
 80135e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	db38      	blt.n	8013662 <canardRxSubscribe+0xb6>
        {
            out_subscription->transfer_id_timeout_usec = transfer_id_timeout_usec;
 80135f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80135f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80135f6:	e9c1 2304 	strd	r2, r3, [r1, #16]
            out_subscription->extent                   = extent;
 80135fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135fc:	687a      	ldr	r2, [r7, #4]
 80135fe:	619a      	str	r2, [r3, #24]
            out_subscription->port_id                  = port_id;
 8013600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013602:	893a      	ldrh	r2, [r7, #8]
 8013604:	839a      	strh	r2, [r3, #28]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8013606:	2300      	movs	r3, #0
 8013608:	61bb      	str	r3, [r7, #24]
 801360a:	e009      	b.n	8013620 <canardRxSubscribe+0x74>
            {
                // The sessions will be created ad-hoc. Normally, for a low-jitter deterministic system,
                // we could have pre-allocated sessions here, but that requires too much memory to be feasible.
                // We could accept an extra argument that would instruct us to pre-allocate sessions here?
                out_subscription->sessions[i] = NULL;
 801360c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801360e:	69bb      	ldr	r3, [r7, #24]
 8013610:	3308      	adds	r3, #8
 8013612:	009b      	lsls	r3, r3, #2
 8013614:	4413      	add	r3, r2
 8013616:	2200      	movs	r2, #0
 8013618:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 801361a:	69bb      	ldr	r3, [r7, #24]
 801361c:	3301      	adds	r3, #1
 801361e:	61bb      	str	r3, [r7, #24]
 8013620:	69bb      	ldr	r3, [r7, #24]
 8013622:	2b7f      	cmp	r3, #127	@ 0x7f
 8013624:	d9f2      	bls.n	801360c <canardRxSubscribe+0x60>
            }
            const CanardTreeNode* const res = cavlSearch(&ins->rx_subscriptions[tk],
 8013626:	697b      	ldr	r3, [r7, #20]
 8013628:	3304      	adds	r3, #4
 801362a:	009b      	lsls	r3, r3, #2
 801362c:	68fa      	ldr	r2, [r7, #12]
 801362e:	18d0      	adds	r0, r2, r3
 8013630:	4b0f      	ldr	r3, [pc, #60]	@ (8013670 <canardRxSubscribe+0xc4>)
 8013632:	4a10      	ldr	r2, [pc, #64]	@ (8013674 <canardRxSubscribe+0xc8>)
 8013634:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013636:	f7fd fff7 	bl	8011628 <cavlSearch>
 801363a:	6138      	str	r0, [r7, #16]
                                                         out_subscription,
                                                         &rxSubscriptionPredicateOnStruct,
                                                         &avlTrivialFactory);
            (void) res;
            CANARD_ASSERT(res == &out_subscription->base);
 801363c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801363e:	693a      	ldr	r2, [r7, #16]
 8013640:	429a      	cmp	r2, r3
 8013642:	d006      	beq.n	8013652 <canardRxSubscribe+0xa6>
 8013644:	4b0c      	ldr	r3, [pc, #48]	@ (8013678 <canardRxSubscribe+0xcc>)
 8013646:	4a0d      	ldr	r2, [pc, #52]	@ (801367c <canardRxSubscribe+0xd0>)
 8013648:	f44f 6192 	mov.w	r1, #1168	@ 0x490
 801364c:	480c      	ldr	r0, [pc, #48]	@ (8013680 <canardRxSubscribe+0xd4>)
 801364e:	f000 f92d 	bl	80138ac <__assert_func>
            out = (out > 0) ? 0 : 1;
 8013652:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8013656:	2b00      	cmp	r3, #0
 8013658:	bfd4      	ite	le
 801365a:	2301      	movle	r3, #1
 801365c:	2300      	movgt	r3, #0
 801365e:	b2db      	uxtb	r3, r3
 8013660:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 8013662:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013666:	4618      	mov	r0, r3
 8013668:	3720      	adds	r7, #32
 801366a:	46bd      	mov	sp, r7
 801366c:	bd80      	pop	{r7, pc}
 801366e:	bf00      	nop
 8013670:	08011989 	.word	0x08011989
 8013674:	08013235 	.word	0x08013235
 8013678:	080189d8 	.word	0x080189d8
 801367c:	08019168 	.word	0x08019168
 8013680:	080181d8 	.word	0x080181d8

08013684 <canardRxUnsubscribe>:

int8_t canardRxUnsubscribe(CanardInstance* const    ins,
                           const CanardTransferKind transfer_kind,
                           const CanardPortID       port_id)
{
 8013684:	b580      	push	{r7, lr}
 8013686:	b088      	sub	sp, #32
 8013688:	af00      	add	r7, sp, #0
 801368a:	6078      	str	r0, [r7, #4]
 801368c:	460b      	mov	r3, r1
 801368e:	70fb      	strb	r3, [r7, #3]
 8013690:	4613      	mov	r3, r2
 8013692:	803b      	strh	r3, [r7, #0]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 8013694:	23fe      	movs	r3, #254	@ 0xfe
 8013696:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 8013698:	78fb      	ldrb	r3, [r7, #3]
 801369a:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d05f      	beq.n	8013762 <canardRxUnsubscribe+0xde>
 80136a2:	697b      	ldr	r3, [r7, #20]
 80136a4:	2b02      	cmp	r3, #2
 80136a6:	d85c      	bhi.n	8013762 <canardRxUnsubscribe+0xde>
    {
        CanardPortID                port_id_mutable = port_id;
 80136a8:	883b      	ldrh	r3, [r7, #0]
 80136aa:	81fb      	strh	r3, [r7, #14]
        CanardRxSubscription* const sub             = (CanardRxSubscription*)
            cavlSearch(&ins->rx_subscriptions[tk], &port_id_mutable, &rxSubscriptionPredicateOnPortID, NULL);
 80136ac:	697b      	ldr	r3, [r7, #20]
 80136ae:	3304      	adds	r3, #4
 80136b0:	009b      	lsls	r3, r3, #2
 80136b2:	687a      	ldr	r2, [r7, #4]
 80136b4:	18d0      	adds	r0, r2, r3
 80136b6:	f107 010e 	add.w	r1, r7, #14
 80136ba:	2300      	movs	r3, #0
 80136bc:	4a2c      	ldr	r2, [pc, #176]	@ (8013770 <canardRxUnsubscribe+0xec>)
 80136be:	f7fd ffb3 	bl	8011628 <cavlSearch>
 80136c2:	6138      	str	r0, [r7, #16]
        if (sub != NULL)
 80136c4:	693b      	ldr	r3, [r7, #16]
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d049      	beq.n	801375e <canardRxUnsubscribe+0xda>
        {
            cavlRemove(&ins->rx_subscriptions[tk], &sub->base);
 80136ca:	697b      	ldr	r3, [r7, #20]
 80136cc:	3304      	adds	r3, #4
 80136ce:	009b      	lsls	r3, r3, #2
 80136d0:	687a      	ldr	r2, [r7, #4]
 80136d2:	4413      	add	r3, r2
 80136d4:	693a      	ldr	r2, [r7, #16]
 80136d6:	4611      	mov	r1, r2
 80136d8:	4618      	mov	r0, r3
 80136da:	f7fe f823 	bl	8011724 <cavlRemove>
            CANARD_ASSERT(sub->port_id == port_id);
 80136de:	693b      	ldr	r3, [r7, #16]
 80136e0:	8b9b      	ldrh	r3, [r3, #28]
 80136e2:	883a      	ldrh	r2, [r7, #0]
 80136e4:	429a      	cmp	r2, r3
 80136e6:	d006      	beq.n	80136f6 <canardRxUnsubscribe+0x72>
 80136e8:	4b22      	ldr	r3, [pc, #136]	@ (8013774 <canardRxUnsubscribe+0xf0>)
 80136ea:	4a23      	ldr	r2, [pc, #140]	@ (8013778 <canardRxUnsubscribe+0xf4>)
 80136ec:	f240 41a5 	movw	r1, #1189	@ 0x4a5
 80136f0:	4822      	ldr	r0, [pc, #136]	@ (801377c <canardRxUnsubscribe+0xf8>)
 80136f2:	f000 f8db 	bl	80138ac <__assert_func>
            out = 1;
 80136f6:	2301      	movs	r3, #1
 80136f8:	77fb      	strb	r3, [r7, #31]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 80136fa:	2300      	movs	r3, #0
 80136fc:	61bb      	str	r3, [r7, #24]
 80136fe:	e02a      	b.n	8013756 <canardRxUnsubscribe+0xd2>
            {
                ins->memory_free(ins, (sub->sessions[i] != NULL) ? sub->sessions[i]->payload : NULL);
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	68da      	ldr	r2, [r3, #12]
 8013704:	6939      	ldr	r1, [r7, #16]
 8013706:	69bb      	ldr	r3, [r7, #24]
 8013708:	3308      	adds	r3, #8
 801370a:	009b      	lsls	r3, r3, #2
 801370c:	440b      	add	r3, r1
 801370e:	685b      	ldr	r3, [r3, #4]
 8013710:	2b00      	cmp	r3, #0
 8013712:	d007      	beq.n	8013724 <canardRxUnsubscribe+0xa0>
 8013714:	6939      	ldr	r1, [r7, #16]
 8013716:	69bb      	ldr	r3, [r7, #24]
 8013718:	3308      	adds	r3, #8
 801371a:	009b      	lsls	r3, r3, #2
 801371c:	440b      	add	r3, r1
 801371e:	685b      	ldr	r3, [r3, #4]
 8013720:	691b      	ldr	r3, [r3, #16]
 8013722:	e000      	b.n	8013726 <canardRxUnsubscribe+0xa2>
 8013724:	2300      	movs	r3, #0
 8013726:	4619      	mov	r1, r3
 8013728:	6878      	ldr	r0, [r7, #4]
 801372a:	4790      	blx	r2
                ins->memory_free(ins, sub->sessions[i]);
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	68da      	ldr	r2, [r3, #12]
 8013730:	6939      	ldr	r1, [r7, #16]
 8013732:	69bb      	ldr	r3, [r7, #24]
 8013734:	3308      	adds	r3, #8
 8013736:	009b      	lsls	r3, r3, #2
 8013738:	440b      	add	r3, r1
 801373a:	685b      	ldr	r3, [r3, #4]
 801373c:	4619      	mov	r1, r3
 801373e:	6878      	ldr	r0, [r7, #4]
 8013740:	4790      	blx	r2
                sub->sessions[i] = NULL;
 8013742:	693a      	ldr	r2, [r7, #16]
 8013744:	69bb      	ldr	r3, [r7, #24]
 8013746:	3308      	adds	r3, #8
 8013748:	009b      	lsls	r3, r3, #2
 801374a:	4413      	add	r3, r2
 801374c:	2200      	movs	r2, #0
 801374e:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8013750:	69bb      	ldr	r3, [r7, #24]
 8013752:	3301      	adds	r3, #1
 8013754:	61bb      	str	r3, [r7, #24]
 8013756:	69bb      	ldr	r3, [r7, #24]
 8013758:	2b7f      	cmp	r3, #127	@ 0x7f
 801375a:	d9d1      	bls.n	8013700 <canardRxUnsubscribe+0x7c>
 801375c:	e001      	b.n	8013762 <canardRxUnsubscribe+0xde>
            }
        }
        else
        {
            out = 0;
 801375e:	2300      	movs	r3, #0
 8013760:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 8013762:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013766:	4618      	mov	r0, r3
 8013768:	3720      	adds	r7, #32
 801376a:	46bd      	mov	sp, r7
 801376c:	bd80      	pop	{r7, pc}
 801376e:	bf00      	nop
 8013770:	080131ed 	.word	0x080131ed
 8013774:	080189f8 	.word	0x080189f8
 8013778:	0801917c 	.word	0x0801917c
 801377c:	080181d8 	.word	0x080181d8

08013780 <canardMakeFilterForSubject>:

CanardFilter canardMakeFilterForSubject(const CanardPortID subject_id)
{
 8013780:	b480      	push	{r7}
 8013782:	b085      	sub	sp, #20
 8013784:	af00      	add	r7, sp, #0
 8013786:	6078      	str	r0, [r7, #4]
 8013788:	460b      	mov	r3, r1
 801378a:	807b      	strh	r3, [r7, #2]
    CanardFilter out = {0};
 801378c:	f107 0308 	add.w	r3, r7, #8
 8013790:	2200      	movs	r2, #0
 8013792:	601a      	str	r2, [r3, #0]
 8013794:	605a      	str	r2, [r3, #4]

    out.extended_can_id = ((uint32_t) subject_id) << OFFSET_SUBJECT_ID;
 8013796:	887b      	ldrh	r3, [r7, #2]
 8013798:	021b      	lsls	r3, r3, #8
 801379a:	60bb      	str	r3, [r7, #8]
    out.extended_mask   = FLAG_SERVICE_NOT_MESSAGE | FLAG_RESERVED_07 | (CANARD_SUBJECT_ID_MAX << OFFSET_SUBJECT_ID);
 801379c:	4b07      	ldr	r3, [pc, #28]	@ (80137bc <canardMakeFilterForSubject+0x3c>)
 801379e:	60fb      	str	r3, [r7, #12]

    return out;
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	461a      	mov	r2, r3
 80137a4:	f107 0308 	add.w	r3, r7, #8
 80137a8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80137ac:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80137b0:	6878      	ldr	r0, [r7, #4]
 80137b2:	3714      	adds	r7, #20
 80137b4:	46bd      	mov	sp, r7
 80137b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ba:	4770      	bx	lr
 80137bc:	021fff80 	.word	0x021fff80

080137c0 <canardMakeFilterForServices>:

    return out;
}

CanardFilter canardMakeFilterForServices(const CanardNodeID local_node_id)
{
 80137c0:	b480      	push	{r7}
 80137c2:	b085      	sub	sp, #20
 80137c4:	af00      	add	r7, sp, #0
 80137c6:	6078      	str	r0, [r7, #4]
 80137c8:	460b      	mov	r3, r1
 80137ca:	70fb      	strb	r3, [r7, #3]
    CanardFilter out = {0};
 80137cc:	f107 0308 	add.w	r3, r7, #8
 80137d0:	2200      	movs	r2, #0
 80137d2:	601a      	str	r2, [r3, #0]
 80137d4:	605a      	str	r2, [r3, #4]

    out.extended_can_id = FLAG_SERVICE_NOT_MESSAGE | (((uint32_t) local_node_id) << OFFSET_DST_NODE_ID);
 80137d6:	78fb      	ldrb	r3, [r7, #3]
 80137d8:	01db      	lsls	r3, r3, #7
 80137da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80137de:	60bb      	str	r3, [r7, #8]
    out.extended_mask   = FLAG_SERVICE_NOT_MESSAGE | FLAG_RESERVED_23 | (CANARD_NODE_ID_MAX << OFFSET_DST_NODE_ID);
 80137e0:	4b07      	ldr	r3, [pc, #28]	@ (8013800 <canardMakeFilterForServices+0x40>)
 80137e2:	60fb      	str	r3, [r7, #12]

    return out;
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	461a      	mov	r2, r3
 80137e8:	f107 0308 	add.w	r3, r7, #8
 80137ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80137f0:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80137f4:	6878      	ldr	r0, [r7, #4]
 80137f6:	3714      	adds	r7, #20
 80137f8:	46bd      	mov	sp, r7
 80137fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137fe:	4770      	bx	lr
 8013800:	02803f80 	.word	0x02803f80

08013804 <canardConsolidateFilters>:

CanardFilter canardConsolidateFilters(const CanardFilter* a, const CanardFilter* b)
{
 8013804:	b480      	push	{r7}
 8013806:	b087      	sub	sp, #28
 8013808:	af00      	add	r7, sp, #0
 801380a:	60f8      	str	r0, [r7, #12]
 801380c:	60b9      	str	r1, [r7, #8]
 801380e:	607a      	str	r2, [r7, #4]
    CanardFilter out = {0};
 8013810:	f107 0310 	add.w	r3, r7, #16
 8013814:	2200      	movs	r2, #0
 8013816:	601a      	str	r2, [r3, #0]
 8013818:	605a      	str	r2, [r3, #4]

    out.extended_mask   = a->extended_mask & b->extended_mask & ~(a->extended_can_id ^ b->extended_can_id);
 801381a:	68bb      	ldr	r3, [r7, #8]
 801381c:	685a      	ldr	r2, [r3, #4]
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	685b      	ldr	r3, [r3, #4]
 8013822:	401a      	ands	r2, r3
 8013824:	68bb      	ldr	r3, [r7, #8]
 8013826:	6819      	ldr	r1, [r3, #0]
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	404b      	eors	r3, r1
 801382e:	43db      	mvns	r3, r3
 8013830:	4013      	ands	r3, r2
 8013832:	617b      	str	r3, [r7, #20]
    out.extended_can_id = a->extended_can_id & out.extended_mask;
 8013834:	68bb      	ldr	r3, [r7, #8]
 8013836:	681a      	ldr	r2, [r3, #0]
 8013838:	697b      	ldr	r3, [r7, #20]
 801383a:	4013      	ands	r3, r2
 801383c:	613b      	str	r3, [r7, #16]

    return out;
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	461a      	mov	r2, r3
 8013842:	f107 0310 	add.w	r3, r7, #16
 8013846:	e893 0003 	ldmia.w	r3, {r0, r1}
 801384a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801384e:	68f8      	ldr	r0, [r7, #12]
 8013850:	371c      	adds	r7, #28
 8013852:	46bd      	mov	sp, r7
 8013854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013858:	4770      	bx	lr

0801385a <_ZdlPvj>:
 801385a:	f000 b814 	b.w	8013886 <_ZdlPv>

0801385e <_Znwj>:
 801385e:	2801      	cmp	r0, #1
 8013860:	bf38      	it	cc
 8013862:	2001      	movcc	r0, #1
 8013864:	b510      	push	{r4, lr}
 8013866:	4604      	mov	r4, r0
 8013868:	4620      	mov	r0, r4
 801386a:	f000 f84f 	bl	801390c <malloc>
 801386e:	b100      	cbz	r0, 8013872 <_Znwj+0x14>
 8013870:	bd10      	pop	{r4, pc}
 8013872:	f000 f80b 	bl	801388c <_ZSt15get_new_handlerv>
 8013876:	b908      	cbnz	r0, 801387c <_Znwj+0x1e>
 8013878:	f000 f810 	bl	801389c <abort>
 801387c:	4780      	blx	r0
 801387e:	e7f3      	b.n	8013868 <_Znwj+0xa>

08013880 <_ZSt25__throw_bad_function_callv>:
 8013880:	b508      	push	{r3, lr}
 8013882:	f000 f80b 	bl	801389c <abort>

08013886 <_ZdlPv>:
 8013886:	f000 b849 	b.w	801391c <free>
	...

0801388c <_ZSt15get_new_handlerv>:
 801388c:	4b02      	ldr	r3, [pc, #8]	@ (8013898 <_ZSt15get_new_handlerv+0xc>)
 801388e:	6818      	ldr	r0, [r3, #0]
 8013890:	f3bf 8f5b 	dmb	ish
 8013894:	4770      	bx	lr
 8013896:	bf00      	nop
 8013898:	200009c0 	.word	0x200009c0

0801389c <abort>:
 801389c:	b508      	push	{r3, lr}
 801389e:	2006      	movs	r0, #6
 80138a0:	f001 f902 	bl	8014aa8 <raise>
 80138a4:	2001      	movs	r0, #1
 80138a6:	f7f5 fffd 	bl	80098a4 <_exit>
	...

080138ac <__assert_func>:
 80138ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80138ae:	4614      	mov	r4, r2
 80138b0:	461a      	mov	r2, r3
 80138b2:	4b09      	ldr	r3, [pc, #36]	@ (80138d8 <__assert_func+0x2c>)
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	4605      	mov	r5, r0
 80138b8:	68d8      	ldr	r0, [r3, #12]
 80138ba:	b954      	cbnz	r4, 80138d2 <__assert_func+0x26>
 80138bc:	4b07      	ldr	r3, [pc, #28]	@ (80138dc <__assert_func+0x30>)
 80138be:	461c      	mov	r4, r3
 80138c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80138c4:	9100      	str	r1, [sp, #0]
 80138c6:	462b      	mov	r3, r5
 80138c8:	4905      	ldr	r1, [pc, #20]	@ (80138e0 <__assert_func+0x34>)
 80138ca:	f000 ffed 	bl	80148a8 <fiprintf>
 80138ce:	f7ff ffe5 	bl	801389c <abort>
 80138d2:	4b04      	ldr	r3, [pc, #16]	@ (80138e4 <__assert_func+0x38>)
 80138d4:	e7f4      	b.n	80138c0 <__assert_func+0x14>
 80138d6:	bf00      	nop
 80138d8:	20000090 	.word	0x20000090
 80138dc:	080191cb 	.word	0x080191cb
 80138e0:	0801919d 	.word	0x0801919d
 80138e4:	08019190 	.word	0x08019190

080138e8 <exit>:
 80138e8:	b508      	push	{r3, lr}
 80138ea:	4b06      	ldr	r3, [pc, #24]	@ (8013904 <exit+0x1c>)
 80138ec:	4604      	mov	r4, r0
 80138ee:	b113      	cbz	r3, 80138f6 <exit+0xe>
 80138f0:	2100      	movs	r1, #0
 80138f2:	f3af 8000 	nop.w
 80138f6:	4b04      	ldr	r3, [pc, #16]	@ (8013908 <exit+0x20>)
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	b103      	cbz	r3, 80138fe <exit+0x16>
 80138fc:	4798      	blx	r3
 80138fe:	4620      	mov	r0, r4
 8013900:	f7f5 ffd0 	bl	80098a4 <_exit>
 8013904:	00000000 	.word	0x00000000
 8013908:	20000b04 	.word	0x20000b04

0801390c <malloc>:
 801390c:	4b02      	ldr	r3, [pc, #8]	@ (8013918 <malloc+0xc>)
 801390e:	4601      	mov	r1, r0
 8013910:	6818      	ldr	r0, [r3, #0]
 8013912:	f000 b82d 	b.w	8013970 <_malloc_r>
 8013916:	bf00      	nop
 8013918:	20000090 	.word	0x20000090

0801391c <free>:
 801391c:	4b02      	ldr	r3, [pc, #8]	@ (8013928 <free+0xc>)
 801391e:	4601      	mov	r1, r0
 8013920:	6818      	ldr	r0, [r3, #0]
 8013922:	f001 bfc5 	b.w	80158b0 <_free_r>
 8013926:	bf00      	nop
 8013928:	20000090 	.word	0x20000090

0801392c <sbrk_aligned>:
 801392c:	b570      	push	{r4, r5, r6, lr}
 801392e:	4e0f      	ldr	r6, [pc, #60]	@ (801396c <sbrk_aligned+0x40>)
 8013930:	460c      	mov	r4, r1
 8013932:	6831      	ldr	r1, [r6, #0]
 8013934:	4605      	mov	r5, r0
 8013936:	b911      	cbnz	r1, 801393e <sbrk_aligned+0x12>
 8013938:	f001 f90a 	bl	8014b50 <_sbrk_r>
 801393c:	6030      	str	r0, [r6, #0]
 801393e:	4621      	mov	r1, r4
 8013940:	4628      	mov	r0, r5
 8013942:	f001 f905 	bl	8014b50 <_sbrk_r>
 8013946:	1c43      	adds	r3, r0, #1
 8013948:	d103      	bne.n	8013952 <sbrk_aligned+0x26>
 801394a:	f04f 34ff 	mov.w	r4, #4294967295
 801394e:	4620      	mov	r0, r4
 8013950:	bd70      	pop	{r4, r5, r6, pc}
 8013952:	1cc4      	adds	r4, r0, #3
 8013954:	f024 0403 	bic.w	r4, r4, #3
 8013958:	42a0      	cmp	r0, r4
 801395a:	d0f8      	beq.n	801394e <sbrk_aligned+0x22>
 801395c:	1a21      	subs	r1, r4, r0
 801395e:	4628      	mov	r0, r5
 8013960:	f001 f8f6 	bl	8014b50 <_sbrk_r>
 8013964:	3001      	adds	r0, #1
 8013966:	d1f2      	bne.n	801394e <sbrk_aligned+0x22>
 8013968:	e7ef      	b.n	801394a <sbrk_aligned+0x1e>
 801396a:	bf00      	nop
 801396c:	200009c4 	.word	0x200009c4

08013970 <_malloc_r>:
 8013970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013974:	1ccd      	adds	r5, r1, #3
 8013976:	f025 0503 	bic.w	r5, r5, #3
 801397a:	3508      	adds	r5, #8
 801397c:	2d0c      	cmp	r5, #12
 801397e:	bf38      	it	cc
 8013980:	250c      	movcc	r5, #12
 8013982:	2d00      	cmp	r5, #0
 8013984:	4606      	mov	r6, r0
 8013986:	db01      	blt.n	801398c <_malloc_r+0x1c>
 8013988:	42a9      	cmp	r1, r5
 801398a:	d904      	bls.n	8013996 <_malloc_r+0x26>
 801398c:	230c      	movs	r3, #12
 801398e:	6033      	str	r3, [r6, #0]
 8013990:	2000      	movs	r0, #0
 8013992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013996:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013a6c <_malloc_r+0xfc>
 801399a:	f000 f869 	bl	8013a70 <__malloc_lock>
 801399e:	f8d8 3000 	ldr.w	r3, [r8]
 80139a2:	461c      	mov	r4, r3
 80139a4:	bb44      	cbnz	r4, 80139f8 <_malloc_r+0x88>
 80139a6:	4629      	mov	r1, r5
 80139a8:	4630      	mov	r0, r6
 80139aa:	f7ff ffbf 	bl	801392c <sbrk_aligned>
 80139ae:	1c43      	adds	r3, r0, #1
 80139b0:	4604      	mov	r4, r0
 80139b2:	d158      	bne.n	8013a66 <_malloc_r+0xf6>
 80139b4:	f8d8 4000 	ldr.w	r4, [r8]
 80139b8:	4627      	mov	r7, r4
 80139ba:	2f00      	cmp	r7, #0
 80139bc:	d143      	bne.n	8013a46 <_malloc_r+0xd6>
 80139be:	2c00      	cmp	r4, #0
 80139c0:	d04b      	beq.n	8013a5a <_malloc_r+0xea>
 80139c2:	6823      	ldr	r3, [r4, #0]
 80139c4:	4639      	mov	r1, r7
 80139c6:	4630      	mov	r0, r6
 80139c8:	eb04 0903 	add.w	r9, r4, r3
 80139cc:	f001 f8c0 	bl	8014b50 <_sbrk_r>
 80139d0:	4581      	cmp	r9, r0
 80139d2:	d142      	bne.n	8013a5a <_malloc_r+0xea>
 80139d4:	6821      	ldr	r1, [r4, #0]
 80139d6:	1a6d      	subs	r5, r5, r1
 80139d8:	4629      	mov	r1, r5
 80139da:	4630      	mov	r0, r6
 80139dc:	f7ff ffa6 	bl	801392c <sbrk_aligned>
 80139e0:	3001      	adds	r0, #1
 80139e2:	d03a      	beq.n	8013a5a <_malloc_r+0xea>
 80139e4:	6823      	ldr	r3, [r4, #0]
 80139e6:	442b      	add	r3, r5
 80139e8:	6023      	str	r3, [r4, #0]
 80139ea:	f8d8 3000 	ldr.w	r3, [r8]
 80139ee:	685a      	ldr	r2, [r3, #4]
 80139f0:	bb62      	cbnz	r2, 8013a4c <_malloc_r+0xdc>
 80139f2:	f8c8 7000 	str.w	r7, [r8]
 80139f6:	e00f      	b.n	8013a18 <_malloc_r+0xa8>
 80139f8:	6822      	ldr	r2, [r4, #0]
 80139fa:	1b52      	subs	r2, r2, r5
 80139fc:	d420      	bmi.n	8013a40 <_malloc_r+0xd0>
 80139fe:	2a0b      	cmp	r2, #11
 8013a00:	d917      	bls.n	8013a32 <_malloc_r+0xc2>
 8013a02:	1961      	adds	r1, r4, r5
 8013a04:	42a3      	cmp	r3, r4
 8013a06:	6025      	str	r5, [r4, #0]
 8013a08:	bf18      	it	ne
 8013a0a:	6059      	strne	r1, [r3, #4]
 8013a0c:	6863      	ldr	r3, [r4, #4]
 8013a0e:	bf08      	it	eq
 8013a10:	f8c8 1000 	streq.w	r1, [r8]
 8013a14:	5162      	str	r2, [r4, r5]
 8013a16:	604b      	str	r3, [r1, #4]
 8013a18:	4630      	mov	r0, r6
 8013a1a:	f000 f82f 	bl	8013a7c <__malloc_unlock>
 8013a1e:	f104 000b 	add.w	r0, r4, #11
 8013a22:	1d23      	adds	r3, r4, #4
 8013a24:	f020 0007 	bic.w	r0, r0, #7
 8013a28:	1ac2      	subs	r2, r0, r3
 8013a2a:	bf1c      	itt	ne
 8013a2c:	1a1b      	subne	r3, r3, r0
 8013a2e:	50a3      	strne	r3, [r4, r2]
 8013a30:	e7af      	b.n	8013992 <_malloc_r+0x22>
 8013a32:	6862      	ldr	r2, [r4, #4]
 8013a34:	42a3      	cmp	r3, r4
 8013a36:	bf0c      	ite	eq
 8013a38:	f8c8 2000 	streq.w	r2, [r8]
 8013a3c:	605a      	strne	r2, [r3, #4]
 8013a3e:	e7eb      	b.n	8013a18 <_malloc_r+0xa8>
 8013a40:	4623      	mov	r3, r4
 8013a42:	6864      	ldr	r4, [r4, #4]
 8013a44:	e7ae      	b.n	80139a4 <_malloc_r+0x34>
 8013a46:	463c      	mov	r4, r7
 8013a48:	687f      	ldr	r7, [r7, #4]
 8013a4a:	e7b6      	b.n	80139ba <_malloc_r+0x4a>
 8013a4c:	461a      	mov	r2, r3
 8013a4e:	685b      	ldr	r3, [r3, #4]
 8013a50:	42a3      	cmp	r3, r4
 8013a52:	d1fb      	bne.n	8013a4c <_malloc_r+0xdc>
 8013a54:	2300      	movs	r3, #0
 8013a56:	6053      	str	r3, [r2, #4]
 8013a58:	e7de      	b.n	8013a18 <_malloc_r+0xa8>
 8013a5a:	230c      	movs	r3, #12
 8013a5c:	6033      	str	r3, [r6, #0]
 8013a5e:	4630      	mov	r0, r6
 8013a60:	f000 f80c 	bl	8013a7c <__malloc_unlock>
 8013a64:	e794      	b.n	8013990 <_malloc_r+0x20>
 8013a66:	6005      	str	r5, [r0, #0]
 8013a68:	e7d6      	b.n	8013a18 <_malloc_r+0xa8>
 8013a6a:	bf00      	nop
 8013a6c:	200009c8 	.word	0x200009c8

08013a70 <__malloc_lock>:
 8013a70:	4801      	ldr	r0, [pc, #4]	@ (8013a78 <__malloc_lock+0x8>)
 8013a72:	f001 b8ba 	b.w	8014bea <__retarget_lock_acquire_recursive>
 8013a76:	bf00      	nop
 8013a78:	20000b0c 	.word	0x20000b0c

08013a7c <__malloc_unlock>:
 8013a7c:	4801      	ldr	r0, [pc, #4]	@ (8013a84 <__malloc_unlock+0x8>)
 8013a7e:	f001 b8b5 	b.w	8014bec <__retarget_lock_release_recursive>
 8013a82:	bf00      	nop
 8013a84:	20000b0c 	.word	0x20000b0c

08013a88 <__cvt>:
 8013a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013a8c:	ec57 6b10 	vmov	r6, r7, d0
 8013a90:	2f00      	cmp	r7, #0
 8013a92:	460c      	mov	r4, r1
 8013a94:	4619      	mov	r1, r3
 8013a96:	463b      	mov	r3, r7
 8013a98:	bfbb      	ittet	lt
 8013a9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013a9e:	461f      	movlt	r7, r3
 8013aa0:	2300      	movge	r3, #0
 8013aa2:	232d      	movlt	r3, #45	@ 0x2d
 8013aa4:	700b      	strb	r3, [r1, #0]
 8013aa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013aa8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013aac:	4691      	mov	r9, r2
 8013aae:	f023 0820 	bic.w	r8, r3, #32
 8013ab2:	bfbc      	itt	lt
 8013ab4:	4632      	movlt	r2, r6
 8013ab6:	4616      	movlt	r6, r2
 8013ab8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013abc:	d005      	beq.n	8013aca <__cvt+0x42>
 8013abe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013ac2:	d100      	bne.n	8013ac6 <__cvt+0x3e>
 8013ac4:	3401      	adds	r4, #1
 8013ac6:	2102      	movs	r1, #2
 8013ac8:	e000      	b.n	8013acc <__cvt+0x44>
 8013aca:	2103      	movs	r1, #3
 8013acc:	ab03      	add	r3, sp, #12
 8013ace:	9301      	str	r3, [sp, #4]
 8013ad0:	ab02      	add	r3, sp, #8
 8013ad2:	9300      	str	r3, [sp, #0]
 8013ad4:	ec47 6b10 	vmov	d0, r6, r7
 8013ad8:	4653      	mov	r3, sl
 8013ada:	4622      	mov	r2, r4
 8013adc:	f001 f924 	bl	8014d28 <_dtoa_r>
 8013ae0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013ae4:	4605      	mov	r5, r0
 8013ae6:	d119      	bne.n	8013b1c <__cvt+0x94>
 8013ae8:	f019 0f01 	tst.w	r9, #1
 8013aec:	d00e      	beq.n	8013b0c <__cvt+0x84>
 8013aee:	eb00 0904 	add.w	r9, r0, r4
 8013af2:	2200      	movs	r2, #0
 8013af4:	2300      	movs	r3, #0
 8013af6:	4630      	mov	r0, r6
 8013af8:	4639      	mov	r1, r7
 8013afa:	f7ed f80d 	bl	8000b18 <__aeabi_dcmpeq>
 8013afe:	b108      	cbz	r0, 8013b04 <__cvt+0x7c>
 8013b00:	f8cd 900c 	str.w	r9, [sp, #12]
 8013b04:	2230      	movs	r2, #48	@ 0x30
 8013b06:	9b03      	ldr	r3, [sp, #12]
 8013b08:	454b      	cmp	r3, r9
 8013b0a:	d31e      	bcc.n	8013b4a <__cvt+0xc2>
 8013b0c:	9b03      	ldr	r3, [sp, #12]
 8013b0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013b10:	1b5b      	subs	r3, r3, r5
 8013b12:	4628      	mov	r0, r5
 8013b14:	6013      	str	r3, [r2, #0]
 8013b16:	b004      	add	sp, #16
 8013b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013b20:	eb00 0904 	add.w	r9, r0, r4
 8013b24:	d1e5      	bne.n	8013af2 <__cvt+0x6a>
 8013b26:	7803      	ldrb	r3, [r0, #0]
 8013b28:	2b30      	cmp	r3, #48	@ 0x30
 8013b2a:	d10a      	bne.n	8013b42 <__cvt+0xba>
 8013b2c:	2200      	movs	r2, #0
 8013b2e:	2300      	movs	r3, #0
 8013b30:	4630      	mov	r0, r6
 8013b32:	4639      	mov	r1, r7
 8013b34:	f7ec fff0 	bl	8000b18 <__aeabi_dcmpeq>
 8013b38:	b918      	cbnz	r0, 8013b42 <__cvt+0xba>
 8013b3a:	f1c4 0401 	rsb	r4, r4, #1
 8013b3e:	f8ca 4000 	str.w	r4, [sl]
 8013b42:	f8da 3000 	ldr.w	r3, [sl]
 8013b46:	4499      	add	r9, r3
 8013b48:	e7d3      	b.n	8013af2 <__cvt+0x6a>
 8013b4a:	1c59      	adds	r1, r3, #1
 8013b4c:	9103      	str	r1, [sp, #12]
 8013b4e:	701a      	strb	r2, [r3, #0]
 8013b50:	e7d9      	b.n	8013b06 <__cvt+0x7e>

08013b52 <__exponent>:
 8013b52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013b54:	2900      	cmp	r1, #0
 8013b56:	bfba      	itte	lt
 8013b58:	4249      	neglt	r1, r1
 8013b5a:	232d      	movlt	r3, #45	@ 0x2d
 8013b5c:	232b      	movge	r3, #43	@ 0x2b
 8013b5e:	2909      	cmp	r1, #9
 8013b60:	7002      	strb	r2, [r0, #0]
 8013b62:	7043      	strb	r3, [r0, #1]
 8013b64:	dd29      	ble.n	8013bba <__exponent+0x68>
 8013b66:	f10d 0307 	add.w	r3, sp, #7
 8013b6a:	461d      	mov	r5, r3
 8013b6c:	270a      	movs	r7, #10
 8013b6e:	461a      	mov	r2, r3
 8013b70:	fbb1 f6f7 	udiv	r6, r1, r7
 8013b74:	fb07 1416 	mls	r4, r7, r6, r1
 8013b78:	3430      	adds	r4, #48	@ 0x30
 8013b7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013b7e:	460c      	mov	r4, r1
 8013b80:	2c63      	cmp	r4, #99	@ 0x63
 8013b82:	f103 33ff 	add.w	r3, r3, #4294967295
 8013b86:	4631      	mov	r1, r6
 8013b88:	dcf1      	bgt.n	8013b6e <__exponent+0x1c>
 8013b8a:	3130      	adds	r1, #48	@ 0x30
 8013b8c:	1e94      	subs	r4, r2, #2
 8013b8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013b92:	1c41      	adds	r1, r0, #1
 8013b94:	4623      	mov	r3, r4
 8013b96:	42ab      	cmp	r3, r5
 8013b98:	d30a      	bcc.n	8013bb0 <__exponent+0x5e>
 8013b9a:	f10d 0309 	add.w	r3, sp, #9
 8013b9e:	1a9b      	subs	r3, r3, r2
 8013ba0:	42ac      	cmp	r4, r5
 8013ba2:	bf88      	it	hi
 8013ba4:	2300      	movhi	r3, #0
 8013ba6:	3302      	adds	r3, #2
 8013ba8:	4403      	add	r3, r0
 8013baa:	1a18      	subs	r0, r3, r0
 8013bac:	b003      	add	sp, #12
 8013bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013bb0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013bb4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013bb8:	e7ed      	b.n	8013b96 <__exponent+0x44>
 8013bba:	2330      	movs	r3, #48	@ 0x30
 8013bbc:	3130      	adds	r1, #48	@ 0x30
 8013bbe:	7083      	strb	r3, [r0, #2]
 8013bc0:	70c1      	strb	r1, [r0, #3]
 8013bc2:	1d03      	adds	r3, r0, #4
 8013bc4:	e7f1      	b.n	8013baa <__exponent+0x58>
	...

08013bc8 <_printf_float>:
 8013bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bcc:	b08d      	sub	sp, #52	@ 0x34
 8013bce:	460c      	mov	r4, r1
 8013bd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013bd4:	4616      	mov	r6, r2
 8013bd6:	461f      	mov	r7, r3
 8013bd8:	4605      	mov	r5, r0
 8013bda:	f000 ff6d 	bl	8014ab8 <_localeconv_r>
 8013bde:	6803      	ldr	r3, [r0, #0]
 8013be0:	9304      	str	r3, [sp, #16]
 8013be2:	4618      	mov	r0, r3
 8013be4:	f7ec fb6c 	bl	80002c0 <strlen>
 8013be8:	2300      	movs	r3, #0
 8013bea:	930a      	str	r3, [sp, #40]	@ 0x28
 8013bec:	f8d8 3000 	ldr.w	r3, [r8]
 8013bf0:	9005      	str	r0, [sp, #20]
 8013bf2:	3307      	adds	r3, #7
 8013bf4:	f023 0307 	bic.w	r3, r3, #7
 8013bf8:	f103 0208 	add.w	r2, r3, #8
 8013bfc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013c00:	f8d4 b000 	ldr.w	fp, [r4]
 8013c04:	f8c8 2000 	str.w	r2, [r8]
 8013c08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013c0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013c10:	9307      	str	r3, [sp, #28]
 8013c12:	f8cd 8018 	str.w	r8, [sp, #24]
 8013c16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013c1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013c1e:	4b9c      	ldr	r3, [pc, #624]	@ (8013e90 <_printf_float+0x2c8>)
 8013c20:	f04f 32ff 	mov.w	r2, #4294967295
 8013c24:	f7ec ffaa 	bl	8000b7c <__aeabi_dcmpun>
 8013c28:	bb70      	cbnz	r0, 8013c88 <_printf_float+0xc0>
 8013c2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013c2e:	4b98      	ldr	r3, [pc, #608]	@ (8013e90 <_printf_float+0x2c8>)
 8013c30:	f04f 32ff 	mov.w	r2, #4294967295
 8013c34:	f7ec ff84 	bl	8000b40 <__aeabi_dcmple>
 8013c38:	bb30      	cbnz	r0, 8013c88 <_printf_float+0xc0>
 8013c3a:	2200      	movs	r2, #0
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	4640      	mov	r0, r8
 8013c40:	4649      	mov	r1, r9
 8013c42:	f7ec ff73 	bl	8000b2c <__aeabi_dcmplt>
 8013c46:	b110      	cbz	r0, 8013c4e <_printf_float+0x86>
 8013c48:	232d      	movs	r3, #45	@ 0x2d
 8013c4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013c4e:	4a91      	ldr	r2, [pc, #580]	@ (8013e94 <_printf_float+0x2cc>)
 8013c50:	4b91      	ldr	r3, [pc, #580]	@ (8013e98 <_printf_float+0x2d0>)
 8013c52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013c56:	bf94      	ite	ls
 8013c58:	4690      	movls	r8, r2
 8013c5a:	4698      	movhi	r8, r3
 8013c5c:	2303      	movs	r3, #3
 8013c5e:	6123      	str	r3, [r4, #16]
 8013c60:	f02b 0304 	bic.w	r3, fp, #4
 8013c64:	6023      	str	r3, [r4, #0]
 8013c66:	f04f 0900 	mov.w	r9, #0
 8013c6a:	9700      	str	r7, [sp, #0]
 8013c6c:	4633      	mov	r3, r6
 8013c6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013c70:	4621      	mov	r1, r4
 8013c72:	4628      	mov	r0, r5
 8013c74:	f000 f9d2 	bl	801401c <_printf_common>
 8013c78:	3001      	adds	r0, #1
 8013c7a:	f040 808d 	bne.w	8013d98 <_printf_float+0x1d0>
 8013c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8013c82:	b00d      	add	sp, #52	@ 0x34
 8013c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c88:	4642      	mov	r2, r8
 8013c8a:	464b      	mov	r3, r9
 8013c8c:	4640      	mov	r0, r8
 8013c8e:	4649      	mov	r1, r9
 8013c90:	f7ec ff74 	bl	8000b7c <__aeabi_dcmpun>
 8013c94:	b140      	cbz	r0, 8013ca8 <_printf_float+0xe0>
 8013c96:	464b      	mov	r3, r9
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	bfbc      	itt	lt
 8013c9c:	232d      	movlt	r3, #45	@ 0x2d
 8013c9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013ca2:	4a7e      	ldr	r2, [pc, #504]	@ (8013e9c <_printf_float+0x2d4>)
 8013ca4:	4b7e      	ldr	r3, [pc, #504]	@ (8013ea0 <_printf_float+0x2d8>)
 8013ca6:	e7d4      	b.n	8013c52 <_printf_float+0x8a>
 8013ca8:	6863      	ldr	r3, [r4, #4]
 8013caa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013cae:	9206      	str	r2, [sp, #24]
 8013cb0:	1c5a      	adds	r2, r3, #1
 8013cb2:	d13b      	bne.n	8013d2c <_printf_float+0x164>
 8013cb4:	2306      	movs	r3, #6
 8013cb6:	6063      	str	r3, [r4, #4]
 8013cb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013cbc:	2300      	movs	r3, #0
 8013cbe:	6022      	str	r2, [r4, #0]
 8013cc0:	9303      	str	r3, [sp, #12]
 8013cc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8013cc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013cc8:	ab09      	add	r3, sp, #36	@ 0x24
 8013cca:	9300      	str	r3, [sp, #0]
 8013ccc:	6861      	ldr	r1, [r4, #4]
 8013cce:	ec49 8b10 	vmov	d0, r8, r9
 8013cd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013cd6:	4628      	mov	r0, r5
 8013cd8:	f7ff fed6 	bl	8013a88 <__cvt>
 8013cdc:	9b06      	ldr	r3, [sp, #24]
 8013cde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013ce0:	2b47      	cmp	r3, #71	@ 0x47
 8013ce2:	4680      	mov	r8, r0
 8013ce4:	d129      	bne.n	8013d3a <_printf_float+0x172>
 8013ce6:	1cc8      	adds	r0, r1, #3
 8013ce8:	db02      	blt.n	8013cf0 <_printf_float+0x128>
 8013cea:	6863      	ldr	r3, [r4, #4]
 8013cec:	4299      	cmp	r1, r3
 8013cee:	dd41      	ble.n	8013d74 <_printf_float+0x1ac>
 8013cf0:	f1aa 0a02 	sub.w	sl, sl, #2
 8013cf4:	fa5f fa8a 	uxtb.w	sl, sl
 8013cf8:	3901      	subs	r1, #1
 8013cfa:	4652      	mov	r2, sl
 8013cfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013d00:	9109      	str	r1, [sp, #36]	@ 0x24
 8013d02:	f7ff ff26 	bl	8013b52 <__exponent>
 8013d06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013d08:	1813      	adds	r3, r2, r0
 8013d0a:	2a01      	cmp	r2, #1
 8013d0c:	4681      	mov	r9, r0
 8013d0e:	6123      	str	r3, [r4, #16]
 8013d10:	dc02      	bgt.n	8013d18 <_printf_float+0x150>
 8013d12:	6822      	ldr	r2, [r4, #0]
 8013d14:	07d2      	lsls	r2, r2, #31
 8013d16:	d501      	bpl.n	8013d1c <_printf_float+0x154>
 8013d18:	3301      	adds	r3, #1
 8013d1a:	6123      	str	r3, [r4, #16]
 8013d1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013d20:	2b00      	cmp	r3, #0
 8013d22:	d0a2      	beq.n	8013c6a <_printf_float+0xa2>
 8013d24:	232d      	movs	r3, #45	@ 0x2d
 8013d26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013d2a:	e79e      	b.n	8013c6a <_printf_float+0xa2>
 8013d2c:	9a06      	ldr	r2, [sp, #24]
 8013d2e:	2a47      	cmp	r2, #71	@ 0x47
 8013d30:	d1c2      	bne.n	8013cb8 <_printf_float+0xf0>
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d1c0      	bne.n	8013cb8 <_printf_float+0xf0>
 8013d36:	2301      	movs	r3, #1
 8013d38:	e7bd      	b.n	8013cb6 <_printf_float+0xee>
 8013d3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013d3e:	d9db      	bls.n	8013cf8 <_printf_float+0x130>
 8013d40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013d44:	d118      	bne.n	8013d78 <_printf_float+0x1b0>
 8013d46:	2900      	cmp	r1, #0
 8013d48:	6863      	ldr	r3, [r4, #4]
 8013d4a:	dd0b      	ble.n	8013d64 <_printf_float+0x19c>
 8013d4c:	6121      	str	r1, [r4, #16]
 8013d4e:	b913      	cbnz	r3, 8013d56 <_printf_float+0x18e>
 8013d50:	6822      	ldr	r2, [r4, #0]
 8013d52:	07d0      	lsls	r0, r2, #31
 8013d54:	d502      	bpl.n	8013d5c <_printf_float+0x194>
 8013d56:	3301      	adds	r3, #1
 8013d58:	440b      	add	r3, r1
 8013d5a:	6123      	str	r3, [r4, #16]
 8013d5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013d5e:	f04f 0900 	mov.w	r9, #0
 8013d62:	e7db      	b.n	8013d1c <_printf_float+0x154>
 8013d64:	b913      	cbnz	r3, 8013d6c <_printf_float+0x1a4>
 8013d66:	6822      	ldr	r2, [r4, #0]
 8013d68:	07d2      	lsls	r2, r2, #31
 8013d6a:	d501      	bpl.n	8013d70 <_printf_float+0x1a8>
 8013d6c:	3302      	adds	r3, #2
 8013d6e:	e7f4      	b.n	8013d5a <_printf_float+0x192>
 8013d70:	2301      	movs	r3, #1
 8013d72:	e7f2      	b.n	8013d5a <_printf_float+0x192>
 8013d74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013d78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013d7a:	4299      	cmp	r1, r3
 8013d7c:	db05      	blt.n	8013d8a <_printf_float+0x1c2>
 8013d7e:	6823      	ldr	r3, [r4, #0]
 8013d80:	6121      	str	r1, [r4, #16]
 8013d82:	07d8      	lsls	r0, r3, #31
 8013d84:	d5ea      	bpl.n	8013d5c <_printf_float+0x194>
 8013d86:	1c4b      	adds	r3, r1, #1
 8013d88:	e7e7      	b.n	8013d5a <_printf_float+0x192>
 8013d8a:	2900      	cmp	r1, #0
 8013d8c:	bfd4      	ite	le
 8013d8e:	f1c1 0202 	rsble	r2, r1, #2
 8013d92:	2201      	movgt	r2, #1
 8013d94:	4413      	add	r3, r2
 8013d96:	e7e0      	b.n	8013d5a <_printf_float+0x192>
 8013d98:	6823      	ldr	r3, [r4, #0]
 8013d9a:	055a      	lsls	r2, r3, #21
 8013d9c:	d407      	bmi.n	8013dae <_printf_float+0x1e6>
 8013d9e:	6923      	ldr	r3, [r4, #16]
 8013da0:	4642      	mov	r2, r8
 8013da2:	4631      	mov	r1, r6
 8013da4:	4628      	mov	r0, r5
 8013da6:	47b8      	blx	r7
 8013da8:	3001      	adds	r0, #1
 8013daa:	d12b      	bne.n	8013e04 <_printf_float+0x23c>
 8013dac:	e767      	b.n	8013c7e <_printf_float+0xb6>
 8013dae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013db2:	f240 80dd 	bls.w	8013f70 <_printf_float+0x3a8>
 8013db6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013dba:	2200      	movs	r2, #0
 8013dbc:	2300      	movs	r3, #0
 8013dbe:	f7ec feab 	bl	8000b18 <__aeabi_dcmpeq>
 8013dc2:	2800      	cmp	r0, #0
 8013dc4:	d033      	beq.n	8013e2e <_printf_float+0x266>
 8013dc6:	4a37      	ldr	r2, [pc, #220]	@ (8013ea4 <_printf_float+0x2dc>)
 8013dc8:	2301      	movs	r3, #1
 8013dca:	4631      	mov	r1, r6
 8013dcc:	4628      	mov	r0, r5
 8013dce:	47b8      	blx	r7
 8013dd0:	3001      	adds	r0, #1
 8013dd2:	f43f af54 	beq.w	8013c7e <_printf_float+0xb6>
 8013dd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013dda:	4543      	cmp	r3, r8
 8013ddc:	db02      	blt.n	8013de4 <_printf_float+0x21c>
 8013dde:	6823      	ldr	r3, [r4, #0]
 8013de0:	07d8      	lsls	r0, r3, #31
 8013de2:	d50f      	bpl.n	8013e04 <_printf_float+0x23c>
 8013de4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013de8:	4631      	mov	r1, r6
 8013dea:	4628      	mov	r0, r5
 8013dec:	47b8      	blx	r7
 8013dee:	3001      	adds	r0, #1
 8013df0:	f43f af45 	beq.w	8013c7e <_printf_float+0xb6>
 8013df4:	f04f 0900 	mov.w	r9, #0
 8013df8:	f108 38ff 	add.w	r8, r8, #4294967295
 8013dfc:	f104 0a1a 	add.w	sl, r4, #26
 8013e00:	45c8      	cmp	r8, r9
 8013e02:	dc09      	bgt.n	8013e18 <_printf_float+0x250>
 8013e04:	6823      	ldr	r3, [r4, #0]
 8013e06:	079b      	lsls	r3, r3, #30
 8013e08:	f100 8103 	bmi.w	8014012 <_printf_float+0x44a>
 8013e0c:	68e0      	ldr	r0, [r4, #12]
 8013e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013e10:	4298      	cmp	r0, r3
 8013e12:	bfb8      	it	lt
 8013e14:	4618      	movlt	r0, r3
 8013e16:	e734      	b.n	8013c82 <_printf_float+0xba>
 8013e18:	2301      	movs	r3, #1
 8013e1a:	4652      	mov	r2, sl
 8013e1c:	4631      	mov	r1, r6
 8013e1e:	4628      	mov	r0, r5
 8013e20:	47b8      	blx	r7
 8013e22:	3001      	adds	r0, #1
 8013e24:	f43f af2b 	beq.w	8013c7e <_printf_float+0xb6>
 8013e28:	f109 0901 	add.w	r9, r9, #1
 8013e2c:	e7e8      	b.n	8013e00 <_printf_float+0x238>
 8013e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	dc39      	bgt.n	8013ea8 <_printf_float+0x2e0>
 8013e34:	4a1b      	ldr	r2, [pc, #108]	@ (8013ea4 <_printf_float+0x2dc>)
 8013e36:	2301      	movs	r3, #1
 8013e38:	4631      	mov	r1, r6
 8013e3a:	4628      	mov	r0, r5
 8013e3c:	47b8      	blx	r7
 8013e3e:	3001      	adds	r0, #1
 8013e40:	f43f af1d 	beq.w	8013c7e <_printf_float+0xb6>
 8013e44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013e48:	ea59 0303 	orrs.w	r3, r9, r3
 8013e4c:	d102      	bne.n	8013e54 <_printf_float+0x28c>
 8013e4e:	6823      	ldr	r3, [r4, #0]
 8013e50:	07d9      	lsls	r1, r3, #31
 8013e52:	d5d7      	bpl.n	8013e04 <_printf_float+0x23c>
 8013e54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013e58:	4631      	mov	r1, r6
 8013e5a:	4628      	mov	r0, r5
 8013e5c:	47b8      	blx	r7
 8013e5e:	3001      	adds	r0, #1
 8013e60:	f43f af0d 	beq.w	8013c7e <_printf_float+0xb6>
 8013e64:	f04f 0a00 	mov.w	sl, #0
 8013e68:	f104 0b1a 	add.w	fp, r4, #26
 8013e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e6e:	425b      	negs	r3, r3
 8013e70:	4553      	cmp	r3, sl
 8013e72:	dc01      	bgt.n	8013e78 <_printf_float+0x2b0>
 8013e74:	464b      	mov	r3, r9
 8013e76:	e793      	b.n	8013da0 <_printf_float+0x1d8>
 8013e78:	2301      	movs	r3, #1
 8013e7a:	465a      	mov	r2, fp
 8013e7c:	4631      	mov	r1, r6
 8013e7e:	4628      	mov	r0, r5
 8013e80:	47b8      	blx	r7
 8013e82:	3001      	adds	r0, #1
 8013e84:	f43f aefb 	beq.w	8013c7e <_printf_float+0xb6>
 8013e88:	f10a 0a01 	add.w	sl, sl, #1
 8013e8c:	e7ee      	b.n	8013e6c <_printf_float+0x2a4>
 8013e8e:	bf00      	nop
 8013e90:	7fefffff 	.word	0x7fefffff
 8013e94:	080191cc 	.word	0x080191cc
 8013e98:	080191d0 	.word	0x080191d0
 8013e9c:	080191d4 	.word	0x080191d4
 8013ea0:	080191d8 	.word	0x080191d8
 8013ea4:	080191dc 	.word	0x080191dc
 8013ea8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013eaa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013eae:	4553      	cmp	r3, sl
 8013eb0:	bfa8      	it	ge
 8013eb2:	4653      	movge	r3, sl
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	4699      	mov	r9, r3
 8013eb8:	dc36      	bgt.n	8013f28 <_printf_float+0x360>
 8013eba:	f04f 0b00 	mov.w	fp, #0
 8013ebe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013ec2:	f104 021a 	add.w	r2, r4, #26
 8013ec6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013ec8:	9306      	str	r3, [sp, #24]
 8013eca:	eba3 0309 	sub.w	r3, r3, r9
 8013ece:	455b      	cmp	r3, fp
 8013ed0:	dc31      	bgt.n	8013f36 <_printf_float+0x36e>
 8013ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ed4:	459a      	cmp	sl, r3
 8013ed6:	dc3a      	bgt.n	8013f4e <_printf_float+0x386>
 8013ed8:	6823      	ldr	r3, [r4, #0]
 8013eda:	07da      	lsls	r2, r3, #31
 8013edc:	d437      	bmi.n	8013f4e <_printf_float+0x386>
 8013ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ee0:	ebaa 0903 	sub.w	r9, sl, r3
 8013ee4:	9b06      	ldr	r3, [sp, #24]
 8013ee6:	ebaa 0303 	sub.w	r3, sl, r3
 8013eea:	4599      	cmp	r9, r3
 8013eec:	bfa8      	it	ge
 8013eee:	4699      	movge	r9, r3
 8013ef0:	f1b9 0f00 	cmp.w	r9, #0
 8013ef4:	dc33      	bgt.n	8013f5e <_printf_float+0x396>
 8013ef6:	f04f 0800 	mov.w	r8, #0
 8013efa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013efe:	f104 0b1a 	add.w	fp, r4, #26
 8013f02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f04:	ebaa 0303 	sub.w	r3, sl, r3
 8013f08:	eba3 0309 	sub.w	r3, r3, r9
 8013f0c:	4543      	cmp	r3, r8
 8013f0e:	f77f af79 	ble.w	8013e04 <_printf_float+0x23c>
 8013f12:	2301      	movs	r3, #1
 8013f14:	465a      	mov	r2, fp
 8013f16:	4631      	mov	r1, r6
 8013f18:	4628      	mov	r0, r5
 8013f1a:	47b8      	blx	r7
 8013f1c:	3001      	adds	r0, #1
 8013f1e:	f43f aeae 	beq.w	8013c7e <_printf_float+0xb6>
 8013f22:	f108 0801 	add.w	r8, r8, #1
 8013f26:	e7ec      	b.n	8013f02 <_printf_float+0x33a>
 8013f28:	4642      	mov	r2, r8
 8013f2a:	4631      	mov	r1, r6
 8013f2c:	4628      	mov	r0, r5
 8013f2e:	47b8      	blx	r7
 8013f30:	3001      	adds	r0, #1
 8013f32:	d1c2      	bne.n	8013eba <_printf_float+0x2f2>
 8013f34:	e6a3      	b.n	8013c7e <_printf_float+0xb6>
 8013f36:	2301      	movs	r3, #1
 8013f38:	4631      	mov	r1, r6
 8013f3a:	4628      	mov	r0, r5
 8013f3c:	9206      	str	r2, [sp, #24]
 8013f3e:	47b8      	blx	r7
 8013f40:	3001      	adds	r0, #1
 8013f42:	f43f ae9c 	beq.w	8013c7e <_printf_float+0xb6>
 8013f46:	9a06      	ldr	r2, [sp, #24]
 8013f48:	f10b 0b01 	add.w	fp, fp, #1
 8013f4c:	e7bb      	b.n	8013ec6 <_printf_float+0x2fe>
 8013f4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013f52:	4631      	mov	r1, r6
 8013f54:	4628      	mov	r0, r5
 8013f56:	47b8      	blx	r7
 8013f58:	3001      	adds	r0, #1
 8013f5a:	d1c0      	bne.n	8013ede <_printf_float+0x316>
 8013f5c:	e68f      	b.n	8013c7e <_printf_float+0xb6>
 8013f5e:	9a06      	ldr	r2, [sp, #24]
 8013f60:	464b      	mov	r3, r9
 8013f62:	4442      	add	r2, r8
 8013f64:	4631      	mov	r1, r6
 8013f66:	4628      	mov	r0, r5
 8013f68:	47b8      	blx	r7
 8013f6a:	3001      	adds	r0, #1
 8013f6c:	d1c3      	bne.n	8013ef6 <_printf_float+0x32e>
 8013f6e:	e686      	b.n	8013c7e <_printf_float+0xb6>
 8013f70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013f74:	f1ba 0f01 	cmp.w	sl, #1
 8013f78:	dc01      	bgt.n	8013f7e <_printf_float+0x3b6>
 8013f7a:	07db      	lsls	r3, r3, #31
 8013f7c:	d536      	bpl.n	8013fec <_printf_float+0x424>
 8013f7e:	2301      	movs	r3, #1
 8013f80:	4642      	mov	r2, r8
 8013f82:	4631      	mov	r1, r6
 8013f84:	4628      	mov	r0, r5
 8013f86:	47b8      	blx	r7
 8013f88:	3001      	adds	r0, #1
 8013f8a:	f43f ae78 	beq.w	8013c7e <_printf_float+0xb6>
 8013f8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013f92:	4631      	mov	r1, r6
 8013f94:	4628      	mov	r0, r5
 8013f96:	47b8      	blx	r7
 8013f98:	3001      	adds	r0, #1
 8013f9a:	f43f ae70 	beq.w	8013c7e <_printf_float+0xb6>
 8013f9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013fa2:	2200      	movs	r2, #0
 8013fa4:	2300      	movs	r3, #0
 8013fa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013faa:	f7ec fdb5 	bl	8000b18 <__aeabi_dcmpeq>
 8013fae:	b9c0      	cbnz	r0, 8013fe2 <_printf_float+0x41a>
 8013fb0:	4653      	mov	r3, sl
 8013fb2:	f108 0201 	add.w	r2, r8, #1
 8013fb6:	4631      	mov	r1, r6
 8013fb8:	4628      	mov	r0, r5
 8013fba:	47b8      	blx	r7
 8013fbc:	3001      	adds	r0, #1
 8013fbe:	d10c      	bne.n	8013fda <_printf_float+0x412>
 8013fc0:	e65d      	b.n	8013c7e <_printf_float+0xb6>
 8013fc2:	2301      	movs	r3, #1
 8013fc4:	465a      	mov	r2, fp
 8013fc6:	4631      	mov	r1, r6
 8013fc8:	4628      	mov	r0, r5
 8013fca:	47b8      	blx	r7
 8013fcc:	3001      	adds	r0, #1
 8013fce:	f43f ae56 	beq.w	8013c7e <_printf_float+0xb6>
 8013fd2:	f108 0801 	add.w	r8, r8, #1
 8013fd6:	45d0      	cmp	r8, sl
 8013fd8:	dbf3      	blt.n	8013fc2 <_printf_float+0x3fa>
 8013fda:	464b      	mov	r3, r9
 8013fdc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013fe0:	e6df      	b.n	8013da2 <_printf_float+0x1da>
 8013fe2:	f04f 0800 	mov.w	r8, #0
 8013fe6:	f104 0b1a 	add.w	fp, r4, #26
 8013fea:	e7f4      	b.n	8013fd6 <_printf_float+0x40e>
 8013fec:	2301      	movs	r3, #1
 8013fee:	4642      	mov	r2, r8
 8013ff0:	e7e1      	b.n	8013fb6 <_printf_float+0x3ee>
 8013ff2:	2301      	movs	r3, #1
 8013ff4:	464a      	mov	r2, r9
 8013ff6:	4631      	mov	r1, r6
 8013ff8:	4628      	mov	r0, r5
 8013ffa:	47b8      	blx	r7
 8013ffc:	3001      	adds	r0, #1
 8013ffe:	f43f ae3e 	beq.w	8013c7e <_printf_float+0xb6>
 8014002:	f108 0801 	add.w	r8, r8, #1
 8014006:	68e3      	ldr	r3, [r4, #12]
 8014008:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801400a:	1a5b      	subs	r3, r3, r1
 801400c:	4543      	cmp	r3, r8
 801400e:	dcf0      	bgt.n	8013ff2 <_printf_float+0x42a>
 8014010:	e6fc      	b.n	8013e0c <_printf_float+0x244>
 8014012:	f04f 0800 	mov.w	r8, #0
 8014016:	f104 0919 	add.w	r9, r4, #25
 801401a:	e7f4      	b.n	8014006 <_printf_float+0x43e>

0801401c <_printf_common>:
 801401c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014020:	4616      	mov	r6, r2
 8014022:	4698      	mov	r8, r3
 8014024:	688a      	ldr	r2, [r1, #8]
 8014026:	690b      	ldr	r3, [r1, #16]
 8014028:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801402c:	4293      	cmp	r3, r2
 801402e:	bfb8      	it	lt
 8014030:	4613      	movlt	r3, r2
 8014032:	6033      	str	r3, [r6, #0]
 8014034:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014038:	4607      	mov	r7, r0
 801403a:	460c      	mov	r4, r1
 801403c:	b10a      	cbz	r2, 8014042 <_printf_common+0x26>
 801403e:	3301      	adds	r3, #1
 8014040:	6033      	str	r3, [r6, #0]
 8014042:	6823      	ldr	r3, [r4, #0]
 8014044:	0699      	lsls	r1, r3, #26
 8014046:	bf42      	ittt	mi
 8014048:	6833      	ldrmi	r3, [r6, #0]
 801404a:	3302      	addmi	r3, #2
 801404c:	6033      	strmi	r3, [r6, #0]
 801404e:	6825      	ldr	r5, [r4, #0]
 8014050:	f015 0506 	ands.w	r5, r5, #6
 8014054:	d106      	bne.n	8014064 <_printf_common+0x48>
 8014056:	f104 0a19 	add.w	sl, r4, #25
 801405a:	68e3      	ldr	r3, [r4, #12]
 801405c:	6832      	ldr	r2, [r6, #0]
 801405e:	1a9b      	subs	r3, r3, r2
 8014060:	42ab      	cmp	r3, r5
 8014062:	dc26      	bgt.n	80140b2 <_printf_common+0x96>
 8014064:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014068:	6822      	ldr	r2, [r4, #0]
 801406a:	3b00      	subs	r3, #0
 801406c:	bf18      	it	ne
 801406e:	2301      	movne	r3, #1
 8014070:	0692      	lsls	r2, r2, #26
 8014072:	d42b      	bmi.n	80140cc <_printf_common+0xb0>
 8014074:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014078:	4641      	mov	r1, r8
 801407a:	4638      	mov	r0, r7
 801407c:	47c8      	blx	r9
 801407e:	3001      	adds	r0, #1
 8014080:	d01e      	beq.n	80140c0 <_printf_common+0xa4>
 8014082:	6823      	ldr	r3, [r4, #0]
 8014084:	6922      	ldr	r2, [r4, #16]
 8014086:	f003 0306 	and.w	r3, r3, #6
 801408a:	2b04      	cmp	r3, #4
 801408c:	bf02      	ittt	eq
 801408e:	68e5      	ldreq	r5, [r4, #12]
 8014090:	6833      	ldreq	r3, [r6, #0]
 8014092:	1aed      	subeq	r5, r5, r3
 8014094:	68a3      	ldr	r3, [r4, #8]
 8014096:	bf0c      	ite	eq
 8014098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801409c:	2500      	movne	r5, #0
 801409e:	4293      	cmp	r3, r2
 80140a0:	bfc4      	itt	gt
 80140a2:	1a9b      	subgt	r3, r3, r2
 80140a4:	18ed      	addgt	r5, r5, r3
 80140a6:	2600      	movs	r6, #0
 80140a8:	341a      	adds	r4, #26
 80140aa:	42b5      	cmp	r5, r6
 80140ac:	d11a      	bne.n	80140e4 <_printf_common+0xc8>
 80140ae:	2000      	movs	r0, #0
 80140b0:	e008      	b.n	80140c4 <_printf_common+0xa8>
 80140b2:	2301      	movs	r3, #1
 80140b4:	4652      	mov	r2, sl
 80140b6:	4641      	mov	r1, r8
 80140b8:	4638      	mov	r0, r7
 80140ba:	47c8      	blx	r9
 80140bc:	3001      	adds	r0, #1
 80140be:	d103      	bne.n	80140c8 <_printf_common+0xac>
 80140c0:	f04f 30ff 	mov.w	r0, #4294967295
 80140c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80140c8:	3501      	adds	r5, #1
 80140ca:	e7c6      	b.n	801405a <_printf_common+0x3e>
 80140cc:	18e1      	adds	r1, r4, r3
 80140ce:	1c5a      	adds	r2, r3, #1
 80140d0:	2030      	movs	r0, #48	@ 0x30
 80140d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80140d6:	4422      	add	r2, r4
 80140d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80140dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80140e0:	3302      	adds	r3, #2
 80140e2:	e7c7      	b.n	8014074 <_printf_common+0x58>
 80140e4:	2301      	movs	r3, #1
 80140e6:	4622      	mov	r2, r4
 80140e8:	4641      	mov	r1, r8
 80140ea:	4638      	mov	r0, r7
 80140ec:	47c8      	blx	r9
 80140ee:	3001      	adds	r0, #1
 80140f0:	d0e6      	beq.n	80140c0 <_printf_common+0xa4>
 80140f2:	3601      	adds	r6, #1
 80140f4:	e7d9      	b.n	80140aa <_printf_common+0x8e>
	...

080140f8 <_printf_i>:
 80140f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80140fc:	7e0f      	ldrb	r7, [r1, #24]
 80140fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014100:	2f78      	cmp	r7, #120	@ 0x78
 8014102:	4691      	mov	r9, r2
 8014104:	4680      	mov	r8, r0
 8014106:	460c      	mov	r4, r1
 8014108:	469a      	mov	sl, r3
 801410a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801410e:	d807      	bhi.n	8014120 <_printf_i+0x28>
 8014110:	2f62      	cmp	r7, #98	@ 0x62
 8014112:	d80a      	bhi.n	801412a <_printf_i+0x32>
 8014114:	2f00      	cmp	r7, #0
 8014116:	f000 80d2 	beq.w	80142be <_printf_i+0x1c6>
 801411a:	2f58      	cmp	r7, #88	@ 0x58
 801411c:	f000 80b9 	beq.w	8014292 <_printf_i+0x19a>
 8014120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014124:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014128:	e03a      	b.n	80141a0 <_printf_i+0xa8>
 801412a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801412e:	2b15      	cmp	r3, #21
 8014130:	d8f6      	bhi.n	8014120 <_printf_i+0x28>
 8014132:	a101      	add	r1, pc, #4	@ (adr r1, 8014138 <_printf_i+0x40>)
 8014134:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014138:	08014191 	.word	0x08014191
 801413c:	080141a5 	.word	0x080141a5
 8014140:	08014121 	.word	0x08014121
 8014144:	08014121 	.word	0x08014121
 8014148:	08014121 	.word	0x08014121
 801414c:	08014121 	.word	0x08014121
 8014150:	080141a5 	.word	0x080141a5
 8014154:	08014121 	.word	0x08014121
 8014158:	08014121 	.word	0x08014121
 801415c:	08014121 	.word	0x08014121
 8014160:	08014121 	.word	0x08014121
 8014164:	080142a5 	.word	0x080142a5
 8014168:	080141cf 	.word	0x080141cf
 801416c:	0801425f 	.word	0x0801425f
 8014170:	08014121 	.word	0x08014121
 8014174:	08014121 	.word	0x08014121
 8014178:	080142c7 	.word	0x080142c7
 801417c:	08014121 	.word	0x08014121
 8014180:	080141cf 	.word	0x080141cf
 8014184:	08014121 	.word	0x08014121
 8014188:	08014121 	.word	0x08014121
 801418c:	08014267 	.word	0x08014267
 8014190:	6833      	ldr	r3, [r6, #0]
 8014192:	1d1a      	adds	r2, r3, #4
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	6032      	str	r2, [r6, #0]
 8014198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801419c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80141a0:	2301      	movs	r3, #1
 80141a2:	e09d      	b.n	80142e0 <_printf_i+0x1e8>
 80141a4:	6833      	ldr	r3, [r6, #0]
 80141a6:	6820      	ldr	r0, [r4, #0]
 80141a8:	1d19      	adds	r1, r3, #4
 80141aa:	6031      	str	r1, [r6, #0]
 80141ac:	0606      	lsls	r6, r0, #24
 80141ae:	d501      	bpl.n	80141b4 <_printf_i+0xbc>
 80141b0:	681d      	ldr	r5, [r3, #0]
 80141b2:	e003      	b.n	80141bc <_printf_i+0xc4>
 80141b4:	0645      	lsls	r5, r0, #25
 80141b6:	d5fb      	bpl.n	80141b0 <_printf_i+0xb8>
 80141b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80141bc:	2d00      	cmp	r5, #0
 80141be:	da03      	bge.n	80141c8 <_printf_i+0xd0>
 80141c0:	232d      	movs	r3, #45	@ 0x2d
 80141c2:	426d      	negs	r5, r5
 80141c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80141c8:	4859      	ldr	r0, [pc, #356]	@ (8014330 <_printf_i+0x238>)
 80141ca:	230a      	movs	r3, #10
 80141cc:	e011      	b.n	80141f2 <_printf_i+0xfa>
 80141ce:	6821      	ldr	r1, [r4, #0]
 80141d0:	6833      	ldr	r3, [r6, #0]
 80141d2:	0608      	lsls	r0, r1, #24
 80141d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80141d8:	d402      	bmi.n	80141e0 <_printf_i+0xe8>
 80141da:	0649      	lsls	r1, r1, #25
 80141dc:	bf48      	it	mi
 80141de:	b2ad      	uxthmi	r5, r5
 80141e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80141e2:	4853      	ldr	r0, [pc, #332]	@ (8014330 <_printf_i+0x238>)
 80141e4:	6033      	str	r3, [r6, #0]
 80141e6:	bf14      	ite	ne
 80141e8:	230a      	movne	r3, #10
 80141ea:	2308      	moveq	r3, #8
 80141ec:	2100      	movs	r1, #0
 80141ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80141f2:	6866      	ldr	r6, [r4, #4]
 80141f4:	60a6      	str	r6, [r4, #8]
 80141f6:	2e00      	cmp	r6, #0
 80141f8:	bfa2      	ittt	ge
 80141fa:	6821      	ldrge	r1, [r4, #0]
 80141fc:	f021 0104 	bicge.w	r1, r1, #4
 8014200:	6021      	strge	r1, [r4, #0]
 8014202:	b90d      	cbnz	r5, 8014208 <_printf_i+0x110>
 8014204:	2e00      	cmp	r6, #0
 8014206:	d04b      	beq.n	80142a0 <_printf_i+0x1a8>
 8014208:	4616      	mov	r6, r2
 801420a:	fbb5 f1f3 	udiv	r1, r5, r3
 801420e:	fb03 5711 	mls	r7, r3, r1, r5
 8014212:	5dc7      	ldrb	r7, [r0, r7]
 8014214:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014218:	462f      	mov	r7, r5
 801421a:	42bb      	cmp	r3, r7
 801421c:	460d      	mov	r5, r1
 801421e:	d9f4      	bls.n	801420a <_printf_i+0x112>
 8014220:	2b08      	cmp	r3, #8
 8014222:	d10b      	bne.n	801423c <_printf_i+0x144>
 8014224:	6823      	ldr	r3, [r4, #0]
 8014226:	07df      	lsls	r7, r3, #31
 8014228:	d508      	bpl.n	801423c <_printf_i+0x144>
 801422a:	6923      	ldr	r3, [r4, #16]
 801422c:	6861      	ldr	r1, [r4, #4]
 801422e:	4299      	cmp	r1, r3
 8014230:	bfde      	ittt	le
 8014232:	2330      	movle	r3, #48	@ 0x30
 8014234:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014238:	f106 36ff 	addle.w	r6, r6, #4294967295
 801423c:	1b92      	subs	r2, r2, r6
 801423e:	6122      	str	r2, [r4, #16]
 8014240:	f8cd a000 	str.w	sl, [sp]
 8014244:	464b      	mov	r3, r9
 8014246:	aa03      	add	r2, sp, #12
 8014248:	4621      	mov	r1, r4
 801424a:	4640      	mov	r0, r8
 801424c:	f7ff fee6 	bl	801401c <_printf_common>
 8014250:	3001      	adds	r0, #1
 8014252:	d14a      	bne.n	80142ea <_printf_i+0x1f2>
 8014254:	f04f 30ff 	mov.w	r0, #4294967295
 8014258:	b004      	add	sp, #16
 801425a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801425e:	6823      	ldr	r3, [r4, #0]
 8014260:	f043 0320 	orr.w	r3, r3, #32
 8014264:	6023      	str	r3, [r4, #0]
 8014266:	4833      	ldr	r0, [pc, #204]	@ (8014334 <_printf_i+0x23c>)
 8014268:	2778      	movs	r7, #120	@ 0x78
 801426a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801426e:	6823      	ldr	r3, [r4, #0]
 8014270:	6831      	ldr	r1, [r6, #0]
 8014272:	061f      	lsls	r7, r3, #24
 8014274:	f851 5b04 	ldr.w	r5, [r1], #4
 8014278:	d402      	bmi.n	8014280 <_printf_i+0x188>
 801427a:	065f      	lsls	r7, r3, #25
 801427c:	bf48      	it	mi
 801427e:	b2ad      	uxthmi	r5, r5
 8014280:	6031      	str	r1, [r6, #0]
 8014282:	07d9      	lsls	r1, r3, #31
 8014284:	bf44      	itt	mi
 8014286:	f043 0320 	orrmi.w	r3, r3, #32
 801428a:	6023      	strmi	r3, [r4, #0]
 801428c:	b11d      	cbz	r5, 8014296 <_printf_i+0x19e>
 801428e:	2310      	movs	r3, #16
 8014290:	e7ac      	b.n	80141ec <_printf_i+0xf4>
 8014292:	4827      	ldr	r0, [pc, #156]	@ (8014330 <_printf_i+0x238>)
 8014294:	e7e9      	b.n	801426a <_printf_i+0x172>
 8014296:	6823      	ldr	r3, [r4, #0]
 8014298:	f023 0320 	bic.w	r3, r3, #32
 801429c:	6023      	str	r3, [r4, #0]
 801429e:	e7f6      	b.n	801428e <_printf_i+0x196>
 80142a0:	4616      	mov	r6, r2
 80142a2:	e7bd      	b.n	8014220 <_printf_i+0x128>
 80142a4:	6833      	ldr	r3, [r6, #0]
 80142a6:	6825      	ldr	r5, [r4, #0]
 80142a8:	6961      	ldr	r1, [r4, #20]
 80142aa:	1d18      	adds	r0, r3, #4
 80142ac:	6030      	str	r0, [r6, #0]
 80142ae:	062e      	lsls	r6, r5, #24
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	d501      	bpl.n	80142b8 <_printf_i+0x1c0>
 80142b4:	6019      	str	r1, [r3, #0]
 80142b6:	e002      	b.n	80142be <_printf_i+0x1c6>
 80142b8:	0668      	lsls	r0, r5, #25
 80142ba:	d5fb      	bpl.n	80142b4 <_printf_i+0x1bc>
 80142bc:	8019      	strh	r1, [r3, #0]
 80142be:	2300      	movs	r3, #0
 80142c0:	6123      	str	r3, [r4, #16]
 80142c2:	4616      	mov	r6, r2
 80142c4:	e7bc      	b.n	8014240 <_printf_i+0x148>
 80142c6:	6833      	ldr	r3, [r6, #0]
 80142c8:	1d1a      	adds	r2, r3, #4
 80142ca:	6032      	str	r2, [r6, #0]
 80142cc:	681e      	ldr	r6, [r3, #0]
 80142ce:	6862      	ldr	r2, [r4, #4]
 80142d0:	2100      	movs	r1, #0
 80142d2:	4630      	mov	r0, r6
 80142d4:	f7eb ffa4 	bl	8000220 <memchr>
 80142d8:	b108      	cbz	r0, 80142de <_printf_i+0x1e6>
 80142da:	1b80      	subs	r0, r0, r6
 80142dc:	6060      	str	r0, [r4, #4]
 80142de:	6863      	ldr	r3, [r4, #4]
 80142e0:	6123      	str	r3, [r4, #16]
 80142e2:	2300      	movs	r3, #0
 80142e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80142e8:	e7aa      	b.n	8014240 <_printf_i+0x148>
 80142ea:	6923      	ldr	r3, [r4, #16]
 80142ec:	4632      	mov	r2, r6
 80142ee:	4649      	mov	r1, r9
 80142f0:	4640      	mov	r0, r8
 80142f2:	47d0      	blx	sl
 80142f4:	3001      	adds	r0, #1
 80142f6:	d0ad      	beq.n	8014254 <_printf_i+0x15c>
 80142f8:	6823      	ldr	r3, [r4, #0]
 80142fa:	079b      	lsls	r3, r3, #30
 80142fc:	d413      	bmi.n	8014326 <_printf_i+0x22e>
 80142fe:	68e0      	ldr	r0, [r4, #12]
 8014300:	9b03      	ldr	r3, [sp, #12]
 8014302:	4298      	cmp	r0, r3
 8014304:	bfb8      	it	lt
 8014306:	4618      	movlt	r0, r3
 8014308:	e7a6      	b.n	8014258 <_printf_i+0x160>
 801430a:	2301      	movs	r3, #1
 801430c:	4632      	mov	r2, r6
 801430e:	4649      	mov	r1, r9
 8014310:	4640      	mov	r0, r8
 8014312:	47d0      	blx	sl
 8014314:	3001      	adds	r0, #1
 8014316:	d09d      	beq.n	8014254 <_printf_i+0x15c>
 8014318:	3501      	adds	r5, #1
 801431a:	68e3      	ldr	r3, [r4, #12]
 801431c:	9903      	ldr	r1, [sp, #12]
 801431e:	1a5b      	subs	r3, r3, r1
 8014320:	42ab      	cmp	r3, r5
 8014322:	dcf2      	bgt.n	801430a <_printf_i+0x212>
 8014324:	e7eb      	b.n	80142fe <_printf_i+0x206>
 8014326:	2500      	movs	r5, #0
 8014328:	f104 0619 	add.w	r6, r4, #25
 801432c:	e7f5      	b.n	801431a <_printf_i+0x222>
 801432e:	bf00      	nop
 8014330:	080191de 	.word	0x080191de
 8014334:	080191ef 	.word	0x080191ef

08014338 <_scanf_float>:
 8014338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801433c:	b087      	sub	sp, #28
 801433e:	4617      	mov	r7, r2
 8014340:	9303      	str	r3, [sp, #12]
 8014342:	688b      	ldr	r3, [r1, #8]
 8014344:	1e5a      	subs	r2, r3, #1
 8014346:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801434a:	bf81      	itttt	hi
 801434c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014350:	eb03 0b05 	addhi.w	fp, r3, r5
 8014354:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014358:	608b      	strhi	r3, [r1, #8]
 801435a:	680b      	ldr	r3, [r1, #0]
 801435c:	460a      	mov	r2, r1
 801435e:	f04f 0500 	mov.w	r5, #0
 8014362:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8014366:	f842 3b1c 	str.w	r3, [r2], #28
 801436a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801436e:	4680      	mov	r8, r0
 8014370:	460c      	mov	r4, r1
 8014372:	bf98      	it	ls
 8014374:	f04f 0b00 	movls.w	fp, #0
 8014378:	9201      	str	r2, [sp, #4]
 801437a:	4616      	mov	r6, r2
 801437c:	46aa      	mov	sl, r5
 801437e:	46a9      	mov	r9, r5
 8014380:	9502      	str	r5, [sp, #8]
 8014382:	68a2      	ldr	r2, [r4, #8]
 8014384:	b152      	cbz	r2, 801439c <_scanf_float+0x64>
 8014386:	683b      	ldr	r3, [r7, #0]
 8014388:	781b      	ldrb	r3, [r3, #0]
 801438a:	2b4e      	cmp	r3, #78	@ 0x4e
 801438c:	d864      	bhi.n	8014458 <_scanf_float+0x120>
 801438e:	2b40      	cmp	r3, #64	@ 0x40
 8014390:	d83c      	bhi.n	801440c <_scanf_float+0xd4>
 8014392:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8014396:	b2c8      	uxtb	r0, r1
 8014398:	280e      	cmp	r0, #14
 801439a:	d93a      	bls.n	8014412 <_scanf_float+0xda>
 801439c:	f1b9 0f00 	cmp.w	r9, #0
 80143a0:	d003      	beq.n	80143aa <_scanf_float+0x72>
 80143a2:	6823      	ldr	r3, [r4, #0]
 80143a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80143a8:	6023      	str	r3, [r4, #0]
 80143aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80143ae:	f1ba 0f01 	cmp.w	sl, #1
 80143b2:	f200 8117 	bhi.w	80145e4 <_scanf_float+0x2ac>
 80143b6:	9b01      	ldr	r3, [sp, #4]
 80143b8:	429e      	cmp	r6, r3
 80143ba:	f200 8108 	bhi.w	80145ce <_scanf_float+0x296>
 80143be:	2001      	movs	r0, #1
 80143c0:	b007      	add	sp, #28
 80143c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143c6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80143ca:	2a0d      	cmp	r2, #13
 80143cc:	d8e6      	bhi.n	801439c <_scanf_float+0x64>
 80143ce:	a101      	add	r1, pc, #4	@ (adr r1, 80143d4 <_scanf_float+0x9c>)
 80143d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80143d4:	0801451b 	.word	0x0801451b
 80143d8:	0801439d 	.word	0x0801439d
 80143dc:	0801439d 	.word	0x0801439d
 80143e0:	0801439d 	.word	0x0801439d
 80143e4:	0801457b 	.word	0x0801457b
 80143e8:	08014553 	.word	0x08014553
 80143ec:	0801439d 	.word	0x0801439d
 80143f0:	0801439d 	.word	0x0801439d
 80143f4:	08014529 	.word	0x08014529
 80143f8:	0801439d 	.word	0x0801439d
 80143fc:	0801439d 	.word	0x0801439d
 8014400:	0801439d 	.word	0x0801439d
 8014404:	0801439d 	.word	0x0801439d
 8014408:	080144e1 	.word	0x080144e1
 801440c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8014410:	e7db      	b.n	80143ca <_scanf_float+0x92>
 8014412:	290e      	cmp	r1, #14
 8014414:	d8c2      	bhi.n	801439c <_scanf_float+0x64>
 8014416:	a001      	add	r0, pc, #4	@ (adr r0, 801441c <_scanf_float+0xe4>)
 8014418:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801441c:	080144d1 	.word	0x080144d1
 8014420:	0801439d 	.word	0x0801439d
 8014424:	080144d1 	.word	0x080144d1
 8014428:	08014567 	.word	0x08014567
 801442c:	0801439d 	.word	0x0801439d
 8014430:	08014479 	.word	0x08014479
 8014434:	080144b7 	.word	0x080144b7
 8014438:	080144b7 	.word	0x080144b7
 801443c:	080144b7 	.word	0x080144b7
 8014440:	080144b7 	.word	0x080144b7
 8014444:	080144b7 	.word	0x080144b7
 8014448:	080144b7 	.word	0x080144b7
 801444c:	080144b7 	.word	0x080144b7
 8014450:	080144b7 	.word	0x080144b7
 8014454:	080144b7 	.word	0x080144b7
 8014458:	2b6e      	cmp	r3, #110	@ 0x6e
 801445a:	d809      	bhi.n	8014470 <_scanf_float+0x138>
 801445c:	2b60      	cmp	r3, #96	@ 0x60
 801445e:	d8b2      	bhi.n	80143c6 <_scanf_float+0x8e>
 8014460:	2b54      	cmp	r3, #84	@ 0x54
 8014462:	d07b      	beq.n	801455c <_scanf_float+0x224>
 8014464:	2b59      	cmp	r3, #89	@ 0x59
 8014466:	d199      	bne.n	801439c <_scanf_float+0x64>
 8014468:	2d07      	cmp	r5, #7
 801446a:	d197      	bne.n	801439c <_scanf_float+0x64>
 801446c:	2508      	movs	r5, #8
 801446e:	e02c      	b.n	80144ca <_scanf_float+0x192>
 8014470:	2b74      	cmp	r3, #116	@ 0x74
 8014472:	d073      	beq.n	801455c <_scanf_float+0x224>
 8014474:	2b79      	cmp	r3, #121	@ 0x79
 8014476:	e7f6      	b.n	8014466 <_scanf_float+0x12e>
 8014478:	6821      	ldr	r1, [r4, #0]
 801447a:	05c8      	lsls	r0, r1, #23
 801447c:	d51b      	bpl.n	80144b6 <_scanf_float+0x17e>
 801447e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8014482:	6021      	str	r1, [r4, #0]
 8014484:	f109 0901 	add.w	r9, r9, #1
 8014488:	f1bb 0f00 	cmp.w	fp, #0
 801448c:	d003      	beq.n	8014496 <_scanf_float+0x15e>
 801448e:	3201      	adds	r2, #1
 8014490:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014494:	60a2      	str	r2, [r4, #8]
 8014496:	68a3      	ldr	r3, [r4, #8]
 8014498:	3b01      	subs	r3, #1
 801449a:	60a3      	str	r3, [r4, #8]
 801449c:	6923      	ldr	r3, [r4, #16]
 801449e:	3301      	adds	r3, #1
 80144a0:	6123      	str	r3, [r4, #16]
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	3b01      	subs	r3, #1
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	607b      	str	r3, [r7, #4]
 80144aa:	f340 8087 	ble.w	80145bc <_scanf_float+0x284>
 80144ae:	683b      	ldr	r3, [r7, #0]
 80144b0:	3301      	adds	r3, #1
 80144b2:	603b      	str	r3, [r7, #0]
 80144b4:	e765      	b.n	8014382 <_scanf_float+0x4a>
 80144b6:	eb1a 0105 	adds.w	r1, sl, r5
 80144ba:	f47f af6f 	bne.w	801439c <_scanf_float+0x64>
 80144be:	6822      	ldr	r2, [r4, #0]
 80144c0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80144c4:	6022      	str	r2, [r4, #0]
 80144c6:	460d      	mov	r5, r1
 80144c8:	468a      	mov	sl, r1
 80144ca:	f806 3b01 	strb.w	r3, [r6], #1
 80144ce:	e7e2      	b.n	8014496 <_scanf_float+0x15e>
 80144d0:	6822      	ldr	r2, [r4, #0]
 80144d2:	0610      	lsls	r0, r2, #24
 80144d4:	f57f af62 	bpl.w	801439c <_scanf_float+0x64>
 80144d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80144dc:	6022      	str	r2, [r4, #0]
 80144de:	e7f4      	b.n	80144ca <_scanf_float+0x192>
 80144e0:	f1ba 0f00 	cmp.w	sl, #0
 80144e4:	d10e      	bne.n	8014504 <_scanf_float+0x1cc>
 80144e6:	f1b9 0f00 	cmp.w	r9, #0
 80144ea:	d10e      	bne.n	801450a <_scanf_float+0x1d2>
 80144ec:	6822      	ldr	r2, [r4, #0]
 80144ee:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80144f2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80144f6:	d108      	bne.n	801450a <_scanf_float+0x1d2>
 80144f8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80144fc:	6022      	str	r2, [r4, #0]
 80144fe:	f04f 0a01 	mov.w	sl, #1
 8014502:	e7e2      	b.n	80144ca <_scanf_float+0x192>
 8014504:	f1ba 0f02 	cmp.w	sl, #2
 8014508:	d055      	beq.n	80145b6 <_scanf_float+0x27e>
 801450a:	2d01      	cmp	r5, #1
 801450c:	d002      	beq.n	8014514 <_scanf_float+0x1dc>
 801450e:	2d04      	cmp	r5, #4
 8014510:	f47f af44 	bne.w	801439c <_scanf_float+0x64>
 8014514:	3501      	adds	r5, #1
 8014516:	b2ed      	uxtb	r5, r5
 8014518:	e7d7      	b.n	80144ca <_scanf_float+0x192>
 801451a:	f1ba 0f01 	cmp.w	sl, #1
 801451e:	f47f af3d 	bne.w	801439c <_scanf_float+0x64>
 8014522:	f04f 0a02 	mov.w	sl, #2
 8014526:	e7d0      	b.n	80144ca <_scanf_float+0x192>
 8014528:	b97d      	cbnz	r5, 801454a <_scanf_float+0x212>
 801452a:	f1b9 0f00 	cmp.w	r9, #0
 801452e:	f47f af38 	bne.w	80143a2 <_scanf_float+0x6a>
 8014532:	6822      	ldr	r2, [r4, #0]
 8014534:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014538:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801453c:	f040 8108 	bne.w	8014750 <_scanf_float+0x418>
 8014540:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014544:	6022      	str	r2, [r4, #0]
 8014546:	2501      	movs	r5, #1
 8014548:	e7bf      	b.n	80144ca <_scanf_float+0x192>
 801454a:	2d03      	cmp	r5, #3
 801454c:	d0e2      	beq.n	8014514 <_scanf_float+0x1dc>
 801454e:	2d05      	cmp	r5, #5
 8014550:	e7de      	b.n	8014510 <_scanf_float+0x1d8>
 8014552:	2d02      	cmp	r5, #2
 8014554:	f47f af22 	bne.w	801439c <_scanf_float+0x64>
 8014558:	2503      	movs	r5, #3
 801455a:	e7b6      	b.n	80144ca <_scanf_float+0x192>
 801455c:	2d06      	cmp	r5, #6
 801455e:	f47f af1d 	bne.w	801439c <_scanf_float+0x64>
 8014562:	2507      	movs	r5, #7
 8014564:	e7b1      	b.n	80144ca <_scanf_float+0x192>
 8014566:	6822      	ldr	r2, [r4, #0]
 8014568:	0591      	lsls	r1, r2, #22
 801456a:	f57f af17 	bpl.w	801439c <_scanf_float+0x64>
 801456e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8014572:	6022      	str	r2, [r4, #0]
 8014574:	f8cd 9008 	str.w	r9, [sp, #8]
 8014578:	e7a7      	b.n	80144ca <_scanf_float+0x192>
 801457a:	6822      	ldr	r2, [r4, #0]
 801457c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8014580:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8014584:	d006      	beq.n	8014594 <_scanf_float+0x25c>
 8014586:	0550      	lsls	r0, r2, #21
 8014588:	f57f af08 	bpl.w	801439c <_scanf_float+0x64>
 801458c:	f1b9 0f00 	cmp.w	r9, #0
 8014590:	f000 80de 	beq.w	8014750 <_scanf_float+0x418>
 8014594:	0591      	lsls	r1, r2, #22
 8014596:	bf58      	it	pl
 8014598:	9902      	ldrpl	r1, [sp, #8]
 801459a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801459e:	bf58      	it	pl
 80145a0:	eba9 0101 	subpl.w	r1, r9, r1
 80145a4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80145a8:	bf58      	it	pl
 80145aa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80145ae:	6022      	str	r2, [r4, #0]
 80145b0:	f04f 0900 	mov.w	r9, #0
 80145b4:	e789      	b.n	80144ca <_scanf_float+0x192>
 80145b6:	f04f 0a03 	mov.w	sl, #3
 80145ba:	e786      	b.n	80144ca <_scanf_float+0x192>
 80145bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80145c0:	4639      	mov	r1, r7
 80145c2:	4640      	mov	r0, r8
 80145c4:	4798      	blx	r3
 80145c6:	2800      	cmp	r0, #0
 80145c8:	f43f aedb 	beq.w	8014382 <_scanf_float+0x4a>
 80145cc:	e6e6      	b.n	801439c <_scanf_float+0x64>
 80145ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80145d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80145d6:	463a      	mov	r2, r7
 80145d8:	4640      	mov	r0, r8
 80145da:	4798      	blx	r3
 80145dc:	6923      	ldr	r3, [r4, #16]
 80145de:	3b01      	subs	r3, #1
 80145e0:	6123      	str	r3, [r4, #16]
 80145e2:	e6e8      	b.n	80143b6 <_scanf_float+0x7e>
 80145e4:	1e6b      	subs	r3, r5, #1
 80145e6:	2b06      	cmp	r3, #6
 80145e8:	d824      	bhi.n	8014634 <_scanf_float+0x2fc>
 80145ea:	2d02      	cmp	r5, #2
 80145ec:	d836      	bhi.n	801465c <_scanf_float+0x324>
 80145ee:	9b01      	ldr	r3, [sp, #4]
 80145f0:	429e      	cmp	r6, r3
 80145f2:	f67f aee4 	bls.w	80143be <_scanf_float+0x86>
 80145f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80145fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80145fe:	463a      	mov	r2, r7
 8014600:	4640      	mov	r0, r8
 8014602:	4798      	blx	r3
 8014604:	6923      	ldr	r3, [r4, #16]
 8014606:	3b01      	subs	r3, #1
 8014608:	6123      	str	r3, [r4, #16]
 801460a:	e7f0      	b.n	80145ee <_scanf_float+0x2b6>
 801460c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014610:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014614:	463a      	mov	r2, r7
 8014616:	4640      	mov	r0, r8
 8014618:	4798      	blx	r3
 801461a:	6923      	ldr	r3, [r4, #16]
 801461c:	3b01      	subs	r3, #1
 801461e:	6123      	str	r3, [r4, #16]
 8014620:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014624:	fa5f fa8a 	uxtb.w	sl, sl
 8014628:	f1ba 0f02 	cmp.w	sl, #2
 801462c:	d1ee      	bne.n	801460c <_scanf_float+0x2d4>
 801462e:	3d03      	subs	r5, #3
 8014630:	b2ed      	uxtb	r5, r5
 8014632:	1b76      	subs	r6, r6, r5
 8014634:	6823      	ldr	r3, [r4, #0]
 8014636:	05da      	lsls	r2, r3, #23
 8014638:	d530      	bpl.n	801469c <_scanf_float+0x364>
 801463a:	055b      	lsls	r3, r3, #21
 801463c:	d511      	bpl.n	8014662 <_scanf_float+0x32a>
 801463e:	9b01      	ldr	r3, [sp, #4]
 8014640:	429e      	cmp	r6, r3
 8014642:	f67f aebc 	bls.w	80143be <_scanf_float+0x86>
 8014646:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801464a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801464e:	463a      	mov	r2, r7
 8014650:	4640      	mov	r0, r8
 8014652:	4798      	blx	r3
 8014654:	6923      	ldr	r3, [r4, #16]
 8014656:	3b01      	subs	r3, #1
 8014658:	6123      	str	r3, [r4, #16]
 801465a:	e7f0      	b.n	801463e <_scanf_float+0x306>
 801465c:	46aa      	mov	sl, r5
 801465e:	46b3      	mov	fp, r6
 8014660:	e7de      	b.n	8014620 <_scanf_float+0x2e8>
 8014662:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014666:	6923      	ldr	r3, [r4, #16]
 8014668:	2965      	cmp	r1, #101	@ 0x65
 801466a:	f103 33ff 	add.w	r3, r3, #4294967295
 801466e:	f106 35ff 	add.w	r5, r6, #4294967295
 8014672:	6123      	str	r3, [r4, #16]
 8014674:	d00c      	beq.n	8014690 <_scanf_float+0x358>
 8014676:	2945      	cmp	r1, #69	@ 0x45
 8014678:	d00a      	beq.n	8014690 <_scanf_float+0x358>
 801467a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801467e:	463a      	mov	r2, r7
 8014680:	4640      	mov	r0, r8
 8014682:	4798      	blx	r3
 8014684:	6923      	ldr	r3, [r4, #16]
 8014686:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801468a:	3b01      	subs	r3, #1
 801468c:	1eb5      	subs	r5, r6, #2
 801468e:	6123      	str	r3, [r4, #16]
 8014690:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014694:	463a      	mov	r2, r7
 8014696:	4640      	mov	r0, r8
 8014698:	4798      	blx	r3
 801469a:	462e      	mov	r6, r5
 801469c:	6822      	ldr	r2, [r4, #0]
 801469e:	f012 0210 	ands.w	r2, r2, #16
 80146a2:	d001      	beq.n	80146a8 <_scanf_float+0x370>
 80146a4:	2000      	movs	r0, #0
 80146a6:	e68b      	b.n	80143c0 <_scanf_float+0x88>
 80146a8:	7032      	strb	r2, [r6, #0]
 80146aa:	6823      	ldr	r3, [r4, #0]
 80146ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80146b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80146b4:	d11c      	bne.n	80146f0 <_scanf_float+0x3b8>
 80146b6:	9b02      	ldr	r3, [sp, #8]
 80146b8:	454b      	cmp	r3, r9
 80146ba:	eba3 0209 	sub.w	r2, r3, r9
 80146be:	d123      	bne.n	8014708 <_scanf_float+0x3d0>
 80146c0:	9901      	ldr	r1, [sp, #4]
 80146c2:	2200      	movs	r2, #0
 80146c4:	4640      	mov	r0, r8
 80146c6:	f002 fbf3 	bl	8016eb0 <_strtod_r>
 80146ca:	9b03      	ldr	r3, [sp, #12]
 80146cc:	6821      	ldr	r1, [r4, #0]
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	f011 0f02 	tst.w	r1, #2
 80146d4:	ec57 6b10 	vmov	r6, r7, d0
 80146d8:	f103 0204 	add.w	r2, r3, #4
 80146dc:	d01f      	beq.n	801471e <_scanf_float+0x3e6>
 80146de:	9903      	ldr	r1, [sp, #12]
 80146e0:	600a      	str	r2, [r1, #0]
 80146e2:	681b      	ldr	r3, [r3, #0]
 80146e4:	e9c3 6700 	strd	r6, r7, [r3]
 80146e8:	68e3      	ldr	r3, [r4, #12]
 80146ea:	3301      	adds	r3, #1
 80146ec:	60e3      	str	r3, [r4, #12]
 80146ee:	e7d9      	b.n	80146a4 <_scanf_float+0x36c>
 80146f0:	9b04      	ldr	r3, [sp, #16]
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d0e4      	beq.n	80146c0 <_scanf_float+0x388>
 80146f6:	9905      	ldr	r1, [sp, #20]
 80146f8:	230a      	movs	r3, #10
 80146fa:	3101      	adds	r1, #1
 80146fc:	4640      	mov	r0, r8
 80146fe:	f002 fc57 	bl	8016fb0 <_strtol_r>
 8014702:	9b04      	ldr	r3, [sp, #16]
 8014704:	9e05      	ldr	r6, [sp, #20]
 8014706:	1ac2      	subs	r2, r0, r3
 8014708:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801470c:	429e      	cmp	r6, r3
 801470e:	bf28      	it	cs
 8014710:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014714:	4910      	ldr	r1, [pc, #64]	@ (8014758 <_scanf_float+0x420>)
 8014716:	4630      	mov	r0, r6
 8014718:	f000 f8f6 	bl	8014908 <siprintf>
 801471c:	e7d0      	b.n	80146c0 <_scanf_float+0x388>
 801471e:	f011 0f04 	tst.w	r1, #4
 8014722:	9903      	ldr	r1, [sp, #12]
 8014724:	600a      	str	r2, [r1, #0]
 8014726:	d1dc      	bne.n	80146e2 <_scanf_float+0x3aa>
 8014728:	681d      	ldr	r5, [r3, #0]
 801472a:	4632      	mov	r2, r6
 801472c:	463b      	mov	r3, r7
 801472e:	4630      	mov	r0, r6
 8014730:	4639      	mov	r1, r7
 8014732:	f7ec fa23 	bl	8000b7c <__aeabi_dcmpun>
 8014736:	b128      	cbz	r0, 8014744 <_scanf_float+0x40c>
 8014738:	4808      	ldr	r0, [pc, #32]	@ (801475c <_scanf_float+0x424>)
 801473a:	f000 fa67 	bl	8014c0c <nanf>
 801473e:	ed85 0a00 	vstr	s0, [r5]
 8014742:	e7d1      	b.n	80146e8 <_scanf_float+0x3b0>
 8014744:	4630      	mov	r0, r6
 8014746:	4639      	mov	r1, r7
 8014748:	f7ec fa76 	bl	8000c38 <__aeabi_d2f>
 801474c:	6028      	str	r0, [r5, #0]
 801474e:	e7cb      	b.n	80146e8 <_scanf_float+0x3b0>
 8014750:	f04f 0900 	mov.w	r9, #0
 8014754:	e629      	b.n	80143aa <_scanf_float+0x72>
 8014756:	bf00      	nop
 8014758:	08019200 	.word	0x08019200
 801475c:	080191cb 	.word	0x080191cb

08014760 <std>:
 8014760:	2300      	movs	r3, #0
 8014762:	b510      	push	{r4, lr}
 8014764:	4604      	mov	r4, r0
 8014766:	e9c0 3300 	strd	r3, r3, [r0]
 801476a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801476e:	6083      	str	r3, [r0, #8]
 8014770:	8181      	strh	r1, [r0, #12]
 8014772:	6643      	str	r3, [r0, #100]	@ 0x64
 8014774:	81c2      	strh	r2, [r0, #14]
 8014776:	6183      	str	r3, [r0, #24]
 8014778:	4619      	mov	r1, r3
 801477a:	2208      	movs	r2, #8
 801477c:	305c      	adds	r0, #92	@ 0x5c
 801477e:	f000 f950 	bl	8014a22 <memset>
 8014782:	4b0d      	ldr	r3, [pc, #52]	@ (80147b8 <std+0x58>)
 8014784:	6263      	str	r3, [r4, #36]	@ 0x24
 8014786:	4b0d      	ldr	r3, [pc, #52]	@ (80147bc <std+0x5c>)
 8014788:	62a3      	str	r3, [r4, #40]	@ 0x28
 801478a:	4b0d      	ldr	r3, [pc, #52]	@ (80147c0 <std+0x60>)
 801478c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801478e:	4b0d      	ldr	r3, [pc, #52]	@ (80147c4 <std+0x64>)
 8014790:	6323      	str	r3, [r4, #48]	@ 0x30
 8014792:	4b0d      	ldr	r3, [pc, #52]	@ (80147c8 <std+0x68>)
 8014794:	6224      	str	r4, [r4, #32]
 8014796:	429c      	cmp	r4, r3
 8014798:	d006      	beq.n	80147a8 <std+0x48>
 801479a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801479e:	4294      	cmp	r4, r2
 80147a0:	d002      	beq.n	80147a8 <std+0x48>
 80147a2:	33d0      	adds	r3, #208	@ 0xd0
 80147a4:	429c      	cmp	r4, r3
 80147a6:	d105      	bne.n	80147b4 <std+0x54>
 80147a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80147ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80147b0:	f000 ba1a 	b.w	8014be8 <__retarget_lock_init_recursive>
 80147b4:	bd10      	pop	{r4, pc}
 80147b6:	bf00      	nop
 80147b8:	08014949 	.word	0x08014949
 80147bc:	0801496b 	.word	0x0801496b
 80147c0:	080149a3 	.word	0x080149a3
 80147c4:	080149c7 	.word	0x080149c7
 80147c8:	200009cc 	.word	0x200009cc

080147cc <stdio_exit_handler>:
 80147cc:	4a02      	ldr	r2, [pc, #8]	@ (80147d8 <stdio_exit_handler+0xc>)
 80147ce:	4903      	ldr	r1, [pc, #12]	@ (80147dc <stdio_exit_handler+0x10>)
 80147d0:	4803      	ldr	r0, [pc, #12]	@ (80147e0 <stdio_exit_handler+0x14>)
 80147d2:	f000 b87b 	b.w	80148cc <_fwalk_sglue>
 80147d6:	bf00      	nop
 80147d8:	20000084 	.word	0x20000084
 80147dc:	080175f1 	.word	0x080175f1
 80147e0:	20000094 	.word	0x20000094

080147e4 <cleanup_stdio>:
 80147e4:	6841      	ldr	r1, [r0, #4]
 80147e6:	4b0c      	ldr	r3, [pc, #48]	@ (8014818 <cleanup_stdio+0x34>)
 80147e8:	4299      	cmp	r1, r3
 80147ea:	b510      	push	{r4, lr}
 80147ec:	4604      	mov	r4, r0
 80147ee:	d001      	beq.n	80147f4 <cleanup_stdio+0x10>
 80147f0:	f002 fefe 	bl	80175f0 <_fflush_r>
 80147f4:	68a1      	ldr	r1, [r4, #8]
 80147f6:	4b09      	ldr	r3, [pc, #36]	@ (801481c <cleanup_stdio+0x38>)
 80147f8:	4299      	cmp	r1, r3
 80147fa:	d002      	beq.n	8014802 <cleanup_stdio+0x1e>
 80147fc:	4620      	mov	r0, r4
 80147fe:	f002 fef7 	bl	80175f0 <_fflush_r>
 8014802:	68e1      	ldr	r1, [r4, #12]
 8014804:	4b06      	ldr	r3, [pc, #24]	@ (8014820 <cleanup_stdio+0x3c>)
 8014806:	4299      	cmp	r1, r3
 8014808:	d004      	beq.n	8014814 <cleanup_stdio+0x30>
 801480a:	4620      	mov	r0, r4
 801480c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014810:	f002 beee 	b.w	80175f0 <_fflush_r>
 8014814:	bd10      	pop	{r4, pc}
 8014816:	bf00      	nop
 8014818:	200009cc 	.word	0x200009cc
 801481c:	20000a34 	.word	0x20000a34
 8014820:	20000a9c 	.word	0x20000a9c

08014824 <global_stdio_init.part.0>:
 8014824:	b510      	push	{r4, lr}
 8014826:	4b0b      	ldr	r3, [pc, #44]	@ (8014854 <global_stdio_init.part.0+0x30>)
 8014828:	4c0b      	ldr	r4, [pc, #44]	@ (8014858 <global_stdio_init.part.0+0x34>)
 801482a:	4a0c      	ldr	r2, [pc, #48]	@ (801485c <global_stdio_init.part.0+0x38>)
 801482c:	601a      	str	r2, [r3, #0]
 801482e:	4620      	mov	r0, r4
 8014830:	2200      	movs	r2, #0
 8014832:	2104      	movs	r1, #4
 8014834:	f7ff ff94 	bl	8014760 <std>
 8014838:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801483c:	2201      	movs	r2, #1
 801483e:	2109      	movs	r1, #9
 8014840:	f7ff ff8e 	bl	8014760 <std>
 8014844:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014848:	2202      	movs	r2, #2
 801484a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801484e:	2112      	movs	r1, #18
 8014850:	f7ff bf86 	b.w	8014760 <std>
 8014854:	20000b04 	.word	0x20000b04
 8014858:	200009cc 	.word	0x200009cc
 801485c:	080147cd 	.word	0x080147cd

08014860 <__sfp_lock_acquire>:
 8014860:	4801      	ldr	r0, [pc, #4]	@ (8014868 <__sfp_lock_acquire+0x8>)
 8014862:	f000 b9c2 	b.w	8014bea <__retarget_lock_acquire_recursive>
 8014866:	bf00      	nop
 8014868:	20000b0d 	.word	0x20000b0d

0801486c <__sfp_lock_release>:
 801486c:	4801      	ldr	r0, [pc, #4]	@ (8014874 <__sfp_lock_release+0x8>)
 801486e:	f000 b9bd 	b.w	8014bec <__retarget_lock_release_recursive>
 8014872:	bf00      	nop
 8014874:	20000b0d 	.word	0x20000b0d

08014878 <__sinit>:
 8014878:	b510      	push	{r4, lr}
 801487a:	4604      	mov	r4, r0
 801487c:	f7ff fff0 	bl	8014860 <__sfp_lock_acquire>
 8014880:	6a23      	ldr	r3, [r4, #32]
 8014882:	b11b      	cbz	r3, 801488c <__sinit+0x14>
 8014884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014888:	f7ff bff0 	b.w	801486c <__sfp_lock_release>
 801488c:	4b04      	ldr	r3, [pc, #16]	@ (80148a0 <__sinit+0x28>)
 801488e:	6223      	str	r3, [r4, #32]
 8014890:	4b04      	ldr	r3, [pc, #16]	@ (80148a4 <__sinit+0x2c>)
 8014892:	681b      	ldr	r3, [r3, #0]
 8014894:	2b00      	cmp	r3, #0
 8014896:	d1f5      	bne.n	8014884 <__sinit+0xc>
 8014898:	f7ff ffc4 	bl	8014824 <global_stdio_init.part.0>
 801489c:	e7f2      	b.n	8014884 <__sinit+0xc>
 801489e:	bf00      	nop
 80148a0:	080147e5 	.word	0x080147e5
 80148a4:	20000b04 	.word	0x20000b04

080148a8 <fiprintf>:
 80148a8:	b40e      	push	{r1, r2, r3}
 80148aa:	b503      	push	{r0, r1, lr}
 80148ac:	4601      	mov	r1, r0
 80148ae:	ab03      	add	r3, sp, #12
 80148b0:	4805      	ldr	r0, [pc, #20]	@ (80148c8 <fiprintf+0x20>)
 80148b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80148b6:	6800      	ldr	r0, [r0, #0]
 80148b8:	9301      	str	r3, [sp, #4]
 80148ba:	f002 fcfd 	bl	80172b8 <_vfiprintf_r>
 80148be:	b002      	add	sp, #8
 80148c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80148c4:	b003      	add	sp, #12
 80148c6:	4770      	bx	lr
 80148c8:	20000090 	.word	0x20000090

080148cc <_fwalk_sglue>:
 80148cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148d0:	4607      	mov	r7, r0
 80148d2:	4688      	mov	r8, r1
 80148d4:	4614      	mov	r4, r2
 80148d6:	2600      	movs	r6, #0
 80148d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80148dc:	f1b9 0901 	subs.w	r9, r9, #1
 80148e0:	d505      	bpl.n	80148ee <_fwalk_sglue+0x22>
 80148e2:	6824      	ldr	r4, [r4, #0]
 80148e4:	2c00      	cmp	r4, #0
 80148e6:	d1f7      	bne.n	80148d8 <_fwalk_sglue+0xc>
 80148e8:	4630      	mov	r0, r6
 80148ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80148ee:	89ab      	ldrh	r3, [r5, #12]
 80148f0:	2b01      	cmp	r3, #1
 80148f2:	d907      	bls.n	8014904 <_fwalk_sglue+0x38>
 80148f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80148f8:	3301      	adds	r3, #1
 80148fa:	d003      	beq.n	8014904 <_fwalk_sglue+0x38>
 80148fc:	4629      	mov	r1, r5
 80148fe:	4638      	mov	r0, r7
 8014900:	47c0      	blx	r8
 8014902:	4306      	orrs	r6, r0
 8014904:	3568      	adds	r5, #104	@ 0x68
 8014906:	e7e9      	b.n	80148dc <_fwalk_sglue+0x10>

08014908 <siprintf>:
 8014908:	b40e      	push	{r1, r2, r3}
 801490a:	b500      	push	{lr}
 801490c:	b09c      	sub	sp, #112	@ 0x70
 801490e:	ab1d      	add	r3, sp, #116	@ 0x74
 8014910:	9002      	str	r0, [sp, #8]
 8014912:	9006      	str	r0, [sp, #24]
 8014914:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014918:	4809      	ldr	r0, [pc, #36]	@ (8014940 <siprintf+0x38>)
 801491a:	9107      	str	r1, [sp, #28]
 801491c:	9104      	str	r1, [sp, #16]
 801491e:	4909      	ldr	r1, [pc, #36]	@ (8014944 <siprintf+0x3c>)
 8014920:	f853 2b04 	ldr.w	r2, [r3], #4
 8014924:	9105      	str	r1, [sp, #20]
 8014926:	6800      	ldr	r0, [r0, #0]
 8014928:	9301      	str	r3, [sp, #4]
 801492a:	a902      	add	r1, sp, #8
 801492c:	f002 fb9e 	bl	801706c <_svfiprintf_r>
 8014930:	9b02      	ldr	r3, [sp, #8]
 8014932:	2200      	movs	r2, #0
 8014934:	701a      	strb	r2, [r3, #0]
 8014936:	b01c      	add	sp, #112	@ 0x70
 8014938:	f85d eb04 	ldr.w	lr, [sp], #4
 801493c:	b003      	add	sp, #12
 801493e:	4770      	bx	lr
 8014940:	20000090 	.word	0x20000090
 8014944:	ffff0208 	.word	0xffff0208

08014948 <__sread>:
 8014948:	b510      	push	{r4, lr}
 801494a:	460c      	mov	r4, r1
 801494c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014950:	f000 f8d8 	bl	8014b04 <_read_r>
 8014954:	2800      	cmp	r0, #0
 8014956:	bfab      	itete	ge
 8014958:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801495a:	89a3      	ldrhlt	r3, [r4, #12]
 801495c:	181b      	addge	r3, r3, r0
 801495e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014962:	bfac      	ite	ge
 8014964:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014966:	81a3      	strhlt	r3, [r4, #12]
 8014968:	bd10      	pop	{r4, pc}

0801496a <__swrite>:
 801496a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801496e:	461f      	mov	r7, r3
 8014970:	898b      	ldrh	r3, [r1, #12]
 8014972:	05db      	lsls	r3, r3, #23
 8014974:	4605      	mov	r5, r0
 8014976:	460c      	mov	r4, r1
 8014978:	4616      	mov	r6, r2
 801497a:	d505      	bpl.n	8014988 <__swrite+0x1e>
 801497c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014980:	2302      	movs	r3, #2
 8014982:	2200      	movs	r2, #0
 8014984:	f000 f8ac 	bl	8014ae0 <_lseek_r>
 8014988:	89a3      	ldrh	r3, [r4, #12]
 801498a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801498e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014992:	81a3      	strh	r3, [r4, #12]
 8014994:	4632      	mov	r2, r6
 8014996:	463b      	mov	r3, r7
 8014998:	4628      	mov	r0, r5
 801499a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801499e:	f000 b8e7 	b.w	8014b70 <_write_r>

080149a2 <__sseek>:
 80149a2:	b510      	push	{r4, lr}
 80149a4:	460c      	mov	r4, r1
 80149a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149aa:	f000 f899 	bl	8014ae0 <_lseek_r>
 80149ae:	1c43      	adds	r3, r0, #1
 80149b0:	89a3      	ldrh	r3, [r4, #12]
 80149b2:	bf15      	itete	ne
 80149b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80149b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80149ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80149be:	81a3      	strheq	r3, [r4, #12]
 80149c0:	bf18      	it	ne
 80149c2:	81a3      	strhne	r3, [r4, #12]
 80149c4:	bd10      	pop	{r4, pc}

080149c6 <__sclose>:
 80149c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149ca:	f000 b879 	b.w	8014ac0 <_close_r>

080149ce <memcmp>:
 80149ce:	b510      	push	{r4, lr}
 80149d0:	3901      	subs	r1, #1
 80149d2:	4402      	add	r2, r0
 80149d4:	4290      	cmp	r0, r2
 80149d6:	d101      	bne.n	80149dc <memcmp+0xe>
 80149d8:	2000      	movs	r0, #0
 80149da:	e005      	b.n	80149e8 <memcmp+0x1a>
 80149dc:	7803      	ldrb	r3, [r0, #0]
 80149de:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80149e2:	42a3      	cmp	r3, r4
 80149e4:	d001      	beq.n	80149ea <memcmp+0x1c>
 80149e6:	1b18      	subs	r0, r3, r4
 80149e8:	bd10      	pop	{r4, pc}
 80149ea:	3001      	adds	r0, #1
 80149ec:	e7f2      	b.n	80149d4 <memcmp+0x6>

080149ee <memmove>:
 80149ee:	4288      	cmp	r0, r1
 80149f0:	b510      	push	{r4, lr}
 80149f2:	eb01 0402 	add.w	r4, r1, r2
 80149f6:	d902      	bls.n	80149fe <memmove+0x10>
 80149f8:	4284      	cmp	r4, r0
 80149fa:	4623      	mov	r3, r4
 80149fc:	d807      	bhi.n	8014a0e <memmove+0x20>
 80149fe:	1e43      	subs	r3, r0, #1
 8014a00:	42a1      	cmp	r1, r4
 8014a02:	d008      	beq.n	8014a16 <memmove+0x28>
 8014a04:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014a08:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014a0c:	e7f8      	b.n	8014a00 <memmove+0x12>
 8014a0e:	4402      	add	r2, r0
 8014a10:	4601      	mov	r1, r0
 8014a12:	428a      	cmp	r2, r1
 8014a14:	d100      	bne.n	8014a18 <memmove+0x2a>
 8014a16:	bd10      	pop	{r4, pc}
 8014a18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014a1c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014a20:	e7f7      	b.n	8014a12 <memmove+0x24>

08014a22 <memset>:
 8014a22:	4402      	add	r2, r0
 8014a24:	4603      	mov	r3, r0
 8014a26:	4293      	cmp	r3, r2
 8014a28:	d100      	bne.n	8014a2c <memset+0xa>
 8014a2a:	4770      	bx	lr
 8014a2c:	f803 1b01 	strb.w	r1, [r3], #1
 8014a30:	e7f9      	b.n	8014a26 <memset+0x4>

08014a32 <strncpy>:
 8014a32:	b510      	push	{r4, lr}
 8014a34:	3901      	subs	r1, #1
 8014a36:	4603      	mov	r3, r0
 8014a38:	b132      	cbz	r2, 8014a48 <strncpy+0x16>
 8014a3a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014a3e:	f803 4b01 	strb.w	r4, [r3], #1
 8014a42:	3a01      	subs	r2, #1
 8014a44:	2c00      	cmp	r4, #0
 8014a46:	d1f7      	bne.n	8014a38 <strncpy+0x6>
 8014a48:	441a      	add	r2, r3
 8014a4a:	2100      	movs	r1, #0
 8014a4c:	4293      	cmp	r3, r2
 8014a4e:	d100      	bne.n	8014a52 <strncpy+0x20>
 8014a50:	bd10      	pop	{r4, pc}
 8014a52:	f803 1b01 	strb.w	r1, [r3], #1
 8014a56:	e7f9      	b.n	8014a4c <strncpy+0x1a>

08014a58 <_raise_r>:
 8014a58:	291f      	cmp	r1, #31
 8014a5a:	b538      	push	{r3, r4, r5, lr}
 8014a5c:	4605      	mov	r5, r0
 8014a5e:	460c      	mov	r4, r1
 8014a60:	d904      	bls.n	8014a6c <_raise_r+0x14>
 8014a62:	2316      	movs	r3, #22
 8014a64:	6003      	str	r3, [r0, #0]
 8014a66:	f04f 30ff 	mov.w	r0, #4294967295
 8014a6a:	bd38      	pop	{r3, r4, r5, pc}
 8014a6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014a6e:	b112      	cbz	r2, 8014a76 <_raise_r+0x1e>
 8014a70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014a74:	b94b      	cbnz	r3, 8014a8a <_raise_r+0x32>
 8014a76:	4628      	mov	r0, r5
 8014a78:	f000 f868 	bl	8014b4c <_getpid_r>
 8014a7c:	4622      	mov	r2, r4
 8014a7e:	4601      	mov	r1, r0
 8014a80:	4628      	mov	r0, r5
 8014a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014a86:	f000 b84f 	b.w	8014b28 <_kill_r>
 8014a8a:	2b01      	cmp	r3, #1
 8014a8c:	d00a      	beq.n	8014aa4 <_raise_r+0x4c>
 8014a8e:	1c59      	adds	r1, r3, #1
 8014a90:	d103      	bne.n	8014a9a <_raise_r+0x42>
 8014a92:	2316      	movs	r3, #22
 8014a94:	6003      	str	r3, [r0, #0]
 8014a96:	2001      	movs	r0, #1
 8014a98:	e7e7      	b.n	8014a6a <_raise_r+0x12>
 8014a9a:	2100      	movs	r1, #0
 8014a9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014aa0:	4620      	mov	r0, r4
 8014aa2:	4798      	blx	r3
 8014aa4:	2000      	movs	r0, #0
 8014aa6:	e7e0      	b.n	8014a6a <_raise_r+0x12>

08014aa8 <raise>:
 8014aa8:	4b02      	ldr	r3, [pc, #8]	@ (8014ab4 <raise+0xc>)
 8014aaa:	4601      	mov	r1, r0
 8014aac:	6818      	ldr	r0, [r3, #0]
 8014aae:	f7ff bfd3 	b.w	8014a58 <_raise_r>
 8014ab2:	bf00      	nop
 8014ab4:	20000090 	.word	0x20000090

08014ab8 <_localeconv_r>:
 8014ab8:	4800      	ldr	r0, [pc, #0]	@ (8014abc <_localeconv_r+0x4>)
 8014aba:	4770      	bx	lr
 8014abc:	200001d0 	.word	0x200001d0

08014ac0 <_close_r>:
 8014ac0:	b538      	push	{r3, r4, r5, lr}
 8014ac2:	4d06      	ldr	r5, [pc, #24]	@ (8014adc <_close_r+0x1c>)
 8014ac4:	2300      	movs	r3, #0
 8014ac6:	4604      	mov	r4, r0
 8014ac8:	4608      	mov	r0, r1
 8014aca:	602b      	str	r3, [r5, #0]
 8014acc:	f7f4 ff2e 	bl	800992c <_close>
 8014ad0:	1c43      	adds	r3, r0, #1
 8014ad2:	d102      	bne.n	8014ada <_close_r+0x1a>
 8014ad4:	682b      	ldr	r3, [r5, #0]
 8014ad6:	b103      	cbz	r3, 8014ada <_close_r+0x1a>
 8014ad8:	6023      	str	r3, [r4, #0]
 8014ada:	bd38      	pop	{r3, r4, r5, pc}
 8014adc:	20000b08 	.word	0x20000b08

08014ae0 <_lseek_r>:
 8014ae0:	b538      	push	{r3, r4, r5, lr}
 8014ae2:	4d07      	ldr	r5, [pc, #28]	@ (8014b00 <_lseek_r+0x20>)
 8014ae4:	4604      	mov	r4, r0
 8014ae6:	4608      	mov	r0, r1
 8014ae8:	4611      	mov	r1, r2
 8014aea:	2200      	movs	r2, #0
 8014aec:	602a      	str	r2, [r5, #0]
 8014aee:	461a      	mov	r2, r3
 8014af0:	f7f4 ff43 	bl	800997a <_lseek>
 8014af4:	1c43      	adds	r3, r0, #1
 8014af6:	d102      	bne.n	8014afe <_lseek_r+0x1e>
 8014af8:	682b      	ldr	r3, [r5, #0]
 8014afa:	b103      	cbz	r3, 8014afe <_lseek_r+0x1e>
 8014afc:	6023      	str	r3, [r4, #0]
 8014afe:	bd38      	pop	{r3, r4, r5, pc}
 8014b00:	20000b08 	.word	0x20000b08

08014b04 <_read_r>:
 8014b04:	b538      	push	{r3, r4, r5, lr}
 8014b06:	4d07      	ldr	r5, [pc, #28]	@ (8014b24 <_read_r+0x20>)
 8014b08:	4604      	mov	r4, r0
 8014b0a:	4608      	mov	r0, r1
 8014b0c:	4611      	mov	r1, r2
 8014b0e:	2200      	movs	r2, #0
 8014b10:	602a      	str	r2, [r5, #0]
 8014b12:	461a      	mov	r2, r3
 8014b14:	f7f4 fed1 	bl	80098ba <_read>
 8014b18:	1c43      	adds	r3, r0, #1
 8014b1a:	d102      	bne.n	8014b22 <_read_r+0x1e>
 8014b1c:	682b      	ldr	r3, [r5, #0]
 8014b1e:	b103      	cbz	r3, 8014b22 <_read_r+0x1e>
 8014b20:	6023      	str	r3, [r4, #0]
 8014b22:	bd38      	pop	{r3, r4, r5, pc}
 8014b24:	20000b08 	.word	0x20000b08

08014b28 <_kill_r>:
 8014b28:	b538      	push	{r3, r4, r5, lr}
 8014b2a:	4d07      	ldr	r5, [pc, #28]	@ (8014b48 <_kill_r+0x20>)
 8014b2c:	2300      	movs	r3, #0
 8014b2e:	4604      	mov	r4, r0
 8014b30:	4608      	mov	r0, r1
 8014b32:	4611      	mov	r1, r2
 8014b34:	602b      	str	r3, [r5, #0]
 8014b36:	f7f4 fea5 	bl	8009884 <_kill>
 8014b3a:	1c43      	adds	r3, r0, #1
 8014b3c:	d102      	bne.n	8014b44 <_kill_r+0x1c>
 8014b3e:	682b      	ldr	r3, [r5, #0]
 8014b40:	b103      	cbz	r3, 8014b44 <_kill_r+0x1c>
 8014b42:	6023      	str	r3, [r4, #0]
 8014b44:	bd38      	pop	{r3, r4, r5, pc}
 8014b46:	bf00      	nop
 8014b48:	20000b08 	.word	0x20000b08

08014b4c <_getpid_r>:
 8014b4c:	f7f4 be92 	b.w	8009874 <_getpid>

08014b50 <_sbrk_r>:
 8014b50:	b538      	push	{r3, r4, r5, lr}
 8014b52:	4d06      	ldr	r5, [pc, #24]	@ (8014b6c <_sbrk_r+0x1c>)
 8014b54:	2300      	movs	r3, #0
 8014b56:	4604      	mov	r4, r0
 8014b58:	4608      	mov	r0, r1
 8014b5a:	602b      	str	r3, [r5, #0]
 8014b5c:	f7f4 ff1a 	bl	8009994 <_sbrk>
 8014b60:	1c43      	adds	r3, r0, #1
 8014b62:	d102      	bne.n	8014b6a <_sbrk_r+0x1a>
 8014b64:	682b      	ldr	r3, [r5, #0]
 8014b66:	b103      	cbz	r3, 8014b6a <_sbrk_r+0x1a>
 8014b68:	6023      	str	r3, [r4, #0]
 8014b6a:	bd38      	pop	{r3, r4, r5, pc}
 8014b6c:	20000b08 	.word	0x20000b08

08014b70 <_write_r>:
 8014b70:	b538      	push	{r3, r4, r5, lr}
 8014b72:	4d07      	ldr	r5, [pc, #28]	@ (8014b90 <_write_r+0x20>)
 8014b74:	4604      	mov	r4, r0
 8014b76:	4608      	mov	r0, r1
 8014b78:	4611      	mov	r1, r2
 8014b7a:	2200      	movs	r2, #0
 8014b7c:	602a      	str	r2, [r5, #0]
 8014b7e:	461a      	mov	r2, r3
 8014b80:	f7f4 feb8 	bl	80098f4 <_write>
 8014b84:	1c43      	adds	r3, r0, #1
 8014b86:	d102      	bne.n	8014b8e <_write_r+0x1e>
 8014b88:	682b      	ldr	r3, [r5, #0]
 8014b8a:	b103      	cbz	r3, 8014b8e <_write_r+0x1e>
 8014b8c:	6023      	str	r3, [r4, #0]
 8014b8e:	bd38      	pop	{r3, r4, r5, pc}
 8014b90:	20000b08 	.word	0x20000b08

08014b94 <__errno>:
 8014b94:	4b01      	ldr	r3, [pc, #4]	@ (8014b9c <__errno+0x8>)
 8014b96:	6818      	ldr	r0, [r3, #0]
 8014b98:	4770      	bx	lr
 8014b9a:	bf00      	nop
 8014b9c:	20000090 	.word	0x20000090

08014ba0 <__libc_init_array>:
 8014ba0:	b570      	push	{r4, r5, r6, lr}
 8014ba2:	4d0d      	ldr	r5, [pc, #52]	@ (8014bd8 <__libc_init_array+0x38>)
 8014ba4:	4c0d      	ldr	r4, [pc, #52]	@ (8014bdc <__libc_init_array+0x3c>)
 8014ba6:	1b64      	subs	r4, r4, r5
 8014ba8:	10a4      	asrs	r4, r4, #2
 8014baa:	2600      	movs	r6, #0
 8014bac:	42a6      	cmp	r6, r4
 8014bae:	d109      	bne.n	8014bc4 <__libc_init_array+0x24>
 8014bb0:	4d0b      	ldr	r5, [pc, #44]	@ (8014be0 <__libc_init_array+0x40>)
 8014bb2:	4c0c      	ldr	r4, [pc, #48]	@ (8014be4 <__libc_init_array+0x44>)
 8014bb4:	f003 fa1a 	bl	8017fec <_init>
 8014bb8:	1b64      	subs	r4, r4, r5
 8014bba:	10a4      	asrs	r4, r4, #2
 8014bbc:	2600      	movs	r6, #0
 8014bbe:	42a6      	cmp	r6, r4
 8014bc0:	d105      	bne.n	8014bce <__libc_init_array+0x2e>
 8014bc2:	bd70      	pop	{r4, r5, r6, pc}
 8014bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bc8:	4798      	blx	r3
 8014bca:	3601      	adds	r6, #1
 8014bcc:	e7ee      	b.n	8014bac <__libc_init_array+0xc>
 8014bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bd2:	4798      	blx	r3
 8014bd4:	3601      	adds	r6, #1
 8014bd6:	e7f2      	b.n	8014bbe <__libc_init_array+0x1e>
 8014bd8:	080195c4 	.word	0x080195c4
 8014bdc:	080195c4 	.word	0x080195c4
 8014be0:	080195c4 	.word	0x080195c4
 8014be4:	080195d4 	.word	0x080195d4

08014be8 <__retarget_lock_init_recursive>:
 8014be8:	4770      	bx	lr

08014bea <__retarget_lock_acquire_recursive>:
 8014bea:	4770      	bx	lr

08014bec <__retarget_lock_release_recursive>:
 8014bec:	4770      	bx	lr

08014bee <memcpy>:
 8014bee:	440a      	add	r2, r1
 8014bf0:	4291      	cmp	r1, r2
 8014bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8014bf6:	d100      	bne.n	8014bfa <memcpy+0xc>
 8014bf8:	4770      	bx	lr
 8014bfa:	b510      	push	{r4, lr}
 8014bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014c00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014c04:	4291      	cmp	r1, r2
 8014c06:	d1f9      	bne.n	8014bfc <memcpy+0xe>
 8014c08:	bd10      	pop	{r4, pc}
	...

08014c0c <nanf>:
 8014c0c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8014c14 <nanf+0x8>
 8014c10:	4770      	bx	lr
 8014c12:	bf00      	nop
 8014c14:	7fc00000 	.word	0x7fc00000

08014c18 <quorem>:
 8014c18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c1c:	6903      	ldr	r3, [r0, #16]
 8014c1e:	690c      	ldr	r4, [r1, #16]
 8014c20:	42a3      	cmp	r3, r4
 8014c22:	4607      	mov	r7, r0
 8014c24:	db7e      	blt.n	8014d24 <quorem+0x10c>
 8014c26:	3c01      	subs	r4, #1
 8014c28:	f101 0814 	add.w	r8, r1, #20
 8014c2c:	00a3      	lsls	r3, r4, #2
 8014c2e:	f100 0514 	add.w	r5, r0, #20
 8014c32:	9300      	str	r3, [sp, #0]
 8014c34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014c38:	9301      	str	r3, [sp, #4]
 8014c3a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014c3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014c42:	3301      	adds	r3, #1
 8014c44:	429a      	cmp	r2, r3
 8014c46:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014c4a:	fbb2 f6f3 	udiv	r6, r2, r3
 8014c4e:	d32e      	bcc.n	8014cae <quorem+0x96>
 8014c50:	f04f 0a00 	mov.w	sl, #0
 8014c54:	46c4      	mov	ip, r8
 8014c56:	46ae      	mov	lr, r5
 8014c58:	46d3      	mov	fp, sl
 8014c5a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014c5e:	b298      	uxth	r0, r3
 8014c60:	fb06 a000 	mla	r0, r6, r0, sl
 8014c64:	0c02      	lsrs	r2, r0, #16
 8014c66:	0c1b      	lsrs	r3, r3, #16
 8014c68:	fb06 2303 	mla	r3, r6, r3, r2
 8014c6c:	f8de 2000 	ldr.w	r2, [lr]
 8014c70:	b280      	uxth	r0, r0
 8014c72:	b292      	uxth	r2, r2
 8014c74:	1a12      	subs	r2, r2, r0
 8014c76:	445a      	add	r2, fp
 8014c78:	f8de 0000 	ldr.w	r0, [lr]
 8014c7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014c80:	b29b      	uxth	r3, r3
 8014c82:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014c86:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014c8a:	b292      	uxth	r2, r2
 8014c8c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014c90:	45e1      	cmp	r9, ip
 8014c92:	f84e 2b04 	str.w	r2, [lr], #4
 8014c96:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014c9a:	d2de      	bcs.n	8014c5a <quorem+0x42>
 8014c9c:	9b00      	ldr	r3, [sp, #0]
 8014c9e:	58eb      	ldr	r3, [r5, r3]
 8014ca0:	b92b      	cbnz	r3, 8014cae <quorem+0x96>
 8014ca2:	9b01      	ldr	r3, [sp, #4]
 8014ca4:	3b04      	subs	r3, #4
 8014ca6:	429d      	cmp	r5, r3
 8014ca8:	461a      	mov	r2, r3
 8014caa:	d32f      	bcc.n	8014d0c <quorem+0xf4>
 8014cac:	613c      	str	r4, [r7, #16]
 8014cae:	4638      	mov	r0, r7
 8014cb0:	f001 f90c 	bl	8015ecc <__mcmp>
 8014cb4:	2800      	cmp	r0, #0
 8014cb6:	db25      	blt.n	8014d04 <quorem+0xec>
 8014cb8:	4629      	mov	r1, r5
 8014cba:	2000      	movs	r0, #0
 8014cbc:	f858 2b04 	ldr.w	r2, [r8], #4
 8014cc0:	f8d1 c000 	ldr.w	ip, [r1]
 8014cc4:	fa1f fe82 	uxth.w	lr, r2
 8014cc8:	fa1f f38c 	uxth.w	r3, ip
 8014ccc:	eba3 030e 	sub.w	r3, r3, lr
 8014cd0:	4403      	add	r3, r0
 8014cd2:	0c12      	lsrs	r2, r2, #16
 8014cd4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014cd8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014cdc:	b29b      	uxth	r3, r3
 8014cde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014ce2:	45c1      	cmp	r9, r8
 8014ce4:	f841 3b04 	str.w	r3, [r1], #4
 8014ce8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014cec:	d2e6      	bcs.n	8014cbc <quorem+0xa4>
 8014cee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014cf2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014cf6:	b922      	cbnz	r2, 8014d02 <quorem+0xea>
 8014cf8:	3b04      	subs	r3, #4
 8014cfa:	429d      	cmp	r5, r3
 8014cfc:	461a      	mov	r2, r3
 8014cfe:	d30b      	bcc.n	8014d18 <quorem+0x100>
 8014d00:	613c      	str	r4, [r7, #16]
 8014d02:	3601      	adds	r6, #1
 8014d04:	4630      	mov	r0, r6
 8014d06:	b003      	add	sp, #12
 8014d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d0c:	6812      	ldr	r2, [r2, #0]
 8014d0e:	3b04      	subs	r3, #4
 8014d10:	2a00      	cmp	r2, #0
 8014d12:	d1cb      	bne.n	8014cac <quorem+0x94>
 8014d14:	3c01      	subs	r4, #1
 8014d16:	e7c6      	b.n	8014ca6 <quorem+0x8e>
 8014d18:	6812      	ldr	r2, [r2, #0]
 8014d1a:	3b04      	subs	r3, #4
 8014d1c:	2a00      	cmp	r2, #0
 8014d1e:	d1ef      	bne.n	8014d00 <quorem+0xe8>
 8014d20:	3c01      	subs	r4, #1
 8014d22:	e7ea      	b.n	8014cfa <quorem+0xe2>
 8014d24:	2000      	movs	r0, #0
 8014d26:	e7ee      	b.n	8014d06 <quorem+0xee>

08014d28 <_dtoa_r>:
 8014d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d2c:	69c7      	ldr	r7, [r0, #28]
 8014d2e:	b099      	sub	sp, #100	@ 0x64
 8014d30:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014d34:	ec55 4b10 	vmov	r4, r5, d0
 8014d38:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8014d3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8014d3c:	4683      	mov	fp, r0
 8014d3e:	920e      	str	r2, [sp, #56]	@ 0x38
 8014d40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014d42:	b97f      	cbnz	r7, 8014d64 <_dtoa_r+0x3c>
 8014d44:	2010      	movs	r0, #16
 8014d46:	f7fe fde1 	bl	801390c <malloc>
 8014d4a:	4602      	mov	r2, r0
 8014d4c:	f8cb 001c 	str.w	r0, [fp, #28]
 8014d50:	b920      	cbnz	r0, 8014d5c <_dtoa_r+0x34>
 8014d52:	4ba7      	ldr	r3, [pc, #668]	@ (8014ff0 <_dtoa_r+0x2c8>)
 8014d54:	21ef      	movs	r1, #239	@ 0xef
 8014d56:	48a7      	ldr	r0, [pc, #668]	@ (8014ff4 <_dtoa_r+0x2cc>)
 8014d58:	f7fe fda8 	bl	80138ac <__assert_func>
 8014d5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014d60:	6007      	str	r7, [r0, #0]
 8014d62:	60c7      	str	r7, [r0, #12]
 8014d64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014d68:	6819      	ldr	r1, [r3, #0]
 8014d6a:	b159      	cbz	r1, 8014d84 <_dtoa_r+0x5c>
 8014d6c:	685a      	ldr	r2, [r3, #4]
 8014d6e:	604a      	str	r2, [r1, #4]
 8014d70:	2301      	movs	r3, #1
 8014d72:	4093      	lsls	r3, r2
 8014d74:	608b      	str	r3, [r1, #8]
 8014d76:	4658      	mov	r0, fp
 8014d78:	f000 fe24 	bl	80159c4 <_Bfree>
 8014d7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014d80:	2200      	movs	r2, #0
 8014d82:	601a      	str	r2, [r3, #0]
 8014d84:	1e2b      	subs	r3, r5, #0
 8014d86:	bfb9      	ittee	lt
 8014d88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014d8c:	9303      	strlt	r3, [sp, #12]
 8014d8e:	2300      	movge	r3, #0
 8014d90:	6033      	strge	r3, [r6, #0]
 8014d92:	9f03      	ldr	r7, [sp, #12]
 8014d94:	4b98      	ldr	r3, [pc, #608]	@ (8014ff8 <_dtoa_r+0x2d0>)
 8014d96:	bfbc      	itt	lt
 8014d98:	2201      	movlt	r2, #1
 8014d9a:	6032      	strlt	r2, [r6, #0]
 8014d9c:	43bb      	bics	r3, r7
 8014d9e:	d112      	bne.n	8014dc6 <_dtoa_r+0x9e>
 8014da0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014da2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014da6:	6013      	str	r3, [r2, #0]
 8014da8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014dac:	4323      	orrs	r3, r4
 8014dae:	f000 854d 	beq.w	801584c <_dtoa_r+0xb24>
 8014db2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014db4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801500c <_dtoa_r+0x2e4>
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	f000 854f 	beq.w	801585c <_dtoa_r+0xb34>
 8014dbe:	f10a 0303 	add.w	r3, sl, #3
 8014dc2:	f000 bd49 	b.w	8015858 <_dtoa_r+0xb30>
 8014dc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014dca:	2200      	movs	r2, #0
 8014dcc:	ec51 0b17 	vmov	r0, r1, d7
 8014dd0:	2300      	movs	r3, #0
 8014dd2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8014dd6:	f7eb fe9f 	bl	8000b18 <__aeabi_dcmpeq>
 8014dda:	4680      	mov	r8, r0
 8014ddc:	b158      	cbz	r0, 8014df6 <_dtoa_r+0xce>
 8014dde:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014de0:	2301      	movs	r3, #1
 8014de2:	6013      	str	r3, [r2, #0]
 8014de4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014de6:	b113      	cbz	r3, 8014dee <_dtoa_r+0xc6>
 8014de8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014dea:	4b84      	ldr	r3, [pc, #528]	@ (8014ffc <_dtoa_r+0x2d4>)
 8014dec:	6013      	str	r3, [r2, #0]
 8014dee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8015010 <_dtoa_r+0x2e8>
 8014df2:	f000 bd33 	b.w	801585c <_dtoa_r+0xb34>
 8014df6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014dfa:	aa16      	add	r2, sp, #88	@ 0x58
 8014dfc:	a917      	add	r1, sp, #92	@ 0x5c
 8014dfe:	4658      	mov	r0, fp
 8014e00:	f001 f984 	bl	801610c <__d2b>
 8014e04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014e08:	4681      	mov	r9, r0
 8014e0a:	2e00      	cmp	r6, #0
 8014e0c:	d077      	beq.n	8014efe <_dtoa_r+0x1d6>
 8014e0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014e10:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8014e14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014e18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014e1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014e20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014e24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014e28:	4619      	mov	r1, r3
 8014e2a:	2200      	movs	r2, #0
 8014e2c:	4b74      	ldr	r3, [pc, #464]	@ (8015000 <_dtoa_r+0x2d8>)
 8014e2e:	f7eb fa53 	bl	80002d8 <__aeabi_dsub>
 8014e32:	a369      	add	r3, pc, #420	@ (adr r3, 8014fd8 <_dtoa_r+0x2b0>)
 8014e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e38:	f7eb fc06 	bl	8000648 <__aeabi_dmul>
 8014e3c:	a368      	add	r3, pc, #416	@ (adr r3, 8014fe0 <_dtoa_r+0x2b8>)
 8014e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e42:	f7eb fa4b 	bl	80002dc <__adddf3>
 8014e46:	4604      	mov	r4, r0
 8014e48:	4630      	mov	r0, r6
 8014e4a:	460d      	mov	r5, r1
 8014e4c:	f7eb fb92 	bl	8000574 <__aeabi_i2d>
 8014e50:	a365      	add	r3, pc, #404	@ (adr r3, 8014fe8 <_dtoa_r+0x2c0>)
 8014e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e56:	f7eb fbf7 	bl	8000648 <__aeabi_dmul>
 8014e5a:	4602      	mov	r2, r0
 8014e5c:	460b      	mov	r3, r1
 8014e5e:	4620      	mov	r0, r4
 8014e60:	4629      	mov	r1, r5
 8014e62:	f7eb fa3b 	bl	80002dc <__adddf3>
 8014e66:	4604      	mov	r4, r0
 8014e68:	460d      	mov	r5, r1
 8014e6a:	f7eb fe9d 	bl	8000ba8 <__aeabi_d2iz>
 8014e6e:	2200      	movs	r2, #0
 8014e70:	4607      	mov	r7, r0
 8014e72:	2300      	movs	r3, #0
 8014e74:	4620      	mov	r0, r4
 8014e76:	4629      	mov	r1, r5
 8014e78:	f7eb fe58 	bl	8000b2c <__aeabi_dcmplt>
 8014e7c:	b140      	cbz	r0, 8014e90 <_dtoa_r+0x168>
 8014e7e:	4638      	mov	r0, r7
 8014e80:	f7eb fb78 	bl	8000574 <__aeabi_i2d>
 8014e84:	4622      	mov	r2, r4
 8014e86:	462b      	mov	r3, r5
 8014e88:	f7eb fe46 	bl	8000b18 <__aeabi_dcmpeq>
 8014e8c:	b900      	cbnz	r0, 8014e90 <_dtoa_r+0x168>
 8014e8e:	3f01      	subs	r7, #1
 8014e90:	2f16      	cmp	r7, #22
 8014e92:	d851      	bhi.n	8014f38 <_dtoa_r+0x210>
 8014e94:	4b5b      	ldr	r3, [pc, #364]	@ (8015004 <_dtoa_r+0x2dc>)
 8014e96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014ea2:	f7eb fe43 	bl	8000b2c <__aeabi_dcmplt>
 8014ea6:	2800      	cmp	r0, #0
 8014ea8:	d048      	beq.n	8014f3c <_dtoa_r+0x214>
 8014eaa:	3f01      	subs	r7, #1
 8014eac:	2300      	movs	r3, #0
 8014eae:	9312      	str	r3, [sp, #72]	@ 0x48
 8014eb0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014eb2:	1b9b      	subs	r3, r3, r6
 8014eb4:	1e5a      	subs	r2, r3, #1
 8014eb6:	bf44      	itt	mi
 8014eb8:	f1c3 0801 	rsbmi	r8, r3, #1
 8014ebc:	2300      	movmi	r3, #0
 8014ebe:	9208      	str	r2, [sp, #32]
 8014ec0:	bf54      	ite	pl
 8014ec2:	f04f 0800 	movpl.w	r8, #0
 8014ec6:	9308      	strmi	r3, [sp, #32]
 8014ec8:	2f00      	cmp	r7, #0
 8014eca:	db39      	blt.n	8014f40 <_dtoa_r+0x218>
 8014ecc:	9b08      	ldr	r3, [sp, #32]
 8014ece:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014ed0:	443b      	add	r3, r7
 8014ed2:	9308      	str	r3, [sp, #32]
 8014ed4:	2300      	movs	r3, #0
 8014ed6:	930a      	str	r3, [sp, #40]	@ 0x28
 8014ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014eda:	2b09      	cmp	r3, #9
 8014edc:	d864      	bhi.n	8014fa8 <_dtoa_r+0x280>
 8014ede:	2b05      	cmp	r3, #5
 8014ee0:	bfc4      	itt	gt
 8014ee2:	3b04      	subgt	r3, #4
 8014ee4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8014ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ee8:	f1a3 0302 	sub.w	r3, r3, #2
 8014eec:	bfcc      	ite	gt
 8014eee:	2400      	movgt	r4, #0
 8014ef0:	2401      	movle	r4, #1
 8014ef2:	2b03      	cmp	r3, #3
 8014ef4:	d863      	bhi.n	8014fbe <_dtoa_r+0x296>
 8014ef6:	e8df f003 	tbb	[pc, r3]
 8014efa:	372a      	.short	0x372a
 8014efc:	5535      	.short	0x5535
 8014efe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8014f02:	441e      	add	r6, r3
 8014f04:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014f08:	2b20      	cmp	r3, #32
 8014f0a:	bfc1      	itttt	gt
 8014f0c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014f10:	409f      	lslgt	r7, r3
 8014f12:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014f16:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014f1a:	bfd6      	itet	le
 8014f1c:	f1c3 0320 	rsble	r3, r3, #32
 8014f20:	ea47 0003 	orrgt.w	r0, r7, r3
 8014f24:	fa04 f003 	lslle.w	r0, r4, r3
 8014f28:	f7eb fb14 	bl	8000554 <__aeabi_ui2d>
 8014f2c:	2201      	movs	r2, #1
 8014f2e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014f32:	3e01      	subs	r6, #1
 8014f34:	9214      	str	r2, [sp, #80]	@ 0x50
 8014f36:	e777      	b.n	8014e28 <_dtoa_r+0x100>
 8014f38:	2301      	movs	r3, #1
 8014f3a:	e7b8      	b.n	8014eae <_dtoa_r+0x186>
 8014f3c:	9012      	str	r0, [sp, #72]	@ 0x48
 8014f3e:	e7b7      	b.n	8014eb0 <_dtoa_r+0x188>
 8014f40:	427b      	negs	r3, r7
 8014f42:	930a      	str	r3, [sp, #40]	@ 0x28
 8014f44:	2300      	movs	r3, #0
 8014f46:	eba8 0807 	sub.w	r8, r8, r7
 8014f4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014f4c:	e7c4      	b.n	8014ed8 <_dtoa_r+0x1b0>
 8014f4e:	2300      	movs	r3, #0
 8014f50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014f52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	dc35      	bgt.n	8014fc4 <_dtoa_r+0x29c>
 8014f58:	2301      	movs	r3, #1
 8014f5a:	9300      	str	r3, [sp, #0]
 8014f5c:	9307      	str	r3, [sp, #28]
 8014f5e:	461a      	mov	r2, r3
 8014f60:	920e      	str	r2, [sp, #56]	@ 0x38
 8014f62:	e00b      	b.n	8014f7c <_dtoa_r+0x254>
 8014f64:	2301      	movs	r3, #1
 8014f66:	e7f3      	b.n	8014f50 <_dtoa_r+0x228>
 8014f68:	2300      	movs	r3, #0
 8014f6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014f6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f6e:	18fb      	adds	r3, r7, r3
 8014f70:	9300      	str	r3, [sp, #0]
 8014f72:	3301      	adds	r3, #1
 8014f74:	2b01      	cmp	r3, #1
 8014f76:	9307      	str	r3, [sp, #28]
 8014f78:	bfb8      	it	lt
 8014f7a:	2301      	movlt	r3, #1
 8014f7c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8014f80:	2100      	movs	r1, #0
 8014f82:	2204      	movs	r2, #4
 8014f84:	f102 0514 	add.w	r5, r2, #20
 8014f88:	429d      	cmp	r5, r3
 8014f8a:	d91f      	bls.n	8014fcc <_dtoa_r+0x2a4>
 8014f8c:	6041      	str	r1, [r0, #4]
 8014f8e:	4658      	mov	r0, fp
 8014f90:	f000 fcd8 	bl	8015944 <_Balloc>
 8014f94:	4682      	mov	sl, r0
 8014f96:	2800      	cmp	r0, #0
 8014f98:	d13c      	bne.n	8015014 <_dtoa_r+0x2ec>
 8014f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8015008 <_dtoa_r+0x2e0>)
 8014f9c:	4602      	mov	r2, r0
 8014f9e:	f240 11af 	movw	r1, #431	@ 0x1af
 8014fa2:	e6d8      	b.n	8014d56 <_dtoa_r+0x2e>
 8014fa4:	2301      	movs	r3, #1
 8014fa6:	e7e0      	b.n	8014f6a <_dtoa_r+0x242>
 8014fa8:	2401      	movs	r4, #1
 8014faa:	2300      	movs	r3, #0
 8014fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8014fae:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8014fb4:	9300      	str	r3, [sp, #0]
 8014fb6:	9307      	str	r3, [sp, #28]
 8014fb8:	2200      	movs	r2, #0
 8014fba:	2312      	movs	r3, #18
 8014fbc:	e7d0      	b.n	8014f60 <_dtoa_r+0x238>
 8014fbe:	2301      	movs	r3, #1
 8014fc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014fc2:	e7f5      	b.n	8014fb0 <_dtoa_r+0x288>
 8014fc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014fc6:	9300      	str	r3, [sp, #0]
 8014fc8:	9307      	str	r3, [sp, #28]
 8014fca:	e7d7      	b.n	8014f7c <_dtoa_r+0x254>
 8014fcc:	3101      	adds	r1, #1
 8014fce:	0052      	lsls	r2, r2, #1
 8014fd0:	e7d8      	b.n	8014f84 <_dtoa_r+0x25c>
 8014fd2:	bf00      	nop
 8014fd4:	f3af 8000 	nop.w
 8014fd8:	636f4361 	.word	0x636f4361
 8014fdc:	3fd287a7 	.word	0x3fd287a7
 8014fe0:	8b60c8b3 	.word	0x8b60c8b3
 8014fe4:	3fc68a28 	.word	0x3fc68a28
 8014fe8:	509f79fb 	.word	0x509f79fb
 8014fec:	3fd34413 	.word	0x3fd34413
 8014ff0:	08019212 	.word	0x08019212
 8014ff4:	08019229 	.word	0x08019229
 8014ff8:	7ff00000 	.word	0x7ff00000
 8014ffc:	080191dd 	.word	0x080191dd
 8015000:	3ff80000 	.word	0x3ff80000
 8015004:	08019320 	.word	0x08019320
 8015008:	08019281 	.word	0x08019281
 801500c:	0801920e 	.word	0x0801920e
 8015010:	080191dc 	.word	0x080191dc
 8015014:	f8db 301c 	ldr.w	r3, [fp, #28]
 8015018:	6018      	str	r0, [r3, #0]
 801501a:	9b07      	ldr	r3, [sp, #28]
 801501c:	2b0e      	cmp	r3, #14
 801501e:	f200 80a4 	bhi.w	801516a <_dtoa_r+0x442>
 8015022:	2c00      	cmp	r4, #0
 8015024:	f000 80a1 	beq.w	801516a <_dtoa_r+0x442>
 8015028:	2f00      	cmp	r7, #0
 801502a:	dd33      	ble.n	8015094 <_dtoa_r+0x36c>
 801502c:	4bad      	ldr	r3, [pc, #692]	@ (80152e4 <_dtoa_r+0x5bc>)
 801502e:	f007 020f 	and.w	r2, r7, #15
 8015032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015036:	ed93 7b00 	vldr	d7, [r3]
 801503a:	05f8      	lsls	r0, r7, #23
 801503c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8015040:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015044:	d516      	bpl.n	8015074 <_dtoa_r+0x34c>
 8015046:	4ba8      	ldr	r3, [pc, #672]	@ (80152e8 <_dtoa_r+0x5c0>)
 8015048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801504c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015050:	f7eb fc24 	bl	800089c <__aeabi_ddiv>
 8015054:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015058:	f004 040f 	and.w	r4, r4, #15
 801505c:	2603      	movs	r6, #3
 801505e:	4da2      	ldr	r5, [pc, #648]	@ (80152e8 <_dtoa_r+0x5c0>)
 8015060:	b954      	cbnz	r4, 8015078 <_dtoa_r+0x350>
 8015062:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801506a:	f7eb fc17 	bl	800089c <__aeabi_ddiv>
 801506e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015072:	e028      	b.n	80150c6 <_dtoa_r+0x39e>
 8015074:	2602      	movs	r6, #2
 8015076:	e7f2      	b.n	801505e <_dtoa_r+0x336>
 8015078:	07e1      	lsls	r1, r4, #31
 801507a:	d508      	bpl.n	801508e <_dtoa_r+0x366>
 801507c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015080:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015084:	f7eb fae0 	bl	8000648 <__aeabi_dmul>
 8015088:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801508c:	3601      	adds	r6, #1
 801508e:	1064      	asrs	r4, r4, #1
 8015090:	3508      	adds	r5, #8
 8015092:	e7e5      	b.n	8015060 <_dtoa_r+0x338>
 8015094:	f000 80d2 	beq.w	801523c <_dtoa_r+0x514>
 8015098:	427c      	negs	r4, r7
 801509a:	4b92      	ldr	r3, [pc, #584]	@ (80152e4 <_dtoa_r+0x5bc>)
 801509c:	4d92      	ldr	r5, [pc, #584]	@ (80152e8 <_dtoa_r+0x5c0>)
 801509e:	f004 020f 	and.w	r2, r4, #15
 80150a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80150a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80150ae:	f7eb facb 	bl	8000648 <__aeabi_dmul>
 80150b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80150b6:	1124      	asrs	r4, r4, #4
 80150b8:	2300      	movs	r3, #0
 80150ba:	2602      	movs	r6, #2
 80150bc:	2c00      	cmp	r4, #0
 80150be:	f040 80b2 	bne.w	8015226 <_dtoa_r+0x4fe>
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d1d3      	bne.n	801506e <_dtoa_r+0x346>
 80150c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80150c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	f000 80b7 	beq.w	8015240 <_dtoa_r+0x518>
 80150d2:	4b86      	ldr	r3, [pc, #536]	@ (80152ec <_dtoa_r+0x5c4>)
 80150d4:	2200      	movs	r2, #0
 80150d6:	4620      	mov	r0, r4
 80150d8:	4629      	mov	r1, r5
 80150da:	f7eb fd27 	bl	8000b2c <__aeabi_dcmplt>
 80150de:	2800      	cmp	r0, #0
 80150e0:	f000 80ae 	beq.w	8015240 <_dtoa_r+0x518>
 80150e4:	9b07      	ldr	r3, [sp, #28]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	f000 80aa 	beq.w	8015240 <_dtoa_r+0x518>
 80150ec:	9b00      	ldr	r3, [sp, #0]
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	dd37      	ble.n	8015162 <_dtoa_r+0x43a>
 80150f2:	1e7b      	subs	r3, r7, #1
 80150f4:	9304      	str	r3, [sp, #16]
 80150f6:	4620      	mov	r0, r4
 80150f8:	4b7d      	ldr	r3, [pc, #500]	@ (80152f0 <_dtoa_r+0x5c8>)
 80150fa:	2200      	movs	r2, #0
 80150fc:	4629      	mov	r1, r5
 80150fe:	f7eb faa3 	bl	8000648 <__aeabi_dmul>
 8015102:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015106:	9c00      	ldr	r4, [sp, #0]
 8015108:	3601      	adds	r6, #1
 801510a:	4630      	mov	r0, r6
 801510c:	f7eb fa32 	bl	8000574 <__aeabi_i2d>
 8015110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015114:	f7eb fa98 	bl	8000648 <__aeabi_dmul>
 8015118:	4b76      	ldr	r3, [pc, #472]	@ (80152f4 <_dtoa_r+0x5cc>)
 801511a:	2200      	movs	r2, #0
 801511c:	f7eb f8de 	bl	80002dc <__adddf3>
 8015120:	4605      	mov	r5, r0
 8015122:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015126:	2c00      	cmp	r4, #0
 8015128:	f040 808d 	bne.w	8015246 <_dtoa_r+0x51e>
 801512c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015130:	4b71      	ldr	r3, [pc, #452]	@ (80152f8 <_dtoa_r+0x5d0>)
 8015132:	2200      	movs	r2, #0
 8015134:	f7eb f8d0 	bl	80002d8 <__aeabi_dsub>
 8015138:	4602      	mov	r2, r0
 801513a:	460b      	mov	r3, r1
 801513c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015140:	462a      	mov	r2, r5
 8015142:	4633      	mov	r3, r6
 8015144:	f7eb fd10 	bl	8000b68 <__aeabi_dcmpgt>
 8015148:	2800      	cmp	r0, #0
 801514a:	f040 828b 	bne.w	8015664 <_dtoa_r+0x93c>
 801514e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015152:	462a      	mov	r2, r5
 8015154:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015158:	f7eb fce8 	bl	8000b2c <__aeabi_dcmplt>
 801515c:	2800      	cmp	r0, #0
 801515e:	f040 8128 	bne.w	80153b2 <_dtoa_r+0x68a>
 8015162:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8015166:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801516a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801516c:	2b00      	cmp	r3, #0
 801516e:	f2c0 815a 	blt.w	8015426 <_dtoa_r+0x6fe>
 8015172:	2f0e      	cmp	r7, #14
 8015174:	f300 8157 	bgt.w	8015426 <_dtoa_r+0x6fe>
 8015178:	4b5a      	ldr	r3, [pc, #360]	@ (80152e4 <_dtoa_r+0x5bc>)
 801517a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801517e:	ed93 7b00 	vldr	d7, [r3]
 8015182:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015184:	2b00      	cmp	r3, #0
 8015186:	ed8d 7b00 	vstr	d7, [sp]
 801518a:	da03      	bge.n	8015194 <_dtoa_r+0x46c>
 801518c:	9b07      	ldr	r3, [sp, #28]
 801518e:	2b00      	cmp	r3, #0
 8015190:	f340 8101 	ble.w	8015396 <_dtoa_r+0x66e>
 8015194:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8015198:	4656      	mov	r6, sl
 801519a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801519e:	4620      	mov	r0, r4
 80151a0:	4629      	mov	r1, r5
 80151a2:	f7eb fb7b 	bl	800089c <__aeabi_ddiv>
 80151a6:	f7eb fcff 	bl	8000ba8 <__aeabi_d2iz>
 80151aa:	4680      	mov	r8, r0
 80151ac:	f7eb f9e2 	bl	8000574 <__aeabi_i2d>
 80151b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80151b4:	f7eb fa48 	bl	8000648 <__aeabi_dmul>
 80151b8:	4602      	mov	r2, r0
 80151ba:	460b      	mov	r3, r1
 80151bc:	4620      	mov	r0, r4
 80151be:	4629      	mov	r1, r5
 80151c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80151c4:	f7eb f888 	bl	80002d8 <__aeabi_dsub>
 80151c8:	f806 4b01 	strb.w	r4, [r6], #1
 80151cc:	9d07      	ldr	r5, [sp, #28]
 80151ce:	eba6 040a 	sub.w	r4, r6, sl
 80151d2:	42a5      	cmp	r5, r4
 80151d4:	4602      	mov	r2, r0
 80151d6:	460b      	mov	r3, r1
 80151d8:	f040 8117 	bne.w	801540a <_dtoa_r+0x6e2>
 80151dc:	f7eb f87e 	bl	80002dc <__adddf3>
 80151e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80151e4:	4604      	mov	r4, r0
 80151e6:	460d      	mov	r5, r1
 80151e8:	f7eb fcbe 	bl	8000b68 <__aeabi_dcmpgt>
 80151ec:	2800      	cmp	r0, #0
 80151ee:	f040 80f9 	bne.w	80153e4 <_dtoa_r+0x6bc>
 80151f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80151f6:	4620      	mov	r0, r4
 80151f8:	4629      	mov	r1, r5
 80151fa:	f7eb fc8d 	bl	8000b18 <__aeabi_dcmpeq>
 80151fe:	b118      	cbz	r0, 8015208 <_dtoa_r+0x4e0>
 8015200:	f018 0f01 	tst.w	r8, #1
 8015204:	f040 80ee 	bne.w	80153e4 <_dtoa_r+0x6bc>
 8015208:	4649      	mov	r1, r9
 801520a:	4658      	mov	r0, fp
 801520c:	f000 fbda 	bl	80159c4 <_Bfree>
 8015210:	2300      	movs	r3, #0
 8015212:	7033      	strb	r3, [r6, #0]
 8015214:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015216:	3701      	adds	r7, #1
 8015218:	601f      	str	r7, [r3, #0]
 801521a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801521c:	2b00      	cmp	r3, #0
 801521e:	f000 831d 	beq.w	801585c <_dtoa_r+0xb34>
 8015222:	601e      	str	r6, [r3, #0]
 8015224:	e31a      	b.n	801585c <_dtoa_r+0xb34>
 8015226:	07e2      	lsls	r2, r4, #31
 8015228:	d505      	bpl.n	8015236 <_dtoa_r+0x50e>
 801522a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801522e:	f7eb fa0b 	bl	8000648 <__aeabi_dmul>
 8015232:	3601      	adds	r6, #1
 8015234:	2301      	movs	r3, #1
 8015236:	1064      	asrs	r4, r4, #1
 8015238:	3508      	adds	r5, #8
 801523a:	e73f      	b.n	80150bc <_dtoa_r+0x394>
 801523c:	2602      	movs	r6, #2
 801523e:	e742      	b.n	80150c6 <_dtoa_r+0x39e>
 8015240:	9c07      	ldr	r4, [sp, #28]
 8015242:	9704      	str	r7, [sp, #16]
 8015244:	e761      	b.n	801510a <_dtoa_r+0x3e2>
 8015246:	4b27      	ldr	r3, [pc, #156]	@ (80152e4 <_dtoa_r+0x5bc>)
 8015248:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801524a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801524e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015252:	4454      	add	r4, sl
 8015254:	2900      	cmp	r1, #0
 8015256:	d053      	beq.n	8015300 <_dtoa_r+0x5d8>
 8015258:	4928      	ldr	r1, [pc, #160]	@ (80152fc <_dtoa_r+0x5d4>)
 801525a:	2000      	movs	r0, #0
 801525c:	f7eb fb1e 	bl	800089c <__aeabi_ddiv>
 8015260:	4633      	mov	r3, r6
 8015262:	462a      	mov	r2, r5
 8015264:	f7eb f838 	bl	80002d8 <__aeabi_dsub>
 8015268:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801526c:	4656      	mov	r6, sl
 801526e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015272:	f7eb fc99 	bl	8000ba8 <__aeabi_d2iz>
 8015276:	4605      	mov	r5, r0
 8015278:	f7eb f97c 	bl	8000574 <__aeabi_i2d>
 801527c:	4602      	mov	r2, r0
 801527e:	460b      	mov	r3, r1
 8015280:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015284:	f7eb f828 	bl	80002d8 <__aeabi_dsub>
 8015288:	3530      	adds	r5, #48	@ 0x30
 801528a:	4602      	mov	r2, r0
 801528c:	460b      	mov	r3, r1
 801528e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015292:	f806 5b01 	strb.w	r5, [r6], #1
 8015296:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801529a:	f7eb fc47 	bl	8000b2c <__aeabi_dcmplt>
 801529e:	2800      	cmp	r0, #0
 80152a0:	d171      	bne.n	8015386 <_dtoa_r+0x65e>
 80152a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80152a6:	4911      	ldr	r1, [pc, #68]	@ (80152ec <_dtoa_r+0x5c4>)
 80152a8:	2000      	movs	r0, #0
 80152aa:	f7eb f815 	bl	80002d8 <__aeabi_dsub>
 80152ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80152b2:	f7eb fc3b 	bl	8000b2c <__aeabi_dcmplt>
 80152b6:	2800      	cmp	r0, #0
 80152b8:	f040 8095 	bne.w	80153e6 <_dtoa_r+0x6be>
 80152bc:	42a6      	cmp	r6, r4
 80152be:	f43f af50 	beq.w	8015162 <_dtoa_r+0x43a>
 80152c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80152c6:	4b0a      	ldr	r3, [pc, #40]	@ (80152f0 <_dtoa_r+0x5c8>)
 80152c8:	2200      	movs	r2, #0
 80152ca:	f7eb f9bd 	bl	8000648 <__aeabi_dmul>
 80152ce:	4b08      	ldr	r3, [pc, #32]	@ (80152f0 <_dtoa_r+0x5c8>)
 80152d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80152d4:	2200      	movs	r2, #0
 80152d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80152da:	f7eb f9b5 	bl	8000648 <__aeabi_dmul>
 80152de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80152e2:	e7c4      	b.n	801526e <_dtoa_r+0x546>
 80152e4:	08019320 	.word	0x08019320
 80152e8:	080192f8 	.word	0x080192f8
 80152ec:	3ff00000 	.word	0x3ff00000
 80152f0:	40240000 	.word	0x40240000
 80152f4:	401c0000 	.word	0x401c0000
 80152f8:	40140000 	.word	0x40140000
 80152fc:	3fe00000 	.word	0x3fe00000
 8015300:	4631      	mov	r1, r6
 8015302:	4628      	mov	r0, r5
 8015304:	f7eb f9a0 	bl	8000648 <__aeabi_dmul>
 8015308:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801530c:	9415      	str	r4, [sp, #84]	@ 0x54
 801530e:	4656      	mov	r6, sl
 8015310:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015314:	f7eb fc48 	bl	8000ba8 <__aeabi_d2iz>
 8015318:	4605      	mov	r5, r0
 801531a:	f7eb f92b 	bl	8000574 <__aeabi_i2d>
 801531e:	4602      	mov	r2, r0
 8015320:	460b      	mov	r3, r1
 8015322:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015326:	f7ea ffd7 	bl	80002d8 <__aeabi_dsub>
 801532a:	3530      	adds	r5, #48	@ 0x30
 801532c:	f806 5b01 	strb.w	r5, [r6], #1
 8015330:	4602      	mov	r2, r0
 8015332:	460b      	mov	r3, r1
 8015334:	42a6      	cmp	r6, r4
 8015336:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801533a:	f04f 0200 	mov.w	r2, #0
 801533e:	d124      	bne.n	801538a <_dtoa_r+0x662>
 8015340:	4bac      	ldr	r3, [pc, #688]	@ (80155f4 <_dtoa_r+0x8cc>)
 8015342:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8015346:	f7ea ffc9 	bl	80002dc <__adddf3>
 801534a:	4602      	mov	r2, r0
 801534c:	460b      	mov	r3, r1
 801534e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015352:	f7eb fc09 	bl	8000b68 <__aeabi_dcmpgt>
 8015356:	2800      	cmp	r0, #0
 8015358:	d145      	bne.n	80153e6 <_dtoa_r+0x6be>
 801535a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801535e:	49a5      	ldr	r1, [pc, #660]	@ (80155f4 <_dtoa_r+0x8cc>)
 8015360:	2000      	movs	r0, #0
 8015362:	f7ea ffb9 	bl	80002d8 <__aeabi_dsub>
 8015366:	4602      	mov	r2, r0
 8015368:	460b      	mov	r3, r1
 801536a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801536e:	f7eb fbdd 	bl	8000b2c <__aeabi_dcmplt>
 8015372:	2800      	cmp	r0, #0
 8015374:	f43f aef5 	beq.w	8015162 <_dtoa_r+0x43a>
 8015378:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801537a:	1e73      	subs	r3, r6, #1
 801537c:	9315      	str	r3, [sp, #84]	@ 0x54
 801537e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015382:	2b30      	cmp	r3, #48	@ 0x30
 8015384:	d0f8      	beq.n	8015378 <_dtoa_r+0x650>
 8015386:	9f04      	ldr	r7, [sp, #16]
 8015388:	e73e      	b.n	8015208 <_dtoa_r+0x4e0>
 801538a:	4b9b      	ldr	r3, [pc, #620]	@ (80155f8 <_dtoa_r+0x8d0>)
 801538c:	f7eb f95c 	bl	8000648 <__aeabi_dmul>
 8015390:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015394:	e7bc      	b.n	8015310 <_dtoa_r+0x5e8>
 8015396:	d10c      	bne.n	80153b2 <_dtoa_r+0x68a>
 8015398:	4b98      	ldr	r3, [pc, #608]	@ (80155fc <_dtoa_r+0x8d4>)
 801539a:	2200      	movs	r2, #0
 801539c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80153a0:	f7eb f952 	bl	8000648 <__aeabi_dmul>
 80153a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80153a8:	f7eb fbd4 	bl	8000b54 <__aeabi_dcmpge>
 80153ac:	2800      	cmp	r0, #0
 80153ae:	f000 8157 	beq.w	8015660 <_dtoa_r+0x938>
 80153b2:	2400      	movs	r4, #0
 80153b4:	4625      	mov	r5, r4
 80153b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80153b8:	43db      	mvns	r3, r3
 80153ba:	9304      	str	r3, [sp, #16]
 80153bc:	4656      	mov	r6, sl
 80153be:	2700      	movs	r7, #0
 80153c0:	4621      	mov	r1, r4
 80153c2:	4658      	mov	r0, fp
 80153c4:	f000 fafe 	bl	80159c4 <_Bfree>
 80153c8:	2d00      	cmp	r5, #0
 80153ca:	d0dc      	beq.n	8015386 <_dtoa_r+0x65e>
 80153cc:	b12f      	cbz	r7, 80153da <_dtoa_r+0x6b2>
 80153ce:	42af      	cmp	r7, r5
 80153d0:	d003      	beq.n	80153da <_dtoa_r+0x6b2>
 80153d2:	4639      	mov	r1, r7
 80153d4:	4658      	mov	r0, fp
 80153d6:	f000 faf5 	bl	80159c4 <_Bfree>
 80153da:	4629      	mov	r1, r5
 80153dc:	4658      	mov	r0, fp
 80153de:	f000 faf1 	bl	80159c4 <_Bfree>
 80153e2:	e7d0      	b.n	8015386 <_dtoa_r+0x65e>
 80153e4:	9704      	str	r7, [sp, #16]
 80153e6:	4633      	mov	r3, r6
 80153e8:	461e      	mov	r6, r3
 80153ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80153ee:	2a39      	cmp	r2, #57	@ 0x39
 80153f0:	d107      	bne.n	8015402 <_dtoa_r+0x6da>
 80153f2:	459a      	cmp	sl, r3
 80153f4:	d1f8      	bne.n	80153e8 <_dtoa_r+0x6c0>
 80153f6:	9a04      	ldr	r2, [sp, #16]
 80153f8:	3201      	adds	r2, #1
 80153fa:	9204      	str	r2, [sp, #16]
 80153fc:	2230      	movs	r2, #48	@ 0x30
 80153fe:	f88a 2000 	strb.w	r2, [sl]
 8015402:	781a      	ldrb	r2, [r3, #0]
 8015404:	3201      	adds	r2, #1
 8015406:	701a      	strb	r2, [r3, #0]
 8015408:	e7bd      	b.n	8015386 <_dtoa_r+0x65e>
 801540a:	4b7b      	ldr	r3, [pc, #492]	@ (80155f8 <_dtoa_r+0x8d0>)
 801540c:	2200      	movs	r2, #0
 801540e:	f7eb f91b 	bl	8000648 <__aeabi_dmul>
 8015412:	2200      	movs	r2, #0
 8015414:	2300      	movs	r3, #0
 8015416:	4604      	mov	r4, r0
 8015418:	460d      	mov	r5, r1
 801541a:	f7eb fb7d 	bl	8000b18 <__aeabi_dcmpeq>
 801541e:	2800      	cmp	r0, #0
 8015420:	f43f aebb 	beq.w	801519a <_dtoa_r+0x472>
 8015424:	e6f0      	b.n	8015208 <_dtoa_r+0x4e0>
 8015426:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8015428:	2a00      	cmp	r2, #0
 801542a:	f000 80db 	beq.w	80155e4 <_dtoa_r+0x8bc>
 801542e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015430:	2a01      	cmp	r2, #1
 8015432:	f300 80bf 	bgt.w	80155b4 <_dtoa_r+0x88c>
 8015436:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8015438:	2a00      	cmp	r2, #0
 801543a:	f000 80b7 	beq.w	80155ac <_dtoa_r+0x884>
 801543e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015442:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8015444:	4646      	mov	r6, r8
 8015446:	9a08      	ldr	r2, [sp, #32]
 8015448:	2101      	movs	r1, #1
 801544a:	441a      	add	r2, r3
 801544c:	4658      	mov	r0, fp
 801544e:	4498      	add	r8, r3
 8015450:	9208      	str	r2, [sp, #32]
 8015452:	f000 fbb5 	bl	8015bc0 <__i2b>
 8015456:	4605      	mov	r5, r0
 8015458:	b15e      	cbz	r6, 8015472 <_dtoa_r+0x74a>
 801545a:	9b08      	ldr	r3, [sp, #32]
 801545c:	2b00      	cmp	r3, #0
 801545e:	dd08      	ble.n	8015472 <_dtoa_r+0x74a>
 8015460:	42b3      	cmp	r3, r6
 8015462:	9a08      	ldr	r2, [sp, #32]
 8015464:	bfa8      	it	ge
 8015466:	4633      	movge	r3, r6
 8015468:	eba8 0803 	sub.w	r8, r8, r3
 801546c:	1af6      	subs	r6, r6, r3
 801546e:	1ad3      	subs	r3, r2, r3
 8015470:	9308      	str	r3, [sp, #32]
 8015472:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015474:	b1f3      	cbz	r3, 80154b4 <_dtoa_r+0x78c>
 8015476:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015478:	2b00      	cmp	r3, #0
 801547a:	f000 80b7 	beq.w	80155ec <_dtoa_r+0x8c4>
 801547e:	b18c      	cbz	r4, 80154a4 <_dtoa_r+0x77c>
 8015480:	4629      	mov	r1, r5
 8015482:	4622      	mov	r2, r4
 8015484:	4658      	mov	r0, fp
 8015486:	f000 fc5b 	bl	8015d40 <__pow5mult>
 801548a:	464a      	mov	r2, r9
 801548c:	4601      	mov	r1, r0
 801548e:	4605      	mov	r5, r0
 8015490:	4658      	mov	r0, fp
 8015492:	f000 fbab 	bl	8015bec <__multiply>
 8015496:	4649      	mov	r1, r9
 8015498:	9004      	str	r0, [sp, #16]
 801549a:	4658      	mov	r0, fp
 801549c:	f000 fa92 	bl	80159c4 <_Bfree>
 80154a0:	9b04      	ldr	r3, [sp, #16]
 80154a2:	4699      	mov	r9, r3
 80154a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80154a6:	1b1a      	subs	r2, r3, r4
 80154a8:	d004      	beq.n	80154b4 <_dtoa_r+0x78c>
 80154aa:	4649      	mov	r1, r9
 80154ac:	4658      	mov	r0, fp
 80154ae:	f000 fc47 	bl	8015d40 <__pow5mult>
 80154b2:	4681      	mov	r9, r0
 80154b4:	2101      	movs	r1, #1
 80154b6:	4658      	mov	r0, fp
 80154b8:	f000 fb82 	bl	8015bc0 <__i2b>
 80154bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154be:	4604      	mov	r4, r0
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	f000 81cf 	beq.w	8015864 <_dtoa_r+0xb3c>
 80154c6:	461a      	mov	r2, r3
 80154c8:	4601      	mov	r1, r0
 80154ca:	4658      	mov	r0, fp
 80154cc:	f000 fc38 	bl	8015d40 <__pow5mult>
 80154d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154d2:	2b01      	cmp	r3, #1
 80154d4:	4604      	mov	r4, r0
 80154d6:	f300 8095 	bgt.w	8015604 <_dtoa_r+0x8dc>
 80154da:	9b02      	ldr	r3, [sp, #8]
 80154dc:	2b00      	cmp	r3, #0
 80154de:	f040 8087 	bne.w	80155f0 <_dtoa_r+0x8c8>
 80154e2:	9b03      	ldr	r3, [sp, #12]
 80154e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	f040 8089 	bne.w	8015600 <_dtoa_r+0x8d8>
 80154ee:	9b03      	ldr	r3, [sp, #12]
 80154f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80154f4:	0d1b      	lsrs	r3, r3, #20
 80154f6:	051b      	lsls	r3, r3, #20
 80154f8:	b12b      	cbz	r3, 8015506 <_dtoa_r+0x7de>
 80154fa:	9b08      	ldr	r3, [sp, #32]
 80154fc:	3301      	adds	r3, #1
 80154fe:	9308      	str	r3, [sp, #32]
 8015500:	f108 0801 	add.w	r8, r8, #1
 8015504:	2301      	movs	r3, #1
 8015506:	930a      	str	r3, [sp, #40]	@ 0x28
 8015508:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801550a:	2b00      	cmp	r3, #0
 801550c:	f000 81b0 	beq.w	8015870 <_dtoa_r+0xb48>
 8015510:	6923      	ldr	r3, [r4, #16]
 8015512:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015516:	6918      	ldr	r0, [r3, #16]
 8015518:	f000 fb06 	bl	8015b28 <__hi0bits>
 801551c:	f1c0 0020 	rsb	r0, r0, #32
 8015520:	9b08      	ldr	r3, [sp, #32]
 8015522:	4418      	add	r0, r3
 8015524:	f010 001f 	ands.w	r0, r0, #31
 8015528:	d077      	beq.n	801561a <_dtoa_r+0x8f2>
 801552a:	f1c0 0320 	rsb	r3, r0, #32
 801552e:	2b04      	cmp	r3, #4
 8015530:	dd6b      	ble.n	801560a <_dtoa_r+0x8e2>
 8015532:	9b08      	ldr	r3, [sp, #32]
 8015534:	f1c0 001c 	rsb	r0, r0, #28
 8015538:	4403      	add	r3, r0
 801553a:	4480      	add	r8, r0
 801553c:	4406      	add	r6, r0
 801553e:	9308      	str	r3, [sp, #32]
 8015540:	f1b8 0f00 	cmp.w	r8, #0
 8015544:	dd05      	ble.n	8015552 <_dtoa_r+0x82a>
 8015546:	4649      	mov	r1, r9
 8015548:	4642      	mov	r2, r8
 801554a:	4658      	mov	r0, fp
 801554c:	f000 fc52 	bl	8015df4 <__lshift>
 8015550:	4681      	mov	r9, r0
 8015552:	9b08      	ldr	r3, [sp, #32]
 8015554:	2b00      	cmp	r3, #0
 8015556:	dd05      	ble.n	8015564 <_dtoa_r+0x83c>
 8015558:	4621      	mov	r1, r4
 801555a:	461a      	mov	r2, r3
 801555c:	4658      	mov	r0, fp
 801555e:	f000 fc49 	bl	8015df4 <__lshift>
 8015562:	4604      	mov	r4, r0
 8015564:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015566:	2b00      	cmp	r3, #0
 8015568:	d059      	beq.n	801561e <_dtoa_r+0x8f6>
 801556a:	4621      	mov	r1, r4
 801556c:	4648      	mov	r0, r9
 801556e:	f000 fcad 	bl	8015ecc <__mcmp>
 8015572:	2800      	cmp	r0, #0
 8015574:	da53      	bge.n	801561e <_dtoa_r+0x8f6>
 8015576:	1e7b      	subs	r3, r7, #1
 8015578:	9304      	str	r3, [sp, #16]
 801557a:	4649      	mov	r1, r9
 801557c:	2300      	movs	r3, #0
 801557e:	220a      	movs	r2, #10
 8015580:	4658      	mov	r0, fp
 8015582:	f000 fa41 	bl	8015a08 <__multadd>
 8015586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015588:	4681      	mov	r9, r0
 801558a:	2b00      	cmp	r3, #0
 801558c:	f000 8172 	beq.w	8015874 <_dtoa_r+0xb4c>
 8015590:	2300      	movs	r3, #0
 8015592:	4629      	mov	r1, r5
 8015594:	220a      	movs	r2, #10
 8015596:	4658      	mov	r0, fp
 8015598:	f000 fa36 	bl	8015a08 <__multadd>
 801559c:	9b00      	ldr	r3, [sp, #0]
 801559e:	2b00      	cmp	r3, #0
 80155a0:	4605      	mov	r5, r0
 80155a2:	dc67      	bgt.n	8015674 <_dtoa_r+0x94c>
 80155a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155a6:	2b02      	cmp	r3, #2
 80155a8:	dc41      	bgt.n	801562e <_dtoa_r+0x906>
 80155aa:	e063      	b.n	8015674 <_dtoa_r+0x94c>
 80155ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80155ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80155b2:	e746      	b.n	8015442 <_dtoa_r+0x71a>
 80155b4:	9b07      	ldr	r3, [sp, #28]
 80155b6:	1e5c      	subs	r4, r3, #1
 80155b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80155ba:	42a3      	cmp	r3, r4
 80155bc:	bfbf      	itttt	lt
 80155be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80155c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80155c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80155c4:	1ae3      	sublt	r3, r4, r3
 80155c6:	bfb4      	ite	lt
 80155c8:	18d2      	addlt	r2, r2, r3
 80155ca:	1b1c      	subge	r4, r3, r4
 80155cc:	9b07      	ldr	r3, [sp, #28]
 80155ce:	bfbc      	itt	lt
 80155d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80155d2:	2400      	movlt	r4, #0
 80155d4:	2b00      	cmp	r3, #0
 80155d6:	bfb5      	itete	lt
 80155d8:	eba8 0603 	sublt.w	r6, r8, r3
 80155dc:	9b07      	ldrge	r3, [sp, #28]
 80155de:	2300      	movlt	r3, #0
 80155e0:	4646      	movge	r6, r8
 80155e2:	e730      	b.n	8015446 <_dtoa_r+0x71e>
 80155e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80155e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80155e8:	4646      	mov	r6, r8
 80155ea:	e735      	b.n	8015458 <_dtoa_r+0x730>
 80155ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80155ee:	e75c      	b.n	80154aa <_dtoa_r+0x782>
 80155f0:	2300      	movs	r3, #0
 80155f2:	e788      	b.n	8015506 <_dtoa_r+0x7de>
 80155f4:	3fe00000 	.word	0x3fe00000
 80155f8:	40240000 	.word	0x40240000
 80155fc:	40140000 	.word	0x40140000
 8015600:	9b02      	ldr	r3, [sp, #8]
 8015602:	e780      	b.n	8015506 <_dtoa_r+0x7de>
 8015604:	2300      	movs	r3, #0
 8015606:	930a      	str	r3, [sp, #40]	@ 0x28
 8015608:	e782      	b.n	8015510 <_dtoa_r+0x7e8>
 801560a:	d099      	beq.n	8015540 <_dtoa_r+0x818>
 801560c:	9a08      	ldr	r2, [sp, #32]
 801560e:	331c      	adds	r3, #28
 8015610:	441a      	add	r2, r3
 8015612:	4498      	add	r8, r3
 8015614:	441e      	add	r6, r3
 8015616:	9208      	str	r2, [sp, #32]
 8015618:	e792      	b.n	8015540 <_dtoa_r+0x818>
 801561a:	4603      	mov	r3, r0
 801561c:	e7f6      	b.n	801560c <_dtoa_r+0x8e4>
 801561e:	9b07      	ldr	r3, [sp, #28]
 8015620:	9704      	str	r7, [sp, #16]
 8015622:	2b00      	cmp	r3, #0
 8015624:	dc20      	bgt.n	8015668 <_dtoa_r+0x940>
 8015626:	9300      	str	r3, [sp, #0]
 8015628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801562a:	2b02      	cmp	r3, #2
 801562c:	dd1e      	ble.n	801566c <_dtoa_r+0x944>
 801562e:	9b00      	ldr	r3, [sp, #0]
 8015630:	2b00      	cmp	r3, #0
 8015632:	f47f aec0 	bne.w	80153b6 <_dtoa_r+0x68e>
 8015636:	4621      	mov	r1, r4
 8015638:	2205      	movs	r2, #5
 801563a:	4658      	mov	r0, fp
 801563c:	f000 f9e4 	bl	8015a08 <__multadd>
 8015640:	4601      	mov	r1, r0
 8015642:	4604      	mov	r4, r0
 8015644:	4648      	mov	r0, r9
 8015646:	f000 fc41 	bl	8015ecc <__mcmp>
 801564a:	2800      	cmp	r0, #0
 801564c:	f77f aeb3 	ble.w	80153b6 <_dtoa_r+0x68e>
 8015650:	4656      	mov	r6, sl
 8015652:	2331      	movs	r3, #49	@ 0x31
 8015654:	f806 3b01 	strb.w	r3, [r6], #1
 8015658:	9b04      	ldr	r3, [sp, #16]
 801565a:	3301      	adds	r3, #1
 801565c:	9304      	str	r3, [sp, #16]
 801565e:	e6ae      	b.n	80153be <_dtoa_r+0x696>
 8015660:	9c07      	ldr	r4, [sp, #28]
 8015662:	9704      	str	r7, [sp, #16]
 8015664:	4625      	mov	r5, r4
 8015666:	e7f3      	b.n	8015650 <_dtoa_r+0x928>
 8015668:	9b07      	ldr	r3, [sp, #28]
 801566a:	9300      	str	r3, [sp, #0]
 801566c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801566e:	2b00      	cmp	r3, #0
 8015670:	f000 8104 	beq.w	801587c <_dtoa_r+0xb54>
 8015674:	2e00      	cmp	r6, #0
 8015676:	dd05      	ble.n	8015684 <_dtoa_r+0x95c>
 8015678:	4629      	mov	r1, r5
 801567a:	4632      	mov	r2, r6
 801567c:	4658      	mov	r0, fp
 801567e:	f000 fbb9 	bl	8015df4 <__lshift>
 8015682:	4605      	mov	r5, r0
 8015684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015686:	2b00      	cmp	r3, #0
 8015688:	d05a      	beq.n	8015740 <_dtoa_r+0xa18>
 801568a:	6869      	ldr	r1, [r5, #4]
 801568c:	4658      	mov	r0, fp
 801568e:	f000 f959 	bl	8015944 <_Balloc>
 8015692:	4606      	mov	r6, r0
 8015694:	b928      	cbnz	r0, 80156a2 <_dtoa_r+0x97a>
 8015696:	4b84      	ldr	r3, [pc, #528]	@ (80158a8 <_dtoa_r+0xb80>)
 8015698:	4602      	mov	r2, r0
 801569a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801569e:	f7ff bb5a 	b.w	8014d56 <_dtoa_r+0x2e>
 80156a2:	692a      	ldr	r2, [r5, #16]
 80156a4:	3202      	adds	r2, #2
 80156a6:	0092      	lsls	r2, r2, #2
 80156a8:	f105 010c 	add.w	r1, r5, #12
 80156ac:	300c      	adds	r0, #12
 80156ae:	f7ff fa9e 	bl	8014bee <memcpy>
 80156b2:	2201      	movs	r2, #1
 80156b4:	4631      	mov	r1, r6
 80156b6:	4658      	mov	r0, fp
 80156b8:	f000 fb9c 	bl	8015df4 <__lshift>
 80156bc:	f10a 0301 	add.w	r3, sl, #1
 80156c0:	9307      	str	r3, [sp, #28]
 80156c2:	9b00      	ldr	r3, [sp, #0]
 80156c4:	4453      	add	r3, sl
 80156c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80156c8:	9b02      	ldr	r3, [sp, #8]
 80156ca:	f003 0301 	and.w	r3, r3, #1
 80156ce:	462f      	mov	r7, r5
 80156d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80156d2:	4605      	mov	r5, r0
 80156d4:	9b07      	ldr	r3, [sp, #28]
 80156d6:	4621      	mov	r1, r4
 80156d8:	3b01      	subs	r3, #1
 80156da:	4648      	mov	r0, r9
 80156dc:	9300      	str	r3, [sp, #0]
 80156de:	f7ff fa9b 	bl	8014c18 <quorem>
 80156e2:	4639      	mov	r1, r7
 80156e4:	9002      	str	r0, [sp, #8]
 80156e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80156ea:	4648      	mov	r0, r9
 80156ec:	f000 fbee 	bl	8015ecc <__mcmp>
 80156f0:	462a      	mov	r2, r5
 80156f2:	9008      	str	r0, [sp, #32]
 80156f4:	4621      	mov	r1, r4
 80156f6:	4658      	mov	r0, fp
 80156f8:	f000 fc04 	bl	8015f04 <__mdiff>
 80156fc:	68c2      	ldr	r2, [r0, #12]
 80156fe:	4606      	mov	r6, r0
 8015700:	bb02      	cbnz	r2, 8015744 <_dtoa_r+0xa1c>
 8015702:	4601      	mov	r1, r0
 8015704:	4648      	mov	r0, r9
 8015706:	f000 fbe1 	bl	8015ecc <__mcmp>
 801570a:	4602      	mov	r2, r0
 801570c:	4631      	mov	r1, r6
 801570e:	4658      	mov	r0, fp
 8015710:	920e      	str	r2, [sp, #56]	@ 0x38
 8015712:	f000 f957 	bl	80159c4 <_Bfree>
 8015716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015718:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801571a:	9e07      	ldr	r6, [sp, #28]
 801571c:	ea43 0102 	orr.w	r1, r3, r2
 8015720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015722:	4319      	orrs	r1, r3
 8015724:	d110      	bne.n	8015748 <_dtoa_r+0xa20>
 8015726:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801572a:	d029      	beq.n	8015780 <_dtoa_r+0xa58>
 801572c:	9b08      	ldr	r3, [sp, #32]
 801572e:	2b00      	cmp	r3, #0
 8015730:	dd02      	ble.n	8015738 <_dtoa_r+0xa10>
 8015732:	9b02      	ldr	r3, [sp, #8]
 8015734:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8015738:	9b00      	ldr	r3, [sp, #0]
 801573a:	f883 8000 	strb.w	r8, [r3]
 801573e:	e63f      	b.n	80153c0 <_dtoa_r+0x698>
 8015740:	4628      	mov	r0, r5
 8015742:	e7bb      	b.n	80156bc <_dtoa_r+0x994>
 8015744:	2201      	movs	r2, #1
 8015746:	e7e1      	b.n	801570c <_dtoa_r+0x9e4>
 8015748:	9b08      	ldr	r3, [sp, #32]
 801574a:	2b00      	cmp	r3, #0
 801574c:	db04      	blt.n	8015758 <_dtoa_r+0xa30>
 801574e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015750:	430b      	orrs	r3, r1
 8015752:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8015754:	430b      	orrs	r3, r1
 8015756:	d120      	bne.n	801579a <_dtoa_r+0xa72>
 8015758:	2a00      	cmp	r2, #0
 801575a:	dded      	ble.n	8015738 <_dtoa_r+0xa10>
 801575c:	4649      	mov	r1, r9
 801575e:	2201      	movs	r2, #1
 8015760:	4658      	mov	r0, fp
 8015762:	f000 fb47 	bl	8015df4 <__lshift>
 8015766:	4621      	mov	r1, r4
 8015768:	4681      	mov	r9, r0
 801576a:	f000 fbaf 	bl	8015ecc <__mcmp>
 801576e:	2800      	cmp	r0, #0
 8015770:	dc03      	bgt.n	801577a <_dtoa_r+0xa52>
 8015772:	d1e1      	bne.n	8015738 <_dtoa_r+0xa10>
 8015774:	f018 0f01 	tst.w	r8, #1
 8015778:	d0de      	beq.n	8015738 <_dtoa_r+0xa10>
 801577a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801577e:	d1d8      	bne.n	8015732 <_dtoa_r+0xa0a>
 8015780:	9a00      	ldr	r2, [sp, #0]
 8015782:	2339      	movs	r3, #57	@ 0x39
 8015784:	7013      	strb	r3, [r2, #0]
 8015786:	4633      	mov	r3, r6
 8015788:	461e      	mov	r6, r3
 801578a:	3b01      	subs	r3, #1
 801578c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015790:	2a39      	cmp	r2, #57	@ 0x39
 8015792:	d052      	beq.n	801583a <_dtoa_r+0xb12>
 8015794:	3201      	adds	r2, #1
 8015796:	701a      	strb	r2, [r3, #0]
 8015798:	e612      	b.n	80153c0 <_dtoa_r+0x698>
 801579a:	2a00      	cmp	r2, #0
 801579c:	dd07      	ble.n	80157ae <_dtoa_r+0xa86>
 801579e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80157a2:	d0ed      	beq.n	8015780 <_dtoa_r+0xa58>
 80157a4:	9a00      	ldr	r2, [sp, #0]
 80157a6:	f108 0301 	add.w	r3, r8, #1
 80157aa:	7013      	strb	r3, [r2, #0]
 80157ac:	e608      	b.n	80153c0 <_dtoa_r+0x698>
 80157ae:	9b07      	ldr	r3, [sp, #28]
 80157b0:	9a07      	ldr	r2, [sp, #28]
 80157b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80157b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80157b8:	4293      	cmp	r3, r2
 80157ba:	d028      	beq.n	801580e <_dtoa_r+0xae6>
 80157bc:	4649      	mov	r1, r9
 80157be:	2300      	movs	r3, #0
 80157c0:	220a      	movs	r2, #10
 80157c2:	4658      	mov	r0, fp
 80157c4:	f000 f920 	bl	8015a08 <__multadd>
 80157c8:	42af      	cmp	r7, r5
 80157ca:	4681      	mov	r9, r0
 80157cc:	f04f 0300 	mov.w	r3, #0
 80157d0:	f04f 020a 	mov.w	r2, #10
 80157d4:	4639      	mov	r1, r7
 80157d6:	4658      	mov	r0, fp
 80157d8:	d107      	bne.n	80157ea <_dtoa_r+0xac2>
 80157da:	f000 f915 	bl	8015a08 <__multadd>
 80157de:	4607      	mov	r7, r0
 80157e0:	4605      	mov	r5, r0
 80157e2:	9b07      	ldr	r3, [sp, #28]
 80157e4:	3301      	adds	r3, #1
 80157e6:	9307      	str	r3, [sp, #28]
 80157e8:	e774      	b.n	80156d4 <_dtoa_r+0x9ac>
 80157ea:	f000 f90d 	bl	8015a08 <__multadd>
 80157ee:	4629      	mov	r1, r5
 80157f0:	4607      	mov	r7, r0
 80157f2:	2300      	movs	r3, #0
 80157f4:	220a      	movs	r2, #10
 80157f6:	4658      	mov	r0, fp
 80157f8:	f000 f906 	bl	8015a08 <__multadd>
 80157fc:	4605      	mov	r5, r0
 80157fe:	e7f0      	b.n	80157e2 <_dtoa_r+0xaba>
 8015800:	9b00      	ldr	r3, [sp, #0]
 8015802:	2b00      	cmp	r3, #0
 8015804:	bfcc      	ite	gt
 8015806:	461e      	movgt	r6, r3
 8015808:	2601      	movle	r6, #1
 801580a:	4456      	add	r6, sl
 801580c:	2700      	movs	r7, #0
 801580e:	4649      	mov	r1, r9
 8015810:	2201      	movs	r2, #1
 8015812:	4658      	mov	r0, fp
 8015814:	f000 faee 	bl	8015df4 <__lshift>
 8015818:	4621      	mov	r1, r4
 801581a:	4681      	mov	r9, r0
 801581c:	f000 fb56 	bl	8015ecc <__mcmp>
 8015820:	2800      	cmp	r0, #0
 8015822:	dcb0      	bgt.n	8015786 <_dtoa_r+0xa5e>
 8015824:	d102      	bne.n	801582c <_dtoa_r+0xb04>
 8015826:	f018 0f01 	tst.w	r8, #1
 801582a:	d1ac      	bne.n	8015786 <_dtoa_r+0xa5e>
 801582c:	4633      	mov	r3, r6
 801582e:	461e      	mov	r6, r3
 8015830:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015834:	2a30      	cmp	r2, #48	@ 0x30
 8015836:	d0fa      	beq.n	801582e <_dtoa_r+0xb06>
 8015838:	e5c2      	b.n	80153c0 <_dtoa_r+0x698>
 801583a:	459a      	cmp	sl, r3
 801583c:	d1a4      	bne.n	8015788 <_dtoa_r+0xa60>
 801583e:	9b04      	ldr	r3, [sp, #16]
 8015840:	3301      	adds	r3, #1
 8015842:	9304      	str	r3, [sp, #16]
 8015844:	2331      	movs	r3, #49	@ 0x31
 8015846:	f88a 3000 	strb.w	r3, [sl]
 801584a:	e5b9      	b.n	80153c0 <_dtoa_r+0x698>
 801584c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801584e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80158ac <_dtoa_r+0xb84>
 8015852:	b11b      	cbz	r3, 801585c <_dtoa_r+0xb34>
 8015854:	f10a 0308 	add.w	r3, sl, #8
 8015858:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801585a:	6013      	str	r3, [r2, #0]
 801585c:	4650      	mov	r0, sl
 801585e:	b019      	add	sp, #100	@ 0x64
 8015860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015866:	2b01      	cmp	r3, #1
 8015868:	f77f ae37 	ble.w	80154da <_dtoa_r+0x7b2>
 801586c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801586e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015870:	2001      	movs	r0, #1
 8015872:	e655      	b.n	8015520 <_dtoa_r+0x7f8>
 8015874:	9b00      	ldr	r3, [sp, #0]
 8015876:	2b00      	cmp	r3, #0
 8015878:	f77f aed6 	ble.w	8015628 <_dtoa_r+0x900>
 801587c:	4656      	mov	r6, sl
 801587e:	4621      	mov	r1, r4
 8015880:	4648      	mov	r0, r9
 8015882:	f7ff f9c9 	bl	8014c18 <quorem>
 8015886:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801588a:	f806 8b01 	strb.w	r8, [r6], #1
 801588e:	9b00      	ldr	r3, [sp, #0]
 8015890:	eba6 020a 	sub.w	r2, r6, sl
 8015894:	4293      	cmp	r3, r2
 8015896:	ddb3      	ble.n	8015800 <_dtoa_r+0xad8>
 8015898:	4649      	mov	r1, r9
 801589a:	2300      	movs	r3, #0
 801589c:	220a      	movs	r2, #10
 801589e:	4658      	mov	r0, fp
 80158a0:	f000 f8b2 	bl	8015a08 <__multadd>
 80158a4:	4681      	mov	r9, r0
 80158a6:	e7ea      	b.n	801587e <_dtoa_r+0xb56>
 80158a8:	08019281 	.word	0x08019281
 80158ac:	08019205 	.word	0x08019205

080158b0 <_free_r>:
 80158b0:	b538      	push	{r3, r4, r5, lr}
 80158b2:	4605      	mov	r5, r0
 80158b4:	2900      	cmp	r1, #0
 80158b6:	d041      	beq.n	801593c <_free_r+0x8c>
 80158b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80158bc:	1f0c      	subs	r4, r1, #4
 80158be:	2b00      	cmp	r3, #0
 80158c0:	bfb8      	it	lt
 80158c2:	18e4      	addlt	r4, r4, r3
 80158c4:	f7fe f8d4 	bl	8013a70 <__malloc_lock>
 80158c8:	4a1d      	ldr	r2, [pc, #116]	@ (8015940 <_free_r+0x90>)
 80158ca:	6813      	ldr	r3, [r2, #0]
 80158cc:	b933      	cbnz	r3, 80158dc <_free_r+0x2c>
 80158ce:	6063      	str	r3, [r4, #4]
 80158d0:	6014      	str	r4, [r2, #0]
 80158d2:	4628      	mov	r0, r5
 80158d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80158d8:	f7fe b8d0 	b.w	8013a7c <__malloc_unlock>
 80158dc:	42a3      	cmp	r3, r4
 80158de:	d908      	bls.n	80158f2 <_free_r+0x42>
 80158e0:	6820      	ldr	r0, [r4, #0]
 80158e2:	1821      	adds	r1, r4, r0
 80158e4:	428b      	cmp	r3, r1
 80158e6:	bf01      	itttt	eq
 80158e8:	6819      	ldreq	r1, [r3, #0]
 80158ea:	685b      	ldreq	r3, [r3, #4]
 80158ec:	1809      	addeq	r1, r1, r0
 80158ee:	6021      	streq	r1, [r4, #0]
 80158f0:	e7ed      	b.n	80158ce <_free_r+0x1e>
 80158f2:	461a      	mov	r2, r3
 80158f4:	685b      	ldr	r3, [r3, #4]
 80158f6:	b10b      	cbz	r3, 80158fc <_free_r+0x4c>
 80158f8:	42a3      	cmp	r3, r4
 80158fa:	d9fa      	bls.n	80158f2 <_free_r+0x42>
 80158fc:	6811      	ldr	r1, [r2, #0]
 80158fe:	1850      	adds	r0, r2, r1
 8015900:	42a0      	cmp	r0, r4
 8015902:	d10b      	bne.n	801591c <_free_r+0x6c>
 8015904:	6820      	ldr	r0, [r4, #0]
 8015906:	4401      	add	r1, r0
 8015908:	1850      	adds	r0, r2, r1
 801590a:	4283      	cmp	r3, r0
 801590c:	6011      	str	r1, [r2, #0]
 801590e:	d1e0      	bne.n	80158d2 <_free_r+0x22>
 8015910:	6818      	ldr	r0, [r3, #0]
 8015912:	685b      	ldr	r3, [r3, #4]
 8015914:	6053      	str	r3, [r2, #4]
 8015916:	4408      	add	r0, r1
 8015918:	6010      	str	r0, [r2, #0]
 801591a:	e7da      	b.n	80158d2 <_free_r+0x22>
 801591c:	d902      	bls.n	8015924 <_free_r+0x74>
 801591e:	230c      	movs	r3, #12
 8015920:	602b      	str	r3, [r5, #0]
 8015922:	e7d6      	b.n	80158d2 <_free_r+0x22>
 8015924:	6820      	ldr	r0, [r4, #0]
 8015926:	1821      	adds	r1, r4, r0
 8015928:	428b      	cmp	r3, r1
 801592a:	bf04      	itt	eq
 801592c:	6819      	ldreq	r1, [r3, #0]
 801592e:	685b      	ldreq	r3, [r3, #4]
 8015930:	6063      	str	r3, [r4, #4]
 8015932:	bf04      	itt	eq
 8015934:	1809      	addeq	r1, r1, r0
 8015936:	6021      	streq	r1, [r4, #0]
 8015938:	6054      	str	r4, [r2, #4]
 801593a:	e7ca      	b.n	80158d2 <_free_r+0x22>
 801593c:	bd38      	pop	{r3, r4, r5, pc}
 801593e:	bf00      	nop
 8015940:	200009c8 	.word	0x200009c8

08015944 <_Balloc>:
 8015944:	b570      	push	{r4, r5, r6, lr}
 8015946:	69c6      	ldr	r6, [r0, #28]
 8015948:	4604      	mov	r4, r0
 801594a:	460d      	mov	r5, r1
 801594c:	b976      	cbnz	r6, 801596c <_Balloc+0x28>
 801594e:	2010      	movs	r0, #16
 8015950:	f7fd ffdc 	bl	801390c <malloc>
 8015954:	4602      	mov	r2, r0
 8015956:	61e0      	str	r0, [r4, #28]
 8015958:	b920      	cbnz	r0, 8015964 <_Balloc+0x20>
 801595a:	4b18      	ldr	r3, [pc, #96]	@ (80159bc <_Balloc+0x78>)
 801595c:	4818      	ldr	r0, [pc, #96]	@ (80159c0 <_Balloc+0x7c>)
 801595e:	216b      	movs	r1, #107	@ 0x6b
 8015960:	f7fd ffa4 	bl	80138ac <__assert_func>
 8015964:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015968:	6006      	str	r6, [r0, #0]
 801596a:	60c6      	str	r6, [r0, #12]
 801596c:	69e6      	ldr	r6, [r4, #28]
 801596e:	68f3      	ldr	r3, [r6, #12]
 8015970:	b183      	cbz	r3, 8015994 <_Balloc+0x50>
 8015972:	69e3      	ldr	r3, [r4, #28]
 8015974:	68db      	ldr	r3, [r3, #12]
 8015976:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801597a:	b9b8      	cbnz	r0, 80159ac <_Balloc+0x68>
 801597c:	2101      	movs	r1, #1
 801597e:	fa01 f605 	lsl.w	r6, r1, r5
 8015982:	1d72      	adds	r2, r6, #5
 8015984:	0092      	lsls	r2, r2, #2
 8015986:	4620      	mov	r0, r4
 8015988:	f001 ff0a 	bl	80177a0 <_calloc_r>
 801598c:	b160      	cbz	r0, 80159a8 <_Balloc+0x64>
 801598e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015992:	e00e      	b.n	80159b2 <_Balloc+0x6e>
 8015994:	2221      	movs	r2, #33	@ 0x21
 8015996:	2104      	movs	r1, #4
 8015998:	4620      	mov	r0, r4
 801599a:	f001 ff01 	bl	80177a0 <_calloc_r>
 801599e:	69e3      	ldr	r3, [r4, #28]
 80159a0:	60f0      	str	r0, [r6, #12]
 80159a2:	68db      	ldr	r3, [r3, #12]
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d1e4      	bne.n	8015972 <_Balloc+0x2e>
 80159a8:	2000      	movs	r0, #0
 80159aa:	bd70      	pop	{r4, r5, r6, pc}
 80159ac:	6802      	ldr	r2, [r0, #0]
 80159ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80159b2:	2300      	movs	r3, #0
 80159b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80159b8:	e7f7      	b.n	80159aa <_Balloc+0x66>
 80159ba:	bf00      	nop
 80159bc:	08019212 	.word	0x08019212
 80159c0:	08019292 	.word	0x08019292

080159c4 <_Bfree>:
 80159c4:	b570      	push	{r4, r5, r6, lr}
 80159c6:	69c6      	ldr	r6, [r0, #28]
 80159c8:	4605      	mov	r5, r0
 80159ca:	460c      	mov	r4, r1
 80159cc:	b976      	cbnz	r6, 80159ec <_Bfree+0x28>
 80159ce:	2010      	movs	r0, #16
 80159d0:	f7fd ff9c 	bl	801390c <malloc>
 80159d4:	4602      	mov	r2, r0
 80159d6:	61e8      	str	r0, [r5, #28]
 80159d8:	b920      	cbnz	r0, 80159e4 <_Bfree+0x20>
 80159da:	4b09      	ldr	r3, [pc, #36]	@ (8015a00 <_Bfree+0x3c>)
 80159dc:	4809      	ldr	r0, [pc, #36]	@ (8015a04 <_Bfree+0x40>)
 80159de:	218f      	movs	r1, #143	@ 0x8f
 80159e0:	f7fd ff64 	bl	80138ac <__assert_func>
 80159e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80159e8:	6006      	str	r6, [r0, #0]
 80159ea:	60c6      	str	r6, [r0, #12]
 80159ec:	b13c      	cbz	r4, 80159fe <_Bfree+0x3a>
 80159ee:	69eb      	ldr	r3, [r5, #28]
 80159f0:	6862      	ldr	r2, [r4, #4]
 80159f2:	68db      	ldr	r3, [r3, #12]
 80159f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80159f8:	6021      	str	r1, [r4, #0]
 80159fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80159fe:	bd70      	pop	{r4, r5, r6, pc}
 8015a00:	08019212 	.word	0x08019212
 8015a04:	08019292 	.word	0x08019292

08015a08 <__multadd>:
 8015a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a0c:	690d      	ldr	r5, [r1, #16]
 8015a0e:	4607      	mov	r7, r0
 8015a10:	460c      	mov	r4, r1
 8015a12:	461e      	mov	r6, r3
 8015a14:	f101 0c14 	add.w	ip, r1, #20
 8015a18:	2000      	movs	r0, #0
 8015a1a:	f8dc 3000 	ldr.w	r3, [ip]
 8015a1e:	b299      	uxth	r1, r3
 8015a20:	fb02 6101 	mla	r1, r2, r1, r6
 8015a24:	0c1e      	lsrs	r6, r3, #16
 8015a26:	0c0b      	lsrs	r3, r1, #16
 8015a28:	fb02 3306 	mla	r3, r2, r6, r3
 8015a2c:	b289      	uxth	r1, r1
 8015a2e:	3001      	adds	r0, #1
 8015a30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015a34:	4285      	cmp	r5, r0
 8015a36:	f84c 1b04 	str.w	r1, [ip], #4
 8015a3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015a3e:	dcec      	bgt.n	8015a1a <__multadd+0x12>
 8015a40:	b30e      	cbz	r6, 8015a86 <__multadd+0x7e>
 8015a42:	68a3      	ldr	r3, [r4, #8]
 8015a44:	42ab      	cmp	r3, r5
 8015a46:	dc19      	bgt.n	8015a7c <__multadd+0x74>
 8015a48:	6861      	ldr	r1, [r4, #4]
 8015a4a:	4638      	mov	r0, r7
 8015a4c:	3101      	adds	r1, #1
 8015a4e:	f7ff ff79 	bl	8015944 <_Balloc>
 8015a52:	4680      	mov	r8, r0
 8015a54:	b928      	cbnz	r0, 8015a62 <__multadd+0x5a>
 8015a56:	4602      	mov	r2, r0
 8015a58:	4b0c      	ldr	r3, [pc, #48]	@ (8015a8c <__multadd+0x84>)
 8015a5a:	480d      	ldr	r0, [pc, #52]	@ (8015a90 <__multadd+0x88>)
 8015a5c:	21ba      	movs	r1, #186	@ 0xba
 8015a5e:	f7fd ff25 	bl	80138ac <__assert_func>
 8015a62:	6922      	ldr	r2, [r4, #16]
 8015a64:	3202      	adds	r2, #2
 8015a66:	f104 010c 	add.w	r1, r4, #12
 8015a6a:	0092      	lsls	r2, r2, #2
 8015a6c:	300c      	adds	r0, #12
 8015a6e:	f7ff f8be 	bl	8014bee <memcpy>
 8015a72:	4621      	mov	r1, r4
 8015a74:	4638      	mov	r0, r7
 8015a76:	f7ff ffa5 	bl	80159c4 <_Bfree>
 8015a7a:	4644      	mov	r4, r8
 8015a7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015a80:	3501      	adds	r5, #1
 8015a82:	615e      	str	r6, [r3, #20]
 8015a84:	6125      	str	r5, [r4, #16]
 8015a86:	4620      	mov	r0, r4
 8015a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a8c:	08019281 	.word	0x08019281
 8015a90:	08019292 	.word	0x08019292

08015a94 <__s2b>:
 8015a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a98:	460c      	mov	r4, r1
 8015a9a:	4615      	mov	r5, r2
 8015a9c:	461f      	mov	r7, r3
 8015a9e:	2209      	movs	r2, #9
 8015aa0:	3308      	adds	r3, #8
 8015aa2:	4606      	mov	r6, r0
 8015aa4:	fb93 f3f2 	sdiv	r3, r3, r2
 8015aa8:	2100      	movs	r1, #0
 8015aaa:	2201      	movs	r2, #1
 8015aac:	429a      	cmp	r2, r3
 8015aae:	db09      	blt.n	8015ac4 <__s2b+0x30>
 8015ab0:	4630      	mov	r0, r6
 8015ab2:	f7ff ff47 	bl	8015944 <_Balloc>
 8015ab6:	b940      	cbnz	r0, 8015aca <__s2b+0x36>
 8015ab8:	4602      	mov	r2, r0
 8015aba:	4b19      	ldr	r3, [pc, #100]	@ (8015b20 <__s2b+0x8c>)
 8015abc:	4819      	ldr	r0, [pc, #100]	@ (8015b24 <__s2b+0x90>)
 8015abe:	21d3      	movs	r1, #211	@ 0xd3
 8015ac0:	f7fd fef4 	bl	80138ac <__assert_func>
 8015ac4:	0052      	lsls	r2, r2, #1
 8015ac6:	3101      	adds	r1, #1
 8015ac8:	e7f0      	b.n	8015aac <__s2b+0x18>
 8015aca:	9b08      	ldr	r3, [sp, #32]
 8015acc:	6143      	str	r3, [r0, #20]
 8015ace:	2d09      	cmp	r5, #9
 8015ad0:	f04f 0301 	mov.w	r3, #1
 8015ad4:	6103      	str	r3, [r0, #16]
 8015ad6:	dd16      	ble.n	8015b06 <__s2b+0x72>
 8015ad8:	f104 0909 	add.w	r9, r4, #9
 8015adc:	46c8      	mov	r8, r9
 8015ade:	442c      	add	r4, r5
 8015ae0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015ae4:	4601      	mov	r1, r0
 8015ae6:	3b30      	subs	r3, #48	@ 0x30
 8015ae8:	220a      	movs	r2, #10
 8015aea:	4630      	mov	r0, r6
 8015aec:	f7ff ff8c 	bl	8015a08 <__multadd>
 8015af0:	45a0      	cmp	r8, r4
 8015af2:	d1f5      	bne.n	8015ae0 <__s2b+0x4c>
 8015af4:	f1a5 0408 	sub.w	r4, r5, #8
 8015af8:	444c      	add	r4, r9
 8015afa:	1b2d      	subs	r5, r5, r4
 8015afc:	1963      	adds	r3, r4, r5
 8015afe:	42bb      	cmp	r3, r7
 8015b00:	db04      	blt.n	8015b0c <__s2b+0x78>
 8015b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015b06:	340a      	adds	r4, #10
 8015b08:	2509      	movs	r5, #9
 8015b0a:	e7f6      	b.n	8015afa <__s2b+0x66>
 8015b0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015b10:	4601      	mov	r1, r0
 8015b12:	3b30      	subs	r3, #48	@ 0x30
 8015b14:	220a      	movs	r2, #10
 8015b16:	4630      	mov	r0, r6
 8015b18:	f7ff ff76 	bl	8015a08 <__multadd>
 8015b1c:	e7ee      	b.n	8015afc <__s2b+0x68>
 8015b1e:	bf00      	nop
 8015b20:	08019281 	.word	0x08019281
 8015b24:	08019292 	.word	0x08019292

08015b28 <__hi0bits>:
 8015b28:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015b2c:	4603      	mov	r3, r0
 8015b2e:	bf36      	itet	cc
 8015b30:	0403      	lslcc	r3, r0, #16
 8015b32:	2000      	movcs	r0, #0
 8015b34:	2010      	movcc	r0, #16
 8015b36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015b3a:	bf3c      	itt	cc
 8015b3c:	021b      	lslcc	r3, r3, #8
 8015b3e:	3008      	addcc	r0, #8
 8015b40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015b44:	bf3c      	itt	cc
 8015b46:	011b      	lslcc	r3, r3, #4
 8015b48:	3004      	addcc	r0, #4
 8015b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015b4e:	bf3c      	itt	cc
 8015b50:	009b      	lslcc	r3, r3, #2
 8015b52:	3002      	addcc	r0, #2
 8015b54:	2b00      	cmp	r3, #0
 8015b56:	db05      	blt.n	8015b64 <__hi0bits+0x3c>
 8015b58:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015b5c:	f100 0001 	add.w	r0, r0, #1
 8015b60:	bf08      	it	eq
 8015b62:	2020      	moveq	r0, #32
 8015b64:	4770      	bx	lr

08015b66 <__lo0bits>:
 8015b66:	6803      	ldr	r3, [r0, #0]
 8015b68:	4602      	mov	r2, r0
 8015b6a:	f013 0007 	ands.w	r0, r3, #7
 8015b6e:	d00b      	beq.n	8015b88 <__lo0bits+0x22>
 8015b70:	07d9      	lsls	r1, r3, #31
 8015b72:	d421      	bmi.n	8015bb8 <__lo0bits+0x52>
 8015b74:	0798      	lsls	r0, r3, #30
 8015b76:	bf49      	itett	mi
 8015b78:	085b      	lsrmi	r3, r3, #1
 8015b7a:	089b      	lsrpl	r3, r3, #2
 8015b7c:	2001      	movmi	r0, #1
 8015b7e:	6013      	strmi	r3, [r2, #0]
 8015b80:	bf5c      	itt	pl
 8015b82:	6013      	strpl	r3, [r2, #0]
 8015b84:	2002      	movpl	r0, #2
 8015b86:	4770      	bx	lr
 8015b88:	b299      	uxth	r1, r3
 8015b8a:	b909      	cbnz	r1, 8015b90 <__lo0bits+0x2a>
 8015b8c:	0c1b      	lsrs	r3, r3, #16
 8015b8e:	2010      	movs	r0, #16
 8015b90:	b2d9      	uxtb	r1, r3
 8015b92:	b909      	cbnz	r1, 8015b98 <__lo0bits+0x32>
 8015b94:	3008      	adds	r0, #8
 8015b96:	0a1b      	lsrs	r3, r3, #8
 8015b98:	0719      	lsls	r1, r3, #28
 8015b9a:	bf04      	itt	eq
 8015b9c:	091b      	lsreq	r3, r3, #4
 8015b9e:	3004      	addeq	r0, #4
 8015ba0:	0799      	lsls	r1, r3, #30
 8015ba2:	bf04      	itt	eq
 8015ba4:	089b      	lsreq	r3, r3, #2
 8015ba6:	3002      	addeq	r0, #2
 8015ba8:	07d9      	lsls	r1, r3, #31
 8015baa:	d403      	bmi.n	8015bb4 <__lo0bits+0x4e>
 8015bac:	085b      	lsrs	r3, r3, #1
 8015bae:	f100 0001 	add.w	r0, r0, #1
 8015bb2:	d003      	beq.n	8015bbc <__lo0bits+0x56>
 8015bb4:	6013      	str	r3, [r2, #0]
 8015bb6:	4770      	bx	lr
 8015bb8:	2000      	movs	r0, #0
 8015bba:	4770      	bx	lr
 8015bbc:	2020      	movs	r0, #32
 8015bbe:	4770      	bx	lr

08015bc0 <__i2b>:
 8015bc0:	b510      	push	{r4, lr}
 8015bc2:	460c      	mov	r4, r1
 8015bc4:	2101      	movs	r1, #1
 8015bc6:	f7ff febd 	bl	8015944 <_Balloc>
 8015bca:	4602      	mov	r2, r0
 8015bcc:	b928      	cbnz	r0, 8015bda <__i2b+0x1a>
 8015bce:	4b05      	ldr	r3, [pc, #20]	@ (8015be4 <__i2b+0x24>)
 8015bd0:	4805      	ldr	r0, [pc, #20]	@ (8015be8 <__i2b+0x28>)
 8015bd2:	f240 1145 	movw	r1, #325	@ 0x145
 8015bd6:	f7fd fe69 	bl	80138ac <__assert_func>
 8015bda:	2301      	movs	r3, #1
 8015bdc:	6144      	str	r4, [r0, #20]
 8015bde:	6103      	str	r3, [r0, #16]
 8015be0:	bd10      	pop	{r4, pc}
 8015be2:	bf00      	nop
 8015be4:	08019281 	.word	0x08019281
 8015be8:	08019292 	.word	0x08019292

08015bec <__multiply>:
 8015bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bf0:	4614      	mov	r4, r2
 8015bf2:	690a      	ldr	r2, [r1, #16]
 8015bf4:	6923      	ldr	r3, [r4, #16]
 8015bf6:	429a      	cmp	r2, r3
 8015bf8:	bfa8      	it	ge
 8015bfa:	4623      	movge	r3, r4
 8015bfc:	460f      	mov	r7, r1
 8015bfe:	bfa4      	itt	ge
 8015c00:	460c      	movge	r4, r1
 8015c02:	461f      	movge	r7, r3
 8015c04:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8015c08:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8015c0c:	68a3      	ldr	r3, [r4, #8]
 8015c0e:	6861      	ldr	r1, [r4, #4]
 8015c10:	eb0a 0609 	add.w	r6, sl, r9
 8015c14:	42b3      	cmp	r3, r6
 8015c16:	b085      	sub	sp, #20
 8015c18:	bfb8      	it	lt
 8015c1a:	3101      	addlt	r1, #1
 8015c1c:	f7ff fe92 	bl	8015944 <_Balloc>
 8015c20:	b930      	cbnz	r0, 8015c30 <__multiply+0x44>
 8015c22:	4602      	mov	r2, r0
 8015c24:	4b44      	ldr	r3, [pc, #272]	@ (8015d38 <__multiply+0x14c>)
 8015c26:	4845      	ldr	r0, [pc, #276]	@ (8015d3c <__multiply+0x150>)
 8015c28:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015c2c:	f7fd fe3e 	bl	80138ac <__assert_func>
 8015c30:	f100 0514 	add.w	r5, r0, #20
 8015c34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015c38:	462b      	mov	r3, r5
 8015c3a:	2200      	movs	r2, #0
 8015c3c:	4543      	cmp	r3, r8
 8015c3e:	d321      	bcc.n	8015c84 <__multiply+0x98>
 8015c40:	f107 0114 	add.w	r1, r7, #20
 8015c44:	f104 0214 	add.w	r2, r4, #20
 8015c48:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8015c4c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8015c50:	9302      	str	r3, [sp, #8]
 8015c52:	1b13      	subs	r3, r2, r4
 8015c54:	3b15      	subs	r3, #21
 8015c56:	f023 0303 	bic.w	r3, r3, #3
 8015c5a:	3304      	adds	r3, #4
 8015c5c:	f104 0715 	add.w	r7, r4, #21
 8015c60:	42ba      	cmp	r2, r7
 8015c62:	bf38      	it	cc
 8015c64:	2304      	movcc	r3, #4
 8015c66:	9301      	str	r3, [sp, #4]
 8015c68:	9b02      	ldr	r3, [sp, #8]
 8015c6a:	9103      	str	r1, [sp, #12]
 8015c6c:	428b      	cmp	r3, r1
 8015c6e:	d80c      	bhi.n	8015c8a <__multiply+0x9e>
 8015c70:	2e00      	cmp	r6, #0
 8015c72:	dd03      	ble.n	8015c7c <__multiply+0x90>
 8015c74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015c78:	2b00      	cmp	r3, #0
 8015c7a:	d05b      	beq.n	8015d34 <__multiply+0x148>
 8015c7c:	6106      	str	r6, [r0, #16]
 8015c7e:	b005      	add	sp, #20
 8015c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c84:	f843 2b04 	str.w	r2, [r3], #4
 8015c88:	e7d8      	b.n	8015c3c <__multiply+0x50>
 8015c8a:	f8b1 a000 	ldrh.w	sl, [r1]
 8015c8e:	f1ba 0f00 	cmp.w	sl, #0
 8015c92:	d024      	beq.n	8015cde <__multiply+0xf2>
 8015c94:	f104 0e14 	add.w	lr, r4, #20
 8015c98:	46a9      	mov	r9, r5
 8015c9a:	f04f 0c00 	mov.w	ip, #0
 8015c9e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015ca2:	f8d9 3000 	ldr.w	r3, [r9]
 8015ca6:	fa1f fb87 	uxth.w	fp, r7
 8015caa:	b29b      	uxth	r3, r3
 8015cac:	fb0a 330b 	mla	r3, sl, fp, r3
 8015cb0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8015cb4:	f8d9 7000 	ldr.w	r7, [r9]
 8015cb8:	4463      	add	r3, ip
 8015cba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015cbe:	fb0a c70b 	mla	r7, sl, fp, ip
 8015cc2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8015cc6:	b29b      	uxth	r3, r3
 8015cc8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015ccc:	4572      	cmp	r2, lr
 8015cce:	f849 3b04 	str.w	r3, [r9], #4
 8015cd2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015cd6:	d8e2      	bhi.n	8015c9e <__multiply+0xb2>
 8015cd8:	9b01      	ldr	r3, [sp, #4]
 8015cda:	f845 c003 	str.w	ip, [r5, r3]
 8015cde:	9b03      	ldr	r3, [sp, #12]
 8015ce0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015ce4:	3104      	adds	r1, #4
 8015ce6:	f1b9 0f00 	cmp.w	r9, #0
 8015cea:	d021      	beq.n	8015d30 <__multiply+0x144>
 8015cec:	682b      	ldr	r3, [r5, #0]
 8015cee:	f104 0c14 	add.w	ip, r4, #20
 8015cf2:	46ae      	mov	lr, r5
 8015cf4:	f04f 0a00 	mov.w	sl, #0
 8015cf8:	f8bc b000 	ldrh.w	fp, [ip]
 8015cfc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8015d00:	fb09 770b 	mla	r7, r9, fp, r7
 8015d04:	4457      	add	r7, sl
 8015d06:	b29b      	uxth	r3, r3
 8015d08:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015d0c:	f84e 3b04 	str.w	r3, [lr], #4
 8015d10:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015d14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015d18:	f8be 3000 	ldrh.w	r3, [lr]
 8015d1c:	fb09 330a 	mla	r3, r9, sl, r3
 8015d20:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8015d24:	4562      	cmp	r2, ip
 8015d26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015d2a:	d8e5      	bhi.n	8015cf8 <__multiply+0x10c>
 8015d2c:	9f01      	ldr	r7, [sp, #4]
 8015d2e:	51eb      	str	r3, [r5, r7]
 8015d30:	3504      	adds	r5, #4
 8015d32:	e799      	b.n	8015c68 <__multiply+0x7c>
 8015d34:	3e01      	subs	r6, #1
 8015d36:	e79b      	b.n	8015c70 <__multiply+0x84>
 8015d38:	08019281 	.word	0x08019281
 8015d3c:	08019292 	.word	0x08019292

08015d40 <__pow5mult>:
 8015d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015d44:	4615      	mov	r5, r2
 8015d46:	f012 0203 	ands.w	r2, r2, #3
 8015d4a:	4607      	mov	r7, r0
 8015d4c:	460e      	mov	r6, r1
 8015d4e:	d007      	beq.n	8015d60 <__pow5mult+0x20>
 8015d50:	4c25      	ldr	r4, [pc, #148]	@ (8015de8 <__pow5mult+0xa8>)
 8015d52:	3a01      	subs	r2, #1
 8015d54:	2300      	movs	r3, #0
 8015d56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015d5a:	f7ff fe55 	bl	8015a08 <__multadd>
 8015d5e:	4606      	mov	r6, r0
 8015d60:	10ad      	asrs	r5, r5, #2
 8015d62:	d03d      	beq.n	8015de0 <__pow5mult+0xa0>
 8015d64:	69fc      	ldr	r4, [r7, #28]
 8015d66:	b97c      	cbnz	r4, 8015d88 <__pow5mult+0x48>
 8015d68:	2010      	movs	r0, #16
 8015d6a:	f7fd fdcf 	bl	801390c <malloc>
 8015d6e:	4602      	mov	r2, r0
 8015d70:	61f8      	str	r0, [r7, #28]
 8015d72:	b928      	cbnz	r0, 8015d80 <__pow5mult+0x40>
 8015d74:	4b1d      	ldr	r3, [pc, #116]	@ (8015dec <__pow5mult+0xac>)
 8015d76:	481e      	ldr	r0, [pc, #120]	@ (8015df0 <__pow5mult+0xb0>)
 8015d78:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015d7c:	f7fd fd96 	bl	80138ac <__assert_func>
 8015d80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015d84:	6004      	str	r4, [r0, #0]
 8015d86:	60c4      	str	r4, [r0, #12]
 8015d88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015d8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015d90:	b94c      	cbnz	r4, 8015da6 <__pow5mult+0x66>
 8015d92:	f240 2171 	movw	r1, #625	@ 0x271
 8015d96:	4638      	mov	r0, r7
 8015d98:	f7ff ff12 	bl	8015bc0 <__i2b>
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015da2:	4604      	mov	r4, r0
 8015da4:	6003      	str	r3, [r0, #0]
 8015da6:	f04f 0900 	mov.w	r9, #0
 8015daa:	07eb      	lsls	r3, r5, #31
 8015dac:	d50a      	bpl.n	8015dc4 <__pow5mult+0x84>
 8015dae:	4631      	mov	r1, r6
 8015db0:	4622      	mov	r2, r4
 8015db2:	4638      	mov	r0, r7
 8015db4:	f7ff ff1a 	bl	8015bec <__multiply>
 8015db8:	4631      	mov	r1, r6
 8015dba:	4680      	mov	r8, r0
 8015dbc:	4638      	mov	r0, r7
 8015dbe:	f7ff fe01 	bl	80159c4 <_Bfree>
 8015dc2:	4646      	mov	r6, r8
 8015dc4:	106d      	asrs	r5, r5, #1
 8015dc6:	d00b      	beq.n	8015de0 <__pow5mult+0xa0>
 8015dc8:	6820      	ldr	r0, [r4, #0]
 8015dca:	b938      	cbnz	r0, 8015ddc <__pow5mult+0x9c>
 8015dcc:	4622      	mov	r2, r4
 8015dce:	4621      	mov	r1, r4
 8015dd0:	4638      	mov	r0, r7
 8015dd2:	f7ff ff0b 	bl	8015bec <__multiply>
 8015dd6:	6020      	str	r0, [r4, #0]
 8015dd8:	f8c0 9000 	str.w	r9, [r0]
 8015ddc:	4604      	mov	r4, r0
 8015dde:	e7e4      	b.n	8015daa <__pow5mult+0x6a>
 8015de0:	4630      	mov	r0, r6
 8015de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015de6:	bf00      	nop
 8015de8:	080192ec 	.word	0x080192ec
 8015dec:	08019212 	.word	0x08019212
 8015df0:	08019292 	.word	0x08019292

08015df4 <__lshift>:
 8015df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015df8:	460c      	mov	r4, r1
 8015dfa:	6849      	ldr	r1, [r1, #4]
 8015dfc:	6923      	ldr	r3, [r4, #16]
 8015dfe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015e02:	68a3      	ldr	r3, [r4, #8]
 8015e04:	4607      	mov	r7, r0
 8015e06:	4691      	mov	r9, r2
 8015e08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015e0c:	f108 0601 	add.w	r6, r8, #1
 8015e10:	42b3      	cmp	r3, r6
 8015e12:	db0b      	blt.n	8015e2c <__lshift+0x38>
 8015e14:	4638      	mov	r0, r7
 8015e16:	f7ff fd95 	bl	8015944 <_Balloc>
 8015e1a:	4605      	mov	r5, r0
 8015e1c:	b948      	cbnz	r0, 8015e32 <__lshift+0x3e>
 8015e1e:	4602      	mov	r2, r0
 8015e20:	4b28      	ldr	r3, [pc, #160]	@ (8015ec4 <__lshift+0xd0>)
 8015e22:	4829      	ldr	r0, [pc, #164]	@ (8015ec8 <__lshift+0xd4>)
 8015e24:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015e28:	f7fd fd40 	bl	80138ac <__assert_func>
 8015e2c:	3101      	adds	r1, #1
 8015e2e:	005b      	lsls	r3, r3, #1
 8015e30:	e7ee      	b.n	8015e10 <__lshift+0x1c>
 8015e32:	2300      	movs	r3, #0
 8015e34:	f100 0114 	add.w	r1, r0, #20
 8015e38:	f100 0210 	add.w	r2, r0, #16
 8015e3c:	4618      	mov	r0, r3
 8015e3e:	4553      	cmp	r3, sl
 8015e40:	db33      	blt.n	8015eaa <__lshift+0xb6>
 8015e42:	6920      	ldr	r0, [r4, #16]
 8015e44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015e48:	f104 0314 	add.w	r3, r4, #20
 8015e4c:	f019 091f 	ands.w	r9, r9, #31
 8015e50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015e54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015e58:	d02b      	beq.n	8015eb2 <__lshift+0xbe>
 8015e5a:	f1c9 0e20 	rsb	lr, r9, #32
 8015e5e:	468a      	mov	sl, r1
 8015e60:	2200      	movs	r2, #0
 8015e62:	6818      	ldr	r0, [r3, #0]
 8015e64:	fa00 f009 	lsl.w	r0, r0, r9
 8015e68:	4310      	orrs	r0, r2
 8015e6a:	f84a 0b04 	str.w	r0, [sl], #4
 8015e6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e72:	459c      	cmp	ip, r3
 8015e74:	fa22 f20e 	lsr.w	r2, r2, lr
 8015e78:	d8f3      	bhi.n	8015e62 <__lshift+0x6e>
 8015e7a:	ebac 0304 	sub.w	r3, ip, r4
 8015e7e:	3b15      	subs	r3, #21
 8015e80:	f023 0303 	bic.w	r3, r3, #3
 8015e84:	3304      	adds	r3, #4
 8015e86:	f104 0015 	add.w	r0, r4, #21
 8015e8a:	4584      	cmp	ip, r0
 8015e8c:	bf38      	it	cc
 8015e8e:	2304      	movcc	r3, #4
 8015e90:	50ca      	str	r2, [r1, r3]
 8015e92:	b10a      	cbz	r2, 8015e98 <__lshift+0xa4>
 8015e94:	f108 0602 	add.w	r6, r8, #2
 8015e98:	3e01      	subs	r6, #1
 8015e9a:	4638      	mov	r0, r7
 8015e9c:	612e      	str	r6, [r5, #16]
 8015e9e:	4621      	mov	r1, r4
 8015ea0:	f7ff fd90 	bl	80159c4 <_Bfree>
 8015ea4:	4628      	mov	r0, r5
 8015ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015eaa:	f842 0f04 	str.w	r0, [r2, #4]!
 8015eae:	3301      	adds	r3, #1
 8015eb0:	e7c5      	b.n	8015e3e <__lshift+0x4a>
 8015eb2:	3904      	subs	r1, #4
 8015eb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8015eb8:	f841 2f04 	str.w	r2, [r1, #4]!
 8015ebc:	459c      	cmp	ip, r3
 8015ebe:	d8f9      	bhi.n	8015eb4 <__lshift+0xc0>
 8015ec0:	e7ea      	b.n	8015e98 <__lshift+0xa4>
 8015ec2:	bf00      	nop
 8015ec4:	08019281 	.word	0x08019281
 8015ec8:	08019292 	.word	0x08019292

08015ecc <__mcmp>:
 8015ecc:	690a      	ldr	r2, [r1, #16]
 8015ece:	4603      	mov	r3, r0
 8015ed0:	6900      	ldr	r0, [r0, #16]
 8015ed2:	1a80      	subs	r0, r0, r2
 8015ed4:	b530      	push	{r4, r5, lr}
 8015ed6:	d10e      	bne.n	8015ef6 <__mcmp+0x2a>
 8015ed8:	3314      	adds	r3, #20
 8015eda:	3114      	adds	r1, #20
 8015edc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015ee0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015ee4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015ee8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015eec:	4295      	cmp	r5, r2
 8015eee:	d003      	beq.n	8015ef8 <__mcmp+0x2c>
 8015ef0:	d205      	bcs.n	8015efe <__mcmp+0x32>
 8015ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8015ef6:	bd30      	pop	{r4, r5, pc}
 8015ef8:	42a3      	cmp	r3, r4
 8015efa:	d3f3      	bcc.n	8015ee4 <__mcmp+0x18>
 8015efc:	e7fb      	b.n	8015ef6 <__mcmp+0x2a>
 8015efe:	2001      	movs	r0, #1
 8015f00:	e7f9      	b.n	8015ef6 <__mcmp+0x2a>
	...

08015f04 <__mdiff>:
 8015f04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f08:	4689      	mov	r9, r1
 8015f0a:	4606      	mov	r6, r0
 8015f0c:	4611      	mov	r1, r2
 8015f0e:	4648      	mov	r0, r9
 8015f10:	4614      	mov	r4, r2
 8015f12:	f7ff ffdb 	bl	8015ecc <__mcmp>
 8015f16:	1e05      	subs	r5, r0, #0
 8015f18:	d112      	bne.n	8015f40 <__mdiff+0x3c>
 8015f1a:	4629      	mov	r1, r5
 8015f1c:	4630      	mov	r0, r6
 8015f1e:	f7ff fd11 	bl	8015944 <_Balloc>
 8015f22:	4602      	mov	r2, r0
 8015f24:	b928      	cbnz	r0, 8015f32 <__mdiff+0x2e>
 8015f26:	4b3f      	ldr	r3, [pc, #252]	@ (8016024 <__mdiff+0x120>)
 8015f28:	f240 2137 	movw	r1, #567	@ 0x237
 8015f2c:	483e      	ldr	r0, [pc, #248]	@ (8016028 <__mdiff+0x124>)
 8015f2e:	f7fd fcbd 	bl	80138ac <__assert_func>
 8015f32:	2301      	movs	r3, #1
 8015f34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015f38:	4610      	mov	r0, r2
 8015f3a:	b003      	add	sp, #12
 8015f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f40:	bfbc      	itt	lt
 8015f42:	464b      	movlt	r3, r9
 8015f44:	46a1      	movlt	r9, r4
 8015f46:	4630      	mov	r0, r6
 8015f48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015f4c:	bfba      	itte	lt
 8015f4e:	461c      	movlt	r4, r3
 8015f50:	2501      	movlt	r5, #1
 8015f52:	2500      	movge	r5, #0
 8015f54:	f7ff fcf6 	bl	8015944 <_Balloc>
 8015f58:	4602      	mov	r2, r0
 8015f5a:	b918      	cbnz	r0, 8015f64 <__mdiff+0x60>
 8015f5c:	4b31      	ldr	r3, [pc, #196]	@ (8016024 <__mdiff+0x120>)
 8015f5e:	f240 2145 	movw	r1, #581	@ 0x245
 8015f62:	e7e3      	b.n	8015f2c <__mdiff+0x28>
 8015f64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015f68:	6926      	ldr	r6, [r4, #16]
 8015f6a:	60c5      	str	r5, [r0, #12]
 8015f6c:	f109 0310 	add.w	r3, r9, #16
 8015f70:	f109 0514 	add.w	r5, r9, #20
 8015f74:	f104 0e14 	add.w	lr, r4, #20
 8015f78:	f100 0b14 	add.w	fp, r0, #20
 8015f7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015f80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015f84:	9301      	str	r3, [sp, #4]
 8015f86:	46d9      	mov	r9, fp
 8015f88:	f04f 0c00 	mov.w	ip, #0
 8015f8c:	9b01      	ldr	r3, [sp, #4]
 8015f8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015f92:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015f96:	9301      	str	r3, [sp, #4]
 8015f98:	fa1f f38a 	uxth.w	r3, sl
 8015f9c:	4619      	mov	r1, r3
 8015f9e:	b283      	uxth	r3, r0
 8015fa0:	1acb      	subs	r3, r1, r3
 8015fa2:	0c00      	lsrs	r0, r0, #16
 8015fa4:	4463      	add	r3, ip
 8015fa6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015faa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015fae:	b29b      	uxth	r3, r3
 8015fb0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015fb4:	4576      	cmp	r6, lr
 8015fb6:	f849 3b04 	str.w	r3, [r9], #4
 8015fba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015fbe:	d8e5      	bhi.n	8015f8c <__mdiff+0x88>
 8015fc0:	1b33      	subs	r3, r6, r4
 8015fc2:	3b15      	subs	r3, #21
 8015fc4:	f023 0303 	bic.w	r3, r3, #3
 8015fc8:	3415      	adds	r4, #21
 8015fca:	3304      	adds	r3, #4
 8015fcc:	42a6      	cmp	r6, r4
 8015fce:	bf38      	it	cc
 8015fd0:	2304      	movcc	r3, #4
 8015fd2:	441d      	add	r5, r3
 8015fd4:	445b      	add	r3, fp
 8015fd6:	461e      	mov	r6, r3
 8015fd8:	462c      	mov	r4, r5
 8015fda:	4544      	cmp	r4, r8
 8015fdc:	d30e      	bcc.n	8015ffc <__mdiff+0xf8>
 8015fde:	f108 0103 	add.w	r1, r8, #3
 8015fe2:	1b49      	subs	r1, r1, r5
 8015fe4:	f021 0103 	bic.w	r1, r1, #3
 8015fe8:	3d03      	subs	r5, #3
 8015fea:	45a8      	cmp	r8, r5
 8015fec:	bf38      	it	cc
 8015fee:	2100      	movcc	r1, #0
 8015ff0:	440b      	add	r3, r1
 8015ff2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015ff6:	b191      	cbz	r1, 801601e <__mdiff+0x11a>
 8015ff8:	6117      	str	r7, [r2, #16]
 8015ffa:	e79d      	b.n	8015f38 <__mdiff+0x34>
 8015ffc:	f854 1b04 	ldr.w	r1, [r4], #4
 8016000:	46e6      	mov	lr, ip
 8016002:	0c08      	lsrs	r0, r1, #16
 8016004:	fa1c fc81 	uxtah	ip, ip, r1
 8016008:	4471      	add	r1, lr
 801600a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801600e:	b289      	uxth	r1, r1
 8016010:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016014:	f846 1b04 	str.w	r1, [r6], #4
 8016018:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801601c:	e7dd      	b.n	8015fda <__mdiff+0xd6>
 801601e:	3f01      	subs	r7, #1
 8016020:	e7e7      	b.n	8015ff2 <__mdiff+0xee>
 8016022:	bf00      	nop
 8016024:	08019281 	.word	0x08019281
 8016028:	08019292 	.word	0x08019292

0801602c <__ulp>:
 801602c:	b082      	sub	sp, #8
 801602e:	ed8d 0b00 	vstr	d0, [sp]
 8016032:	9a01      	ldr	r2, [sp, #4]
 8016034:	4b0f      	ldr	r3, [pc, #60]	@ (8016074 <__ulp+0x48>)
 8016036:	4013      	ands	r3, r2
 8016038:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801603c:	2b00      	cmp	r3, #0
 801603e:	dc08      	bgt.n	8016052 <__ulp+0x26>
 8016040:	425b      	negs	r3, r3
 8016042:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8016046:	ea4f 5223 	mov.w	r2, r3, asr #20
 801604a:	da04      	bge.n	8016056 <__ulp+0x2a>
 801604c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016050:	4113      	asrs	r3, r2
 8016052:	2200      	movs	r2, #0
 8016054:	e008      	b.n	8016068 <__ulp+0x3c>
 8016056:	f1a2 0314 	sub.w	r3, r2, #20
 801605a:	2b1e      	cmp	r3, #30
 801605c:	bfda      	itte	le
 801605e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8016062:	40da      	lsrle	r2, r3
 8016064:	2201      	movgt	r2, #1
 8016066:	2300      	movs	r3, #0
 8016068:	4619      	mov	r1, r3
 801606a:	4610      	mov	r0, r2
 801606c:	ec41 0b10 	vmov	d0, r0, r1
 8016070:	b002      	add	sp, #8
 8016072:	4770      	bx	lr
 8016074:	7ff00000 	.word	0x7ff00000

08016078 <__b2d>:
 8016078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801607c:	6906      	ldr	r6, [r0, #16]
 801607e:	f100 0814 	add.w	r8, r0, #20
 8016082:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8016086:	1f37      	subs	r7, r6, #4
 8016088:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801608c:	4610      	mov	r0, r2
 801608e:	f7ff fd4b 	bl	8015b28 <__hi0bits>
 8016092:	f1c0 0320 	rsb	r3, r0, #32
 8016096:	280a      	cmp	r0, #10
 8016098:	600b      	str	r3, [r1, #0]
 801609a:	491b      	ldr	r1, [pc, #108]	@ (8016108 <__b2d+0x90>)
 801609c:	dc15      	bgt.n	80160ca <__b2d+0x52>
 801609e:	f1c0 0c0b 	rsb	ip, r0, #11
 80160a2:	fa22 f30c 	lsr.w	r3, r2, ip
 80160a6:	45b8      	cmp	r8, r7
 80160a8:	ea43 0501 	orr.w	r5, r3, r1
 80160ac:	bf34      	ite	cc
 80160ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80160b2:	2300      	movcs	r3, #0
 80160b4:	3015      	adds	r0, #21
 80160b6:	fa02 f000 	lsl.w	r0, r2, r0
 80160ba:	fa23 f30c 	lsr.w	r3, r3, ip
 80160be:	4303      	orrs	r3, r0
 80160c0:	461c      	mov	r4, r3
 80160c2:	ec45 4b10 	vmov	d0, r4, r5
 80160c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160ca:	45b8      	cmp	r8, r7
 80160cc:	bf3a      	itte	cc
 80160ce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80160d2:	f1a6 0708 	subcc.w	r7, r6, #8
 80160d6:	2300      	movcs	r3, #0
 80160d8:	380b      	subs	r0, #11
 80160da:	d012      	beq.n	8016102 <__b2d+0x8a>
 80160dc:	f1c0 0120 	rsb	r1, r0, #32
 80160e0:	fa23 f401 	lsr.w	r4, r3, r1
 80160e4:	4082      	lsls	r2, r0
 80160e6:	4322      	orrs	r2, r4
 80160e8:	4547      	cmp	r7, r8
 80160ea:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80160ee:	bf8c      	ite	hi
 80160f0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80160f4:	2200      	movls	r2, #0
 80160f6:	4083      	lsls	r3, r0
 80160f8:	40ca      	lsrs	r2, r1
 80160fa:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80160fe:	4313      	orrs	r3, r2
 8016100:	e7de      	b.n	80160c0 <__b2d+0x48>
 8016102:	ea42 0501 	orr.w	r5, r2, r1
 8016106:	e7db      	b.n	80160c0 <__b2d+0x48>
 8016108:	3ff00000 	.word	0x3ff00000

0801610c <__d2b>:
 801610c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016110:	460f      	mov	r7, r1
 8016112:	2101      	movs	r1, #1
 8016114:	ec59 8b10 	vmov	r8, r9, d0
 8016118:	4616      	mov	r6, r2
 801611a:	f7ff fc13 	bl	8015944 <_Balloc>
 801611e:	4604      	mov	r4, r0
 8016120:	b930      	cbnz	r0, 8016130 <__d2b+0x24>
 8016122:	4602      	mov	r2, r0
 8016124:	4b23      	ldr	r3, [pc, #140]	@ (80161b4 <__d2b+0xa8>)
 8016126:	4824      	ldr	r0, [pc, #144]	@ (80161b8 <__d2b+0xac>)
 8016128:	f240 310f 	movw	r1, #783	@ 0x30f
 801612c:	f7fd fbbe 	bl	80138ac <__assert_func>
 8016130:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016134:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016138:	b10d      	cbz	r5, 801613e <__d2b+0x32>
 801613a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801613e:	9301      	str	r3, [sp, #4]
 8016140:	f1b8 0300 	subs.w	r3, r8, #0
 8016144:	d023      	beq.n	801618e <__d2b+0x82>
 8016146:	4668      	mov	r0, sp
 8016148:	9300      	str	r3, [sp, #0]
 801614a:	f7ff fd0c 	bl	8015b66 <__lo0bits>
 801614e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016152:	b1d0      	cbz	r0, 801618a <__d2b+0x7e>
 8016154:	f1c0 0320 	rsb	r3, r0, #32
 8016158:	fa02 f303 	lsl.w	r3, r2, r3
 801615c:	430b      	orrs	r3, r1
 801615e:	40c2      	lsrs	r2, r0
 8016160:	6163      	str	r3, [r4, #20]
 8016162:	9201      	str	r2, [sp, #4]
 8016164:	9b01      	ldr	r3, [sp, #4]
 8016166:	61a3      	str	r3, [r4, #24]
 8016168:	2b00      	cmp	r3, #0
 801616a:	bf0c      	ite	eq
 801616c:	2201      	moveq	r2, #1
 801616e:	2202      	movne	r2, #2
 8016170:	6122      	str	r2, [r4, #16]
 8016172:	b1a5      	cbz	r5, 801619e <__d2b+0x92>
 8016174:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016178:	4405      	add	r5, r0
 801617a:	603d      	str	r5, [r7, #0]
 801617c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016180:	6030      	str	r0, [r6, #0]
 8016182:	4620      	mov	r0, r4
 8016184:	b003      	add	sp, #12
 8016186:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801618a:	6161      	str	r1, [r4, #20]
 801618c:	e7ea      	b.n	8016164 <__d2b+0x58>
 801618e:	a801      	add	r0, sp, #4
 8016190:	f7ff fce9 	bl	8015b66 <__lo0bits>
 8016194:	9b01      	ldr	r3, [sp, #4]
 8016196:	6163      	str	r3, [r4, #20]
 8016198:	3020      	adds	r0, #32
 801619a:	2201      	movs	r2, #1
 801619c:	e7e8      	b.n	8016170 <__d2b+0x64>
 801619e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80161a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80161a6:	6038      	str	r0, [r7, #0]
 80161a8:	6918      	ldr	r0, [r3, #16]
 80161aa:	f7ff fcbd 	bl	8015b28 <__hi0bits>
 80161ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80161b2:	e7e5      	b.n	8016180 <__d2b+0x74>
 80161b4:	08019281 	.word	0x08019281
 80161b8:	08019292 	.word	0x08019292

080161bc <__ratio>:
 80161bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161c0:	b085      	sub	sp, #20
 80161c2:	e9cd 1000 	strd	r1, r0, [sp]
 80161c6:	a902      	add	r1, sp, #8
 80161c8:	f7ff ff56 	bl	8016078 <__b2d>
 80161cc:	9800      	ldr	r0, [sp, #0]
 80161ce:	a903      	add	r1, sp, #12
 80161d0:	ec55 4b10 	vmov	r4, r5, d0
 80161d4:	f7ff ff50 	bl	8016078 <__b2d>
 80161d8:	9b01      	ldr	r3, [sp, #4]
 80161da:	6919      	ldr	r1, [r3, #16]
 80161dc:	9b00      	ldr	r3, [sp, #0]
 80161de:	691b      	ldr	r3, [r3, #16]
 80161e0:	1ac9      	subs	r1, r1, r3
 80161e2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80161e6:	1a9b      	subs	r3, r3, r2
 80161e8:	ec5b ab10 	vmov	sl, fp, d0
 80161ec:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	bfce      	itee	gt
 80161f4:	462a      	movgt	r2, r5
 80161f6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80161fa:	465a      	movle	r2, fp
 80161fc:	462f      	mov	r7, r5
 80161fe:	46d9      	mov	r9, fp
 8016200:	bfcc      	ite	gt
 8016202:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016206:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801620a:	464b      	mov	r3, r9
 801620c:	4652      	mov	r2, sl
 801620e:	4620      	mov	r0, r4
 8016210:	4639      	mov	r1, r7
 8016212:	f7ea fb43 	bl	800089c <__aeabi_ddiv>
 8016216:	ec41 0b10 	vmov	d0, r0, r1
 801621a:	b005      	add	sp, #20
 801621c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016220 <__copybits>:
 8016220:	3901      	subs	r1, #1
 8016222:	b570      	push	{r4, r5, r6, lr}
 8016224:	1149      	asrs	r1, r1, #5
 8016226:	6914      	ldr	r4, [r2, #16]
 8016228:	3101      	adds	r1, #1
 801622a:	f102 0314 	add.w	r3, r2, #20
 801622e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016232:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016236:	1f05      	subs	r5, r0, #4
 8016238:	42a3      	cmp	r3, r4
 801623a:	d30c      	bcc.n	8016256 <__copybits+0x36>
 801623c:	1aa3      	subs	r3, r4, r2
 801623e:	3b11      	subs	r3, #17
 8016240:	f023 0303 	bic.w	r3, r3, #3
 8016244:	3211      	adds	r2, #17
 8016246:	42a2      	cmp	r2, r4
 8016248:	bf88      	it	hi
 801624a:	2300      	movhi	r3, #0
 801624c:	4418      	add	r0, r3
 801624e:	2300      	movs	r3, #0
 8016250:	4288      	cmp	r0, r1
 8016252:	d305      	bcc.n	8016260 <__copybits+0x40>
 8016254:	bd70      	pop	{r4, r5, r6, pc}
 8016256:	f853 6b04 	ldr.w	r6, [r3], #4
 801625a:	f845 6f04 	str.w	r6, [r5, #4]!
 801625e:	e7eb      	b.n	8016238 <__copybits+0x18>
 8016260:	f840 3b04 	str.w	r3, [r0], #4
 8016264:	e7f4      	b.n	8016250 <__copybits+0x30>

08016266 <__any_on>:
 8016266:	f100 0214 	add.w	r2, r0, #20
 801626a:	6900      	ldr	r0, [r0, #16]
 801626c:	114b      	asrs	r3, r1, #5
 801626e:	4298      	cmp	r0, r3
 8016270:	b510      	push	{r4, lr}
 8016272:	db11      	blt.n	8016298 <__any_on+0x32>
 8016274:	dd0a      	ble.n	801628c <__any_on+0x26>
 8016276:	f011 011f 	ands.w	r1, r1, #31
 801627a:	d007      	beq.n	801628c <__any_on+0x26>
 801627c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016280:	fa24 f001 	lsr.w	r0, r4, r1
 8016284:	fa00 f101 	lsl.w	r1, r0, r1
 8016288:	428c      	cmp	r4, r1
 801628a:	d10b      	bne.n	80162a4 <__any_on+0x3e>
 801628c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016290:	4293      	cmp	r3, r2
 8016292:	d803      	bhi.n	801629c <__any_on+0x36>
 8016294:	2000      	movs	r0, #0
 8016296:	bd10      	pop	{r4, pc}
 8016298:	4603      	mov	r3, r0
 801629a:	e7f7      	b.n	801628c <__any_on+0x26>
 801629c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80162a0:	2900      	cmp	r1, #0
 80162a2:	d0f5      	beq.n	8016290 <__any_on+0x2a>
 80162a4:	2001      	movs	r0, #1
 80162a6:	e7f6      	b.n	8016296 <__any_on+0x30>

080162a8 <sulp>:
 80162a8:	b570      	push	{r4, r5, r6, lr}
 80162aa:	4604      	mov	r4, r0
 80162ac:	460d      	mov	r5, r1
 80162ae:	ec45 4b10 	vmov	d0, r4, r5
 80162b2:	4616      	mov	r6, r2
 80162b4:	f7ff feba 	bl	801602c <__ulp>
 80162b8:	ec51 0b10 	vmov	r0, r1, d0
 80162bc:	b17e      	cbz	r6, 80162de <sulp+0x36>
 80162be:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80162c2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80162c6:	2b00      	cmp	r3, #0
 80162c8:	dd09      	ble.n	80162de <sulp+0x36>
 80162ca:	051b      	lsls	r3, r3, #20
 80162cc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80162d0:	2400      	movs	r4, #0
 80162d2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80162d6:	4622      	mov	r2, r4
 80162d8:	462b      	mov	r3, r5
 80162da:	f7ea f9b5 	bl	8000648 <__aeabi_dmul>
 80162de:	ec41 0b10 	vmov	d0, r0, r1
 80162e2:	bd70      	pop	{r4, r5, r6, pc}
 80162e4:	0000      	movs	r0, r0
	...

080162e8 <_strtod_l>:
 80162e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162ec:	b09f      	sub	sp, #124	@ 0x7c
 80162ee:	460c      	mov	r4, r1
 80162f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80162f2:	2200      	movs	r2, #0
 80162f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80162f6:	9005      	str	r0, [sp, #20]
 80162f8:	f04f 0a00 	mov.w	sl, #0
 80162fc:	f04f 0b00 	mov.w	fp, #0
 8016300:	460a      	mov	r2, r1
 8016302:	9219      	str	r2, [sp, #100]	@ 0x64
 8016304:	7811      	ldrb	r1, [r2, #0]
 8016306:	292b      	cmp	r1, #43	@ 0x2b
 8016308:	d04a      	beq.n	80163a0 <_strtod_l+0xb8>
 801630a:	d838      	bhi.n	801637e <_strtod_l+0x96>
 801630c:	290d      	cmp	r1, #13
 801630e:	d832      	bhi.n	8016376 <_strtod_l+0x8e>
 8016310:	2908      	cmp	r1, #8
 8016312:	d832      	bhi.n	801637a <_strtod_l+0x92>
 8016314:	2900      	cmp	r1, #0
 8016316:	d03b      	beq.n	8016390 <_strtod_l+0xa8>
 8016318:	2200      	movs	r2, #0
 801631a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801631c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801631e:	782a      	ldrb	r2, [r5, #0]
 8016320:	2a30      	cmp	r2, #48	@ 0x30
 8016322:	f040 80b3 	bne.w	801648c <_strtod_l+0x1a4>
 8016326:	786a      	ldrb	r2, [r5, #1]
 8016328:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801632c:	2a58      	cmp	r2, #88	@ 0x58
 801632e:	d16e      	bne.n	801640e <_strtod_l+0x126>
 8016330:	9302      	str	r3, [sp, #8]
 8016332:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016334:	9301      	str	r3, [sp, #4]
 8016336:	ab1a      	add	r3, sp, #104	@ 0x68
 8016338:	9300      	str	r3, [sp, #0]
 801633a:	4a8e      	ldr	r2, [pc, #568]	@ (8016574 <_strtod_l+0x28c>)
 801633c:	9805      	ldr	r0, [sp, #20]
 801633e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8016340:	a919      	add	r1, sp, #100	@ 0x64
 8016342:	f001 faa9 	bl	8017898 <__gethex>
 8016346:	f010 060f 	ands.w	r6, r0, #15
 801634a:	4604      	mov	r4, r0
 801634c:	d005      	beq.n	801635a <_strtod_l+0x72>
 801634e:	2e06      	cmp	r6, #6
 8016350:	d128      	bne.n	80163a4 <_strtod_l+0xbc>
 8016352:	3501      	adds	r5, #1
 8016354:	2300      	movs	r3, #0
 8016356:	9519      	str	r5, [sp, #100]	@ 0x64
 8016358:	930b      	str	r3, [sp, #44]	@ 0x2c
 801635a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801635c:	2b00      	cmp	r3, #0
 801635e:	f040 858e 	bne.w	8016e7e <_strtod_l+0xb96>
 8016362:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016364:	b1cb      	cbz	r3, 801639a <_strtod_l+0xb2>
 8016366:	4652      	mov	r2, sl
 8016368:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801636c:	ec43 2b10 	vmov	d0, r2, r3
 8016370:	b01f      	add	sp, #124	@ 0x7c
 8016372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016376:	2920      	cmp	r1, #32
 8016378:	d1ce      	bne.n	8016318 <_strtod_l+0x30>
 801637a:	3201      	adds	r2, #1
 801637c:	e7c1      	b.n	8016302 <_strtod_l+0x1a>
 801637e:	292d      	cmp	r1, #45	@ 0x2d
 8016380:	d1ca      	bne.n	8016318 <_strtod_l+0x30>
 8016382:	2101      	movs	r1, #1
 8016384:	910b      	str	r1, [sp, #44]	@ 0x2c
 8016386:	1c51      	adds	r1, r2, #1
 8016388:	9119      	str	r1, [sp, #100]	@ 0x64
 801638a:	7852      	ldrb	r2, [r2, #1]
 801638c:	2a00      	cmp	r2, #0
 801638e:	d1c5      	bne.n	801631c <_strtod_l+0x34>
 8016390:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016392:	9419      	str	r4, [sp, #100]	@ 0x64
 8016394:	2b00      	cmp	r3, #0
 8016396:	f040 8570 	bne.w	8016e7a <_strtod_l+0xb92>
 801639a:	4652      	mov	r2, sl
 801639c:	465b      	mov	r3, fp
 801639e:	e7e5      	b.n	801636c <_strtod_l+0x84>
 80163a0:	2100      	movs	r1, #0
 80163a2:	e7ef      	b.n	8016384 <_strtod_l+0x9c>
 80163a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80163a6:	b13a      	cbz	r2, 80163b8 <_strtod_l+0xd0>
 80163a8:	2135      	movs	r1, #53	@ 0x35
 80163aa:	a81c      	add	r0, sp, #112	@ 0x70
 80163ac:	f7ff ff38 	bl	8016220 <__copybits>
 80163b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80163b2:	9805      	ldr	r0, [sp, #20]
 80163b4:	f7ff fb06 	bl	80159c4 <_Bfree>
 80163b8:	3e01      	subs	r6, #1
 80163ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80163bc:	2e04      	cmp	r6, #4
 80163be:	d806      	bhi.n	80163ce <_strtod_l+0xe6>
 80163c0:	e8df f006 	tbb	[pc, r6]
 80163c4:	201d0314 	.word	0x201d0314
 80163c8:	14          	.byte	0x14
 80163c9:	00          	.byte	0x00
 80163ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80163ce:	05e1      	lsls	r1, r4, #23
 80163d0:	bf48      	it	mi
 80163d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80163d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80163da:	0d1b      	lsrs	r3, r3, #20
 80163dc:	051b      	lsls	r3, r3, #20
 80163de:	2b00      	cmp	r3, #0
 80163e0:	d1bb      	bne.n	801635a <_strtod_l+0x72>
 80163e2:	f7fe fbd7 	bl	8014b94 <__errno>
 80163e6:	2322      	movs	r3, #34	@ 0x22
 80163e8:	6003      	str	r3, [r0, #0]
 80163ea:	e7b6      	b.n	801635a <_strtod_l+0x72>
 80163ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80163f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80163f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80163f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80163fc:	e7e7      	b.n	80163ce <_strtod_l+0xe6>
 80163fe:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 801657c <_strtod_l+0x294>
 8016402:	e7e4      	b.n	80163ce <_strtod_l+0xe6>
 8016404:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016408:	f04f 3aff 	mov.w	sl, #4294967295
 801640c:	e7df      	b.n	80163ce <_strtod_l+0xe6>
 801640e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016410:	1c5a      	adds	r2, r3, #1
 8016412:	9219      	str	r2, [sp, #100]	@ 0x64
 8016414:	785b      	ldrb	r3, [r3, #1]
 8016416:	2b30      	cmp	r3, #48	@ 0x30
 8016418:	d0f9      	beq.n	801640e <_strtod_l+0x126>
 801641a:	2b00      	cmp	r3, #0
 801641c:	d09d      	beq.n	801635a <_strtod_l+0x72>
 801641e:	2301      	movs	r3, #1
 8016420:	9309      	str	r3, [sp, #36]	@ 0x24
 8016422:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016424:	930c      	str	r3, [sp, #48]	@ 0x30
 8016426:	2300      	movs	r3, #0
 8016428:	9308      	str	r3, [sp, #32]
 801642a:	930a      	str	r3, [sp, #40]	@ 0x28
 801642c:	461f      	mov	r7, r3
 801642e:	220a      	movs	r2, #10
 8016430:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8016432:	7805      	ldrb	r5, [r0, #0]
 8016434:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8016438:	b2d9      	uxtb	r1, r3
 801643a:	2909      	cmp	r1, #9
 801643c:	d928      	bls.n	8016490 <_strtod_l+0x1a8>
 801643e:	494e      	ldr	r1, [pc, #312]	@ (8016578 <_strtod_l+0x290>)
 8016440:	2201      	movs	r2, #1
 8016442:	f001 f991 	bl	8017768 <strncmp>
 8016446:	2800      	cmp	r0, #0
 8016448:	d032      	beq.n	80164b0 <_strtod_l+0x1c8>
 801644a:	2000      	movs	r0, #0
 801644c:	462a      	mov	r2, r5
 801644e:	4681      	mov	r9, r0
 8016450:	463d      	mov	r5, r7
 8016452:	4603      	mov	r3, r0
 8016454:	2a65      	cmp	r2, #101	@ 0x65
 8016456:	d001      	beq.n	801645c <_strtod_l+0x174>
 8016458:	2a45      	cmp	r2, #69	@ 0x45
 801645a:	d114      	bne.n	8016486 <_strtod_l+0x19e>
 801645c:	b91d      	cbnz	r5, 8016466 <_strtod_l+0x17e>
 801645e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016460:	4302      	orrs	r2, r0
 8016462:	d095      	beq.n	8016390 <_strtod_l+0xa8>
 8016464:	2500      	movs	r5, #0
 8016466:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016468:	1c62      	adds	r2, r4, #1
 801646a:	9219      	str	r2, [sp, #100]	@ 0x64
 801646c:	7862      	ldrb	r2, [r4, #1]
 801646e:	2a2b      	cmp	r2, #43	@ 0x2b
 8016470:	d077      	beq.n	8016562 <_strtod_l+0x27a>
 8016472:	2a2d      	cmp	r2, #45	@ 0x2d
 8016474:	d07b      	beq.n	801656e <_strtod_l+0x286>
 8016476:	f04f 0c00 	mov.w	ip, #0
 801647a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801647e:	2909      	cmp	r1, #9
 8016480:	f240 8082 	bls.w	8016588 <_strtod_l+0x2a0>
 8016484:	9419      	str	r4, [sp, #100]	@ 0x64
 8016486:	f04f 0800 	mov.w	r8, #0
 801648a:	e0a2      	b.n	80165d2 <_strtod_l+0x2ea>
 801648c:	2300      	movs	r3, #0
 801648e:	e7c7      	b.n	8016420 <_strtod_l+0x138>
 8016490:	2f08      	cmp	r7, #8
 8016492:	bfd5      	itete	le
 8016494:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8016496:	9908      	ldrgt	r1, [sp, #32]
 8016498:	fb02 3301 	mlale	r3, r2, r1, r3
 801649c:	fb02 3301 	mlagt	r3, r2, r1, r3
 80164a0:	f100 0001 	add.w	r0, r0, #1
 80164a4:	bfd4      	ite	le
 80164a6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80164a8:	9308      	strgt	r3, [sp, #32]
 80164aa:	3701      	adds	r7, #1
 80164ac:	9019      	str	r0, [sp, #100]	@ 0x64
 80164ae:	e7bf      	b.n	8016430 <_strtod_l+0x148>
 80164b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80164b2:	1c5a      	adds	r2, r3, #1
 80164b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80164b6:	785a      	ldrb	r2, [r3, #1]
 80164b8:	b37f      	cbz	r7, 801651a <_strtod_l+0x232>
 80164ba:	4681      	mov	r9, r0
 80164bc:	463d      	mov	r5, r7
 80164be:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80164c2:	2b09      	cmp	r3, #9
 80164c4:	d912      	bls.n	80164ec <_strtod_l+0x204>
 80164c6:	2301      	movs	r3, #1
 80164c8:	e7c4      	b.n	8016454 <_strtod_l+0x16c>
 80164ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80164cc:	1c5a      	adds	r2, r3, #1
 80164ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80164d0:	785a      	ldrb	r2, [r3, #1]
 80164d2:	3001      	adds	r0, #1
 80164d4:	2a30      	cmp	r2, #48	@ 0x30
 80164d6:	d0f8      	beq.n	80164ca <_strtod_l+0x1e2>
 80164d8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80164dc:	2b08      	cmp	r3, #8
 80164de:	f200 84d3 	bhi.w	8016e88 <_strtod_l+0xba0>
 80164e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80164e4:	930c      	str	r3, [sp, #48]	@ 0x30
 80164e6:	4681      	mov	r9, r0
 80164e8:	2000      	movs	r0, #0
 80164ea:	4605      	mov	r5, r0
 80164ec:	3a30      	subs	r2, #48	@ 0x30
 80164ee:	f100 0301 	add.w	r3, r0, #1
 80164f2:	d02a      	beq.n	801654a <_strtod_l+0x262>
 80164f4:	4499      	add	r9, r3
 80164f6:	eb00 0c05 	add.w	ip, r0, r5
 80164fa:	462b      	mov	r3, r5
 80164fc:	210a      	movs	r1, #10
 80164fe:	4563      	cmp	r3, ip
 8016500:	d10d      	bne.n	801651e <_strtod_l+0x236>
 8016502:	1c69      	adds	r1, r5, #1
 8016504:	4401      	add	r1, r0
 8016506:	4428      	add	r0, r5
 8016508:	2808      	cmp	r0, #8
 801650a:	dc16      	bgt.n	801653a <_strtod_l+0x252>
 801650c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801650e:	230a      	movs	r3, #10
 8016510:	fb03 2300 	mla	r3, r3, r0, r2
 8016514:	930a      	str	r3, [sp, #40]	@ 0x28
 8016516:	2300      	movs	r3, #0
 8016518:	e018      	b.n	801654c <_strtod_l+0x264>
 801651a:	4638      	mov	r0, r7
 801651c:	e7da      	b.n	80164d4 <_strtod_l+0x1ec>
 801651e:	2b08      	cmp	r3, #8
 8016520:	f103 0301 	add.w	r3, r3, #1
 8016524:	dc03      	bgt.n	801652e <_strtod_l+0x246>
 8016526:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8016528:	434e      	muls	r6, r1
 801652a:	960a      	str	r6, [sp, #40]	@ 0x28
 801652c:	e7e7      	b.n	80164fe <_strtod_l+0x216>
 801652e:	2b10      	cmp	r3, #16
 8016530:	bfde      	ittt	le
 8016532:	9e08      	ldrle	r6, [sp, #32]
 8016534:	434e      	mulle	r6, r1
 8016536:	9608      	strle	r6, [sp, #32]
 8016538:	e7e1      	b.n	80164fe <_strtod_l+0x216>
 801653a:	280f      	cmp	r0, #15
 801653c:	dceb      	bgt.n	8016516 <_strtod_l+0x22e>
 801653e:	9808      	ldr	r0, [sp, #32]
 8016540:	230a      	movs	r3, #10
 8016542:	fb03 2300 	mla	r3, r3, r0, r2
 8016546:	9308      	str	r3, [sp, #32]
 8016548:	e7e5      	b.n	8016516 <_strtod_l+0x22e>
 801654a:	4629      	mov	r1, r5
 801654c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801654e:	1c50      	adds	r0, r2, #1
 8016550:	9019      	str	r0, [sp, #100]	@ 0x64
 8016552:	7852      	ldrb	r2, [r2, #1]
 8016554:	4618      	mov	r0, r3
 8016556:	460d      	mov	r5, r1
 8016558:	e7b1      	b.n	80164be <_strtod_l+0x1d6>
 801655a:	f04f 0900 	mov.w	r9, #0
 801655e:	2301      	movs	r3, #1
 8016560:	e77d      	b.n	801645e <_strtod_l+0x176>
 8016562:	f04f 0c00 	mov.w	ip, #0
 8016566:	1ca2      	adds	r2, r4, #2
 8016568:	9219      	str	r2, [sp, #100]	@ 0x64
 801656a:	78a2      	ldrb	r2, [r4, #2]
 801656c:	e785      	b.n	801647a <_strtod_l+0x192>
 801656e:	f04f 0c01 	mov.w	ip, #1
 8016572:	e7f8      	b.n	8016566 <_strtod_l+0x27e>
 8016574:	08019400 	.word	0x08019400
 8016578:	080193e8 	.word	0x080193e8
 801657c:	7ff00000 	.word	0x7ff00000
 8016580:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016582:	1c51      	adds	r1, r2, #1
 8016584:	9119      	str	r1, [sp, #100]	@ 0x64
 8016586:	7852      	ldrb	r2, [r2, #1]
 8016588:	2a30      	cmp	r2, #48	@ 0x30
 801658a:	d0f9      	beq.n	8016580 <_strtod_l+0x298>
 801658c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8016590:	2908      	cmp	r1, #8
 8016592:	f63f af78 	bhi.w	8016486 <_strtod_l+0x19e>
 8016596:	3a30      	subs	r2, #48	@ 0x30
 8016598:	920e      	str	r2, [sp, #56]	@ 0x38
 801659a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801659c:	920f      	str	r2, [sp, #60]	@ 0x3c
 801659e:	f04f 080a 	mov.w	r8, #10
 80165a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80165a4:	1c56      	adds	r6, r2, #1
 80165a6:	9619      	str	r6, [sp, #100]	@ 0x64
 80165a8:	7852      	ldrb	r2, [r2, #1]
 80165aa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80165ae:	f1be 0f09 	cmp.w	lr, #9
 80165b2:	d939      	bls.n	8016628 <_strtod_l+0x340>
 80165b4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80165b6:	1a76      	subs	r6, r6, r1
 80165b8:	2e08      	cmp	r6, #8
 80165ba:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80165be:	dc03      	bgt.n	80165c8 <_strtod_l+0x2e0>
 80165c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80165c2:	4588      	cmp	r8, r1
 80165c4:	bfa8      	it	ge
 80165c6:	4688      	movge	r8, r1
 80165c8:	f1bc 0f00 	cmp.w	ip, #0
 80165cc:	d001      	beq.n	80165d2 <_strtod_l+0x2ea>
 80165ce:	f1c8 0800 	rsb	r8, r8, #0
 80165d2:	2d00      	cmp	r5, #0
 80165d4:	d14e      	bne.n	8016674 <_strtod_l+0x38c>
 80165d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80165d8:	4308      	orrs	r0, r1
 80165da:	f47f aebe 	bne.w	801635a <_strtod_l+0x72>
 80165de:	2b00      	cmp	r3, #0
 80165e0:	f47f aed6 	bne.w	8016390 <_strtod_l+0xa8>
 80165e4:	2a69      	cmp	r2, #105	@ 0x69
 80165e6:	d028      	beq.n	801663a <_strtod_l+0x352>
 80165e8:	dc25      	bgt.n	8016636 <_strtod_l+0x34e>
 80165ea:	2a49      	cmp	r2, #73	@ 0x49
 80165ec:	d025      	beq.n	801663a <_strtod_l+0x352>
 80165ee:	2a4e      	cmp	r2, #78	@ 0x4e
 80165f0:	f47f aece 	bne.w	8016390 <_strtod_l+0xa8>
 80165f4:	499b      	ldr	r1, [pc, #620]	@ (8016864 <_strtod_l+0x57c>)
 80165f6:	a819      	add	r0, sp, #100	@ 0x64
 80165f8:	f001 fb70 	bl	8017cdc <__match>
 80165fc:	2800      	cmp	r0, #0
 80165fe:	f43f aec7 	beq.w	8016390 <_strtod_l+0xa8>
 8016602:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016604:	781b      	ldrb	r3, [r3, #0]
 8016606:	2b28      	cmp	r3, #40	@ 0x28
 8016608:	d12e      	bne.n	8016668 <_strtod_l+0x380>
 801660a:	4997      	ldr	r1, [pc, #604]	@ (8016868 <_strtod_l+0x580>)
 801660c:	aa1c      	add	r2, sp, #112	@ 0x70
 801660e:	a819      	add	r0, sp, #100	@ 0x64
 8016610:	f001 fb78 	bl	8017d04 <__hexnan>
 8016614:	2805      	cmp	r0, #5
 8016616:	d127      	bne.n	8016668 <_strtod_l+0x380>
 8016618:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801661a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801661e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8016622:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8016626:	e698      	b.n	801635a <_strtod_l+0x72>
 8016628:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801662a:	fb08 2101 	mla	r1, r8, r1, r2
 801662e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8016632:	920e      	str	r2, [sp, #56]	@ 0x38
 8016634:	e7b5      	b.n	80165a2 <_strtod_l+0x2ba>
 8016636:	2a6e      	cmp	r2, #110	@ 0x6e
 8016638:	e7da      	b.n	80165f0 <_strtod_l+0x308>
 801663a:	498c      	ldr	r1, [pc, #560]	@ (801686c <_strtod_l+0x584>)
 801663c:	a819      	add	r0, sp, #100	@ 0x64
 801663e:	f001 fb4d 	bl	8017cdc <__match>
 8016642:	2800      	cmp	r0, #0
 8016644:	f43f aea4 	beq.w	8016390 <_strtod_l+0xa8>
 8016648:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801664a:	4989      	ldr	r1, [pc, #548]	@ (8016870 <_strtod_l+0x588>)
 801664c:	3b01      	subs	r3, #1
 801664e:	a819      	add	r0, sp, #100	@ 0x64
 8016650:	9319      	str	r3, [sp, #100]	@ 0x64
 8016652:	f001 fb43 	bl	8017cdc <__match>
 8016656:	b910      	cbnz	r0, 801665e <_strtod_l+0x376>
 8016658:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801665a:	3301      	adds	r3, #1
 801665c:	9319      	str	r3, [sp, #100]	@ 0x64
 801665e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8016880 <_strtod_l+0x598>
 8016662:	f04f 0a00 	mov.w	sl, #0
 8016666:	e678      	b.n	801635a <_strtod_l+0x72>
 8016668:	4882      	ldr	r0, [pc, #520]	@ (8016874 <_strtod_l+0x58c>)
 801666a:	f001 f891 	bl	8017790 <nan>
 801666e:	ec5b ab10 	vmov	sl, fp, d0
 8016672:	e672      	b.n	801635a <_strtod_l+0x72>
 8016674:	eba8 0309 	sub.w	r3, r8, r9
 8016678:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801667a:	9309      	str	r3, [sp, #36]	@ 0x24
 801667c:	2f00      	cmp	r7, #0
 801667e:	bf08      	it	eq
 8016680:	462f      	moveq	r7, r5
 8016682:	2d10      	cmp	r5, #16
 8016684:	462c      	mov	r4, r5
 8016686:	bfa8      	it	ge
 8016688:	2410      	movge	r4, #16
 801668a:	f7e9 ff63 	bl	8000554 <__aeabi_ui2d>
 801668e:	2d09      	cmp	r5, #9
 8016690:	4682      	mov	sl, r0
 8016692:	468b      	mov	fp, r1
 8016694:	dc13      	bgt.n	80166be <_strtod_l+0x3d6>
 8016696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016698:	2b00      	cmp	r3, #0
 801669a:	f43f ae5e 	beq.w	801635a <_strtod_l+0x72>
 801669e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80166a0:	dd78      	ble.n	8016794 <_strtod_l+0x4ac>
 80166a2:	2b16      	cmp	r3, #22
 80166a4:	dc5f      	bgt.n	8016766 <_strtod_l+0x47e>
 80166a6:	4974      	ldr	r1, [pc, #464]	@ (8016878 <_strtod_l+0x590>)
 80166a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80166ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80166b0:	4652      	mov	r2, sl
 80166b2:	465b      	mov	r3, fp
 80166b4:	f7e9 ffc8 	bl	8000648 <__aeabi_dmul>
 80166b8:	4682      	mov	sl, r0
 80166ba:	468b      	mov	fp, r1
 80166bc:	e64d      	b.n	801635a <_strtod_l+0x72>
 80166be:	4b6e      	ldr	r3, [pc, #440]	@ (8016878 <_strtod_l+0x590>)
 80166c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80166c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80166c8:	f7e9 ffbe 	bl	8000648 <__aeabi_dmul>
 80166cc:	4682      	mov	sl, r0
 80166ce:	9808      	ldr	r0, [sp, #32]
 80166d0:	468b      	mov	fp, r1
 80166d2:	f7e9 ff3f 	bl	8000554 <__aeabi_ui2d>
 80166d6:	4602      	mov	r2, r0
 80166d8:	460b      	mov	r3, r1
 80166da:	4650      	mov	r0, sl
 80166dc:	4659      	mov	r1, fp
 80166de:	f7e9 fdfd 	bl	80002dc <__adddf3>
 80166e2:	2d0f      	cmp	r5, #15
 80166e4:	4682      	mov	sl, r0
 80166e6:	468b      	mov	fp, r1
 80166e8:	ddd5      	ble.n	8016696 <_strtod_l+0x3ae>
 80166ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80166ec:	1b2c      	subs	r4, r5, r4
 80166ee:	441c      	add	r4, r3
 80166f0:	2c00      	cmp	r4, #0
 80166f2:	f340 8096 	ble.w	8016822 <_strtod_l+0x53a>
 80166f6:	f014 030f 	ands.w	r3, r4, #15
 80166fa:	d00a      	beq.n	8016712 <_strtod_l+0x42a>
 80166fc:	495e      	ldr	r1, [pc, #376]	@ (8016878 <_strtod_l+0x590>)
 80166fe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016702:	4652      	mov	r2, sl
 8016704:	465b      	mov	r3, fp
 8016706:	e9d1 0100 	ldrd	r0, r1, [r1]
 801670a:	f7e9 ff9d 	bl	8000648 <__aeabi_dmul>
 801670e:	4682      	mov	sl, r0
 8016710:	468b      	mov	fp, r1
 8016712:	f034 040f 	bics.w	r4, r4, #15
 8016716:	d073      	beq.n	8016800 <_strtod_l+0x518>
 8016718:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801671c:	dd48      	ble.n	80167b0 <_strtod_l+0x4c8>
 801671e:	2400      	movs	r4, #0
 8016720:	46a0      	mov	r8, r4
 8016722:	940a      	str	r4, [sp, #40]	@ 0x28
 8016724:	46a1      	mov	r9, r4
 8016726:	9a05      	ldr	r2, [sp, #20]
 8016728:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8016880 <_strtod_l+0x598>
 801672c:	2322      	movs	r3, #34	@ 0x22
 801672e:	6013      	str	r3, [r2, #0]
 8016730:	f04f 0a00 	mov.w	sl, #0
 8016734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016736:	2b00      	cmp	r3, #0
 8016738:	f43f ae0f 	beq.w	801635a <_strtod_l+0x72>
 801673c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801673e:	9805      	ldr	r0, [sp, #20]
 8016740:	f7ff f940 	bl	80159c4 <_Bfree>
 8016744:	9805      	ldr	r0, [sp, #20]
 8016746:	4649      	mov	r1, r9
 8016748:	f7ff f93c 	bl	80159c4 <_Bfree>
 801674c:	9805      	ldr	r0, [sp, #20]
 801674e:	4641      	mov	r1, r8
 8016750:	f7ff f938 	bl	80159c4 <_Bfree>
 8016754:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016756:	9805      	ldr	r0, [sp, #20]
 8016758:	f7ff f934 	bl	80159c4 <_Bfree>
 801675c:	9805      	ldr	r0, [sp, #20]
 801675e:	4621      	mov	r1, r4
 8016760:	f7ff f930 	bl	80159c4 <_Bfree>
 8016764:	e5f9      	b.n	801635a <_strtod_l+0x72>
 8016766:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016768:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801676c:	4293      	cmp	r3, r2
 801676e:	dbbc      	blt.n	80166ea <_strtod_l+0x402>
 8016770:	4c41      	ldr	r4, [pc, #260]	@ (8016878 <_strtod_l+0x590>)
 8016772:	f1c5 050f 	rsb	r5, r5, #15
 8016776:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801677a:	4652      	mov	r2, sl
 801677c:	465b      	mov	r3, fp
 801677e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016782:	f7e9 ff61 	bl	8000648 <__aeabi_dmul>
 8016786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016788:	1b5d      	subs	r5, r3, r5
 801678a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801678e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016792:	e78f      	b.n	80166b4 <_strtod_l+0x3cc>
 8016794:	3316      	adds	r3, #22
 8016796:	dba8      	blt.n	80166ea <_strtod_l+0x402>
 8016798:	4b37      	ldr	r3, [pc, #220]	@ (8016878 <_strtod_l+0x590>)
 801679a:	eba9 0808 	sub.w	r8, r9, r8
 801679e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80167a2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80167a6:	4650      	mov	r0, sl
 80167a8:	4659      	mov	r1, fp
 80167aa:	f7ea f877 	bl	800089c <__aeabi_ddiv>
 80167ae:	e783      	b.n	80166b8 <_strtod_l+0x3d0>
 80167b0:	4b32      	ldr	r3, [pc, #200]	@ (801687c <_strtod_l+0x594>)
 80167b2:	9308      	str	r3, [sp, #32]
 80167b4:	2300      	movs	r3, #0
 80167b6:	1124      	asrs	r4, r4, #4
 80167b8:	4650      	mov	r0, sl
 80167ba:	4659      	mov	r1, fp
 80167bc:	461e      	mov	r6, r3
 80167be:	2c01      	cmp	r4, #1
 80167c0:	dc21      	bgt.n	8016806 <_strtod_l+0x51e>
 80167c2:	b10b      	cbz	r3, 80167c8 <_strtod_l+0x4e0>
 80167c4:	4682      	mov	sl, r0
 80167c6:	468b      	mov	fp, r1
 80167c8:	492c      	ldr	r1, [pc, #176]	@ (801687c <_strtod_l+0x594>)
 80167ca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80167ce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80167d2:	4652      	mov	r2, sl
 80167d4:	465b      	mov	r3, fp
 80167d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80167da:	f7e9 ff35 	bl	8000648 <__aeabi_dmul>
 80167de:	4b28      	ldr	r3, [pc, #160]	@ (8016880 <_strtod_l+0x598>)
 80167e0:	460a      	mov	r2, r1
 80167e2:	400b      	ands	r3, r1
 80167e4:	4927      	ldr	r1, [pc, #156]	@ (8016884 <_strtod_l+0x59c>)
 80167e6:	428b      	cmp	r3, r1
 80167e8:	4682      	mov	sl, r0
 80167ea:	d898      	bhi.n	801671e <_strtod_l+0x436>
 80167ec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80167f0:	428b      	cmp	r3, r1
 80167f2:	bf86      	itte	hi
 80167f4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8016888 <_strtod_l+0x5a0>
 80167f8:	f04f 3aff 	movhi.w	sl, #4294967295
 80167fc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8016800:	2300      	movs	r3, #0
 8016802:	9308      	str	r3, [sp, #32]
 8016804:	e07a      	b.n	80168fc <_strtod_l+0x614>
 8016806:	07e2      	lsls	r2, r4, #31
 8016808:	d505      	bpl.n	8016816 <_strtod_l+0x52e>
 801680a:	9b08      	ldr	r3, [sp, #32]
 801680c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016810:	f7e9 ff1a 	bl	8000648 <__aeabi_dmul>
 8016814:	2301      	movs	r3, #1
 8016816:	9a08      	ldr	r2, [sp, #32]
 8016818:	3208      	adds	r2, #8
 801681a:	3601      	adds	r6, #1
 801681c:	1064      	asrs	r4, r4, #1
 801681e:	9208      	str	r2, [sp, #32]
 8016820:	e7cd      	b.n	80167be <_strtod_l+0x4d6>
 8016822:	d0ed      	beq.n	8016800 <_strtod_l+0x518>
 8016824:	4264      	negs	r4, r4
 8016826:	f014 020f 	ands.w	r2, r4, #15
 801682a:	d00a      	beq.n	8016842 <_strtod_l+0x55a>
 801682c:	4b12      	ldr	r3, [pc, #72]	@ (8016878 <_strtod_l+0x590>)
 801682e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016832:	4650      	mov	r0, sl
 8016834:	4659      	mov	r1, fp
 8016836:	e9d3 2300 	ldrd	r2, r3, [r3]
 801683a:	f7ea f82f 	bl	800089c <__aeabi_ddiv>
 801683e:	4682      	mov	sl, r0
 8016840:	468b      	mov	fp, r1
 8016842:	1124      	asrs	r4, r4, #4
 8016844:	d0dc      	beq.n	8016800 <_strtod_l+0x518>
 8016846:	2c1f      	cmp	r4, #31
 8016848:	dd20      	ble.n	801688c <_strtod_l+0x5a4>
 801684a:	2400      	movs	r4, #0
 801684c:	46a0      	mov	r8, r4
 801684e:	940a      	str	r4, [sp, #40]	@ 0x28
 8016850:	46a1      	mov	r9, r4
 8016852:	9a05      	ldr	r2, [sp, #20]
 8016854:	2322      	movs	r3, #34	@ 0x22
 8016856:	f04f 0a00 	mov.w	sl, #0
 801685a:	f04f 0b00 	mov.w	fp, #0
 801685e:	6013      	str	r3, [r2, #0]
 8016860:	e768      	b.n	8016734 <_strtod_l+0x44c>
 8016862:	bf00      	nop
 8016864:	080191d9 	.word	0x080191d9
 8016868:	080193ec 	.word	0x080193ec
 801686c:	080191d1 	.word	0x080191d1
 8016870:	08019208 	.word	0x08019208
 8016874:	080191cb 	.word	0x080191cb
 8016878:	08019320 	.word	0x08019320
 801687c:	080192f8 	.word	0x080192f8
 8016880:	7ff00000 	.word	0x7ff00000
 8016884:	7ca00000 	.word	0x7ca00000
 8016888:	7fefffff 	.word	0x7fefffff
 801688c:	f014 0310 	ands.w	r3, r4, #16
 8016890:	bf18      	it	ne
 8016892:	236a      	movne	r3, #106	@ 0x6a
 8016894:	4ea9      	ldr	r6, [pc, #676]	@ (8016b3c <_strtod_l+0x854>)
 8016896:	9308      	str	r3, [sp, #32]
 8016898:	4650      	mov	r0, sl
 801689a:	4659      	mov	r1, fp
 801689c:	2300      	movs	r3, #0
 801689e:	07e2      	lsls	r2, r4, #31
 80168a0:	d504      	bpl.n	80168ac <_strtod_l+0x5c4>
 80168a2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80168a6:	f7e9 fecf 	bl	8000648 <__aeabi_dmul>
 80168aa:	2301      	movs	r3, #1
 80168ac:	1064      	asrs	r4, r4, #1
 80168ae:	f106 0608 	add.w	r6, r6, #8
 80168b2:	d1f4      	bne.n	801689e <_strtod_l+0x5b6>
 80168b4:	b10b      	cbz	r3, 80168ba <_strtod_l+0x5d2>
 80168b6:	4682      	mov	sl, r0
 80168b8:	468b      	mov	fp, r1
 80168ba:	9b08      	ldr	r3, [sp, #32]
 80168bc:	b1b3      	cbz	r3, 80168ec <_strtod_l+0x604>
 80168be:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80168c2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80168c6:	2b00      	cmp	r3, #0
 80168c8:	4659      	mov	r1, fp
 80168ca:	dd0f      	ble.n	80168ec <_strtod_l+0x604>
 80168cc:	2b1f      	cmp	r3, #31
 80168ce:	dd55      	ble.n	801697c <_strtod_l+0x694>
 80168d0:	2b34      	cmp	r3, #52	@ 0x34
 80168d2:	bfde      	ittt	le
 80168d4:	f04f 33ff 	movle.w	r3, #4294967295
 80168d8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80168dc:	4093      	lslle	r3, r2
 80168de:	f04f 0a00 	mov.w	sl, #0
 80168e2:	bfcc      	ite	gt
 80168e4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80168e8:	ea03 0b01 	andle.w	fp, r3, r1
 80168ec:	2200      	movs	r2, #0
 80168ee:	2300      	movs	r3, #0
 80168f0:	4650      	mov	r0, sl
 80168f2:	4659      	mov	r1, fp
 80168f4:	f7ea f910 	bl	8000b18 <__aeabi_dcmpeq>
 80168f8:	2800      	cmp	r0, #0
 80168fa:	d1a6      	bne.n	801684a <_strtod_l+0x562>
 80168fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80168fe:	9300      	str	r3, [sp, #0]
 8016900:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016902:	9805      	ldr	r0, [sp, #20]
 8016904:	462b      	mov	r3, r5
 8016906:	463a      	mov	r2, r7
 8016908:	f7ff f8c4 	bl	8015a94 <__s2b>
 801690c:	900a      	str	r0, [sp, #40]	@ 0x28
 801690e:	2800      	cmp	r0, #0
 8016910:	f43f af05 	beq.w	801671e <_strtod_l+0x436>
 8016914:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016916:	2a00      	cmp	r2, #0
 8016918:	eba9 0308 	sub.w	r3, r9, r8
 801691c:	bfa8      	it	ge
 801691e:	2300      	movge	r3, #0
 8016920:	9312      	str	r3, [sp, #72]	@ 0x48
 8016922:	2400      	movs	r4, #0
 8016924:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016928:	9316      	str	r3, [sp, #88]	@ 0x58
 801692a:	46a0      	mov	r8, r4
 801692c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801692e:	9805      	ldr	r0, [sp, #20]
 8016930:	6859      	ldr	r1, [r3, #4]
 8016932:	f7ff f807 	bl	8015944 <_Balloc>
 8016936:	4681      	mov	r9, r0
 8016938:	2800      	cmp	r0, #0
 801693a:	f43f aef4 	beq.w	8016726 <_strtod_l+0x43e>
 801693e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016940:	691a      	ldr	r2, [r3, #16]
 8016942:	3202      	adds	r2, #2
 8016944:	f103 010c 	add.w	r1, r3, #12
 8016948:	0092      	lsls	r2, r2, #2
 801694a:	300c      	adds	r0, #12
 801694c:	f7fe f94f 	bl	8014bee <memcpy>
 8016950:	ec4b ab10 	vmov	d0, sl, fp
 8016954:	9805      	ldr	r0, [sp, #20]
 8016956:	aa1c      	add	r2, sp, #112	@ 0x70
 8016958:	a91b      	add	r1, sp, #108	@ 0x6c
 801695a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801695e:	f7ff fbd5 	bl	801610c <__d2b>
 8016962:	901a      	str	r0, [sp, #104]	@ 0x68
 8016964:	2800      	cmp	r0, #0
 8016966:	f43f aede 	beq.w	8016726 <_strtod_l+0x43e>
 801696a:	9805      	ldr	r0, [sp, #20]
 801696c:	2101      	movs	r1, #1
 801696e:	f7ff f927 	bl	8015bc0 <__i2b>
 8016972:	4680      	mov	r8, r0
 8016974:	b948      	cbnz	r0, 801698a <_strtod_l+0x6a2>
 8016976:	f04f 0800 	mov.w	r8, #0
 801697a:	e6d4      	b.n	8016726 <_strtod_l+0x43e>
 801697c:	f04f 32ff 	mov.w	r2, #4294967295
 8016980:	fa02 f303 	lsl.w	r3, r2, r3
 8016984:	ea03 0a0a 	and.w	sl, r3, sl
 8016988:	e7b0      	b.n	80168ec <_strtod_l+0x604>
 801698a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801698c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801698e:	2d00      	cmp	r5, #0
 8016990:	bfab      	itete	ge
 8016992:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8016994:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8016996:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8016998:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801699a:	bfac      	ite	ge
 801699c:	18ef      	addge	r7, r5, r3
 801699e:	1b5e      	sublt	r6, r3, r5
 80169a0:	9b08      	ldr	r3, [sp, #32]
 80169a2:	1aed      	subs	r5, r5, r3
 80169a4:	4415      	add	r5, r2
 80169a6:	4b66      	ldr	r3, [pc, #408]	@ (8016b40 <_strtod_l+0x858>)
 80169a8:	3d01      	subs	r5, #1
 80169aa:	429d      	cmp	r5, r3
 80169ac:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80169b0:	da50      	bge.n	8016a54 <_strtod_l+0x76c>
 80169b2:	1b5b      	subs	r3, r3, r5
 80169b4:	2b1f      	cmp	r3, #31
 80169b6:	eba2 0203 	sub.w	r2, r2, r3
 80169ba:	f04f 0101 	mov.w	r1, #1
 80169be:	dc3d      	bgt.n	8016a3c <_strtod_l+0x754>
 80169c0:	fa01 f303 	lsl.w	r3, r1, r3
 80169c4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80169c6:	2300      	movs	r3, #0
 80169c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80169ca:	18bd      	adds	r5, r7, r2
 80169cc:	9b08      	ldr	r3, [sp, #32]
 80169ce:	42af      	cmp	r7, r5
 80169d0:	4416      	add	r6, r2
 80169d2:	441e      	add	r6, r3
 80169d4:	463b      	mov	r3, r7
 80169d6:	bfa8      	it	ge
 80169d8:	462b      	movge	r3, r5
 80169da:	42b3      	cmp	r3, r6
 80169dc:	bfa8      	it	ge
 80169de:	4633      	movge	r3, r6
 80169e0:	2b00      	cmp	r3, #0
 80169e2:	bfc2      	ittt	gt
 80169e4:	1aed      	subgt	r5, r5, r3
 80169e6:	1af6      	subgt	r6, r6, r3
 80169e8:	1aff      	subgt	r7, r7, r3
 80169ea:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	dd16      	ble.n	8016a1e <_strtod_l+0x736>
 80169f0:	4641      	mov	r1, r8
 80169f2:	9805      	ldr	r0, [sp, #20]
 80169f4:	461a      	mov	r2, r3
 80169f6:	f7ff f9a3 	bl	8015d40 <__pow5mult>
 80169fa:	4680      	mov	r8, r0
 80169fc:	2800      	cmp	r0, #0
 80169fe:	d0ba      	beq.n	8016976 <_strtod_l+0x68e>
 8016a00:	4601      	mov	r1, r0
 8016a02:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016a04:	9805      	ldr	r0, [sp, #20]
 8016a06:	f7ff f8f1 	bl	8015bec <__multiply>
 8016a0a:	900e      	str	r0, [sp, #56]	@ 0x38
 8016a0c:	2800      	cmp	r0, #0
 8016a0e:	f43f ae8a 	beq.w	8016726 <_strtod_l+0x43e>
 8016a12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016a14:	9805      	ldr	r0, [sp, #20]
 8016a16:	f7fe ffd5 	bl	80159c4 <_Bfree>
 8016a1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016a1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8016a1e:	2d00      	cmp	r5, #0
 8016a20:	dc1d      	bgt.n	8016a5e <_strtod_l+0x776>
 8016a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a24:	2b00      	cmp	r3, #0
 8016a26:	dd23      	ble.n	8016a70 <_strtod_l+0x788>
 8016a28:	4649      	mov	r1, r9
 8016a2a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8016a2c:	9805      	ldr	r0, [sp, #20]
 8016a2e:	f7ff f987 	bl	8015d40 <__pow5mult>
 8016a32:	4681      	mov	r9, r0
 8016a34:	b9e0      	cbnz	r0, 8016a70 <_strtod_l+0x788>
 8016a36:	f04f 0900 	mov.w	r9, #0
 8016a3a:	e674      	b.n	8016726 <_strtod_l+0x43e>
 8016a3c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8016a40:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8016a44:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8016a48:	35e2      	adds	r5, #226	@ 0xe2
 8016a4a:	fa01 f305 	lsl.w	r3, r1, r5
 8016a4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8016a50:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016a52:	e7ba      	b.n	80169ca <_strtod_l+0x6e2>
 8016a54:	2300      	movs	r3, #0
 8016a56:	9310      	str	r3, [sp, #64]	@ 0x40
 8016a58:	2301      	movs	r3, #1
 8016a5a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016a5c:	e7b5      	b.n	80169ca <_strtod_l+0x6e2>
 8016a5e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016a60:	9805      	ldr	r0, [sp, #20]
 8016a62:	462a      	mov	r2, r5
 8016a64:	f7ff f9c6 	bl	8015df4 <__lshift>
 8016a68:	901a      	str	r0, [sp, #104]	@ 0x68
 8016a6a:	2800      	cmp	r0, #0
 8016a6c:	d1d9      	bne.n	8016a22 <_strtod_l+0x73a>
 8016a6e:	e65a      	b.n	8016726 <_strtod_l+0x43e>
 8016a70:	2e00      	cmp	r6, #0
 8016a72:	dd07      	ble.n	8016a84 <_strtod_l+0x79c>
 8016a74:	4649      	mov	r1, r9
 8016a76:	9805      	ldr	r0, [sp, #20]
 8016a78:	4632      	mov	r2, r6
 8016a7a:	f7ff f9bb 	bl	8015df4 <__lshift>
 8016a7e:	4681      	mov	r9, r0
 8016a80:	2800      	cmp	r0, #0
 8016a82:	d0d8      	beq.n	8016a36 <_strtod_l+0x74e>
 8016a84:	2f00      	cmp	r7, #0
 8016a86:	dd08      	ble.n	8016a9a <_strtod_l+0x7b2>
 8016a88:	4641      	mov	r1, r8
 8016a8a:	9805      	ldr	r0, [sp, #20]
 8016a8c:	463a      	mov	r2, r7
 8016a8e:	f7ff f9b1 	bl	8015df4 <__lshift>
 8016a92:	4680      	mov	r8, r0
 8016a94:	2800      	cmp	r0, #0
 8016a96:	f43f ae46 	beq.w	8016726 <_strtod_l+0x43e>
 8016a9a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016a9c:	9805      	ldr	r0, [sp, #20]
 8016a9e:	464a      	mov	r2, r9
 8016aa0:	f7ff fa30 	bl	8015f04 <__mdiff>
 8016aa4:	4604      	mov	r4, r0
 8016aa6:	2800      	cmp	r0, #0
 8016aa8:	f43f ae3d 	beq.w	8016726 <_strtod_l+0x43e>
 8016aac:	68c3      	ldr	r3, [r0, #12]
 8016aae:	930f      	str	r3, [sp, #60]	@ 0x3c
 8016ab0:	2300      	movs	r3, #0
 8016ab2:	60c3      	str	r3, [r0, #12]
 8016ab4:	4641      	mov	r1, r8
 8016ab6:	f7ff fa09 	bl	8015ecc <__mcmp>
 8016aba:	2800      	cmp	r0, #0
 8016abc:	da46      	bge.n	8016b4c <_strtod_l+0x864>
 8016abe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016ac0:	ea53 030a 	orrs.w	r3, r3, sl
 8016ac4:	d16c      	bne.n	8016ba0 <_strtod_l+0x8b8>
 8016ac6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d168      	bne.n	8016ba0 <_strtod_l+0x8b8>
 8016ace:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016ad2:	0d1b      	lsrs	r3, r3, #20
 8016ad4:	051b      	lsls	r3, r3, #20
 8016ad6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016ada:	d961      	bls.n	8016ba0 <_strtod_l+0x8b8>
 8016adc:	6963      	ldr	r3, [r4, #20]
 8016ade:	b913      	cbnz	r3, 8016ae6 <_strtod_l+0x7fe>
 8016ae0:	6923      	ldr	r3, [r4, #16]
 8016ae2:	2b01      	cmp	r3, #1
 8016ae4:	dd5c      	ble.n	8016ba0 <_strtod_l+0x8b8>
 8016ae6:	4621      	mov	r1, r4
 8016ae8:	2201      	movs	r2, #1
 8016aea:	9805      	ldr	r0, [sp, #20]
 8016aec:	f7ff f982 	bl	8015df4 <__lshift>
 8016af0:	4641      	mov	r1, r8
 8016af2:	4604      	mov	r4, r0
 8016af4:	f7ff f9ea 	bl	8015ecc <__mcmp>
 8016af8:	2800      	cmp	r0, #0
 8016afa:	dd51      	ble.n	8016ba0 <_strtod_l+0x8b8>
 8016afc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016b00:	9a08      	ldr	r2, [sp, #32]
 8016b02:	0d1b      	lsrs	r3, r3, #20
 8016b04:	051b      	lsls	r3, r3, #20
 8016b06:	2a00      	cmp	r2, #0
 8016b08:	d06b      	beq.n	8016be2 <_strtod_l+0x8fa>
 8016b0a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8016b0e:	d868      	bhi.n	8016be2 <_strtod_l+0x8fa>
 8016b10:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8016b14:	f67f ae9d 	bls.w	8016852 <_strtod_l+0x56a>
 8016b18:	4b0a      	ldr	r3, [pc, #40]	@ (8016b44 <_strtod_l+0x85c>)
 8016b1a:	4650      	mov	r0, sl
 8016b1c:	4659      	mov	r1, fp
 8016b1e:	2200      	movs	r2, #0
 8016b20:	f7e9 fd92 	bl	8000648 <__aeabi_dmul>
 8016b24:	4b08      	ldr	r3, [pc, #32]	@ (8016b48 <_strtod_l+0x860>)
 8016b26:	400b      	ands	r3, r1
 8016b28:	4682      	mov	sl, r0
 8016b2a:	468b      	mov	fp, r1
 8016b2c:	2b00      	cmp	r3, #0
 8016b2e:	f47f ae05 	bne.w	801673c <_strtod_l+0x454>
 8016b32:	9a05      	ldr	r2, [sp, #20]
 8016b34:	2322      	movs	r3, #34	@ 0x22
 8016b36:	6013      	str	r3, [r2, #0]
 8016b38:	e600      	b.n	801673c <_strtod_l+0x454>
 8016b3a:	bf00      	nop
 8016b3c:	08019418 	.word	0x08019418
 8016b40:	fffffc02 	.word	0xfffffc02
 8016b44:	39500000 	.word	0x39500000
 8016b48:	7ff00000 	.word	0x7ff00000
 8016b4c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8016b50:	d165      	bne.n	8016c1e <_strtod_l+0x936>
 8016b52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8016b54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016b58:	b35a      	cbz	r2, 8016bb2 <_strtod_l+0x8ca>
 8016b5a:	4a9f      	ldr	r2, [pc, #636]	@ (8016dd8 <_strtod_l+0xaf0>)
 8016b5c:	4293      	cmp	r3, r2
 8016b5e:	d12b      	bne.n	8016bb8 <_strtod_l+0x8d0>
 8016b60:	9b08      	ldr	r3, [sp, #32]
 8016b62:	4651      	mov	r1, sl
 8016b64:	b303      	cbz	r3, 8016ba8 <_strtod_l+0x8c0>
 8016b66:	4b9d      	ldr	r3, [pc, #628]	@ (8016ddc <_strtod_l+0xaf4>)
 8016b68:	465a      	mov	r2, fp
 8016b6a:	4013      	ands	r3, r2
 8016b6c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8016b70:	f04f 32ff 	mov.w	r2, #4294967295
 8016b74:	d81b      	bhi.n	8016bae <_strtod_l+0x8c6>
 8016b76:	0d1b      	lsrs	r3, r3, #20
 8016b78:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8016b80:	4299      	cmp	r1, r3
 8016b82:	d119      	bne.n	8016bb8 <_strtod_l+0x8d0>
 8016b84:	4b96      	ldr	r3, [pc, #600]	@ (8016de0 <_strtod_l+0xaf8>)
 8016b86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016b88:	429a      	cmp	r2, r3
 8016b8a:	d102      	bne.n	8016b92 <_strtod_l+0x8aa>
 8016b8c:	3101      	adds	r1, #1
 8016b8e:	f43f adca 	beq.w	8016726 <_strtod_l+0x43e>
 8016b92:	4b92      	ldr	r3, [pc, #584]	@ (8016ddc <_strtod_l+0xaf4>)
 8016b94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016b96:	401a      	ands	r2, r3
 8016b98:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8016b9c:	f04f 0a00 	mov.w	sl, #0
 8016ba0:	9b08      	ldr	r3, [sp, #32]
 8016ba2:	2b00      	cmp	r3, #0
 8016ba4:	d1b8      	bne.n	8016b18 <_strtod_l+0x830>
 8016ba6:	e5c9      	b.n	801673c <_strtod_l+0x454>
 8016ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8016bac:	e7e8      	b.n	8016b80 <_strtod_l+0x898>
 8016bae:	4613      	mov	r3, r2
 8016bb0:	e7e6      	b.n	8016b80 <_strtod_l+0x898>
 8016bb2:	ea53 030a 	orrs.w	r3, r3, sl
 8016bb6:	d0a1      	beq.n	8016afc <_strtod_l+0x814>
 8016bb8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016bba:	b1db      	cbz	r3, 8016bf4 <_strtod_l+0x90c>
 8016bbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016bbe:	4213      	tst	r3, r2
 8016bc0:	d0ee      	beq.n	8016ba0 <_strtod_l+0x8b8>
 8016bc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016bc4:	9a08      	ldr	r2, [sp, #32]
 8016bc6:	4650      	mov	r0, sl
 8016bc8:	4659      	mov	r1, fp
 8016bca:	b1bb      	cbz	r3, 8016bfc <_strtod_l+0x914>
 8016bcc:	f7ff fb6c 	bl	80162a8 <sulp>
 8016bd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016bd4:	ec53 2b10 	vmov	r2, r3, d0
 8016bd8:	f7e9 fb80 	bl	80002dc <__adddf3>
 8016bdc:	4682      	mov	sl, r0
 8016bde:	468b      	mov	fp, r1
 8016be0:	e7de      	b.n	8016ba0 <_strtod_l+0x8b8>
 8016be2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8016be6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016bea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016bee:	f04f 3aff 	mov.w	sl, #4294967295
 8016bf2:	e7d5      	b.n	8016ba0 <_strtod_l+0x8b8>
 8016bf4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016bf6:	ea13 0f0a 	tst.w	r3, sl
 8016bfa:	e7e1      	b.n	8016bc0 <_strtod_l+0x8d8>
 8016bfc:	f7ff fb54 	bl	80162a8 <sulp>
 8016c00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016c04:	ec53 2b10 	vmov	r2, r3, d0
 8016c08:	f7e9 fb66 	bl	80002d8 <__aeabi_dsub>
 8016c0c:	2200      	movs	r2, #0
 8016c0e:	2300      	movs	r3, #0
 8016c10:	4682      	mov	sl, r0
 8016c12:	468b      	mov	fp, r1
 8016c14:	f7e9 ff80 	bl	8000b18 <__aeabi_dcmpeq>
 8016c18:	2800      	cmp	r0, #0
 8016c1a:	d0c1      	beq.n	8016ba0 <_strtod_l+0x8b8>
 8016c1c:	e619      	b.n	8016852 <_strtod_l+0x56a>
 8016c1e:	4641      	mov	r1, r8
 8016c20:	4620      	mov	r0, r4
 8016c22:	f7ff facb 	bl	80161bc <__ratio>
 8016c26:	ec57 6b10 	vmov	r6, r7, d0
 8016c2a:	2200      	movs	r2, #0
 8016c2c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8016c30:	4630      	mov	r0, r6
 8016c32:	4639      	mov	r1, r7
 8016c34:	f7e9 ff84 	bl	8000b40 <__aeabi_dcmple>
 8016c38:	2800      	cmp	r0, #0
 8016c3a:	d06f      	beq.n	8016d1c <_strtod_l+0xa34>
 8016c3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d17a      	bne.n	8016d38 <_strtod_l+0xa50>
 8016c42:	f1ba 0f00 	cmp.w	sl, #0
 8016c46:	d158      	bne.n	8016cfa <_strtod_l+0xa12>
 8016c48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016c4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	d15a      	bne.n	8016d08 <_strtod_l+0xa20>
 8016c52:	4b64      	ldr	r3, [pc, #400]	@ (8016de4 <_strtod_l+0xafc>)
 8016c54:	2200      	movs	r2, #0
 8016c56:	4630      	mov	r0, r6
 8016c58:	4639      	mov	r1, r7
 8016c5a:	f7e9 ff67 	bl	8000b2c <__aeabi_dcmplt>
 8016c5e:	2800      	cmp	r0, #0
 8016c60:	d159      	bne.n	8016d16 <_strtod_l+0xa2e>
 8016c62:	4630      	mov	r0, r6
 8016c64:	4639      	mov	r1, r7
 8016c66:	4b60      	ldr	r3, [pc, #384]	@ (8016de8 <_strtod_l+0xb00>)
 8016c68:	2200      	movs	r2, #0
 8016c6a:	f7e9 fced 	bl	8000648 <__aeabi_dmul>
 8016c6e:	4606      	mov	r6, r0
 8016c70:	460f      	mov	r7, r1
 8016c72:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8016c76:	9606      	str	r6, [sp, #24]
 8016c78:	9307      	str	r3, [sp, #28]
 8016c7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016c7e:	4d57      	ldr	r5, [pc, #348]	@ (8016ddc <_strtod_l+0xaf4>)
 8016c80:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016c84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016c86:	401d      	ands	r5, r3
 8016c88:	4b58      	ldr	r3, [pc, #352]	@ (8016dec <_strtod_l+0xb04>)
 8016c8a:	429d      	cmp	r5, r3
 8016c8c:	f040 80b2 	bne.w	8016df4 <_strtod_l+0xb0c>
 8016c90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016c92:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8016c96:	ec4b ab10 	vmov	d0, sl, fp
 8016c9a:	f7ff f9c7 	bl	801602c <__ulp>
 8016c9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016ca2:	ec51 0b10 	vmov	r0, r1, d0
 8016ca6:	f7e9 fccf 	bl	8000648 <__aeabi_dmul>
 8016caa:	4652      	mov	r2, sl
 8016cac:	465b      	mov	r3, fp
 8016cae:	f7e9 fb15 	bl	80002dc <__adddf3>
 8016cb2:	460b      	mov	r3, r1
 8016cb4:	4949      	ldr	r1, [pc, #292]	@ (8016ddc <_strtod_l+0xaf4>)
 8016cb6:	4a4e      	ldr	r2, [pc, #312]	@ (8016df0 <_strtod_l+0xb08>)
 8016cb8:	4019      	ands	r1, r3
 8016cba:	4291      	cmp	r1, r2
 8016cbc:	4682      	mov	sl, r0
 8016cbe:	d942      	bls.n	8016d46 <_strtod_l+0xa5e>
 8016cc0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016cc2:	4b47      	ldr	r3, [pc, #284]	@ (8016de0 <_strtod_l+0xaf8>)
 8016cc4:	429a      	cmp	r2, r3
 8016cc6:	d103      	bne.n	8016cd0 <_strtod_l+0x9e8>
 8016cc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016cca:	3301      	adds	r3, #1
 8016ccc:	f43f ad2b 	beq.w	8016726 <_strtod_l+0x43e>
 8016cd0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8016de0 <_strtod_l+0xaf8>
 8016cd4:	f04f 3aff 	mov.w	sl, #4294967295
 8016cd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016cda:	9805      	ldr	r0, [sp, #20]
 8016cdc:	f7fe fe72 	bl	80159c4 <_Bfree>
 8016ce0:	9805      	ldr	r0, [sp, #20]
 8016ce2:	4649      	mov	r1, r9
 8016ce4:	f7fe fe6e 	bl	80159c4 <_Bfree>
 8016ce8:	9805      	ldr	r0, [sp, #20]
 8016cea:	4641      	mov	r1, r8
 8016cec:	f7fe fe6a 	bl	80159c4 <_Bfree>
 8016cf0:	9805      	ldr	r0, [sp, #20]
 8016cf2:	4621      	mov	r1, r4
 8016cf4:	f7fe fe66 	bl	80159c4 <_Bfree>
 8016cf8:	e618      	b.n	801692c <_strtod_l+0x644>
 8016cfa:	f1ba 0f01 	cmp.w	sl, #1
 8016cfe:	d103      	bne.n	8016d08 <_strtod_l+0xa20>
 8016d00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	f43f ada5 	beq.w	8016852 <_strtod_l+0x56a>
 8016d08:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8016db8 <_strtod_l+0xad0>
 8016d0c:	4f35      	ldr	r7, [pc, #212]	@ (8016de4 <_strtod_l+0xafc>)
 8016d0e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016d12:	2600      	movs	r6, #0
 8016d14:	e7b1      	b.n	8016c7a <_strtod_l+0x992>
 8016d16:	4f34      	ldr	r7, [pc, #208]	@ (8016de8 <_strtod_l+0xb00>)
 8016d18:	2600      	movs	r6, #0
 8016d1a:	e7aa      	b.n	8016c72 <_strtod_l+0x98a>
 8016d1c:	4b32      	ldr	r3, [pc, #200]	@ (8016de8 <_strtod_l+0xb00>)
 8016d1e:	4630      	mov	r0, r6
 8016d20:	4639      	mov	r1, r7
 8016d22:	2200      	movs	r2, #0
 8016d24:	f7e9 fc90 	bl	8000648 <__aeabi_dmul>
 8016d28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016d2a:	4606      	mov	r6, r0
 8016d2c:	460f      	mov	r7, r1
 8016d2e:	2b00      	cmp	r3, #0
 8016d30:	d09f      	beq.n	8016c72 <_strtod_l+0x98a>
 8016d32:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8016d36:	e7a0      	b.n	8016c7a <_strtod_l+0x992>
 8016d38:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8016dc0 <_strtod_l+0xad8>
 8016d3c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016d40:	ec57 6b17 	vmov	r6, r7, d7
 8016d44:	e799      	b.n	8016c7a <_strtod_l+0x992>
 8016d46:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8016d4a:	9b08      	ldr	r3, [sp, #32]
 8016d4c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d1c1      	bne.n	8016cd8 <_strtod_l+0x9f0>
 8016d54:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016d58:	0d1b      	lsrs	r3, r3, #20
 8016d5a:	051b      	lsls	r3, r3, #20
 8016d5c:	429d      	cmp	r5, r3
 8016d5e:	d1bb      	bne.n	8016cd8 <_strtod_l+0x9f0>
 8016d60:	4630      	mov	r0, r6
 8016d62:	4639      	mov	r1, r7
 8016d64:	f7e9 ffd0 	bl	8000d08 <__aeabi_d2lz>
 8016d68:	f7e9 fc40 	bl	80005ec <__aeabi_l2d>
 8016d6c:	4602      	mov	r2, r0
 8016d6e:	460b      	mov	r3, r1
 8016d70:	4630      	mov	r0, r6
 8016d72:	4639      	mov	r1, r7
 8016d74:	f7e9 fab0 	bl	80002d8 <__aeabi_dsub>
 8016d78:	460b      	mov	r3, r1
 8016d7a:	4602      	mov	r2, r0
 8016d7c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8016d80:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8016d84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016d86:	ea46 060a 	orr.w	r6, r6, sl
 8016d8a:	431e      	orrs	r6, r3
 8016d8c:	d06f      	beq.n	8016e6e <_strtod_l+0xb86>
 8016d8e:	a30e      	add	r3, pc, #56	@ (adr r3, 8016dc8 <_strtod_l+0xae0>)
 8016d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d94:	f7e9 feca 	bl	8000b2c <__aeabi_dcmplt>
 8016d98:	2800      	cmp	r0, #0
 8016d9a:	f47f accf 	bne.w	801673c <_strtod_l+0x454>
 8016d9e:	a30c      	add	r3, pc, #48	@ (adr r3, 8016dd0 <_strtod_l+0xae8>)
 8016da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016da4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8016da8:	f7e9 fede 	bl	8000b68 <__aeabi_dcmpgt>
 8016dac:	2800      	cmp	r0, #0
 8016dae:	d093      	beq.n	8016cd8 <_strtod_l+0x9f0>
 8016db0:	e4c4      	b.n	801673c <_strtod_l+0x454>
 8016db2:	bf00      	nop
 8016db4:	f3af 8000 	nop.w
 8016db8:	00000000 	.word	0x00000000
 8016dbc:	bff00000 	.word	0xbff00000
 8016dc0:	00000000 	.word	0x00000000
 8016dc4:	3ff00000 	.word	0x3ff00000
 8016dc8:	94a03595 	.word	0x94a03595
 8016dcc:	3fdfffff 	.word	0x3fdfffff
 8016dd0:	35afe535 	.word	0x35afe535
 8016dd4:	3fe00000 	.word	0x3fe00000
 8016dd8:	000fffff 	.word	0x000fffff
 8016ddc:	7ff00000 	.word	0x7ff00000
 8016de0:	7fefffff 	.word	0x7fefffff
 8016de4:	3ff00000 	.word	0x3ff00000
 8016de8:	3fe00000 	.word	0x3fe00000
 8016dec:	7fe00000 	.word	0x7fe00000
 8016df0:	7c9fffff 	.word	0x7c9fffff
 8016df4:	9b08      	ldr	r3, [sp, #32]
 8016df6:	b323      	cbz	r3, 8016e42 <_strtod_l+0xb5a>
 8016df8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8016dfc:	d821      	bhi.n	8016e42 <_strtod_l+0xb5a>
 8016dfe:	a328      	add	r3, pc, #160	@ (adr r3, 8016ea0 <_strtod_l+0xbb8>)
 8016e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e04:	4630      	mov	r0, r6
 8016e06:	4639      	mov	r1, r7
 8016e08:	f7e9 fe9a 	bl	8000b40 <__aeabi_dcmple>
 8016e0c:	b1a0      	cbz	r0, 8016e38 <_strtod_l+0xb50>
 8016e0e:	4639      	mov	r1, r7
 8016e10:	4630      	mov	r0, r6
 8016e12:	f7e9 fef1 	bl	8000bf8 <__aeabi_d2uiz>
 8016e16:	2801      	cmp	r0, #1
 8016e18:	bf38      	it	cc
 8016e1a:	2001      	movcc	r0, #1
 8016e1c:	f7e9 fb9a 	bl	8000554 <__aeabi_ui2d>
 8016e20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8016e22:	4606      	mov	r6, r0
 8016e24:	460f      	mov	r7, r1
 8016e26:	b9fb      	cbnz	r3, 8016e68 <_strtod_l+0xb80>
 8016e28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016e2c:	9014      	str	r0, [sp, #80]	@ 0x50
 8016e2e:	9315      	str	r3, [sp, #84]	@ 0x54
 8016e30:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8016e34:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8016e38:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016e3a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8016e3e:	1b5b      	subs	r3, r3, r5
 8016e40:	9311      	str	r3, [sp, #68]	@ 0x44
 8016e42:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8016e46:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8016e4a:	f7ff f8ef 	bl	801602c <__ulp>
 8016e4e:	4650      	mov	r0, sl
 8016e50:	ec53 2b10 	vmov	r2, r3, d0
 8016e54:	4659      	mov	r1, fp
 8016e56:	f7e9 fbf7 	bl	8000648 <__aeabi_dmul>
 8016e5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8016e5e:	f7e9 fa3d 	bl	80002dc <__adddf3>
 8016e62:	4682      	mov	sl, r0
 8016e64:	468b      	mov	fp, r1
 8016e66:	e770      	b.n	8016d4a <_strtod_l+0xa62>
 8016e68:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8016e6c:	e7e0      	b.n	8016e30 <_strtod_l+0xb48>
 8016e6e:	a30e      	add	r3, pc, #56	@ (adr r3, 8016ea8 <_strtod_l+0xbc0>)
 8016e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e74:	f7e9 fe5a 	bl	8000b2c <__aeabi_dcmplt>
 8016e78:	e798      	b.n	8016dac <_strtod_l+0xac4>
 8016e7a:	2300      	movs	r3, #0
 8016e7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016e7e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8016e80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016e82:	6013      	str	r3, [r2, #0]
 8016e84:	f7ff ba6d 	b.w	8016362 <_strtod_l+0x7a>
 8016e88:	2a65      	cmp	r2, #101	@ 0x65
 8016e8a:	f43f ab66 	beq.w	801655a <_strtod_l+0x272>
 8016e8e:	2a45      	cmp	r2, #69	@ 0x45
 8016e90:	f43f ab63 	beq.w	801655a <_strtod_l+0x272>
 8016e94:	2301      	movs	r3, #1
 8016e96:	f7ff bb9e 	b.w	80165d6 <_strtod_l+0x2ee>
 8016e9a:	bf00      	nop
 8016e9c:	f3af 8000 	nop.w
 8016ea0:	ffc00000 	.word	0xffc00000
 8016ea4:	41dfffff 	.word	0x41dfffff
 8016ea8:	94a03595 	.word	0x94a03595
 8016eac:	3fcfffff 	.word	0x3fcfffff

08016eb0 <_strtod_r>:
 8016eb0:	4b01      	ldr	r3, [pc, #4]	@ (8016eb8 <_strtod_r+0x8>)
 8016eb2:	f7ff ba19 	b.w	80162e8 <_strtod_l>
 8016eb6:	bf00      	nop
 8016eb8:	200000e0 	.word	0x200000e0

08016ebc <_strtol_l.constprop.0>:
 8016ebc:	2b24      	cmp	r3, #36	@ 0x24
 8016ebe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ec2:	4686      	mov	lr, r0
 8016ec4:	4690      	mov	r8, r2
 8016ec6:	d801      	bhi.n	8016ecc <_strtol_l.constprop.0+0x10>
 8016ec8:	2b01      	cmp	r3, #1
 8016eca:	d106      	bne.n	8016eda <_strtol_l.constprop.0+0x1e>
 8016ecc:	f7fd fe62 	bl	8014b94 <__errno>
 8016ed0:	2316      	movs	r3, #22
 8016ed2:	6003      	str	r3, [r0, #0]
 8016ed4:	2000      	movs	r0, #0
 8016ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016eda:	4834      	ldr	r0, [pc, #208]	@ (8016fac <_strtol_l.constprop.0+0xf0>)
 8016edc:	460d      	mov	r5, r1
 8016ede:	462a      	mov	r2, r5
 8016ee0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016ee4:	5d06      	ldrb	r6, [r0, r4]
 8016ee6:	f016 0608 	ands.w	r6, r6, #8
 8016eea:	d1f8      	bne.n	8016ede <_strtol_l.constprop.0+0x22>
 8016eec:	2c2d      	cmp	r4, #45	@ 0x2d
 8016eee:	d12d      	bne.n	8016f4c <_strtol_l.constprop.0+0x90>
 8016ef0:	782c      	ldrb	r4, [r5, #0]
 8016ef2:	2601      	movs	r6, #1
 8016ef4:	1c95      	adds	r5, r2, #2
 8016ef6:	f033 0210 	bics.w	r2, r3, #16
 8016efa:	d109      	bne.n	8016f10 <_strtol_l.constprop.0+0x54>
 8016efc:	2c30      	cmp	r4, #48	@ 0x30
 8016efe:	d12a      	bne.n	8016f56 <_strtol_l.constprop.0+0x9a>
 8016f00:	782a      	ldrb	r2, [r5, #0]
 8016f02:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016f06:	2a58      	cmp	r2, #88	@ 0x58
 8016f08:	d125      	bne.n	8016f56 <_strtol_l.constprop.0+0x9a>
 8016f0a:	786c      	ldrb	r4, [r5, #1]
 8016f0c:	2310      	movs	r3, #16
 8016f0e:	3502      	adds	r5, #2
 8016f10:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016f14:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016f18:	2200      	movs	r2, #0
 8016f1a:	fbbc f9f3 	udiv	r9, ip, r3
 8016f1e:	4610      	mov	r0, r2
 8016f20:	fb03 ca19 	mls	sl, r3, r9, ip
 8016f24:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016f28:	2f09      	cmp	r7, #9
 8016f2a:	d81b      	bhi.n	8016f64 <_strtol_l.constprop.0+0xa8>
 8016f2c:	463c      	mov	r4, r7
 8016f2e:	42a3      	cmp	r3, r4
 8016f30:	dd27      	ble.n	8016f82 <_strtol_l.constprop.0+0xc6>
 8016f32:	1c57      	adds	r7, r2, #1
 8016f34:	d007      	beq.n	8016f46 <_strtol_l.constprop.0+0x8a>
 8016f36:	4581      	cmp	r9, r0
 8016f38:	d320      	bcc.n	8016f7c <_strtol_l.constprop.0+0xc0>
 8016f3a:	d101      	bne.n	8016f40 <_strtol_l.constprop.0+0x84>
 8016f3c:	45a2      	cmp	sl, r4
 8016f3e:	db1d      	blt.n	8016f7c <_strtol_l.constprop.0+0xc0>
 8016f40:	fb00 4003 	mla	r0, r0, r3, r4
 8016f44:	2201      	movs	r2, #1
 8016f46:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016f4a:	e7eb      	b.n	8016f24 <_strtol_l.constprop.0+0x68>
 8016f4c:	2c2b      	cmp	r4, #43	@ 0x2b
 8016f4e:	bf04      	itt	eq
 8016f50:	782c      	ldrbeq	r4, [r5, #0]
 8016f52:	1c95      	addeq	r5, r2, #2
 8016f54:	e7cf      	b.n	8016ef6 <_strtol_l.constprop.0+0x3a>
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d1da      	bne.n	8016f10 <_strtol_l.constprop.0+0x54>
 8016f5a:	2c30      	cmp	r4, #48	@ 0x30
 8016f5c:	bf0c      	ite	eq
 8016f5e:	2308      	moveq	r3, #8
 8016f60:	230a      	movne	r3, #10
 8016f62:	e7d5      	b.n	8016f10 <_strtol_l.constprop.0+0x54>
 8016f64:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016f68:	2f19      	cmp	r7, #25
 8016f6a:	d801      	bhi.n	8016f70 <_strtol_l.constprop.0+0xb4>
 8016f6c:	3c37      	subs	r4, #55	@ 0x37
 8016f6e:	e7de      	b.n	8016f2e <_strtol_l.constprop.0+0x72>
 8016f70:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016f74:	2f19      	cmp	r7, #25
 8016f76:	d804      	bhi.n	8016f82 <_strtol_l.constprop.0+0xc6>
 8016f78:	3c57      	subs	r4, #87	@ 0x57
 8016f7a:	e7d8      	b.n	8016f2e <_strtol_l.constprop.0+0x72>
 8016f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8016f80:	e7e1      	b.n	8016f46 <_strtol_l.constprop.0+0x8a>
 8016f82:	1c53      	adds	r3, r2, #1
 8016f84:	d108      	bne.n	8016f98 <_strtol_l.constprop.0+0xdc>
 8016f86:	2322      	movs	r3, #34	@ 0x22
 8016f88:	f8ce 3000 	str.w	r3, [lr]
 8016f8c:	4660      	mov	r0, ip
 8016f8e:	f1b8 0f00 	cmp.w	r8, #0
 8016f92:	d0a0      	beq.n	8016ed6 <_strtol_l.constprop.0+0x1a>
 8016f94:	1e69      	subs	r1, r5, #1
 8016f96:	e006      	b.n	8016fa6 <_strtol_l.constprop.0+0xea>
 8016f98:	b106      	cbz	r6, 8016f9c <_strtol_l.constprop.0+0xe0>
 8016f9a:	4240      	negs	r0, r0
 8016f9c:	f1b8 0f00 	cmp.w	r8, #0
 8016fa0:	d099      	beq.n	8016ed6 <_strtol_l.constprop.0+0x1a>
 8016fa2:	2a00      	cmp	r2, #0
 8016fa4:	d1f6      	bne.n	8016f94 <_strtol_l.constprop.0+0xd8>
 8016fa6:	f8c8 1000 	str.w	r1, [r8]
 8016faa:	e794      	b.n	8016ed6 <_strtol_l.constprop.0+0x1a>
 8016fac:	08019441 	.word	0x08019441

08016fb0 <_strtol_r>:
 8016fb0:	f7ff bf84 	b.w	8016ebc <_strtol_l.constprop.0>

08016fb4 <__ssputs_r>:
 8016fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016fb8:	688e      	ldr	r6, [r1, #8]
 8016fba:	461f      	mov	r7, r3
 8016fbc:	42be      	cmp	r6, r7
 8016fbe:	680b      	ldr	r3, [r1, #0]
 8016fc0:	4682      	mov	sl, r0
 8016fc2:	460c      	mov	r4, r1
 8016fc4:	4690      	mov	r8, r2
 8016fc6:	d82d      	bhi.n	8017024 <__ssputs_r+0x70>
 8016fc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016fcc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016fd0:	d026      	beq.n	8017020 <__ssputs_r+0x6c>
 8016fd2:	6965      	ldr	r5, [r4, #20]
 8016fd4:	6909      	ldr	r1, [r1, #16]
 8016fd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016fda:	eba3 0901 	sub.w	r9, r3, r1
 8016fde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016fe2:	1c7b      	adds	r3, r7, #1
 8016fe4:	444b      	add	r3, r9
 8016fe6:	106d      	asrs	r5, r5, #1
 8016fe8:	429d      	cmp	r5, r3
 8016fea:	bf38      	it	cc
 8016fec:	461d      	movcc	r5, r3
 8016fee:	0553      	lsls	r3, r2, #21
 8016ff0:	d527      	bpl.n	8017042 <__ssputs_r+0x8e>
 8016ff2:	4629      	mov	r1, r5
 8016ff4:	f7fc fcbc 	bl	8013970 <_malloc_r>
 8016ff8:	4606      	mov	r6, r0
 8016ffa:	b360      	cbz	r0, 8017056 <__ssputs_r+0xa2>
 8016ffc:	6921      	ldr	r1, [r4, #16]
 8016ffe:	464a      	mov	r2, r9
 8017000:	f7fd fdf5 	bl	8014bee <memcpy>
 8017004:	89a3      	ldrh	r3, [r4, #12]
 8017006:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801700a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801700e:	81a3      	strh	r3, [r4, #12]
 8017010:	6126      	str	r6, [r4, #16]
 8017012:	6165      	str	r5, [r4, #20]
 8017014:	444e      	add	r6, r9
 8017016:	eba5 0509 	sub.w	r5, r5, r9
 801701a:	6026      	str	r6, [r4, #0]
 801701c:	60a5      	str	r5, [r4, #8]
 801701e:	463e      	mov	r6, r7
 8017020:	42be      	cmp	r6, r7
 8017022:	d900      	bls.n	8017026 <__ssputs_r+0x72>
 8017024:	463e      	mov	r6, r7
 8017026:	6820      	ldr	r0, [r4, #0]
 8017028:	4632      	mov	r2, r6
 801702a:	4641      	mov	r1, r8
 801702c:	f7fd fcdf 	bl	80149ee <memmove>
 8017030:	68a3      	ldr	r3, [r4, #8]
 8017032:	1b9b      	subs	r3, r3, r6
 8017034:	60a3      	str	r3, [r4, #8]
 8017036:	6823      	ldr	r3, [r4, #0]
 8017038:	4433      	add	r3, r6
 801703a:	6023      	str	r3, [r4, #0]
 801703c:	2000      	movs	r0, #0
 801703e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017042:	462a      	mov	r2, r5
 8017044:	f000 ff0b 	bl	8017e5e <_realloc_r>
 8017048:	4606      	mov	r6, r0
 801704a:	2800      	cmp	r0, #0
 801704c:	d1e0      	bne.n	8017010 <__ssputs_r+0x5c>
 801704e:	6921      	ldr	r1, [r4, #16]
 8017050:	4650      	mov	r0, sl
 8017052:	f7fe fc2d 	bl	80158b0 <_free_r>
 8017056:	230c      	movs	r3, #12
 8017058:	f8ca 3000 	str.w	r3, [sl]
 801705c:	89a3      	ldrh	r3, [r4, #12]
 801705e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017062:	81a3      	strh	r3, [r4, #12]
 8017064:	f04f 30ff 	mov.w	r0, #4294967295
 8017068:	e7e9      	b.n	801703e <__ssputs_r+0x8a>
	...

0801706c <_svfiprintf_r>:
 801706c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017070:	4698      	mov	r8, r3
 8017072:	898b      	ldrh	r3, [r1, #12]
 8017074:	061b      	lsls	r3, r3, #24
 8017076:	b09d      	sub	sp, #116	@ 0x74
 8017078:	4607      	mov	r7, r0
 801707a:	460d      	mov	r5, r1
 801707c:	4614      	mov	r4, r2
 801707e:	d510      	bpl.n	80170a2 <_svfiprintf_r+0x36>
 8017080:	690b      	ldr	r3, [r1, #16]
 8017082:	b973      	cbnz	r3, 80170a2 <_svfiprintf_r+0x36>
 8017084:	2140      	movs	r1, #64	@ 0x40
 8017086:	f7fc fc73 	bl	8013970 <_malloc_r>
 801708a:	6028      	str	r0, [r5, #0]
 801708c:	6128      	str	r0, [r5, #16]
 801708e:	b930      	cbnz	r0, 801709e <_svfiprintf_r+0x32>
 8017090:	230c      	movs	r3, #12
 8017092:	603b      	str	r3, [r7, #0]
 8017094:	f04f 30ff 	mov.w	r0, #4294967295
 8017098:	b01d      	add	sp, #116	@ 0x74
 801709a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801709e:	2340      	movs	r3, #64	@ 0x40
 80170a0:	616b      	str	r3, [r5, #20]
 80170a2:	2300      	movs	r3, #0
 80170a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80170a6:	2320      	movs	r3, #32
 80170a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80170ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80170b0:	2330      	movs	r3, #48	@ 0x30
 80170b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017250 <_svfiprintf_r+0x1e4>
 80170b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80170ba:	f04f 0901 	mov.w	r9, #1
 80170be:	4623      	mov	r3, r4
 80170c0:	469a      	mov	sl, r3
 80170c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80170c6:	b10a      	cbz	r2, 80170cc <_svfiprintf_r+0x60>
 80170c8:	2a25      	cmp	r2, #37	@ 0x25
 80170ca:	d1f9      	bne.n	80170c0 <_svfiprintf_r+0x54>
 80170cc:	ebba 0b04 	subs.w	fp, sl, r4
 80170d0:	d00b      	beq.n	80170ea <_svfiprintf_r+0x7e>
 80170d2:	465b      	mov	r3, fp
 80170d4:	4622      	mov	r2, r4
 80170d6:	4629      	mov	r1, r5
 80170d8:	4638      	mov	r0, r7
 80170da:	f7ff ff6b 	bl	8016fb4 <__ssputs_r>
 80170de:	3001      	adds	r0, #1
 80170e0:	f000 80a7 	beq.w	8017232 <_svfiprintf_r+0x1c6>
 80170e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80170e6:	445a      	add	r2, fp
 80170e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80170ea:	f89a 3000 	ldrb.w	r3, [sl]
 80170ee:	2b00      	cmp	r3, #0
 80170f0:	f000 809f 	beq.w	8017232 <_svfiprintf_r+0x1c6>
 80170f4:	2300      	movs	r3, #0
 80170f6:	f04f 32ff 	mov.w	r2, #4294967295
 80170fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80170fe:	f10a 0a01 	add.w	sl, sl, #1
 8017102:	9304      	str	r3, [sp, #16]
 8017104:	9307      	str	r3, [sp, #28]
 8017106:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801710a:	931a      	str	r3, [sp, #104]	@ 0x68
 801710c:	4654      	mov	r4, sl
 801710e:	2205      	movs	r2, #5
 8017110:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017114:	484e      	ldr	r0, [pc, #312]	@ (8017250 <_svfiprintf_r+0x1e4>)
 8017116:	f7e9 f883 	bl	8000220 <memchr>
 801711a:	9a04      	ldr	r2, [sp, #16]
 801711c:	b9d8      	cbnz	r0, 8017156 <_svfiprintf_r+0xea>
 801711e:	06d0      	lsls	r0, r2, #27
 8017120:	bf44      	itt	mi
 8017122:	2320      	movmi	r3, #32
 8017124:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017128:	0711      	lsls	r1, r2, #28
 801712a:	bf44      	itt	mi
 801712c:	232b      	movmi	r3, #43	@ 0x2b
 801712e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017132:	f89a 3000 	ldrb.w	r3, [sl]
 8017136:	2b2a      	cmp	r3, #42	@ 0x2a
 8017138:	d015      	beq.n	8017166 <_svfiprintf_r+0xfa>
 801713a:	9a07      	ldr	r2, [sp, #28]
 801713c:	4654      	mov	r4, sl
 801713e:	2000      	movs	r0, #0
 8017140:	f04f 0c0a 	mov.w	ip, #10
 8017144:	4621      	mov	r1, r4
 8017146:	f811 3b01 	ldrb.w	r3, [r1], #1
 801714a:	3b30      	subs	r3, #48	@ 0x30
 801714c:	2b09      	cmp	r3, #9
 801714e:	d94b      	bls.n	80171e8 <_svfiprintf_r+0x17c>
 8017150:	b1b0      	cbz	r0, 8017180 <_svfiprintf_r+0x114>
 8017152:	9207      	str	r2, [sp, #28]
 8017154:	e014      	b.n	8017180 <_svfiprintf_r+0x114>
 8017156:	eba0 0308 	sub.w	r3, r0, r8
 801715a:	fa09 f303 	lsl.w	r3, r9, r3
 801715e:	4313      	orrs	r3, r2
 8017160:	9304      	str	r3, [sp, #16]
 8017162:	46a2      	mov	sl, r4
 8017164:	e7d2      	b.n	801710c <_svfiprintf_r+0xa0>
 8017166:	9b03      	ldr	r3, [sp, #12]
 8017168:	1d19      	adds	r1, r3, #4
 801716a:	681b      	ldr	r3, [r3, #0]
 801716c:	9103      	str	r1, [sp, #12]
 801716e:	2b00      	cmp	r3, #0
 8017170:	bfbb      	ittet	lt
 8017172:	425b      	neglt	r3, r3
 8017174:	f042 0202 	orrlt.w	r2, r2, #2
 8017178:	9307      	strge	r3, [sp, #28]
 801717a:	9307      	strlt	r3, [sp, #28]
 801717c:	bfb8      	it	lt
 801717e:	9204      	strlt	r2, [sp, #16]
 8017180:	7823      	ldrb	r3, [r4, #0]
 8017182:	2b2e      	cmp	r3, #46	@ 0x2e
 8017184:	d10a      	bne.n	801719c <_svfiprintf_r+0x130>
 8017186:	7863      	ldrb	r3, [r4, #1]
 8017188:	2b2a      	cmp	r3, #42	@ 0x2a
 801718a:	d132      	bne.n	80171f2 <_svfiprintf_r+0x186>
 801718c:	9b03      	ldr	r3, [sp, #12]
 801718e:	1d1a      	adds	r2, r3, #4
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	9203      	str	r2, [sp, #12]
 8017194:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017198:	3402      	adds	r4, #2
 801719a:	9305      	str	r3, [sp, #20]
 801719c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017260 <_svfiprintf_r+0x1f4>
 80171a0:	7821      	ldrb	r1, [r4, #0]
 80171a2:	2203      	movs	r2, #3
 80171a4:	4650      	mov	r0, sl
 80171a6:	f7e9 f83b 	bl	8000220 <memchr>
 80171aa:	b138      	cbz	r0, 80171bc <_svfiprintf_r+0x150>
 80171ac:	9b04      	ldr	r3, [sp, #16]
 80171ae:	eba0 000a 	sub.w	r0, r0, sl
 80171b2:	2240      	movs	r2, #64	@ 0x40
 80171b4:	4082      	lsls	r2, r0
 80171b6:	4313      	orrs	r3, r2
 80171b8:	3401      	adds	r4, #1
 80171ba:	9304      	str	r3, [sp, #16]
 80171bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80171c0:	4824      	ldr	r0, [pc, #144]	@ (8017254 <_svfiprintf_r+0x1e8>)
 80171c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80171c6:	2206      	movs	r2, #6
 80171c8:	f7e9 f82a 	bl	8000220 <memchr>
 80171cc:	2800      	cmp	r0, #0
 80171ce:	d036      	beq.n	801723e <_svfiprintf_r+0x1d2>
 80171d0:	4b21      	ldr	r3, [pc, #132]	@ (8017258 <_svfiprintf_r+0x1ec>)
 80171d2:	bb1b      	cbnz	r3, 801721c <_svfiprintf_r+0x1b0>
 80171d4:	9b03      	ldr	r3, [sp, #12]
 80171d6:	3307      	adds	r3, #7
 80171d8:	f023 0307 	bic.w	r3, r3, #7
 80171dc:	3308      	adds	r3, #8
 80171de:	9303      	str	r3, [sp, #12]
 80171e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80171e2:	4433      	add	r3, r6
 80171e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80171e6:	e76a      	b.n	80170be <_svfiprintf_r+0x52>
 80171e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80171ec:	460c      	mov	r4, r1
 80171ee:	2001      	movs	r0, #1
 80171f0:	e7a8      	b.n	8017144 <_svfiprintf_r+0xd8>
 80171f2:	2300      	movs	r3, #0
 80171f4:	3401      	adds	r4, #1
 80171f6:	9305      	str	r3, [sp, #20]
 80171f8:	4619      	mov	r1, r3
 80171fa:	f04f 0c0a 	mov.w	ip, #10
 80171fe:	4620      	mov	r0, r4
 8017200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017204:	3a30      	subs	r2, #48	@ 0x30
 8017206:	2a09      	cmp	r2, #9
 8017208:	d903      	bls.n	8017212 <_svfiprintf_r+0x1a6>
 801720a:	2b00      	cmp	r3, #0
 801720c:	d0c6      	beq.n	801719c <_svfiprintf_r+0x130>
 801720e:	9105      	str	r1, [sp, #20]
 8017210:	e7c4      	b.n	801719c <_svfiprintf_r+0x130>
 8017212:	fb0c 2101 	mla	r1, ip, r1, r2
 8017216:	4604      	mov	r4, r0
 8017218:	2301      	movs	r3, #1
 801721a:	e7f0      	b.n	80171fe <_svfiprintf_r+0x192>
 801721c:	ab03      	add	r3, sp, #12
 801721e:	9300      	str	r3, [sp, #0]
 8017220:	462a      	mov	r2, r5
 8017222:	4b0e      	ldr	r3, [pc, #56]	@ (801725c <_svfiprintf_r+0x1f0>)
 8017224:	a904      	add	r1, sp, #16
 8017226:	4638      	mov	r0, r7
 8017228:	f7fc fcce 	bl	8013bc8 <_printf_float>
 801722c:	1c42      	adds	r2, r0, #1
 801722e:	4606      	mov	r6, r0
 8017230:	d1d6      	bne.n	80171e0 <_svfiprintf_r+0x174>
 8017232:	89ab      	ldrh	r3, [r5, #12]
 8017234:	065b      	lsls	r3, r3, #25
 8017236:	f53f af2d 	bmi.w	8017094 <_svfiprintf_r+0x28>
 801723a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801723c:	e72c      	b.n	8017098 <_svfiprintf_r+0x2c>
 801723e:	ab03      	add	r3, sp, #12
 8017240:	9300      	str	r3, [sp, #0]
 8017242:	462a      	mov	r2, r5
 8017244:	4b05      	ldr	r3, [pc, #20]	@ (801725c <_svfiprintf_r+0x1f0>)
 8017246:	a904      	add	r1, sp, #16
 8017248:	4638      	mov	r0, r7
 801724a:	f7fc ff55 	bl	80140f8 <_printf_i>
 801724e:	e7ed      	b.n	801722c <_svfiprintf_r+0x1c0>
 8017250:	08019541 	.word	0x08019541
 8017254:	0801954b 	.word	0x0801954b
 8017258:	08013bc9 	.word	0x08013bc9
 801725c:	08016fb5 	.word	0x08016fb5
 8017260:	08019547 	.word	0x08019547

08017264 <__sfputc_r>:
 8017264:	6893      	ldr	r3, [r2, #8]
 8017266:	3b01      	subs	r3, #1
 8017268:	2b00      	cmp	r3, #0
 801726a:	b410      	push	{r4}
 801726c:	6093      	str	r3, [r2, #8]
 801726e:	da08      	bge.n	8017282 <__sfputc_r+0x1e>
 8017270:	6994      	ldr	r4, [r2, #24]
 8017272:	42a3      	cmp	r3, r4
 8017274:	db01      	blt.n	801727a <__sfputc_r+0x16>
 8017276:	290a      	cmp	r1, #10
 8017278:	d103      	bne.n	8017282 <__sfputc_r+0x1e>
 801727a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801727e:	f000 b9df 	b.w	8017640 <__swbuf_r>
 8017282:	6813      	ldr	r3, [r2, #0]
 8017284:	1c58      	adds	r0, r3, #1
 8017286:	6010      	str	r0, [r2, #0]
 8017288:	7019      	strb	r1, [r3, #0]
 801728a:	4608      	mov	r0, r1
 801728c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017290:	4770      	bx	lr

08017292 <__sfputs_r>:
 8017292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017294:	4606      	mov	r6, r0
 8017296:	460f      	mov	r7, r1
 8017298:	4614      	mov	r4, r2
 801729a:	18d5      	adds	r5, r2, r3
 801729c:	42ac      	cmp	r4, r5
 801729e:	d101      	bne.n	80172a4 <__sfputs_r+0x12>
 80172a0:	2000      	movs	r0, #0
 80172a2:	e007      	b.n	80172b4 <__sfputs_r+0x22>
 80172a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80172a8:	463a      	mov	r2, r7
 80172aa:	4630      	mov	r0, r6
 80172ac:	f7ff ffda 	bl	8017264 <__sfputc_r>
 80172b0:	1c43      	adds	r3, r0, #1
 80172b2:	d1f3      	bne.n	801729c <__sfputs_r+0xa>
 80172b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080172b8 <_vfiprintf_r>:
 80172b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172bc:	460d      	mov	r5, r1
 80172be:	b09d      	sub	sp, #116	@ 0x74
 80172c0:	4614      	mov	r4, r2
 80172c2:	4698      	mov	r8, r3
 80172c4:	4606      	mov	r6, r0
 80172c6:	b118      	cbz	r0, 80172d0 <_vfiprintf_r+0x18>
 80172c8:	6a03      	ldr	r3, [r0, #32]
 80172ca:	b90b      	cbnz	r3, 80172d0 <_vfiprintf_r+0x18>
 80172cc:	f7fd fad4 	bl	8014878 <__sinit>
 80172d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80172d2:	07d9      	lsls	r1, r3, #31
 80172d4:	d405      	bmi.n	80172e2 <_vfiprintf_r+0x2a>
 80172d6:	89ab      	ldrh	r3, [r5, #12]
 80172d8:	059a      	lsls	r2, r3, #22
 80172da:	d402      	bmi.n	80172e2 <_vfiprintf_r+0x2a>
 80172dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80172de:	f7fd fc84 	bl	8014bea <__retarget_lock_acquire_recursive>
 80172e2:	89ab      	ldrh	r3, [r5, #12]
 80172e4:	071b      	lsls	r3, r3, #28
 80172e6:	d501      	bpl.n	80172ec <_vfiprintf_r+0x34>
 80172e8:	692b      	ldr	r3, [r5, #16]
 80172ea:	b99b      	cbnz	r3, 8017314 <_vfiprintf_r+0x5c>
 80172ec:	4629      	mov	r1, r5
 80172ee:	4630      	mov	r0, r6
 80172f0:	f000 f9e4 	bl	80176bc <__swsetup_r>
 80172f4:	b170      	cbz	r0, 8017314 <_vfiprintf_r+0x5c>
 80172f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80172f8:	07dc      	lsls	r4, r3, #31
 80172fa:	d504      	bpl.n	8017306 <_vfiprintf_r+0x4e>
 80172fc:	f04f 30ff 	mov.w	r0, #4294967295
 8017300:	b01d      	add	sp, #116	@ 0x74
 8017302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017306:	89ab      	ldrh	r3, [r5, #12]
 8017308:	0598      	lsls	r0, r3, #22
 801730a:	d4f7      	bmi.n	80172fc <_vfiprintf_r+0x44>
 801730c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801730e:	f7fd fc6d 	bl	8014bec <__retarget_lock_release_recursive>
 8017312:	e7f3      	b.n	80172fc <_vfiprintf_r+0x44>
 8017314:	2300      	movs	r3, #0
 8017316:	9309      	str	r3, [sp, #36]	@ 0x24
 8017318:	2320      	movs	r3, #32
 801731a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801731e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017322:	2330      	movs	r3, #48	@ 0x30
 8017324:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80174d4 <_vfiprintf_r+0x21c>
 8017328:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801732c:	f04f 0901 	mov.w	r9, #1
 8017330:	4623      	mov	r3, r4
 8017332:	469a      	mov	sl, r3
 8017334:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017338:	b10a      	cbz	r2, 801733e <_vfiprintf_r+0x86>
 801733a:	2a25      	cmp	r2, #37	@ 0x25
 801733c:	d1f9      	bne.n	8017332 <_vfiprintf_r+0x7a>
 801733e:	ebba 0b04 	subs.w	fp, sl, r4
 8017342:	d00b      	beq.n	801735c <_vfiprintf_r+0xa4>
 8017344:	465b      	mov	r3, fp
 8017346:	4622      	mov	r2, r4
 8017348:	4629      	mov	r1, r5
 801734a:	4630      	mov	r0, r6
 801734c:	f7ff ffa1 	bl	8017292 <__sfputs_r>
 8017350:	3001      	adds	r0, #1
 8017352:	f000 80a7 	beq.w	80174a4 <_vfiprintf_r+0x1ec>
 8017356:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017358:	445a      	add	r2, fp
 801735a:	9209      	str	r2, [sp, #36]	@ 0x24
 801735c:	f89a 3000 	ldrb.w	r3, [sl]
 8017360:	2b00      	cmp	r3, #0
 8017362:	f000 809f 	beq.w	80174a4 <_vfiprintf_r+0x1ec>
 8017366:	2300      	movs	r3, #0
 8017368:	f04f 32ff 	mov.w	r2, #4294967295
 801736c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017370:	f10a 0a01 	add.w	sl, sl, #1
 8017374:	9304      	str	r3, [sp, #16]
 8017376:	9307      	str	r3, [sp, #28]
 8017378:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801737c:	931a      	str	r3, [sp, #104]	@ 0x68
 801737e:	4654      	mov	r4, sl
 8017380:	2205      	movs	r2, #5
 8017382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017386:	4853      	ldr	r0, [pc, #332]	@ (80174d4 <_vfiprintf_r+0x21c>)
 8017388:	f7e8 ff4a 	bl	8000220 <memchr>
 801738c:	9a04      	ldr	r2, [sp, #16]
 801738e:	b9d8      	cbnz	r0, 80173c8 <_vfiprintf_r+0x110>
 8017390:	06d1      	lsls	r1, r2, #27
 8017392:	bf44      	itt	mi
 8017394:	2320      	movmi	r3, #32
 8017396:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801739a:	0713      	lsls	r3, r2, #28
 801739c:	bf44      	itt	mi
 801739e:	232b      	movmi	r3, #43	@ 0x2b
 80173a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80173a4:	f89a 3000 	ldrb.w	r3, [sl]
 80173a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80173aa:	d015      	beq.n	80173d8 <_vfiprintf_r+0x120>
 80173ac:	9a07      	ldr	r2, [sp, #28]
 80173ae:	4654      	mov	r4, sl
 80173b0:	2000      	movs	r0, #0
 80173b2:	f04f 0c0a 	mov.w	ip, #10
 80173b6:	4621      	mov	r1, r4
 80173b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80173bc:	3b30      	subs	r3, #48	@ 0x30
 80173be:	2b09      	cmp	r3, #9
 80173c0:	d94b      	bls.n	801745a <_vfiprintf_r+0x1a2>
 80173c2:	b1b0      	cbz	r0, 80173f2 <_vfiprintf_r+0x13a>
 80173c4:	9207      	str	r2, [sp, #28]
 80173c6:	e014      	b.n	80173f2 <_vfiprintf_r+0x13a>
 80173c8:	eba0 0308 	sub.w	r3, r0, r8
 80173cc:	fa09 f303 	lsl.w	r3, r9, r3
 80173d0:	4313      	orrs	r3, r2
 80173d2:	9304      	str	r3, [sp, #16]
 80173d4:	46a2      	mov	sl, r4
 80173d6:	e7d2      	b.n	801737e <_vfiprintf_r+0xc6>
 80173d8:	9b03      	ldr	r3, [sp, #12]
 80173da:	1d19      	adds	r1, r3, #4
 80173dc:	681b      	ldr	r3, [r3, #0]
 80173de:	9103      	str	r1, [sp, #12]
 80173e0:	2b00      	cmp	r3, #0
 80173e2:	bfbb      	ittet	lt
 80173e4:	425b      	neglt	r3, r3
 80173e6:	f042 0202 	orrlt.w	r2, r2, #2
 80173ea:	9307      	strge	r3, [sp, #28]
 80173ec:	9307      	strlt	r3, [sp, #28]
 80173ee:	bfb8      	it	lt
 80173f0:	9204      	strlt	r2, [sp, #16]
 80173f2:	7823      	ldrb	r3, [r4, #0]
 80173f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80173f6:	d10a      	bne.n	801740e <_vfiprintf_r+0x156>
 80173f8:	7863      	ldrb	r3, [r4, #1]
 80173fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80173fc:	d132      	bne.n	8017464 <_vfiprintf_r+0x1ac>
 80173fe:	9b03      	ldr	r3, [sp, #12]
 8017400:	1d1a      	adds	r2, r3, #4
 8017402:	681b      	ldr	r3, [r3, #0]
 8017404:	9203      	str	r2, [sp, #12]
 8017406:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801740a:	3402      	adds	r4, #2
 801740c:	9305      	str	r3, [sp, #20]
 801740e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80174e4 <_vfiprintf_r+0x22c>
 8017412:	7821      	ldrb	r1, [r4, #0]
 8017414:	2203      	movs	r2, #3
 8017416:	4650      	mov	r0, sl
 8017418:	f7e8 ff02 	bl	8000220 <memchr>
 801741c:	b138      	cbz	r0, 801742e <_vfiprintf_r+0x176>
 801741e:	9b04      	ldr	r3, [sp, #16]
 8017420:	eba0 000a 	sub.w	r0, r0, sl
 8017424:	2240      	movs	r2, #64	@ 0x40
 8017426:	4082      	lsls	r2, r0
 8017428:	4313      	orrs	r3, r2
 801742a:	3401      	adds	r4, #1
 801742c:	9304      	str	r3, [sp, #16]
 801742e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017432:	4829      	ldr	r0, [pc, #164]	@ (80174d8 <_vfiprintf_r+0x220>)
 8017434:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017438:	2206      	movs	r2, #6
 801743a:	f7e8 fef1 	bl	8000220 <memchr>
 801743e:	2800      	cmp	r0, #0
 8017440:	d03f      	beq.n	80174c2 <_vfiprintf_r+0x20a>
 8017442:	4b26      	ldr	r3, [pc, #152]	@ (80174dc <_vfiprintf_r+0x224>)
 8017444:	bb1b      	cbnz	r3, 801748e <_vfiprintf_r+0x1d6>
 8017446:	9b03      	ldr	r3, [sp, #12]
 8017448:	3307      	adds	r3, #7
 801744a:	f023 0307 	bic.w	r3, r3, #7
 801744e:	3308      	adds	r3, #8
 8017450:	9303      	str	r3, [sp, #12]
 8017452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017454:	443b      	add	r3, r7
 8017456:	9309      	str	r3, [sp, #36]	@ 0x24
 8017458:	e76a      	b.n	8017330 <_vfiprintf_r+0x78>
 801745a:	fb0c 3202 	mla	r2, ip, r2, r3
 801745e:	460c      	mov	r4, r1
 8017460:	2001      	movs	r0, #1
 8017462:	e7a8      	b.n	80173b6 <_vfiprintf_r+0xfe>
 8017464:	2300      	movs	r3, #0
 8017466:	3401      	adds	r4, #1
 8017468:	9305      	str	r3, [sp, #20]
 801746a:	4619      	mov	r1, r3
 801746c:	f04f 0c0a 	mov.w	ip, #10
 8017470:	4620      	mov	r0, r4
 8017472:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017476:	3a30      	subs	r2, #48	@ 0x30
 8017478:	2a09      	cmp	r2, #9
 801747a:	d903      	bls.n	8017484 <_vfiprintf_r+0x1cc>
 801747c:	2b00      	cmp	r3, #0
 801747e:	d0c6      	beq.n	801740e <_vfiprintf_r+0x156>
 8017480:	9105      	str	r1, [sp, #20]
 8017482:	e7c4      	b.n	801740e <_vfiprintf_r+0x156>
 8017484:	fb0c 2101 	mla	r1, ip, r1, r2
 8017488:	4604      	mov	r4, r0
 801748a:	2301      	movs	r3, #1
 801748c:	e7f0      	b.n	8017470 <_vfiprintf_r+0x1b8>
 801748e:	ab03      	add	r3, sp, #12
 8017490:	9300      	str	r3, [sp, #0]
 8017492:	462a      	mov	r2, r5
 8017494:	4b12      	ldr	r3, [pc, #72]	@ (80174e0 <_vfiprintf_r+0x228>)
 8017496:	a904      	add	r1, sp, #16
 8017498:	4630      	mov	r0, r6
 801749a:	f7fc fb95 	bl	8013bc8 <_printf_float>
 801749e:	4607      	mov	r7, r0
 80174a0:	1c78      	adds	r0, r7, #1
 80174a2:	d1d6      	bne.n	8017452 <_vfiprintf_r+0x19a>
 80174a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80174a6:	07d9      	lsls	r1, r3, #31
 80174a8:	d405      	bmi.n	80174b6 <_vfiprintf_r+0x1fe>
 80174aa:	89ab      	ldrh	r3, [r5, #12]
 80174ac:	059a      	lsls	r2, r3, #22
 80174ae:	d402      	bmi.n	80174b6 <_vfiprintf_r+0x1fe>
 80174b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80174b2:	f7fd fb9b 	bl	8014bec <__retarget_lock_release_recursive>
 80174b6:	89ab      	ldrh	r3, [r5, #12]
 80174b8:	065b      	lsls	r3, r3, #25
 80174ba:	f53f af1f 	bmi.w	80172fc <_vfiprintf_r+0x44>
 80174be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80174c0:	e71e      	b.n	8017300 <_vfiprintf_r+0x48>
 80174c2:	ab03      	add	r3, sp, #12
 80174c4:	9300      	str	r3, [sp, #0]
 80174c6:	462a      	mov	r2, r5
 80174c8:	4b05      	ldr	r3, [pc, #20]	@ (80174e0 <_vfiprintf_r+0x228>)
 80174ca:	a904      	add	r1, sp, #16
 80174cc:	4630      	mov	r0, r6
 80174ce:	f7fc fe13 	bl	80140f8 <_printf_i>
 80174d2:	e7e4      	b.n	801749e <_vfiprintf_r+0x1e6>
 80174d4:	08019541 	.word	0x08019541
 80174d8:	0801954b 	.word	0x0801954b
 80174dc:	08013bc9 	.word	0x08013bc9
 80174e0:	08017293 	.word	0x08017293
 80174e4:	08019547 	.word	0x08019547

080174e8 <__sflush_r>:
 80174e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80174ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174f0:	0716      	lsls	r6, r2, #28
 80174f2:	4605      	mov	r5, r0
 80174f4:	460c      	mov	r4, r1
 80174f6:	d454      	bmi.n	80175a2 <__sflush_r+0xba>
 80174f8:	684b      	ldr	r3, [r1, #4]
 80174fa:	2b00      	cmp	r3, #0
 80174fc:	dc02      	bgt.n	8017504 <__sflush_r+0x1c>
 80174fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017500:	2b00      	cmp	r3, #0
 8017502:	dd48      	ble.n	8017596 <__sflush_r+0xae>
 8017504:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017506:	2e00      	cmp	r6, #0
 8017508:	d045      	beq.n	8017596 <__sflush_r+0xae>
 801750a:	2300      	movs	r3, #0
 801750c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017510:	682f      	ldr	r7, [r5, #0]
 8017512:	6a21      	ldr	r1, [r4, #32]
 8017514:	602b      	str	r3, [r5, #0]
 8017516:	d030      	beq.n	801757a <__sflush_r+0x92>
 8017518:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801751a:	89a3      	ldrh	r3, [r4, #12]
 801751c:	0759      	lsls	r1, r3, #29
 801751e:	d505      	bpl.n	801752c <__sflush_r+0x44>
 8017520:	6863      	ldr	r3, [r4, #4]
 8017522:	1ad2      	subs	r2, r2, r3
 8017524:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017526:	b10b      	cbz	r3, 801752c <__sflush_r+0x44>
 8017528:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801752a:	1ad2      	subs	r2, r2, r3
 801752c:	2300      	movs	r3, #0
 801752e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017530:	6a21      	ldr	r1, [r4, #32]
 8017532:	4628      	mov	r0, r5
 8017534:	47b0      	blx	r6
 8017536:	1c43      	adds	r3, r0, #1
 8017538:	89a3      	ldrh	r3, [r4, #12]
 801753a:	d106      	bne.n	801754a <__sflush_r+0x62>
 801753c:	6829      	ldr	r1, [r5, #0]
 801753e:	291d      	cmp	r1, #29
 8017540:	d82b      	bhi.n	801759a <__sflush_r+0xb2>
 8017542:	4a2a      	ldr	r2, [pc, #168]	@ (80175ec <__sflush_r+0x104>)
 8017544:	410a      	asrs	r2, r1
 8017546:	07d6      	lsls	r6, r2, #31
 8017548:	d427      	bmi.n	801759a <__sflush_r+0xb2>
 801754a:	2200      	movs	r2, #0
 801754c:	6062      	str	r2, [r4, #4]
 801754e:	04d9      	lsls	r1, r3, #19
 8017550:	6922      	ldr	r2, [r4, #16]
 8017552:	6022      	str	r2, [r4, #0]
 8017554:	d504      	bpl.n	8017560 <__sflush_r+0x78>
 8017556:	1c42      	adds	r2, r0, #1
 8017558:	d101      	bne.n	801755e <__sflush_r+0x76>
 801755a:	682b      	ldr	r3, [r5, #0]
 801755c:	b903      	cbnz	r3, 8017560 <__sflush_r+0x78>
 801755e:	6560      	str	r0, [r4, #84]	@ 0x54
 8017560:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017562:	602f      	str	r7, [r5, #0]
 8017564:	b1b9      	cbz	r1, 8017596 <__sflush_r+0xae>
 8017566:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801756a:	4299      	cmp	r1, r3
 801756c:	d002      	beq.n	8017574 <__sflush_r+0x8c>
 801756e:	4628      	mov	r0, r5
 8017570:	f7fe f99e 	bl	80158b0 <_free_r>
 8017574:	2300      	movs	r3, #0
 8017576:	6363      	str	r3, [r4, #52]	@ 0x34
 8017578:	e00d      	b.n	8017596 <__sflush_r+0xae>
 801757a:	2301      	movs	r3, #1
 801757c:	4628      	mov	r0, r5
 801757e:	47b0      	blx	r6
 8017580:	4602      	mov	r2, r0
 8017582:	1c50      	adds	r0, r2, #1
 8017584:	d1c9      	bne.n	801751a <__sflush_r+0x32>
 8017586:	682b      	ldr	r3, [r5, #0]
 8017588:	2b00      	cmp	r3, #0
 801758a:	d0c6      	beq.n	801751a <__sflush_r+0x32>
 801758c:	2b1d      	cmp	r3, #29
 801758e:	d001      	beq.n	8017594 <__sflush_r+0xac>
 8017590:	2b16      	cmp	r3, #22
 8017592:	d11e      	bne.n	80175d2 <__sflush_r+0xea>
 8017594:	602f      	str	r7, [r5, #0]
 8017596:	2000      	movs	r0, #0
 8017598:	e022      	b.n	80175e0 <__sflush_r+0xf8>
 801759a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801759e:	b21b      	sxth	r3, r3
 80175a0:	e01b      	b.n	80175da <__sflush_r+0xf2>
 80175a2:	690f      	ldr	r7, [r1, #16]
 80175a4:	2f00      	cmp	r7, #0
 80175a6:	d0f6      	beq.n	8017596 <__sflush_r+0xae>
 80175a8:	0793      	lsls	r3, r2, #30
 80175aa:	680e      	ldr	r6, [r1, #0]
 80175ac:	bf08      	it	eq
 80175ae:	694b      	ldreq	r3, [r1, #20]
 80175b0:	600f      	str	r7, [r1, #0]
 80175b2:	bf18      	it	ne
 80175b4:	2300      	movne	r3, #0
 80175b6:	eba6 0807 	sub.w	r8, r6, r7
 80175ba:	608b      	str	r3, [r1, #8]
 80175bc:	f1b8 0f00 	cmp.w	r8, #0
 80175c0:	dde9      	ble.n	8017596 <__sflush_r+0xae>
 80175c2:	6a21      	ldr	r1, [r4, #32]
 80175c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80175c6:	4643      	mov	r3, r8
 80175c8:	463a      	mov	r2, r7
 80175ca:	4628      	mov	r0, r5
 80175cc:	47b0      	blx	r6
 80175ce:	2800      	cmp	r0, #0
 80175d0:	dc08      	bgt.n	80175e4 <__sflush_r+0xfc>
 80175d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80175d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80175da:	81a3      	strh	r3, [r4, #12]
 80175dc:	f04f 30ff 	mov.w	r0, #4294967295
 80175e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80175e4:	4407      	add	r7, r0
 80175e6:	eba8 0800 	sub.w	r8, r8, r0
 80175ea:	e7e7      	b.n	80175bc <__sflush_r+0xd4>
 80175ec:	dfbffffe 	.word	0xdfbffffe

080175f0 <_fflush_r>:
 80175f0:	b538      	push	{r3, r4, r5, lr}
 80175f2:	690b      	ldr	r3, [r1, #16]
 80175f4:	4605      	mov	r5, r0
 80175f6:	460c      	mov	r4, r1
 80175f8:	b913      	cbnz	r3, 8017600 <_fflush_r+0x10>
 80175fa:	2500      	movs	r5, #0
 80175fc:	4628      	mov	r0, r5
 80175fe:	bd38      	pop	{r3, r4, r5, pc}
 8017600:	b118      	cbz	r0, 801760a <_fflush_r+0x1a>
 8017602:	6a03      	ldr	r3, [r0, #32]
 8017604:	b90b      	cbnz	r3, 801760a <_fflush_r+0x1a>
 8017606:	f7fd f937 	bl	8014878 <__sinit>
 801760a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d0f3      	beq.n	80175fa <_fflush_r+0xa>
 8017612:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017614:	07d0      	lsls	r0, r2, #31
 8017616:	d404      	bmi.n	8017622 <_fflush_r+0x32>
 8017618:	0599      	lsls	r1, r3, #22
 801761a:	d402      	bmi.n	8017622 <_fflush_r+0x32>
 801761c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801761e:	f7fd fae4 	bl	8014bea <__retarget_lock_acquire_recursive>
 8017622:	4628      	mov	r0, r5
 8017624:	4621      	mov	r1, r4
 8017626:	f7ff ff5f 	bl	80174e8 <__sflush_r>
 801762a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801762c:	07da      	lsls	r2, r3, #31
 801762e:	4605      	mov	r5, r0
 8017630:	d4e4      	bmi.n	80175fc <_fflush_r+0xc>
 8017632:	89a3      	ldrh	r3, [r4, #12]
 8017634:	059b      	lsls	r3, r3, #22
 8017636:	d4e1      	bmi.n	80175fc <_fflush_r+0xc>
 8017638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801763a:	f7fd fad7 	bl	8014bec <__retarget_lock_release_recursive>
 801763e:	e7dd      	b.n	80175fc <_fflush_r+0xc>

08017640 <__swbuf_r>:
 8017640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017642:	460e      	mov	r6, r1
 8017644:	4614      	mov	r4, r2
 8017646:	4605      	mov	r5, r0
 8017648:	b118      	cbz	r0, 8017652 <__swbuf_r+0x12>
 801764a:	6a03      	ldr	r3, [r0, #32]
 801764c:	b90b      	cbnz	r3, 8017652 <__swbuf_r+0x12>
 801764e:	f7fd f913 	bl	8014878 <__sinit>
 8017652:	69a3      	ldr	r3, [r4, #24]
 8017654:	60a3      	str	r3, [r4, #8]
 8017656:	89a3      	ldrh	r3, [r4, #12]
 8017658:	071a      	lsls	r2, r3, #28
 801765a:	d501      	bpl.n	8017660 <__swbuf_r+0x20>
 801765c:	6923      	ldr	r3, [r4, #16]
 801765e:	b943      	cbnz	r3, 8017672 <__swbuf_r+0x32>
 8017660:	4621      	mov	r1, r4
 8017662:	4628      	mov	r0, r5
 8017664:	f000 f82a 	bl	80176bc <__swsetup_r>
 8017668:	b118      	cbz	r0, 8017672 <__swbuf_r+0x32>
 801766a:	f04f 37ff 	mov.w	r7, #4294967295
 801766e:	4638      	mov	r0, r7
 8017670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017672:	6823      	ldr	r3, [r4, #0]
 8017674:	6922      	ldr	r2, [r4, #16]
 8017676:	1a98      	subs	r0, r3, r2
 8017678:	6963      	ldr	r3, [r4, #20]
 801767a:	b2f6      	uxtb	r6, r6
 801767c:	4283      	cmp	r3, r0
 801767e:	4637      	mov	r7, r6
 8017680:	dc05      	bgt.n	801768e <__swbuf_r+0x4e>
 8017682:	4621      	mov	r1, r4
 8017684:	4628      	mov	r0, r5
 8017686:	f7ff ffb3 	bl	80175f0 <_fflush_r>
 801768a:	2800      	cmp	r0, #0
 801768c:	d1ed      	bne.n	801766a <__swbuf_r+0x2a>
 801768e:	68a3      	ldr	r3, [r4, #8]
 8017690:	3b01      	subs	r3, #1
 8017692:	60a3      	str	r3, [r4, #8]
 8017694:	6823      	ldr	r3, [r4, #0]
 8017696:	1c5a      	adds	r2, r3, #1
 8017698:	6022      	str	r2, [r4, #0]
 801769a:	701e      	strb	r6, [r3, #0]
 801769c:	6962      	ldr	r2, [r4, #20]
 801769e:	1c43      	adds	r3, r0, #1
 80176a0:	429a      	cmp	r2, r3
 80176a2:	d004      	beq.n	80176ae <__swbuf_r+0x6e>
 80176a4:	89a3      	ldrh	r3, [r4, #12]
 80176a6:	07db      	lsls	r3, r3, #31
 80176a8:	d5e1      	bpl.n	801766e <__swbuf_r+0x2e>
 80176aa:	2e0a      	cmp	r6, #10
 80176ac:	d1df      	bne.n	801766e <__swbuf_r+0x2e>
 80176ae:	4621      	mov	r1, r4
 80176b0:	4628      	mov	r0, r5
 80176b2:	f7ff ff9d 	bl	80175f0 <_fflush_r>
 80176b6:	2800      	cmp	r0, #0
 80176b8:	d0d9      	beq.n	801766e <__swbuf_r+0x2e>
 80176ba:	e7d6      	b.n	801766a <__swbuf_r+0x2a>

080176bc <__swsetup_r>:
 80176bc:	b538      	push	{r3, r4, r5, lr}
 80176be:	4b29      	ldr	r3, [pc, #164]	@ (8017764 <__swsetup_r+0xa8>)
 80176c0:	4605      	mov	r5, r0
 80176c2:	6818      	ldr	r0, [r3, #0]
 80176c4:	460c      	mov	r4, r1
 80176c6:	b118      	cbz	r0, 80176d0 <__swsetup_r+0x14>
 80176c8:	6a03      	ldr	r3, [r0, #32]
 80176ca:	b90b      	cbnz	r3, 80176d0 <__swsetup_r+0x14>
 80176cc:	f7fd f8d4 	bl	8014878 <__sinit>
 80176d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80176d4:	0719      	lsls	r1, r3, #28
 80176d6:	d422      	bmi.n	801771e <__swsetup_r+0x62>
 80176d8:	06da      	lsls	r2, r3, #27
 80176da:	d407      	bmi.n	80176ec <__swsetup_r+0x30>
 80176dc:	2209      	movs	r2, #9
 80176de:	602a      	str	r2, [r5, #0]
 80176e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80176e4:	81a3      	strh	r3, [r4, #12]
 80176e6:	f04f 30ff 	mov.w	r0, #4294967295
 80176ea:	e033      	b.n	8017754 <__swsetup_r+0x98>
 80176ec:	0758      	lsls	r0, r3, #29
 80176ee:	d512      	bpl.n	8017716 <__swsetup_r+0x5a>
 80176f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80176f2:	b141      	cbz	r1, 8017706 <__swsetup_r+0x4a>
 80176f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80176f8:	4299      	cmp	r1, r3
 80176fa:	d002      	beq.n	8017702 <__swsetup_r+0x46>
 80176fc:	4628      	mov	r0, r5
 80176fe:	f7fe f8d7 	bl	80158b0 <_free_r>
 8017702:	2300      	movs	r3, #0
 8017704:	6363      	str	r3, [r4, #52]	@ 0x34
 8017706:	89a3      	ldrh	r3, [r4, #12]
 8017708:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801770c:	81a3      	strh	r3, [r4, #12]
 801770e:	2300      	movs	r3, #0
 8017710:	6063      	str	r3, [r4, #4]
 8017712:	6923      	ldr	r3, [r4, #16]
 8017714:	6023      	str	r3, [r4, #0]
 8017716:	89a3      	ldrh	r3, [r4, #12]
 8017718:	f043 0308 	orr.w	r3, r3, #8
 801771c:	81a3      	strh	r3, [r4, #12]
 801771e:	6923      	ldr	r3, [r4, #16]
 8017720:	b94b      	cbnz	r3, 8017736 <__swsetup_r+0x7a>
 8017722:	89a3      	ldrh	r3, [r4, #12]
 8017724:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801772c:	d003      	beq.n	8017736 <__swsetup_r+0x7a>
 801772e:	4621      	mov	r1, r4
 8017730:	4628      	mov	r0, r5
 8017732:	f000 fbf5 	bl	8017f20 <__smakebuf_r>
 8017736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801773a:	f013 0201 	ands.w	r2, r3, #1
 801773e:	d00a      	beq.n	8017756 <__swsetup_r+0x9a>
 8017740:	2200      	movs	r2, #0
 8017742:	60a2      	str	r2, [r4, #8]
 8017744:	6962      	ldr	r2, [r4, #20]
 8017746:	4252      	negs	r2, r2
 8017748:	61a2      	str	r2, [r4, #24]
 801774a:	6922      	ldr	r2, [r4, #16]
 801774c:	b942      	cbnz	r2, 8017760 <__swsetup_r+0xa4>
 801774e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017752:	d1c5      	bne.n	80176e0 <__swsetup_r+0x24>
 8017754:	bd38      	pop	{r3, r4, r5, pc}
 8017756:	0799      	lsls	r1, r3, #30
 8017758:	bf58      	it	pl
 801775a:	6962      	ldrpl	r2, [r4, #20]
 801775c:	60a2      	str	r2, [r4, #8]
 801775e:	e7f4      	b.n	801774a <__swsetup_r+0x8e>
 8017760:	2000      	movs	r0, #0
 8017762:	e7f7      	b.n	8017754 <__swsetup_r+0x98>
 8017764:	20000090 	.word	0x20000090

08017768 <strncmp>:
 8017768:	b510      	push	{r4, lr}
 801776a:	b16a      	cbz	r2, 8017788 <strncmp+0x20>
 801776c:	3901      	subs	r1, #1
 801776e:	1884      	adds	r4, r0, r2
 8017770:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017774:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017778:	429a      	cmp	r2, r3
 801777a:	d103      	bne.n	8017784 <strncmp+0x1c>
 801777c:	42a0      	cmp	r0, r4
 801777e:	d001      	beq.n	8017784 <strncmp+0x1c>
 8017780:	2a00      	cmp	r2, #0
 8017782:	d1f5      	bne.n	8017770 <strncmp+0x8>
 8017784:	1ad0      	subs	r0, r2, r3
 8017786:	bd10      	pop	{r4, pc}
 8017788:	4610      	mov	r0, r2
 801778a:	e7fc      	b.n	8017786 <strncmp+0x1e>
 801778c:	0000      	movs	r0, r0
	...

08017790 <nan>:
 8017790:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017798 <nan+0x8>
 8017794:	4770      	bx	lr
 8017796:	bf00      	nop
 8017798:	00000000 	.word	0x00000000
 801779c:	7ff80000 	.word	0x7ff80000

080177a0 <_calloc_r>:
 80177a0:	b570      	push	{r4, r5, r6, lr}
 80177a2:	fba1 5402 	umull	r5, r4, r1, r2
 80177a6:	b93c      	cbnz	r4, 80177b8 <_calloc_r+0x18>
 80177a8:	4629      	mov	r1, r5
 80177aa:	f7fc f8e1 	bl	8013970 <_malloc_r>
 80177ae:	4606      	mov	r6, r0
 80177b0:	b928      	cbnz	r0, 80177be <_calloc_r+0x1e>
 80177b2:	2600      	movs	r6, #0
 80177b4:	4630      	mov	r0, r6
 80177b6:	bd70      	pop	{r4, r5, r6, pc}
 80177b8:	220c      	movs	r2, #12
 80177ba:	6002      	str	r2, [r0, #0]
 80177bc:	e7f9      	b.n	80177b2 <_calloc_r+0x12>
 80177be:	462a      	mov	r2, r5
 80177c0:	4621      	mov	r1, r4
 80177c2:	f7fd f92e 	bl	8014a22 <memset>
 80177c6:	e7f5      	b.n	80177b4 <_calloc_r+0x14>

080177c8 <rshift>:
 80177c8:	6903      	ldr	r3, [r0, #16]
 80177ca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80177ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80177d2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80177d6:	f100 0414 	add.w	r4, r0, #20
 80177da:	dd45      	ble.n	8017868 <rshift+0xa0>
 80177dc:	f011 011f 	ands.w	r1, r1, #31
 80177e0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80177e4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80177e8:	d10c      	bne.n	8017804 <rshift+0x3c>
 80177ea:	f100 0710 	add.w	r7, r0, #16
 80177ee:	4629      	mov	r1, r5
 80177f0:	42b1      	cmp	r1, r6
 80177f2:	d334      	bcc.n	801785e <rshift+0x96>
 80177f4:	1a9b      	subs	r3, r3, r2
 80177f6:	009b      	lsls	r3, r3, #2
 80177f8:	1eea      	subs	r2, r5, #3
 80177fa:	4296      	cmp	r6, r2
 80177fc:	bf38      	it	cc
 80177fe:	2300      	movcc	r3, #0
 8017800:	4423      	add	r3, r4
 8017802:	e015      	b.n	8017830 <rshift+0x68>
 8017804:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8017808:	f1c1 0820 	rsb	r8, r1, #32
 801780c:	40cf      	lsrs	r7, r1
 801780e:	f105 0e04 	add.w	lr, r5, #4
 8017812:	46a1      	mov	r9, r4
 8017814:	4576      	cmp	r6, lr
 8017816:	46f4      	mov	ip, lr
 8017818:	d815      	bhi.n	8017846 <rshift+0x7e>
 801781a:	1a9a      	subs	r2, r3, r2
 801781c:	0092      	lsls	r2, r2, #2
 801781e:	3a04      	subs	r2, #4
 8017820:	3501      	adds	r5, #1
 8017822:	42ae      	cmp	r6, r5
 8017824:	bf38      	it	cc
 8017826:	2200      	movcc	r2, #0
 8017828:	18a3      	adds	r3, r4, r2
 801782a:	50a7      	str	r7, [r4, r2]
 801782c:	b107      	cbz	r7, 8017830 <rshift+0x68>
 801782e:	3304      	adds	r3, #4
 8017830:	1b1a      	subs	r2, r3, r4
 8017832:	42a3      	cmp	r3, r4
 8017834:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017838:	bf08      	it	eq
 801783a:	2300      	moveq	r3, #0
 801783c:	6102      	str	r2, [r0, #16]
 801783e:	bf08      	it	eq
 8017840:	6143      	streq	r3, [r0, #20]
 8017842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017846:	f8dc c000 	ldr.w	ip, [ip]
 801784a:	fa0c fc08 	lsl.w	ip, ip, r8
 801784e:	ea4c 0707 	orr.w	r7, ip, r7
 8017852:	f849 7b04 	str.w	r7, [r9], #4
 8017856:	f85e 7b04 	ldr.w	r7, [lr], #4
 801785a:	40cf      	lsrs	r7, r1
 801785c:	e7da      	b.n	8017814 <rshift+0x4c>
 801785e:	f851 cb04 	ldr.w	ip, [r1], #4
 8017862:	f847 cf04 	str.w	ip, [r7, #4]!
 8017866:	e7c3      	b.n	80177f0 <rshift+0x28>
 8017868:	4623      	mov	r3, r4
 801786a:	e7e1      	b.n	8017830 <rshift+0x68>

0801786c <__hexdig_fun>:
 801786c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8017870:	2b09      	cmp	r3, #9
 8017872:	d802      	bhi.n	801787a <__hexdig_fun+0xe>
 8017874:	3820      	subs	r0, #32
 8017876:	b2c0      	uxtb	r0, r0
 8017878:	4770      	bx	lr
 801787a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801787e:	2b05      	cmp	r3, #5
 8017880:	d801      	bhi.n	8017886 <__hexdig_fun+0x1a>
 8017882:	3847      	subs	r0, #71	@ 0x47
 8017884:	e7f7      	b.n	8017876 <__hexdig_fun+0xa>
 8017886:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801788a:	2b05      	cmp	r3, #5
 801788c:	d801      	bhi.n	8017892 <__hexdig_fun+0x26>
 801788e:	3827      	subs	r0, #39	@ 0x27
 8017890:	e7f1      	b.n	8017876 <__hexdig_fun+0xa>
 8017892:	2000      	movs	r0, #0
 8017894:	4770      	bx	lr
	...

08017898 <__gethex>:
 8017898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801789c:	b085      	sub	sp, #20
 801789e:	468a      	mov	sl, r1
 80178a0:	9302      	str	r3, [sp, #8]
 80178a2:	680b      	ldr	r3, [r1, #0]
 80178a4:	9001      	str	r0, [sp, #4]
 80178a6:	4690      	mov	r8, r2
 80178a8:	1c9c      	adds	r4, r3, #2
 80178aa:	46a1      	mov	r9, r4
 80178ac:	f814 0b01 	ldrb.w	r0, [r4], #1
 80178b0:	2830      	cmp	r0, #48	@ 0x30
 80178b2:	d0fa      	beq.n	80178aa <__gethex+0x12>
 80178b4:	eba9 0303 	sub.w	r3, r9, r3
 80178b8:	f1a3 0b02 	sub.w	fp, r3, #2
 80178bc:	f7ff ffd6 	bl	801786c <__hexdig_fun>
 80178c0:	4605      	mov	r5, r0
 80178c2:	2800      	cmp	r0, #0
 80178c4:	d168      	bne.n	8017998 <__gethex+0x100>
 80178c6:	49a0      	ldr	r1, [pc, #640]	@ (8017b48 <__gethex+0x2b0>)
 80178c8:	2201      	movs	r2, #1
 80178ca:	4648      	mov	r0, r9
 80178cc:	f7ff ff4c 	bl	8017768 <strncmp>
 80178d0:	4607      	mov	r7, r0
 80178d2:	2800      	cmp	r0, #0
 80178d4:	d167      	bne.n	80179a6 <__gethex+0x10e>
 80178d6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80178da:	4626      	mov	r6, r4
 80178dc:	f7ff ffc6 	bl	801786c <__hexdig_fun>
 80178e0:	2800      	cmp	r0, #0
 80178e2:	d062      	beq.n	80179aa <__gethex+0x112>
 80178e4:	4623      	mov	r3, r4
 80178e6:	7818      	ldrb	r0, [r3, #0]
 80178e8:	2830      	cmp	r0, #48	@ 0x30
 80178ea:	4699      	mov	r9, r3
 80178ec:	f103 0301 	add.w	r3, r3, #1
 80178f0:	d0f9      	beq.n	80178e6 <__gethex+0x4e>
 80178f2:	f7ff ffbb 	bl	801786c <__hexdig_fun>
 80178f6:	fab0 f580 	clz	r5, r0
 80178fa:	096d      	lsrs	r5, r5, #5
 80178fc:	f04f 0b01 	mov.w	fp, #1
 8017900:	464a      	mov	r2, r9
 8017902:	4616      	mov	r6, r2
 8017904:	3201      	adds	r2, #1
 8017906:	7830      	ldrb	r0, [r6, #0]
 8017908:	f7ff ffb0 	bl	801786c <__hexdig_fun>
 801790c:	2800      	cmp	r0, #0
 801790e:	d1f8      	bne.n	8017902 <__gethex+0x6a>
 8017910:	498d      	ldr	r1, [pc, #564]	@ (8017b48 <__gethex+0x2b0>)
 8017912:	2201      	movs	r2, #1
 8017914:	4630      	mov	r0, r6
 8017916:	f7ff ff27 	bl	8017768 <strncmp>
 801791a:	2800      	cmp	r0, #0
 801791c:	d13f      	bne.n	801799e <__gethex+0x106>
 801791e:	b944      	cbnz	r4, 8017932 <__gethex+0x9a>
 8017920:	1c74      	adds	r4, r6, #1
 8017922:	4622      	mov	r2, r4
 8017924:	4616      	mov	r6, r2
 8017926:	3201      	adds	r2, #1
 8017928:	7830      	ldrb	r0, [r6, #0]
 801792a:	f7ff ff9f 	bl	801786c <__hexdig_fun>
 801792e:	2800      	cmp	r0, #0
 8017930:	d1f8      	bne.n	8017924 <__gethex+0x8c>
 8017932:	1ba4      	subs	r4, r4, r6
 8017934:	00a7      	lsls	r7, r4, #2
 8017936:	7833      	ldrb	r3, [r6, #0]
 8017938:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801793c:	2b50      	cmp	r3, #80	@ 0x50
 801793e:	d13e      	bne.n	80179be <__gethex+0x126>
 8017940:	7873      	ldrb	r3, [r6, #1]
 8017942:	2b2b      	cmp	r3, #43	@ 0x2b
 8017944:	d033      	beq.n	80179ae <__gethex+0x116>
 8017946:	2b2d      	cmp	r3, #45	@ 0x2d
 8017948:	d034      	beq.n	80179b4 <__gethex+0x11c>
 801794a:	1c71      	adds	r1, r6, #1
 801794c:	2400      	movs	r4, #0
 801794e:	7808      	ldrb	r0, [r1, #0]
 8017950:	f7ff ff8c 	bl	801786c <__hexdig_fun>
 8017954:	1e43      	subs	r3, r0, #1
 8017956:	b2db      	uxtb	r3, r3
 8017958:	2b18      	cmp	r3, #24
 801795a:	d830      	bhi.n	80179be <__gethex+0x126>
 801795c:	f1a0 0210 	sub.w	r2, r0, #16
 8017960:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017964:	f7ff ff82 	bl	801786c <__hexdig_fun>
 8017968:	f100 3cff 	add.w	ip, r0, #4294967295
 801796c:	fa5f fc8c 	uxtb.w	ip, ip
 8017970:	f1bc 0f18 	cmp.w	ip, #24
 8017974:	f04f 030a 	mov.w	r3, #10
 8017978:	d91e      	bls.n	80179b8 <__gethex+0x120>
 801797a:	b104      	cbz	r4, 801797e <__gethex+0xe6>
 801797c:	4252      	negs	r2, r2
 801797e:	4417      	add	r7, r2
 8017980:	f8ca 1000 	str.w	r1, [sl]
 8017984:	b1ed      	cbz	r5, 80179c2 <__gethex+0x12a>
 8017986:	f1bb 0f00 	cmp.w	fp, #0
 801798a:	bf0c      	ite	eq
 801798c:	2506      	moveq	r5, #6
 801798e:	2500      	movne	r5, #0
 8017990:	4628      	mov	r0, r5
 8017992:	b005      	add	sp, #20
 8017994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017998:	2500      	movs	r5, #0
 801799a:	462c      	mov	r4, r5
 801799c:	e7b0      	b.n	8017900 <__gethex+0x68>
 801799e:	2c00      	cmp	r4, #0
 80179a0:	d1c7      	bne.n	8017932 <__gethex+0x9a>
 80179a2:	4627      	mov	r7, r4
 80179a4:	e7c7      	b.n	8017936 <__gethex+0x9e>
 80179a6:	464e      	mov	r6, r9
 80179a8:	462f      	mov	r7, r5
 80179aa:	2501      	movs	r5, #1
 80179ac:	e7c3      	b.n	8017936 <__gethex+0x9e>
 80179ae:	2400      	movs	r4, #0
 80179b0:	1cb1      	adds	r1, r6, #2
 80179b2:	e7cc      	b.n	801794e <__gethex+0xb6>
 80179b4:	2401      	movs	r4, #1
 80179b6:	e7fb      	b.n	80179b0 <__gethex+0x118>
 80179b8:	fb03 0002 	mla	r0, r3, r2, r0
 80179bc:	e7ce      	b.n	801795c <__gethex+0xc4>
 80179be:	4631      	mov	r1, r6
 80179c0:	e7de      	b.n	8017980 <__gethex+0xe8>
 80179c2:	eba6 0309 	sub.w	r3, r6, r9
 80179c6:	3b01      	subs	r3, #1
 80179c8:	4629      	mov	r1, r5
 80179ca:	2b07      	cmp	r3, #7
 80179cc:	dc0a      	bgt.n	80179e4 <__gethex+0x14c>
 80179ce:	9801      	ldr	r0, [sp, #4]
 80179d0:	f7fd ffb8 	bl	8015944 <_Balloc>
 80179d4:	4604      	mov	r4, r0
 80179d6:	b940      	cbnz	r0, 80179ea <__gethex+0x152>
 80179d8:	4b5c      	ldr	r3, [pc, #368]	@ (8017b4c <__gethex+0x2b4>)
 80179da:	4602      	mov	r2, r0
 80179dc:	21e4      	movs	r1, #228	@ 0xe4
 80179de:	485c      	ldr	r0, [pc, #368]	@ (8017b50 <__gethex+0x2b8>)
 80179e0:	f7fb ff64 	bl	80138ac <__assert_func>
 80179e4:	3101      	adds	r1, #1
 80179e6:	105b      	asrs	r3, r3, #1
 80179e8:	e7ef      	b.n	80179ca <__gethex+0x132>
 80179ea:	f100 0a14 	add.w	sl, r0, #20
 80179ee:	2300      	movs	r3, #0
 80179f0:	4655      	mov	r5, sl
 80179f2:	469b      	mov	fp, r3
 80179f4:	45b1      	cmp	r9, r6
 80179f6:	d337      	bcc.n	8017a68 <__gethex+0x1d0>
 80179f8:	f845 bb04 	str.w	fp, [r5], #4
 80179fc:	eba5 050a 	sub.w	r5, r5, sl
 8017a00:	10ad      	asrs	r5, r5, #2
 8017a02:	6125      	str	r5, [r4, #16]
 8017a04:	4658      	mov	r0, fp
 8017a06:	f7fe f88f 	bl	8015b28 <__hi0bits>
 8017a0a:	016d      	lsls	r5, r5, #5
 8017a0c:	f8d8 6000 	ldr.w	r6, [r8]
 8017a10:	1a2d      	subs	r5, r5, r0
 8017a12:	42b5      	cmp	r5, r6
 8017a14:	dd54      	ble.n	8017ac0 <__gethex+0x228>
 8017a16:	1bad      	subs	r5, r5, r6
 8017a18:	4629      	mov	r1, r5
 8017a1a:	4620      	mov	r0, r4
 8017a1c:	f7fe fc23 	bl	8016266 <__any_on>
 8017a20:	4681      	mov	r9, r0
 8017a22:	b178      	cbz	r0, 8017a44 <__gethex+0x1ac>
 8017a24:	1e6b      	subs	r3, r5, #1
 8017a26:	1159      	asrs	r1, r3, #5
 8017a28:	f003 021f 	and.w	r2, r3, #31
 8017a2c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017a30:	f04f 0901 	mov.w	r9, #1
 8017a34:	fa09 f202 	lsl.w	r2, r9, r2
 8017a38:	420a      	tst	r2, r1
 8017a3a:	d003      	beq.n	8017a44 <__gethex+0x1ac>
 8017a3c:	454b      	cmp	r3, r9
 8017a3e:	dc36      	bgt.n	8017aae <__gethex+0x216>
 8017a40:	f04f 0902 	mov.w	r9, #2
 8017a44:	4629      	mov	r1, r5
 8017a46:	4620      	mov	r0, r4
 8017a48:	f7ff febe 	bl	80177c8 <rshift>
 8017a4c:	442f      	add	r7, r5
 8017a4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017a52:	42bb      	cmp	r3, r7
 8017a54:	da42      	bge.n	8017adc <__gethex+0x244>
 8017a56:	9801      	ldr	r0, [sp, #4]
 8017a58:	4621      	mov	r1, r4
 8017a5a:	f7fd ffb3 	bl	80159c4 <_Bfree>
 8017a5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017a60:	2300      	movs	r3, #0
 8017a62:	6013      	str	r3, [r2, #0]
 8017a64:	25a3      	movs	r5, #163	@ 0xa3
 8017a66:	e793      	b.n	8017990 <__gethex+0xf8>
 8017a68:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8017a6c:	2a2e      	cmp	r2, #46	@ 0x2e
 8017a6e:	d012      	beq.n	8017a96 <__gethex+0x1fe>
 8017a70:	2b20      	cmp	r3, #32
 8017a72:	d104      	bne.n	8017a7e <__gethex+0x1e6>
 8017a74:	f845 bb04 	str.w	fp, [r5], #4
 8017a78:	f04f 0b00 	mov.w	fp, #0
 8017a7c:	465b      	mov	r3, fp
 8017a7e:	7830      	ldrb	r0, [r6, #0]
 8017a80:	9303      	str	r3, [sp, #12]
 8017a82:	f7ff fef3 	bl	801786c <__hexdig_fun>
 8017a86:	9b03      	ldr	r3, [sp, #12]
 8017a88:	f000 000f 	and.w	r0, r0, #15
 8017a8c:	4098      	lsls	r0, r3
 8017a8e:	ea4b 0b00 	orr.w	fp, fp, r0
 8017a92:	3304      	adds	r3, #4
 8017a94:	e7ae      	b.n	80179f4 <__gethex+0x15c>
 8017a96:	45b1      	cmp	r9, r6
 8017a98:	d8ea      	bhi.n	8017a70 <__gethex+0x1d8>
 8017a9a:	492b      	ldr	r1, [pc, #172]	@ (8017b48 <__gethex+0x2b0>)
 8017a9c:	9303      	str	r3, [sp, #12]
 8017a9e:	2201      	movs	r2, #1
 8017aa0:	4630      	mov	r0, r6
 8017aa2:	f7ff fe61 	bl	8017768 <strncmp>
 8017aa6:	9b03      	ldr	r3, [sp, #12]
 8017aa8:	2800      	cmp	r0, #0
 8017aaa:	d1e1      	bne.n	8017a70 <__gethex+0x1d8>
 8017aac:	e7a2      	b.n	80179f4 <__gethex+0x15c>
 8017aae:	1ea9      	subs	r1, r5, #2
 8017ab0:	4620      	mov	r0, r4
 8017ab2:	f7fe fbd8 	bl	8016266 <__any_on>
 8017ab6:	2800      	cmp	r0, #0
 8017ab8:	d0c2      	beq.n	8017a40 <__gethex+0x1a8>
 8017aba:	f04f 0903 	mov.w	r9, #3
 8017abe:	e7c1      	b.n	8017a44 <__gethex+0x1ac>
 8017ac0:	da09      	bge.n	8017ad6 <__gethex+0x23e>
 8017ac2:	1b75      	subs	r5, r6, r5
 8017ac4:	4621      	mov	r1, r4
 8017ac6:	9801      	ldr	r0, [sp, #4]
 8017ac8:	462a      	mov	r2, r5
 8017aca:	f7fe f993 	bl	8015df4 <__lshift>
 8017ace:	1b7f      	subs	r7, r7, r5
 8017ad0:	4604      	mov	r4, r0
 8017ad2:	f100 0a14 	add.w	sl, r0, #20
 8017ad6:	f04f 0900 	mov.w	r9, #0
 8017ada:	e7b8      	b.n	8017a4e <__gethex+0x1b6>
 8017adc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8017ae0:	42bd      	cmp	r5, r7
 8017ae2:	dd6f      	ble.n	8017bc4 <__gethex+0x32c>
 8017ae4:	1bed      	subs	r5, r5, r7
 8017ae6:	42ae      	cmp	r6, r5
 8017ae8:	dc34      	bgt.n	8017b54 <__gethex+0x2bc>
 8017aea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017aee:	2b02      	cmp	r3, #2
 8017af0:	d022      	beq.n	8017b38 <__gethex+0x2a0>
 8017af2:	2b03      	cmp	r3, #3
 8017af4:	d024      	beq.n	8017b40 <__gethex+0x2a8>
 8017af6:	2b01      	cmp	r3, #1
 8017af8:	d115      	bne.n	8017b26 <__gethex+0x28e>
 8017afa:	42ae      	cmp	r6, r5
 8017afc:	d113      	bne.n	8017b26 <__gethex+0x28e>
 8017afe:	2e01      	cmp	r6, #1
 8017b00:	d10b      	bne.n	8017b1a <__gethex+0x282>
 8017b02:	9a02      	ldr	r2, [sp, #8]
 8017b04:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017b08:	6013      	str	r3, [r2, #0]
 8017b0a:	2301      	movs	r3, #1
 8017b0c:	6123      	str	r3, [r4, #16]
 8017b0e:	f8ca 3000 	str.w	r3, [sl]
 8017b12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017b14:	2562      	movs	r5, #98	@ 0x62
 8017b16:	601c      	str	r4, [r3, #0]
 8017b18:	e73a      	b.n	8017990 <__gethex+0xf8>
 8017b1a:	1e71      	subs	r1, r6, #1
 8017b1c:	4620      	mov	r0, r4
 8017b1e:	f7fe fba2 	bl	8016266 <__any_on>
 8017b22:	2800      	cmp	r0, #0
 8017b24:	d1ed      	bne.n	8017b02 <__gethex+0x26a>
 8017b26:	9801      	ldr	r0, [sp, #4]
 8017b28:	4621      	mov	r1, r4
 8017b2a:	f7fd ff4b 	bl	80159c4 <_Bfree>
 8017b2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017b30:	2300      	movs	r3, #0
 8017b32:	6013      	str	r3, [r2, #0]
 8017b34:	2550      	movs	r5, #80	@ 0x50
 8017b36:	e72b      	b.n	8017990 <__gethex+0xf8>
 8017b38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b3a:	2b00      	cmp	r3, #0
 8017b3c:	d1f3      	bne.n	8017b26 <__gethex+0x28e>
 8017b3e:	e7e0      	b.n	8017b02 <__gethex+0x26a>
 8017b40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b42:	2b00      	cmp	r3, #0
 8017b44:	d1dd      	bne.n	8017b02 <__gethex+0x26a>
 8017b46:	e7ee      	b.n	8017b26 <__gethex+0x28e>
 8017b48:	080193e8 	.word	0x080193e8
 8017b4c:	08019281 	.word	0x08019281
 8017b50:	0801955a 	.word	0x0801955a
 8017b54:	1e6f      	subs	r7, r5, #1
 8017b56:	f1b9 0f00 	cmp.w	r9, #0
 8017b5a:	d130      	bne.n	8017bbe <__gethex+0x326>
 8017b5c:	b127      	cbz	r7, 8017b68 <__gethex+0x2d0>
 8017b5e:	4639      	mov	r1, r7
 8017b60:	4620      	mov	r0, r4
 8017b62:	f7fe fb80 	bl	8016266 <__any_on>
 8017b66:	4681      	mov	r9, r0
 8017b68:	117a      	asrs	r2, r7, #5
 8017b6a:	2301      	movs	r3, #1
 8017b6c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017b70:	f007 071f 	and.w	r7, r7, #31
 8017b74:	40bb      	lsls	r3, r7
 8017b76:	4213      	tst	r3, r2
 8017b78:	4629      	mov	r1, r5
 8017b7a:	4620      	mov	r0, r4
 8017b7c:	bf18      	it	ne
 8017b7e:	f049 0902 	orrne.w	r9, r9, #2
 8017b82:	f7ff fe21 	bl	80177c8 <rshift>
 8017b86:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8017b8a:	1b76      	subs	r6, r6, r5
 8017b8c:	2502      	movs	r5, #2
 8017b8e:	f1b9 0f00 	cmp.w	r9, #0
 8017b92:	d047      	beq.n	8017c24 <__gethex+0x38c>
 8017b94:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017b98:	2b02      	cmp	r3, #2
 8017b9a:	d015      	beq.n	8017bc8 <__gethex+0x330>
 8017b9c:	2b03      	cmp	r3, #3
 8017b9e:	d017      	beq.n	8017bd0 <__gethex+0x338>
 8017ba0:	2b01      	cmp	r3, #1
 8017ba2:	d109      	bne.n	8017bb8 <__gethex+0x320>
 8017ba4:	f019 0f02 	tst.w	r9, #2
 8017ba8:	d006      	beq.n	8017bb8 <__gethex+0x320>
 8017baa:	f8da 3000 	ldr.w	r3, [sl]
 8017bae:	ea49 0903 	orr.w	r9, r9, r3
 8017bb2:	f019 0f01 	tst.w	r9, #1
 8017bb6:	d10e      	bne.n	8017bd6 <__gethex+0x33e>
 8017bb8:	f045 0510 	orr.w	r5, r5, #16
 8017bbc:	e032      	b.n	8017c24 <__gethex+0x38c>
 8017bbe:	f04f 0901 	mov.w	r9, #1
 8017bc2:	e7d1      	b.n	8017b68 <__gethex+0x2d0>
 8017bc4:	2501      	movs	r5, #1
 8017bc6:	e7e2      	b.n	8017b8e <__gethex+0x2f6>
 8017bc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017bca:	f1c3 0301 	rsb	r3, r3, #1
 8017bce:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017bd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	d0f0      	beq.n	8017bb8 <__gethex+0x320>
 8017bd6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017bda:	f104 0314 	add.w	r3, r4, #20
 8017bde:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8017be2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8017be6:	f04f 0c00 	mov.w	ip, #0
 8017bea:	4618      	mov	r0, r3
 8017bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8017bf0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017bf4:	d01b      	beq.n	8017c2e <__gethex+0x396>
 8017bf6:	3201      	adds	r2, #1
 8017bf8:	6002      	str	r2, [r0, #0]
 8017bfa:	2d02      	cmp	r5, #2
 8017bfc:	f104 0314 	add.w	r3, r4, #20
 8017c00:	d13c      	bne.n	8017c7c <__gethex+0x3e4>
 8017c02:	f8d8 2000 	ldr.w	r2, [r8]
 8017c06:	3a01      	subs	r2, #1
 8017c08:	42b2      	cmp	r2, r6
 8017c0a:	d109      	bne.n	8017c20 <__gethex+0x388>
 8017c0c:	1171      	asrs	r1, r6, #5
 8017c0e:	2201      	movs	r2, #1
 8017c10:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017c14:	f006 061f 	and.w	r6, r6, #31
 8017c18:	fa02 f606 	lsl.w	r6, r2, r6
 8017c1c:	421e      	tst	r6, r3
 8017c1e:	d13a      	bne.n	8017c96 <__gethex+0x3fe>
 8017c20:	f045 0520 	orr.w	r5, r5, #32
 8017c24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017c26:	601c      	str	r4, [r3, #0]
 8017c28:	9b02      	ldr	r3, [sp, #8]
 8017c2a:	601f      	str	r7, [r3, #0]
 8017c2c:	e6b0      	b.n	8017990 <__gethex+0xf8>
 8017c2e:	4299      	cmp	r1, r3
 8017c30:	f843 cc04 	str.w	ip, [r3, #-4]
 8017c34:	d8d9      	bhi.n	8017bea <__gethex+0x352>
 8017c36:	68a3      	ldr	r3, [r4, #8]
 8017c38:	459b      	cmp	fp, r3
 8017c3a:	db17      	blt.n	8017c6c <__gethex+0x3d4>
 8017c3c:	6861      	ldr	r1, [r4, #4]
 8017c3e:	9801      	ldr	r0, [sp, #4]
 8017c40:	3101      	adds	r1, #1
 8017c42:	f7fd fe7f 	bl	8015944 <_Balloc>
 8017c46:	4681      	mov	r9, r0
 8017c48:	b918      	cbnz	r0, 8017c52 <__gethex+0x3ba>
 8017c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8017cb4 <__gethex+0x41c>)
 8017c4c:	4602      	mov	r2, r0
 8017c4e:	2184      	movs	r1, #132	@ 0x84
 8017c50:	e6c5      	b.n	80179de <__gethex+0x146>
 8017c52:	6922      	ldr	r2, [r4, #16]
 8017c54:	3202      	adds	r2, #2
 8017c56:	f104 010c 	add.w	r1, r4, #12
 8017c5a:	0092      	lsls	r2, r2, #2
 8017c5c:	300c      	adds	r0, #12
 8017c5e:	f7fc ffc6 	bl	8014bee <memcpy>
 8017c62:	4621      	mov	r1, r4
 8017c64:	9801      	ldr	r0, [sp, #4]
 8017c66:	f7fd fead 	bl	80159c4 <_Bfree>
 8017c6a:	464c      	mov	r4, r9
 8017c6c:	6923      	ldr	r3, [r4, #16]
 8017c6e:	1c5a      	adds	r2, r3, #1
 8017c70:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017c74:	6122      	str	r2, [r4, #16]
 8017c76:	2201      	movs	r2, #1
 8017c78:	615a      	str	r2, [r3, #20]
 8017c7a:	e7be      	b.n	8017bfa <__gethex+0x362>
 8017c7c:	6922      	ldr	r2, [r4, #16]
 8017c7e:	455a      	cmp	r2, fp
 8017c80:	dd0b      	ble.n	8017c9a <__gethex+0x402>
 8017c82:	2101      	movs	r1, #1
 8017c84:	4620      	mov	r0, r4
 8017c86:	f7ff fd9f 	bl	80177c8 <rshift>
 8017c8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017c8e:	3701      	adds	r7, #1
 8017c90:	42bb      	cmp	r3, r7
 8017c92:	f6ff aee0 	blt.w	8017a56 <__gethex+0x1be>
 8017c96:	2501      	movs	r5, #1
 8017c98:	e7c2      	b.n	8017c20 <__gethex+0x388>
 8017c9a:	f016 061f 	ands.w	r6, r6, #31
 8017c9e:	d0fa      	beq.n	8017c96 <__gethex+0x3fe>
 8017ca0:	4453      	add	r3, sl
 8017ca2:	f1c6 0620 	rsb	r6, r6, #32
 8017ca6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8017caa:	f7fd ff3d 	bl	8015b28 <__hi0bits>
 8017cae:	42b0      	cmp	r0, r6
 8017cb0:	dbe7      	blt.n	8017c82 <__gethex+0x3ea>
 8017cb2:	e7f0      	b.n	8017c96 <__gethex+0x3fe>
 8017cb4:	08019281 	.word	0x08019281

08017cb8 <L_shift>:
 8017cb8:	f1c2 0208 	rsb	r2, r2, #8
 8017cbc:	0092      	lsls	r2, r2, #2
 8017cbe:	b570      	push	{r4, r5, r6, lr}
 8017cc0:	f1c2 0620 	rsb	r6, r2, #32
 8017cc4:	6843      	ldr	r3, [r0, #4]
 8017cc6:	6804      	ldr	r4, [r0, #0]
 8017cc8:	fa03 f506 	lsl.w	r5, r3, r6
 8017ccc:	432c      	orrs	r4, r5
 8017cce:	40d3      	lsrs	r3, r2
 8017cd0:	6004      	str	r4, [r0, #0]
 8017cd2:	f840 3f04 	str.w	r3, [r0, #4]!
 8017cd6:	4288      	cmp	r0, r1
 8017cd8:	d3f4      	bcc.n	8017cc4 <L_shift+0xc>
 8017cda:	bd70      	pop	{r4, r5, r6, pc}

08017cdc <__match>:
 8017cdc:	b530      	push	{r4, r5, lr}
 8017cde:	6803      	ldr	r3, [r0, #0]
 8017ce0:	3301      	adds	r3, #1
 8017ce2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017ce6:	b914      	cbnz	r4, 8017cee <__match+0x12>
 8017ce8:	6003      	str	r3, [r0, #0]
 8017cea:	2001      	movs	r0, #1
 8017cec:	bd30      	pop	{r4, r5, pc}
 8017cee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017cf2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8017cf6:	2d19      	cmp	r5, #25
 8017cf8:	bf98      	it	ls
 8017cfa:	3220      	addls	r2, #32
 8017cfc:	42a2      	cmp	r2, r4
 8017cfe:	d0f0      	beq.n	8017ce2 <__match+0x6>
 8017d00:	2000      	movs	r0, #0
 8017d02:	e7f3      	b.n	8017cec <__match+0x10>

08017d04 <__hexnan>:
 8017d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d08:	680b      	ldr	r3, [r1, #0]
 8017d0a:	6801      	ldr	r1, [r0, #0]
 8017d0c:	115e      	asrs	r6, r3, #5
 8017d0e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017d12:	f013 031f 	ands.w	r3, r3, #31
 8017d16:	b087      	sub	sp, #28
 8017d18:	bf18      	it	ne
 8017d1a:	3604      	addne	r6, #4
 8017d1c:	2500      	movs	r5, #0
 8017d1e:	1f37      	subs	r7, r6, #4
 8017d20:	4682      	mov	sl, r0
 8017d22:	4690      	mov	r8, r2
 8017d24:	9301      	str	r3, [sp, #4]
 8017d26:	f846 5c04 	str.w	r5, [r6, #-4]
 8017d2a:	46b9      	mov	r9, r7
 8017d2c:	463c      	mov	r4, r7
 8017d2e:	9502      	str	r5, [sp, #8]
 8017d30:	46ab      	mov	fp, r5
 8017d32:	784a      	ldrb	r2, [r1, #1]
 8017d34:	1c4b      	adds	r3, r1, #1
 8017d36:	9303      	str	r3, [sp, #12]
 8017d38:	b342      	cbz	r2, 8017d8c <__hexnan+0x88>
 8017d3a:	4610      	mov	r0, r2
 8017d3c:	9105      	str	r1, [sp, #20]
 8017d3e:	9204      	str	r2, [sp, #16]
 8017d40:	f7ff fd94 	bl	801786c <__hexdig_fun>
 8017d44:	2800      	cmp	r0, #0
 8017d46:	d151      	bne.n	8017dec <__hexnan+0xe8>
 8017d48:	9a04      	ldr	r2, [sp, #16]
 8017d4a:	9905      	ldr	r1, [sp, #20]
 8017d4c:	2a20      	cmp	r2, #32
 8017d4e:	d818      	bhi.n	8017d82 <__hexnan+0x7e>
 8017d50:	9b02      	ldr	r3, [sp, #8]
 8017d52:	459b      	cmp	fp, r3
 8017d54:	dd13      	ble.n	8017d7e <__hexnan+0x7a>
 8017d56:	454c      	cmp	r4, r9
 8017d58:	d206      	bcs.n	8017d68 <__hexnan+0x64>
 8017d5a:	2d07      	cmp	r5, #7
 8017d5c:	dc04      	bgt.n	8017d68 <__hexnan+0x64>
 8017d5e:	462a      	mov	r2, r5
 8017d60:	4649      	mov	r1, r9
 8017d62:	4620      	mov	r0, r4
 8017d64:	f7ff ffa8 	bl	8017cb8 <L_shift>
 8017d68:	4544      	cmp	r4, r8
 8017d6a:	d952      	bls.n	8017e12 <__hexnan+0x10e>
 8017d6c:	2300      	movs	r3, #0
 8017d6e:	f1a4 0904 	sub.w	r9, r4, #4
 8017d72:	f844 3c04 	str.w	r3, [r4, #-4]
 8017d76:	f8cd b008 	str.w	fp, [sp, #8]
 8017d7a:	464c      	mov	r4, r9
 8017d7c:	461d      	mov	r5, r3
 8017d7e:	9903      	ldr	r1, [sp, #12]
 8017d80:	e7d7      	b.n	8017d32 <__hexnan+0x2e>
 8017d82:	2a29      	cmp	r2, #41	@ 0x29
 8017d84:	d157      	bne.n	8017e36 <__hexnan+0x132>
 8017d86:	3102      	adds	r1, #2
 8017d88:	f8ca 1000 	str.w	r1, [sl]
 8017d8c:	f1bb 0f00 	cmp.w	fp, #0
 8017d90:	d051      	beq.n	8017e36 <__hexnan+0x132>
 8017d92:	454c      	cmp	r4, r9
 8017d94:	d206      	bcs.n	8017da4 <__hexnan+0xa0>
 8017d96:	2d07      	cmp	r5, #7
 8017d98:	dc04      	bgt.n	8017da4 <__hexnan+0xa0>
 8017d9a:	462a      	mov	r2, r5
 8017d9c:	4649      	mov	r1, r9
 8017d9e:	4620      	mov	r0, r4
 8017da0:	f7ff ff8a 	bl	8017cb8 <L_shift>
 8017da4:	4544      	cmp	r4, r8
 8017da6:	d936      	bls.n	8017e16 <__hexnan+0x112>
 8017da8:	f1a8 0204 	sub.w	r2, r8, #4
 8017dac:	4623      	mov	r3, r4
 8017dae:	f853 1b04 	ldr.w	r1, [r3], #4
 8017db2:	f842 1f04 	str.w	r1, [r2, #4]!
 8017db6:	429f      	cmp	r7, r3
 8017db8:	d2f9      	bcs.n	8017dae <__hexnan+0xaa>
 8017dba:	1b3b      	subs	r3, r7, r4
 8017dbc:	f023 0303 	bic.w	r3, r3, #3
 8017dc0:	3304      	adds	r3, #4
 8017dc2:	3401      	adds	r4, #1
 8017dc4:	3e03      	subs	r6, #3
 8017dc6:	42b4      	cmp	r4, r6
 8017dc8:	bf88      	it	hi
 8017dca:	2304      	movhi	r3, #4
 8017dcc:	4443      	add	r3, r8
 8017dce:	2200      	movs	r2, #0
 8017dd0:	f843 2b04 	str.w	r2, [r3], #4
 8017dd4:	429f      	cmp	r7, r3
 8017dd6:	d2fb      	bcs.n	8017dd0 <__hexnan+0xcc>
 8017dd8:	683b      	ldr	r3, [r7, #0]
 8017dda:	b91b      	cbnz	r3, 8017de4 <__hexnan+0xe0>
 8017ddc:	4547      	cmp	r7, r8
 8017dde:	d128      	bne.n	8017e32 <__hexnan+0x12e>
 8017de0:	2301      	movs	r3, #1
 8017de2:	603b      	str	r3, [r7, #0]
 8017de4:	2005      	movs	r0, #5
 8017de6:	b007      	add	sp, #28
 8017de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dec:	3501      	adds	r5, #1
 8017dee:	2d08      	cmp	r5, #8
 8017df0:	f10b 0b01 	add.w	fp, fp, #1
 8017df4:	dd06      	ble.n	8017e04 <__hexnan+0x100>
 8017df6:	4544      	cmp	r4, r8
 8017df8:	d9c1      	bls.n	8017d7e <__hexnan+0x7a>
 8017dfa:	2300      	movs	r3, #0
 8017dfc:	f844 3c04 	str.w	r3, [r4, #-4]
 8017e00:	2501      	movs	r5, #1
 8017e02:	3c04      	subs	r4, #4
 8017e04:	6822      	ldr	r2, [r4, #0]
 8017e06:	f000 000f 	and.w	r0, r0, #15
 8017e0a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017e0e:	6020      	str	r0, [r4, #0]
 8017e10:	e7b5      	b.n	8017d7e <__hexnan+0x7a>
 8017e12:	2508      	movs	r5, #8
 8017e14:	e7b3      	b.n	8017d7e <__hexnan+0x7a>
 8017e16:	9b01      	ldr	r3, [sp, #4]
 8017e18:	2b00      	cmp	r3, #0
 8017e1a:	d0dd      	beq.n	8017dd8 <__hexnan+0xd4>
 8017e1c:	f1c3 0320 	rsb	r3, r3, #32
 8017e20:	f04f 32ff 	mov.w	r2, #4294967295
 8017e24:	40da      	lsrs	r2, r3
 8017e26:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017e2a:	4013      	ands	r3, r2
 8017e2c:	f846 3c04 	str.w	r3, [r6, #-4]
 8017e30:	e7d2      	b.n	8017dd8 <__hexnan+0xd4>
 8017e32:	3f04      	subs	r7, #4
 8017e34:	e7d0      	b.n	8017dd8 <__hexnan+0xd4>
 8017e36:	2004      	movs	r0, #4
 8017e38:	e7d5      	b.n	8017de6 <__hexnan+0xe2>

08017e3a <__ascii_mbtowc>:
 8017e3a:	b082      	sub	sp, #8
 8017e3c:	b901      	cbnz	r1, 8017e40 <__ascii_mbtowc+0x6>
 8017e3e:	a901      	add	r1, sp, #4
 8017e40:	b142      	cbz	r2, 8017e54 <__ascii_mbtowc+0x1a>
 8017e42:	b14b      	cbz	r3, 8017e58 <__ascii_mbtowc+0x1e>
 8017e44:	7813      	ldrb	r3, [r2, #0]
 8017e46:	600b      	str	r3, [r1, #0]
 8017e48:	7812      	ldrb	r2, [r2, #0]
 8017e4a:	1e10      	subs	r0, r2, #0
 8017e4c:	bf18      	it	ne
 8017e4e:	2001      	movne	r0, #1
 8017e50:	b002      	add	sp, #8
 8017e52:	4770      	bx	lr
 8017e54:	4610      	mov	r0, r2
 8017e56:	e7fb      	b.n	8017e50 <__ascii_mbtowc+0x16>
 8017e58:	f06f 0001 	mvn.w	r0, #1
 8017e5c:	e7f8      	b.n	8017e50 <__ascii_mbtowc+0x16>

08017e5e <_realloc_r>:
 8017e5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e62:	4680      	mov	r8, r0
 8017e64:	4615      	mov	r5, r2
 8017e66:	460c      	mov	r4, r1
 8017e68:	b921      	cbnz	r1, 8017e74 <_realloc_r+0x16>
 8017e6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017e6e:	4611      	mov	r1, r2
 8017e70:	f7fb bd7e 	b.w	8013970 <_malloc_r>
 8017e74:	b92a      	cbnz	r2, 8017e82 <_realloc_r+0x24>
 8017e76:	f7fd fd1b 	bl	80158b0 <_free_r>
 8017e7a:	2400      	movs	r4, #0
 8017e7c:	4620      	mov	r0, r4
 8017e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e82:	f000 f8ab 	bl	8017fdc <_malloc_usable_size_r>
 8017e86:	4285      	cmp	r5, r0
 8017e88:	4606      	mov	r6, r0
 8017e8a:	d802      	bhi.n	8017e92 <_realloc_r+0x34>
 8017e8c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8017e90:	d8f4      	bhi.n	8017e7c <_realloc_r+0x1e>
 8017e92:	4629      	mov	r1, r5
 8017e94:	4640      	mov	r0, r8
 8017e96:	f7fb fd6b 	bl	8013970 <_malloc_r>
 8017e9a:	4607      	mov	r7, r0
 8017e9c:	2800      	cmp	r0, #0
 8017e9e:	d0ec      	beq.n	8017e7a <_realloc_r+0x1c>
 8017ea0:	42b5      	cmp	r5, r6
 8017ea2:	462a      	mov	r2, r5
 8017ea4:	4621      	mov	r1, r4
 8017ea6:	bf28      	it	cs
 8017ea8:	4632      	movcs	r2, r6
 8017eaa:	f7fc fea0 	bl	8014bee <memcpy>
 8017eae:	4621      	mov	r1, r4
 8017eb0:	4640      	mov	r0, r8
 8017eb2:	f7fd fcfd 	bl	80158b0 <_free_r>
 8017eb6:	463c      	mov	r4, r7
 8017eb8:	e7e0      	b.n	8017e7c <_realloc_r+0x1e>

08017eba <__ascii_wctomb>:
 8017eba:	4603      	mov	r3, r0
 8017ebc:	4608      	mov	r0, r1
 8017ebe:	b141      	cbz	r1, 8017ed2 <__ascii_wctomb+0x18>
 8017ec0:	2aff      	cmp	r2, #255	@ 0xff
 8017ec2:	d904      	bls.n	8017ece <__ascii_wctomb+0x14>
 8017ec4:	228a      	movs	r2, #138	@ 0x8a
 8017ec6:	601a      	str	r2, [r3, #0]
 8017ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8017ecc:	4770      	bx	lr
 8017ece:	700a      	strb	r2, [r1, #0]
 8017ed0:	2001      	movs	r0, #1
 8017ed2:	4770      	bx	lr

08017ed4 <__swhatbuf_r>:
 8017ed4:	b570      	push	{r4, r5, r6, lr}
 8017ed6:	460c      	mov	r4, r1
 8017ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017edc:	2900      	cmp	r1, #0
 8017ede:	b096      	sub	sp, #88	@ 0x58
 8017ee0:	4615      	mov	r5, r2
 8017ee2:	461e      	mov	r6, r3
 8017ee4:	da0d      	bge.n	8017f02 <__swhatbuf_r+0x2e>
 8017ee6:	89a3      	ldrh	r3, [r4, #12]
 8017ee8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017eec:	f04f 0100 	mov.w	r1, #0
 8017ef0:	bf14      	ite	ne
 8017ef2:	2340      	movne	r3, #64	@ 0x40
 8017ef4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017ef8:	2000      	movs	r0, #0
 8017efa:	6031      	str	r1, [r6, #0]
 8017efc:	602b      	str	r3, [r5, #0]
 8017efe:	b016      	add	sp, #88	@ 0x58
 8017f00:	bd70      	pop	{r4, r5, r6, pc}
 8017f02:	466a      	mov	r2, sp
 8017f04:	f000 f848 	bl	8017f98 <_fstat_r>
 8017f08:	2800      	cmp	r0, #0
 8017f0a:	dbec      	blt.n	8017ee6 <__swhatbuf_r+0x12>
 8017f0c:	9901      	ldr	r1, [sp, #4]
 8017f0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017f12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017f16:	4259      	negs	r1, r3
 8017f18:	4159      	adcs	r1, r3
 8017f1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017f1e:	e7eb      	b.n	8017ef8 <__swhatbuf_r+0x24>

08017f20 <__smakebuf_r>:
 8017f20:	898b      	ldrh	r3, [r1, #12]
 8017f22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017f24:	079d      	lsls	r5, r3, #30
 8017f26:	4606      	mov	r6, r0
 8017f28:	460c      	mov	r4, r1
 8017f2a:	d507      	bpl.n	8017f3c <__smakebuf_r+0x1c>
 8017f2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017f30:	6023      	str	r3, [r4, #0]
 8017f32:	6123      	str	r3, [r4, #16]
 8017f34:	2301      	movs	r3, #1
 8017f36:	6163      	str	r3, [r4, #20]
 8017f38:	b003      	add	sp, #12
 8017f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017f3c:	ab01      	add	r3, sp, #4
 8017f3e:	466a      	mov	r2, sp
 8017f40:	f7ff ffc8 	bl	8017ed4 <__swhatbuf_r>
 8017f44:	9f00      	ldr	r7, [sp, #0]
 8017f46:	4605      	mov	r5, r0
 8017f48:	4639      	mov	r1, r7
 8017f4a:	4630      	mov	r0, r6
 8017f4c:	f7fb fd10 	bl	8013970 <_malloc_r>
 8017f50:	b948      	cbnz	r0, 8017f66 <__smakebuf_r+0x46>
 8017f52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017f56:	059a      	lsls	r2, r3, #22
 8017f58:	d4ee      	bmi.n	8017f38 <__smakebuf_r+0x18>
 8017f5a:	f023 0303 	bic.w	r3, r3, #3
 8017f5e:	f043 0302 	orr.w	r3, r3, #2
 8017f62:	81a3      	strh	r3, [r4, #12]
 8017f64:	e7e2      	b.n	8017f2c <__smakebuf_r+0xc>
 8017f66:	89a3      	ldrh	r3, [r4, #12]
 8017f68:	6020      	str	r0, [r4, #0]
 8017f6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017f6e:	81a3      	strh	r3, [r4, #12]
 8017f70:	9b01      	ldr	r3, [sp, #4]
 8017f72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017f76:	b15b      	cbz	r3, 8017f90 <__smakebuf_r+0x70>
 8017f78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017f7c:	4630      	mov	r0, r6
 8017f7e:	f000 f81d 	bl	8017fbc <_isatty_r>
 8017f82:	b128      	cbz	r0, 8017f90 <__smakebuf_r+0x70>
 8017f84:	89a3      	ldrh	r3, [r4, #12]
 8017f86:	f023 0303 	bic.w	r3, r3, #3
 8017f8a:	f043 0301 	orr.w	r3, r3, #1
 8017f8e:	81a3      	strh	r3, [r4, #12]
 8017f90:	89a3      	ldrh	r3, [r4, #12]
 8017f92:	431d      	orrs	r5, r3
 8017f94:	81a5      	strh	r5, [r4, #12]
 8017f96:	e7cf      	b.n	8017f38 <__smakebuf_r+0x18>

08017f98 <_fstat_r>:
 8017f98:	b538      	push	{r3, r4, r5, lr}
 8017f9a:	4d07      	ldr	r5, [pc, #28]	@ (8017fb8 <_fstat_r+0x20>)
 8017f9c:	2300      	movs	r3, #0
 8017f9e:	4604      	mov	r4, r0
 8017fa0:	4608      	mov	r0, r1
 8017fa2:	4611      	mov	r1, r2
 8017fa4:	602b      	str	r3, [r5, #0]
 8017fa6:	f7f1 fccd 	bl	8009944 <_fstat>
 8017faa:	1c43      	adds	r3, r0, #1
 8017fac:	d102      	bne.n	8017fb4 <_fstat_r+0x1c>
 8017fae:	682b      	ldr	r3, [r5, #0]
 8017fb0:	b103      	cbz	r3, 8017fb4 <_fstat_r+0x1c>
 8017fb2:	6023      	str	r3, [r4, #0]
 8017fb4:	bd38      	pop	{r3, r4, r5, pc}
 8017fb6:	bf00      	nop
 8017fb8:	20000b08 	.word	0x20000b08

08017fbc <_isatty_r>:
 8017fbc:	b538      	push	{r3, r4, r5, lr}
 8017fbe:	4d06      	ldr	r5, [pc, #24]	@ (8017fd8 <_isatty_r+0x1c>)
 8017fc0:	2300      	movs	r3, #0
 8017fc2:	4604      	mov	r4, r0
 8017fc4:	4608      	mov	r0, r1
 8017fc6:	602b      	str	r3, [r5, #0]
 8017fc8:	f7f1 fccc 	bl	8009964 <_isatty>
 8017fcc:	1c43      	adds	r3, r0, #1
 8017fce:	d102      	bne.n	8017fd6 <_isatty_r+0x1a>
 8017fd0:	682b      	ldr	r3, [r5, #0]
 8017fd2:	b103      	cbz	r3, 8017fd6 <_isatty_r+0x1a>
 8017fd4:	6023      	str	r3, [r4, #0]
 8017fd6:	bd38      	pop	{r3, r4, r5, pc}
 8017fd8:	20000b08 	.word	0x20000b08

08017fdc <_malloc_usable_size_r>:
 8017fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017fe0:	1f18      	subs	r0, r3, #4
 8017fe2:	2b00      	cmp	r3, #0
 8017fe4:	bfbc      	itt	lt
 8017fe6:	580b      	ldrlt	r3, [r1, r0]
 8017fe8:	18c0      	addlt	r0, r0, r3
 8017fea:	4770      	bx	lr

08017fec <_init>:
 8017fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017fee:	bf00      	nop
 8017ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ff2:	bc08      	pop	{r3}
 8017ff4:	469e      	mov	lr, r3
 8017ff6:	4770      	bx	lr

08017ff8 <_fini>:
 8017ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ffa:	bf00      	nop
 8017ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ffe:	bc08      	pop	{r3}
 8018000:	469e      	mov	lr, r3
 8018002:	4770      	bx	lr
