{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747255745841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747255745841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 17:49:05 2025 " "Processing started: Wed May 14 17:49:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747255745841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1747255745841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c clock --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c clock --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1747255745841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1747255746005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1747255746005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 watch_tb " "Found entity 1: watch_tb" {  } { { "../watch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747255750372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747255750372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_tb " "Found entity 1: stopwatch_tb" {  } { { "../stopwatch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747255750373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747255750373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "../watch.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747255750374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747255750374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/dec_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/dec_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "../dec_7seg.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/dec_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747255750375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747255750375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../clock.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/clock.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747255750376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747255750376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../stopwatch.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747255750377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747255750377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch_tb " "Elaborating entity \"watch_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1747255750405 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk watch_tb.sv(27) " "Verilog HDL warning at watch_tb.sv(27): assignments to clk create a combinational loop" {  } { { "../watch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" 27 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1747255750405 "|watch_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "watch_tb.sv(31) " "Verilog HDL warning at watch_tb.sv(31): ignoring unsupported system task" {  } { { "../watch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1747255750405 "|watch_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "watch_tb.sv(32) " "Verilog HDL warning at watch_tb.sv(32): ignoring unsupported system task" {  } { { "../watch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" 32 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1747255750405 "|watch_tb"}
{ "Error" "EVRFX_VERI_INFINITE_LOOP" "5000 watch_tb.sv(57) " "Verilog HDL Loop error at watch_tb.sv(57): loop must terminate within 5000 iterations" {  } { { "../watch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" 57 0 0 } }  } 0 10106 "Verilog HDL Loop error at %2!s!: loop must terminate within %1!d! iterations" 0 0 "Design Software" 0 -1 1747255750405 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Hora atual: 0:0:0 watch_tb.sv(59) " "Verilog HDL Display System Task info at watch_tb.sv(59): Hora atual: 0:0:0" {  } { { "../watch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747255750405 "|watch_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "0:0:0 watch_tb.sv(77) " "Verilog HDL Display System Task info at watch_tb.sv(77): 0:0:0" {  } { { "../watch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" 77 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1747255750405 "|watch_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "watch_tb.sv(80) " "Verilog HDL warning at watch_tb.sv(80): ignoring unsupported system task" {  } { { "../watch_tb.sv" "" { Text "/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/watch_tb.sv" 80 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1747255750405 "|watch_tb"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1747255750405 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1465 " "Peak virtual memory: 1465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747255750416 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 14 17:49:10 2025 " "Processing ended: Wed May 14 17:49:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747255750416 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747255750416 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747255750416 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747255750416 ""}
