git clone --depth 1 --no-tags https://github.com/taftj/DoomLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31481743
git clone --depth 1 --no-tags https://github.com/ECE492-W2015-Group7/SynthesizerPrototypeV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31515902
git clone --depth 1 --no-tags https://github.com/wgwozdz/Spartan_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27354233
git clone --depth 1 --no-tags https://github.com/Zinc-30/HomeWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28560580
git clone --depth 1 --no-tags https://github.com/Aljeddani/Interfacing-FPGA-with-LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29793705
git clone --depth 1 --no-tags https://github.com/kkudrolli/Matrix-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29161770
git clone --depth 1 --no-tags https://github.com/zizhouzhai/Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30172418
git clone --depth 1 --no-tags https://github.com/njulimn/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25818967
git clone --depth 1 --no-tags https://github.com/ziphain/git-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25954399
git clone --depth 1 --no-tags https://github.com/deyuw/duck-hunt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25755056
git clone --depth 1 --no-tags https://github.com/Fernando-Torres/ISAcontrol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26096309
git clone --depth 1 --no-tags https://github.com/AnthonyVDeCaria/SPI-Connection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29267317
git clone --depth 1 --no-tags https://github.com/ajitpunj/181-lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29102350
git clone --depth 1 --no-tags https://github.com/pbrit/altera-fpga-hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27644890
git clone --depth 1 --no-tags https://github.com/kyflores/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27850843
git clone --depth 1 --no-tags https://github.com/cyinwei/tamu-ecen-449-microprocessor-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30960234
git clone --depth 1 --no-tags https://github.com/aemylt/fault_tolerant.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26126282
git clone --depth 1 --no-tags https://github.com/talshorer/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26674954
git clone --depth 1 --no-tags https://github.com/ormiret/blinkc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27015482
git clone --depth 1 --no-tags https://github.com/zkytony/DanceDanceRevolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25421131
git clone --depth 1 --no-tags https://github.com/Electronics2Group6/Final-Projects-Electronics-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26772608
git clone --depth 1 --no-tags https://github.com/yurez434/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30425658
git clone --depth 1 --no-tags https://github.com/chenwe73/celluar_automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30150704
git clone --depth 1 --no-tags https://github.com/curoles/hbblib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28365437
git clone --depth 1 --no-tags https://github.com/PhilGabardo/Stacker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27353527
git clone --depth 1 --no-tags https://github.com/saiyan86/Music_Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27413066
git clone --depth 1 --no-tags https://github.com/dongx-psu/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27752234
git clone --depth 1 --no-tags https://github.com/bdeloeste/Character-Table-VGA-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27751462
git clone --depth 1 --no-tags https://github.com/pkhermouch/amazer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27462998
git clone --depth 1 --no-tags https://github.com/a5teri5m/precure_7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27818690
git clone --depth 1 --no-tags https://github.com/varesa/vga_adapter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28000940
git clone --depth 1 --no-tags https://github.com/the-snowwhite/holosynthI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31515806
git clone --depth 1 --no-tags https://github.com/ibrumar/pa_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26675408
git clone --depth 1 --no-tags https://github.com/lishuomountain/query_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26716011
git clone --depth 1 --no-tags https://github.com/gazben/Tetrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26065139
git clone --depth 1 --no-tags https://github.com/alexmcmaster/SRAM-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26343153
git clone --depth 1 --no-tags https://github.com/bshiroma/EE254_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26939753
git clone --depth 1 --no-tags https://github.com/hubgit122/SimpleRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26910625
git clone --depth 1 --no-tags https://github.com/mygamelife/CU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26854958
git clone --depth 1 --no-tags https://github.com/hosoken/camac_rm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28299232
git clone --depth 1 --no-tags https://github.com/rd2213/TestRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30179546
git clone --depth 1 --no-tags https://github.com/qsjiang/ECE492Research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30440077
git clone --depth 1 --no-tags https://github.com/benkahle/fpga_piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27791478
git clone --depth 1 --no-tags https://github.com/khalilchatoo/mic8decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28736179
git clone --depth 1 --no-tags https://github.com/EEC181visionaries/Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29219124
git clone --depth 1 --no-tags https://github.com/sonicyang/CO_LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27172031
git clone --depth 1 --no-tags https://github.com/bittenbybytes/FPGA-Stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26720585
git clone --depth 1 --no-tags https://github.com/augustayu/Tiimer-wiith-miilllliisecond-preciisiion-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27528284
git clone --depth 1 --no-tags https://github.com/k-nguyen/ECE4740_LABS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27756026
git clone --depth 1 --no-tags https://github.com/cgy0614/local_cde.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27629102
git clone --depth 1 --no-tags https://github.com/lu-louis/Muticore_Memory_Heirarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27843902
git clone --depth 1 --no-tags https://github.com/Jam-G/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29175556
git clone --depth 1 --no-tags https://github.com/zmhbh/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29320296
git clone --depth 1 --no-tags https://github.com/vazmarc/temips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25950071
git clone --depth 1 --no-tags https://github.com/eldesouky/Eclipse-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26417800
git clone --depth 1 --no-tags https://github.com/Monkei/2014-Dlab-FPGAlab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27885300
git clone --depth 1 --no-tags https://github.com/Johnyzheng/ECE352_Final_Project_week1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27008982
git clone --depth 1 --no-tags https://github.com/csus-senior-design/templates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31569542
git clone --depth 1 --no-tags https://github.com/patrickgo29/UpDownCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30762511
git clone --depth 1 --no-tags https://github.com/ECE492-W2015-Group7/MIDIGeneratorPrototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31232797
git clone --depth 1 --no-tags https://github.com/jruan/Sha1-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31340443
git clone --depth 1 --no-tags https://github.com/horia141/mv-parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31172729
git clone --depth 1 --no-tags https://github.com/jerryweb/Dronin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31432067
git clone --depth 1 --no-tags https://github.com/Feri73/DLD-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25508729
git clone --depth 1 --no-tags https://github.com/adamyedidia/6111phone2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27159994
git clone --depth 1 --no-tags https://github.com/hme1000000/Mips_single-cycle_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28600064
git clone --depth 1 --no-tags https://github.com/alee123/RachelAmandaCompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28475447
git clone --depth 1 --no-tags https://github.com/quartushaters/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25555700
git clone --depth 1 --no-tags https://github.com/kingspp/VLSI-2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27060735
git clone --depth 1 --no-tags https://github.com/tejas1806/L3-Unified-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26848263
git clone --depth 1 --no-tags https://github.com/alexjwong/multicycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26564676
git clone --depth 1 --no-tags https://github.com/lkostick/SPART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30047337
git clone --depth 1 --no-tags https://github.com/nrthyrk/multicycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30093490
git clone --depth 1 --no-tags https://github.com/rumblpak/trafficlight-spartan6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/28842196
git clone --depth 1 --no-tags https://github.com/patrickgo29/UpDownCounter-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30771712
git clone --depth 1 --no-tags https://github.com/ecalfonso/EEC181_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30847893
git clone --depth 1 --no-tags https://github.com/RaviWoods/ImageProcessingWithFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31601362
git clone --depth 1 --no-tags https://github.com/sowmyac/Reconfigurable-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30547237
git clone --depth 1 --no-tags https://github.com/CWang24/FIFOs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30374648
git clone --depth 1 --no-tags https://github.com/YosysHQ/picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36978369
git clone --depth 1 --no-tags https://github.com/aolofsson/oh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34361064
git clone --depth 1 --no-tags https://github.com/KastnerRG/riffa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35060538
git clone --depth 1 --no-tags https://github.com/ultraembedded/cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36567136
git clone --depth 1 --no-tags https://github.com/OpenTimer/OpenTimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39079545
git clone --depth 1 --no-tags https://github.com/stffrdhrn/sdram-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35246137
git clone --depth 1 --no-tags https://github.com/emu-russia/breaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32657573
git clone --depth 1 --no-tags https://github.com/maltanar/fpga-tidbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38038939
git clone --depth 1 --no-tags https://github.com/airin711/Verilog-caches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33780284
git clone --depth 1 --no-tags https://github.com/combinatorylogic/soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37286903
git clone --depth 1 --no-tags https://github.com/jameshegarty/rigel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33327705
git clone --depth 1 --no-tags https://github.com/bikerglen/robot-arm-v01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38892416
git clone --depth 1 --no-tags https://github.com/ljlin/MIPS48PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38682463
git clone --depth 1 --no-tags https://github.com/ruanshihai/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38832196
git clone --depth 1 --no-tags https://github.com/tmatsuya/wiki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31943460
git clone --depth 1 --no-tags https://github.com/Tommydag/CAN-Bus-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34645876
git clone --depth 1 --no-tags https://github.com/cyrozap/iCEstick-UART-Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36715087
git clone --depth 1 --no-tags https://github.com/cyrozap/osdvu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33393129
git clone --depth 1 --no-tags https://github.com/pansygrass/ecc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36365177
git clone --depth 1 --no-tags https://github.com/quartiq/redpid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31790279
