<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>TimeQuest Timing Analyzer Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus II 32-bit TimeQuest Timing Analyzer<ul><li class="info_message">Info: Version 13.1.1 Build 166 11/26/2013 SJ Full Version</li><li class="info_message">Info: Processing started: Mon May 12 23:05:42 2014</li></ul></li><li class="info_message">Info: Command: quartus_sta ik_swift_interface -c SoCKit_top</li><li class="info_message">Info: qsta_default_script.tcl version: #1</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="info_message">Info (332164): Evaluating HDL-embedded SDC commands<ul><li class="info_message">Info (332165): Entity altera_avalon_st_clock_crosser<ul><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li><li class="info_message">Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]</li></ul></li><li class="info_message">Info (332165): Entity altera_std_synchronizer<ul><li class="info_message">Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]</li></ul></li><li class="info_message">Info (332165): Entity sld_jtag_hub<ul><li class="info_message">Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   </li><li class="info_message">Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }</li><li class="info_message">Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}</li></ul></li></ul></li><li class="info_message">Info (332104): Reading SDC File: &apos;ik_swift_hps/synthesis/submodules/altera_reset_controller.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;ik_swift_hps/synthesis/submodules/altera_avalon_st_jtag_interface.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;ik_swift_hps/synthesis/submodules/hps_sdram_p0.sdc&apos;</li><li class="info_message">Info (332151): Clock uncertainty is not calculated until you update the timing netlist.</li><li class="info_message">Info: Initializing DDR database for CORE hps_sdram_p0</li><li class="info_message">Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="warning_message">Warning (332174): Ignored filter at hps_sdram_p0.sdc(527): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition</li><li class="warning_message">Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(527): Argument &lt;from&gt; is not an object ID<ul><li class="info_message">Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]</li></ul></li><li class="warning_message">Warning (332174): Ignored filter at hps_sdram_p0.sdc(528): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition</li><li class="warning_message">Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(528): Argument &lt;to&gt; is not an object ID<ul><li class="info_message">Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]</li></ul></li><li class="info_message">Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks</li><li class="warning_message">Warning (332060): Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment.</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info (332152): The following assignments are ignored by the derive_clock_uncertainty command</li><li class="warning_message">Warning (332056): PLL cross checking found inconsistent PLL clock settings:<ul><li class="warning_message">Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000</li></ul></li><li class="info_message">Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command<ul><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li></ul></li><li class="info_message">Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON</li><li class="info_message">Info: Analyzing Slow 1100mV 85C Model</li><li class="info_message">Info (332146): Worst-case setup slack is 1.465<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     1.465               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):     9.032               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case hold slack is 0.188<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.188               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):     0.520               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case recovery slack is 2.869<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     2.869               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    13.589               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case removal slack is 0.593<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.593               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):     1.008               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case minimum pulse width slack is 0.390<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.390               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk </li><li class="info_message">Info (332119):     0.406               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    15.507               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332114): Report Metastability: Found 5 synchronizer chains.<ul><li class="info_message">Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.</li><li class="info_message">Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.
</li><li class="info_message">Info (332114): Number of Synchronizer Chains Found: 5</li><li class="info_message">Info (332114): Shortest Synchronizer Chain: 3 Registers</li><li class="info_message">Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000</li><li class="info_message">Info (332114): Worst Case Available Settling Time: 63.580 ns</li><li class="info_message">Info (332114): </li><li class="info_message">Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.</li><li class="info_message">Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8</li><li class="info_message">Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.</li><li class="info_message">Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8</li></ul></li><li class="info_message">Info: Initializing DDR database for CORE hps_sdram_p0</li><li class="info_message">Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="info_message">Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.465<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -setup</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core (setup)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -hold</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core (hold)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.869<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -recovery</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -removal</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}</li></ul></li><li class="info_message">Info: Core: hps_sdram_p0 - Instance: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="info_message">Info:                                                          setup  hold</li><li class="info_message">Info: Address Command (Slow 1100mV 85C Model)               |   1.02  0.938</li><li class="info_message">Info: Bus Turnaround Time (Slow 1100mV 85C Model)           |  3.209     --</li><li class="info_message">Info: Core (Slow 1100mV 85C Model)                          |  1.465  0.188</li><li class="info_message">Info: Core Recovery/Removal (Slow 1100mV 85C Model)         |  2.869  0.593</li><li class="info_message">Info: DQS vs CK (Slow 1100mV 85C Model)                     |  0.682  0.319</li><li class="info_message">Info: Postamble (Slow 1100mV 85C Model)                     |   0.44   0.44</li><li class="info_message">Info: Read Capture (Slow 1100mV 85C Model)                  |   0.05  0.002</li><li class="info_message">Info: Write (Slow 1100mV 85C Model)                         |  0.153  0.153</li><li class="critical_warning_message">Critical Warning: Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model.</li><li class="info_message">Info: Analyzing Slow 1100mV 0C Model</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="warning_message">Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="warning_message">Warning (332060): Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment.</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info (332152): The following assignments are ignored by the derive_clock_uncertainty command</li><li class="warning_message">Warning (332056): PLL cross checking found inconsistent PLL clock settings:<ul><li class="warning_message">Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000</li></ul></li><li class="info_message">Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command<ul><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li></ul></li><li class="info_message">Info (332146): Worst-case setup slack is 1.438<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     1.438               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):     9.098               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case hold slack is 0.228<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.228               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):     0.567               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case recovery slack is 3.067<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     3.067               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    13.753               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case removal slack is 0.564<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.564               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):     0.977               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case minimum pulse width slack is 0.399<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.399               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk </li><li class="info_message">Info (332119):     0.420               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    15.566               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332114): Report Metastability: Found 5 synchronizer chains.<ul><li class="info_message">Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.</li><li class="info_message">Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.
</li><li class="info_message">Info (332114): Number of Synchronizer Chains Found: 5</li><li class="info_message">Info (332114): Shortest Synchronizer Chain: 3 Registers</li><li class="info_message">Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000</li><li class="info_message">Info (332114): Worst Case Available Settling Time: 63.495 ns</li><li class="info_message">Info (332114): </li><li class="info_message">Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.</li><li class="info_message">Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8</li><li class="info_message">Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.</li><li class="info_message">Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8</li></ul></li><li class="info_message">Info: Initializing DDR database for CORE hps_sdram_p0</li><li class="info_message">Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="info_message">Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.438<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -setup</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core (setup)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -hold</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core (hold)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.067<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -recovery</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -removal</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}</li></ul></li><li class="info_message">Info: Core: hps_sdram_p0 - Instance: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="info_message">Info:                                                          setup  hold</li><li class="info_message">Info: Address Command (Slow 1100mV 0C Model)                |   1.04  0.895</li><li class="info_message">Info: Bus Turnaround Time (Slow 1100mV 0C Model)            |  3.245     --</li><li class="info_message">Info: Core (Slow 1100mV 0C Model)                           |  1.438  0.228</li><li class="info_message">Info: Core Recovery/Removal (Slow 1100mV 0C Model)          |  3.067  0.564</li><li class="info_message">Info: DQS vs CK (Slow 1100mV 0C Model)                      |  0.738  0.324</li><li class="info_message">Info: Postamble (Slow 1100mV 0C Model)                      |  0.427  0.427</li><li class="info_message">Info: Read Capture (Slow 1100mV 0C Model)                   |  0.067   0.02</li><li class="info_message">Info: Write (Slow 1100mV 0C Model)                          |  0.181  0.181</li><li class="critical_warning_message">Critical Warning: Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model.</li><li class="info_message">Info: Analyzing Fast 1100mV 85C Model</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="warning_message">Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="warning_message">Warning (332060): Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment.</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info (332152): The following assignments are ignored by the derive_clock_uncertainty command</li><li class="warning_message">Warning (332056): PLL cross checking found inconsistent PLL clock settings:<ul><li class="warning_message">Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000</li></ul></li><li class="info_message">Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command<ul><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li></ul></li><li class="info_message">Info (332146): Worst-case setup slack is 2.140<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     2.140               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    13.699               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case hold slack is 0.084<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.084               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):     0.177               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case recovery slack is 3.757<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     3.757               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    15.818               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case removal slack is 0.404<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.404               0.000 altera_reserved_tck </li><li class="info_message">Info (332119):     0.497               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li></ul></li><li class="info_message">Info (332146): Worst-case minimum pulse width slack is 0.883<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.883               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk </li><li class="info_message">Info (332119):     0.891               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    15.900               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332114): Report Metastability: Found 5 synchronizer chains.<ul><li class="info_message">Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.</li><li class="info_message">Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.
</li><li class="info_message">Info (332114): Number of Synchronizer Chains Found: 5</li><li class="info_message">Info (332114): Shortest Synchronizer Chain: 3 Registers</li><li class="info_message">Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000</li><li class="info_message">Info (332114): Worst Case Available Settling Time: 65.370 ns</li><li class="info_message">Info (332114): </li><li class="info_message">Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.</li><li class="info_message">Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8</li><li class="info_message">Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.</li><li class="info_message">Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8</li></ul></li><li class="info_message">Info: Initializing DDR database for CORE hps_sdram_p0</li><li class="info_message">Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="info_message">Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -setup</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core (setup)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -hold</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core (hold)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.757<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -recovery</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -removal</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}</li></ul></li><li class="info_message">Info: Core: hps_sdram_p0 - Instance: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="info_message">Info:                                                          setup  hold</li><li class="info_message">Info: Address Command (Fast 1100mV 85C Model)               |  1.255  0.873</li><li class="info_message">Info: Bus Turnaround Time (Fast 1100mV 85C Model)           |  3.439     --</li><li class="info_message">Info: Core (Fast 1100mV 85C Model)                          |   2.14  0.084</li><li class="info_message">Info: Core Recovery/Removal (Fast 1100mV 85C Model)         |  3.757  0.497</li><li class="info_message">Info: DQS vs CK (Fast 1100mV 85C Model)                     |  0.856  0.536</li><li class="info_message">Info: Postamble (Fast 1100mV 85C Model)                     |   0.58   0.58</li><li class="info_message">Info: Read Capture (Fast 1100mV 85C Model)                  |  0.279  0.232</li><li class="info_message">Info: Write (Fast 1100mV 85C Model)                         |  0.317  0.317</li><li class="critical_warning_message">Critical Warning: Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model.</li><li class="info_message">Info: Analyzing Fast 1100mV 0C Model</li><li class="warning_message">Warning (332060): Node: OSC_50_B4A was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment.</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout</li><li class="info_message">Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info (332152): The following assignments are ignored by the derive_clock_uncertainty command</li><li class="warning_message">Warning (332056): PLL cross checking found inconsistent PLL clock settings:<ul><li class="warning_message">Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000</li></ul></li><li class="info_message">Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command<ul><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Setup clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li><li class="info_message">Info (332172): Hold clock transfer from ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110</li></ul></li><li class="info_message">Info (332146): Worst-case setup slack is 2.140<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     2.140               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    14.028               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case hold slack is 0.077<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.077               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):     0.169               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case recovery slack is 3.855<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     3.855               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    15.963               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332146): Worst-case removal slack is 0.374<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.374               0.000 altera_reserved_tck </li><li class="info_message">Info (332119):     0.473               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li></ul></li><li class="info_message">Info (332146): Worst-case minimum pulse width slack is 0.887<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.887               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk </li><li class="info_message">Info (332119):     0.894               0.000 ik_swift_hps:u0|ik_swift_hps_hps_0:hps_0|ik_swift_hps_hps_0_hps_io:hps_io|ik_swift_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk </li><li class="info_message">Info (332119):    15.901               0.000 altera_reserved_tck </li></ul></li><li class="info_message">Info (332114): Report Metastability: Found 5 synchronizer chains.<ul><li class="info_message">Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.</li><li class="info_message">Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.
</li><li class="info_message">Info (332114): Number of Synchronizer Chains Found: 5</li><li class="info_message">Info (332114): Shortest Synchronizer Chain: 3 Registers</li><li class="info_message">Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000</li><li class="info_message">Info (332114): Worst Case Available Settling Time: 65.429 ns</li><li class="info_message">Info (332114): </li><li class="info_message">Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.</li><li class="info_message">Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8</li><li class="info_message">Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.</li><li class="info_message">Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8</li></ul></li><li class="info_message">Info: Initializing DDR database for CORE hps_sdram_p0</li><li class="info_message">Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="info_message">Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.140<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -setup</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core (setup)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -hold</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core (hold)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.855<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -recovery</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}</li></ul></li><li class="info_message">Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473<ul><li class="info_message">Info (332115): -to [remove_from_collection [get_registers {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]</li><li class="info_message">Info (332115): -removal</li><li class="info_message">Info (332115): -npaths 10</li><li class="info_message">Info (332115): -detail full_path</li><li class="info_message">Info (332115): -panel_name {u0|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}</li></ul></li><li class="info_message">Info: Core: hps_sdram_p0 - Instance: u0|hps_0|hps_io|border|hps_sdram_inst</li><li class="info_message">Info:                                                          setup  hold</li><li class="info_message">Info: Address Command (Fast 1100mV 0C Model)                |  1.265  0.889</li><li class="info_message">Info: Bus Turnaround Time (Fast 1100mV 0C Model)            |  3.452     --</li><li class="info_message">Info: Core (Fast 1100mV 0C Model)                           |   2.14  0.077</li><li class="info_message">Info: Core Recovery/Removal (Fast 1100mV 0C Model)          |  3.855  0.473</li><li class="info_message">Info: DQS vs CK (Fast 1100mV 0C Model)                      |  0.853  0.564</li><li class="info_message">Info: Postamble (Fast 1100mV 0C Model)                      |  0.584  0.584</li><li class="info_message">Info: Read Capture (Fast 1100mV 0C Model)                   |  0.278  0.231</li><li class="info_message">Info: Write (Fast 1100mV 0C Model)                          |  0.331  0.331</li><li class="critical_warning_message">Critical Warning: Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model.</li><li class="info_message">Info (332102): Design is not fully constrained for setup requirements</li><li class="info_message">Info (332102): Design is not fully constrained for hold requirements</li><li class="info_message">Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings<ul><li class="info_message">Info: Peak virtual memory: 1778 megabytes</li><li class="info_message">Info: Processing ended: Mon May 12 23:12:09 2014</li><li class="info_message">Info: Elapsed time: 00:06:27</li><li class="info_message">Info: Total CPU time (on all processors): 00:09:45</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
