

================================================================
== Vitis HLS Report for 'main_process'
================================================================
* Date:           Mon Oct 27 17:27:49 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        render
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.443 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_main_process_Pipeline_reset_loop_fu_301                           |main_process_Pipeline_reset_loop                           |    16386|    16386|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_process_loop_fu_341                         |main_process_Pipeline_process_loop                         |        ?|        ?|         ?|         ?|      0|      0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_write_loop_fu_422                           |main_process_Pipeline_write_loop                           |    30850|    30850|  0.308 ms|  0.308 ms|  30849|  30849|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434    |main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6    |      388|      388|  3.880 us|  3.880 us|    385|    385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453                    |main_process_Pipeline_VITIS_LOOP_274_14                    |    30593|    30593|  0.306 ms|  0.306 ms|  30592|  30592|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465                     |main_process_Pipeline_VITIS_LOOP_238_7                     |      258|      258|  2.580 us|  2.580 us|    257|    257|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477    |main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9    |      388|      388|  3.880 us|  3.880 us|    385|    385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496                    |main_process_Pipeline_VITIS_LOOP_253_10                    |      258|      258|  2.580 us|  2.580 us|    257|    257|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508  |main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12  |      388|      388|  3.880 us|  3.880 us|    385|    385|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527                    |main_process_Pipeline_VITIS_LOOP_268_13                    |      258|      258|  2.580 us|  2.580 us|    257|    257|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_4  |   250240|   250240|      1955|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   64|    7092|  10488|    -|
|Memory           |      234|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|   1591|    -|
|Register         |        -|    -|     113|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      234|   64|    7205|  12110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       83|   29|       6|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434    |main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6    |        0|   0|    55|   161|    0|
    |grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465                     |main_process_Pipeline_VITIS_LOOP_238_7                     |        0|   0|    12|    78|    0|
    |grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477    |main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9    |        0|   0|    55|   161|    0|
    |grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496                    |main_process_Pipeline_VITIS_LOOP_253_10                    |        0|   0|    12|    78|    0|
    |grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508  |main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12  |        0|   0|    55|   161|    0|
    |grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527                    |main_process_Pipeline_VITIS_LOOP_268_13                    |        0|   0|    12|    78|    0|
    |grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453                    |main_process_Pipeline_VITIS_LOOP_274_14                    |        0|   0|    18|    91|    0|
    |grp_main_process_Pipeline_process_loop_fu_341                         |main_process_Pipeline_process_loop                         |        0|  64|  6838|  9519|    0|
    |grp_main_process_Pipeline_reset_loop_fu_301                           |main_process_Pipeline_reset_loop                           |        0|   0|    17|    70|    0|
    |grp_main_process_Pipeline_write_loop_fu_422                           |main_process_Pipeline_write_loop                           |        0|   0|    18|    91|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                 |                                                           |        0|  64|  7092| 10488|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                                        Memory                                        |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_U  |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_U    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_U  |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_U  |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_U  |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_U  |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_U  |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_U  |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_U  |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_U               |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_U               |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_U               |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_U               |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_U               |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_U               |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_U               |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_U               |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_U                 |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM  |       18|  0|   0|    0|  16384|   18|     1|       294912|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                                                 |                                                                                  |      234|  0|   0|    0| 294912|  234|    18|      3833856|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                       Variable Name                                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln227_fu_597_p2                                                                        |         +|   0|  0|  15|           8|           2|
    |grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434_output_stream_TREADY    |       and|   0|  0|   2|           1|           1|
    |grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465_output_stream_TREADY                     |       and|   0|  0|   2|           1|           1|
    |grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477_output_stream_TREADY    |       and|   0|  0|   2|           1|           1|
    |grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496_output_stream_TREADY                    |       and|   0|  0|   2|           1|           1|
    |grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508_output_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527_output_stream_TREADY                    |       and|   0|  0|   2|           1|           1|
    |grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453_output_stream_TREADY                    |       and|   0|  0|   2|           1|           1|
    |grp_main_process_Pipeline_write_loop_fu_422_output_stream_TREADY                           |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                      |          |   0|  0|  31|          16|          10|
    +-------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                             Name                                            | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                    |  130|         29|    1|         29|
    |data_stream_TREADY_int_regslice                                                              |    9|          2|    1|          2|
    |last_signal                                                                                  |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1  |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce0       |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1        |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1  |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce0       |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1        |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1  |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce0       |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1        |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1  |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce0       |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1        |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1  |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce0       |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1        |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1  |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce0       |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1        |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1  |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce0       |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1        |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1  |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce0       |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1        |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1       |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1    |   14|          3|   14|         42|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce0         |    9|          2|    1|          2|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1         |   14|          3|    1|          3|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1          |   14|          3|    8|         24|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1         |   14|          3|    1|          3|
    |n_fu_180                                                                                     |    9|          2|    8|         16|
    |output_stream_TDATA_blk_n                                                                    |    9|          2|    1|          2|
    |output_stream_TDATA_int_regslice                                                             |   53|         10|   24|        240|
    |output_stream_TKEEP_int_regslice                                                             |   48|          9|    3|         27|
    |output_stream_TLAST_int_regslice                                                             |   53|         10|    1|         10|
    |output_stream_TSTRB_int_regslice                                                             |   48|          9|    3|         27|
    |output_stream_TVALID_int_regslice                                                            |   53|         10|    1|         10|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1               |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0                    |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1                     |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1               |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0                    |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1                     |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1               |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0                    |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1                     |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1               |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0                    |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1                     |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1               |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0                    |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1                     |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1               |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0                    |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1                     |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1               |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0                    |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1                     |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1               |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0                    |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1                     |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1                    |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1                 |   14|          3|   14|         42|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0                      |    9|          2|    1|          2|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1                      |   14|          3|    1|          3|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1                       |   14|          3|   18|         54|
    |zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1                      |   14|          3|    1|          3|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                        | 1591|        337|  584|       1967|
    +---------------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  28|   0|   28|          0|
    |grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434_ap_start_reg    |   1|   0|    1|          0|
    |grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465_ap_start_reg                     |   1|   0|    1|          0|
    |grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477_ap_start_reg    |   1|   0|    1|          0|
    |grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496_ap_start_reg                    |   1|   0|    1|          0|
    |grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527_ap_start_reg                    |   1|   0|    1|          0|
    |grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453_ap_start_reg                    |   1|   0|    1|          0|
    |grp_main_process_Pipeline_process_loop_fu_341_ap_start_reg                         |   1|   0|    1|          0|
    |grp_main_process_Pipeline_reset_loop_fu_301_ap_start_reg                           |   1|   0|    1|          0|
    |grp_main_process_Pipeline_write_loop_fu_422_ap_start_reg                           |   1|   0|    1|          0|
    |last_signal                                                                        |   1|   0|    1|          0|
    |n_fu_180                                                                           |   8|   0|    8|          0|
    |shl_i_i16_i326_i_reg_687                                                           |  19|   0|   33|         14|
    |shl_i_i16_i609_i_reg_682                                                           |  19|   0|   33|         14|
    |shl_i_i16_i_i_reg_692                                                              |  19|   0|   33|         14|
    |state                                                                              |   1|   0|    1|          0|
    |storemerge_reg_288                                                                 |   1|   0|    1|          0|
    |trunc_ln227_reg_700                                                                |   7|   0|    7|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 113|   0|  155|         42|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|            main_process|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|            main_process|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|            main_process|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|            main_process|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|            main_process|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|            main_process|  return value|
|i_a11                 |   in|   16|     ap_none|                   i_a11|        scalar|
|i_a12                 |   in|   16|     ap_none|                   i_a12|        scalar|
|i_a13                 |   in|   16|     ap_none|                   i_a13|        scalar|
|i_a21                 |   in|   16|     ap_none|                   i_a21|        scalar|
|i_a22                 |   in|   16|     ap_none|                   i_a22|        scalar|
|i_a23                 |   in|   16|     ap_none|                   i_a23|        scalar|
|i_a31                 |   in|   16|     ap_none|                   i_a31|        scalar|
|i_a32                 |   in|   16|     ap_none|                   i_a32|        scalar|
|i_a33                 |   in|   16|     ap_none|                   i_a33|        scalar|
|i_p1                  |   in|   19|     ap_none|                    i_p1|        scalar|
|i_p2                  |   in|   19|     ap_none|                    i_p2|        scalar|
|i_p3                  |   in|   19|     ap_none|                    i_p3|        scalar|
|y_scale               |   in|   12|     ap_none|                 y_scale|        scalar|
|z_scale               |   in|   12|     ap_none|                 z_scale|        scalar|
|data_stream_TDATA     |   in|   64|        axis|    data_stream_V_data_V|       pointer|
|data_stream_TVALID    |   in|    1|        axis|    data_stream_V_last_V|       pointer|
|data_stream_TREADY    |  out|    1|        axis|    data_stream_V_last_V|       pointer|
|data_stream_TLAST     |   in|    1|        axis|    data_stream_V_last_V|       pointer|
|data_stream_TKEEP     |   in|    8|        axis|    data_stream_V_keep_V|       pointer|
|data_stream_TSTRB     |   in|    8|        axis|    data_stream_V_strb_V|       pointer|
|output_stream_TDATA   |  out|   24|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID  |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TREADY  |   in|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TLAST   |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TKEEP   |  out|    3|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB   |  out|    3|        axis|  output_stream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+------------------------+--------------+

