###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Oct 18 22:57:41 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.183
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.225
- Arrival Time                  9.942
= Slack Time                    0.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.284 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.039 | 0.032 |   0.032 |    0.316 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.023 | 0.036 |   0.068 |    0.352 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.201 | 0.236 |   0.304 |    0.588 | 
     | REF_SCAN_CLK__L1_I1                     | A ^ -> Y ^   | CLKBUFX40M  | 0.239 | 0.250 |   0.554 |    0.838 | 
     | U0_RegFile/\regArr_reg[0][6]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.098 | 0.349 |   0.904 |    1.187 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_        | A ^ -> Y ^   | BUFX6M      | 0.272 | 0.217 |   1.121 |    1.404 | 
     | U0_ALU/div_52/U26                       | A ^ -> Y v   | CLKINVX2M   | 0.093 | 0.103 |   1.224 |    1.508 | 
     | U0_ALU/div_52/U25                       | B v -> Y ^   | NAND2X2M    | 0.177 | 0.134 |   1.358 |    1.641 | 
     | U0_ALU/div_52/FE_RC_28_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.161 | 0.181 |   1.539 |    1.823 | 
     | U0_ALU/div_52/FE_RC_39_0                | A ^ -> Y v   | INVX2M      | 0.056 | 0.062 |   1.601 |    1.884 | 
     | U0_ALU/div_52/FE_RC_38_0                | B v -> Y ^   | NOR2X2M     | 0.123 | 0.106 |   1.706 |    1.990 | 
     | U0_ALU/div_52/FE_RC_36_0                | B ^ -> Y v   | MXI2X1M     | 0.154 | 0.097 |   1.803 |    2.087 | 
     | U0_ALU/div_52/FE_RC_32_0                | A0 v -> Y v  | AO2B2X2M    | 0.110 | 0.303 |   2.107 |    2.390 | 
     | U0_ALU/div_52/FE_RC_87_0                | A v -> Y v   | AND2X2M     | 0.098 | 0.192 |   2.298 |    2.582 | 
     | U0_ALU/div_52/FE_RC_86_0                | A v -> Y ^   | INVX2M      | 0.062 | 0.066 |   2.364 |    2.648 | 
     | U0_ALU/div_52/FE_RC_108_0               | B ^ -> Y v   | CLKNAND2X2M | 0.102 | 0.088 |   2.452 |    2.735 | 
     | U0_ALU/div_52/FE_RC_107_0               | A v -> Y ^   | CLKNAND2X2M | 0.082 | 0.072 |   2.524 |    2.808 | 
     | U0_ALU/div_52/FE_RC_106_0               | A ^ -> Y v   | NAND2X2M    | 0.095 | 0.077 |   2.601 |    2.884 | 
     | U0_ALU/div_52/FE_RC_105_0               | A v -> Y ^   | NAND2X4M    | 0.242 | 0.164 |   2.765 |    3.048 | 
     | U0_ALU/div_52/FE_RC_158_0               | A ^ -> Y v   | CLKINVX2M   | 0.179 | 0.172 |   2.937 |    3.220 | 
     | U0_ALU/div_52/FE_RC_164_0               | B v -> Y v   | AND2X2M     | 0.095 | 0.233 |   3.170 |    3.453 | 
     | U0_ALU/div_52/FE_RC_165_0               | A1 v -> Y ^  | OAI21X2M    | 0.197 | 0.171 |   3.341 |    3.624 | 
     | U0_ALU/div_52/FE_RC_179_0               | A ^ -> Y v   | INVX2M      | 0.075 | 0.080 |   3.421 |    3.704 | 
     | U0_ALU/div_52/FE_RC_196_0               | A v -> Y ^   | INVX2M      | 0.096 | 0.080 |   3.501 |    3.785 | 
     | U0_ALU/div_52/FE_RC_190_0               | C ^ -> Y v   | NAND3X4M    | 0.103 | 0.106 |   3.607 |    3.890 | 
     | U0_ALU/div_52/FE_RC_202_0               | A v -> Y v   | AND2X8M     | 0.071 | 0.170 |   3.776 |    4.060 | 
     | U0_ALU/div_52/FE_RC_225_0               | B v -> Y v   | AND2X2M     | 0.097 | 0.204 |   3.980 |    4.264 | 
     | U0_ALU/div_52/FE_RC_228_0               | B v -> Y ^   | NOR3X2M     | 0.238 | 0.194 |   4.175 |    4.458 | 
     | U0_ALU/div_52/FE_RC_317_0               | A ^ -> Y ^   | OR2X2M      | 0.141 | 0.194 |   4.369 |    4.652 | 
     | U0_ALU/div_52/FE_RC_322_0               | B ^ -> Y v   | NAND2X2M    | 0.171 | 0.123 |   4.491 |    4.775 | 
     | U0_ALU/div_52/FE_RC_311_0               | A v -> Y ^   | INVX2M      | 0.078 | 0.085 |   4.576 |    4.860 | 
     | U0_ALU/div_52/FE_RC_310_0               | B ^ -> Y v   | CLKNAND2X2M | 0.105 | 0.088 |   4.664 |    4.947 | 
     | U0_ALU/div_52/FE_RC_309_0               | A v -> Y ^   | CLKNAND2X2M | 0.073 | 0.070 |   4.733 |    5.017 | 
     | U0_ALU/div_52/FE_RC_308_0               | A ^ -> Y v   | CLKNAND2X2M | 0.122 | 0.089 |   4.822 |    5.106 | 
     | U0_ALU/div_52/FE_RC_302_0               | B v -> Y ^   | NAND2X2M    | 0.075 | 0.084 |   4.906 |    5.189 | 
     | U0_ALU/div_52/U36                       | B ^ -> Y ^   | CLKMX2X2M   | 0.157 | 0.240 |   5.145 |    5.429 | 
     | U0_ALU/div_52/FE_RC_398_0               | AN ^ -> Y ^  | NAND2BX2M   | 0.160 | 0.176 |   5.322 |    5.606 | 
     | U0_ALU/div_52/FE_RC_433_0               | A ^ -> Y v   | INVX2M      | 0.053 | 0.058 |   5.380 |    5.663 | 
     | U0_ALU/div_52/FE_RC_432_0               | B v -> Y ^   | NOR2X2M     | 0.146 | 0.119 |   5.498 |    5.782 | 
     | U0_ALU/div_52/FE_RC_431_0               | A ^ -> Y v   | NAND2X2M    | 0.093 | 0.094 |   5.592 |    5.875 | 
     | U0_ALU/div_52/FE_RC_430_0               | A v -> Y ^   | NAND3X4M    | 0.109 | 0.083 |   5.675 |    5.959 | 
     | U0_ALU/div_52/FE_RC_429_0               | A ^ -> Y v   | NAND2X5M    | 0.164 | 0.115 |   5.790 |    6.073 | 
     | U0_ALU/div_52/FE_RC_489_0               | A v -> Y ^   | INVX6M      | 0.120 | 0.118 |   5.908 |    6.192 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.204 | 0.305 |   6.213 |    6.497 | 
     | U0_ALU/div_52/FE_RC_524_0               | A v -> Y ^   | CLKNAND2X2M | 0.146 | 0.142 |   6.355 |    6.639 | 
     | U0_ALU/div_52/FE_RC_530_0               | A ^ -> Y v   | INVX2M      | 0.063 | 0.070 |   6.425 |    6.709 | 
     | U0_ALU/div_52/FE_RC_529_0               | A v -> Y ^   | NOR2X2M     | 0.151 | 0.109 |   6.534 |    6.818 | 
     | U0_ALU/div_52/FE_RC_526_0               | B ^ -> Y v   | NAND2X2M    | 0.084 | 0.090 |   6.624 |    6.908 | 
     | U0_ALU/div_52/FE_RC_525_0               | A v -> Y ^   | CLKNAND2X4M | 0.081 | 0.057 |   6.681 |    6.965 | 
     | U0_ALU/div_52/FE_RC_509_0               | C ^ -> Y v   | NAND4X2M    | 0.142 | 0.134 |   6.815 |    7.099 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.294 |   7.109 |    7.393 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.091 | 0.193 |   7.302 |    7.586 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.103 | 0.195 |   7.497 |    7.781 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.113 | 0.411 |   7.908 |    8.192 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.249 |   8.157 |    8.440 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.237 |   8.394 |    8.677 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.236 |   8.630 |    8.913 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.102 | 0.249 |   8.879 |    9.163 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.240 |   9.119 |    9.403 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.115 | 0.264 |   9.384 |    9.667 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X4M   | 0.437 | 0.377 |   9.761 |   10.044 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.173 | 0.181 |   9.942 |   10.225 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.173 | 0.000 |   9.942 |   10.225 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.284 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.032 |   -0.251 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -0.215 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |    0.021 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |    0.323 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.283 | 0.002 |   0.608 |    0.325 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.052
- Arrival Time                  7.820
= Slack Time                    2.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.232 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.032 |   0.032 |    2.265 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.023 | 0.036 |   0.068 |    2.300 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.201 | 0.236 |   0.304 |    2.536 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    2.787 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    3.503 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.355 | 0.351 |   1.622 |    3.855 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.254 | 0.245 |   1.867 |    4.100 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.075 | 0.165 |   2.033 |    4.265 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.546 |   2.579 |    4.811 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.140 |    5.372 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.700 |    5.932 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.263 |    6.495 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.831 |    7.063 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.593 |   5.424 |    7.656 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.320 |   5.744 |    7.976 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.823 |    8.056 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.133 | 0.382 |   6.205 |    8.438 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.269 |   6.474 |    8.707 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.139 | 0.407 |   6.881 |    9.114 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.377 | 0.277 |   7.158 |    9.390 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.125 | 0.147 |   7.305 |    9.538 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.181 |   7.486 |    9.719 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.103 | 0.156 |   7.643 |    9.875 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.177 |   7.820 |   10.052 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.074 | 0.000 |   7.820 |   10.052 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.232 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.032 |   -2.200 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -2.164 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -1.928 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -1.626 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.283 | 0.006 |   0.612 |   -1.620 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.026
- Arrival Time                  7.781
= Slack Time                    2.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.245 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.039 | 0.032 |   0.032 |    2.277 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.023 | 0.036 |   0.068 |    2.313 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.201 | 0.236 |   0.304 |    2.549 | 
     | REF_SCAN_CLK__L1_I1                     | A ^ -> Y ^   | CLKBUFX40M  | 0.239 | 0.250 |   0.554 |    2.799 | 
     | U0_RegFile/\regArr_reg[0][6]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.098 | 0.349 |   0.904 |    3.148 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_        | A ^ -> Y ^   | BUFX6M      | 0.272 | 0.217 |   1.121 |    3.365 | 
     | U0_ALU/div_52/U26                       | A ^ -> Y v   | CLKINVX2M   | 0.093 | 0.103 |   1.224 |    3.469 | 
     | U0_ALU/div_52/U25                       | B v -> Y ^   | NAND2X2M    | 0.177 | 0.134 |   1.358 |    3.602 | 
     | U0_ALU/div_52/FE_RC_28_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.161 | 0.181 |   1.539 |    3.784 | 
     | U0_ALU/div_52/FE_RC_39_0                | A ^ -> Y v   | INVX2M      | 0.056 | 0.062 |   1.601 |    3.845 | 
     | U0_ALU/div_52/FE_RC_38_0                | B v -> Y ^   | NOR2X2M     | 0.123 | 0.106 |   1.706 |    3.951 | 
     | U0_ALU/div_52/FE_RC_36_0                | B ^ -> Y v   | MXI2X1M     | 0.154 | 0.097 |   1.803 |    4.048 | 
     | U0_ALU/div_52/FE_RC_32_0                | A0 v -> Y v  | AO2B2X2M    | 0.110 | 0.303 |   2.107 |    4.351 | 
     | U0_ALU/div_52/FE_RC_87_0                | A v -> Y v   | AND2X2M     | 0.098 | 0.192 |   2.298 |    4.543 | 
     | U0_ALU/div_52/FE_RC_86_0                | A v -> Y ^   | INVX2M      | 0.062 | 0.066 |   2.364 |    4.609 | 
     | U0_ALU/div_52/FE_RC_108_0               | B ^ -> Y v   | CLKNAND2X2M | 0.102 | 0.088 |   2.452 |    4.696 | 
     | U0_ALU/div_52/FE_RC_107_0               | A v -> Y ^   | CLKNAND2X2M | 0.082 | 0.072 |   2.524 |    4.769 | 
     | U0_ALU/div_52/FE_RC_106_0               | A ^ -> Y v   | NAND2X2M    | 0.095 | 0.077 |   2.601 |    4.845 | 
     | U0_ALU/div_52/FE_RC_105_0               | A v -> Y ^   | NAND2X4M    | 0.242 | 0.164 |   2.765 |    5.009 | 
     | U0_ALU/div_52/FE_RC_158_0               | A ^ -> Y v   | CLKINVX2M   | 0.179 | 0.172 |   2.937 |    5.181 | 
     | U0_ALU/div_52/FE_RC_164_0               | B v -> Y v   | AND2X2M     | 0.095 | 0.233 |   3.170 |    5.414 | 
     | U0_ALU/div_52/FE_RC_165_0               | A1 v -> Y ^  | OAI21X2M    | 0.197 | 0.171 |   3.341 |    5.585 | 
     | U0_ALU/div_52/FE_RC_179_0               | A ^ -> Y v   | INVX2M      | 0.075 | 0.080 |   3.421 |    5.665 | 
     | U0_ALU/div_52/FE_RC_196_0               | A v -> Y ^   | INVX2M      | 0.096 | 0.080 |   3.501 |    5.746 | 
     | U0_ALU/div_52/FE_RC_190_0               | C ^ -> Y v   | NAND3X4M    | 0.103 | 0.106 |   3.607 |    5.851 | 
     | U0_ALU/div_52/FE_RC_202_0               | A v -> Y v   | AND2X8M     | 0.071 | 0.170 |   3.776 |    6.021 | 
     | U0_ALU/div_52/FE_RC_225_0               | B v -> Y v   | AND2X2M     | 0.097 | 0.204 |   3.980 |    6.225 | 
     | U0_ALU/div_52/FE_RC_228_0               | B v -> Y ^   | NOR3X2M     | 0.238 | 0.194 |   4.175 |    6.419 | 
     | U0_ALU/div_52/FE_RC_317_0               | A ^ -> Y ^   | OR2X2M      | 0.141 | 0.194 |   4.369 |    6.614 | 
     | U0_ALU/div_52/FE_RC_322_0               | B ^ -> Y v   | NAND2X2M    | 0.171 | 0.123 |   4.492 |    6.736 | 
     | U0_ALU/div_52/FE_RC_311_0               | A v -> Y ^   | INVX2M      | 0.078 | 0.085 |   4.576 |    6.821 | 
     | U0_ALU/div_52/FE_RC_310_0               | B ^ -> Y v   | CLKNAND2X2M | 0.105 | 0.088 |   4.664 |    6.908 | 
     | U0_ALU/div_52/FE_RC_309_0               | A v -> Y ^   | CLKNAND2X2M | 0.073 | 0.070 |   4.733 |    6.978 | 
     | U0_ALU/div_52/FE_RC_308_0               | A ^ -> Y v   | CLKNAND2X2M | 0.122 | 0.089 |   4.822 |    7.067 | 
     | U0_ALU/div_52/FE_RC_302_0               | B v -> Y ^   | NAND2X2M    | 0.075 | 0.084 |   4.906 |    7.150 | 
     | U0_ALU/div_52/U36                       | B ^ -> Y ^   | CLKMX2X2M   | 0.157 | 0.240 |   5.146 |    7.390 | 
     | U0_ALU/div_52/FE_RC_398_0               | AN ^ -> Y ^  | NAND2BX2M   | 0.160 | 0.176 |   5.322 |    7.567 | 
     | U0_ALU/div_52/FE_RC_433_0               | A ^ -> Y v   | INVX2M      | 0.053 | 0.058 |   5.380 |    7.624 | 
     | U0_ALU/div_52/FE_RC_432_0               | B v -> Y ^   | NOR2X2M     | 0.146 | 0.119 |   5.498 |    7.743 | 
     | U0_ALU/div_52/FE_RC_431_0               | A ^ -> Y v   | NAND2X2M    | 0.093 | 0.094 |   5.592 |    7.837 | 
     | U0_ALU/div_52/FE_RC_430_0               | A v -> Y ^   | NAND3X4M    | 0.109 | 0.083 |   5.675 |    7.920 | 
     | U0_ALU/div_52/FE_RC_429_0               | A ^ -> Y v   | NAND2X5M    | 0.164 | 0.115 |   5.790 |    8.034 | 
     | U0_ALU/div_52/FE_RC_489_0               | A v -> Y ^   | INVX6M      | 0.120 | 0.118 |   5.908 |    8.153 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.204 | 0.305 |   6.214 |    8.458 | 
     | U0_ALU/div_52/FE_RC_524_0               | A v -> Y ^   | CLKNAND2X2M | 0.146 | 0.142 |   6.355 |    8.600 | 
     | U0_ALU/div_52/FE_RC_530_0               | A ^ -> Y v   | INVX2M      | 0.063 | 0.070 |   6.425 |    8.670 | 
     | U0_ALU/div_52/FE_RC_529_0               | A v -> Y ^   | NOR2X2M     | 0.151 | 0.109 |   6.534 |    8.779 | 
     | U0_ALU/div_52/FE_RC_526_0               | B ^ -> Y v   | NAND2X2M    | 0.084 | 0.090 |   6.624 |    8.869 | 
     | U0_ALU/div_52/FE_RC_525_0               | A v -> Y ^   | CLKNAND2X4M | 0.081 | 0.057 |   6.682 |    8.926 | 
     | U0_ALU/div_52/FE_RC_509_0               | C ^ -> Y v   | NAND4X2M    | 0.142 | 0.134 |   6.816 |    9.060 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.294 |   7.109 |    9.354 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.091 | 0.193 |   7.302 |    9.547 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M   | 0.567 | 0.312 |   7.614 |    9.859 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M    | 0.188 | 0.167 |   7.781 |   10.026 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.188 | 0.000 |   7.781 |   10.026 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.245 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.032 |   -2.212 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -2.177 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -1.940 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -1.638 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.283 | 0.003 |   0.610 |   -1.635 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.051
- Arrival Time                  7.609
= Slack Time                    2.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.442 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.032 |   0.032 |    2.475 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.023 | 0.036 |   0.068 |    2.510 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.201 | 0.236 |   0.304 |    2.747 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    2.998 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    3.713 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.355 | 0.351 |   1.622 |    4.065 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.254 | 0.245 |   1.867 |    4.310 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.075 | 0.165 |   2.033 |    4.475 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.546 |   2.579 |    5.021 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.140 |    5.582 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.700 |    6.143 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.263 |    6.705 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.831 |    7.273 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.593 |   5.424 |    7.866 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.320 |   5.744 |    8.186 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.823 |    8.266 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.133 | 0.382 |   6.205 |    8.648 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.269 |   6.474 |    8.917 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.139 | 0.407 |   6.881 |    9.324 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.377 | 0.277 |   7.158 |    9.600 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.152 | 0.254 |   7.412 |    9.854 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.080 | 0.197 |   7.608 |   10.051 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.080 | 0.000 |   7.609 |   10.051 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.442 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -2.410 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -2.374 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -2.138 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -1.836 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.283 | 0.006 |   0.612 |   -1.830 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.052
- Arrival Time                  7.212
= Slack Time                    2.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.840 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.032 |   0.033 |    2.872 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.023 | 0.036 |   0.068 |    2.908 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.201 | 0.236 |   0.304 |    3.144 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    3.395 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    4.111 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.355 | 0.351 |   1.622 |    4.462 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.254 | 0.245 |   1.868 |    4.707 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.075 | 0.165 |   2.033 |    4.872 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.546 |   2.579 |    5.419 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.140 |    5.980 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.700 |    6.540 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.263 |    7.102 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.831 |    7.670 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.593 |   5.424 |    8.263 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.320 |   5.744 |    8.584 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.823 |    8.663 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.133 | 0.382 |   6.205 |    9.045 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.269 |   6.474 |    9.314 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.139 | 0.407 |   6.881 |    9.721 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.110 | 0.152 |   7.033 |    9.873 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.179 |   7.212 |   10.052 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.212 |   10.052 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.840 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -2.807 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -2.771 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -2.535 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -2.233 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.283 | 0.006 |   0.612 |   -2.227 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.360
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.052
- Arrival Time                  6.872
= Slack Time                    3.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.180 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.032 |   0.033 |    3.213 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.023 | 0.036 |   0.068 |    3.248 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.201 | 0.236 |   0.304 |    3.484 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    3.735 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    4.451 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.355 | 0.351 |   1.622 |    4.803 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.254 | 0.245 |   1.868 |    5.048 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.075 | 0.165 |   2.033 |    5.213 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.546 |   2.579 |    5.759 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.140 |    6.320 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.700 |    6.880 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.263 |    7.443 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.831 |    8.011 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.593 |   5.424 |    8.604 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.320 |   5.744 |    8.924 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.823 |    9.003 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.133 | 0.382 |   6.205 |    9.385 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.269 |   6.474 |    9.655 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.083 | 0.225 |   6.700 |    9.880 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.172 |   6.872 |   10.052 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.872 |   10.052 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.180 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -3.148 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -3.112 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -2.876 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -2.574 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.283 | 0.006 |   0.612 |   -2.568 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.025
- Arrival Time                  6.578
= Slack Time                    3.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.447 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.039 | 0.032 |   0.032 |    3.479 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.023 | 0.036 |   0.068 |    3.515 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.201 | 0.236 |   0.304 |    3.751 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^  | CLKBUFX40M  | 0.239 | 0.250 |   0.554 |    4.001 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.098 | 0.349 |   0.904 |    4.351 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.272 | 0.217 |   1.121 |    4.568 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.093 | 0.103 |   1.224 |    4.671 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.177 | 0.134 |   1.358 |    4.805 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.161 | 0.181 |   1.539 |    4.986 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.062 |   1.601 |    5.048 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.123 | 0.106 |   1.706 |    5.153 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.154 | 0.097 |   1.803 |    5.250 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.110 | 0.303 |   2.107 |    5.554 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.098 | 0.192 |   2.298 |    5.745 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.062 | 0.066 |   2.364 |    5.811 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.102 | 0.088 |   2.452 |    5.899 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.082 | 0.072 |   2.524 |    5.971 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.095 | 0.077 |   2.601 |    6.048 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.242 | 0.164 |   2.765 |    6.212 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.179 | 0.172 |   2.937 |    6.384 | 
     | U0_ALU/div_52/FE_RC_162_0        | B v -> Y ^  | NOR2BX2M    | 0.298 | 0.231 |   3.168 |    6.615 | 
     | U0_ALU/div_52/FE_RC_161_0        | A ^ -> Y v  | NOR2X2M     | 0.086 | 0.078 |   3.245 |    6.692 | 
     | U0_ALU/div_52/FE_RC_182_0        | A v -> Y ^  | INVX2M      | 0.064 | 0.065 |   3.310 |    6.757 | 
     | U0_ALU/div_52/FE_RC_193_0        | A ^ -> Y v  | INVX2M      | 0.046 | 0.049 |   3.359 |    6.806 | 
     | U0_ALU/div_52/FE_RC_192_0        | A v -> Y ^  | NAND2X4M    | 0.094 | 0.066 |   3.425 |    6.872 | 
     | U0_ALU/div_52/FE_RC_195_0        | A ^ -> Y v  | CLKNAND2X2M | 0.157 | 0.124 |   3.549 |    6.996 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND3X4M    | 0.115 | 0.117 |   3.666 |    7.113 | 
     | U0_ALU/div_52/FE_RC_202_0        | A ^ -> Y ^  | AND2X8M     | 0.102 | 0.159 |   3.825 |    7.272 | 
     | U0_ALU/div_52/U44                | S0 ^ -> Y v | CLKMX2X2M   | 0.200 | 0.299 |   4.124 |    7.571 | 
     | U0_ALU/div_52/FE_RC_291_0        | A v -> Y ^  | NAND2X2M    | 0.196 | 0.157 |   4.281 |    7.728 | 
     | U0_ALU/div_52/FE_RC_290_0        | A ^ -> Y v  | INVX2M      | 0.060 | 0.062 |   4.343 |    7.790 | 
     | U0_ALU/div_52/FE_RC_287_0        | B v -> Y ^  | CLKNAND2X2M | 0.070 | 0.063 |   4.406 |    7.853 | 
     | U0_ALU/div_52/FE_RC_286_0        | A ^ -> Y v  | CLKNAND2X2M | 0.146 | 0.112 |   4.518 |    7.965 | 
     | U0_ALU/div_52/FE_RC_285_0        | A v -> Y ^  | NAND3X4M    | 0.148 | 0.120 |   4.639 |    8.086 | 
     | U0_ALU/div_52/FE_RC_320_0        | B0 ^ -> Y v | OAI21X6M    | 0.133 | 0.118 |   4.757 |    8.204 | 
     | U0_ALU/div_52/FE_RC_342_0        | B v -> Y v  | AND2X2M     | 0.094 | 0.218 |   4.975 |    8.422 | 
     | U0_ALU/div_52/FE_RC_345_0        | A v -> Y ^  | NOR3X2M     | 0.263 | 0.173 |   5.148 |    8.595 | 
     | U0_ALU/div_52/FE_RC_362_0        | A ^ -> Y v  | INVX2M      | 0.080 | 0.080 |   5.228 |    8.675 | 
     | U0_ALU/div_52/FE_RC_361_0        | A v -> Y ^  | CLKNAND2X4M | 0.083 | 0.065 |   5.293 |    8.740 | 
     | U0_ALU/div_52/FE_RC_360_0        | A ^ -> Y v  | NAND2X4M    | 0.063 | 0.063 |   5.355 |    8.802 | 
     | U0_ALU/div_52/FE_RC_382_0        | A v -> Y ^  | NAND2X2M    | 0.123 | 0.087 |   5.442 |    8.889 | 
     | U0_ALU/div_52/FE_RC_434_0        | A ^ -> Y v  | NAND2X2M    | 0.066 | 0.071 |   5.513 |    8.960 | 
     | U0_ALU/div_52/FE_RC_431_0        | B v -> Y ^  | NAND2X2M    | 0.115 | 0.092 |   5.605 |    9.052 | 
     | U0_ALU/div_52/FE_RC_430_0        | A ^ -> Y v  | NAND3X4M    | 0.102 | 0.088 |   5.693 |    9.140 | 
     | U0_ALU/div_52/FE_RC_429_0        | A v -> Y ^  | NAND2X5M    | 0.205 | 0.141 |   5.833 |    9.280 | 
     | U0_ALU/div_52/FE_RC_489_0        | A ^ -> Y v  | INVX6M      | 0.081 | 0.087 |   5.921 |    9.368 | 
     | U0_ALU/U64                       | C0 v -> Y ^ | AOI222X1M   | 0.586 | 0.468 |   6.388 |    9.835 | 
     | U0_ALU/U61                       | A1 ^ -> Y v | AOI31X2M    | 0.186 | 0.190 |   6.578 |   10.025 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v         | SDFFRQX1M   | 0.186 | 0.000 |   6.578 |   10.025 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.447 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -3.414 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -3.379 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -3.143 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -2.841 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.283 | 0.002 |   0.608 |   -2.839 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.051
- Arrival Time                  6.538
= Slack Time                    3.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.512 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.032 |   0.033 |    3.545 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.023 | 0.036 |   0.068 |    3.580 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.201 | 0.236 |   0.304 |    3.817 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    4.068 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    4.783 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.355 | 0.351 |   1.622 |    5.135 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.254 | 0.245 |   1.868 |    5.380 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.075 | 0.165 |   2.033 |    5.545 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.546 |   2.579 |    6.091 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.140 |    6.652 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.700 |    7.213 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.263 |    7.775 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.831 |    8.343 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.593 |   5.424 |    8.936 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.123 | 0.320 |   5.744 |    9.256 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.823 |    9.336 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.133 | 0.382 |   6.205 |    9.718 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.149 |   6.354 |    9.866 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.184 |   6.538 |   10.051 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.081 | 0.000 |   6.538 |   10.051 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.512 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -3.480 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -3.444 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -3.208 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -2.906 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.283 | 0.006 |   0.612 |   -2.900 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.051
- Arrival Time                  6.392
= Slack Time                    3.659
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.658 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.032 |   0.032 |    3.691 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.023 | 0.036 |   0.068 |    3.727 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.201 | 0.236 |   0.304 |    3.963 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    4.214 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    4.930 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.355 | 0.351 |   1.622 |    5.281 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.254 | 0.245 |   1.867 |    5.526 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.083 | 0.172 |   2.039 |    5.698 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.558 |   2.597 |    6.255 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.559 |   3.155 |    6.814 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.716 |    7.375 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   4.277 |    7.935 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.565 |   4.841 |    8.500 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.430 |    9.089 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.118 | 0.269 |   5.699 |    9.357 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.176 | 0.150 |   5.848 |    9.507 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.109 | 0.157 |   6.006 |    9.664 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.085 | 0.210 |   6.215 |    9.874 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.080 | 0.177 |   6.392 |   10.050 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.080 | 0.000 |   6.392 |   10.051 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.659 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -3.626 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -3.590 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -3.354 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -3.052 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.283 | 0.005 |   0.612 |   -3.047 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  6.077
= Slack Time                    3.962
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.962 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    3.994 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    4.030 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    4.266 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    4.517 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    5.233 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.355 | 0.351 |   1.622 |    5.584 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.265 | 0.252 |   1.874 |    5.836 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.172 |   2.046 |    6.008 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.551 |   2.598 |    6.560 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.159 |    7.121 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   3.722 |    7.684 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.558 |   4.280 |    8.242 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.842 |    8.804 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.160 | 0.598 |   5.439 |    9.401 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.075 | 0.082 |   5.521 |    9.483 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.096 |   5.617 |    9.579 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.068 | 0.072 |   5.689 |    9.651 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.032 | 0.039 |   5.728 |    9.690 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.363 | 0.238 |   5.966 |    9.928 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.133 | 0.111 |   6.077 |   10.039 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.133 | 0.000 |   6.077 |   10.039 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.962 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -3.929 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -3.894 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -3.658 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -3.355 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.283 | 0.005 |   0.611 |   -3.351 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.612
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.049
- Arrival Time                  6.033
= Slack Time                    4.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    4.016 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.032 |   0.033 |    4.049 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.023 | 0.036 |   0.068 |    4.084 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.201 | 0.236 |   0.304 |    4.320 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    4.571 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    5.287 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.355 | 0.351 |   1.622 |    5.639 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.254 | 0.245 |   1.868 |    5.884 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.075 | 0.165 |   2.033 |    6.049 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.546 |   2.579 |    6.595 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.140 |    7.156 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.560 |   3.700 |    7.716 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.263 |    8.279 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.127 | 0.568 |   4.831 |    8.847 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.156 | 0.593 |   5.424 |    9.440 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.138 | 0.285 |   5.709 |    9.725 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.102 | 0.138 |   5.847 |    9.863 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.086 | 0.186 |   6.033 |   10.049 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.086 | 0.000 |   6.033 |   10.049 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.016 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -3.984 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -3.948 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -3.712 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -3.410 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.283 | 0.005 |   0.612 |   -3.405 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.035
- Arrival Time                  5.937
= Slack Time                    4.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.098 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    4.130 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    4.166 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    4.402 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    4.653 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    5.369 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.355 | 0.351 |   1.622 |    5.720 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.289 | 0.267 |   1.889 |    5.987 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.087 | 0.178 |   2.067 |    6.165 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.555 |   2.622 |    6.720 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   3.186 |    7.284 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.557 |   3.743 |    7.840 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.300 |    8.397 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   4.860 |    8.958 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.144 | 0.574 |   5.434 |    9.532 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.052 | 0.157 |   5.591 |    9.689 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.277 | 0.214 |   5.805 |    9.903 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.152 | 0.132 |   5.937 |   10.035 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.152 | 0.000 |   5.937 |   10.035 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.098 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.033 |   -4.065 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -4.030 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -3.794 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -3.491 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.283 | 0.005 |   0.611 |   -3.487 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.031
- Arrival Time                  5.538
= Slack Time                    4.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.494 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    4.526 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    4.562 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    4.798 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.049 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    5.765 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.355 | 0.351 |   1.622 |    6.116 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.289 | 0.267 |   1.889 |    6.383 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.087 | 0.178 |   2.067 |    6.560 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.555 |   2.622 |    7.115 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   3.186 |    7.679 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.557 |   3.743 |    8.236 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.300 |    8.793 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.142 | 0.571 |   4.870 |    9.364 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.062 | 0.166 |   5.036 |    9.529 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.617 | 0.332 |   5.368 |    9.861 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.167 | 0.170 |   5.538 |   10.031 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.167 | 0.000 |   5.538 |   10.031 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.494 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.032 |   -4.461 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -4.426 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -4.189 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -3.887 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.283 | 0.004 |   0.611 |   -3.883 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  5.386
= Slack Time                    4.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.643 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.039 | 0.032 |   0.032 |    4.676 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.023 | 0.036 |   0.068 |    4.711 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.201 | 0.236 |   0.304 |    4.947 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^  | CLKBUFX40M  | 0.239 | 0.250 |   0.554 |    5.198 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.098 | 0.349 |   0.904 |    5.547 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.272 | 0.217 |   1.121 |    5.764 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.093 | 0.103 |   1.224 |    5.867 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.177 | 0.134 |   1.358 |    6.001 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.161 | 0.181 |   1.539 |    6.182 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.062 |   1.601 |    6.244 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.123 | 0.106 |   1.706 |    6.350 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.154 | 0.097 |   1.803 |    6.446 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.110 | 0.303 |   2.107 |    6.750 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.098 | 0.192 |   2.298 |    6.941 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.062 | 0.066 |   2.364 |    7.007 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.102 | 0.088 |   2.452 |    7.095 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.082 | 0.072 |   2.524 |    7.167 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.095 | 0.077 |   2.601 |    7.244 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.242 | 0.164 |   2.765 |    7.408 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.179 | 0.172 |   2.937 |    7.580 | 
     | U0_ALU/div_52/FE_RC_162_0        | B v -> Y ^  | NOR2BX2M    | 0.298 | 0.231 |   3.168 |    7.811 | 
     | U0_ALU/div_52/FE_RC_161_0        | A ^ -> Y v  | NOR2X2M     | 0.086 | 0.078 |   3.245 |    7.889 | 
     | U0_ALU/div_52/FE_RC_182_0        | A v -> Y ^  | INVX2M      | 0.064 | 0.065 |   3.310 |    7.953 | 
     | U0_ALU/div_52/FE_RC_193_0        | A ^ -> Y v  | INVX2M      | 0.046 | 0.049 |   3.359 |    8.002 | 
     | U0_ALU/div_52/FE_RC_192_0        | A v -> Y ^  | NAND2X4M    | 0.094 | 0.066 |   3.425 |    8.068 | 
     | U0_ALU/div_52/FE_RC_195_0        | A ^ -> Y v  | CLKNAND2X2M | 0.157 | 0.124 |   3.549 |    8.192 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND3X4M    | 0.115 | 0.117 |   3.666 |    8.309 | 
     | U0_ALU/div_52/FE_RC_202_0        | A ^ -> Y ^  | AND2X8M     | 0.102 | 0.159 |   3.825 |    8.468 | 
     | U0_ALU/div_52/U44                | S0 ^ -> Y v | CLKMX2X2M   | 0.200 | 0.299 |   4.124 |    8.768 | 
     | U0_ALU/div_52/FE_RC_291_0        | A v -> Y ^  | NAND2X2M    | 0.196 | 0.157 |   4.281 |    8.924 | 
     | U0_ALU/div_52/FE_RC_290_0        | A ^ -> Y v  | INVX2M      | 0.060 | 0.062 |   4.343 |    8.986 | 
     | U0_ALU/div_52/FE_RC_287_0        | B v -> Y ^  | CLKNAND2X2M | 0.070 | 0.063 |   4.406 |    9.049 | 
     | U0_ALU/div_52/FE_RC_286_0        | A ^ -> Y v  | CLKNAND2X2M | 0.146 | 0.112 |   4.518 |    9.162 | 
     | U0_ALU/div_52/FE_RC_285_0        | A v -> Y ^  | NAND3X4M    | 0.148 | 0.120 |   4.639 |    9.282 | 
     | U0_ALU/div_52/FE_RC_320_0        | B0 ^ -> Y v | OAI21X6M    | 0.133 | 0.118 |   4.757 |    9.400 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.536 | 0.451 |   5.208 |    9.851 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.171 | 0.177 |   5.385 |   10.029 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.171 | 0.000 |   5.386 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.643 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.032 |   -4.611 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -4.575 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -4.339 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -4.037 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.283 | 0.002 |   0.609 |   -4.034 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.032
- Arrival Time                  4.953
= Slack Time                    5.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.079 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.111 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.147 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.383 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.634 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.606 | 0.716 |   1.271 |    6.350 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.355 | 0.351 |   1.622 |    6.701 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.289 | 0.267 |   1.889 |    6.968 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.087 | 0.178 |   2.067 |    7.146 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.555 |   2.622 |    7.701 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   3.186 |    8.265 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.557 |   3.743 |    8.821 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.137 | 0.562 |   4.305 |    9.384 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.064 | 0.165 |   4.470 |    9.549 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.583 | 0.313 |   4.783 |    9.862 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.166 | 0.170 |   4.953 |   10.032 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.166 | 0.000 |   4.953 |   10.032 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.079 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.032 |   -5.046 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -5.011 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -4.774 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -4.472 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.283 | 0.004 |   0.611 |   -4.468 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.559
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.984
- Arrival Time                  4.837
= Slack Time                    5.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.147 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.180 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.215 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.451 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.702 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.281 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    6.572 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    6.769 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    6.993 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.108 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.330 | 0.170 |   2.132 |    7.279 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.232 | 0.801 |   2.932 |    8.079 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.208 |   3.141 |    8.287 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.888 | 0.566 |   3.706 |    8.853 | 
     | U0_RegFile/U274                   | S1 ^ -> Y v | MX4X1M     | 0.197 | 0.378 |   4.084 |    9.231 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M     | 0.166 | 0.412 |   4.496 |    9.643 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.342 |   4.837 |    9.984 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.837 |    9.984 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.147 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.114 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.079 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -4.843 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -4.592 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.240 | 0.004 |   0.559 |   -4.588 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.561
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.986
- Arrival Time                  4.833
= Slack Time                    5.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.153 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.185 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.221 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.457 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.708 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.287 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    6.578 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    6.775 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    6.999 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.114 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.330 | 0.170 |   2.132 |    7.284 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.232 | 0.801 |   2.932 |    8.085 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.208 |   3.141 |    8.293 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.888 | 0.566 |   3.706 |    8.859 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M     | 0.183 | 0.363 |   4.069 |    9.222 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M     | 0.166 | 0.422 |   4.491 |    9.644 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.342 |   4.833 |    9.986 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.833 |    9.986 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.153 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.120 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.085 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -4.849 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -4.598 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.240 | 0.005 |   0.561 |   -4.592 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.561
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.985
- Arrival Time                  4.822
= Slack Time                    5.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.163 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.196 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.231 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.467 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.718 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.297 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    6.588 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    6.785 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.009 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.124 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.330 | 0.170 |   2.132 |    7.295 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.232 | 0.801 |   2.932 |    8.095 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.208 |   3.140 |    8.304 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.888 | 0.566 |   3.706 |    8.869 | 
     | U0_RegFile/U270                   | S1 ^ -> Y v | MX4X1M     | 0.192 | 0.373 |   4.079 |    9.243 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M     | 0.154 | 0.399 |   4.479 |    9.642 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.113 | 0.344 |   4.822 |    9.985 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.113 | 0.000 |   4.822 |    9.985 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.163 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.131 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.095 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -4.859 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -4.608 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.240 | 0.005 |   0.561 |   -4.602 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.558
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.983
- Arrival Time                  4.806
= Slack Time                    5.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.177 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.210 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.246 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.482 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.733 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.311 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    6.602 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    6.799 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.024 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.139 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.330 | 0.170 |   2.132 |    7.309 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.232 | 0.801 |   2.932 |    8.110 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.208 |   3.141 |    8.318 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.888 | 0.566 |   3.706 |    8.883 | 
     | U0_RegFile/U303                   | S1 ^ -> Y v | MX4X1M     | 0.170 | 0.352 |   4.059 |    9.236 | 
     | U0_RegFile/U276                   | D v -> Y v  | MX4X1M     | 0.158 | 0.410 |   4.469 |    9.646 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.337 |   4.806 |    9.983 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.806 |    9.983 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.177 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.145 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.109 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -4.873 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -4.622 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.239 | 0.002 |   0.558 |   -4.620 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.561
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.985
- Arrival Time                  4.781
= Slack Time                    5.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.204 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.237 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.272 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.509 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.760 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.338 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    6.629 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    6.826 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.051 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.166 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.330 | 0.170 |   2.132 |    7.336 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.232 | 0.801 |   2.932 |    8.137 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.254 | 0.208 |   3.140 |    8.345 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.888 | 0.566 |   3.706 |    8.910 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M     | 0.159 | 0.339 |   4.045 |    9.249 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M     | 0.146 | 0.394 |   4.439 |    9.643 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.113 | 0.342 |   4.781 |    9.985 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.113 | 0.000 |   4.781 |    9.985 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.204 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.172 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.136 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -4.900 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -4.649 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.240 | 0.005 |   0.561 |   -4.644 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.558
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.983
- Arrival Time                  4.717
= Slack Time                    5.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.265 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.298 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.333 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.569 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.820 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.399 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    6.690 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    6.887 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.111 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.226 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    7.493 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    7.979 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.199 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.863 | 0.531 |   3.465 |    8.730 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M     | 0.195 | 0.549 |   4.013 |    9.279 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M     | 0.127 | 0.370 |   4.383 |    9.649 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.111 | 0.334 |   4.717 |    9.983 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.111 | 0.000 |   4.717 |    9.983 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.265 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.233 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.197 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -4.961 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -4.710 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.239 | 0.002 |   0.558 |   -4.708 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.558
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.983
- Arrival Time                  4.696
= Slack Time                    5.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.287 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.320 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.355 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.592 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.843 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.421 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    6.712 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    6.909 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.134 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.249 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    7.515 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.001 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.221 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    8.736 | 
     | U0_RegFile/U282                   | S0 ^ -> Y v | MX4X1M     | 0.195 | 0.539 |   3.988 |    9.275 | 
     | U0_RegFile/U280                   | B v -> Y v  | MX4X1M     | 0.132 | 0.375 |   4.363 |    9.650 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.333 |   4.696 |    9.983 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.696 |    9.983 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.287 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.255 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.219 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -4.983 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -4.732 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.239 | 0.002 |   0.558 |   -4.730 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.561
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.984
- Arrival Time                  4.686
= Slack Time                    5.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.297 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.330 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.365 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    5.602 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    5.853 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.431 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    6.722 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    6.919 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.144 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.259 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    7.525 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.011 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.231 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    8.746 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M     | 0.156 | 0.506 |   3.954 |    9.251 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M     | 0.144 | 0.380 |   4.334 |    9.632 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.123 | 0.352 |   4.686 |    9.984 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.123 | 0.000 |   4.686 |    9.984 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.297 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.265 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.229 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -4.993 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -4.742 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.240 | 0.006 |   0.561 |   -4.736 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.611
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.028
- Arrival Time                  4.400
= Slack Time                    5.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    5.629 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.039 | 0.032 |   0.032 |    5.661 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.023 | 0.036 |   0.068 |    5.697 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.201 | 0.236 |   0.304 |    5.933 | 
     | REF_SCAN_CLK__L1_I1              | A ^ -> Y ^  | CLKBUFX40M  | 0.239 | 0.250 |   0.554 |    6.183 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.098 | 0.349 |   0.904 |    6.532 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.272 | 0.217 |   1.121 |    6.749 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.093 | 0.103 |   1.224 |    6.853 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.177 | 0.134 |   1.358 |    6.986 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.161 | 0.181 |   1.539 |    7.168 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.062 |   1.601 |    7.229 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.123 | 0.106 |   1.706 |    7.335 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.154 | 0.097 |   1.803 |    7.432 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.110 | 0.303 |   2.107 |    7.735 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.098 | 0.192 |   2.298 |    7.927 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.062 | 0.066 |   2.364 |    7.993 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.102 | 0.088 |   2.452 |    8.080 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.082 | 0.072 |   2.524 |    8.153 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.095 | 0.077 |   2.601 |    8.229 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.242 | 0.164 |   2.765 |    8.393 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.179 | 0.172 |   2.937 |    8.565 | 
     | U0_ALU/div_52/FE_RC_164_0        | B v -> Y v  | AND2X2M     | 0.095 | 0.233 |   3.170 |    8.798 | 
     | U0_ALU/div_52/FE_RC_165_0        | A1 v -> Y ^ | OAI21X2M    | 0.197 | 0.171 |   3.341 |    8.969 | 
     | U0_ALU/div_52/FE_RC_179_0        | A ^ -> Y v  | INVX2M      | 0.075 | 0.080 |   3.421 |    9.049 | 
     | U0_ALU/div_52/FE_RC_196_0        | A v -> Y ^  | INVX2M      | 0.096 | 0.080 |   3.501 |    9.130 | 
     | U0_ALU/div_52/FE_RC_190_0        | C ^ -> Y v  | NAND3X4M    | 0.103 | 0.106 |   3.607 |    9.235 | 
     | U0_ALU/div_52/FE_RC_202_0        | A v -> Y v  | AND2X8M     | 0.071 | 0.170 |   3.776 |    9.405 | 
     | U0_ALU/U72                       | C0 v -> Y ^ | AOI222X1M   | 0.532 | 0.435 |   4.211 |    9.840 | 
     | U0_ALU/U69                       | A1 ^ -> Y v | AOI31X2M    | 0.183 | 0.188 |   4.399 |   10.028 | 
     | U0_ALU/\ALU_OUT_reg[4]           | D v         | SDFFRQX2M   | 0.183 | 0.000 |   4.400 |   10.028 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.629 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.039 | 0.032 |   0.032 |   -5.596 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.023 | 0.036 |   0.068 |   -5.561 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.201 | 0.236 |   0.304 |   -5.324 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.283 | 0.302 |   0.606 |   -5.022 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.283 | 0.004 |   0.611 |   -5.018 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.575
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.977
- Arrival Time                  4.185
= Slack Time                    5.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.792 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.824 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.860 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.096 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.347 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.926 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.217 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.414 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.638 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.753 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.020 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.506 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.725 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.240 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.455 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.354 |   4.017 |    9.809 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.168 |   4.185 |    9.977 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.154 | 0.000 |   4.185 |    9.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.792 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.759 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.724 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.488 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.238 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.255 | 0.021 |   0.575 |   -5.217 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.992
- Arrival Time                  4.194
= Slack Time                    5.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.798 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.830 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.866 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.102 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.353 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.932 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.223 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.419 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.644 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.759 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.025 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.511 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.731 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.246 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.461 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.354 |   4.017 |    9.815 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.177 |   4.194 |    9.992 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.161 | 0.000 |   4.194 |    9.992 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.798 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.765 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.730 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.493 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.243 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M  | 0.268 | 0.035 |   0.589 |   -5.208 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.575
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.993
- Arrival Time                  4.185
= Slack Time                    5.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.809 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.841 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.877 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.113 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.364 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.943 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.234 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.431 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.655 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.770 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.036 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.522 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.742 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.257 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.472 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.354 |   4.017 |    9.826 | 
     | U0_RegFile/U360                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.167 |   4.185 |    9.993 | 
     | U0_RegFile/\regArr_reg[2][1]      | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.185 |    9.993 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.809 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.776 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.741 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.504 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.254 | 
     | U0_RegFile/\regArr_reg[2][1] | CK ^       | SDFFRQX2M  | 0.254 | 0.020 |   0.575 |   -5.234 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.575
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.994
- Arrival Time                  4.181
= Slack Time                    5.813
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.813 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.845 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.881 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.117 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.368 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.947 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.238 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.434 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.659 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.774 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.040 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.526 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.746 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.261 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.476 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.354 |   4.017 |    9.830 | 
     | U0_RegFile/U361                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.164 |   4.181 |    9.994 | 
     | U0_RegFile/\regArr_reg[2][2]      | D v         | SDFFRQX2M  | 0.153 | 0.000 |   4.181 |    9.994 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.813 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.780 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.745 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.508 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.258 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M  | 0.255 | 0.021 |   0.575 |   -5.238 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  4.191
= Slack Time                    5.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.818 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.851 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.887 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.123 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.374 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.952 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.243 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.440 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.665 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.780 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.046 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.532 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.752 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.267 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.482 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.354 |   4.017 |    9.836 | 
     | U0_RegFile/U363                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.173 |   4.191 |   10.009 | 
     | U0_RegFile/\regArr_reg[2][4]      | D v         | SDFFRQX2M  | 0.159 | 0.000 |   4.191 |   10.009 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.819 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.786 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.750 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.514 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.264 | 
     | U0_RegFile/\regArr_reg[2][4] | CK ^       | SDFFRQX2M  | 0.268 | 0.035 |   0.589 |   -5.229 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.588
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  4.185
= Slack Time                    5.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.824 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.857 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.892 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.128 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.379 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.958 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.249 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.446 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.670 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.785 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.052 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.538 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.757 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.272 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.487 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.354 |   4.017 |    9.841 | 
     | U0_RegFile/U362                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.168 |   4.185 |   10.009 | 
     | U0_RegFile/\regArr_reg[2][3]      | D v         | SDFFRQX2M  | 0.157 | 0.000 |   4.185 |   10.009 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.824 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.792 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.756 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.520 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.270 | 
     | U0_RegFile/\regArr_reg[2][3] | CK ^       | SDFFRQX2M  | 0.268 | 0.034 |   0.588 |   -5.236 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.011
- Arrival Time                  4.176
= Slack Time                    5.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.835 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.868 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.903 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.139 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.390 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.969 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.260 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.457 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.681 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.796 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.063 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.549 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.769 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.284 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.498 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.354 |   4.017 |    9.852 | 
     | U0_RegFile/U364                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.159 |   4.176 |   10.011 | 
     | U0_RegFile/\regArr_reg[2][5]      | D v         | SDFFRQX2M  | 0.151 | 0.000 |   4.176 |   10.011 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.835 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.803 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.767 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.531 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.281 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.268 | 0.035 |   0.589 |   -5.246 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.013
- Arrival Time                  4.170
= Slack Time                    5.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.843 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.876 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.911 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.148 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.399 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.977 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.268 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.465 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.690 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.805 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.071 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.557 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.777 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.292 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.507 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.503 | 0.354 |   4.017 |    9.861 | 
     | U0_RegFile/U365                   | B1 ^ -> Y v | OAI2BB2X1M | 0.140 | 0.153 |   4.170 |   10.013 | 
     | U0_RegFile/\regArr_reg[2][6]      | D v         | SDFFRQX2M  | 0.140 | 0.000 |   4.170 |   10.013 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.843 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.811 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.775 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.539 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.289 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M  | 0.268 | 0.035 |   0.589 |   -5.254 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.591
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  4.159
= Slack Time                    5.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.849 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.882 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.918 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.154 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.405 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.983 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.274 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.471 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.696 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.811 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.077 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.563 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.783 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.298 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.513 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.442 | 0.321 |   3.984 |    9.833 | 
     | U0_RegFile/U345                   | B1 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.175 |   4.159 |   10.008 | 
     | U0_RegFile/\regArr_reg[6][1]      | D v         | SDFFRQX2M  | 0.170 | 0.000 |   4.159 |   10.009 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.849 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.817 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.781 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.545 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.295 | 
     | U0_RegFile/\regArr_reg[6][1] | CK ^       | SDFFRQX2M  | 0.269 | 0.036 |   0.591 |   -5.259 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.562
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.977
- Arrival Time                  4.126
= Slack Time                    5.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.852 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.884 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.920 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.156 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.407 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.986 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.277 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.473 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.698 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.813 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.079 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.565 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.785 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.300 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.515 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.467 | 0.335 |   3.998 |    9.850 | 
     | U0_RegFile/U313                   | B0 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.128 |   4.126 |    9.977 | 
     | U0_RegFile/\regArr_reg[0][1]      | D v         | SDFFRQX2M  | 0.157 | 0.000 |   4.126 |    9.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.852 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.819 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.784 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.547 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -5.296 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^       | SDFFRQX2M  | 0.240 | 0.007 |   0.562 |   -5.290 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.010
- Arrival Time                  4.156
= Slack Time                    5.853
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.853 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.886 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.921 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.158 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.409 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.987 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.278 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.475 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.700 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.815 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.081 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.567 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.787 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.302 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.517 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.323 |   3.987 |    9.840 | 
     | U0_RegFile/U332                   | B1 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.169 |   4.156 |   10.010 | 
     | U0_RegFile/\regArr_reg[4][4]      | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.156 |   10.010 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.853 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.821 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.785 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.549 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.299 | 
     | U0_RegFile/\regArr_reg[4][4] | CK ^       | SDFFRQX2M  | 0.269 | 0.036 |   0.590 |   -5.263 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.562
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.978
- Arrival Time                  4.124
= Slack Time                    5.854
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.854 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.886 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.922 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.158 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.409 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.988 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.279 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.476 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.700 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.815 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.082 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.568 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.787 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.302 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.517 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.467 | 0.335 |   3.998 |    9.852 | 
     | U0_RegFile/U312                   | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.126 |   4.124 |    9.978 | 
     | U0_RegFile/\regArr_reg[0][0]      | D v         | SDFFRQX2M  | 0.155 | 0.000 |   4.124 |    9.978 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.854 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.821 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.786 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.550 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   0.555 |   -5.299 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^       | SDFFRQX2M  | 0.240 | 0.006 |   0.562 |   -5.292 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.009
- Arrival Time                  4.154
= Slack Time                    5.855
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.855 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.887 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.923 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.159 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.410 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.989 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.280 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.477 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.701 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.816 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.083 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.569 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.788 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.303 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.518 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.323 |   3.987 |    9.842 | 
     | U0_RegFile/U329                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.167 |   4.154 |   10.009 | 
     | U0_RegFile/\regArr_reg[4][1]      | D v         | SDFFRQX2M  | 0.159 | 0.000 |   4.154 |   10.009 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.855 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.822 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.787 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.551 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.300 | 
     | U0_RegFile/\regArr_reg[4][1] | CK ^       | SDFFRQX2M  | 0.268 | 0.035 |   0.589 |   -5.266 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.012
- Arrival Time                  4.153
= Slack Time                    5.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.859 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.891 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.927 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.163 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.414 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.993 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.284 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.481 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.705 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.820 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.087 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.572 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.792 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.307 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.522 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.323 |   3.987 |    9.846 | 
     | U0_RegFile/U335                   | B1 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.166 |   4.153 |   10.011 | 
     | U0_RegFile/\regArr_reg[4][7]      | D v         | SDFFRQX2M  | 0.155 | 0.000 |   4.153 |   10.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.859 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.826 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.791 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.555 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.304 | 
     | U0_RegFile/\regArr_reg[4][7] | CK ^       | SDFFRQX2M  | 0.269 | 0.036 |   0.590 |   -5.268 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.011
- Arrival Time                  4.150
= Slack Time                    5.860
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.861 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.893 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.929 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.165 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.416 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.994 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.285 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.482 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.707 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.822 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.088 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.574 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.794 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.309 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.524 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.323 |   3.987 |    9.847 | 
     | U0_RegFile/U334                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.164 |   4.150 |   10.011 | 
     | U0_RegFile/\regArr_reg[4][6]      | D v         | SDFFRQX2M  | 0.157 | 0.000 |   4.150 |   10.011 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.861 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.828 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.792 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.556 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.306 | 
     | U0_RegFile/\regArr_reg[4][6] | CK ^       | SDFFRQX2M  | 0.269 | 0.036 |   0.590 |   -5.270 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.010
- Arrival Time                  4.147
= Slack Time                    5.863
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.863 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.896 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.931 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.168 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.418 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.997 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.288 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.485 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.709 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.824 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.091 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.577 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.797 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.312 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.526 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.442 | 0.321 |   3.984 |    9.847 | 
     | U0_RegFile/U346                   | B1 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.163 |   4.147 |   10.010 | 
     | U0_RegFile/\regArr_reg[6][2]      | D v         | SDFFRQX2M  | 0.158 | 0.000 |   4.147 |   10.010 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.863 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.831 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.795 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.559 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.309 | 
     | U0_RegFile/\regArr_reg[6][2] | CK ^       | SDFFRQX2M  | 0.269 | 0.035 |   0.590 |   -5.274 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.599
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.019
- Arrival Time                  4.155
= Slack Time                    5.863
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.863 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.896 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.931 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.168 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.419 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.997 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.288 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.485 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.710 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.825 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.091 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.577 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.797 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.312 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.527 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.442 | 0.321 |   3.984 |    9.847 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.171 |   4.155 |   10.019 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.155 |   10.019 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.863 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.831 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.795 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.559 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.309 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.271 | 0.044 |   0.599 |   -5.265 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.011
- Arrival Time                  4.147
= Slack Time                    5.864
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.864 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.896 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.932 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.168 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.419 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.998 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.288 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.485 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.710 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.825 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.091 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.577 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.797 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.312 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.527 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.323 |   3.987 |    9.850 | 
     | U0_RegFile/U328                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.160 |   4.147 |   10.011 | 
     | U0_RegFile/\regArr_reg[4][0]      | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.147 |   10.011 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.864 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.831 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.795 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.559 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.309 | 
     | U0_RegFile/\regArr_reg[4][0] | CK ^       | SDFFRQX2M  | 0.268 | 0.035 |   0.589 |   -5.275 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.011
- Arrival Time                  4.145
= Slack Time                    5.865
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.865 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.898 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.934 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.170 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.421 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    6.999 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.290 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.487 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.712 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.827 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.093 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.579 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.799 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.314 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.529 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.323 |   3.987 |    9.852 | 
     | U0_RegFile/U331                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.159 |   4.145 |   10.011 | 
     | U0_RegFile/\regArr_reg[4][3]      | D v         | SDFFRQX2M  | 0.153 | 0.000 |   4.145 |   10.011 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.865 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.833 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.797 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.561 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.311 | 
     | U0_RegFile/\regArr_reg[4][3] | CK ^       | SDFFRQX2M  | 0.268 | 0.035 |   0.590 |   -5.276 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.011
- Arrival Time                  4.143
= Slack Time                    5.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.868 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.900 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.936 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.172 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.423 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    7.001 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.292 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.489 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.714 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.829 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.095 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.581 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.801 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.316 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.531 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.442 | 0.321 |   3.984 |    9.851 | 
     | U0_RegFile/U347                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.159 |   4.143 |   10.011 | 
     | U0_RegFile/\regArr_reg[6][3]      | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.143 |   10.011 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.868 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -5.835 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.799 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.563 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.313 | 
     | U0_RegFile/\regArr_reg[6][3] | CK ^       | SDFFRQX2M  | 0.269 | 0.035 |   0.590 |   -5.278 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.583
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.002
- Arrival Time                  4.131
= Slack Time                    5.871
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.871 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.904 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.939 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.175 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.426 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    7.005 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.296 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.493 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.717 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.832 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.099 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.585 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.805 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.320 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.534 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.467 | 0.335 |   3.998 |    9.869 | 
     | U0_RegFile/U316                   | B0 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.133 |   4.131 |   10.002 | 
     | U0_RegFile/\regArr_reg[0][4]      | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.131 |   10.002 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.871 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.839 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.803 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.567 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.317 | 
     | U0_RegFile/\regArr_reg[0][4] | CK ^       | SDFFRQX2M  | 0.263 | 0.029 |   0.583 |   -5.288 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.012
- Arrival Time                  4.140
= Slack Time                    5.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.872 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.905 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.940 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.177 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.428 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    7.006 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.297 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.494 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.719 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.834 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.100 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.586 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.806 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.449 |    9.321 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.536 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.323 |   3.987 |    9.859 | 
     | U0_RegFile/U333                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.153 |   4.140 |   10.012 | 
     | U0_RegFile/\regArr_reg[4][5]      | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.140 |   10.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.872 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.840 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.804 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.568 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.318 | 
     | U0_RegFile/\regArr_reg[4][5] | CK ^       | SDFFRQX2M  | 0.269 | 0.036 |   0.590 |   -5.282 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[4][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.589
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.012
- Arrival Time                  4.138
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.874 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.907 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.942 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.179 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.430 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    7.008 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.299 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.496 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.720 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.835 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.102 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.588 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.808 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.323 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.538 | 
     | U0_RegFile/U166                   | B v -> Y ^  | NAND2X2M   | 0.447 | 0.323 |   3.987 |    9.861 | 
     | U0_RegFile/U330                   | B1 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.151 |   4.138 |   10.012 | 
     | U0_RegFile/\regArr_reg[4][2]      | D v         | SDFFRQX2M  | 0.144 | 0.000 |   4.138 |   10.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.874 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.842 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.806 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.570 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.320 | 
     | U0_RegFile/\regArr_reg[4][2] | CK ^       | SDFFRQX2M  | 0.268 | 0.035 |   0.589 |   -5.285 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.583
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.002
- Arrival Time                  4.127
= Slack Time                    5.875
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.875 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.033 |    5.907 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.943 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.179 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.430 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    7.009 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.300 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.496 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.721 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.836 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.102 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.588 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.934 |    8.808 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.323 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.538 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.467 | 0.335 |   3.998 |    9.873 | 
     | U0_RegFile/U314                   | B0 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.129 |   4.127 |   10.002 | 
     | U0_RegFile/\regArr_reg[0][2]      | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.127 |   10.002 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.875 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.842 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.807 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.570 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.320 | 
     | U0_RegFile/\regArr_reg[0][2] | CK ^       | SDFFRQX2M  | 0.263 | 0.029 |   0.583 |   -5.292 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.581
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.001
- Arrival Time                  4.124
= Slack Time                    5.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.877 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.910 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.945 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.181 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.432 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    7.011 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.302 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.499 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.723 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.838 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.105 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.591 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.811 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.326 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.230 | 0.209 |   3.658 |    9.535 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.437 | 0.308 |   3.966 |    9.843 | 
     | U0_RegFile/U249                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.158 |   4.124 |   10.001 | 
     | U0_RegFile/\regArr_reg[14][6]     | D v         | SDFFRQX2M  | 0.151 | 0.000 |   4.124 |   10.001 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.877 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.845 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.809 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.573 | 
     | REF_SCAN_CLK__L1_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.323 | 
     | U0_RegFile/\regArr_reg[14][6] | CK ^       | SDFFRQX2M  | 0.261 | 0.026 |   0.581 |   -5.296 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.591
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.014
- Arrival Time                  4.137
= Slack Time                    5.878
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.878 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.032 |   0.032 |    5.910 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.023 | 0.036 |   0.068 |    5.946 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.201 | 0.236 |   0.304 |    6.182 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y ^  | CLKBUFX40M | 0.239 | 0.251 |   0.555 |    6.433 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.179 | 0.579 |   1.134 |    7.012 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.404 | 0.291 |   1.425 |    7.302 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.203 | 0.197 |   1.622 |    7.499 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.224 |   1.846 |    7.724 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.111 | 0.115 |   1.961 |    7.839 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.385 | 0.266 |   2.228 |    8.105 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.671 | 0.486 |   2.714 |    8.591 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.220 |   2.933 |    8.811 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.824 | 0.515 |   3.448 |    9.326 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.663 |    9.541 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.442 | 0.321 |   3.984 |    9.861 | 
     | U0_RegFile/U344                   | B1 ^ -> Y v | OAI2BB2X1M | 0.141 | 0.153 |   4.137 |   10.014 | 
     | U0_RegFile/\regArr_reg[6][0]      | D v         | SDFFRQX2M  | 0.141 | 0.000 |   4.137 |   10.014 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.878 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.032 |   -5.845 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -5.810 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -5.573 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -5.323 | 
     | U0_RegFile/\regArr_reg[6][0] | CK ^       | SDFFRQX2M  | 0.269 | 0.036 |   0.591 |   -5.287 | 
     +---------------------------------------------------------------------------------------------+ 

