Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 16:07:10 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_94_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.838ns (24.417%)  route 2.594ns (75.583%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 6.479 - 4.000 ) 
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.921ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.836ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13171, routed)       1.931     2.882    Delay1No6_instance/clk
    SLICE_X117Y353       FDCE                                         r  Delay1No6_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y353       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.961 r  Delay1No6_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.811     3.772    Delay1No6_instance/Q[26]
    SLICE_X143Y345       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.861 r  Delay1No6_instance/geqOp_carry__0_i_11/O
                         net (fo=1, routed)           0.011     3.872    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X143Y345       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.027 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.053    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y346       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.105 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.401     4.506    Delay1No6_instance/CO[0]
    SLICE_X145Y351       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.558 r  Delay1No6_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=2, routed)           0.243     4.801    Delay1No6_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X143Y350       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.852 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.067     4.919    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X143Y350       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     5.067 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.390     5.457    Delay1No7_instance/shiftVal__5[0]
    SLICE_X145Y343       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.582 r  Delay1No7_instance/shiftedFracY_d1[35]_i_2/O
                         net (fo=4, routed)           0.320     5.902    Delay1No7_instance/Sum1_0_impl_instance/level2[12]
    SLICE_X144Y349       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.952 r  Delay1No7_instance/shiftedFracY_d1[27]_i_4/O
                         net (fo=2, routed)           0.266     6.218    Delay1No7_instance/level4__0[7]
    SLICE_X146Y349       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037     6.255 r  Delay1No7_instance/shiftedFracY_d1[27]_i_1/O
                         net (fo=1, routed)           0.059     6.314    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[16]
    SLICE_X146Y349       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=13171, routed)       1.819     6.479    Sum1_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X146Y349       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/C
                         clock pessimism              0.428     6.907    
                         clock uncertainty           -0.035     6.872    
    SLICE_X146Y349       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.897    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          6.897    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  0.583    




