DAY-29 RING COUNTER

//BEHAVIORAL
module ring_counter(clk,rst,q);
input clk,rst;
  output reg [3:0] q;
  always@(posedge clk or posedge rst)
begin
  if(rst)
q<=4'b0001;
else
  q<={q[2:0],q[3]};
end
endmodule

//TESTBENCH

module tb;
reg clk,rst;
  wire [3:0] q;
  ring_counter dut(.clk(clk),.rst(rst),.q(q));
initial
begin
  $dumpfile("dump.vcd");$dumpvars;
rst=0;
#10
rst=1;
#10
  $finish();
end
endmodule
