m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGA/Verilog_design/system_function/disp
vdisp
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 <A18f8Hn^MOM>kc>Dz@mG3
ILU9:CQnDmCgid40KQiKE20
R0
w1648388145
8disp.v
Fdisp.v
L0 2
OL;L;10.6c;65
!s108 1648388162.000000
!s107 disp.v|
!s90 disp.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
