read -sv run_verilog_mid/adder_32b_9_92_4cfbab750a975d4c9835ae71318ad93b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_4cfbab750a975d4c9835ae71318ad93b_yosys.v
