	component qsys_system is
		port (
			clk_clk             : in    std_logic                     := 'X';             -- clk
			gain_ctrl_export    : out   std_logic_vector(5 downto 0);                     -- export
			lia_1_x_export      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
			lia_1_y_export      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
			phase_incr_1_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_incr_2_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_incr_3_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_incr_4_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_incr_5_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_incr_6_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_incr_7_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_incr_8_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_offs_1_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_offs_2_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_offs_3_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_offs_4_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_offs_5_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_offs_6_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_offs_7_export : out   std_logic_vector(19 downto 0);                    -- export
			phase_offs_8_export : out   std_logic_vector(19 downto 0);                    -- export
			reset_reset_n       : in    std_logic                     := 'X';             -- reset_n
			resetrequest_reset  : out   std_logic;                                        -- reset
			sram_conduit_DQ     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_conduit_ADDR   : out   std_logic_vector(19 downto 0);                    -- ADDR
			sram_conduit_LB_N   : out   std_logic;                                        -- LB_N
			sram_conduit_UB_N   : out   std_logic;                                        -- UB_N
			sram_conduit_CE_N   : out   std_logic;                                        -- CE_N
			sram_conduit_OE_N   : out   std_logic;                                        -- OE_N
			sram_conduit_WE_N   : out   std_logic                                         -- WE_N
		);
	end component qsys_system;

