// Seed: 20920917
module module_0 (
    input  tri1 id_0,
    output tri  id_1,
    input  wand id_2
);
  assign id_1 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4,
    output logic id_5,
    output supply0 id_6,
    input tri1 id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input uwire id_12
);
  genvar id_14;
  assign id_14 = -1'b0;
  wire id_15;
  localparam id_16 = "" ? 1 : 1 ^ 1;
  wire id_17;
  ;
  always_ff @*;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_3
  );
  assign modCall_1.id_2 = 0;
  always @(posedge -1'b0 or 1) id_5 = 1;
  parameter id_18 = id_16;
endmodule
