$date
	Mon Sep  4 19:41:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab5p1_tb $end
$var wire 1 ! f $end
$var reg 4 " w [1:4] $end
$scope module vvt $end
$var wire 4 # w [1:4] $end
$var wire 4 $ m [3:0] $end
$var wire 1 ! f $end
$scope module st0 $end
$var wire 2 % s [1:0] $end
$var wire 4 & w [3:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011 &
b0 %
b1011 $
b0 #
b0 "
1!
$end
#20
b101 $
b101 &
b1 "
b1 #
#40
b1011 $
b1011 &
b10 "
b10 #
#60
b1 %
b100 "
b100 #
#80
b110 "
b110 #
#100
b101 $
b101 &
1!
b10 %
b1001 "
b1001 #
#120
b1011 $
b1011 &
1!
b11 %
b1100 "
b1100 #
#140
b1110 "
b1110 #
#160
