

================================================================
== Vivado HLS Report for 'avg_ap_fixed_12_4_0_0_0_8_s'
================================================================
* Date:           Fri Nov  3 03:36:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.056 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.05>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_7_V_read)"   --->   Operation 2 'read' 'x_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_6_V_read)"   --->   Operation 3 'read' 'x_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_5_V_read)"   --->   Operation 4 'read' 'x_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_4_V_read)"   --->   Operation 5 'read' 'x_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_3_V_read)"   --->   Operation 6 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_2_V_read)"   --->   Operation 7 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_1_V_read)"   --->   Operation 8 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_0_V_read)"   --->   Operation 9 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_7_V_read_cast_cast = zext i8 %x_7_V_read_1 to i11"   --->   Operation 10 'zext' 'x_7_V_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_6_V_read_cast_cast = zext i8 %x_6_V_read_1 to i11"   --->   Operation 11 'zext' 'x_6_V_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_5_V_read_cast_cast = zext i8 %x_5_V_read_1 to i11"   --->   Operation 12 'zext' 'x_5_V_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_4_V_read_cast_cast = zext i8 %x_4_V_read_1 to i11"   --->   Operation 13 'zext' 'x_4_V_read_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %x_2_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 14 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln703_684 = zext i8 %x_0_V_read_1 to i9" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 15 'zext' 'zext_ln703_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln703 = add i9 %zext_ln703_684, %zext_ln703" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 16 'add' 'add_ln703' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln703_685 = zext i9 %add_ln703 to i10" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 17 'zext' 'zext_ln703_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln703_686 = zext i8 %x_1_V_read_1 to i10" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 18 'zext' 'zext_ln703_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5696 = add i10 %zext_ln703_685, %zext_ln703_686" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 19 'add' 'add_ln703_5696' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln703_687 = zext i8 %x_3_V_read_1 to i10" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 20 'zext' 'zext_ln703_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln703_5697 = add i10 %add_ln703_5696, %zext_ln703_687" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 21 'add' 'add_ln703_5697' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln703_688 = zext i10 %add_ln703_5697 to i11" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 22 'zext' 'zext_ln703_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5698 = add i11 %zext_ln703_688, %x_4_V_read_cast_cast" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 23 'add' 'add_ln703_5698' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln703_5699 = add i11 %add_ln703_5698, %x_5_V_read_cast_cast" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 24 'add' 'add_ln703_5699' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5700 = add i11 %add_ln703_5699, %x_6_V_read_cast_cast" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 25 'add' 'add_ln703_5700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln703_5701 = add i11 %add_ln703_5700, %x_7_V_read_cast_cast" [firmware/nnet_utils/nnet_pooling.h:46]   --->   Operation 26 'add' 'add_ln703_5701' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln703_5701, i32 3, i32 10)" [firmware/nnet_utils/nnet_pooling.h:48]   --->   Operation 27 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i8 %tmp to i9" [firmware/nnet_utils/nnet_pooling.h:48]   --->   Operation 28 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "ret i9 %zext_ln1148" [firmware/nnet_utils/nnet_pooling.h:49]   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.06ns
The critical path consists of the following:
	wire read on port 'x_2_V_read' [14]  (0 ns)
	'add' operation ('add_ln703', firmware/nnet_utils/nnet_pooling.h:46) [23]  (0.705 ns)
	'add' operation ('add_ln703_5696', firmware/nnet_utils/nnet_pooling.h:46) [26]  (0 ns)
	'add' operation ('add_ln703_5697', firmware/nnet_utils/nnet_pooling.h:46) [28]  (0.797 ns)
	'add' operation ('add_ln703_5698', firmware/nnet_utils/nnet_pooling.h:46) [30]  (0 ns)
	'add' operation ('add_ln703_5699', firmware/nnet_utils/nnet_pooling.h:46) [31]  (0.777 ns)
	'add' operation ('add_ln703_5700', firmware/nnet_utils/nnet_pooling.h:46) [32]  (0 ns)
	'add' operation ('add_ln703_5701', firmware/nnet_utils/nnet_pooling.h:46) [33]  (0.777 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
