[{"DBLP title": "Examining the Robustness of Spiking Neural Networks on Non-ideal Memristive Crossbars.", "DBLP authors": ["Abhiroop Bhattacharjee", "Youngeun Kim", "Abhishek Moitra", "Priyadarshini Panda"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539729", "OA papers": [{"PaperId": "https://openalex.org/W4283332956", "PaperTitle": "Examining the Robustness of Spiking Neural Networks on Non-ideal Memristive Crossbars", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Abhiroop Bhattacharjee", "Dong Wan Kim", "Abhishek Moitra", "Priyadarshini Panda"]}]}, {"DBLP title": "Identifying Efficient Dataflows for Spiking Neural Networks.", "DBLP authors": ["Deepika Sharma", "Aayush Ankit", "Kaushik Roy"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539704", "OA papers": [{"PaperId": "https://openalex.org/W4285676454", "PaperTitle": "Identifying Efficient Dataflows for Spiking Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Elmore Family School of Electrical and Computer Engineering, Purdue University, United States": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Deepika Sharma", "Aayush Ankit", "Kaushik Roy"]}]}, {"DBLP title": "Sparse Periodic Systolic Dataflow for Lowering Latency and Power Dissipation of Convolutional Neural Network Accelerators.", "DBLP authors": ["Jung Hwan Heo", "Arash Fayyazi", "Amirhossein Esmaili", "Massoud Pedram"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539715", "OA papers": [{"PaperId": "https://openalex.org/W4283804196", "PaperTitle": "Sparse Periodic Systolic Dataflow for Lowering Latency and Power Dissipation of Convolutional Neural Network Accelerators", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jung Yeon Heo", "Arash Fayyazi", "Amirhossein Esmaili", "Massoud Pedram"]}]}, {"DBLP title": "QMLP: An Error-Tolerant Nonlinear Quantum MLP Architecture using Parameterized Two-Qubit Gates.", "DBLP authors": ["Cheng Chu", "Nai-Hui Chia", "Lei Jiang", "Fan Chen"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539719", "OA papers": [{"PaperId": "https://openalex.org/W4281730414", "PaperTitle": "QMLP: An Error-Tolerant Nonlinear Quantum MLP Architecture using Parameterized Two-Qubit Gates", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Cheng Hung Chu", "Nai-Hui Chia", "Lei Jiang", "Fan Chen"]}]}, {"DBLP title": "Design and Logic Synthesis of a Scalable, Efficient Quantum Number Theoretic Transform.", "DBLP authors": ["Chao Lu", "Shamik Kundu", "Abraham Peedikayil Kuruvila", "Supriya Margabandhu Ravichandran", "Kanad Basu"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3543827", "OA papers": [{"PaperId": "https://openalex.org/W4285676430", "PaperTitle": "Design and Logic Synthesis of a Scalable, Efficient Quantum Number Theoretic Transform", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Texas at Dallas, United States": 5.0}, "Authors": ["Chao Lu", "Shamik Kundu", "Abraham Peedikayil Kuruvila", "Supriya Margabandhu Ravichandran", "Kanad Basu"]}]}, {"DBLP title": "A Charge Domain P-8T SRAM Compute-In-Memory with Low-Cost DAC/ADC Operation for 4-bit Input Processing.", "DBLP authors": ["Joonhyung Kim", "Kyeongho Lee", "Jongsun Park"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539718", "OA papers": [{"PaperId": "https://openalex.org/W4285676410", "PaperTitle": "A Charge Domain P-8T SRAM Compute-In-Memory with Low-Cost DAC/ADC Operation for 4-bit Input Processing", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea University": 3.0}, "Authors": ["Joon-Hyung Kim", "Kyeongho Lee", "Jongsun Park"]}]}, {"DBLP title": "FlexiDRAM: A Flexible in-DRAM Framework to Enable Parallel General-Purpose Computation.", "DBLP authors": ["Ranyang Zhou", "Arman Roohi", "Durga Misra", "Shaahin Angizi"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539721", "OA papers": [{"PaperId": "https://openalex.org/W4285676464", "PaperTitle": "FlexiDRAM: A Flexible in-DRAM Framework to Enable Parallel General-Purpose Computation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"New Jersey Institute of Technology": 3.0, "University of Nebraska\u2013Lincoln": 1.0}, "Authors": ["Ranyang Zhou", "Arman Roohi", "Durga Prasanna Misra", "Shaahin Angizi"]}]}, {"DBLP title": "Evolving Skyrmion Racetrack Memory as Energy-Efficient Last-Level Cache Devices.", "DBLP authors": ["Ya-Hui Yang", "Shuo-Han Chen", "Yuan-Hao Chang"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539709", "OA papers": [{"PaperId": "https://openalex.org/W4285676401", "PaperTitle": "Evolving Skyrmion Racetrack Memory as Energy-Efficient Last-Level Cache Devices", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taipei University of Technology": 2.0, "Academia Sinica": 1.0}, "Authors": ["Yahui Yang", "Shuo-Han Chen", "Yuan-Hao Chang"]}]}, {"DBLP title": "Exploiting successive identical words and differences with dynamic bases for effective compression in Non-Volatile Memories.", "DBLP authors": ["Swati Upadhyay", "Arijit Nath", "Hemangee K. Kapoor"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539716", "OA papers": [{"PaperId": "https://openalex.org/W4285676444", "PaperTitle": "Exploiting successive identical words and differences with dynamic bases for effective compression in Non-Volatile Memories", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0}, "Authors": ["Swati Upadhyay", "Arijit Nath", "Hemangee K. Kapoor"]}]}, {"DBLP title": "HOGEye: Neural Approximation of HOG Feature Extraction in RRAM-Based 3D-Stacked Image Sensors.", "DBLP authors": ["Tianrui Ma", "Weidong Cao", "Fei Qiao", "Ayan Chakrabarti", "Xuan Zhang"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539706", "OA papers": [{"PaperId": "https://openalex.org/W4285676450", "PaperTitle": "HOGEye: Neural Approximation of HOG Feature Extraction in RRAM-Based 3D-Stacked Image Sensors", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Washington University in St. Louis": 4.0, "Tsinghua University": 1.0}, "Authors": ["Ma Tianrui", "Weidong Cao", "Fei Qiao", "Ayan Chakrabarti", "X. Y. Zhang"]}]}, {"DBLP title": "A Bit-level Sparsity-aware SAR ADC with Direct Hybrid Encoding for Signed Expressions for AIoT Applications.", "DBLP authors": ["Ruicong Chen", "H. T. Kung", "Anantha P. Chandrakasan", "Hae-Seung Lee"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539700", "OA papers": [{"PaperId": "https://openalex.org/W4285676428", "PaperTitle": "A Bit-level Sparsity-aware SAR ADC with Direct Hybrid Encoding for Signed Expressions for AIoT Applications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"MIT, United States": 3.0, "Harvard University, United States": 1.0}, "Authors": ["Ruicong Chen", "Hsiang-Tsung Kung", "Anantha P. Chandrakasan", "Hae-Seung Lee"]}]}, {"DBLP title": "Analysis of the Effect of Hot Carrier Injection in An Integrated Inductive Voltage Regulator.", "DBLP authors": ["Shida Zhang", "Nael Mizanur Rahman", "Venkata Chaitanya Krishna Chekuri", "Carlos Tokunaga", "Saibal Mukhopadhyay"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539710", "OA papers": [{"PaperId": "https://openalex.org/W4285676403", "PaperTitle": "Analysis of the Effect of Hot Carrier Injection in An Integrated Inductive Voltage Regulator", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 4.0, "Intel (United States)": 1.0}, "Authors": ["Shida Zhang", "Nael Mizanur Rahman", "Venkata Chaitanya Krishna Chekuri", "Carlos Tokunaga", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "RACE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Computation.", "DBLP authors": ["Zahra Azad", "Guowei Yang", "Rashmi Agrawal", "Daniel Petrisko", "Michael B. Taylor", "Ajay Joshi"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539725", "OA papers": [{"PaperId": "https://openalex.org/W4285676421", "PaperTitle": "RACE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Computation", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Boston University": 4.0, "University of Washington": 2.0}, "Authors": ["Zahra Azad", "Guowei Yang", "Rashmi Agrawal", "Daniel Petrisko", "Michael D. Taylor", "Ajay Joshi"]}]}, {"DBLP title": "Sealer: In-SRAM AES for High-Performance and Low-Overhead Memory Encryption.", "DBLP authors": ["Jingyao Zhang", "Hoda Naghibijouybari", "Elaheh Sadredini"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539699", "OA papers": [{"PaperId": "https://openalex.org/W4283835962", "PaperTitle": "Sealer: In-SRAM AES for High-Performance and Low-Overhead Memory Encryption", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Jingyao Zhang", "Hoda Naghibijouybari", "Elaheh Sadredini"]}]}, {"DBLP title": "Hier-3D: A Hierarchical Physical Design Methodology for Face-to-Face-Bonded 3D ICs.", "DBLP authors": ["Anthony Agnesina", "Moritz Brunion", "Alberto Garc\u00eda Ortiz", "Francky Catthoor", "Dragomir Milojevic", "Manu Komalan", "Matheus A. Cavalcante", "Samuel Riedel", "Luca Benini", "Sung Kyu Lim"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539702", "OA papers": [{"PaperId": "https://openalex.org/W4285676452", "PaperTitle": "Hier-3D: A Hierarchical Physical Design Methodology for Face-to-Face-Bonded 3D ICs", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 1.0, "Atlanta Technical College": 1.0, "University of Bremen": 2.0, "Imec": 3.0, "ETH Zurich": 2.0, "University of Bologna": 1.0}, "Authors": ["Anthony Agnesina", "Moritz Brunion", "Alberto Garcia-Ortiz", "Francky Catthoor", "Dragomir Milojevic", "M. Perumkunnil", "Matheus de Ara\u00fajo Cavalcante", "Samuel Riedel", "Luca Benini", "Sung Kyu Lim"]}]}, {"DBLP title": "A Study on Optimizing Pin Accessibility of Standard Cells in the Post-3 nm Node.", "DBLP authors": ["Jaehoon Jeong", "JongHyun Ko", "Taigon Song"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539707", "OA papers": [{"PaperId": "https://openalex.org/W4285676457", "PaperTitle": "A Study on Optimizing Pin Accessibility of Standard Cells in the Post-3 nm Node", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyungpook National University": 3.0}, "Authors": ["Jaehoon Jeong", "Jong-Hyun Ko", "Taigon Song"]}]}, {"DBLP title": "Improving Performance and Power by Co-Optimizing Middle-of-Line Routing, Pin Pattern Generation, and Contact over Active Gates in Standard Cell Layout Synthesis.", "DBLP authors": ["Sehyeon Chung", "Jooyeon Jeong", "Taewhan Kim"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539712", "OA papers": [{"PaperId": "https://openalex.org/W4285676429", "PaperTitle": "Improving Performance and Power by Co-Optimizing Middle-of-Line Routing, Pin Pattern Generation, and Contact over Active Gates in Standard Cell Layout Synthesis", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Sehyeon Chung", "Jooyeon Jeong", "Taewhan Kim"]}]}, {"DBLP title": "Neural Contextual Bandits Based Dynamic Sensor Selection for Low-Power Body-Area Networks.", "DBLP authors": ["Berken Utku Demirel", "Luke Chen", "Mohammad Abdullah Al Faruque"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539713", "OA papers": [{"PaperId": "https://openalex.org/W4285676435", "PaperTitle": "Neural Contextual Bandits Based Dynamic Sensor Selection for Low-Power Body-Area Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 2.0, "UCI, United States": 1.0}, "Authors": ["Berken Utku Demirel", "Li Chen", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "3D IC Tier Partitioning of Memory Macros: PPA vs. Thermal Tradeoffs.", "DBLP authors": ["Lingjun Zhu", "Nesara Eranna Bethur", "Yi-Chen Lu", "Youngsang Cho", "Yunhyeok Im", "Sung Kyu Lim"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539724", "OA papers": [{"PaperId": "https://openalex.org/W4285676414", "PaperTitle": "3D IC Tier Partitioning of Memory Macros: PPA vs. Thermal Tradeoffs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 4.0, "Samsung (South Korea)": 2.0}, "Authors": ["Lingjun Zhu", "Nesara Eranna Bethur", "Yichen Lu", "Young-Sang Cho", "Yunhyeok Im", "Sung Kyu Lim"]}]}, {"DBLP title": "A Domain-Specific System-On-Chip Design for Energy Efficient Wearable Edge AI Applications.", "DBLP authors": ["Yigit Tuncel", "Anish Krishnakumar", "Aishwarya Lekshmi Chithra", "Younghyun Kim", "\u00dcmit Y. Ogras"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539711", "OA papers": [{"PaperId": "https://openalex.org/W4285676447", "PaperTitle": "A Domain-Specific System-On-Chip Design for Energy Efficient Wearable Edge AI Applications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Wisconsin\u2013Madison": 5.0}, "Authors": ["Yigit Tuncel", "Anish Krishnakumar", "Aishwarya Lekshmi Chithra", "Younghyun Kim", "Umit Y. Ogras"]}]}, {"DBLP title": "SACS: A Self-Adaptive Checkpointing Strategy for Microkernel-Based Intermittent Systems.", "DBLP authors": ["Yen-Ting Chen", "Han-Xiang Liu", "Yuan-Hao Chang", "Yu-Pei Liang", "Wei-Kuan Shih"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539705", "OA papers": [{"PaperId": "https://openalex.org/W4285676442", "PaperTitle": "SACS: A Self-Adaptive Checkpointing Strategy for Microkernel-Based Intermittent Systems", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Information Science, Academia Sinica": 2.0, "National Tsing Hua University": 2.0, "National Chung Cheng University": 1.0}, "Authors": ["Yen-Ting Chen", "Hanxiang Liu", "Yuan-Hao Chang", "Yupei Liang", "Wei-Kuan Shih"]}]}, {"DBLP title": "Drift-tolerant Coding to Enhance the Energy Efficiency of Multi-Level-Cell Phase-Change Memory.", "DBLP authors": ["Yi-Shen Chen", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539701", "OA papers": [{"PaperId": "https://openalex.org/W4285676434", "PaperTitle": "Drift-tolerant Coding to Enhance the Energy Efficiency of Multi-Level-Cell Phase-Change Memory", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 1.5, "Academia Sinica": 1.5}, "Authors": ["Yishen Chen", "Yuan-Hao Chang", "Tei-Wei Kuo"]}]}, {"DBLP title": "A Unified Forward Error Correction Accelerator for Multi-Mode Turbo, LDPC, and Polar Decoding.", "DBLP authors": ["Yufan Yue", "Tutu Ajayi", "Xueyang Liu", "Peiwen Xing", "Zihan Wang", "David T. Blaauw", "Ronald G. Dreslinski", "Hun-Seok Kim"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539726", "OA papers": [{"PaperId": "https://openalex.org/W4285676441", "PaperTitle": "A Unified Forward Error Correction Accelerator for Multi-Mode Turbo, LDPC, and Polar Decoding", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Michigan United": 4.0}, "Authors": ["Yufan Yue", "Tutu Ajayi", "Liu Xueyang", "Peiwen Xing", "Zihan Wang", "David Blaauw", "Ronald G. Dreslinski", "Hun-Seok Kim"]}]}, {"DBLP title": "Canopy: A CNFET-based Process Variation Aware Systolic DNN Accelerator.", "DBLP authors": ["Cheng Chu", "Dawen Xu", "Ying Wang", "Fan Chen"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539703", "OA papers": [{"PaperId": "https://openalex.org/W4285676466", "PaperTitle": "Canopy: A CNFET-based Process Variation Aware Systolic DNN Accelerator", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indiana University Bloomington": 2.0, "Seehi Microelectronics Co., Ltd, China": 1.0, "Chinese Academy of Sciences": 1.0}, "Authors": ["Cheng Hung Chu", "Dawen Xu", "Ying Wang", "Fan Chen"]}]}, {"DBLP title": "Layerwise Disaggregated Evaluation of Spiking Neural Networks.", "DBLP authors": ["Abinand Nallathambi", "Sanchari Sen", "Anand Raghunathan", "Nitin Chandrachoodan"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539708", "OA papers": [{"PaperId": "https://openalex.org/W4285676431", "PaperTitle": "Layerwise Disaggregated Evaluation of Spiking Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University System": 2.0, "IBM T.J. Watson Research Center, United States": 1.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Abinand Nallathambi", "Sanchari Sen", "Anand Raghunathan", "Nitin Chandrachoodan"]}]}, {"DBLP title": "Tightly Linking 3D Via Allocation Towards Routing Optimization for Monolithic 3D ICs.", "DBLP authors": ["Suwan Kim", "Sehyeon Chung", "Taewhan Kim", "Heechun Park"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539714", "OA papers": [{"PaperId": "https://openalex.org/W4285676420", "PaperTitle": "Tightly Linking 3D Via Allocation Towards Routing Optimization for Monolithic 3D ICs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 3.0, "Education and Research Program for Future ICT Pioneers, Seoul National University, Republic of Korea": 1.0}, "Authors": ["Suwan Kim", "Sehyeon Chung", "Taewhan Kim", "Heechun Park"]}]}, {"DBLP title": "Enabling Capsule Networks at the Edge through Approximate Softmax and Squash Operations.", "DBLP authors": ["Alberto Marchisio", "Beatrice Bussolino", "Edoardo Salvati", "Maurizio Martina", "Guido Masera", "Muhammad Shafique"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539717", "OA papers": [{"PaperId": "https://openalex.org/W4285676448", "PaperTitle": "Enabling Capsule Networks at the Edge through Approximate Softmax and Squash Operations", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 1.0, "Polytechnic University of Turin": 4.0, "New York University Abu Dhabi": 1.0}, "Authors": ["Alberto Marchisio", "Beatrice Bussolino", "Salvati, Edoardo", "Maurizio Martina", "Guido Masera", "Muhammad Shafique"]}]}, {"DBLP title": "Multi-Complexity-Loss DNAS for Energy-Efficient and Memory-Constrained Deep Neural Networks.", "DBLP authors": ["Matteo Risso", "Alessio Burrello", "Luca Benini", "Enrico Macii", "Massimo Poncino", "Daniele Jahier Pagliari"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539720", "OA papers": [{"PaperId": "https://openalex.org/W4285676418", "PaperTitle": "Multi-Complexity-Loss DNAS for Energy-Efficient and Memory-Constrained Deep Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 4.0, "University of Bologna": 2.0}, "Authors": ["Matteo Risso", "Alessio Burrello", "Luca Benini", "Enrico Macii", "Massimo Poncino", "Daniele Jahier Pagliari"]}]}, {"DBLP title": "Visible Light Synchronization for Time-Slotted Energy-Aware Transiently-Powered Communication.", "DBLP authors": ["Alessandro Torrisi", "Maria Doglioni", "Kasim Sinan Yildirim", "Davide Brunelli"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539722", "OA papers": [{"PaperId": "https://openalex.org/W4285676412", "PaperTitle": "Visible Light Synchronization for Time-Slotted Energy-Aware Transiently-Powered Communication", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Trento": 3.5, "Engineering (Italy)": 0.5}, "Authors": ["Alessandro Torrisi", "Maria Doglioni", "Kasim Yildirim", "Davide Brunelli"]}]}, {"DBLP title": "Directed Acyclic Graph-based Neural Networks for Tunable Low-Power Computer Vision.", "DBLP authors": ["Abhinav Goel", "Caleb Tung", "Nick Eliopoulos", "Xiao Hu", "George K. Thiruvathukal", "James C. Davis", "Yung-Hsiang Lu"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539723", "OA papers": [{"PaperId": "https://openalex.org/W4285676422", "PaperTitle": "Directed Acyclic Graph-based Neural Networks for Tunable Low-Power Computer Vision", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University System": 6.0, "Loyola University Chicago": 1.0}, "Authors": ["Abhinav Goel", "Caleb Tung", "Nick Eliopoulos", "Xiao Hu", "George K. Thiruvathukal", "James Davis", "Yung-Hsiang Lu"]}]}, {"DBLP title": "Energy Efficient Cache Design with Piezoelectric FETs.", "DBLP authors": ["Reena Elangovan", "Ashish Ranjan", "Niharika Thakuria", "Sumeet Kumar Gupta", "Anand Raghunathan"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539727", "OA papers": [{"PaperId": "https://openalex.org/W4285676402", "PaperTitle": "Energy Efficient Cache Design with Piezoelectric FETs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University System": 4.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Reena Elangovan", "Ashish Ranjan", "Niharika Thakuria", "Sumeet Gupta", "Anand Raghunathan"]}]}, {"DBLP title": "Predictive Model Attack for Embedded FPGA Logic Locking.", "DBLP authors": ["Prattay Chowdhury", "Chaitali Sathe", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2022, "doi": "https://doi.org/10.1145/3531437.3539728", "OA papers": [{"PaperId": "https://openalex.org/W4285676419", "PaperTitle": "Predictive Model Attack for Embedded FPGA Logic Locking", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Prattay Chowdhury", "Chaitali Sathe", "Benjamin Carrion Schaefer"]}]}]