
---------- Begin Simulation Statistics ----------
final_tick                               2261757695500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              127709636                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793680                       # Number of bytes of host memory used
host_op_rate                                127697855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.92                       # Real time elapsed on the host
host_tick_rate                             1617458166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117471587                       # Number of instructions simulated
sim_ops                                     117471587                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001488                       # Number of seconds simulated
sim_ticks                                  1487955000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          530                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            7                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          544                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398744500     96.27%     96.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1174500      0.08%     96.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51983000      3.58%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452879000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         242074500     77.88%     77.88% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68763000     22.12%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          859                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          863                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1626928500     98.13%     98.13% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 938500      0.06%     98.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.29% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28353500      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657933500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         218280000     15.33%     15.33% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23258000      1.63%     16.96% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1182722000     83.04%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650826000     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 805000      0.05%     99.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1148500      0.07%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5296500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1658076000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         1341                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         1371                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            5                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1651412500     97.53%     97.53% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1074500      0.06%     97.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               40235000      2.38%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1693288000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1484841500     86.31%     86.31% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235605000     13.69%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7705                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24016                       # Number of branches fetched
system.switch_cpus0.committedInsts             172042                       # Number of instructions committed
system.switch_cpus0.committedOps               172042                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12753                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64338                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35206                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4612                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29132                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.777161                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.222839                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2905079                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      647365.085798                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17638                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2257713.914202                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       166020                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              166020                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229669                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       118175                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35410                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64604                       # number of memory refs
system.switch_cpus0.num_store_insts             29194                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2879      1.67%      1.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99742     57.94%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36303     21.09%     80.82% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29362     17.06%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            172154                       # Class of executed instruction
system.switch_cpus1.Branches                    21419                       # Number of branches fetched
system.switch_cpus1.committedInsts             143262                       # Number of instructions committed
system.switch_cpus1.committedOps               143262                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41281                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25845                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15436                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.828284                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.171716                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2903210                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      498528.230868                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16564                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2404681.769132                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137772                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137772                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184353                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105365                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26729                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42391                       # number of memory refs
system.switch_cpus1.num_store_insts             15662                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90625     63.09%     65.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.14% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27668     19.26%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15540     10.82%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.42% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.58%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143647                       # Class of executed instruction
system.switch_cpus2.Branches                      610                       # Number of branches fetched
system.switch_cpus2.committedInsts               3859                       # Number of instructions committed
system.switch_cpus2.committedOps                 3859                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1335                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 876                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                459                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994150                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005850                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2903580                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16985.871275                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          330                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2886594.128725                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3668                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3668                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4928                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2896                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                876                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1338                       # number of memory refs
system.switch_cpus2.num_store_insts               462                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.62%      0.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2266     58.72%     59.34% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.26%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             917     23.76%     83.36% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            463     12.00%     95.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.36% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.64%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3859                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313454                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686546                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2975910                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2043100.000627                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      932809.999373                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         8755                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           84                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        57855                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            119                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                417                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2200                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1569                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              180                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3246                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           417                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        11390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       374336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       374480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  374480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              256                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3954                       # Request fanout histogram
system.membus.reqLayer0.occupancy               40000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16350700                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           19286479                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 335601166.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 459280408.305845                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     36165000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    864386500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8704500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   1006803500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1021550000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260736145500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    289095125                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 387296579.719035                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     35415500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    865294000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15494500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1156380500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260585820500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    251127000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 411267952.462665                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       932500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    864794000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    255506000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   1004508000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497681500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1487955000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3749                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24112797                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3749                       # number of overall hits
system.cpu2.icache.overall_hits::total       24112797                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394967                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394967                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1583500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1583500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1583500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1583500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3859                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24507764                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3859                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24507764                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.028505                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.028505                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14395.454545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     4.009196                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14395.454545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     4.009196                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394294                       # number of writebacks
system.cpu2.icache.writebacks::total           394294                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1473500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1473500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1473500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1473500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.028505                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.028505                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13395.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13395.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13395.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13395.454545                       # average overall mshr miss latency
system.cpu2.icache.replacements                394294                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3749                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24112797                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394967                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1583500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1583500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3859                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24507764                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.028505                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14395.454545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     4.009196                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1473500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1473500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.028505                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13395.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13395.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689393                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24462357                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394455                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.015584                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.641705                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047688                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938753                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000093                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49410495                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49410495                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1219                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282407                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1219                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282407                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           78                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290850                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           78                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290850                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1320500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1320500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1320500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1320500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1297                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573257                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1297                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573257                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.060139                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038405                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.060139                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038405                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 16929.487179                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     4.540141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 16929.487179                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     4.540141                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108152                       # number of writebacks
system.cpu2.dcache.writebacks::total           108152                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           78                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           78                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1242500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1242500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1242500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1242500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.060139                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.060139                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 15929.487179                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15929.487179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 15929.487179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15929.487179                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166985                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          795                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487161                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           63                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152904                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       979000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       979000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          858                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.073427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032953                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 15539.682540                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     6.402710                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       916000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       916000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.073427                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 14539.682540                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14539.682540                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          424                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795246                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137946                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       341500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       341500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933192                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.034169                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047029                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 22766.666667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     2.475606                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       326500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       326500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.034169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 21766.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21766.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           13                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15426                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        34000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        34000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.277778                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231063                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         6800                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.204071                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.277778                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         5800                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5800                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            8                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43381                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        48500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        48500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65574                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338442                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6062.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     2.185374                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        41500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        41500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5187.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5187.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.467788                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698336                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275564                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.936654                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.443487                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024302                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15687370                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15687370                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1487955000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450143                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721932                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450143                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721932                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4660                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343655                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4660                       # number of overall misses
system.cpu3.icache.overall_misses::total       343655                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     65404000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     65404000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     65404000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     65404000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065587                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065587                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.010246                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022811                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.010246                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022811                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14035.193133                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   190.318779                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14035.193133                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   190.318779                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches              691                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       344022                       # number of writebacks
system.cpu3.icache.writebacks::total           344022                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4656                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4656                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher          887                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4656                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5543                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     60708000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     60708000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     19116491                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     60708000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     79824491                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010237                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010237                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000368                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13038.659794                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13038.659794                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 21551.850056                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13038.659794                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14400.954537                       # average overall mshr miss latency
system.cpu3.icache.replacements                344022                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450143                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721932                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4660                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343655                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     65404000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     65404000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.010246                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022811                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14035.193133                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   190.318779                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4656                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4656                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     60708000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     60708000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.010237                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13038.659794                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13038.659794                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher          887                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total          887                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     19116491                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     19116491                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 21551.850056                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 21551.850056                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799150                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14887774                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           344027                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.275016                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.580641                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.023585                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.194923                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977697                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000046                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000381                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           45                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30475712                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30475712                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158605                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790808                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158605                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790808                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11406                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213419                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11406                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213419                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    342135000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    342135000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    342135000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    342135000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004227                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004227                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042648                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067090                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042648                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29996.054708                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1603.114062                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29996.054708                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1603.114062                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105304                       # number of writebacks
system.cpu3.dcache.writebacks::total           105304                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    330729000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    330729000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    330729000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    330729000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067090                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28996.054708                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28996.054708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28996.054708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28996.054708                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147409                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78009                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869103                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4684                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114297                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     63331000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     63331000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983400                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056643                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13520.708796                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   554.091533                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4684                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     58647000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58647000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12520.708796                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12520.708796                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    278804000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    278804000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 41476.346325                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2812.735821                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    272082000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    272082000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 40476.346325                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40476.346325                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1173000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1173000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12478.723404                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    83.935599                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1079000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1079000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11478.723404                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11478.723404                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4681.818182                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.253141                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094821                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121160                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193959                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403312                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.667797                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.427024                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974285                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000417                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          794                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481409                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481409                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1487955000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169419                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212566                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169419                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212566                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2735                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504170                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2735                       # number of overall misses
system.cpu0.icache.overall_misses::total       504170                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42564000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42564000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42564000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42564000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       172154                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716736                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       172154                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716736                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015887                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015887                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15562.705667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    84.423905                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15562.705667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    84.423905                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches              251                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       503974                       # number of writebacks
system.cpu0.icache.writebacks::total           503974                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2734                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2734                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher          352                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2734                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3086                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     39822000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39822000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     10378593                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     39822000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     50200593                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015881                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015881                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14565.471836                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14565.471836                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 29484.639205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14565.471836                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16267.204472                       # average overall mshr miss latency
system.cpu0.icache.replacements                503974                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212566                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2735                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504170                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42564000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42564000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       172154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716736                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015887                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15562.705667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    84.423905                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2734                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2734                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     39822000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39822000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015881                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14565.471836                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14565.471836                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher          352                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total          352                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     10378593                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     10378593                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 29484.639205                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 29484.639205                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472333                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72698264                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           504009                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.240012                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.149045                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.025125                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.298164                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998338                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000049                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000582                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           41                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.080078                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145937993                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145937993                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58691                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784338                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58691                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784338                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4517                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587859                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4517                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587859                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57599000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57599000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57599000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57599000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63208                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372197                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63208                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372197                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071462                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071462                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148966                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12751.605048                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.257395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12751.605048                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.257395                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352543                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352543                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4517                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4517                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4517                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4517                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     53082000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     53082000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     53082000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     53082000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071462                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071462                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11751.605048                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11751.605048                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11751.605048                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11751.605048                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546688                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802420                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2421                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27842500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27842500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34689                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099746                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069792                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11500.413052                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.119525                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25421500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25421500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069792                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10500.413052                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10500.413052                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981918                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2096                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290533                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29756500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29756500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28519                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272451                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073495                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14196.803435                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   102.420379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27660500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27660500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13196.803435                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13196.803435                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206971                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           90                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12595                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1042000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1042000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.142631                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11577.777778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.731243                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.142631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10577.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10577.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       145000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       145000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5576.923077                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.161478                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       119000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       119000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4576.923077                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4576.923077                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076726                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795949                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895346                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.458168                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.618558                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984822                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          997                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204094                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204094                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1487955000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142101                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157386                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142101                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157386                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1546                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39277                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1546                       # number of overall misses
system.cpu1.icache.overall_misses::total        39277                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     21760500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21760500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     21760500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21760500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143647                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196663                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143647                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196663                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.010762                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007558                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.010762                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007558                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14075.355757                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   554.026530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14075.355757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   554.026530                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches              534                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        39365                       # number of writebacks
system.cpu1.icache.writebacks::total            39365                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1540                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher          628                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1540                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2168                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     20184000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20184000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     10626816                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     20184000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30810816                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010721                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000296                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010721                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000417                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13106.493506                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13106.493506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16921.681529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13106.493506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14211.630996                       # average overall mshr miss latency
system.cpu1.icache.replacements                 39365                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142101                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157386                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1546                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     21760500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21760500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.010762                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007558                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14075.355757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   554.026530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1540                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     20184000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20184000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.010721                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13106.493506                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13106.493506                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher          628                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total          628                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     10626816                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     10626816                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16921.681529                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 16921.681529                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194210                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5161736                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            39387                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           131.051768                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.970343                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.009575                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.214292                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974551                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000019                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000419                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           25                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.048828                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10433225                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10433225                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38811                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685037                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38811                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685037                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2141                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36861                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2141                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36861                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50130500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50130500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50130500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50130500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40952                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40952                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721898                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052281                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021407                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052281                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021407                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23414.525922                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1359.987521                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23414.525922                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1359.987521                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15016                       # number of writebacks
system.cpu1.dcache.writebacks::total            15016                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2141                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2141                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2141                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2141                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     47989500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     47989500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     47989500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     47989500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052281                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001243                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052281                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001243                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22414.525922                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22414.525922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22414.525922                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22414.525922                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24519                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077919                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24147                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14517000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14517000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102066                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10496.746204                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   601.192695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     13134000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13134000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053394                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001255                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9496.746204                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9496.746204                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          758                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     35613500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35613500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46983.509235                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2801.124744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     34855500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34855500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45983.509235                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45983.509235                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          461                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       405500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       405500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057260                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075299                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14482.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   404.690619                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       377500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       377500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057260                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13482.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13482.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11727                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       171000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       171000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061350                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         5700                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total          114                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       141000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       141000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061350                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data         4700                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4700                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543674                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737285                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33876                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.283652                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.064509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.479164                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000468                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          914                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          909                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531654                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531654                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19675                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10904                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6656                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             190                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            297                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9401                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10907                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8768                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         9257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 85469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       394944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       483104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       277440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       709376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3261712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5610                       # Total snoops (count)
system.tol2bus.snoopTraffic                    240256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.339637                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.763802                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26374     79.43%     79.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3901     11.75%     91.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1417      4.27%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1513      4.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           52944028                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            122496                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17219495                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8317491                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6852491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4635485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3230990                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3254992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          271                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          793                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2660                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3691                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1530                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1111                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           46                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4605                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8414                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23819                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          271                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          589                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          793                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2660                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3691                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1530                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1111                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           46                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4605                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8414                       # number of overall hits
system.l2.overall_hits::total                   23819                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           81                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           39                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           94                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           74                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          404                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2867                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3704                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           81                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           39                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           94                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           74                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           79                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          404                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2867                       # number of overall misses
system.l2.overall_misses::total                  3704                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      7001418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      3366962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      9395415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      6483500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       432500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      4029500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    225190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        295237295                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      7001418                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      3366962                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      9395415                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      6483500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6499500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       736000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32018500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       432500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      4029500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    225190500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       295237295                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2734                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27523                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2734                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27523                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.230114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.062102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.105975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.027067                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.020955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.006494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.266667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.098039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.254144                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134578                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.230114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.062102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.105975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.027067                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.020955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.006494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.266667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.098039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.254144                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134578                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 86437.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 86332.358974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 99951.223404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 87614.864865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 82272.151899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst        73600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79253.712871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        86500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        80590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78545.692361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79707.693035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 86437.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 86332.358974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 99951.223404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 87614.864865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 82272.151899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst        73600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79253.712871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        86500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        80590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78545.692361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79707.693035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2200                       # number of writebacks
system.l2.writebacks::total                      2200                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  24                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 24                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3680                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3680                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      6191418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      2976962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      8455415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      5166500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5559500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       501000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     27941000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       369000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    196473500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    257004795                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      6191418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      2976962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      8455415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      5166500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5559500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       501000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     27941000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       369000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    196473500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    257004795                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.230114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.062102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.105975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.023409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.004545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.265347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.078431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.254055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.230114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.062102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.105975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.023409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.004545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.265347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.078431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.254055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133706                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76437.259259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76332.358974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 89951.223404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80726.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 73151.315789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 71571.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69504.975124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        92250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 71673.913043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68553.210049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69838.259511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76437.259259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76332.358974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 89951.223404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80726.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 73151.315789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 71571.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69504.975124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        92250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 71673.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68553.210049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69838.259511                       # average overall mshr miss latency
system.l2.replacements                           3814                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12535                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7239                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7239                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7239                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7239                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3823                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6065                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2826                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3263                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3990500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30142500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data       156000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    221658000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     255947000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.546099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.425026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 78245.098039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78292.207792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data       156000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78435.244161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78439.166411                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3480500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26292500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data       146000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    193398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    223317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.546099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.425026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.349807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68245.098039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68292.207792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data       146000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68435.244161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68439.166411                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          589                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2660                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           94                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      7001418                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      3366962                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      9395415                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      6483500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      4029500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31096295                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.230114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.062102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.105975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.027067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.006494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 86437.259259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 86332.358974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 99951.223404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 87614.864865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst        73600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        80590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89101.131805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           81                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           94                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      6191418                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      2976962                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      8455415                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      5166500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       501000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3297000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26661795                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.230114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.062102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.105975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.023409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.004545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.030442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76437.259259                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76332.358974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 89951.223404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 80726.562500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 71571.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 71673.913043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80306.611446                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2509000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1876000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      3532500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8194000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.015547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.023457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.086957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.008851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89607.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98736.842105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data        69125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 86158.536585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89065.217391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           25                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           85                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2079000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1648500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       223000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      3075500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.013881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.020988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.065217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.008636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011661                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data        83160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 96970.588235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74333.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 76887.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82658.823529                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       68330                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3814                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.915574                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     808.756103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1063.597071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6110.744346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    72.360130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      319.316995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2240.433750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    23.197527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3193.943149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9938.045056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1352.804771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6487.197076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    50.815210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    56.448837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.084562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     4.750155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   307.026920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.681452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.649618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    24.861306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   646.285966                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.002208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.068373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.303285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.197974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.001551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5141                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.006531                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.993469                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    410638                       # Number of tag accesses
system.l2.tags.data_accesses                   410638                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       181440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             233536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       140800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          140800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      3483976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher      1677470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher      4043133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      2752771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3268916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       301084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17290845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       172048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1978554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    121939172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156950983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2752771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       301084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1978554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5075422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94626518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94626518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94626518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      3483976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher      1677470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher      4043133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2752771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3268916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       301084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17290845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       172048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1978554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    121939172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            251577501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        81.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        39.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        94.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000722108500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          133                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          133                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9732                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2045                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3649                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2200                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3649                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              240                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     38942286                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               107323536                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10677.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29427.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1597                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3649                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.362657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.377531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.316323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          388     34.83%     34.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          257     23.07%     57.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          106      9.52%     67.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      6.01%     73.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      4.04%     77.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      4.22%     81.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      4.13%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      2.96%     88.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          125     11.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.323308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.700013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.371410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.50%      1.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            72     54.14%     55.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            34     25.56%     81.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            10      7.52%     88.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             5      3.76%     92.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             4      3.01%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             2      1.50%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      0.75%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.75%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.75%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           133                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.338346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.320658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.787085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              111     83.46%     83.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.50%     84.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     12.78%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           133                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 233408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  139072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  233536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               140800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       156.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1484048500                       # Total gap between requests
system.mem_ctrls.avgGap                     253726.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         5184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         2496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         6016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       181312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       139072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 3483976.329929332715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 1677470.084780789679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 4043133.024856262375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 2752771.421178732067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3268916.062649744097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 301084.374191423820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17290845.489278908819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43012.053455917689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 172048.213823670754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1978554.458972213557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 121853147.440614804626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93465192.159709125757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           81                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           39                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           94                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      2791261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      1347259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      4514266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2536000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2440250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       213750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11533500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data       202500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1408250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     80304000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35413753000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     34460.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     34545.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     48024.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     39625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     32108.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     30535.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28690.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     50625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     30614.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28325.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16097160.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5433540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2887995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18735360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8174520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     117396240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        311089470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        309112800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          772829925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.390657                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    800009741                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    638285259                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2520420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1339635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7304220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3168540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     117396240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        226567020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        377652480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          735948555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.604040                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    986754490                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    451540510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261757695500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2269905312500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               31737103                       # Simulator instruction rate (inst/s)
host_mem_usage                                 801872                       # Number of bytes of host memory used
host_op_rate                                 31736422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.83                       # Real time elapsed on the host
host_tick_rate                             1714396746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   121427592                       # Number of instructions simulated
sim_ops                                     121427592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006560                       # Number of seconds simulated
sim_ticks                                  6559529000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          293                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           13                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          312                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                  531     94.99%     94.99% # number of callpals executed
system.cpu0.kern.callpal::rdps                     17      3.04%     98.03% # number of callpals executed
system.cpu0.kern.callpal::rti                      11      1.97%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   559                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       571                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     229     41.34%     41.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.72%     42.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      7      1.26%     43.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     43.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    313     56.50%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 554                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      229     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.85%     49.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       7      1.49%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.21%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     229     48.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  470                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              7039169000     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2904500      0.04%     97.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2806000      0.04%     97.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.01%     97.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              159349000      2.21%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          7204961000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.731629                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.848375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               12                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          675                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            3                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          680                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.17%      0.17% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      2.60%      2.77% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.35%      3.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  504     87.35%     90.47% # number of callpals executed
system.cpu1.kern.callpal::rdps                     14      2.43%     92.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.17%     93.07% # number of callpals executed
system.cpu1.kern.callpal::rti                      30      5.20%     98.27% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.56%     99.83% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.17%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   577                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       874                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     231     42.62%     42.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      7      1.29%     43.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.18%     44.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    303     55.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 542                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      231     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       7      1.49%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.21%     50.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     230     49.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  469                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              6124414500     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2919000      0.05%     99.01% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1169500      0.02%     99.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               59787500      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          6188290500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.759076                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.865314                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 24                      
system.cpu1.kern.mode_good::user                   23                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               38                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 23                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  8                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.125000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.695652                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         278135000     35.00%     35.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           516590500     65.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued         6337                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified         6423                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            9                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  187      3.70%      3.77% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.14%      3.91% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3969     78.44%     82.35% # number of callpals executed
system.cpu2.kern.callpal::rdps                    188      3.72%     86.07% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     86.09% # number of callpals executed
system.cpu2.kern.callpal::rti                     345      6.82%     92.91% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      1.34%     94.25% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.04%     94.29% # number of callpals executed
system.cpu2.kern.callpal::rdunique                288      5.69%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5060                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                      6881                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     112                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                    1658     38.07%     38.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     33      0.76%     38.83% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      7      0.16%     38.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     39.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2656     60.99%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4355                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1655     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      33      0.99%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       7      0.21%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.03%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1654     49.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3350                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              6008104500     83.36%     83.36% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               22221500      0.31%     83.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3634000      0.05%     83.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.01%     83.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1172777500     16.27%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          7207305000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998191                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.622741                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.769231                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                303                      
system.cpu2.kern.mode_good::user                  304                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              531                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                304                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.570621                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.726946                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        8494689500     85.70%     85.70% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          1417115000     14.30%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     187                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued           24                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      1.05%      1.05% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  257     89.86%     90.91% # number of callpals executed
system.cpu3.kern.callpal::rdps                     17      5.94%     96.85% # number of callpals executed
system.cpu3.kern.callpal::rti                       9      3.15%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   286                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                       298                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     101     36.73%     36.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      7      2.55%     39.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.09%     40.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    164     59.64%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 275                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      101     47.87%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       7      3.32%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.42%     52.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     100     47.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              6798268000     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2666000      0.04%     99.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2132500      0.03%     99.49% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               34792500      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          6837859000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.609756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.767273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel               12                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disks.dma_write_txs                        202                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           72                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    14399                       # Number of branches fetched
system.switch_cpus0.committedInsts              78058                       # Number of instructions committed
system.switch_cpus0.committedOps                78058                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits               22796                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               15244                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits               7552                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.964913                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses           5850                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits               5850                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.035087                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                14409920                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      505596.045348                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts         5551                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               7166                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      13904323.954652                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses        74895                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts               74895                       # number of integer instructions
system.switch_cpus0.num_int_register_reads        95954                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        59489                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              15252                       # Number of load instructions
system.switch_cpus0.num_mem_refs                22812                       # number of memory refs
system.switch_cpus0.num_store_insts              7560                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass          414      0.53%      0.53% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            51390     65.84%     66.37% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              63      0.08%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     66.45% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           16294     20.87%     87.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           7574      9.70%     97.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     97.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     97.02% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2323      2.98%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             78058                       # Class of executed instruction
system.switch_cpus1.Branches                    74711                       # Number of branches fetched
system.switch_cpus1.committedInsts             516055                       # Number of instructions committed
system.switch_cpus1.committedOps               516055                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses          126380                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus1.dtb.data_hits              186112                       # DTB hits
system.switch_cpus1.dtb.data_misses               154                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           79291                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              110709                       # DTB read hits
system.switch_cpus1.dtb.read_misses               132                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          47089                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              75403                       # DTB write hits
system.switch_cpus1.dtb.write_misses               22                       # DTB write misses
system.switch_cpus1.idle_fraction            0.874828                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         369092                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             368968                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.125172                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                12375089                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1549009.236924                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        55463                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           475                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  475                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              14185                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      10826079.763076                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       500327                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              500327                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       684024                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       363594                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             110982                       # Number of load instructions
system.switch_cpus1.num_mem_refs               186472                       # number of memory refs
system.switch_cpus1.num_store_insts             75490                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         9697      1.88%      1.88% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           313574     60.74%     62.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             216      0.04%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          111949     21.69%     84.36% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          75484     14.62%     98.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.03%     99.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          289      0.06%     99.07% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4825      0.93%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            516220                       # Class of executed instruction
system.switch_cpus2.Branches                   315676                       # Number of branches fetched
system.switch_cpus2.committedInsts            2555539                       # Number of instructions committed
system.switch_cpus2.committedOps              2555539                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses          223344                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_hits              768842                       # DTB hits
system.switch_cpus2.dtb.data_misses              1214                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses          135941                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits              418916                       # DTB read hits
system.switch_cpus2.dtb.read_misses               871                       # DTB read misses
system.switch_cpus2.dtb.write_accesses          87403                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits             349926                       # DTB write hits
system.switch_cpus2.dtb.write_misses              343                       # DTB write misses
system.switch_cpus2.idle_fraction            0.144599                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses        1047299                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits            1046757                       # ITB hits
system.switch_cpus2.itb.fetch_misses              542                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.855401                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                14415260                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      12330827.454492                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts       211980                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        174674                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               174674                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       117526                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       115966                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls              79421                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2084432.545508                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses      2325842                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts             2325842                       # number of integer instructions
system.switch_cpus2.num_int_register_reads      3484972                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1688813                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts             421646                       # Number of load instructions
system.switch_cpus2.num_mem_refs               772501                       # number of memory refs
system.switch_cpus2.num_store_insts            350855                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       124674      4.88%      4.88% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1501058     58.71%     63.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4609      0.18%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57934      2.27%     66.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            208      0.01%     66.04% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.32%     67.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11161      0.44%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          397848     15.56%     83.37% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         316141     12.36%     95.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        35910      1.40%     97.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        35357      1.38%     98.52% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         37773      1.48%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2556777                       # Class of executed instruction
system.switch_cpus3.Branches                     5371                       # Number of branches fetched
system.switch_cpus3.committedInsts              35318                       # Number of instructions committed
system.switch_cpus3.committedOps                35318                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits               12197                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits                7002                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits               5195                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.986327                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses           3271                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits               3271                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.013673                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                13675718                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      186989.259673                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts         3016                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               1496                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      13488728.740327                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses        33992                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts               33992                       # number of integer instructions
system.switch_cpus3.num_int_register_reads        46879                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        25522                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts               7022                       # Number of load instructions
system.switch_cpus3.num_mem_refs                12235                       # number of memory refs
system.switch_cpus3.num_store_insts              5213                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass          268      0.76%      0.76% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            21306     60.32%     61.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              77      0.22%     61.30% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.03%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            7134     20.20%     81.53% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           5154     14.59%     96.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.19%     96.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.18%     96.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          1241      3.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             35321                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        32084                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          141                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          900                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       180221                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1041                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 669                       # Transaction distribution
system.membus.trans_dist::ReadResp               5356                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36522                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5306                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              321                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            135                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13726                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4687                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1257                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        53744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 106992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2729                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1900992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1903721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3513449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1708                       # Total snoops (count)
system.membus.snoopTraffic                       4608                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45426                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.029256                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.168526                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44097     97.07%     97.07% # Request fanout histogram
system.membus.snoop_fanout::1                    1329      2.93%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               45426                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2514000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           231945866                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1683751                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           99016989                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25219                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25219                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25219                       # number of overall misses
system.iocache.overall_misses::total            25219                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2965752392                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2965752392                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2965752392                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2965752392                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25219                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25219                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25219                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25219                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117599.920377                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117599.920377                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117599.920377                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117599.920377                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25219                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25219                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25219                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25219                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1703421188                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1703421188                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1703421188                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1703421188                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67545.151989                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67545.151989                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67545.151989                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67545.151989                       # average overall mshr miss latency
system.iocache.replacements                     25219                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           67                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               67                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8323967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8323967                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           67                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             67                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124238.313433                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124238.313433                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           67                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4973967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4973967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74238.313433                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74238.313433                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2957428425                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2957428425                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117582.236999                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117582.236999                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1698447221                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1698447221                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67527.322718                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67527.322718                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25219                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25219                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226971                       # Number of tag accesses
system.iocache.tags.data_accesses              226971                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions          236                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 30001851.694915                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 136273956.978736                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          118    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974192500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          118                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON   5622906500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3540218500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           31                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 515636933.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 432493841.805450                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974223000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   1434613000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   7734554000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260736145500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions           37                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 465161552.631579                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 405141937.587272                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     25028500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973271500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total           19                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON    481422500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   8838069500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260585820500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 553309384.615385                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 413508174.459262                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       932500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974059500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2214609000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   7193022000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497681500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    9635572000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      2517271                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        26626319                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      2517271                       # number of overall hits
system.cpu2.icache.overall_hits::total       26626319                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        45135                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        439992                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        45135                       # number of overall misses
system.cpu2.icache.overall_misses::total       439992                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    786003500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    786003500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    786003500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    786003500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      2562406                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27066311                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      2562406                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27066311                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.017614                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016256                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.017614                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016256                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17414.500942                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  1786.404071                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17414.500942                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  1786.404071                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches             3669                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       443873                       # number of writebacks
system.cpu2.icache.writebacks::total           443873                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           33                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           33                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        45102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        45102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher         4587                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        45102                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        49689                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    740593500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    740593500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher     71100563                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    740593500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    811694063                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.017601                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001666                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.017601                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001836                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 16420.413729                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16420.413729                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 15500.449749                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 16420.413729                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16335.487995                       # average overall mshr miss latency
system.cpu2.icache.replacements                443873                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      2517271                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       26626319                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        45135                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       439992                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    786003500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    786003500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      2562406                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27066311                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.017614                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016256                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17414.500942                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  1786.404071                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           33                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        45102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        45102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    740593500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    740593500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.017601                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001666                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 16420.413729                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16420.413729                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher         4587                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total         4587                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher     71100563                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total     71100563                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 15500.449749                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 15500.449749                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.801780                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27034252                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           444034                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            60.883293                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   479.323487                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher     0.074283                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     1.404010                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.936179                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.000145                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.002742                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.939066                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.033203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54577168                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54577168                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data       729378                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8010566                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data       729378                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8010566                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data        28708                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        319480                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        28708                       # number of overall misses
system.cpu2.dcache.overall_misses::total       319480                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   1400317500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1400317500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   1400317500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1400317500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data       758086                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8330046                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data       758086                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8330046                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.037869                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038353                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.037869                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038353                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 48777.953880                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4383.114749                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 48777.953880                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4383.114749                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       130620                       # number of writebacks
system.cpu2.dcache.writebacks::total           130620                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        28708                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        28708                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        28708                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        28708                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data          925                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          925                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   1371609500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1371609500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   1371609500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1371609500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data     61237500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     61237500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.037869                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003446                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.037869                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003446                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 47777.953880                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47777.953880                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47777.953880                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47777.953880                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 66202.702703                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 66202.702703                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                195321                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data       402776                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4889142                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        11973                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164814                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data    238666500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    238666500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data       414749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5053956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.028868                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032611                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 19933.725883                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  1448.096036                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        11973                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        11973                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data          341                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          341                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data    226693500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    226693500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data     61237500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     61237500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.028868                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 18933.725883                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18933.725883                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179582.111437                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179582.111437                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       326602                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3121424                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16735                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       154666                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1161651000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1161651000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       343337                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3276090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.048742                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047211                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 69414.460711                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  7510.706943                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16735                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16735                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data          584                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          584                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1144916000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1144916000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.048742                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005108                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 68414.460711                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68414.460711                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data         6477                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        57799                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          469                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15890                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data      7404500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      7404500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data         6946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        73689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.067521                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.215636                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 15787.846482                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total   465.984896                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          469                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          469                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      6935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      6935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.067521                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.006365                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 14787.846482                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14787.846482                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data         6828                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        50201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data           92                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22277                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data       617500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       617500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data         6920                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        72478                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.013295                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.307362                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6711.956522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    27.719172                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data           92                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           92                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data       526500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       526500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.013295                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001269                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5722.826087                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5722.826087                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          721.139218                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8424087                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           304117                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.700152                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   718.449403                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     2.689815                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.701611                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.002627                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.704238                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          625                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17257563                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17257563                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    9635572000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       649496                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14921285                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       649496                       # number of overall hits
system.cpu3.icache.overall_hits::total       14921285                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         8350                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347345                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         8350                       # number of overall misses
system.cpu3.icache.overall_misses::total       347345                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    124379000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    124379000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    124379000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    124379000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       657846                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15268630                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       657846                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15268630                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.012693                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022749                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.012693                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022749                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14895.688623                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   358.084901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14895.688623                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   358.084901                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             1018                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       348087                       # number of writebacks
system.cpu3.icache.writebacks::total           348087                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         8344                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8344                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher         1265                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         8344                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9609                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    115985000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    115985000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     25208083                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    115985000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    141193083                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.012684                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000546                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.012684                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000629                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13900.407478                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13900.407478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 19927.338340                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13900.407478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14693.837340                       # average overall mshr miss latency
system.cpu3.icache.replacements                348087                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       649496                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14921285                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         8350                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347345                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    124379000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    124379000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       657846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15268630                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.012693                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022749                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14895.688623                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   358.084901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         8344                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8344                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    115985000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    115985000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.012684                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000546                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13900.407478                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13900.407478                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher         1265                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total         1265                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     25208083                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     25208083                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 19927.338340                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 19927.338340                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.839341                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15248275                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           348092                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.805301                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   498.783882                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.087763                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     1.967696                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.974187                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000171                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.003843                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978202                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.021484                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30885864                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30885864                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       227278                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4859481                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       227278                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4859481                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        16653                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        218666                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        16653                       # number of overall misses
system.cpu3.dcache.overall_misses::total       218666                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    419470500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    419470500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    419470500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    419470500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       243931                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5078147                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       243931                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5078147                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.068269                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.043060                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.068269                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.043060                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 25188.884886                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1918.316062                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 25188.884886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1918.316062                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109488                       # number of writebacks
system.cpu3.dcache.writebacks::total           109488                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        16653                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        16653                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        16653                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        16653                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data           35                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           35                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    402817500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    402817500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    402817500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    402817500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.068269                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.068269                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 24188.884886                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24188.884886                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 24188.884886                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24188.884886                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data 19442.857143                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 19442.857143                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152421                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       115841                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2906935                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         7568                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117181                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    104612000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    104612000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       123409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3024116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.061325                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13822.938689                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   892.738584                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7568                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7568                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     97044000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     97044000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.061325                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002503                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12822.938689                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12822.938689                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       111437                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1952546                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9085                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101485                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    314858500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    314858500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       120522                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2054031                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.075380                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049408                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34656.962025                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3102.512687                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9085                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9085                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data           31                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           31                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    305773500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    305773500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.075380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004423                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33656.962025                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33656.962025                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1794                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        57551                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14086                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2476500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2476500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.102551                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.196630                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12080.487805                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   175.812864                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          205                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          205                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2271500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2271500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.102551                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002862                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11080.487805                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11080.487805                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1885                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50391                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          105                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18367                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       592500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       592500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1990                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68758                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.052764                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.267125                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  5642.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    32.258943                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          105                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       487500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       487500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.052764                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001527                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  4642.857143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4642.857143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          997.703830                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5206659                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           199350                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.118179                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   994.086794                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     3.617036                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.970788                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.003532                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974320                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          855                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          825                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.834961                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10637289                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10637289                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    9635572000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       388303                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72431450                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       388303                       # number of overall hits
system.cpu0.icache.overall_hits::total       72431450                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         4615                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        506050                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         4615                       # number of overall misses
system.cpu0.icache.overall_misses::total       506050                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     72628500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     72628500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     72628500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     72628500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       392918                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72937500                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       392918                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72937500                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.011745                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006938                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.011745                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006938                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15737.486457                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   143.520403                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15737.486457                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   143.520403                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches              859                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       506581                       # number of writebacks
system.cpu0.icache.writebacks::total           506581                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         4609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher         1084                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         4609                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         5693                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     67965500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     67965500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     28194795                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     67965500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     96160295                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.011730                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.011730                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14746.257323                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14746.257323                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 26009.958487                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14746.257323                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16890.970490                       # average overall mshr miss latency
system.cpu0.icache.replacements                506581                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       388303                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72431450                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         4615                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       506050                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     72628500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     72628500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       392918                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72937500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.011745                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006938                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15737.486457                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   143.520403                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         4609                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4609                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     67965500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     67965500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.011730                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14746.257323                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14746.257323                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher         1084                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total         1084                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     28194795                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     28194795                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 26009.958487                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 26009.958487                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.474227                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72892786                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           506616                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.881729                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   509.314707                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.194546                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     1.964975                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.994755                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000380                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.003838                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           74                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.144531                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        146382128                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       146382128                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       119902                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14845549                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       119902                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14845549                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         7157                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2590499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         7157                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2590499                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    101092500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    101092500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    101092500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    101092500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       127059                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17436048                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       127059                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17436048                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.056328                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148571                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.056328                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148571                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14124.982535                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    39.024335                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14124.982535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    39.024335                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354034                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354034                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         7157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         7157                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7157                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          458                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          458                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     93935500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     93935500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     93935500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     93935500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     77780500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     77780500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.056328                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000410                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.056328                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000410                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13124.982535                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13124.982535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13124.982535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13124.982535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 169826.419214                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 169826.419214                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549058                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        71460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9841612                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         4114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299019                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     53581000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     53581000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        75574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12140631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.054437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13024.064171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    23.306027                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         4114                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4114                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          324                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          324                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     49467000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     49467000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     77780500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     77780500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.054437                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 12024.064171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12024.064171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240063.271605                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240063.271605                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        48442                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5003937                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         3043                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       291480                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     47511500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     47511500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        51485                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5295417                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.059105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15613.374959                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   163.000892                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         3043                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3043                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          134                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     44468500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     44468500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.059105                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000575                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 14613.374959                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14613.374959                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         1282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       207712                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          141                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12646                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1899500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1899500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         1423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       220358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.099086                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057388                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13471.631206                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   150.205599                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          141                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          141                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1758500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1758500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.099086                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000640                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12471.631206                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12471.631206                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         1237                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208968                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           83                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11074                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       525000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       525000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         1320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       220042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.062879                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050327                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6325.301205                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    47.408344                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       442000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       442000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.062879                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5325.301205                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5325.301205                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1008.790507                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17846763                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2583547                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907853                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1004.852953                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     3.937554                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.981302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.003845                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985147                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          920                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          915                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38337363                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38337363                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    9635572000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1110290                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6125575                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1110290                       # number of overall hits
system.cpu1.icache.overall_hits::total        6125575                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         9390                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         47121                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         9390                       # number of overall misses
system.cpu1.icache.overall_misses::total        47121                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    133659500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    133659500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    133659500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    133659500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1119680                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6172696                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1119680                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6172696                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.008386                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007634                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.008386                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007634                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14234.238552                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  2836.516627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14234.238552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  2836.516627                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             1679                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        48603                       # number of writebacks
system.cpu1.icache.writebacks::total            48603                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         9379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         2030                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         9379                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11409                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    124208500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    124208500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     33601745                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    124208500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    157810245                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.008377                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001519                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.008377                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001848                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13243.256211                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13243.256211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16552.583744                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13243.256211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13832.083881                       # average overall mshr miss latency
system.cpu1.icache.replacements                 48603                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1110290                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6125575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         9390                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        47121                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    133659500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    133659500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1119680                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6172696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.008386                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007634                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14234.238552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  2836.516627                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         9379                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9379                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    124208500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    124208500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.008377                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001519                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13243.256211                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13243.256211                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         2030                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         2030                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     33601745                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     33601745                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16552.583744                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 16552.583744                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.239865                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6131826                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            48628                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           126.096611                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   497.196781                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.141522                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     1.901562                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.971087                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000276                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.003714                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975078                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           36                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           36                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.070312                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12394532                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12394532                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       379192                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2025418                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       379192                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2025418                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        18706                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53426                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        18706                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53426                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    579119000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    579119000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    579119000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    579119000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       397898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2078844                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       397898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2078844                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.047012                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025700                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.047012                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025700                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30958.997113                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10839.647363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30958.997113                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10839.647363                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26822                       # number of writebacks
system.cpu1.dcache.writebacks::total            26822                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        18706                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        18706                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        18706                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        18706                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data           19                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           19                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    560413000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    560413000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    560413000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    560413000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.047012                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008998                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.047012                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008998                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29958.997113                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29958.997113                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29958.997113                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29958.997113                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40983                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       210975                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1264375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         8765                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31529                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    114275000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    114275000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       219740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1295904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13037.649743                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3624.440991                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         8765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    105510000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105510000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.039888                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 12037.649743                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12037.649743                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       168217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        761043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9941                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21897                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    464844000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    464844000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       178158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       782940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.055799                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027968                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46760.285686                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21228.661460                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9941                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9941                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data           19                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           19                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    454903000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    454903000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.055799                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012697                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45760.285686                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45760.285686                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         2242                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14086                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          215                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1189                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2520500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2520500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         2457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.087505                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.077840                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11723.255814                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2119.848612                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          215                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          215                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2305500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2305500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.087505                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014075                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10723.255814                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10723.255814                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         2326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        13594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1592                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       667500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       667500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         2448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.049837                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.104833                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  5471.311475                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total   419.283920                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       546500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       546500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.049837                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.008034                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  4479.508197                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4479.508197                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269905312500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.848665                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2089007                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50410                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            41.440329                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   906.804216                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     4.044448                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.885551                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.003950                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889501                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          982                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4270003                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4270003                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                669                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             71727                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               736                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        54958                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13016                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           185                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            528                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19251                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         54960                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16165                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1257                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       148704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        87580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                271811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        78592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        16882                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       472832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       585544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6344704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3244051                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       138624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        66076                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10947305                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20801                       # Total snoops (count)
system.tol2bus.snoopTraffic                    836288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           110966                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358110                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.778151                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86256     77.73%     77.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15492     13.96%     91.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3412      3.07%     94.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5802      5.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             110966                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          175064743                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          44158493                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          74356990                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1151999                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1625498                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            788991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            921499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8236497                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5544496                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             5499                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         4371                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher           13                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst          360                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data           59                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         3134                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4566                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst        42390                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        13326                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst          981                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          448                       # number of demand (read+write) hits
system.l2.demand_hits::total                    70195                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          100                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          447                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         4371                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher           13                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst          360                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data           59                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         3134                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4566                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst        42390                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        13326                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst          981                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          448                       # number of overall hits
system.l2.overall_hits::total                   70195                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           35                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher          208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          109                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          154                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         2599                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        14864                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           80                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          127                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18418                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          110                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           35                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher          208                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          109                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          154                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         2599                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        14864                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           80                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          127                       # number of overall misses
system.l2.overall_misses::total                 18418                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      9759400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      2738465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher     17818307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher       716493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      4591000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      9861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      6537000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     12211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    210038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   1188192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      6957500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     11046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1480467165                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      9759400                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      2738465                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher     17818307                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher       716493                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4591000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      9861500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      6537000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     12211000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    210038000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   1188192500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      6957500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     11046000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1480467165                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          482                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         4579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         3213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4720                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst        44989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        28190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                88613                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          482                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         4579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         3213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4720                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst        44989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        28190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               88613                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.523810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.072614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.045425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.409091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.108911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.648810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.024588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.032627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.057770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.527279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.075401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.220870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.207848                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.523810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.072614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.045425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.409091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.108911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.648810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.024588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.032627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.057770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.527279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.075401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.220870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.207848                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 88721.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 78241.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 85664.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 79610.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 104340.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 90472.477064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 82746.835443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79292.207792                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 80814.928819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79937.600915                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 86968.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 86976.377953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80381.537898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 88721.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 78241.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 85664.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 79610.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 104340.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 90472.477064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 82746.835443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79292.207792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 80814.928819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79937.600915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 86968.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 86976.377953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80381.537898                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11370                       # number of writebacks
system.l2.writebacks::total                     11370                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher          208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         2599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        14864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18418                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher          208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         2599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        14864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18418                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          450                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          920                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data           26                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1405                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      8659400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      2388465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher     15738307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher       626493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4151000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      8771500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      5747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     10671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    184048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   1039552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      6157500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data      9776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1296287165                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      8659400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      2388465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher     15738307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher       626493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4151000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      8771500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      5747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     10671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    184048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   1039552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      6157500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data      9776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1296287165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     73720000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data     56962000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    131312500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.523810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.072614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.045425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.409091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.108911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.648810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.024588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.032627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.057770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.527279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.075401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.220870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207848                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.523810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.072614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.045425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.409091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.108911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.648810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.024588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.032627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.057770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.527279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.075401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.220870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207848                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78721.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 68241.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 75664.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 69610.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94340.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 80472.477064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 72746.835443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69292.207792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 70814.928819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69937.600915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76968.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 76976.377953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70381.537898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78721.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 68241.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 75664.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 69610.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94340.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 80472.477064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 72746.835443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69292.207792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 70814.928819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69937.600915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76968.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 76976.377953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70381.537898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 163822.222222                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 61915.217391                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data        24250                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 93460.854093                       # average overall mshr uncacheable latency
system.l2.replacements                          17399                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          324                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          341                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          669                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     73720000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data     56962000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    131312500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227530.864198                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 167043.988270                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 196281.763827                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          126                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          579                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data           22                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        27438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27438                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        37035                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            37035                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        37035                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        37035                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  102                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.080000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.040000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.028571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        39000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.080000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.040000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.028571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        34500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        34500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.111111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.038462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        17250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        17250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        44000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        44000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.111111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        22000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        22000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         2854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5330                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data           59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        13674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13798                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      1602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      4618000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   1088851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data      3740000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1098811500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        16528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.024769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.827323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.233161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data        80125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78271.186441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 79629.296475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 83111.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79635.563125                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        13674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      1402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      4028000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    952111000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      3290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    960831500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.024769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.827323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.233161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.721351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data        70125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68271.186441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 69629.296475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73111.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69635.563125                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         4371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher           13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst          360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         3134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst        42390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst          981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              51796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher          208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         2599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      9759400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      2738465                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher     17818307                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher       716493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4591000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      6537000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    210038000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      6957500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    259156165                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         4579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher           22                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst          404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         3213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst        44989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          54960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.523810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.072614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.045425                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.409091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.108911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.024588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.057770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.075401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.057569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 88721.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 78241.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 85664.937500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 79610.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 104340.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 82746.835443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 80814.928819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 86968.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81907.763906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher          208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         2599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           80                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      8659400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      2388465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher     15738307                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher       626493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4151000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      5747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    184048000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      6157500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    227516165                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.523810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.072614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.045425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.409091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.108911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.024588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.057770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.075401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.057569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78721.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 68241.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 75664.937500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 69610.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 94340.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 72746.835443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 70814.928819                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 76968.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71907.763906                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        10472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           89                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         1190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1456                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      8259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      7593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data     99341500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      7306000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    122499500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        11662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.622378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.040633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.102041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.214660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 92797.752809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 79926.315789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 83480.252101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 89097.560976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84134.271978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         1190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           82                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      7369000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      6643000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     87441500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      6486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    107939500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.622378                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.040633                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.102041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.214660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82797.752809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 69926.315789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 73480.252101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 79097.560976                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74134.271978                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32547.737126                       # Cycle average of tags in use
system.l2.tags.total_refs                      219929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18656                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.788647                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     664.393518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      846.327391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3179.564334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   142.083751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      188.411905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1497.971820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   110.252419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     1833.854674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     5557.734520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   111.337093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1200.976890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     4831.474583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   102.360770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    74.809854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   159.414403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    81.099733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  4505.750798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1527.128175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  4016.557277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   110.553015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  1805.680203                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.097033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.004336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.045714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.003365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.055965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.169609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.003398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.036651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.147445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.003124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.002283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.004865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.002475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.137505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.046604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.122576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.003374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.055105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993278                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10463                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.016815                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.983185                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1268696                       # Number of tag accesses
system.l2.tags.data_accesses                  1268696                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        13312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         6976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data         9856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       166016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       946240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1173312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       166016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        179008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2337408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2337408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher          208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         2594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        14785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36522                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      1073248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       341488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      2029414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        87811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       429299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      1063491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       770787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      1502547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst     25309134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    144254260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       780544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      1229357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             178871379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       429299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       770787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst     25309134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       780544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27289764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      356337780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            356337780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      356337780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      1073248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       341488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      2029414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        87811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       429299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      1063491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       770787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      1502547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst     25309134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    144254260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       780544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      1229357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            535209159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        35.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples       208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      2592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     14781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001213546500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1090                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36041                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18333                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36522                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36522                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2121                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    202212255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   91625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               545806005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11034.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29784.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31906                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36522                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     32                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    469.687366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   275.172459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   405.698291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2037     27.26%     27.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1363     18.24%     45.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          630      8.43%     53.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          401      5.37%     59.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          293      3.92%     63.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          235      3.15%     66.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          175      2.34%     68.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      2.72%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2135     28.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7472                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.793578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.739896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            415     38.07%     38.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           539     49.45%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           100      9.17%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            22      2.02%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.83%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1090                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      33.501835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.623337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     34.829988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23           736     67.52%     67.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            20      1.83%     69.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39           130     11.93%     81.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            14      1.28%     82.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            10      0.92%     83.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             5      0.46%     83.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             8      0.73%     84.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             9      0.83%     85.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            13      1.19%     86.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             5      0.46%     87.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103          115     10.55%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            1      0.09%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            1      0.09%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.09%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            1      0.09%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            1      0.09%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.09%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.09%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            4      0.37%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            4      0.37%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            3      0.28%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.09%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            5      0.46%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1090                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1172800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2337088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1173312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2337408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       178.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       356.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    178.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    356.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6566356000                       # Total gap between requests
system.mem_ctrls.avgGap                     119703.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         7040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         2240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        13312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         6976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         5056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data         9728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       165888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       945984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         5120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data         8064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2337088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 1073247.789589770837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 341487.933051290747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 2029414.002133385045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 87811.182784617617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 429299.115835908335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 1063490.991502591176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 770787.048887199140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 1483033.309251319850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 25289620.641969874501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 144215232.526603668928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 780543.846974378801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 1229356.558984646574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 356288995.749542415142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           35                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher          208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           79                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         2594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        14785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           80                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36522                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      4037255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       920000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher      7023252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher       249250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2300750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      4300500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      2505250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      4375999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst     77557999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    435102500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2836500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      4596750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 156189195250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     36702.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     26285.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     33765.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     27694.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     52289.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     39454.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     31712.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28415.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     29899.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29428.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     35456.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     36482.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4276578.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             28831320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15320415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            69650700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92675880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     517526880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1240871190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1473914880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3438791265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.243626                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3810752727                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    218920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2530070523                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             24547320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             13035825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            61189800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97942860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     517526880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1172113800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1531815840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3418172325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.100269                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3962083243                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    218920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2378726257                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8147617000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  736                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 736                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25888                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25888                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          427                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2729                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612993                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               285500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                50000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25286000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2074000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           130892392                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1454500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              693500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               30500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               25712950478500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1424698                       # Simulator instruction rate (inst/s)
host_mem_usage                                 810064                       # Number of bytes of host memory used
host_op_rate                                  1424698                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45714.11                       # Real time elapsed on the host
host_tick_rate                              512818623                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 65128798080                       # Number of instructions simulated
sim_ops                                   65128798080                       # Number of ops (including micro ops) simulated
sim_seconds                                 23.443045                       # Number of seconds simulated
sim_ticks                                23443045166000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued      6123348                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit        26662                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified      6234410                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            1                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage        74742                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                   97      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  283      0.06%      0.08% # number of callpals executed
system.cpu0.kern.callpal::swpipl               395205     83.72%     83.80% # number of callpals executed
system.cpu0.kern.callpal::rdps                  48878     10.35%     94.15% # number of callpals executed
system.cpu0.kern.callpal::rti                   25314      5.36%     99.51% # number of callpals executed
system.cpu0.kern.callpal::callsys                 310      0.07%     99.58% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1993      0.42%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                472080                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                   1916427                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    1606                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                  102345     23.02%     23.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  24006      5.40%     28.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    138      0.03%     28.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 318173     71.55%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              444662                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   102345     44.75%     44.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   24006     10.50%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     138      0.06%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  102226     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               228715                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            23331604118500     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22            13847080000      0.06%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              122483500      0.00%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            97427393500      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        23443001075500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.321291                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.514357                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel              23690                      
system.cpu0.kern.mode_good::user                23691                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            25595                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              23691                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.925571                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.961348                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1582643603000      6.75%      6.75% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        21868071536000     93.25%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     283                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued      5952670                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit        28867                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified      6065065                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        79175                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                   54      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  215      0.05%      0.06% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl               342015     81.88%     81.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                  48690     11.66%     93.60% # number of callpals executed
system.cpu1.kern.callpal::rti                   24664      5.90%     99.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                 216      0.05%     99.56% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.56% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1842      0.44%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                417698                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                   1947727                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    2737                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   99809     25.54%     25.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  24006      6.14%     31.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    112      0.03%     31.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 266870     68.29%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              390797                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    99809     44.63%     44.63% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   24006     10.73%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     112      0.05%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   99712     44.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               223639                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            23364186455000     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22            13486846500      0.06%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               97291500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            65588733000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        23443359326000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.373635                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.572264                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel              21974                      
system.cpu1.kern.mode_good::user                21926                      
system.cpu1.kern.mode_good::idle                   48                      
system.cpu1.kern.mode_switch::kernel            22114                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              21926                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2765                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.993669                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.017360                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.938960                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      105110254000      0.46%      0.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        20788001596500     91.17%     91.64% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1907213527000      8.36%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     215                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      5486537                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        25993                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      5588800                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull           16                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage        74176                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                  133      0.03%      0.03% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  336      0.08%      0.11% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.11% # number of callpals executed
system.cpu2.kern.callpal::swpipl               346090     81.86%     81.97% # number of callpals executed
system.cpu2.kern.callpal::rdps                  48472     11.46%     93.43% # number of callpals executed
system.cpu2.kern.callpal::rti                   25494      6.03%     99.46% # number of callpals executed
system.cpu2.kern.callpal::callsys                 283      0.07%     99.53% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     99.53% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1979      0.47%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                422789                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                   1795268                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                    4432                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                  101653     25.68%     25.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    105      0.03%     25.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  24006      6.07%     31.77% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    139      0.04%     31.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 269905     68.19%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              395808                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   101614     44.68%     44.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     105      0.05%     44.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   24006     10.56%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     139      0.06%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  101553     44.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               227417                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            23361651864500     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               77924000      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22            13390471500      0.06%     99.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              114493500      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            67752917500      0.29%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        23442987671000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999616                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.376255                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.574564                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              21276                      
system.cpu2.kern.mode_good::user                21275                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            25831                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              21275                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.823661                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.903303                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2301403048000     10.60%     10.60% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        19416083251000     89.40%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     336                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued      5903546                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit        25995                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified      6012258                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        76422                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                  180      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  284      0.07%      0.11% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.11% # number of callpals executed
system.cpu3.kern.callpal::swpipl               341639     81.82%     81.93% # number of callpals executed
system.cpu3.kern.callpal::rdps                  48552     11.63%     93.55% # number of callpals executed
system.cpu3.kern.callpal::rti                   24946      5.97%     99.53% # number of callpals executed
system.cpu3.kern.callpal::callsys                 275      0.07%     99.59% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.59% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1695      0.41%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                417573                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                   1758047                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    4664                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                  100284     25.67%     25.67% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  24006      6.14%     31.81% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    130      0.03%     31.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 266273     68.15%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              390693                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   100245     44.64%     44.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   24006     10.69%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     130      0.06%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  100200     44.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               224581                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            23364521996000     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22            13227709500      0.06%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              101850000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            65503631000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        23443355186500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999611                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.376306                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.574827                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel              20397                      
system.cpu3.kern.mode_good::user                20397                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            25230                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              20397                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.808442                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.894076                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2149675764000     10.15%     10.15% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        19036991728000     89.85%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     284                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 11272192                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                1374                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       1378                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          817                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9158587                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18273750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                275939784                       # Number of branches fetched
system.switch_cpus0.committedInsts        17536864493                       # Number of instructions committed
system.switch_cpus0.committedOps          17536864493                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses      3695674819                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits          3713904897                       # DTB hits
system.switch_cpus0.dtb.data_misses           1064030                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses      3204357674                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits          3215096879                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1022719                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      491317145                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          498808018                       # DTB write hits
system.switch_cpus0.dtb.write_misses            41311                       # DTB write misses
system.switch_cpus0.idle_fraction            0.060662                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses    17488274161                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits        17487917996                       # ITB hits
system.switch_cpus0.itb.fetch_misses           356165                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.939338                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             46886090333                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      44041900440.939461                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    215054173                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses       2545868                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts              2545868                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       104924                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       104841                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           41227310                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2844189892.060538                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses  16677747045                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts         16677747045                       # number of integer instructions
system.switch_cpus0.num_int_register_reads  27316125896                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  15872230378                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts         3216259926                       # Number of load instructions
system.switch_cpus0.num_mem_refs           3715134353                       # number of memory refs
system.switch_cpus0.num_store_insts         498874427                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    840529673      4.79%      4.79% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      12901931160     73.57%     78.36% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        62999796      0.36%     78.72% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        2419234      0.01%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             10      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           3717      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult            60      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           1286      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      3216525096     18.34%     97.07% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      498873773      2.84%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        70835      0.00%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        50726      0.00%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      14523166      0.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       17537928532                       # Class of executed instruction
system.switch_cpus1.Branches                261750101                       # Number of branches fetched
system.switch_cpus1.committedInsts        16648543247                       # Number of instructions committed
system.switch_cpus1.committedOps          16648543247                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses      3513860559                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits          3526439226                       # DTB hits
system.switch_cpus1.dtb.data_misses           1168416                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses      3043088134                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits          3050576783                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1115870                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      470772425                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          475862443                       # DTB write hits
system.switch_cpus1.dtb.write_misses            52546                       # DTB write misses
system.switch_cpus1.idle_fraction            0.108495                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses    16613160024                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits        16612822538                       # ITB hits
system.switch_cpus1.itb.fetch_misses           337486                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.891505                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             46886718652                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      41799736484.317604                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    204418367                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       2662284                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              2662284                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       103218                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       103107                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           38656920                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      5086982167.682396                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses  15832278235                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts         15832278235                       # number of integer instructions
system.switch_cpus1.num_int_register_reads  25921899997                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  15064573219                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts         3051859048                       # Number of load instructions
system.switch_cpus1.num_mem_refs           3527798863                       # number of memory refs
system.switch_cpus1.num_store_insts         475939815                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass    798957146      4.80%      4.80% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      12245361243     73.55%     78.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        59626065      0.36%     78.70% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        2537199      0.02%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              9      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           2469      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult            54      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            859      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      3051966640     18.33%     97.05% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      475891538      2.86%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        72092      0.00%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        49602      0.00%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      15246756      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       16649711672                       # Class of executed instruction
system.switch_cpus2.Branches                239351930                       # Number of branches fetched
system.switch_cpus2.committedInsts        15581526578                       # Number of instructions committed
system.switch_cpus2.committedOps          15581526578                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses      3286481436                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits          3300388531                       # DTB hits
system.switch_cpus2.dtb.data_misses           1033448                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses      2858850162                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits          2866935847                       # DTB read hits
system.switch_cpus2.dtb.read_misses            990025                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      427631274                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          433452684                       # DTB write hits
system.switch_cpus2.dtb.write_misses            43423                       # DTB write misses
system.switch_cpus2.idle_fraction            0.166489                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses    15543236034                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits        15542921235                       # ITB hits
system.switch_cpus2.itb.fetch_misses           314799                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.833511                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             46885974692                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      39079955675.835564                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    186534013                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       2311439                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              2311439                       # number of float instructions
system.switch_cpus2.num_fp_register_reads        88074                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        87960                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           36153164                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      7806019016.164439                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses  14822121401                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts         14822121401                       # number of integer instructions
system.switch_cpus2.num_int_register_reads  24297078912                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  14119807612                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts         2868068980                       # Number of load instructions
system.switch_cpus2.num_mem_refs           3301590354                       # number of memory refs
system.switch_cpus2.num_store_insts         433521374                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    743921116      4.77%      4.77% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      11466570426     73.59%     78.36% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        54268321      0.35%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        2200660      0.01%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              9      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            909      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            38      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            316      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2868201242     18.41%     97.13% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      433480354      2.78%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        64849      0.00%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        44658      0.00%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      13807136      0.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       15582560034                       # Class of executed instruction
system.switch_cpus3.Branches                247253556                       # Number of branches fetched
system.switch_cpus3.committedInsts        15240436170                       # Number of instructions committed
system.switch_cpus3.committedOps          15240436170                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses      3220728920                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits          3233846429                       # DTB hits
system.switch_cpus3.dtb.data_misses           1021857                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses      2780429923                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits          2788219991                       # DTB read hits
system.switch_cpus3.dtb.read_misses            981609                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      440298997                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          445626438                       # DTB write hits
system.switch_cpus3.dtb.write_misses            40248                       # DTB write misses
system.switch_cpus3.idle_fraction            0.183104                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses    15205152435                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits        15204857935                       # ITB hits
system.switch_cpus3.itb.fetch_misses           294500                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.816896                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles             46886710373                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      38301556529.883789                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    190776467                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses       2487299                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts              2487299                       # number of float instructions
system.switch_cpus3.num_fp_register_reads        95576                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes        95518                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           39320007                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      8585153843.116210                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses  14487717871                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts         14487717871                       # number of integer instructions
system.switch_cpus3.num_int_register_reads  23695440687                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  13769609505                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts         2789344595                       # Number of load instructions
system.switch_cpus3.num_mem_refs           3235036430                       # number of memory refs
system.switch_cpus3.num_store_insts         445691835                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass    736778468      4.83%      4.83% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      11199615112     73.48%     78.32% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        53906012      0.35%     78.67% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     78.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        2370486      0.02%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              6      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1662      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult            36      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            578      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      2789462694     18.30%     96.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      445646716      2.92%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead        67563      0.00%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite        46968      0.00%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      13561735      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       15241458036                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests     87893636                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5812                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    166227590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       151148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    385984340                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         156960                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1416                       # Transaction distribution
system.membus.trans_dist::ReadResp            7984719                       # Transaction distribution
system.membus.trans_dist::WriteReq              99065                       # Transaction distribution
system.membus.trans_dist::WriteResp             99065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1901326                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7212748                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22591                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9312                       # Transaction distribution
system.membus.trans_dist::ReadExReq            967774                       # Transaction distribution
system.membus.trans_dist::ReadExResp           967550                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7983303                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        176128                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            6                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       353165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       353165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       200962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26870054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27071016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27424181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11276224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11276224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       781875                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    683211008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    683992883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               695269107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31104                       # Total snoops (count)
system.membus.snoopTraffic                      52224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9259589                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000089                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009427                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9258766     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     823      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             9259589                       # Request fanout histogram
system.membus.reqLayer0.occupancy           218942982                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         26049749058                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2227930                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        47795108336                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       176551                       # number of demand (read+write) misses
system.iocache.demand_misses::total            176551                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       176551                       # number of overall misses
system.iocache.overall_misses::total           176551                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20778096307                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20778096307                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20778096307                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20778096307                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       176551                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          176551                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       176551                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         176551                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117688.918822                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117688.918822                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117688.918822                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117688.918822                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1328                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   66                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    20.121212                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         176128                       # number of writebacks
system.iocache.writebacks::total               176128                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       176551                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       176551                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       176551                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       176551                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  11940395802                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  11940395802                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  11940395802                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  11940395802                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67631.425492                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67631.425492                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67631.425492                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67631.425492                       # average overall mshr miss latency
system.iocache.replacements                    176551                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          423                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              423                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     58845853                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     58845853                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          423                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            423                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 139115.491726                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 139115.491726                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          423                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     37695853                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     37695853                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 89115.491726                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 89115.491726                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       176128                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       176128                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20719250454                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20719250454                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       176128                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       176128                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117637.459427                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117637.459427                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       176128                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       176128                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  11902699949                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  11902699949                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67579.828017                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67579.828017                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 176551                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               176551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1588959                       # Number of tag accesses
system.iocache.tags.data_accesses             1588959                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         9099                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         4550                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 858584473.186813                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 306678720.778806                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         4550    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974630500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         4550                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 19545648938000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 3906559353000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         9359                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         4680                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 918857843.910256                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 215231530.080068                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         4680    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974631500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         4680                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 19151959623500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 4300254709500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260736145500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         3249                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1625                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 880574163.384615                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 258576899.388342                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1625    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973856500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1625                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 22021431642500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1430933015500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260585820500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         5499                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2751                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 927171945.110869                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 193618669.883502                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         2751    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974630500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2751                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 20901802776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 2550650021000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497681500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  23452680738000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst  15553997186                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     15578106234                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst  15553997186                       # number of overall hits
system.cpu2.icache.overall_hits::total    15578106234                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst     31125253                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      31520110                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst     31125253                       # number of overall misses
system.cpu2.icache.overall_misses::total     31520110                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 421449710000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 421449710000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 421449710000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 421449710000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst  15585122439                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  15609626344                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst  15585122439                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  15609626344                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.001997                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002019                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.001997                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002019                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13540.442868                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13370.819772                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13540.442868                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13370.819772                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          1479511                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks     35223845                       # number of writebacks
system.cpu2.icache.writebacks::total         35223845                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst       107561                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       107561                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst       107561                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       107561                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst     31017692                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total     31017692                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      3811969                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst     31017692                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     34829661                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 389546842500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 389546842500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  47085774988                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 389546842500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 436632617488                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.001990                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001987                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.001990                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002231                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12558.859715                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12558.859715                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12352.087593                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12558.859715                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12536.229322                       # average overall mshr miss latency
system.cpu2.icache.replacements              35223845                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst  15553997186                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    15578106234                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst     31125253                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     31520110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 421449710000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 421449710000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst  15585122439                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  15609626344                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.001997                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002019                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13540.442868                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13370.819772                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst       107561                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       107561                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst     31017692                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total     31017692                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 389546842500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 389546842500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.001990                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001987                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12558.859715                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12558.859715                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      3811969                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      3811969                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  47085774988                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  47085774988                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12352.087593                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12352.087593                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          509.245862                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        15611912795                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         35224006                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           443.217980                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    42.314044                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    23.448757                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   443.483061                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.082645                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.045798                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.866178                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994621                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           81                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           66                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.158203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      31254477206                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     31254477206                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   3291397199                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3298678387                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   3291397199                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3298678387                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9663000                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9953772                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9663000                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9953772                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 271873896500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 271873896500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 271873896500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 271873896500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   3301060199                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3308632159                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   3301060199                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3308632159                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002927                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003008                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002927                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003008                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28135.557953                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27313.655215                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28135.557953                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27313.655215                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2261496                       # number of writebacks
system.cpu2.dcache.writebacks::total          2261496                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9663000                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9663000                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9663000                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9663000                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        27637                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        27637                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 262210896500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 262210896500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 262210896500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 262210896500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    257438500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    257438500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002927                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002921                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002927                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002921                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27135.557953                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27135.557953                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27135.557953                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27135.557953                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  9314.994392                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  9314.994392                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               9793730                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data   2858743827                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     2863230193                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8647498                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8800339                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 240468214000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 240468214000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data   2867391325                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2872030532                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.003016                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003064                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 27807.836903                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27324.880780                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8647498                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8647498                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1388                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1388                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 231820716000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 231820716000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    257438500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    257438500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26807.836903                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26807.836903                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 185474.423631                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 185474.423631                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    432653372                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     435448194                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1015502                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1153433                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  31405682500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  31405682500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    433668874                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    436601627                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.002342                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002642                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 30926.263562                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27228.007609                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1015502                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1015502                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        26249                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        26249                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  30390180500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  30390180500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.002342                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002326                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 29926.263562                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29926.263562                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        96835                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       148157                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        11443                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        26864                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    197839000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    197839000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       108278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       175021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.105682                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.153490                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 17289.085030                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7364.465456                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        11443                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11443                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    186396000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    186396000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.105682                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.065381                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 16289.085030                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16289.085030                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       104171                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       147544                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         3994                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        26179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     29430500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29430500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       108165                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       173723                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.036925                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.150694                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  7368.678017                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1124.202605                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         3994                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3994                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     25440500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     25440500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.036925                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.022991                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  6369.679519                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6369.679519                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        48000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        48000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          991.694286                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3308192852                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9942577                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           332.729920                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    63.423765                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   928.270522                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.061937                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.906514                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968451                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          966                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          964                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6627905349                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6627905349                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  23452680738000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst  15208967803                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     15223239592                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst  15208967803                       # number of overall hits
system.cpu3.icache.overall_hits::total    15223239592                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst     33148079                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      33487074                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst     33148079                       # number of overall misses
system.cpu3.icache.overall_misses::total     33487074                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst 447658677000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 447658677000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst 447658677000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 447658677000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst  15242115882                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  15256726666                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst  15242115882                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  15256726666                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.002175                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002195                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.002175                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002195                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13504.815075                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13368.103675                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13504.815075                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13368.103675                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches          1568779                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks     37480517                       # number of writebacks
system.cpu3.icache.writebacks::total         37480517                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst       116848                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       116848                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst       116848                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       116848                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst     33031231                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total     33031231                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher      4110808                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst     33031231                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total     37142039                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst 413664702500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 413664702500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher  50731211497                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst 413664702500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 464395913997                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002167                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002165                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002167                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12523.441906                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12523.441906                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12340.934312                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12523.441906                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12503.242323                       # average overall mshr miss latency
system.cpu3.icache.replacements              37480517                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst  15208967803                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    15223239592                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst     33148079                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     33487074                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst 447658677000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 447658677000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst  15242115882                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  15256726666                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.002175                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002195                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13504.815075                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13368.103675                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst       116848                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       116848                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst     33031231                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total     33031231                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst 413664702500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 413664702500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002165                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12523.441906                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12523.441906                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher      4110808                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total      4110808                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher  50731211497                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total  50731211497                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12340.934312                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 12340.934312                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.014752                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        15258975061                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         37480522                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           407.117464                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    44.031982                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    24.528743                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   442.454026                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.086000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.047908                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.864168                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998076                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           71                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.138672                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      30550934366                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     30550934366                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data   3224532296                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      3229164499                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data   3224532296                       # number of overall hits
system.cpu3.dcache.overall_hits::total     3229164499                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      9487831                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9689844                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      9487831                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9689844                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 264273490500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 264273490500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 264273490500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 264273490500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data   3234020127                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   3238854343                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data   3234020127                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   3238854343                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.002934                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002992                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.002934                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002992                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27853.941591                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27273.245111                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27853.941591                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27273.245111                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2313627                       # number of writebacks
system.cpu3.dcache.writebacks::total          2313627                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      9487831                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9487831                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      9487831                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9487831                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data        24885                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        24885                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 254785659500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 254785659500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 254785659500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 254785659500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data     46217500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     46217500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26853.941591                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26853.941591                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26853.941591                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26853.941591                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1857.243319                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1857.243319                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               9594676                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data   2779860210                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2782651304                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8531628                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8641241                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 236668222500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 236668222500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data   2788391838                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2791292545                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.003060                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003096                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27740.101010                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27388.221495                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      8531628                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8531628                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data          213                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          213                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 228136594500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 228136594500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     46217500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     46217500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003057                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26740.101010                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26740.101010                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 216983.568075                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 216983.568075                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    444672086                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     446513195                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       956203                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1048603                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  27605268000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  27605268000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    445628289                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    447561798                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.002146                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002343                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 28869.673072                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 26325.757222                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       956203                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       956203                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data        24672                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        24672                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  26649065000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  26649065000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.002146                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002136                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 27869.673072                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27869.673072                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        76598                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       132355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        19749                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        33630                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    332881000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    332881000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        96347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       165985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.204978                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.202609                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16855.587625                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9898.334820                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        19749                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        19749                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    313132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    313132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.204978                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118981                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15855.587625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15855.587625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        92890                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       141396                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         3322                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21584                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     26902000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26902000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        96212                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       162980                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034528                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.132433                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  8098.133654                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  1246.386212                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         3322                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3322                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     23581000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23581000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034528                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020383                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  7098.434678                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7098.434678                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         1014.255881                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         3238240015                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9683295                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           334.415095                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    87.756669                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   926.499212                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.085700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.904784                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990484                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          970                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          967                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       6488050881                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      6488050881                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  23452680738000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst  17500919406                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     17572962553                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst  17500919406                       # number of overall hits
system.cpu0.icache.overall_hits::total    17572962553                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst     37402044                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      37903479                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst     37402044                       # number of overall misses
system.cpu0.icache.overall_misses::total     37903479                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 504831615500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 504831615500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 504831615500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 504831615500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst  17538321450                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  17610866032                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst  17538321450                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  17610866032                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.002133                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002152                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.002133                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002152                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 13497.433870                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13318.872801                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 13497.433870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13318.872801                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches          1648479                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks     42067137                       # number of writebacks
system.cpu0.icache.writebacks::total         42067137                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst       122728                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       122728                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst       122728                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       122728                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst     37279316                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     37279316                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher      4286933                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst     37279316                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     41566249                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 466556181000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 466556181000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher  52994192437                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 466556181000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 519550373437                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002126                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002126                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12515.148642                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12515.148642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12361.796286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12515.148642                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12499.332654                       # average overall mshr miss latency
system.cpu0.icache.replacements              42067137                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst  17500919406                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    17572962553                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst     37402044                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     37903479                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 504831615500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 504831615500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst  17538321450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  17610866032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.002133                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 13497.433870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13318.872801                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst       122728                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       122728                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst     37279316                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     37279316                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 466556181000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 466556181000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12515.148642                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12515.148642                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher      4286933                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total      4286933                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher  52994192437                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total  52994192437                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12361.796286                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 12361.796286                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.953585                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        17614463684                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         42067172                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           418.722316                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    44.961630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    19.674290                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   447.317665                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.087816                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.038426                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.873667                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           24                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      35263799748                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     35263799748                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   3702625894                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3717351541                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   3702625894                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3717351541                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11174018                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13757360                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11174018                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13757360                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 306535304000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 306535304000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 306535304000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 306535304000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   3713799912                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3731108901                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   3713799912                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3731108901                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.003009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.003009                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003687                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 27432.862915                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22281.549949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 27432.862915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22281.549949                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3928327                       # number of writebacks
system.cpu0.dcache.writebacks::total          3928327                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11174018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11174018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11174018                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11174018                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        25035                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        25035                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 295361286000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 295361286000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 295361286000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 295361286000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    102348500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    102348500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003009                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002995                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003009                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002995                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26432.862915                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26432.862915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26432.862915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26432.862915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  4088.216497                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  4088.216497                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              13698565                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data   3205118476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     3214888628                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10020285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12315190                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 272415927500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 272415927500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data   3215138761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   3227203818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.003117                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003816                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27186.445046                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22120.318688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     10020285                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10020285                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          444                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          444                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 262395642500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 262395642500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    102348500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    102348500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26186.445046                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26186.445046                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 230514.639640                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 230514.639640                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    497507418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     502462913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1153733                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1442170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  34119376500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  34119376500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    498661151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    503905083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.002314                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002862                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 29573.026428                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23658.359625                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1153733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1153733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data        24591                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        24591                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  32965643500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  32965643500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.002314                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002290                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 28573.026428                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28573.026428                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       147691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       354121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        27632                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        40137                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    420315000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    420315000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       175323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       394258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.157606                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.101804                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 15211.168211                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10472.008371                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        27632                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        27632                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    392683000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    392683000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.157606                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.070086                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 14211.168211                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14211.168211                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       168858                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       376589                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         6131                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        17122                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     60286000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60286000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       174989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       393711                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.035036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043489                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  9832.979938                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3520.967177                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         6131                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6131                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     54155000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     54155000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.035036                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015572                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  8832.979938                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8832.979938                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1021.158471                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3731862509                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13742643                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           271.553478                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    88.709266                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   932.449205                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.086630                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.910595                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997225                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          674                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       7477537407                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      7477537407                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  23452680738000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst  16615847349                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     16620862634                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst  16615847349                       # number of overall hits
system.cpu1.icache.overall_hits::total    16620862634                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst     34984003                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      35021734                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst     34984003                       # number of overall misses
system.cpu1.icache.overall_misses::total     35021734                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 472292993500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 472292993500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 472292993500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 472292993500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst  16650831352                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  16655884368                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst  16650831352                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  16655884368                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.002101                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002103                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.002101                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002103                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13500.255917                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13485.711287                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13500.255917                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13485.711287                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches          1603545                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks     39018008                       # number of writebacks
system.cpu1.icache.writebacks::total         39018008                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst       115695                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       115695                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst       115695                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       115695                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst     34868308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     34868308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher      4112506                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst     34868308                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     38980814                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 436477773500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 436477773500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher  50724666539                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 436477773500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 487202440039                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002094                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002093                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002094                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002340                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12517.893713                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12517.893713                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12334.247425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12517.893713                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12498.518888                       # average overall mshr miss latency
system.cpu1.icache.replacements              39018008                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst  16615847349                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    16620862634                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst     34984003                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     35021734                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 472292993500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 472292993500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst  16650831352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  16655884368                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.002101                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002103                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13500.255917                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13485.711287                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst       115695                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       115695                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst     34868308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     34868308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 436477773500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 436477773500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002094                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002093                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12517.893713                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12517.893713                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher      4112506                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total      4112506                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher  50724666539                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total  50724666539                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12334.247425                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 12334.247425                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.873552                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        16659143852                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         39018033                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           426.960115                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    43.891875                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    22.337820                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   444.643857                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.085726                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.043629                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.868445                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997800                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           80                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           61                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      33350787281                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     33350787281                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   3516480124                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      3518126350                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   3516480124                       # number of overall hits
system.cpu1.dcache.overall_hits::total     3518126350                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     10311961                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10346681                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     10311961                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10346681                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 290913812500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 290913812500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 290913812500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 290913812500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   3526792085                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   3528473031                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   3526792085                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   3528473031                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002924                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002932                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002924                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002932                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28211.298753                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28116.631072                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28211.298753                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28116.631072                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2361282                       # number of writebacks
system.cpu1.dcache.writebacks::total          2361282                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     10311961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     10311961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     10311961                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     10311961                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data        24361                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        24361                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 280601851500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 280601851500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 280601851500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 280601851500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      6773500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6773500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002924                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002922                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002924                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002922                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27211.298753                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27211.298753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27211.298753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27211.298753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   278.046878                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   278.046878                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements              10300801                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data   3041565334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     3042618734                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      9303835                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9326599                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 261594241000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 261594241000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data   3050869169                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   3051945333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.003050                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003056                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 28116.818602                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28048.192165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9303835                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9303835                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 252290406000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 252290406000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6773500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6773500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 27116.818602                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27116.818602                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 169337.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169337.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    474914790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     475507616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1008126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1020082                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  29319571500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29319571500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    475922916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    476527698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.002118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 29083.241083                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28742.367280                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1008126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1008126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data        24321                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total        24321                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  28311445500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28311445500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.002118                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002116                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 28083.241083                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28083.241083                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        85965                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        97809                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        10201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    179202500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    179202500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        96166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       108984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.106077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.102538                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 17567.150279                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16036.017897                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        10201                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        10201                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    169001500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    169001500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.106077                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 16567.150279                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16567.150279                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        92983                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       104251                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         3000                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     25443000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25443000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        95983                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       108721                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.031256                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.041114                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         8481                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5691.946309                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         3000                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3000                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     22445000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22445000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.031256                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.027594                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  7481.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7481.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25712950478500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse         1008.540356                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3528317696                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10347622                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           340.978603                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    80.051479                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   928.488877                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.078175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.906727                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984903                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          972                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          970                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       7067730066                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      7067730066                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1416                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         188982623                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             99065                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            99065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10968965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    152442363                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38510630                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           54719                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16040                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          70759                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4040041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4040041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq     152442363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36539182                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    124681668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33555953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side    116908215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     30866337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side    104339916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     28891886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    111397290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     28424579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             579065844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   5319751168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    877188286                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   4988083840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    805436584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   4451836416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    750121835                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side   4752951040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    745074850                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            22690444019                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9241467                       # Total snoops (count)
system.tol2bus.snoopTraffic                 122024512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        202222444                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.482370                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.836448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              140839072     69.65%     69.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1               34553240     17.09%     86.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2               17498096      8.65%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::3                9331574      4.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    446      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          202222444                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       358745033359                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       14489798006                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       52188645849                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       14256394196                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy       55718096308                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16786312231                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       62361298275                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       15475504259                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy       58475021868                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            40488                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher      4273161                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher      4099699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher      3796761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher      4098341                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst     37216829                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8809157                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst     34808321                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7997190                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst     30915165                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7493976                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst     32972176                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      7407748                       # number of demand (read+write) hits
system.l2.demand_hits::total                183888524                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher      4273161                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher      4099699                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher      3796761                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher      4098341                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst     37216829                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8809157                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst     34808321                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7997190                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst     30915165                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7493976                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst     32972176                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      7407748                       # number of overall hits
system.l2.overall_hits::total               183888524                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher        12688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher        10777                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher        10621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher        11202                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst        57878                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      2319576                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        50608                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      2250270                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst        57425                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      2092691                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst        50711                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      2026847                       # number of demand (read+write) misses
system.l2.demand_misses::total                8951294                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher        12688                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher        10777                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher        10621                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher        11202                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst        57878                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      2319576                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        50608                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      2250270                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst        57425                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      2092691                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst        50711                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      2026847                       # number of overall misses
system.l2.overall_misses::total               8951294                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher   1067234782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    899246266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    897936865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher    939596696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst   4650695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 184243369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   4058760500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 179015679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst   4679327500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 166183486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst   4102913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data 160974723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     711712968609                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher   1067234782                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    899246266                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    897936865                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher    939596696                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   4650695000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 184243369500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   4058760500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 179015679500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst   4679327500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 166183486000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst   4102913000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data 160974723000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    711712968609                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher      4285849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher      4110476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher      3807382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher      4109543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst     37274707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11128733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst     34858929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data     10247460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst     30972590                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      9586667                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst     33022887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      9434595                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            192839818                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher      4285849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher      4110476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher      3807382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher      4109543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst     37274707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11128733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst     34858929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data     10247460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst     30972590                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      9586667                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst     33022887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      9434595                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           192839818                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.002960                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.002622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.002790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.002726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.001553                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.208431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.001452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.219593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.001854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.218292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.001536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.214831                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046418                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.002960                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.002622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.002790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.002726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.001553                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.208431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.001452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.219593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.001854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.218292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.001536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.214831                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046418                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 84113.712327                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 83441.242090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 84543.533095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 83877.584003                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 80353.415806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 79429.761948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 80199.978264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79552.977865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 81485.894645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79411.382760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 80907.751770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 79421.250346                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79509.506515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 84113.712327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 83441.242090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 84543.533095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 83877.584003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 80353.415806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 79429.761948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 80199.978264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79552.977865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 81485.894645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79411.382760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 80907.751770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 79421.250346                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79509.506515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1725198                       # number of writebacks
system.l2.writebacks::total                   1725198                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst          141                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 613                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst          141                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                613                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher        12637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher        10739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher        10579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher        11163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst        57806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      2319574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        50518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      2250269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst        57284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      2092687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst        50585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      2026840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8950681                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher        12637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher        10739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher        10579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher        11163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst        57806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      2319574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        50518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      2250269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst        57284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      2092687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst        50585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      2026840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8950681                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data        24577                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data        24342                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data        26712                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data        24850                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       100481                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    938232305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    789800782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    789615387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher    825498205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   4068511500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 161047554001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   3548013500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 156512922002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst   4097590500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 145256290003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst   3589099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data 140705770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 622168898185                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    938232305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    789800782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    789615387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher    825498205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   4068511500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 161047554001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   3548013500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 156512922002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst   4097590500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 145256290003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst   3589099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data 140705770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 622168898185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     23068000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data      6273500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    183067000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data     42922500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    255331000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.002949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.002613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.002779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.002716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.001551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.208431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.001449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.219593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.001850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.218291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.001532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.214831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046415                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.002949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.002613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.002779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.002716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.001551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.208431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.001449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.219593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.001850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.218291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.001532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.214831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.046415                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74244.860726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73545.095633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74639.889120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 73949.494312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 70382.166211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 69429.797886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 70232.659646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69552.983222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 71531.151805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69411.378769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 70951.853316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 69421.252048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69510.788976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74244.860726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73545.095633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74639.889120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 73949.494312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 70382.166211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 69429.797886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 70232.659646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69552.983222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 71531.151805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69411.378769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 70951.853316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 69421.252048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69510.788976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data   938.601131                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   257.723277                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  6853.361785                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1727.263581                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  2541.087370                       # average overall mshr uncacheable latency
system.l2.replacements                        9029607                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          120                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         1047                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data          209                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1416                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     23068000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6273500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    183067000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     42922500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    255331000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 192233.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 156837.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 174849.092646                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 205370.813397                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 180318.502825                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data        24457                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data        24302                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data        25665                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data        24641                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        99065                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks      9243767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9243767                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9243767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9243767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     96758299                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         96758299                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     96758299                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     96758299                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        61368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         61368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        24510                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         2714                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         2833                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         2322                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                32379                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          276                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          755                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1331                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1927000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data      1375000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data      1411000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      1059000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5772000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        24668                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         2990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         2975                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         3077                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            33710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.006405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.092308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.047731                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.245369                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.039484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 12196.202532                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  4981.884058                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data  9936.619718                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  1402.649007                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4336.589031                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          276                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          755                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1331                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3077500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      5459500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      2770500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data     15006000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     26313500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.006405                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.092308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.047731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.245369                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.039484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19477.848101                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19780.797101                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19510.563380                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19875.496689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19769.722014                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         3460                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data         1238                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data         1212                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          818                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6728                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data          180                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              263                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       203500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data       231000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       178000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       147500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       760000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         3486                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data         1264                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data         1243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          998                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6991                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.007458                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.020570                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.024940                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.180361                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.037620                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  7826.923077                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  8884.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data  5741.935484                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data   819.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2889.733840                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data          180                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          263                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       511000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       512000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       610000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      3570000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.007458                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.020570                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.024940                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.180361                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.037620                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19653.846154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19692.307692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19677.419355                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19783.269962                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data       837025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       762786                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       742118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data       722534                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3064463                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       276056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       227982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       247595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       216168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              967801                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  22025250000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  18234955000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  19859612500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  17235629000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   77355446500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      1113081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       990768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       989713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data       938702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4032264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.248011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.230106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.250168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.230284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.240014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 79785.442084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 79984.187348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80210.070882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 79732.564487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79929.083045                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       276056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       227982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       247595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       216168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         967801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  19264690000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  15955134002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  17383661502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  15073949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  67677434504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.248011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.230106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.250168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.230284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.240014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 69785.442084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 69984.182971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70210.066851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 69732.564487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69929.080983                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher      4273161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher      4099699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher      3796761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher      4098341                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst     37216829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst     34808321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst     30915165                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst     32972176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total          152180453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher        12688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher        10777                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher        10621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher        11202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst        57878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        50608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst        57425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst        50711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           261910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher   1067234782                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    899246266                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    897936865                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher    939596696                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   4650695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   4058760500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst   4679327500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst   4102913000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21295710609                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher      4285849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher      4110476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher      3807382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher      4109543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst     37274707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst     34858929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst     30972590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst     33022887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total      152442363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.002960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.002622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.002790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.002726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.001553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.001452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.001854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.001536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 84113.712327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 83441.242090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 84543.533095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 83877.584003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 80353.415806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 80199.978264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 81485.894645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 80907.751770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81309.268867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst          141                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          126                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           599                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher        12637                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher        10739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher        10579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher        11163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst        57806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        50518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst        57284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst        50585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       261311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    938232305                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    789800782                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    789615387                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher    825498205                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   4068511500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   3548013500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst   4097590500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst   3589099500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  18646361679                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.002949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.002613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.002779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.002716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.001551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.001449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.001850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.001532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74244.860726                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73545.095633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 74639.889120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 73949.494312                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 70382.166211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 70232.659646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 71531.151805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 70951.853316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71356.971880                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      7972132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7234404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      6751858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      6685214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28643608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      2043520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      2022288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1845096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data      1810679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7721583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 162218119500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 160780724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 146323873500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data 143739094000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 613061811500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     10015652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9256692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      8596954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      8495893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36365191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.204033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.218468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.214622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.213124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 79381.713661                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 79504.365600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79304.206123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 79384.084092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79395.871481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      2043518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      2022287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1845092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data      1810672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7721569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 141782864001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 140557788000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 127872628501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 125631821500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 535845102002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.204032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.218468                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.214622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.213123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 69381.754406                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 69504.372030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69304.201905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 69384.085853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69395.883402                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                   233000167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9029613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.804004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     744.869653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       11.616699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.513382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   109.550742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       28.240091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.434692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    88.837647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        2.938484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.173002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    93.208468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        5.886788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.586211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    98.427890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   825.550870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  8234.279410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   732.833450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  7387.487930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   676.687459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  6489.706469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   915.147104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  6290.023486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.003343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.002844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.003004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.025194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.251290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.022364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.225448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.020651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.198050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.027928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.191956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           565                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22030                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.017242                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.982758                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2609268781                       # Number of tag accesses
system.l2.tags.data_accesses               2609268781                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       808768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       687296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       677056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher       714432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst      3699584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data    148445824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      3233152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data    144009216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst      3665664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    133916672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst      3237440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data    129703232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          572802368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst      3699584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      3233152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst      3665664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst      3237440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13835840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121684864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121684864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher        12637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher        10739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher        10579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher        11163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst        57806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data      2319466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        50518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data      2250144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst        57276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      2092448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst        50585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data      2026613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8950037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1901326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1901326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        34499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        29318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher        28881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        30475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       157812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      6332190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       137915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      6142940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       156365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data      5712426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       138098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      5532696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24433787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       157812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       137915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       156365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       138098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           590190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5190659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5190659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5190659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        34499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        29318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher        28881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        30475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       157812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      6332190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       137915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      6142940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       156365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data      5712426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       138098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      5532696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29624446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1901314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples     12637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples     10739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples     10579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples     11163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     57806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   2318115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     50518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   2249671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples     57276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   2091274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples     50585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   2026144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.043609298750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       108836                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       108836                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25576615                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1798951                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8950037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1901326                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8950037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1901326                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3467                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            536750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            520283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            556271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            529173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            533686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            586006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            586355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            572820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            569154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            580511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           542371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           545367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           591674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           609202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           551877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           535070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            118317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            118370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            121946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            123709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            128242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            114236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           110681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           113685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           119292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           116572                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  88678895256                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44732850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            256427082756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9912.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28662.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       568                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6219579                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1068165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8950037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1901326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8717259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  223470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  60195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  97732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 100553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 110793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 110576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 111554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 112004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3560149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.009977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.377501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.687465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1501631     42.18%     42.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1090153     30.62%     72.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       432937     12.16%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       212553      5.97%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       127385      3.58%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        82723      2.32%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40686      1.14%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14708      0.41%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57373      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3560149                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       108836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.202562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.813392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          32092     29.49%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         30685     28.19%     57.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         10826      9.95%     67.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         9565      8.79%     76.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         8314      7.64%     84.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         6186      5.68%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         4264      3.92%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2800      2.57%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1657      1.52%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          994      0.91%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          593      0.54%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          343      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          202      0.19%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          121      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           78      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           35      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           29      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           15      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        108836                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       108836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.469670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.352118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.025453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        105768     97.18%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1343      1.23%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           845      0.78%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           426      0.39%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           215      0.20%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            74      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            43      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            12      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             7      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             9      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             8      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             5      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             9      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             4      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             4      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            32      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        108836                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              572580480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  221888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               121685056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               572802368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            121684864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  23443045107000                       # Total gap between requests
system.mem_ctrls.avgGap                    2160377.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       808768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       687296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       677056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher       714432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst      3699584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data    148359360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      3233152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data    143978944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst      3665664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    133841536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst      3237440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data    129673216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    121685056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 34499.272354471046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 29317.692950436383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 28880.889628705329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 30475.221753023685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 157811.580099909275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 6328502.075966183096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 137915.188795059628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 6141648.535012680106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 156364.669096675148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 5709221.436561216600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 138098.100186034513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 5531415.184409067966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 171.991307931604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5190667.643147431314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher        12637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher        10739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher        10579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher        11163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst        57806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data      2319466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        50518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data      2250144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst        57276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      2092448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst        50585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data      2026613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1901326                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    409448578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    340328185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    346545917                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    358230883                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst   1701495485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  66288245892                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst   1480165990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  64569536937                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst   1749650229                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  59765713922                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst   1516955480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  57895058887                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      5706371                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 554547119927698                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     32400.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     31690.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     32757.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     32090.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29434.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28579.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     29299.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28695.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     30547.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28562.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     29988.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28567.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     90577.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 291663354.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12606169800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6700322970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32310113640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4809922020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1850574092640.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2148883943670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     7192542864960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       11248427429700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.819381                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 18677366161679                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 782814760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3982864244321                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12813336900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6810442485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31568396160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5115015360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1850574092640.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2128861492110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     7209403876800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11245146652455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.679435                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 18721327732987                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 782814760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3938902673013                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 23443045166000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1839                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1839                       # Transaction distribution
system.iobus.trans_dist::WriteReq              275193                       # Transaction distribution
system.iobus.trans_dist::WriteResp             275193                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       194534                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       200962                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       353102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       353102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  554064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       778136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          663                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2835                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       781875                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11279160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11279160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12061035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy            213151013                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           177166000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           101897000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           919704307                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4570005                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1152000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               25719042695500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                            23439242377                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811088                       # Number of bytes of host memory used
host_op_rate                              23438579057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.78                       # Real time elapsed on the host
host_tick_rate                             2192332427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 65132073355                       # Number of instructions simulated
sim_ops                                   65132073355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006092                       # Number of seconds simulated
sim_ticks                                  6092217000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         2833                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            6                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         2885                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            3                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      0.71%      0.72% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.04%      0.76% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7099     95.24%     96.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                     25      0.34%     96.34% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     96.35% # number of callpals executed
system.cpu0.kern.callpal::rti                      92      1.23%     97.59% # number of callpals executed
system.cpu0.kern.callpal::callsys                  59      0.79%     98.38% # number of callpals executed
system.cpu0.kern.callpal::imb                       6      0.08%     98.46% # number of callpals executed
system.cpu0.kern.callpal::rdunique                115      1.54%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7454                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      8851                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    3508     48.66%     48.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     11      0.15%     48.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      6      0.08%     48.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     48.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3683     51.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7209                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3508     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      11      0.16%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       6      0.09%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3507     49.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7033                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              3860210000     66.01%     66.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8863000      0.15%     66.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3263000      0.06%     66.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1462000      0.03%     66.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1973781500     33.75%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          5847579500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.952213                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.975586                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 77                      
system.cpu0.kern.mode_good::user                   76                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              146                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 76                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.527397                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.689189                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        3815824000     84.37%     84.37% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           707004000     15.63%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          842                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          855                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     14.01%     14.25% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.97%     15.22% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  253     61.11%     76.33% # number of callpals executed
system.cpu1.kern.callpal::rdps                     13      3.14%     79.47% # number of callpals executed
system.cpu1.kern.callpal::rti                      75     18.12%     97.58% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.17%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   414                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       932                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     137     40.77%     40.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      6      1.79%     42.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.60%     43.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    191     56.85%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 336                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      137     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       6      2.14%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.71%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     135     48.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  280                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              5793799500     98.88%     98.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2515000      0.04%     98.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2421000      0.04%     98.96% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               60662500      1.04%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          5859398000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.706806                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.833333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 10                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.100000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.680000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         355807000      0.05%      0.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            28500000      0.00%      0.06% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        652802526000     99.94%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued         1626                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           13                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified         1652                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage           12                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    3      0.42%      0.42% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      7.46%      7.89% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  517     72.82%     80.70% # number of callpals executed
system.cpu2.kern.callpal::rdps                     13      1.83%     82.54% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.14%     82.68% # number of callpals executed
system.cpu2.kern.callpal::rti                     106     14.93%     97.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.11%     99.72% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.28%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   710                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                      1351                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                     290     46.03%     46.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      6      0.95%     46.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.16%     47.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    333     52.86%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 630                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      288     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       6      1.03%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.17%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     287     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  582                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              6075640000     98.80%     98.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2672000      0.04%     98.85% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 663000      0.01%     98.86% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               70351000      1.14%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          6149326000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.993103                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.861862                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.923810                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                 96                      
system.cpu2.kern.mode_good::user                   97                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              158                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.607595                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.756863                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      1731283945000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           366753000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpipl                   90     82.57%     82.57% # number of callpals executed
system.cpu3.kern.callpal::rdps                     12     11.01%     93.58% # number of callpals executed
system.cpu3.kern.callpal::rti                       7      6.42%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   109                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                       116                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                      26     25.00%     25.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      6      5.77%     30.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      1.92%     32.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     70     67.31%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 104                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       26     43.33%     43.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       6     10.00%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.33%     56.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      26     43.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   60                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              5846886500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2310500      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1354000      0.02%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9267000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          5859818000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.371429                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.576923                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel                7                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   351670                       # Number of branches fetched
system.switch_cpus0.committedInsts            2622579                       # Number of instructions committed
system.switch_cpus0.committedOps              2622579                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           80071                       # DTB accesses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_hits              685298                       # DTB hits
system.switch_cpus0.dtb.data_misses               867                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           51313                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              448765                       # DTB read hits
system.switch_cpus0.dtb.read_misses               817                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          28758                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             236533                       # DTB write hits
system.switch_cpus0.dtb.write_misses               50                       # DTB write misses
system.switch_cpus0.idle_fraction            0.261608                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         356631                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             356131                       # ITB hits
system.switch_cpus0.itb.fetch_misses              500                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.738392                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                11606979                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      8570499.874201                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       244388                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          1156                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 1156                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          785                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          612                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              79300                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      3036479.125799                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      2548012                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             2548012                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      3559540                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2050014                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             450270                       # Number of load instructions
system.switch_cpus0.num_mem_refs               687032                       # number of memory refs
system.switch_cpus0.num_store_insts            236762                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        31086      1.18%      1.18% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1838260     70.07%     71.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            8754      0.33%     71.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            223      0.01%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             14      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             31      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult            33      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             28      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          465879     17.76%     89.36% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         236647      9.02%     98.38% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead          401      0.02%     98.40% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          426      0.02%     98.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         41676      1.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2623458                       # Class of executed instruction
system.switch_cpus1.Branches                    24292                       # Number of branches fetched
system.switch_cpus1.committedInsts             167651                       # Number of instructions committed
system.switch_cpus1.committedOps               167651                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               51567                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               31847                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              19720                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.932334                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          24878                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              24753                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.067666                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                11718796                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      792958.364857                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        18412                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               3505                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      10925837.635143                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       161589                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              161589                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       217480                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       122978                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              32731                       # Number of load instructions
system.switch_cpus1.num_mem_refs                52681                       # number of memory refs
system.switch_cpus1.num_store_insts             19950                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2872      1.71%      1.71% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           103980     61.88%     63.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             307      0.18%     63.77% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     63.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.01%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           33778     20.10%     83.89% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          19830     11.80%     95.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.08%     95.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.08%     95.85% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6972      4.15%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            168036                       # Class of executed instruction
system.switch_cpus2.Branches                    62311                       # Number of branches fetched
system.switch_cpus2.committedInsts             474572                       # Number of instructions committed
system.switch_cpus2.committedOps               474572                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_hits              178955                       # DTB hits
system.switch_cpus2.dtb.data_misses               477                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits               87586                       # DTB read hits
system.switch_cpus2.dtb.read_misses               371                       # DTB read misses
system.switch_cpus2.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_hits              91369                       # DTB write hits
system.switch_cpus2.dtb.write_misses              106                       # DTB write misses
system.switch_cpus2.idle_fraction            0.768824                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses         163527                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits             163375                       # ITB hits
system.switch_cpus2.itb.fetch_misses              152                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.231176                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                12300074                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2843480.177921                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts        48493                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus2.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls               9303                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      9456593.822079                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses       456866                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts              456866                       # number of integer instructions
system.switch_cpus2.num_int_register_reads       658979                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       314121                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts              88425                       # Number of load instructions
system.switch_cpus2.num_mem_refs               180074                       # number of memory refs
system.switch_cpus2.num_store_insts             91649                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         9839      2.07%      2.07% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           270979     57.04%     59.11% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             676      0.14%     59.26% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1172      0.25%     59.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            227      0.05%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           89654     18.87%     78.42% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          90713     19.10%     97.52% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead         1216      0.26%     97.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite         1003      0.21%     97.98% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          9575      2.02%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            475054                       # Class of executed instruction
system.switch_cpus3.Branches                     1526                       # Number of branches fetched
system.switch_cpus3.committedInsts              10473                       # Number of instructions committed
system.switch_cpus3.committedOps                10473                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits                3532                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits                2269                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits               1263                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997204                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses           1411                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits               1411                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002796                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                11719636                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      32766.488777                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts          761                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls                432                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      11686869.511223                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses        10014                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts               10014                       # number of integer instructions
system.switch_cpus3.num_int_register_reads        13780                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes         8023                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts               2269                       # Number of load instructions
system.switch_cpus3.num_mem_refs                 3539                       # number of memory refs
system.switch_cpus3.num_store_insts              1270                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass           57      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu             6300     60.15%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              36      0.34%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     61.04% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            2329     22.24%     83.28% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           1272     12.15%     95.43% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0      0.00%     95.43% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0      0.00%     95.43% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           479      4.57%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             10473                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        11206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           68                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           92                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       100130                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            160                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 450                       # Transaction distribution
system.membus.trans_dist::ReadResp              14538                       # Transaction distribution
system.membus.trans_dist::WriteReq                228                       # Transaction distribution
system.membus.trans_dist::WriteResp               228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5350                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16989                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              168                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            122                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6965                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14088                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        64710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        66066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1070                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1688192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1689262                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1689262                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              252                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22021                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22021    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22021                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1136000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            65328495                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113017488                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.9                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         9108                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         4555                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 858670295.609221                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 306525826.923406                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         4555    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974630500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         4555                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 19547057311500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 3911243196500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         9373                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         4688                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 918585728.135666                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 215645724.057124                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         4688    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974631500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         4688                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 19151976656500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 4306329893500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260736145500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         3256                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1629                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 879390293.738490                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 259905035.874903                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1629    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973856500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1629                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 22025930086500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1432526788500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260585820500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         5515                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2760                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 926206523.550725                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 195263570.806900                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         2760    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974630500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2760                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 20902215009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 2556330005000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497681500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  23458772955000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst  15554467338                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     15578576386                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst  15554467338                       # number of overall hits
system.cpu2.icache.overall_hits::total    15578576386                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst     31130156                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      31525013                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst     31130156                       # number of overall misses
system.cpu2.icache.overall_misses::total     31525013                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 421579976000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 421579976000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 421579976000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 421579976000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst  15585597494                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  15610101399                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst  15585597494                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  15610101399                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.001997                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002020                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.001997                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002020                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13542.494808                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13372.872392                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13542.494808                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13372.872392                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          1480450                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks     35229827                       # number of writebacks
system.cpu2.icache.writebacks::total         35229827                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst       107567                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       107567                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst       107567                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       107567                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst     31022589                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total     31022589                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      3813055                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst     31022589                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     34835644                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 389672168000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 389672168000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  47104967755                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 389672168000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 436777135755                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.001990                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001987                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.001990                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002232                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12560.917079                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12560.917079                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12353.603018                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12560.917079                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12538.224807                       # average overall mshr miss latency
system.cpu2.icache.replacements              35229827                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst  15554467338                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    15578576386                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst     31130156                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     31525013                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 421579976000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 421579976000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst  15585597494                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  15610101399                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.001997                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002020                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13542.494808                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13372.872392                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst       107567                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       107567                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst     31022589                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total     31022589                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 389672168000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 389672168000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.001990                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001987                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12560.917079                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12560.917079                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      3813055                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      3813055                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  47104967755                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  47104967755                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12353.603018                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12353.603018                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          509.246497                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        15613806887                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         35230501                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           443.190033                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    42.304021                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    23.461650                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   443.480826                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.082625                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.045824                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.866173                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994622                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           60                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           42                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.117188                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      31255433299                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     31255433299                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   3291562333                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3298843521                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   3291562333                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3298843521                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9674624                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9965396                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9674624                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9965396                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 272508554500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 272508554500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 272508554500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 272508554500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   3301236957                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3308808917                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   3301236957                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3308808917                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002931                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003012                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002931                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003012                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28167.353532                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27345.481755                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28167.353532                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27345.481755                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2269116                       # number of writebacks
system.cpu2.dcache.writebacks::total          2269116                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9674624                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9674624                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9674624                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9674624                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        27647                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        27647                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 262833930500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 262833930500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 262833930500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 262833930500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    257438500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    257438500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002924                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002924                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27167.353532                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27167.353532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27167.353532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27167.353532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  9311.625131                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  9311.625131                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               9805279                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data   2858825722                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     2863312088                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8652295                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8805136                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 240719677000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 240719677000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data   2867478017                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2872117224                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.003017                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003066                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 27821.482855                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27338.552976                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8652295                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8652295                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1388                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1388                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 232067382000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 232067382000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    257438500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    257438500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26821.482855                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26821.482855                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 185474.423631                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 185474.423631                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    432736611                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     435531433                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1022329                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1160260                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  31788877500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  31788877500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    433758940                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    436691693                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.002357                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002657                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 31094.566915                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27398.063796                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1022329                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1022329                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        26259                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        26259                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  30766548500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  30766548500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.002357                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002341                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 30094.566915                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30094.566915                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        98083                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       149405                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        11557                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        26978                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    200645500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    200645500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       109640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       176383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.105409                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.152951                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 17361.382712                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7437.374898                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        11557                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11557                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    189088500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    189088500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.105409                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.065522                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 16361.382712                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16361.382712                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       105466                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       148839                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         4055                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        26240                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     29829000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29829000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       109521                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       175079                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.037025                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.149875                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  7356.103576                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1136.775915                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         4055                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         4055                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     25778000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     25778000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.037025                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.023161                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  6357.090012                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6357.090012                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        48000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        48000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          991.690348                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3309160383                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9955221                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           332.404512                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    63.408741                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   928.281607                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.061923                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.906525                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6628275979                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6628275979                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  23458772955000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst  15208978219                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     15223250008                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst  15208978219                       # number of overall hits
system.cpu3.icache.overall_hits::total    15223250008                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst     33148136                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      33487131                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst     33148136                       # number of overall misses
system.cpu3.icache.overall_misses::total     33487131                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst 447659567500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 447659567500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst 447659567500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 447659567500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst  15242126355                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  15256737139                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst  15242126355                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  15256737139                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.002175                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002195                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.002175                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002195                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13504.818717                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13368.107513                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13504.818717                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13368.107513                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches          1568787                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks     37480592                       # number of writebacks
system.cpu3.icache.writebacks::total         37480592                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst       116848                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       116848                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst       116848                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       116848                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst     33031288                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total     33031288                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher      4110826                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst     33031288                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total     37142114                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst 413665536000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 413665536000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher  50731634976                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst 413665536000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 464397170976                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002167                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002165                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002167                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12523.445528                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12523.445528                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12340.983290                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12523.445528                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12503.250918                       # average overall mshr miss latency
system.cpu3.icache.replacements              37480592                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst  15208978219                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    15223250008                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst     33148136                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     33487131                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst 447659567500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 447659567500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst  15242126355                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  15256737139                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.002175                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002195                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13504.818717                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13368.107513                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst       116848                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       116848                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst     33031288                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total     33031288                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst 413665536000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 413665536000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002165                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12523.445528                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12523.445528                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher      4110826                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total      4110826                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher  50731634976                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total  50731634976                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12340.983290                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 12340.983290                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.014985                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        15260731117                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         37481109                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           407.157940                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    44.021552                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    24.540366                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   442.453067                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.085980                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.047930                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.864166                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998076                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           75                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.146484                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      30550955387                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     30550955387                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data   3224535724                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      3229167927                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data   3224535724                       # number of overall hits
system.cpu3.dcache.overall_hits::total     3229167927                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      9487875                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9689888                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      9487875                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9689888                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 264273962000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 264273962000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 264273962000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 264273962000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data   3234023599                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   3238857815                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data   3234023599                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   3238857815                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.002934                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002992                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.002934                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002992                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27853.862113                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27273.169927                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27853.862113                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27273.169927                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2313629                       # number of writebacks
system.cpu3.dcache.writebacks::total          2313629                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      9487875                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9487875                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      9487875                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9487875                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data        24892                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        24892                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 254786087000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 254786087000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 254786087000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 254786087000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data     46217500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     46217500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26853.862113                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26853.862113                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26853.862113                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26853.862113                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1856.721035                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1856.721035                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               9594684                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data   2779862424                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2782653518                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8531656                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8641269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 236668422500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 236668422500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data   2788394080                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2791294787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.003060                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003096                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27740.033412                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27388.155895                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      8531656                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8531656                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data          213                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          213                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 228136766500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 228136766500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     46217500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     46217500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003057                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26740.033412                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26740.033412                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 216983.568075                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 216983.568075                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    444673300                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     446514409                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       956219                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1048619                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  27605539500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  27605539500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    445629519                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    447563028                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.002146                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002343                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 28869.473939                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 26325.614451                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       956219                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       956219                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data        24679                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        24679                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  26649320500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  26649320500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.002146                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002137                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 27869.473939                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27869.473939                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        76619                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       132376                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        19755                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        33636                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    332921500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    332921500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        96374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       166012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.204983                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.202612                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16852.518350                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9897.773219                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        19755                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        19755                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    313166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    313166500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.204983                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118997                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15852.518350                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15852.518350                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        92908                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       141414                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         3330                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21592                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     26965000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26965000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        96238                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       163006                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034602                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.132461                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  8097.597598                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  1248.842164                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         3330                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3330                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     23636000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     23636000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034602                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020429                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  7097.897898                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7097.897898                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         1014.242370                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         3239186834                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9684301                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           334.478124                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    87.735882                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   926.506488                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.085680                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.904791                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990471                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          946                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          933                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       6488057967                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      6488057967                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  23458772955000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst  17503532939                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     17575576086                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst  17503532939                       # number of overall hits
system.cpu0.icache.overall_hits::total    17575576086                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst     37411968                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      37913403                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst     37411968                       # number of overall misses
system.cpu0.icache.overall_misses::total     37913403                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 505135999000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 505135999000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 505135999000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 505135999000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst  17540944907                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  17613489489                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst  17540944907                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  17613489489                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.002133                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002153                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.002133                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002153                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 13501.989497                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13323.414915                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 13501.989497                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13323.414915                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches          1649946                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks     42078978                       # number of writebacks
system.cpu0.icache.writebacks::total         42078978                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst       122739                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       122739                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst       122739                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       122739                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst     37289229                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     37289229                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher      4288866                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst     37289229                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     41578095                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 466850557000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 466850557000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher  53043459253                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 466850557000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 519894016253                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002126                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002126                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12519.716002                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12519.716002                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12367.711944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12519.716002                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12504.036470                       # average overall mshr miss latency
system.cpu0.icache.replacements              42078978                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst  17503532939                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    17575576086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst     37411968                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     37913403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 505135999000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 505135999000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst  17540944907                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  17613489489                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.002133                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002153                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 13501.989497                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13323.414915                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst       122739                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       122739                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst     37289229                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     37289229                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 466850557000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 466850557000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12519.716002                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12519.716002                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher      4288866                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total      4288866                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher  53043459253                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total  53043459253                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12367.711944                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 12367.711944                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.953589                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        17617655616                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         42079530                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           418.675199                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    44.950979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    19.682522                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   447.320087                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.087795                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.038442                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.873672                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           52                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           48                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.101562                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      35269058508                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     35269058508                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   3703278108                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3718003755                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   3703278108                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3718003755                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11189097                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13772439                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11189097                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13772439                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 307254746500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 307254746500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 307254746500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 307254746500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   3714467205                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3731776194                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   3714467205                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3731776194                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.003012                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003691                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.003012                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003691                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 27460.191515                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22309.392439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 27460.191515                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22309.392439                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3938927                       # number of writebacks
system.cpu0.dcache.writebacks::total          3938927                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11189097                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11189097                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11189097                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11189097                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        25687                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        25687                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 296065649500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 296065649500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 296065649500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 296065649500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    210337000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    210337000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003012                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002998                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003012                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002998                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26460.191515                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26460.191515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26460.191515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26460.191515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  8188.461089                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  8188.461089                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              13713917                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data   3205547555                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     3215317707                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10031085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12325990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 272967173500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 272967173500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data   3215578640                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   3227643697                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.003120                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27212.128449                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22145.659172                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     10031085                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10031085                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          894                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          894                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 262936088500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 262936088500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    210337000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    210337000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003108                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26212.128449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26212.128449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 235276.286353                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 235276.286353                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    497730553                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     502686048                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1158012                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1446449                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  34287573000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  34287573000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    498888565                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    504132497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.002321                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002869                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 29608.996280                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23704.653949                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1158012                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1158012                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data        24793                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        24793                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  33129561000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33129561000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.002321                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002297                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 28608.996280                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28608.996280                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       156189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       362619                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        28258                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        40763                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    453931000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    453931000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       184447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       403382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.153204                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.101053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 16063.804940                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11135.858499                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        28258                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        28258                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    425673000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    425673000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.153204                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.070053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 15063.804940                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15063.804940                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       177812                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       385543                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         6169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        17160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     60693000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60693000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       183981                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       402703                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.033531                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042612                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  9838.385476                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3536.888112                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         6169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     54524000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     54524000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.033531                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015319                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  8838.385476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8838.385476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1021.148818                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3732582279                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13759186                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           271.279295                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    88.688253                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   932.460565                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.086610                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.910606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997216                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          750                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          738                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       7478923744                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      7478923744                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  23458772955000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst  16616013614                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     16621028899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst  16616013614                       # number of overall hits
system.cpu1.icache.overall_hits::total    16621028899                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst     34985774                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      35023505                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst     34985774                       # number of overall misses
system.cpu1.icache.overall_misses::total     35023505                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 472340311500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 472340311500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 472340311500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 472340311500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst  16650999388                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  16656052404                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst  16650999388                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  16656052404                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.002101                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002103                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.002101                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002103                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13500.925019                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13486.380404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13500.925019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13486.380404                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches          1604080                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks     39020354                       # number of writebacks
system.cpu1.icache.writebacks::total         39020354                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst       115699                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       115699                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst       115699                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       115699                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst     34870075                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     34870075                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher      4113085                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst     34870075                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     38983160                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 436523300000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 436523300000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher  50736126899                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 436523300000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 487259426899                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002094                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002094                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002094                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002340                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12518.564987                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12518.564987                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12335.297447                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12518.564987                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12499.228562                       # average overall mshr miss latency
system.cpu1.icache.replacements              39020354                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst  16616013614                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    16621028899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst     34985774                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     35023505                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 472340311500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 472340311500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst  16650999388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  16656052404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.002101                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002103                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13500.925019                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13486.380404                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst       115699                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       115699                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst     34870075                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     34870075                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 436523300000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 436523300000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002094                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002094                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12518.564987                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12518.564987                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher      4113085                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total      4113085                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher  50736126899                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total  50736126899                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12335.297447                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 12335.297447                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.873819                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        16660049790                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         39020891                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           426.952060                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    43.881478                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    22.348219                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   444.644122                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.085706                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.043649                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.868446                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997800                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.066406                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      33351125699                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     33351125699                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   3516528437                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      3518174663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   3516528437                       # number of overall hits
system.cpu1.dcache.overall_hits::total     3518174663                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     10314716                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10349436                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     10314716                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10349436                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 291059509000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 291059509000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 291059509000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 291059509000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   3526843153                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   3528524099                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   3526843153                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   3528524099                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002925                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002933                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002925                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002933                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28217.888791                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28123.224203                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28217.888791                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28123.224203                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2362837                       # number of writebacks
system.cpu1.dcache.writebacks::total          2362837                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     10314716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     10314716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     10314716                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     10314716                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data        24370                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        24370                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 280744793000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 280744793000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 280744793000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 280744793000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      6773500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6773500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002925                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002923                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002925                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002923                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27217.888791                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27217.888791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27217.888791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27217.888791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   277.944194                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   277.944194                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements              10303093                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data   3041595459                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     3042648859                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      9305531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9328295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 261670021500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 261670021500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data   3050900990                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   3051977154                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.003050                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003056                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 28119.837707                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28051.216380                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9305531                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9305531                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 252364490500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 252364490500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6773500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6773500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 27119.837707                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27119.837707                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 169337.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169337.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    474932978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     475525804                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1009185                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1021141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  29389487500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29389487500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    475942163                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    476546945                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.002120                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 29122.001912                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28781.027791                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1009185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1009185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data        24330                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total        24330                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  28380302500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28380302500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.002120                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002118                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 28122.001912                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28122.001912                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        86491                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        98335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        10247                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11221                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    180369000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    180369000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        96738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       109556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.105925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.102423                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 17602.127452                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16074.235808                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        10247                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        10247                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    170122000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    170122000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.105925                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093532                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 16602.127452                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16602.127452                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        93521                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       104789                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         3034                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4504                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     25665500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25665500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        96555                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       109293                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.031423                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.041210                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  8459.294661                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5698.379218                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         3034                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3034                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     22633500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22633500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.031423                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.027760                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  7459.953856                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7459.953856                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25719042695500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse         1008.519383                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3528742950                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10351249                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           340.900209                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    80.032516                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   928.486867                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.078157                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.906725                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984882                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          678                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          664                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       7067837145                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      7067837145                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                450                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             38813                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               228                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        20244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26395                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             406                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           141                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11775                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18113                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        47961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        34576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                151117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1515968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1664158                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       300288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       257800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       765760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1203856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5718318                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23375                       # Total snoops (count)
system.tol2bus.snoopTraffic                    395328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            73684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.194859                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.627101                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  65527     88.93%     88.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4463      6.06%     94.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1187      1.61%     96.60% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2507      3.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              73684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91591196                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          17583498                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8974500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy             68999                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            113498                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23955472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17769998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4126900                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3520996                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         1562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         1004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher           15                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         7361                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         7471                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1444                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data          858                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst         3937                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data         3919                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst           55                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data           10                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28162                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         1562                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          526                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         1004                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher           15                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         7361                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         7471                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1444                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data          858                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst         3937                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data         3919                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst           55                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data           10                       # number of overall hits
system.l2.overall_hits::total                   28162                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           53                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher           82                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         2552                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         7918                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          323                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         1614                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst          960                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data         7270                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21149                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          371                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           53                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher           82                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         2552                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         7918                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          323                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         1614                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst          960                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data         7270                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data            1                       # number of overall misses
system.l2.overall_misses::total                 21149                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     30263628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      5003957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher      6964916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher       241994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    200009500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    631474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     26833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    128736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst     75175000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data    565072000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst       139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data        69500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1669983495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     30263628                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      5003957                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher      6964916                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher       241994                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    200009500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    631474500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     26833000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    128736000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst     75175000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data    565072000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst       139500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data        69500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1669983495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         1933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         1086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         9913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        15389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         2472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst         4897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        11189                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst           57                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49311                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         1933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         1086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         9913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        15389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         2472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst         4897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        11189                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst           57                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49311                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.191930                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.091537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.075506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.257440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.514523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.182796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.652913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.196038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.649745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.035088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.090909                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.428890                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.191930                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.091537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.075506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.257440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.514523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.182796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.652913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.196038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.649745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.035088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.090909                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.428890                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 81573.121294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 94414.283019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher        84938                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 80664.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 78373.628527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 79751.768123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 83074.303406                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79762.081784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 78307.291667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 77726.547455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        69750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data        69500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78962.763960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 81573.121294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 94414.283019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher        84938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 80664.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 78373.628527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 79751.768123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 83074.303406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79762.081784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 78307.291667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 77726.547455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        69750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data        69500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78962.763960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5350                       # number of writebacks
system.l2.writebacks::total                      5350                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 110                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                110                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         2552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         7900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         1523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst          960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data         7270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         2552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         7900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         1523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst          960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data         7270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21039                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          652                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data           10                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            7                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          678                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     26553628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      4473957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher      6144916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher       211994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    174489500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    551541500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     23569500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    108569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst     65575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data    492372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst       119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data        59500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1453679995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     26553628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      4473957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher      6144916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher       211994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    174489500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    551541500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     23569500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    108569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst     65575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data    492372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst       119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data        59500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1453679995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data    102363000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    102363000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.191930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.091537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.075506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.257440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.513354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.182230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.616100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.196038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.649745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.035088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.090909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.426659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.191930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.091537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.075506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.257440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.513354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.182230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.616100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.196038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.649745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.035088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.090909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.426659                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 71573.121294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84414.283019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher        74938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 70664.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 68373.628527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 69815.379747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 73197.204969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 71286.277085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 68307.291667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 67726.547455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst        59750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data        59500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69094.538476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 71573.121294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84414.283019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher        74938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 70664.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 68373.628527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 69815.379747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 73197.204969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 71286.277085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 68307.291667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 67726.547455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst        59750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data        59500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69094.538476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 156998.466258                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 150977.876106                       # average overall mshr uncacheable latency
system.l2.replacements                          22321                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          450                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          450                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    102363000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    102363000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227473.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 227473.333333                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          202                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data           10                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            7                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          228                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        19777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19777                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        15581                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15581                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        15581                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15581                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          169                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           169                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  249                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1014500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1102000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              289                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.218750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.083333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.138408                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 28985.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data        21875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        27550                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       664500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        78000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       762000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.218750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.037037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.083333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.138408                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18985.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19050                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        58000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       323500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.538462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.387097                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 19333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 26958.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       136500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        57500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       233000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.538462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.387097                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         2417                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         1958                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4478                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         1651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         4498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6951                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    129446000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     64783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    344665500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data        69500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     538964000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         4068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         6456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.405851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.886062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.696716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.608190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 78404.603271                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 80877.652934                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 76626.389506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data        69500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77537.620486                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         1651                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         4498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    112936000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     56773000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    299685500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data        59500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    469454000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.405851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.886062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.696716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.608190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68404.603271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 70877.652934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 66626.389506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data        59500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67537.620486                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         1562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         1004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher           15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         7361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst         3937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst           55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         2552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst          960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     30263628                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      5003957                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher      6964916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher       241994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    200009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     26833000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst     75175000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst       139500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    344631495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         1933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         1086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         9913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst         4897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst           57                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.191930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.091537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.075506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.166667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.257440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.182796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.196038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.035088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.214617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 81573.121294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 94414.283019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher        84938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 80664.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 78373.628527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 83074.303406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 78307.291667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        69750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79298.549241                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher           82                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         2552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst          960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     26553628                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      4473957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher      6144916                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher       211994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    174489500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     23569500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst     65575000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst       119500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    301137995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.191930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.091537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.075506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.166667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.257440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.182230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.196038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.035088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.214568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 71573.121294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84414.283019                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher        74938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 70664.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 68373.628527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 73197.204969                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 68307.291667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst        59750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69306.788262                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         5054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data         1961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data           10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         6267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          813                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         2772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9852                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    502028500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data     63953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data    220406500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    786388000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        11321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         1568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data         4733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.553573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.518495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.585675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.558757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 80106.669858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 78662.976630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79511.724387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79820.138043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           91                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          109                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         6249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         2772                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    438605500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     51796000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    192686500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    683088000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.551983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.460459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.585675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.552575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 70188.110098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 71739.612188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69511.724387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70110.643539                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    93607707                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55089                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1699.208680                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     651.714684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst               5                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data              19                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   524.456681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst              20                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               5                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    68.509118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    82.901681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    78.778917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst  2842.615160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 24307.474821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   815.575925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  1238.155265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   705.135996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data   762.219170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   584.233820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    55.228763                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.016005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.002530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.002404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.086750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.741805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.024889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.037786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.021519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.023261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.017829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.001685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           835                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5659                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.025482                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974518                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    762873                       # Number of tag accesses
system.l2.tags.data_accesses                   762873                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        23744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher         5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       163328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       505536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        20608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        97472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst        61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       464640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1345792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       163328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        20608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst        61440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        245504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       342400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          342400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher           82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         2552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         7899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst          960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data         7260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5350                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5350                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      3897432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       556776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       861427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        31516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst     26809288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     82980629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst      3382677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     15999430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst     10084999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     76267802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        21010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        10505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             220903490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst     26809288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst      3382677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst     10084999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        21010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40297974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       56202857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             56202857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       56202857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      3897432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       556776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       861427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        31516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst     26809288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     82980629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst      3382677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     15999430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst     10084999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     76267802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        21010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        10505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            277106347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples      7250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001216748500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          323                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          323                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5034                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       21028                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5350                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21028                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              225                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    199868731                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  105085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               593937481                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9509.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28259.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15896                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21028                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.667150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.034779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.274767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3047     44.15%     44.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1762     25.53%     69.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          672      9.74%     79.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          370      5.36%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          212      3.07%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      2.07%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          123      1.78%     91.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           86      1.25%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          486      7.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6901                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.046440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.852487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.315042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              1      0.31%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            92     28.48%     28.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            63     19.50%     48.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            45     13.93%     62.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34     10.53%     72.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      6.81%     79.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      6.19%     85.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      2.79%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      2.48%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           13      4.02%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      1.55%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.93%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.31%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.62%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.31%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           323                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.544892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.520155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.925986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              237     73.37%     73.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.93%     74.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               77     23.84%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.55%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           323                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1345088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  342016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1345792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               342400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       220.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        56.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    220.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6091165500                       # Total gap between requests
system.mem_ctrls.avgGap                     230918.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        23744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         3392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher         5248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       163328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       505472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        20608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        97472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst        61440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       464000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       342016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 3897431.755960104987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 556775.965137157822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 861426.964929187554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 31515.620668141008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 26809287.981698617339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 82970124.012325897813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 3382676.618380468339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 15999430.092526251450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 10084998.613805122674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 76162749.948007434607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 21010.413778760674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 10505.206889380337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 56139825.616848513484                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           53                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher           82                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         2552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         7899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         1523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst          960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data         7260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     11006492                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      2252251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher      2708745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     70119999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    228664497                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     10373249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     46214750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst     26331999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    196125499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst        37500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data        18750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 144902756500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     29667.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     42495.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     33033.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     27916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     27476.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28948.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     32215.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     30344.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     27429.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     27014.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27084627.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             29395380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15642990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            78133020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           16912800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     481263120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1648340250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        951335520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3221023080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.711154                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2452981981                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    203580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3435655019                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             19806360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             10546305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            71928360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           10982880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     481263120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1586690190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1003251360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3184468575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.710956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2590682736                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    203580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3297954264                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6092217000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  450                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 450                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 228                       # Transaction distribution
system.iobus.trans_dist::WriteResp                228                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          589                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1070                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1070                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                84000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1128000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              962000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               90000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
