<!-- üß† Profile Header -->
<p align="center">
  <img src="https://img.shields.io/badge/FPGA-Design-blue?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/RTL%20Design-Verilog%2FSystemVerilog-green?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/RISC--V-Architecture-orange?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Open--Source--EDA-Yosys%20%7C%20Verilator%20%7C%20OpenLane-red?style=for-the-badge"/>
</p>

---

# Vignesh

### FPGA & VLSI Design Engineer | RTL & Digital Design | Physical Design Learner

---

### Profile Summary  
FPGA and VLSI Design Engineer specializing in **RTL design**, **FPGA-based systems**, and **open-source EDA tools**.  
Focused on developing optimized digital architectures and exploring the **complete RTL-to-GDSII design flow**.

---

### Project Portfolio  
- **DPU-based YOLO Object Detection** ‚Äì Real-time video inference on **ZCU106** using **DPU acceleration** and **RTP streaming**.  
- **SDI Video System Design** ‚Äì Designed **SDI Rx/Tx pipelines** with **VCU (H.264/H.265)** for high-speed video transfer.  
- **Closed-Loop BLDC Motor Control** ‚Äì FPGA-based **PID controller** with real-time sensor feedback.  
- **RISC-V Processor** ‚Äì Implemented a **single-cycle RISC-V CPU** with ALU, control unit, and register file.  
- **Peripheral Interfaces** ‚Äì Designed **APB, I2C, and SPI** modules for FPGA-based Implementation.

---

### Ongoing Work  
Currently learning **RISC-V architecture**, **DMA-DDR subsystem design**, and **open-source physical design flows**.

---

### Tools & Expertise  

<p align="center">
  <img src="https://img.shields.io/badge/Vivado-%23F2A900.svg?style=for-the-badge&logo=xilinx&logoColor=white"/>
  <img src="https://img.shields.io/badge/Vitis-%230066CC.svg?style=for-the-badge&logo=xilinx&logoColor=white"/>
  <img src="https://img.shields.io/badge/PetaLinux-%230092CC.svg?style=for-the-badge&logo=linux&logoColor=white"/>
  <img src="https://img.shields.io/badge/YOLO-%23008CFF.svg?style=for-the-badge&logo=yolo&logoColor=white"/>
  <img src="https://img.shields.io/badge/Verilator-%23F5A623.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Yosys-%23E34F26.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/OpenLane-%231572B6.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/GTKWave-%2300C7B7.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/GStreamer-%230072C6.svg?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Linux-%23000000.svg?style=for-the-badge&logo=linux&logoColor=white"/>
  <img src="https://img.shields.io/badge/C%2FC%2B%2B-%2300599C.svg?style=for-the-badge&logo=cplusplus&logoColor=white"/>
</p>

---

### GitHub Statistics  
<p align="center">
  <img height="165" src="https://github-readme-stats.vercel.app/api?username=vignesh-rtl&show_icons=true&theme=transparent&hide_border=true&include_all_commits=true" />
  <img height="165" src="https://github-readme-stats.vercel.app/api/top-langs/?username=vignesh-rtl&layout=compact&theme=transparent&hide_border=true" />
</p>

---

### Note  
This repository is under active updates with **new project files**, **RTL modules**, and **open-source design work**.  
Some parts may appear incomplete ‚Äî updates are ongoing.

---

<p align="center">
  <b>‚ÄúFrom basic RTL to real hardware ‚Äî a continuous journey of learning.‚Äù</b>
</p>
