{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256"
    ]
  },
  "Instructions": {
    "add bl, cl": {
      "ExpectedInstructionCount": 11,
      "Comment": "0x00",
      "ExpectedArm64ASM": [
        "uxtb w20, w5",
        "uxtb w21, w7",
        "add w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "bic w20, w21, w20",
        "rmif x20, #7, #nzcV",
        "bfxil x7, x26, #0, #8"
      ]
    },
    "add bx, cx": {
      "ExpectedInstructionCount": 11,
      "Comment": "0x01",
      "ExpectedArm64ASM": [
        "uxth w20, w5",
        "uxth w21, w7",
        "add w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "bic w20, w21, w20",
        "rmif x20, #15, #nzcV",
        "bfxil x7, x26, #0, #16"
      ]
    },
    "add ebx, ecx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x01",
      "ExpectedArm64ASM": [
        "adds w26, w7, w5",
        "eor w27, w7, w5",
        "mov x7, x26"
      ]
    },
    "add rbx, rcx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x01",
      "ExpectedArm64ASM": [
        "adds x26, x7, x5",
        "eor x27, x7, x5",
        "mov x7, x26"
      ]
    },
    "db 0x02, 0xcb": {
      "ExpectedInstructionCount": 11,
      "Comment": [
        "0x02",
        "add bl, cl but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "uxtb w21, w5",
        "add w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "bic w20, w21, w20",
        "rmif x20, #7, #nzcV",
        "bfxil x5, x26, #0, #8"
      ]
    },
    "db 0x66, 0x03, 0xcb": {
      "ExpectedInstructionCount": 11,
      "Comment": [
        "0x03",
        "add bx, cx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxth w20, w7",
        "uxth w21, w5",
        "add w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "bic w20, w21, w20",
        "rmif x20, #15, #nzcV",
        "bfxil x5, x26, #0, #16"
      ]
    },
    "db 0x03, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x03",
        "add ebx, ecx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "adds w26, w5, w7",
        "eor w27, w5, w7",
        "mov x5, x26"
      ]
    },
    "db 0x48, 0x03, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x03",
        "add rbx, rcx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "adds x26, x5, x7",
        "eor x27, x5, x7",
        "mov x5, x26"
      ]
    },
    "add al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x04",
      "ExpectedArm64ASM": [
        "uxtb w27, w4",
        "add w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w26, w27",
        "rmif x20, #7, #nzcV",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "add ax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x05",
      "ExpectedArm64ASM": [
        "uxth w27, w4",
        "add w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w26, w27",
        "rmif x20, #15, #nzcV",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "add eax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x05",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "adds w26, w27, #0x1 (1)",
        "mov x4, x26"
      ]
    },
    "add rax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x05",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "adds x26, x27, #0x1 (1)",
        "mov x4, x26"
      ]
    },
    "add al, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x04",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "add w26, w20, #0xff (255)",
        "eor w27, w20, #0xff",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w20, w26",
        "rmif x20, #7, #nzcV",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "add ax, -1": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x05",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "uxth w21, w4",
        "add w26, w21, w20",
        "eor w27, w21, #0xffff",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w21, w26",
        "rmif x20, #15, #nzcV",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "add eax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x05",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "adds w26, w4, w20",
        "eor w27, w4, w20",
        "mov x4, x26"
      ]
    },
    "add rax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x05",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "adds x26, x4, x20",
        "eor x27, x4, x20",
        "mov x4, x26"
      ]
    },
    "or bl, bh": {
      "ExpectedInstructionCount": 4,
      "Comment": "",
      "ExpectedArm64ASM": [
        "lsr w20, w7, #8",
        "orr w26, w7, w20",
        "cmn wzr, w26, lsl #24",
        "bfxil x7, x26, #0, #8"
      ]
    },
    "or bl, cl": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x08",
      "ExpectedArm64ASM": [
        "orr w26, w7, w5",
        "cmn wzr, w26, lsl #24",
        "bfxil x7, x26, #0, #8"
      ]
    },
    "or bx, cx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x09",
      "ExpectedArm64ASM": [
        "orr w26, w7, w5",
        "cmn wzr, w26, lsl #16",
        "bfxil x7, x26, #0, #16"
      ]
    },
    "or ebx, ecx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x09",
      "ExpectedArm64ASM": [
        "orr w26, w7, w5",
        "tst w26, w26",
        "mov x7, x26"
      ]
    },
    "or rbx, rcx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x09",
      "ExpectedArm64ASM": [
        "orr x26, x7, x5",
        "tst x26, x26",
        "mov x7, x26"
      ]
    },
    "db 0x0A, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x0A",
        "or bl, cl but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "orr w26, w5, w7",
        "cmn wzr, w26, lsl #24",
        "bfxil x5, x26, #0, #8"
      ]
    },
    "db 0x66, 0x0B, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x0B",
        "or bx, cx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "orr w26, w5, w7",
        "cmn wzr, w26, lsl #16",
        "bfxil x5, x26, #0, #16"
      ]
    },
    "db 0x0B, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x0B",
        "or ebx, ecx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "orr w26, w5, w7",
        "tst w26, w26",
        "mov x5, x26"
      ]
    },
    "db 0x48, 0x0B, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x0B",
        "or rbx, rcx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "orr x26, x5, x7",
        "tst x26, x26",
        "mov x5, x26"
      ]
    },
    "or al, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x0C",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0x1",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "or ax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x0D",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0x1",
        "cmn wzr, w26, lsl #16",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "or eax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x0D",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0x1",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "or rax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x0D",
      "ExpectedArm64ASM": [
        "orr x26, x4, #0x1",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "or al, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x0C",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0xff",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "or ax, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x0D",
      "ExpectedArm64ASM": [
        "orr w26, w4, #0xffff",
        "cmn wzr, w26, lsl #16",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "or eax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x0D",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "orr w26, w4, w20",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "or rax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x0D",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "orr x26, x4, x20",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "adc bl, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "0x10",
      "ExpectedArm64ASM": [
        "uxtb w20, w5",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxtb w23, w7",
        "add w22, w23, w22",
        "bfxil x7, x22, #0, #8",
        "uxtb w26, w22",
        "eor w27, w23, w20",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "cmp w26, w20",
        "cset x24, lo",
        "cmp w26, w20",
        "cset x25, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x25, x24, eq",
        "orr w21, w22, w21, lsl #29",
        "eor w20, w23, w20",
        "eor w22, w26, w23",
        "bic w20, w22, w20",
        "msr nzcv, x21",
        "rmif x20, #7, #nzcV"
      ]
    },
    "adc bx, cx": {
      "ExpectedInstructionCount": 22,
      "Comment": "0x11",
      "ExpectedArm64ASM": [
        "uxth w20, w5",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxth w23, w7",
        "add w22, w23, w22",
        "bfxil x7, x22, #0, #16",
        "uxth w26, w22",
        "eor w27, w23, w20",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "cmp w26, w20",
        "cset x24, lo",
        "cmp w26, w20",
        "cset x25, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x25, x24, eq",
        "orr w21, w22, w21, lsl #29",
        "eor w20, w23, w20",
        "eor w22, w26, w23",
        "bic w20, w22, w20",
        "msr nzcv, x21",
        "rmif x20, #15, #nzcV"
      ]
    },
    "adc ebx, ecx": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x11",
      "ExpectedArm64ASM": [
        "mov w20, w5",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w22, w7",
        "add w7, w22, w21",
        "eor w27, w22, w20",
        "mov x26, x7",
        "adcs wzr, w22, w20"
      ]
    },
    "adc rbx, rcx": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x11",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "add x20, x5, x20",
        "mov x21, x7",
        "add x7, x21, x20",
        "eor x27, x21, x5",
        "mov x26, x7",
        "adcs xzr, x21, x5"
      ]
    },
    "db 0x12, 0xcb": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "0x12",
        "adc bl, cl but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxtb w23, w5",
        "add w22, w23, w22",
        "bfxil x5, x22, #0, #8",
        "uxtb w26, w22",
        "eor w27, w23, w20",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "cmp w26, w20",
        "cset x24, lo",
        "cmp w26, w20",
        "cset x25, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x25, x24, eq",
        "orr w21, w22, w21, lsl #29",
        "eor w20, w23, w20",
        "eor w22, w26, w23",
        "bic w20, w22, w20",
        "msr nzcv, x21",
        "rmif x20, #7, #nzcV"
      ]
    },
    "db 0x66, 0x13, 0xcb": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "0x13",
        "adc bx, cx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxth w20, w7",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxth w23, w5",
        "add w22, w23, w22",
        "bfxil x5, x22, #0, #16",
        "uxth w26, w22",
        "eor w27, w23, w20",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "cmp w26, w20",
        "cset x24, lo",
        "cmp w26, w20",
        "cset x25, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x25, x24, eq",
        "orr w21, w22, w21, lsl #29",
        "eor w20, w23, w20",
        "eor w22, w26, w23",
        "bic w20, w22, w20",
        "msr nzcv, x21",
        "rmif x20, #15, #nzcV"
      ]
    },
    "db 0x13, 0xcb": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "0x13",
        "adc ebx, ecx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "mov w20, w7",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w22, w5",
        "add w5, w22, w21",
        "eor w27, w22, w20",
        "mov x26, x5",
        "adcs wzr, w22, w20"
      ]
    },
    "db 0x48, 0x13, 0xcb": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "0x13",
        "adc rbx, rcx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "add x20, x7, x20",
        "mov x21, x5",
        "add x5, x21, x20",
        "eor x27, x21, x7",
        "mov x26, x5",
        "adcs xzr, x21, x7"
      ]
    },
    "adc al, 1": {
      "ExpectedInstructionCount": 19,
      "Comment": "0x14",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxtb w27, w4",
        "add w20, w27, w20",
        "bfxil x4, x20, #0, #8",
        "uxtb w26, w20",
        "cmn wzr, w26, lsl #24",
        "mrs x20, nzcv",
        "cmp w26, #0x1 (1)",
        "cset x22, lo",
        "cmp w26, #0x1 (1)",
        "cset x23, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x23, x22, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w26, w27",
        "msr nzcv, x20",
        "rmif x21, #7, #nzcV"
      ]
    },
    "adc ax, 1": {
      "ExpectedInstructionCount": 19,
      "Comment": "0x15",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxth w27, w4",
        "add w20, w27, w20",
        "bfxil x4, x20, #0, #16",
        "uxth w26, w20",
        "cmn wzr, w26, lsl #16",
        "mrs x20, nzcv",
        "cmp w26, #0x1 (1)",
        "cset x22, lo",
        "cmp w26, #0x1 (1)",
        "cset x23, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x23, x22, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w26, w27",
        "msr nzcv, x20",
        "rmif x21, #15, #nzcV"
      ]
    },
    "adc eax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x15",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w27, w4",
        "add w4, w27, w21",
        "mov x26, x4",
        "adcs wzr, w27, w20"
      ]
    },
    "adc rax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x15",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x27, x4",
        "add x4, x27, x21",
        "mov x26, x4",
        "adcs xzr, x27, x20"
      ]
    },
    "adc al, -1": {
      "ExpectedInstructionCount": 20,
      "Comment": "0x14",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxtb w22, w4",
        "add w20, w22, w20",
        "bfxil x4, x20, #0, #8",
        "uxtb w26, w20",
        "eor w27, w22, #0xff",
        "cmn wzr, w26, lsl #24",
        "mrs x20, nzcv",
        "cmp w26, #0xff (255)",
        "cset x23, lo",
        "cmp w26, #0xff (255)",
        "cset x24, ls",
        "cmp x21, #0x1 (1)",
        "csel x21, x24, x23, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w22, w26",
        "msr nzcv, x20",
        "rmif x21, #7, #nzcV"
      ]
    },
    "adc ax, -1": {
      "ExpectedInstructionCount": 20,
      "Comment": "0x15",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxth w23, w4",
        "add w22, w23, w22",
        "bfxil x4, x22, #0, #16",
        "uxth w26, w22",
        "eor w27, w23, #0xffff",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "cmp w26, w20",
        "cset x24, lo",
        "cmp w26, w20",
        "cset x20, ls",
        "cmp x21, #0x1 (1)",
        "csel x20, x20, x24, eq",
        "orr w20, w22, w20, lsl #29",
        "bic w21, w23, w26",
        "msr nzcv, x20",
        "rmif x21, #15, #nzcV"
      ]
    },
    "adc eax, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x15",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w22, w4",
        "add w4, w22, w21",
        "eor w27, w22, w20",
        "mov x26, x4",
        "adcs wzr, w22, w20"
      ]
    },
    "adc rax, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x15",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x22, x4",
        "add x4, x22, x21",
        "eor x27, x22, x20",
        "mov x26, x4",
        "adcs xzr, x22, x20"
      ]
    },
    "sbb bl, cl": {
      "ExpectedInstructionCount": 22,
      "Comment": "0x18",
      "ExpectedArm64ASM": [
        "uxtb w20, w5",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxtb w23, w7",
        "sub w22, w23, w22",
        "bfxil x7, x22, #0, #8",
        "uxtb w26, w22",
        "eor w27, w23, w20",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "cmp w26, w23",
        "cset x24, hi",
        "cmp w26, w23",
        "cset x25, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x25, x24, eq",
        "orr w21, w22, w21, lsl #29",
        "eor w20, w23, w20",
        "eor w22, w26, w23",
        "and w20, w22, w20",
        "msr nzcv, x21",
        "rmif x20, #7, #nzcV"
      ]
    },
    "sbb bx, cx": {
      "ExpectedInstructionCount": 22,
      "Comment": "0x19",
      "ExpectedArm64ASM": [
        "uxth w20, w5",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxth w23, w7",
        "sub w22, w23, w22",
        "bfxil x7, x22, #0, #16",
        "uxth w26, w22",
        "eor w27, w23, w20",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "cmp w26, w23",
        "cset x24, hi",
        "cmp w26, w23",
        "cset x25, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x25, x24, eq",
        "orr w21, w22, w21, lsl #29",
        "eor w20, w23, w20",
        "eor w22, w26, w23",
        "and w20, w22, w20",
        "msr nzcv, x21",
        "rmif x20, #15, #nzcV"
      ]
    },
    "sbb ebx, ecx": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x19",
      "ExpectedArm64ASM": [
        "mov w20, w5",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w22, w7",
        "sub w7, w22, w21",
        "eor w27, w22, w20",
        "mov x26, x7",
        "cfinv",
        "sbcs wzr, w22, w20",
        "cfinv"
      ]
    },
    "sbb rbx, rcx": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x19",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "add x20, x5, x20",
        "mov x21, x7",
        "sub x7, x21, x20",
        "eor x27, x21, x5",
        "mov x26, x7",
        "cfinv",
        "sbcs xzr, x21, x5",
        "cfinv"
      ]
    },
    "db 0x1A, 0xcb": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "0x1A",
        "sbb bl, cl but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxtb w23, w5",
        "sub w22, w23, w22",
        "bfxil x5, x22, #0, #8",
        "uxtb w26, w22",
        "eor w27, w23, w20",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "cmp w26, w23",
        "cset x24, hi",
        "cmp w26, w23",
        "cset x25, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x25, x24, eq",
        "orr w21, w22, w21, lsl #29",
        "eor w20, w23, w20",
        "eor w22, w26, w23",
        "and w20, w22, w20",
        "msr nzcv, x21",
        "rmif x20, #7, #nzcV"
      ]
    },
    "db 0x66, 0x1B, 0xcb": {
      "ExpectedInstructionCount": 22,
      "Comment": [
        "0x1B",
        "sbb bx, cx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxth w20, w7",
        "cset w21, hs",
        "add w22, w20, w21",
        "uxth w23, w5",
        "sub w22, w23, w22",
        "bfxil x5, x22, #0, #16",
        "uxth w26, w22",
        "eor w27, w23, w20",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "cmp w26, w23",
        "cset x24, hi",
        "cmp w26, w23",
        "cset x25, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x25, x24, eq",
        "orr w21, w22, w21, lsl #29",
        "eor w20, w23, w20",
        "eor w22, w26, w23",
        "and w20, w22, w20",
        "msr nzcv, x21",
        "rmif x20, #15, #nzcV"
      ]
    },
    "db 0x1B, 0xcb": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "0x1B",
        "sbb ebx, ecx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "mov w20, w7",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w22, w5",
        "sub w5, w22, w21",
        "eor w27, w22, w20",
        "mov x26, x5",
        "cfinv",
        "sbcs wzr, w22, w20",
        "cfinv"
      ]
    },
    "db 0x48, 0x1B, 0xcb": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "0x1B",
        "sbb rbx, rcx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "add x20, x7, x20",
        "mov x21, x5",
        "sub x5, x21, x20",
        "eor x27, x21, x7",
        "mov x26, x5",
        "cfinv",
        "sbcs xzr, x21, x7",
        "cfinv"
      ]
    },
    "sbb al, 1": {
      "ExpectedInstructionCount": 19,
      "Comment": "0x1C",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxtb w27, w4",
        "sub w20, w27, w20",
        "bfxil x4, x20, #0, #8",
        "uxtb w26, w20",
        "cmn wzr, w26, lsl #24",
        "mrs x20, nzcv",
        "cmp w26, w27",
        "cset x22, hi",
        "cmp w26, w27",
        "cset x23, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x23, x22, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w27, w26",
        "msr nzcv, x20",
        "rmif x21, #7, #nzcV"
      ]
    },
    "sbb ax, 1": {
      "ExpectedInstructionCount": 19,
      "Comment": "0x1D",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxth w27, w4",
        "sub w20, w27, w20",
        "bfxil x4, x20, #0, #16",
        "uxth w26, w20",
        "cmn wzr, w26, lsl #16",
        "mrs x20, nzcv",
        "cmp w26, w27",
        "cset x22, hi",
        "cmp w26, w27",
        "cset x23, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x23, x22, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w27, w26",
        "msr nzcv, x20",
        "rmif x21, #15, #nzcV"
      ]
    },
    "sbb eax, 1": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x1D",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w27, w4",
        "sub w4, w27, w21",
        "mov x26, x4",
        "cfinv",
        "sbcs wzr, w27, w20",
        "cfinv"
      ]
    },
    "sbb rax, 1": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x1D",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x27, x4",
        "sub x4, x27, x21",
        "mov x26, x4",
        "cfinv",
        "sbcs xzr, x27, x20",
        "cfinv"
      ]
    },
    "sbb al, -1": {
      "ExpectedInstructionCount": 20,
      "Comment": "0x1C",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxtb w22, w4",
        "sub w20, w22, w20",
        "bfxil x4, x20, #0, #8",
        "uxtb w26, w20",
        "eor w27, w22, #0xff",
        "cmn wzr, w26, lsl #24",
        "mrs x20, nzcv",
        "cmp w26, w22",
        "cset x23, hi",
        "cmp w26, w22",
        "cset x24, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x24, x23, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w26, w22",
        "msr nzcv, x20",
        "rmif x21, #7, #nzcV"
      ]
    },
    "sbb ax, -1": {
      "ExpectedInstructionCount": 20,
      "Comment": "0x1D",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "cset w21, hs",
        "add w20, w20, w21",
        "uxth w22, w4",
        "sub w20, w22, w20",
        "bfxil x4, x20, #0, #16",
        "uxth w26, w20",
        "eor w27, w22, #0xffff",
        "cmn wzr, w26, lsl #16",
        "mrs x20, nzcv",
        "cmp w26, w22",
        "cset x23, hi",
        "cmp w26, w22",
        "cset x24, hs",
        "cmp x21, #0x1 (1)",
        "csel x21, x24, x23, eq",
        "orr w20, w20, w21, lsl #29",
        "bic w21, w26, w22",
        "msr nzcv, x20",
        "rmif x21, #15, #nzcV"
      ]
    },
    "sbb eax, -1": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x1D",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "cset w21, hs",
        "add w21, w20, w21",
        "mov w22, w4",
        "sub w4, w22, w21",
        "eor w27, w22, w20",
        "mov x26, x4",
        "cfinv",
        "sbcs wzr, w22, w20",
        "cfinv"
      ]
    },
    "sbb rax, -1": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x1D",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "cset w21, hs",
        "add x21, x20, x21",
        "mov x22, x4",
        "sub x4, x22, x21",
        "eor x27, x22, x20",
        "mov x26, x4",
        "cfinv",
        "sbcs xzr, x22, x20",
        "cfinv"
      ]
    },
    "and bl, cl": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x20",
      "ExpectedArm64ASM": [
        "and w26, w7, w5",
        "cmn wzr, w26, lsl #24",
        "bfxil x7, x26, #0, #8"
      ]
    },
    "and bx, cx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x21",
      "ExpectedArm64ASM": [
        "and w26, w7, w5",
        "cmn wzr, w26, lsl #16",
        "bfxil x7, x26, #0, #16"
      ]
    },
    "and ebx, ecx": {
      "ExpectedInstructionCount": 2,
      "Comment": "0x21",
      "ExpectedArm64ASM": [
        "ands w26, w7, w5",
        "mov x7, x26"
      ]
    },
    "and rbx, rcx": {
      "ExpectedInstructionCount": 2,
      "Comment": "0x21",
      "ExpectedArm64ASM": [
        "ands x26, x7, x5",
        "mov x7, x26"
      ]
    },
    "db 0x22, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x22",
        "and bl, cl but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "and w26, w5, w7",
        "cmn wzr, w26, lsl #24",
        "bfxil x5, x26, #0, #8"
      ]
    },
    "db 0x66, 0x23, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x23",
        "and bx, cx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "and w26, w5, w7",
        "cmn wzr, w26, lsl #16",
        "bfxil x5, x26, #0, #16"
      ]
    },
    "db 0x23, 0xcb": {
      "ExpectedInstructionCount": 2,
      "Comment": [
        "0x23",
        "and ebx, ecx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "ands w26, w5, w7",
        "mov x5, x26"
      ]
    },
    "db 0x48, 0x23, 0xcb": {
      "ExpectedInstructionCount": 2,
      "Comment": [
        "0x23",
        "and rbx, rcx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "ands x26, x5, x7",
        "mov x5, x26"
      ]
    },
    "and al, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x24",
      "ExpectedArm64ASM": [
        "and w26, w4, #0x1",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "and ax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x25",
      "ExpectedArm64ASM": [
        "and w26, w4, #0x1",
        "cmn wzr, w26, lsl #16",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "and eax, 1": {
      "ExpectedInstructionCount": 2,
      "Comment": "0x25",
      "ExpectedArm64ASM": [
        "ands w26, w4, #0x1",
        "mov x4, x26"
      ]
    },
    "and rax, 1": {
      "ExpectedInstructionCount": 2,
      "Comment": "0x25",
      "ExpectedArm64ASM": [
        "ands x26, x4, #0x1",
        "mov x4, x26"
      ]
    },
    "and al, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x24",
      "ExpectedArm64ASM": [
        "and w26, w4, #0xff",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "and ax, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x25",
      "ExpectedArm64ASM": [
        "and w26, w4, #0xffff",
        "cmn wzr, w26, lsl #16",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "and eax, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x25",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "ands w26, w4, w20",
        "mov x4, x26"
      ]
    },
    "and rax, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x25",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "ands x26, x4, x20",
        "mov x4, x26"
      ]
    },
    "sub bl, cl": {
      "ExpectedInstructionCount": 11,
      "Comment": "0x28",
      "ExpectedArm64ASM": [
        "uxtb w20, w5",
        "uxtb w21, w7",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #7, #nzcV",
        "bfxil x7, x26, #0, #8"
      ]
    },
    "sub bx, cx": {
      "ExpectedInstructionCount": 11,
      "Comment": "0x29",
      "ExpectedArm64ASM": [
        "uxth w20, w5",
        "uxth w21, w7",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #15, #nzcV",
        "bfxil x7, x26, #0, #16"
      ]
    },
    "sub ebx, ecx": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x29",
      "ExpectedArm64ASM": [
        "subs w26, w7, w5",
        "eor w27, w7, w5",
        "cfinv",
        "mov x7, x26"
      ]
    },
    "sub rbx, rcx": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x29",
      "ExpectedArm64ASM": [
        "subs x26, x7, x5",
        "eor x27, x7, x5",
        "cfinv",
        "mov x7, x26"
      ]
    },
    "db 0x2A, 0xcb": {
      "ExpectedInstructionCount": 11,
      "Comment": [
        "0x2A",
        "sub bl, cl but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "uxtb w21, w5",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #7, #nzcV",
        "bfxil x5, x26, #0, #8"
      ]
    },
    "db 0x66, 0x2B, 0xcb": {
      "ExpectedInstructionCount": 11,
      "Comment": [
        "0x2B",
        "sub bx, cx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxth w20, w7",
        "uxth w21, w5",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #15, #nzcV",
        "bfxil x5, x26, #0, #16"
      ]
    },
    "db 0x2B, 0xcb": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x2B",
        "sub ebx, ecx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "subs w26, w5, w7",
        "eor w27, w5, w7",
        "cfinv",
        "mov x5, x26"
      ]
    },
    "db 0x48, 0x2B, 0xcb": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x2B",
        "sub rbx, rcx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "subs x26, x5, x7",
        "eor x27, x5, x7",
        "cfinv",
        "mov x5, x26"
      ]
    },
    "sub al, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x2C",
      "ExpectedArm64ASM": [
        "uxtb w27, w4",
        "sub w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w27, w26",
        "rmif x20, #7, #nzcV",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "sub ax, 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x2D",
      "ExpectedArm64ASM": [
        "uxth w27, w4",
        "sub w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w27, w26",
        "rmif x20, #15, #nzcV",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "sub eax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x2D",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs w26, w27, #0x1 (1)",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "sub rax, 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x2D",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs x26, x27, #0x1 (1)",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "sub al, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x2C",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "sub w26, w20, #0xff (255)",
        "eor w27, w20, #0xff",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w26, w20",
        "rmif x20, #7, #nzcV",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "sub ax, -1": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x2D",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "uxth w21, w4",
        "sub w26, w21, w20",
        "eor w27, w21, #0xffff",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w26, w21",
        "rmif x20, #15, #nzcV",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "sub eax, -1": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x2D",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "subs w26, w4, w20",
        "eor w27, w4, w20",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "sub rax, -1": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x2D",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "subs x26, x4, x20",
        "eor x27, x4, x20",
        "cfinv",
        "mov x4, x26"
      ]
    },
    "xor bl, cl": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x30",
      "ExpectedArm64ASM": [
        "eor w26, w7, w5",
        "cmn wzr, w26, lsl #24",
        "bfxil x7, x26, #0, #8"
      ]
    },
    "xor bx, cx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x31",
      "ExpectedArm64ASM": [
        "eor w26, w7, w5",
        "cmn wzr, w26, lsl #16",
        "bfxil x7, x26, #0, #16"
      ]
    },
    "xor ebx, ecx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x31",
      "ExpectedArm64ASM": [
        "eor w26, w7, w5",
        "tst w26, w26",
        "mov x7, x26"
      ]
    },
    "xor rbx, rcx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x31",
      "ExpectedArm64ASM": [
        "eor x26, x7, x5",
        "tst x26, x26",
        "mov x7, x26"
      ]
    },
    "db 0x32, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x32",
        "xor bl, cl but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "eor w26, w5, w7",
        "cmn wzr, w26, lsl #24",
        "bfxil x5, x26, #0, #8"
      ]
    },
    "db 0x66, 0x33, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x33",
        "xor bx, cx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "eor w26, w5, w7",
        "cmn wzr, w26, lsl #16",
        "bfxil x5, x26, #0, #16"
      ]
    },
    "db 0x33, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x33",
        "xor ebx, ecx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "eor w26, w5, w7",
        "tst w26, w26",
        "mov x5, x26"
      ]
    },
    "db 0x48, 0x33, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x33",
        "xor rbx, rcx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "eor x26, x5, x7",
        "tst x26, x26",
        "mov x5, x26"
      ]
    },
    "xor al, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x34",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0x1",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "xor ax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x35",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0x1",
        "cmn wzr, w26, lsl #16",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "xor eax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x35",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0x1",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "xor rax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x35",
      "ExpectedArm64ASM": [
        "eor x26, x4, #0x1",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "cmp bl, cl": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x38",
      "ExpectedArm64ASM": [
        "uxtb w20, w5",
        "uxtb w21, w7",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #7, #nzcV"
      ]
    },
    "xor al, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x34",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0xff",
        "cmn wzr, w26, lsl #24",
        "bfxil x4, x26, #0, #8"
      ]
    },
    "xor ax, -1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x35",
      "ExpectedArm64ASM": [
        "eor w26, w4, #0xffff",
        "cmn wzr, w26, lsl #16",
        "bfxil x4, x26, #0, #16"
      ]
    },
    "xor eax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x35",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "eor w26, w4, w20",
        "tst w26, w26",
        "mov x4, x26"
      ]
    },
    "xor rax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x35",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "eor x26, x4, x20",
        "tst x26, x26",
        "mov x4, x26"
      ]
    },
    "cmp bx, cx": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x39",
      "ExpectedArm64ASM": [
        "uxth w20, w5",
        "uxth w21, w7",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #15, #nzcV"
      ]
    },
    "cmp ebx, ecx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x39",
      "ExpectedArm64ASM": [
        "subs w26, w7, w5",
        "eor w27, w7, w5",
        "cfinv"
      ]
    },
    "cmp rbx, rcx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x39",
      "ExpectedArm64ASM": [
        "subs x26, x7, x5",
        "eor x27, x7, x5",
        "cfinv"
      ]
    },
    "db 0x3A, 0xcb": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "0x3A",
        "cmp bl, cl but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxtb w20, w7",
        "uxtb w21, w5",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #7, #nzcV"
      ]
    },
    "db 0x66, 0x3B, 0xcb": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "0x3B",
        "cmp bx, cx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "uxth w20, w7",
        "uxth w21, w5",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #15, #nzcV"
      ]
    },
    "db 0x3B, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x3B",
        "cmp ebx, ecx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "subs w26, w5, w7",
        "eor w27, w5, w7",
        "cfinv"
      ]
    },
    "db 0x48, 0x3B, 0xcb": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x3B",
        "cmp rbx, rcx but modrm.rm as source"
      ],
      "ExpectedArm64ASM": [
        "subs x26, x5, x7",
        "eor x27, x5, x7",
        "cfinv"
      ]
    },
    "cmp al, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x3C",
      "ExpectedArm64ASM": [
        "uxtb w27, w4",
        "sub w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w27, w26",
        "rmif x20, #7, #nzcV"
      ]
    },
    "cmp ax, 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x3D",
      "ExpectedArm64ASM": [
        "uxth w27, w4",
        "sub w26, w27, #0x1 (1)",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w27, w26",
        "rmif x20, #15, #nzcV"
      ]
    },
    "cmp eax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x3D",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs w26, w27, #0x1 (1)",
        "cfinv"
      ]
    },
    "cmp rax, 1": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x3D",
      "ExpectedArm64ASM": [
        "mov x27, x4",
        "subs x26, x27, #0x1 (1)",
        "cfinv"
      ]
    },
    "cmp al, -1": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x3C",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "sub w26, w20, #0xff (255)",
        "eor w27, w20, #0xff",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "bic w20, w26, w20",
        "rmif x20, #7, #nzcV"
      ]
    },
    "cmp ax, -1": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x3D",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "uxth w21, w4",
        "sub w26, w21, w20",
        "eor w27, w21, #0xffff",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "bic w20, w26, w21",
        "rmif x20, #15, #nzcV"
      ]
    },
    "cmp eax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x3D",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "subs w26, w4, w20",
        "eor w27, w4, w20",
        "cfinv"
      ]
    },
    "cmp rax, -1": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x3D",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "subs x26, x4, x20",
        "eor x27, x4, x20",
        "cfinv"
      ]
    },
    "imul ax, bx, 257": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x69",
      "ExpectedArm64ASM": [
        "sxth x20, w7",
        "mov w21, #0x101",
        "mul x20, x20, x21",
        "sbfx x21, x20, #16, #16",
        "bfxil x4, x20, #0, #16",
        "sbfx x20, x20, #15, #1",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul eax, ebx, 257": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x69",
      "ExpectedArm64ASM": [
        "mov w20, #0x101",
        "mul x21, x7, x20",
        "asr x21, x21, #32",
        "mul w4, w7, w20",
        "sbfx x20, x4, #31, #1",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul rax, rbx, 257": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x69",
      "ExpectedArm64ASM": [
        "mov w20, #0x101",
        "smulh x21, x7, x20",
        "mul x4, x7, x20",
        "asr x20, x4, #63",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul ax, bx, 3": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x6b",
      "ExpectedArm64ASM": [
        "sxth x20, w7",
        "mov w21, #0x3",
        "mul x20, x20, x21",
        "sbfx x21, x20, #16, #16",
        "bfxil x4, x20, #0, #16",
        "sbfx x20, x20, #15, #1",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul eax, ebx, 3": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x6b",
      "ExpectedArm64ASM": [
        "mov w20, #0x3",
        "mul x21, x7, x20",
        "asr x21, x21, #32",
        "mul w4, w7, w20",
        "sbfx x20, x4, #31, #1",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "imul rax, rbx, 3": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x6b",
      "ExpectedArm64ASM": [
        "mov w20, #0x3",
        "smulh x21, x7, x20",
        "mul x4, x7, x20",
        "asr x20, x4, #63",
        "cmp x21, x20",
        "ccmn xzr, #0, #nzCV, eq"
      ]
    },
    "test al, bl": {
      "ExpectedInstructionCount": 2,
      "Comment": "0x84",
      "ExpectedArm64ASM": [
        "and w26, w4, w7",
        "cmn wzr, w26, lsl #24"
      ]
    },
    "test ax, bx": {
      "ExpectedInstructionCount": 2,
      "Comment": "0x84",
      "ExpectedArm64ASM": [
        "and w26, w4, w7",
        "cmn wzr, w26, lsl #16"
      ]
    },
    "test eax, ebx": {
      "ExpectedInstructionCount": 1,
      "Comment": "0x84",
      "ExpectedArm64ASM": [
        "ands w26, w4, w7"
      ]
    },
    "test rax, rbx": {
      "ExpectedInstructionCount": 1,
      "Comment": "0x84",
      "ExpectedArm64ASM": [
        "ands x26, x4, x7"
      ]
    },
    "pushf": {
      "ExpectedInstructionCount": 38,
      "Comment": "0x9c",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "eor w21, w27, w26",
        "ubfx w21, w21, #4, #1",
        "orr x20, x20, x21, lsl #4",
        "ldrb w21, [x28, #712]",
        "orr x20, x20, x21, lsl #8",
        "ldrb w21, [x28, #713]",
        "orr x20, x20, x21, lsl #9",
        "ldrb w21, [x28, #714]",
        "orr x20, x20, x21, lsl #10",
        "cset w21, vs",
        "orr x20, x20, x21, lsl #11",
        "ldrb w21, [x28, #716]",
        "orr x20, x20, x21, lsl #12",
        "ldrb w21, [x28, #718]",
        "orr x20, x20, x21, lsl #14",
        "ldrb w21, [x28, #720]",
        "orr x20, x20, x21, lsl #16",
        "ldrb w21, [x28, #721]",
        "orr x20, x20, x21, lsl #17",
        "ldrb w21, [x28, #722]",
        "orr x20, x20, x21, lsl #18",
        "ldrb w21, [x28, #723]",
        "orr x20, x20, x21, lsl #19",
        "ldrb w21, [x28, #724]",
        "orr x20, x20, x21, lsl #20",
        "ldrb w21, [x28, #725]",
        "orr x20, x20, x21, lsl #21",
        "fmov s2, w26",
        "cnt v2.16b, v2.16b",
        "umov w21, v2.b[0]",
        "orr x21, x21, #0xfffffffffffffffe",
        "orn x20, x20, x21, ror #62",
        "mrs x21, nzcv",
        "and x21, x21, #0xc0000000",
        "orr x20, x20, x21, lsr #24",
        "orr x20, x20, #0x2",
        "str x20, [x8, #-8]!"
      ]
    },
    "pushfq": {
      "ExpectedInstructionCount": 38,
      "Comment": "0x9c",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "eor w21, w27, w26",
        "ubfx w21, w21, #4, #1",
        "orr x20, x20, x21, lsl #4",
        "ldrb w21, [x28, #712]",
        "orr x20, x20, x21, lsl #8",
        "ldrb w21, [x28, #713]",
        "orr x20, x20, x21, lsl #9",
        "ldrb w21, [x28, #714]",
        "orr x20, x20, x21, lsl #10",
        "cset w21, vs",
        "orr x20, x20, x21, lsl #11",
        "ldrb w21, [x28, #716]",
        "orr x20, x20, x21, lsl #12",
        "ldrb w21, [x28, #718]",
        "orr x20, x20, x21, lsl #14",
        "ldrb w21, [x28, #720]",
        "orr x20, x20, x21, lsl #16",
        "ldrb w21, [x28, #721]",
        "orr x20, x20, x21, lsl #17",
        "ldrb w21, [x28, #722]",
        "orr x20, x20, x21, lsl #18",
        "ldrb w21, [x28, #723]",
        "orr x20, x20, x21, lsl #19",
        "ldrb w21, [x28, #724]",
        "orr x20, x20, x21, lsl #20",
        "ldrb w21, [x28, #725]",
        "orr x20, x20, x21, lsl #21",
        "fmov s2, w26",
        "cnt v2.16b, v2.16b",
        "umov w21, v2.b[0]",
        "orr x21, x21, #0xfffffffffffffffe",
        "orn x20, x20, x21, ror #62",
        "mrs x21, nzcv",
        "and x21, x21, #0xc0000000",
        "orr x20, x20, x21, lsr #24",
        "orr x20, x20, #0x2",
        "str x20, [x8, #-8]!"
      ]
    },
    "popf": {
      "ExpectedInstructionCount": 32,
      "Comment": "0x9d",
      "ExpectedArm64ASM": [
        "ldr x20, [x8]",
        "add x8, x8, #0x8 (8)",
        "mov w21, #0x202",
        "orr x27, x20, x21",
        "rmif x27, #63, #nzCv",
        "ubfx w20, w27, #2, #1",
        "eor w26, w20, #0x1",
        "rmif x27, #4, #nZcv",
        "rmif x27, #4, #Nzcv",
        "ubfx w20, w27, #8, #1",
        "strb w20, [x28, #712]",
        "ubfx w20, w27, #9, #1",
        "strb w20, [x28, #713]",
        "ubfx w20, w27, #10, #1",
        "strb w20, [x28, #714]",
        "rmif x27, #11, #nzcV",
        "ubfx w20, w27, #12, #1",
        "strb w20, [x28, #716]",
        "ubfx w20, w27, #14, #1",
        "strb w20, [x28, #718]",
        "ubfx w20, w27, #16, #1",
        "strb w20, [x28, #720]",
        "ubfx w20, w27, #17, #1",
        "strb w20, [x28, #721]",
        "ubfx w20, w27, #18, #1",
        "strb w20, [x28, #722]",
        "ubfx w20, w27, #19, #1",
        "strb w20, [x28, #723]",
        "ubfx w20, w27, #20, #1",
        "strb w20, [x28, #724]",
        "ubfx w20, w27, #21, #1",
        "strb w20, [x28, #725]"
      ]
    },
    "sahf": {
      "ExpectedInstructionCount": 9,
      "Comment": "0x9e",
      "ExpectedArm64ASM": [
        "ubfx w20, w4, #8, #8",
        "mov w21, #0x28",
        "bic x20, x20, x21",
        "orr x27, x20, #0x2",
        "rmif x27, #63, #nzCv",
        "ubfx w20, w27, #2, #1",
        "eor w26, w20, #0x1",
        "rmif x27, #4, #nZcv",
        "rmif x27, #4, #Nzcv"
      ]
    },
    "lahf": {
      "ExpectedInstructionCount": 14,
      "Comment": "0x9f",
      "ExpectedArm64ASM": [
        "cset w20, hs",
        "eor w21, w27, w26",
        "ubfx w21, w21, #4, #1",
        "orr x20, x20, x21, lsl #4",
        "fmov s2, w26",
        "cnt v2.16b, v2.16b",
        "umov w21, v2.b[0]",
        "orr x21, x21, #0xfffffffffffffffe",
        "orn x20, x20, x21, ror #62",
        "mrs x21, nzcv",
        "and x21, x21, #0xc0000000",
        "orr x20, x20, x21, lsr #24",
        "orr x20, x20, #0x2",
        "bfi x4, x20, #8, #8"
      ]
    },
    "cmpsb": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "0xa6"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x11]",
        "ldrb w21, [x10]",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #7, #nzcV",
        "ldrb w20, [x28, #714]",
        "mov w21, #0x1",
        "sub x20, x21, x20, lsl #1",
        "add x11, x11, x20",
        "add x10, x10, x20"
      ]
    },
    "cmpsw": {
      "ExpectedInstructionCount": 15,
      "Comment": [
        "0xa7"
      ],
      "ExpectedArm64ASM": [
        "ldrh w20, [x11]",
        "ldrh w21, [x10]",
        "sub w26, w21, w20",
        "eor w27, w21, w20",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w20, w21, w20",
        "eor w21, w26, w21",
        "and w20, w21, w20",
        "rmif x20, #15, #nzcV",
        "ldrb w20, [x28, #714]",
        "mov w21, #0x2",
        "sub x20, x21, x20, lsl #2",
        "add x11, x11, x20",
        "add x10, x10, x20"
      ]
    },
    "cmpsd": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "0xa7"
      ],
      "ExpectedArm64ASM": [
        "ldr w20, [x11]",
        "ldr w21, [x10]",
        "subs w26, w21, w20",
        "eor w27, w21, w20",
        "cfinv",
        "ldrb w20, [x28, #714]",
        "mov w21, #0x4",
        "sub x20, x21, x20, lsl #3",
        "add x11, x11, x20",
        "add x10, x10, x20"
      ]
    },
    "cmpsq": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "0xa7"
      ],
      "ExpectedArm64ASM": [
        "ldr x20, [x11]",
        "ldr x21, [x10]",
        "subs x26, x21, x20",
        "eor x27, x21, x20",
        "cfinv",
        "ldrb w20, [x28, #714]",
        "mov w21, #0x8",
        "sub x20, x21, x20, lsl #4",
        "add x11, x11, x20",
        "add x10, x10, x20"
      ]
    },
    "repz cmpsb": {
      "ExpectedInstructionCount": 19,
      "Comment": "0xa6",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x1",
        "sub x20, x21, x20, lsl #1",
        "cbz x5, #+0x40",
        "ldrb w21, [x11]",
        "ldrb w22, [x10]",
        "sub w26, w22, w21",
        "eor w27, w22, w21",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w21, w22, w21",
        "eor w22, w26, w22",
        "and w21, w22, w21",
        "rmif x21, #7, #nzcV",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "add x10, x10, x20",
        "cset w21, eq",
        "cbnz w21, #-0x3c"
      ]
    },
    "repz cmpsw": {
      "ExpectedInstructionCount": 19,
      "Comment": "0xa7",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x2",
        "sub x20, x21, x20, lsl #2",
        "cbz x5, #+0x40",
        "ldrh w21, [x11]",
        "ldrh w22, [x10]",
        "sub w26, w22, w21",
        "eor w27, w22, w21",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w21, w22, w21",
        "eor w22, w26, w22",
        "and w21, w22, w21",
        "rmif x21, #15, #nzcV",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "add x10, x10, x20",
        "cset w21, eq",
        "cbnz w21, #-0x3c"
      ]
    },
    "repz cmpsd": {
      "ExpectedInstructionCount": 14,
      "Comment": "0xa7",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x4",
        "sub x20, x21, x20, lsl #3",
        "cbz x5, #+0x2c",
        "ldr w21, [x11]",
        "ldr w22, [x10]",
        "subs w26, w22, w21",
        "eor w27, w22, w21",
        "cfinv",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "add x10, x10, x20",
        "cset w21, eq",
        "cbnz w21, #-0x28"
      ]
    },
    "repz cmpsq": {
      "ExpectedInstructionCount": 14,
      "Comment": "0xa7",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x8",
        "sub x20, x21, x20, lsl #4",
        "cbz x5, #+0x2c",
        "ldr x21, [x11]",
        "ldr x22, [x10]",
        "subs x26, x22, x21",
        "eor x27, x22, x21",
        "cfinv",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "add x10, x10, x20",
        "cset w21, eq",
        "cbnz w21, #-0x28"
      ]
    },
    "repnz cmpsb": {
      "ExpectedInstructionCount": 19,
      "Comment": "0xa6",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x1",
        "sub x20, x21, x20, lsl #1",
        "cbz x5, #+0x40",
        "ldrb w21, [x11]",
        "ldrb w22, [x10]",
        "sub w26, w22, w21",
        "eor w27, w22, w21",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w21, w22, w21",
        "eor w22, w26, w22",
        "and w21, w22, w21",
        "rmif x21, #7, #nzcV",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "add x10, x10, x20",
        "cset w21, eq",
        "cbz w21, #-0x3c"
      ]
    },
    "repnz cmpsw": {
      "ExpectedInstructionCount": 19,
      "Comment": "0xa7",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x2",
        "sub x20, x21, x20, lsl #2",
        "cbz x5, #+0x40",
        "ldrh w21, [x11]",
        "ldrh w22, [x10]",
        "sub w26, w22, w21",
        "eor w27, w22, w21",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w21, w22, w21",
        "eor w22, w26, w22",
        "and w21, w22, w21",
        "rmif x21, #15, #nzcV",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "add x10, x10, x20",
        "cset w21, eq",
        "cbz w21, #-0x3c"
      ]
    },
    "repnz cmpsd": {
      "ExpectedInstructionCount": 14,
      "Comment": "0xa7",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x4",
        "sub x20, x21, x20, lsl #3",
        "cbz x5, #+0x2c",
        "ldr w21, [x11]",
        "ldr w22, [x10]",
        "subs w26, w22, w21",
        "eor w27, w22, w21",
        "cfinv",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "add x10, x10, x20",
        "cset w21, eq",
        "cbz w21, #-0x28"
      ]
    },
    "repnz cmpsq": {
      "ExpectedInstructionCount": 14,
      "Comment": "0xa7",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x8",
        "sub x20, x21, x20, lsl #4",
        "cbz x5, #+0x2c",
        "ldr x21, [x11]",
        "ldr x22, [x10]",
        "subs x26, x22, x21",
        "eor x27, x22, x21",
        "cfinv",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "add x10, x10, x20",
        "cset w21, eq",
        "cbz w21, #-0x28"
      ]
    },
    "test al, 1": {
      "ExpectedInstructionCount": 2,
      "Comment": "0xa8",
      "ExpectedArm64ASM": [
        "and w26, w4, #0x1",
        "cmn wzr, w26, lsl #24"
      ]
    },
    "test ax, 1": {
      "ExpectedInstructionCount": 2,
      "Comment": "0xa9",
      "ExpectedArm64ASM": [
        "and w26, w4, #0x1",
        "cmn wzr, w26, lsl #16"
      ]
    },
    "test eax, 1": {
      "ExpectedInstructionCount": 1,
      "Comment": "0xa9",
      "ExpectedArm64ASM": [
        "ands w26, w4, #0x1"
      ]
    },
    "test rax, 1": {
      "ExpectedInstructionCount": 1,
      "Comment": "0xa9",
      "ExpectedArm64ASM": [
        "ands x26, x4, #0x1"
      ]
    },
    "test al, -1": {
      "ExpectedInstructionCount": 2,
      "Comment": "0xa8",
      "ExpectedArm64ASM": [
        "and w26, w4, #0xff",
        "cmn wzr, w26, lsl #24"
      ]
    },
    "test ax, -1": {
      "ExpectedInstructionCount": 2,
      "Comment": "0xa9",
      "ExpectedArm64ASM": [
        "and w26, w4, #0xffff",
        "cmn wzr, w26, lsl #16"
      ]
    },
    "test eax, -1": {
      "ExpectedInstructionCount": 2,
      "Comment": "0xa9",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "ands w26, w4, w20"
      ]
    },
    "test rax, -1": {
      "ExpectedInstructionCount": 2,
      "Comment": "0xa9",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "ands x26, x4, x20"
      ]
    },
    "scasb": {
      "ExpectedInstructionCount": 14,
      "Comment": "0xae",
      "ExpectedArm64ASM": [
        "uxtb w20, w4",
        "ldrb w21, [x11]",
        "sub w26, w20, w21",
        "eor w27, w20, w21",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w21, w20, w21",
        "eor w20, w26, w20",
        "and w20, w20, w21",
        "rmif x20, #7, #nzcV",
        "ldrb w20, [x28, #714]",
        "mov w21, #0x1",
        "sub x20, x21, x20, lsl #1",
        "add x11, x11, x20"
      ]
    },
    "scasw": {
      "ExpectedInstructionCount": 14,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "uxth w20, w4",
        "ldrh w21, [x11]",
        "sub w26, w20, w21",
        "eor w27, w20, w21",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w21, w20, w21",
        "eor w20, w26, w20",
        "and w20, w20, w21",
        "rmif x20, #15, #nzcV",
        "ldrb w20, [x28, #714]",
        "mov w21, #0x2",
        "sub x20, x21, x20, lsl #2",
        "add x11, x11, x20"
      ]
    },
    "scasd": {
      "ExpectedInstructionCount": 9,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "mov w20, w4",
        "ldr w21, [x11]",
        "subs w26, w20, w21",
        "eor w27, w20, w21",
        "cfinv",
        "ldrb w20, [x28, #714]",
        "mov w21, #0x4",
        "sub x20, x21, x20, lsl #3",
        "add x11, x11, x20"
      ]
    },
    "scasq": {
      "ExpectedInstructionCount": 8,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "ldr x20, [x11]",
        "subs x26, x4, x20",
        "eor x27, x4, x20",
        "cfinv",
        "ldrb w20, [x28, #714]",
        "mov w21, #0x8",
        "sub x20, x21, x20, lsl #4",
        "add x11, x11, x20"
      ]
    },
    "repz scasb": {
      "ExpectedInstructionCount": 18,
      "Comment": "0xae",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x1",
        "sub x20, x21, x20, lsl #1",
        "cbz x5, #+0x3c",
        "uxtb w21, w4",
        "ldrb w22, [x11]",
        "sub w26, w21, w22",
        "eor w27, w21, w22",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w22, w21, w22",
        "eor w21, w26, w21",
        "and w21, w21, w22",
        "rmif x21, #7, #nzcV",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "cset w21, eq",
        "cbnz w21, #-0x38"
      ]
    },
    "repz scasw": {
      "ExpectedInstructionCount": 18,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x2",
        "sub x20, x21, x20, lsl #2",
        "cbz x5, #+0x3c",
        "uxth w21, w4",
        "ldrh w22, [x11]",
        "sub w26, w21, w22",
        "eor w27, w21, w22",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w22, w21, w22",
        "eor w21, w26, w21",
        "and w21, w21, w22",
        "rmif x21, #15, #nzcV",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "cset w21, eq",
        "cbnz w21, #-0x38"
      ]
    },
    "repz scasd": {
      "ExpectedInstructionCount": 13,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x4",
        "sub x20, x21, x20, lsl #3",
        "cbz x5, #+0x28",
        "mov w21, w4",
        "ldr w22, [x11]",
        "subs w26, w21, w22",
        "eor w27, w21, w22",
        "cfinv",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "cset w21, eq",
        "cbnz w21, #-0x24"
      ]
    },
    "repz scasq": {
      "ExpectedInstructionCount": 12,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x8",
        "sub x20, x21, x20, lsl #4",
        "cbz x5, #+0x24",
        "ldr x21, [x11]",
        "subs x26, x4, x21",
        "eor x27, x4, x21",
        "cfinv",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "cset w21, eq",
        "cbnz w21, #-0x20"
      ]
    },
    "repnz scasb": {
      "ExpectedInstructionCount": 18,
      "Comment": "0xae",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x1",
        "sub x20, x21, x20, lsl #1",
        "cbz x5, #+0x3c",
        "uxtb w21, w4",
        "ldrb w22, [x11]",
        "sub w26, w21, w22",
        "eor w27, w21, w22",
        "cmn wzr, w26, lsl #24",
        "rmif x26, #7, #nzCv",
        "eor w22, w21, w22",
        "eor w21, w26, w21",
        "and w21, w21, w22",
        "rmif x21, #7, #nzcV",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "cset w21, eq",
        "cbz w21, #-0x38"
      ]
    },
    "repnz scasw": {
      "ExpectedInstructionCount": 18,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x2",
        "sub x20, x21, x20, lsl #2",
        "cbz x5, #+0x3c",
        "uxth w21, w4",
        "ldrh w22, [x11]",
        "sub w26, w21, w22",
        "eor w27, w21, w22",
        "cmn wzr, w26, lsl #16",
        "rmif x26, #15, #nzCv",
        "eor w22, w21, w22",
        "eor w21, w26, w21",
        "and w21, w21, w22",
        "rmif x21, #15, #nzcV",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "cset w21, eq",
        "cbz w21, #-0x38"
      ]
    },
    "repnz scasd": {
      "ExpectedInstructionCount": 13,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x4",
        "sub x20, x21, x20, lsl #3",
        "cbz x5, #+0x28",
        "mov w21, w4",
        "ldr w22, [x11]",
        "subs w26, w21, w22",
        "eor w27, w21, w22",
        "cfinv",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "cset w21, eq",
        "cbz w21, #-0x24"
      ]
    },
    "repnz scasq": {
      "ExpectedInstructionCount": 12,
      "Comment": "0xaf",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #714]",
        "mov w21, #0x8",
        "sub x20, x21, x20, lsl #4",
        "cbz x5, #+0x24",
        "ldr x21, [x11]",
        "subs x26, x4, x21",
        "eor x27, x4, x21",
        "cfinv",
        "sub x5, x5, #0x1 (1)",
        "add x11, x11, x20",
        "cset w21, eq",
        "cbz w21, #-0x20"
      ]
    },
    "cmc": {
      "ExpectedInstructionCount": 1,
      "Comment": "0xf5",
      "ExpectedArm64ASM": [
        "cfinv"
      ]
    },
    "clc": {
      "ExpectedInstructionCount": 2,
      "Comment": "0xf8",
      "ExpectedArm64ASM": [
        "mov w20, #0x0",
        "rmif x20, #63, #nzCv"
      ]
    },
    "stc": {
      "ExpectedInstructionCount": 2,
      "Comment": "0xf9",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "rmif x20, #63, #nzCv"
      ]
    }
  }
}
