\doxysubsubsubsection{GPIO port}
\hypertarget{group___p_w_r_ex___g_p_i_o}{}\label{group___p_w_r_ex___g_p_i_o}\index{GPIO port@{GPIO port}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga89e70f23992ce82aed435254a3a2436a}{PWR\+\_\+\+GPIO\+\_\+A}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga56dd775ffa87ae1e07b84ff963b6f723}{PWR\+\_\+\+GPIO\+\_\+B}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_gaffb175dc1b426b66fc8334298dedfb2d}{PWR\+\_\+\+GPIO\+\_\+C}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga8313451988e399483edbb9bc5925654d}{PWR\+\_\+\+GPIO\+\_\+D}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga08573302cabcc409ef1208ace1834ddc}{PWR\+\_\+\+GPIO\+\_\+E}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga94b434338719750707a69ee3b449c4d6}{PWR\+\_\+\+GPIO\+\_\+F}}~0x00000005U
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___g_p_i_o_ga17eabe49014d65432d96c4ff2f3751fa}{PWR\+\_\+\+GPIO\+\_\+G}}~0x00000006U
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___p_w_r_ex___g_p_i_o_ga89e70f23992ce82aed435254a3a2436a}\index{GPIO port@{GPIO port}!PWR\_GPIO\_A@{PWR\_GPIO\_A}}
\index{PWR\_GPIO\_A@{PWR\_GPIO\_A}!GPIO port@{GPIO port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_A}{PWR\_GPIO\_A}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___g_p_i_o_ga89e70f23992ce82aed435254a3a2436a} 
\#define PWR\+\_\+\+GPIO\+\_\+A~0x00000000U}

GPIO port A \Hypertarget{group___p_w_r_ex___g_p_i_o_ga56dd775ffa87ae1e07b84ff963b6f723}\index{GPIO port@{GPIO port}!PWR\_GPIO\_B@{PWR\_GPIO\_B}}
\index{PWR\_GPIO\_B@{PWR\_GPIO\_B}!GPIO port@{GPIO port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_B}{PWR\_GPIO\_B}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___g_p_i_o_ga56dd775ffa87ae1e07b84ff963b6f723} 
\#define PWR\+\_\+\+GPIO\+\_\+B~0x00000001U}

GPIO port B \Hypertarget{group___p_w_r_ex___g_p_i_o_gaffb175dc1b426b66fc8334298dedfb2d}\index{GPIO port@{GPIO port}!PWR\_GPIO\_C@{PWR\_GPIO\_C}}
\index{PWR\_GPIO\_C@{PWR\_GPIO\_C}!GPIO port@{GPIO port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_C}{PWR\_GPIO\_C}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___g_p_i_o_gaffb175dc1b426b66fc8334298dedfb2d} 
\#define PWR\+\_\+\+GPIO\+\_\+C~0x00000002U}

GPIO port C \Hypertarget{group___p_w_r_ex___g_p_i_o_ga8313451988e399483edbb9bc5925654d}\index{GPIO port@{GPIO port}!PWR\_GPIO\_D@{PWR\_GPIO\_D}}
\index{PWR\_GPIO\_D@{PWR\_GPIO\_D}!GPIO port@{GPIO port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_D}{PWR\_GPIO\_D}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___g_p_i_o_ga8313451988e399483edbb9bc5925654d} 
\#define PWR\+\_\+\+GPIO\+\_\+D~0x00000003U}

GPIO port D \Hypertarget{group___p_w_r_ex___g_p_i_o_ga08573302cabcc409ef1208ace1834ddc}\index{GPIO port@{GPIO port}!PWR\_GPIO\_E@{PWR\_GPIO\_E}}
\index{PWR\_GPIO\_E@{PWR\_GPIO\_E}!GPIO port@{GPIO port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_E}{PWR\_GPIO\_E}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___g_p_i_o_ga08573302cabcc409ef1208ace1834ddc} 
\#define PWR\+\_\+\+GPIO\+\_\+E~0x00000004U}

GPIO port E \Hypertarget{group___p_w_r_ex___g_p_i_o_ga94b434338719750707a69ee3b449c4d6}\index{GPIO port@{GPIO port}!PWR\_GPIO\_F@{PWR\_GPIO\_F}}
\index{PWR\_GPIO\_F@{PWR\_GPIO\_F}!GPIO port@{GPIO port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_F}{PWR\_GPIO\_F}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___g_p_i_o_ga94b434338719750707a69ee3b449c4d6} 
\#define PWR\+\_\+\+GPIO\+\_\+F~0x00000005U}

GPIO port F \Hypertarget{group___p_w_r_ex___g_p_i_o_ga17eabe49014d65432d96c4ff2f3751fa}\index{GPIO port@{GPIO port}!PWR\_GPIO\_G@{PWR\_GPIO\_G}}
\index{PWR\_GPIO\_G@{PWR\_GPIO\_G}!GPIO port@{GPIO port}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_GPIO\_G}{PWR\_GPIO\_G}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___g_p_i_o_ga17eabe49014d65432d96c4ff2f3751fa} 
\#define PWR\+\_\+\+GPIO\+\_\+G~0x00000006U}

GPIO port G 