INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_m_add_top glbl -prj m_add.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s m_add 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/AESL_automem_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_result
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/m_add.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_m_add_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ELEC4250/Practical-20220729/Exercise/L2Exercise/solution1/sim/verilog/m_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_add
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m_add
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_result
Compiling module xil_defaultlib.apatb_m_add_top
Compiling module work.glbl
Built simulation snapshot m_add
