//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.2.01Beta"
//Sat Nov 06 22:28:01 2021

//Source file index table:
//file0 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v"
//file1 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v"
//file2 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v"
//file3 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v"
//file4 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v"
//file5 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v"
//file6 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v"
//file7 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v"
//file8 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v"
//file9 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v"
//file10 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v"
//file11 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v"
//file12 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v"
//file13 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v"
//file14 "\C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v"
`timescale 100 ps/100 ps
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator  (o_27,o_25,o_23,o_21,o_19,o_17,o_15,\wave_address_out[0] ,reg_wts_enable,\ff_active[2] ,\ff_active[1] ,\ff_reg_ar_a0[5] ,\ff_active[0] ,ff_ch0_key_on_5,ff_ch0_key_off,ff_ch0_key_on,ff_ch0_key_on_17,o_603,\ff_counter_b[2] ,\ff_counter_b[3] ,\ff_counter_b[17] ,\ff_counter_c[17] ,\ff_reg_rr_d0[1] ,\ff_reg_rr_e0[1] ,\ff_reg_ar_e0[5] ,\ff_reg_ar_b0[5] ,\ff_reg_ar_c0[5] ,n280,\ff_counter_c[11] ,\ff_reg_ar_c0[4] ,\ff_reg_ar_b0[4] ,\ff_reg_ar_e0[4] ,\ff_reg_ar_a0[4] ,\ff_counter_b[7] ,\ff_counter_d[6] ,\ff_counter_e[6] ,\ff_state_c[2] ,\ff_state_b[2] ,\ff_state_d[2] ,\ff_state_e[2] ,\ff_state_a[2] ,\ff_counter_d[0] ,\ff_counter_e[0] ,\ff_counter_d[1] ,\ff_counter_e[1] ,\ff_counter_a[2] ,\ff_counter_e[2] ,\w_sram_a0[9] ,o,\ff_counter_d[2] ,\ff_counter_c[2] ,\ff_counter_a[3] ,\ff_counter_e[3] ,\ff_counter_d[3] ,\ff_counter_c[3] ,\ff_counter_d[4] ,\ff_counter_e[4] ,\ff_counter_d[5] ,\ff_counter_e[5] ,\counter_out[8] ,\counter_out[13]_23 ,\w_sram_a0[8] ,\ff_reg_ar_e0[6] ,\counter_out[6] ,n4_5,\ff_reg_dr_a0[3] ,\w_state_out[1]_27 ,\ff_reg_ar_a0[3] ,\ff_reg_dr_d0[7] ,\counter_out[19]_27 ,\ff_reg_dr_a0[2] ,\counter_out[14]_27 ,\ff_reg_dr_a0[5] ,\counter_out[17]_23 ,\counter_out[16]_27 ,\counter_out[18]_31 ,\ff_reg_rr_d0[7] ,\ff_reg_rr_e0[7] ,\ff_counter_d[19] ,\ff_counter_e[19] ,\ff_reg_rr_d0[6] ,\ff_reg_rr_e0[6] ,\ff_counter_d[18] ,\ff_counter_b[18] ,\ff_reg_rr_b0[5] ,\ff_reg_rr_c0[5] ,\ff_counter_b[16] ,\ff_counter_c[16] ,\ff_reg_rr_d0[4] ,\ff_reg_rr_e0[4] ,\ff_reg_rr_b0[3] ,\ff_reg_rr_c0[3] ,\ff_counter_d[15] ,\ff_counter_e[15] ,\ff_reg_rr_d0[2] ,\ff_reg_rr_e0[2] ,\ff_counter_d[13] ,\ff_counter_e[13] ,\ff_counter_d[14] ,\ff_counter_e[14] ,\ff_reg_rr_d0[0] ,\ff_reg_rr_e0[0] ,\ff_counter_a[12] ,\ff_counter_e[12] ,\ff_counter_a[11] ,\ff_counter_e[11] ,\ff_counter_d[11] ,\ff_counter_b[11] ,\ff_counter_a[9] ,\ff_counter_e[9] ,\ff_counter_d[9] ,\ff_counter_b[9] ,\ff_counter_c[9] ,\ff_counter_d[10] ,\ff_counter_e[10] ,\ff_counter_a[8] ,\ff_counter_e[8] ,\ff_reg_dr_a0[1] ,\ff_reg_dr_d0[1] ,\ff_reg_dr_e0[1] ,\ff_reg_sr_d0[1] ,\ff_counter_a[7] ,\ff_counter_e[7] ,\ff_counter_d[7] ,\ff_counter_c[7] ,\ff_state_c[1] ,\ff_state_b[1] ,\ff_state_d[1] ,\ff_state_e[1] ,\ff_state_a[1] ,\ff_reg_ar_a0[6] ,o_605,\ff_reg_ar_b0[6] ,\w_sram_a0[7] ,\ff_state_d[0] ,\ff_state_e[0] ,\ff_state_a[0] ,\ff_state_c[0] ,\ff_state_b[0] ,\ff_reg_dr_b0[3] ,\ff_reg_dr_c0[3] ,\ff_reg_dr_d0[3] ,\ff_reg_dr_e0[3] ,\ff_reg_ar_e0[3] ,\ff_reg_ar_b0[3] ,\ff_reg_ar_c0[3] ,\ff_reg_dr_b0[7] ,\ff_reg_dr_c0[7] ,\ff_reg_dr_a0[7] ,\ff_reg_dr_e0[7] ,\ff_reg_dr_b0[2] ,\ff_reg_dr_c0[2] ,\ff_reg_dr_d0[2] ,\ff_reg_dr_e0[2] ,\ff_reg_dr_b0[5] ,\ff_reg_dr_c0[5] ,\ff_reg_dr_d0[5] ,\ff_reg_dr_e0[5] ,\ff_reg_dr_a0[0] ,\ff_reg_dr_d0[0] ,\ff_reg_dr_e0[0] ,\ff_reg_dr_a0[4] ,\ff_reg_dr_d0[4] ,\ff_reg_dr_e0[4] ,\ff_reg_dr_a0[6] ,\ff_reg_dr_d0[6] ,\ff_reg_dr_e0[6] ,\ff_reg_dr_b0[1] ,\ff_reg_dr_c0[1] ,\ff_reg_ar_b0[1] ,\ff_reg_ar_c0[1] ,\ff_reg_ar_a0[1] ,\ff_reg_ar_e0[1] ,\ff_reg_sr_b0[1] ,\ff_reg_sr_c0[1] ,\ff_reg_sr_a0[1] ,\ff_reg_sr_e0[1] ,\ff_reg_sl_d0[3] ,\ff_reg_sl_e0[3] ,\ff_reg_sl_b0[3] ,\ff_reg_sl_b0[0] ,\ff_reg_sl_c0[0] ,\ff_reg_sl_d0[0] ,\ff_reg_sl_d0[4] ,\ff_reg_sl_e0[4] ,\ff_reg_sl_b0[4] ,\ff_reg_sl_b0[2] ,\ff_reg_sl_c0[2] ,\ff_reg_sl_a0[2] ,\ff_reg_sl_e0[2] ,\ff_reg_sl_d0[2] ,\ff_reg_sl_d0[1] ,\ff_reg_sl_e0[1] ,\ff_reg_sl_b0[1] ,\ff_reg_sl_a0[5] ,\ff_reg_sl_e0[5] ,\ff_reg_sl_d0[5] ,\ff_reg_dr_b0[0] ,\ff_reg_dr_c0[0] ,\ff_reg_sr_a0[0] ,\ff_reg_sr_d0[0] ,\ff_reg_sr_e0[0] ,\ff_reg_dr_b0[4] ,\ff_reg_dr_c0[4] ,\ff_reg_dr_b0[6] ,\ff_reg_dr_c0[6] ,\ff_reg_sl_a0[3] ,\ff_reg_sl_c0[3] ,\ff_reg_sl_a0[0] ,\ff_reg_sl_e0[0] ,\ff_reg_sl_a0[4] ,\ff_reg_sl_c0[4] ,\ff_reg_sl_c0[1] ,\ff_reg_sl_a0[1] ,\ff_reg_sr_b0[0] ,\ff_reg_sr_c0[0] ,\ff_counter_d[17] ,\ff_counter_e[17] ,\ff_counter_a[17] ,\ff_reg_rr_a0[1] ,\ff_reg_rr_b0[1] ,\ff_reg_rr_c0[1] ,\ff_counter_a[6] ,\ff_counter_b[6] ,\ff_counter_c[6] ,\ff_counter_a[0] ,\ff_counter_b[0] ,\ff_counter_c[0] ,\ff_counter_a[1] ,\ff_counter_b[1] ,\ff_counter_c[1] ,\ff_counter_a[4] ,\ff_counter_b[4] ,\ff_counter_c[4] ,\ff_counter_a[5] ,\ff_counter_b[5] ,\ff_counter_c[5] ,\ff_reg_rr_a0[7] ,\ff_reg_rr_b0[7] ,\ff_reg_rr_c0[7] ,\ff_counter_a[19] ,\ff_counter_b[19] ,\ff_counter_c[19] ,\ff_reg_rr_a0[6] ,\ff_reg_rr_b0[6] ,\ff_reg_rr_c0[6] ,\ff_counter_e[18] ,\ff_counter_a[18] ,\ff_counter_c[18] ,\ff_reg_rr_d0[5] ,\ff_reg_rr_a0[5] ,\ff_reg_rr_e0[5] ,\ff_counter_d[16] ,\ff_counter_a[16] ,\ff_counter_e[16] ,\ff_reg_rr_a0[4] ,\ff_reg_rr_b0[4] ,\ff_reg_rr_c0[4] ,\ff_reg_rr_d0[3] ,\ff_reg_rr_a0[3] ,\ff_reg_rr_e0[3] ,\ff_counter_a[15] ,\ff_counter_b[15] ,\ff_counter_c[15] ,\ff_reg_rr_a0[2] ,\ff_reg_rr_b0[2] ,\ff_reg_rr_c0[2] ,\ff_counter_a[13] ,\ff_counter_b[13] ,\ff_counter_c[13] ,\ff_counter_a[14] ,\ff_counter_b[14] ,\ff_counter_c[14] ,\ff_reg_rr_a0[0] ,\ff_reg_rr_b0[0] ,\ff_reg_rr_c0[0] ,\ff_counter_d[12] ,\ff_counter_b[12] ,\ff_counter_c[12] ,\ff_counter_a[10] ,\ff_counter_b[10] ,\ff_counter_c[10] ,\ff_counter_d[8] ,\ff_counter_b[8] ,\ff_counter_c[8] ,\ff_reg_ar_c0[6] ,\ff_ch0_key[1] ,ff_ch0_key_release,\counter_out[15]_43 ,\counter_out[15]_45 ,\ff_reg_sl_b0[5] ,\ff_reg_sl_c0[5] ,\counter_out[19]_3 ,\counter_out[17]_3 ,\counter_out[15]_3 ,\counter_out[14]_3 ,\counter_out[13]_3 ,\counter_out[12]_3 ,\counter_out[11]_3 ,\counter_out[10]_3 ,\counter_out[9] ,\counter_out[8]_3 ,\counter_out[7]_3 ,\counter_out[6]_3 ,\level_out[0] ,\level_out[1] ,\level_out[2] ,\level_out[3] ,\level_out[4] ,\level_out[5] ,\w_state_out[1]_5_13 ,\w_state_out[2] ,\counter_out[0] ,\counter_out[1] ,\counter_out[3] ,\counter_out[4] ,\counter_out[5] ,\level_out[6]_5 ,\w_state_out[0] ,\counter_out[13] ,\counter_out[11] ,\counter_out[10] ,\w_state_out[2]_13 ,\counter_out[19] ,\counter_out[18] ,\counter_out[17] ,\counter_out[16] ,\counter_out[15] ,\counter_out[14] ,\counter_out[12] ,\counter_out[7] ,\level_out[6] ,n37,n37_37,n37_41,n37_45,n37_49,n37_53,n37_57,n37_61,\counter_out[7]_21 ,\counter_out[7]_23 ,\w_state_out[0]_25 ,n37_93,\w_state_out[0]_39 ,\w_state_out[0]_41 ,\w_state_out[0]_45 ,\w_state_out[0]_47 ,\w_state_out[0]_49 ,\w_state_out[0]_57 ,\w_state_out[0]_59 ,\w_state_out[0]_61 ,\w_state_out[0]_65 ,\counter_out[18]_29 ,\counter_out[16]_23 ,\counter_out[2] ,\w_state_out[1] ,\w_state_out[2]_23 ,\w_state_out[0]_87 );
input o_27;
input o_25;
input o_23;
input o_21;
input o_19;
input o_17;
input o_15;
input \wave_address_out[0] ;
input reg_wts_enable;
input \ff_active[2] ;
input \ff_active[1] ;
input \ff_reg_ar_a0[5] ;
input \ff_active[0] ;
input ff_ch0_key_on_5;
input ff_ch0_key_off;
input ff_ch0_key_on;
input ff_ch0_key_on_17;
input o_603;
input \ff_counter_b[2] ;
input \ff_counter_b[3] ;
input \ff_counter_b[17] ;
input \ff_counter_c[17] ;
input \ff_reg_rr_d0[1] ;
input \ff_reg_rr_e0[1] ;
input \ff_reg_ar_e0[5] ;
input \ff_reg_ar_b0[5] ;
input \ff_reg_ar_c0[5] ;
input n280;
input \ff_counter_c[11] ;
input \ff_reg_ar_c0[4] ;
input \ff_reg_ar_b0[4] ;
input \ff_reg_ar_e0[4] ;
input \ff_reg_ar_a0[4] ;
input \ff_counter_b[7] ;
input \ff_counter_d[6] ;
input \ff_counter_e[6] ;
input \ff_state_c[2] ;
input \ff_state_b[2] ;
input \ff_state_d[2] ;
input \ff_state_e[2] ;
input \ff_state_a[2] ;
input \ff_counter_d[0] ;
input \ff_counter_e[0] ;
input \ff_counter_d[1] ;
input \ff_counter_e[1] ;
input \ff_counter_a[2] ;
input \ff_counter_e[2] ;
input \w_sram_a0[9] ;
input o;
input \ff_counter_d[2] ;
input \ff_counter_c[2] ;
input \ff_counter_a[3] ;
input \ff_counter_e[3] ;
input \ff_counter_d[3] ;
input \ff_counter_c[3] ;
input \ff_counter_d[4] ;
input \ff_counter_e[4] ;
input \ff_counter_d[5] ;
input \ff_counter_e[5] ;
input \counter_out[8] ;
input \counter_out[13]_23 ;
input \w_sram_a0[8] ;
input \ff_reg_ar_e0[6] ;
input \counter_out[6] ;
input n4_5;
input \ff_reg_dr_a0[3] ;
input \w_state_out[1]_27 ;
input \ff_reg_ar_a0[3] ;
input \ff_reg_dr_d0[7] ;
input \counter_out[19]_27 ;
input \ff_reg_dr_a0[2] ;
input \counter_out[14]_27 ;
input \ff_reg_dr_a0[5] ;
input \counter_out[17]_23 ;
input \counter_out[16]_27 ;
input \counter_out[18]_31 ;
input \ff_reg_rr_d0[7] ;
input \ff_reg_rr_e0[7] ;
input \ff_counter_d[19] ;
input \ff_counter_e[19] ;
input \ff_reg_rr_d0[6] ;
input \ff_reg_rr_e0[6] ;
input \ff_counter_d[18] ;
input \ff_counter_b[18] ;
input \ff_reg_rr_b0[5] ;
input \ff_reg_rr_c0[5] ;
input \ff_counter_b[16] ;
input \ff_counter_c[16] ;
input \ff_reg_rr_d0[4] ;
input \ff_reg_rr_e0[4] ;
input \ff_reg_rr_b0[3] ;
input \ff_reg_rr_c0[3] ;
input \ff_counter_d[15] ;
input \ff_counter_e[15] ;
input \ff_reg_rr_d0[2] ;
input \ff_reg_rr_e0[2] ;
input \ff_counter_d[13] ;
input \ff_counter_e[13] ;
input \ff_counter_d[14] ;
input \ff_counter_e[14] ;
input \ff_reg_rr_d0[0] ;
input \ff_reg_rr_e0[0] ;
input \ff_counter_a[12] ;
input \ff_counter_e[12] ;
input \ff_counter_a[11] ;
input \ff_counter_e[11] ;
input \ff_counter_d[11] ;
input \ff_counter_b[11] ;
input \ff_counter_a[9] ;
input \ff_counter_e[9] ;
input \ff_counter_d[9] ;
input \ff_counter_b[9] ;
input \ff_counter_c[9] ;
input \ff_counter_d[10] ;
input \ff_counter_e[10] ;
input \ff_counter_a[8] ;
input \ff_counter_e[8] ;
input \ff_reg_dr_a0[1] ;
input \ff_reg_dr_d0[1] ;
input \ff_reg_dr_e0[1] ;
input \ff_reg_sr_d0[1] ;
input \ff_counter_a[7] ;
input \ff_counter_e[7] ;
input \ff_counter_d[7] ;
input \ff_counter_c[7] ;
input \ff_state_c[1] ;
input \ff_state_b[1] ;
input \ff_state_d[1] ;
input \ff_state_e[1] ;
input \ff_state_a[1] ;
input \ff_reg_ar_a0[6] ;
input o_605;
input \ff_reg_ar_b0[6] ;
input \w_sram_a0[7] ;
input \ff_state_d[0] ;
input \ff_state_e[0] ;
input \ff_state_a[0] ;
input \ff_state_c[0] ;
input \ff_state_b[0] ;
input \ff_reg_dr_b0[3] ;
input \ff_reg_dr_c0[3] ;
input \ff_reg_dr_d0[3] ;
input \ff_reg_dr_e0[3] ;
input \ff_reg_ar_e0[3] ;
input \ff_reg_ar_b0[3] ;
input \ff_reg_ar_c0[3] ;
input \ff_reg_dr_b0[7] ;
input \ff_reg_dr_c0[7] ;
input \ff_reg_dr_a0[7] ;
input \ff_reg_dr_e0[7] ;
input \ff_reg_dr_b0[2] ;
input \ff_reg_dr_c0[2] ;
input \ff_reg_dr_d0[2] ;
input \ff_reg_dr_e0[2] ;
input \ff_reg_dr_b0[5] ;
input \ff_reg_dr_c0[5] ;
input \ff_reg_dr_d0[5] ;
input \ff_reg_dr_e0[5] ;
input \ff_reg_dr_a0[0] ;
input \ff_reg_dr_d0[0] ;
input \ff_reg_dr_e0[0] ;
input \ff_reg_dr_a0[4] ;
input \ff_reg_dr_d0[4] ;
input \ff_reg_dr_e0[4] ;
input \ff_reg_dr_a0[6] ;
input \ff_reg_dr_d0[6] ;
input \ff_reg_dr_e0[6] ;
input \ff_reg_dr_b0[1] ;
input \ff_reg_dr_c0[1] ;
input \ff_reg_ar_b0[1] ;
input \ff_reg_ar_c0[1] ;
input \ff_reg_ar_a0[1] ;
input \ff_reg_ar_e0[1] ;
input \ff_reg_sr_b0[1] ;
input \ff_reg_sr_c0[1] ;
input \ff_reg_sr_a0[1] ;
input \ff_reg_sr_e0[1] ;
input \ff_reg_sl_d0[3] ;
input \ff_reg_sl_e0[3] ;
input \ff_reg_sl_b0[3] ;
input \ff_reg_sl_b0[0] ;
input \ff_reg_sl_c0[0] ;
input \ff_reg_sl_d0[0] ;
input \ff_reg_sl_d0[4] ;
input \ff_reg_sl_e0[4] ;
input \ff_reg_sl_b0[4] ;
input \ff_reg_sl_b0[2] ;
input \ff_reg_sl_c0[2] ;
input \ff_reg_sl_a0[2] ;
input \ff_reg_sl_e0[2] ;
input \ff_reg_sl_d0[2] ;
input \ff_reg_sl_d0[1] ;
input \ff_reg_sl_e0[1] ;
input \ff_reg_sl_b0[1] ;
input \ff_reg_sl_a0[5] ;
input \ff_reg_sl_e0[5] ;
input \ff_reg_sl_d0[5] ;
input \ff_reg_dr_b0[0] ;
input \ff_reg_dr_c0[0] ;
input \ff_reg_sr_a0[0] ;
input \ff_reg_sr_d0[0] ;
input \ff_reg_sr_e0[0] ;
input \ff_reg_dr_b0[4] ;
input \ff_reg_dr_c0[4] ;
input \ff_reg_dr_b0[6] ;
input \ff_reg_dr_c0[6] ;
input \ff_reg_sl_a0[3] ;
input \ff_reg_sl_c0[3] ;
input \ff_reg_sl_a0[0] ;
input \ff_reg_sl_e0[0] ;
input \ff_reg_sl_a0[4] ;
input \ff_reg_sl_c0[4] ;
input \ff_reg_sl_c0[1] ;
input \ff_reg_sl_a0[1] ;
input \ff_reg_sr_b0[0] ;
input \ff_reg_sr_c0[0] ;
input \ff_counter_d[17] ;
input \ff_counter_e[17] ;
input \ff_counter_a[17] ;
input \ff_reg_rr_a0[1] ;
input \ff_reg_rr_b0[1] ;
input \ff_reg_rr_c0[1] ;
input \ff_counter_a[6] ;
input \ff_counter_b[6] ;
input \ff_counter_c[6] ;
input \ff_counter_a[0] ;
input \ff_counter_b[0] ;
input \ff_counter_c[0] ;
input \ff_counter_a[1] ;
input \ff_counter_b[1] ;
input \ff_counter_c[1] ;
input \ff_counter_a[4] ;
input \ff_counter_b[4] ;
input \ff_counter_c[4] ;
input \ff_counter_a[5] ;
input \ff_counter_b[5] ;
input \ff_counter_c[5] ;
input \ff_reg_rr_a0[7] ;
input \ff_reg_rr_b0[7] ;
input \ff_reg_rr_c0[7] ;
input \ff_counter_a[19] ;
input \ff_counter_b[19] ;
input \ff_counter_c[19] ;
input \ff_reg_rr_a0[6] ;
input \ff_reg_rr_b0[6] ;
input \ff_reg_rr_c0[6] ;
input \ff_counter_e[18] ;
input \ff_counter_a[18] ;
input \ff_counter_c[18] ;
input \ff_reg_rr_d0[5] ;
input \ff_reg_rr_a0[5] ;
input \ff_reg_rr_e0[5] ;
input \ff_counter_d[16] ;
input \ff_counter_a[16] ;
input \ff_counter_e[16] ;
input \ff_reg_rr_a0[4] ;
input \ff_reg_rr_b0[4] ;
input \ff_reg_rr_c0[4] ;
input \ff_reg_rr_d0[3] ;
input \ff_reg_rr_a0[3] ;
input \ff_reg_rr_e0[3] ;
input \ff_counter_a[15] ;
input \ff_counter_b[15] ;
input \ff_counter_c[15] ;
input \ff_reg_rr_a0[2] ;
input \ff_reg_rr_b0[2] ;
input \ff_reg_rr_c0[2] ;
input \ff_counter_a[13] ;
input \ff_counter_b[13] ;
input \ff_counter_c[13] ;
input \ff_counter_a[14] ;
input \ff_counter_b[14] ;
input \ff_counter_c[14] ;
input \ff_reg_rr_a0[0] ;
input \ff_reg_rr_b0[0] ;
input \ff_reg_rr_c0[0] ;
input \ff_counter_d[12] ;
input \ff_counter_b[12] ;
input \ff_counter_c[12] ;
input \ff_counter_a[10] ;
input \ff_counter_b[10] ;
input \ff_counter_c[10] ;
input \ff_counter_d[8] ;
input \ff_counter_b[8] ;
input \ff_counter_c[8] ;
input \ff_reg_ar_c0[6] ;
input \ff_ch0_key[1] ;
input ff_ch0_key_release;
input \counter_out[15]_43 ;
input \counter_out[15]_45 ;
input \ff_reg_sl_b0[5] ;
input \ff_reg_sl_c0[5] ;
output \counter_out[19]_3 ;
output \counter_out[17]_3 ;
output \counter_out[15]_3 ;
output \counter_out[14]_3 ;
output \counter_out[13]_3 ;
output \counter_out[12]_3 ;
output \counter_out[11]_3 ;
output \counter_out[10]_3 ;
output \counter_out[9] ;
output \counter_out[8]_3 ;
output \counter_out[7]_3 ;
output \counter_out[6]_3 ;
output \level_out[0] ;
output \level_out[1] ;
output \level_out[2] ;
output \level_out[3] ;
output \level_out[4] ;
output \level_out[5] ;
output \w_state_out[1]_5_13 ;
output \w_state_out[2] ;
output \counter_out[0] ;
output \counter_out[1] ;
output \counter_out[3] ;
output \counter_out[4] ;
output \counter_out[5] ;
output \level_out[6]_5 ;
output \w_state_out[0] ;
output \counter_out[13] ;
output \counter_out[11] ;
output \counter_out[10] ;
output \w_state_out[2]_13 ;
output \counter_out[19] ;
output \counter_out[18] ;
output \counter_out[17] ;
output \counter_out[16] ;
output \counter_out[15] ;
output \counter_out[14] ;
output \counter_out[12] ;
output \counter_out[7] ;
output \level_out[6] ;
output n37;
output n37_37;
output n37_41;
output n37_45;
output n37_49;
output n37_53;
output n37_57;
output n37_61;
output \counter_out[7]_21 ;
output \counter_out[7]_23 ;
output \w_state_out[0]_25 ;
output n37_93;
output \w_state_out[0]_39 ;
output \w_state_out[0]_41 ;
output \w_state_out[0]_45 ;
output \w_state_out[0]_47 ;
output \w_state_out[0]_49 ;
output \w_state_out[0]_57 ;
output \w_state_out[0]_59 ;
output \w_state_out[0]_61 ;
output \w_state_out[0]_65 ;
output \counter_out[18]_29 ;
output \counter_out[16]_23 ;
output \counter_out[2] ;
output \w_state_out[1] ;
output \w_state_out[2]_23 ;
output \w_state_out[0]_87 ;
wire \w_level_next[0] ;
wire \w_level_next[0]_1_COUT ;
wire \w_level_next[1] ;
wire \w_level_next[1]_1_COUT ;
wire \w_level_next[2] ;
wire \w_level_next[2]_1_COUT ;
wire \w_level_next[3] ;
wire \w_level_next[3]_1_COUT ;
wire \w_level_next[4] ;
wire \w_level_next[4]_1_COUT ;
wire \w_level_next[5] ;
wire \w_level_next[5]_1_COUT ;
wire \w_level_next[6] ;
wire \w_level_next[6]_1_COUT ;
wire n37_3;
wire \counter_out[19]_3 ;
wire \counter_out[17]_3 ;
wire \counter_out[15]_3 ;
wire \counter_out[14]_3 ;
wire \counter_out[13]_3 ;
wire \counter_out[12]_3 ;
wire \counter_out[11]_3 ;
wire \counter_out[10]_3 ;
wire \counter_out[9] ;
wire \counter_out[8]_3 ;
wire \counter_out[7]_3 ;
wire \counter_out[6]_3 ;
wire \level_out[0] ;
wire \level_out[1] ;
wire \level_out[2] ;
wire \level_out[3] ;
wire \level_out[4] ;
wire \level_out[5] ;
wire \w_add_value_ext[1] ;
wire \w_state_out[1]_5_13 ;
wire \w_state_out[2] ;
wire \counter_out[0] ;
wire \counter_out[1] ;
wire \counter_out[3] ;
wire \counter_out[4] ;
wire \counter_out[5] ;
wire \level_out[6]_5 ;
wire \w_state_out[0] ;
wire n37_5;
wire n37_7;
wire n37_9;
wire \counter_out[19]_5 ;
wire \counter_out[19]_7 ;
wire \counter_out[19]_9 ;
wire \counter_out[19]_11_14 ;
wire \counter_out[17]_5 ;
wire \counter_out[17]_7 ;
wire \counter_out[17]_9 ;
wire \counter_out[15]_5 ;
wire \counter_out[14]_5 ;
wire \counter_out[13] ;
wire \counter_out[13]_7 ;
wire \counter_out[13]_9 ;
wire \counter_out[12]_9 ;
wire \counter_out[11] ;
wire \counter_out[10] ;
wire \counter_out[8]_5 ;
wire \counter_out[7]_5 ;
wire \counter_out[7]_7 ;
wire \counter_out[6]_7 ;
wire \level_out[0]_7 ;
wire \level_out[0]_9 ;
wire \w_state_out[1]_7 ;
wire \w_state_out[1]_9 ;
wire \w_state_out[2]_9 ;
wire \w_state_out[2]_11 ;
wire \w_state_out[2]_13 ;
wire \counter_out[0]_7 ;
wire \counter_out[1]_7 ;
wire \counter_out[2]_9 ;
wire \counter_out[3]_7 ;
wire \counter_out[4]_7 ;
wire \counter_out[5]_7 ;
wire \counter_out[5]_9 ;
wire \level_out[6]_7 ;
wire \level_out[6]_9 ;
wire \w_state_out[0]_7 ;
wire \w_state_out[0]_9 ;
wire n37_11;
wire n37_13;
wire n37_15;
wire n37_17;
wire n37_19;
wire n37_21;
wire n37_23;
wire n37_25;
wire n37_27;
wire n37_29;
wire \counter_out[19]_13 ;
wire \counter_out[19]_15 ;
wire \counter_out[19]_17 ;
wire \counter_out[19] ;
wire \counter_out[19]_23 ;
wire \counter_out[18] ;
wire \counter_out[18]_11 ;
wire \counter_out[17] ;
wire \counter_out[17]_13 ;
wire \counter_out[17]_19 ;
wire \counter_out[16] ;
wire \counter_out[16]_11 ;
wire \counter_out[15] ;
wire \counter_out[15]_13 ;
wire \counter_out[14] ;
wire \counter_out[14]_11 ;
wire \counter_out[14]_13 ;
wire \counter_out[13]_13 ;
wire \counter_out[12] ;
wire \counter_out[12]_13 ;
wire \counter_out[12]_15 ;
wire \counter_out[11]_9 ;
wire \counter_out[11]_11 ;
wire \counter_out[11]_13 ;
wire \counter_out[11]_15 ;
wire \counter_out[10]_9 ;
wire \counter_out[10]_11 ;
wire \counter_out[10]_13 ;
wire \counter_out[10]_15 ;
wire \counter_out[7]_9 ;
wire \counter_out[7] ;
wire \counter_out[7]_13 ;
wire \counter_out[7]_15 ;
wire \counter_out[6]_11 ;
wire \level_out[0]_11 ;
wire \w_state_out[1]_11 ;
wire \w_state_out[1]_13 ;
wire \w_state_out[1]_15 ;
wire \w_state_out[1]_17 ;
wire \w_state_out[2]_15 ;
wire \w_state_out[2]_17 ;
wire \w_state_out[2]_19_16 ;
wire \w_state_out[2]_21 ;
wire \counter_out[0]_9 ;
wire \counter_out[1]_9 ;
wire \counter_out[2]_11 ;
wire \counter_out[2]_13 ;
wire \counter_out[3]_11 ;
wire \counter_out[3]_13 ;
wire \counter_out[4]_9 ;
wire \counter_out[5]_11 ;
wire \level_out[6]_11 ;
wire \level_out[6] ;
wire \level_out[6]_15 ;
wire \w_state_out[0]_13 ;
wire \w_state_out[0]_15 ;
wire \w_state_out[0]_17 ;
wire n37_31;
wire n37;
wire n37_35;
wire n37_37;
wire n37_41;
wire n37_43;
wire n37_45;
wire n37_47;
wire n37_49;
wire n37_51;
wire n37_53;
wire n37_55;
wire n37_57;
wire n37_59;
wire n37_61;
wire n37_63;
wire \counter_out[19]_25 ;
wire \counter_out[19]_27_17 ;
wire \counter_out[19]_29 ;
wire \counter_out[19]_33 ;
wire \counter_out[18]_13 ;
wire \counter_out[18]_19 ;
wire \counter_out[17]_23_18 ;
wire \counter_out[17]_27 ;
wire \counter_out[16]_13 ;
wire \counter_out[15]_15 ;
wire \counter_out[15]_19 ;
wire \counter_out[14]_15 ;
wire \counter_out[14]_19 ;
wire \counter_out[14]_23 ;
wire \counter_out[12]_19 ;
wire \counter_out[12]_23 ;
wire \counter_out[11]_17 ;
wire \counter_out[11]_19 ;
wire \counter_out[10]_17 ;
wire \counter_out[10]_19 ;
wire \counter_out[10]_21 ;
wire \counter_out[10]_23 ;
wire \counter_out[8]_9 ;
wire \counter_out[7]_17 ;
wire \counter_out[7]_19 ;
wire \counter_out[7]_21 ;
wire \counter_out[7]_23 ;
wire \counter_out[7]_25 ;
wire \counter_out[7]_27 ;
wire \w_state_out[1]_21 ;
wire \w_state_out[1]_23 ;
wire \w_state_out[1]_25 ;
wire \level_out[6]_19 ;
wire \w_state_out[0]_25 ;
wire \w_state_out[0]_27 ;
wire \w_state_out[0]_29 ;
wire \w_state_out[0]_31 ;
wire \w_state_out[0]_33 ;
wire \w_state_out[0]_35 ;
wire \w_state_out[0]_37 ;
wire n37_65;
wire n37_67;
wire n37_69;
wire n37_71;
wire n37_73;
wire n37_75;
wire n37_77;
wire n37_79;
wire n37_81;
wire n37_83;
wire n37_85;
wire n37_87;
wire n37_89;
wire n37_91;
wire n37_93;
wire n37_95;
wire n37_97;
wire n37_99;
wire n37_101;
wire \counter_out[7]_29 ;
wire \counter_out[7]_31 ;
wire \counter_out[7]_33 ;
wire \counter_out[7]_35 ;
wire \counter_out[7]_37 ;
wire \w_state_out[0]_39 ;
wire \w_state_out[0]_41 ;
wire \w_state_out[0]_43 ;
wire \w_state_out[0]_45 ;
wire \w_state_out[0]_47 ;
wire \w_state_out[0]_49 ;
wire \w_state_out[0]_51 ;
wire \w_state_out[0]_53 ;
wire \w_state_out[0]_55 ;
wire \w_state_out[0]_57 ;
wire \w_state_out[0]_59 ;
wire \w_state_out[0]_61 ;
wire \w_state_out[0]_65 ;
wire n37_103;
wire n37_105;
wire n37_107;
wire n37_109;
wire n37_111;
wire \w_state_out[0]_67 ;
wire \w_state_out[0]_69 ;
wire \w_state_out[0]_71 ;
wire \w_state_out[0]_73 ;
wire n37_113;
wire \counter_out[18]_25 ;
wire \counter_out[18]_27 ;
wire \counter_out[18]_29 ;
wire \counter_out[16]_19 ;
wire \counter_out[16]_23 ;
wire \counter_out[17]_37 ;
wire \counter_out[17]_39 ;
wire \counter_out[17]_41 ;
wire \counter_out[13]_19 ;
wire \counter_out[13]_21 ;
wire \counter_out[13]_23_15 ;
wire \counter_out[6]_17 ;
wire \counter_out[6]_19 ;
wire \counter_out[6]_21 ;
wire \counter_out[0]_15 ;
wire \counter_out[0]_17 ;
wire \counter_out[0]_19 ;
wire \counter_out[1]_15 ;
wire \counter_out[1]_17 ;
wire \counter_out[1]_19 ;
wire \counter_out[4]_15 ;
wire \counter_out[4]_17 ;
wire \counter_out[4]_19 ;
wire \counter_out[5]_17 ;
wire \counter_out[5]_19 ;
wire \counter_out[5]_21 ;
wire \w_state_out[0]_77 ;
wire \w_state_out[0]_79 ;
wire \w_state_out[0]_81 ;
wire \counter_out[19]_41 ;
wire \counter_out[19]_43 ;
wire \counter_out[19]_45 ;
wire \counter_out[19]_47 ;
wire \counter_out[19]_49 ;
wire \counter_out[19]_51 ;
wire \counter_out[18]_31_19 ;
wire \counter_out[18]_33 ;
wire \counter_out[18]_35 ;
wire \counter_out[18]_37 ;
wire \counter_out[18]_39 ;
wire \counter_out[18]_41 ;
wire \counter_out[17]_43 ;
wire \counter_out[17]_45 ;
wire \counter_out[17]_47 ;
wire \counter_out[17]_49 ;
wire \counter_out[17]_51 ;
wire \counter_out[17]_53 ;
wire \counter_out[16]_25 ;
wire \counter_out[16]_27_20 ;
wire \counter_out[16]_29 ;
wire \counter_out[15]_27 ;
wire \counter_out[15]_29 ;
wire \counter_out[15]_31 ;
wire \counter_out[15]_33 ;
wire \counter_out[15]_35 ;
wire \counter_out[15]_37 ;
wire \counter_out[14]_33 ;
wire \counter_out[14]_35 ;
wire \counter_out[14]_37 ;
wire \counter_out[14]_39 ;
wire \counter_out[14]_41 ;
wire \counter_out[14]_43 ;
wire \counter_out[14]_45 ;
wire \counter_out[14]_47 ;
wire \counter_out[14]_49 ;
wire \counter_out[12]_31 ;
wire \counter_out[12]_33 ;
wire \counter_out[12]_35 ;
wire \counter_out[12]_37 ;
wire \counter_out[12]_39 ;
wire \counter_out[12]_41 ;
wire \counter_out[10]_29 ;
wire \counter_out[10]_31 ;
wire \counter_out[10]_33 ;
wire \counter_out[8]_15 ;
wire \counter_out[8]_17 ;
wire \counter_out[8]_19 ;
wire \level_out[6]_21 ;
wire \counter_out[8]_21 ;
wire \counter_out[12]_43 ;
wire \w_state_out[0]_83 ;
wire \w_state_out[0]_85 ;
wire \counter_out[6]_23 ;
wire \counter_out[12]_45 ;
wire \counter_out[12]_47 ;
wire \counter_out[3]_15 ;
wire \counter_out[2] ;
wire \counter_out[6]_25 ;
wire \counter_out[19]_53 ;
wire \counter_out[17]_55 ;
wire \counter_out[15]_39 ;
wire \counter_out[17]_57 ;
wire \counter_out[11]_21 ;
wire \counter_out[9]_7 ;
wire \counter_out[10]_35 ;
wire \w_state_out[1] ;
wire \w_state_out[2]_23 ;
wire n37_115;
wire \w_state_out[0]_87 ;
wire \counter_out[16]_31 ;
wire \counter_out[13]_25 ;
wire \counter_out[14]_51 ;
wire VCC;
wire GND;
ALU \w_level_next[0]_ins14010  (
.I0(o_27),
.I1(n37_3),
.I3(GND),
.CIN(GND),
.SUM(\w_level_next[0] ),
.COUT(\w_level_next[0]_1_COUT ) 
);
defparam \w_level_next[0]_ins14010 .ALU_MODE=0;
ALU \w_level_next[1]_ins14011  (
.I0(o_25),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[0]_1_COUT ),
.SUM(\w_level_next[1] ),
.COUT(\w_level_next[1]_1_COUT ) 
);
defparam \w_level_next[1]_ins14011 .ALU_MODE=0;
ALU \w_level_next[2]_ins14012  (
.I0(o_23),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[1]_1_COUT ),
.SUM(\w_level_next[2] ),
.COUT(\w_level_next[2]_1_COUT ) 
);
defparam \w_level_next[2]_ins14012 .ALU_MODE=0;
ALU \w_level_next[3]_ins14013  (
.I0(o_21),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[2]_1_COUT ),
.SUM(\w_level_next[3] ),
.COUT(\w_level_next[3]_1_COUT ) 
);
defparam \w_level_next[3]_ins14013 .ALU_MODE=0;
ALU \w_level_next[4]_ins14014  (
.I0(o_19),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[3]_1_COUT ),
.SUM(\w_level_next[4] ),
.COUT(\w_level_next[4]_1_COUT ) 
);
defparam \w_level_next[4]_ins14014 .ALU_MODE=0;
ALU \w_level_next[5]_ins14015  (
.I0(o_17),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[4]_1_COUT ),
.SUM(\w_level_next[5] ),
.COUT(\w_level_next[5]_1_COUT ) 
);
defparam \w_level_next[5]_ins14015 .ALU_MODE=0;
ALU \w_level_next[6]_ins14016  (
.I0(o_15),
.I1(\w_add_value_ext[1] ),
.I3(GND),
.CIN(\w_level_next[5]_1_COUT ),
.SUM(\w_level_next[6] ),
.COUT(\w_level_next[6]_1_COUT ) 
);
defparam \w_level_next[6]_ins14016 .ALU_MODE=0;
LUT3 n37_ins15750 (
.I0(n37_5),
.I1(n37_7),
.I2(n37_9),
.F(n37_3) 
);
defparam n37_ins15750.INIT=8'h7F;
LUT4 \counter_out[19]_ins15751  (
.I0(\counter_out[19]_5 ),
.I1(\counter_out[19]_7 ),
.I2(\counter_out[19]_9 ),
.I3(\counter_out[19]_11_14 ),
.F(\counter_out[19]_3 ) 
);
defparam \counter_out[19]_ins15751 .INIT=16'hFF01;
LUT4 \counter_out[17]_ins15753  (
.I0(\counter_out[17]_5 ),
.I1(\counter_out[17]_7 ),
.I2(\counter_out[17]_9 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[17]_3 ) 
);
defparam \counter_out[17]_ins15753 .INIT=16'hC3AA;
LUT4 \counter_out[15]_ins15755  (
.I0(\counter_out[19]_5 ),
.I1(\counter_out[15]_5 ),
.I2(\counter_out[15]_39 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[15]_3 ) 
);
defparam \counter_out[15]_ins15755 .INIT=16'h0F11;
LUT4 \counter_out[14]_ins15756  (
.I0(\counter_out[19]_5 ),
.I1(\counter_out[14]_5 ),
.I2(\counter_out[14]_51 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[14]_3 ) 
);
defparam \counter_out[14]_ins15756 .INIT=16'h0F11;
LUT4 \counter_out[13]_ins15757  (
.I0(\counter_out[13] ),
.I1(\counter_out[13]_7 ),
.I2(\counter_out[13]_9 ),
.I3(\counter_out[13]_25 ),
.F(\counter_out[13]_3 ) 
);
defparam \counter_out[13]_ins15757 .INIT=16'h004F;
LUT4 \counter_out[12]_ins15758  (
.I0(\counter_out[12]_47 ),
.I1(\counter_out[12]_45 ),
.I2(\counter_out[12]_9 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[12]_3 ) 
);
defparam \counter_out[12]_ins15758 .INIT=16'hF0EE;
LUT4 \counter_out[11]_ins15759  (
.I0(\counter_out[11] ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[11]_21 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[11]_3 ) 
);
defparam \counter_out[11]_ins15759 .INIT=16'h0F44;
LUT4 \counter_out[10]_ins15760  (
.I0(\counter_out[10] ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[10]_35 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[10]_3 ) 
);
defparam \counter_out[10]_ins15760 .INIT=16'h0F44;
LUT4 \counter_out[9]_ins15761  (
.I0(\counter_out[19]_5 ),
.I1(\counter_out[15]_5 ),
.I2(\counter_out[9]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[9] ) 
);
defparam \counter_out[9]_ins15761 .INIT=16'hF077;
LUT4 \counter_out[8]_ins15762  (
.I0(\counter_out[19]_5 ),
.I1(\counter_out[14]_5 ),
.I2(\counter_out[8]_5 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[8]_3 ) 
);
defparam \counter_out[8]_ins15762 .INIT=16'hF077;
LUT4 \counter_out[7]_ins15763  (
.I0(\counter_out[7]_5 ),
.I1(\counter_out[19]_5 ),
.I2(\counter_out[7]_7 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[7]_3 ) 
);
defparam \counter_out[7]_ins15763 .INIT=16'hF077;
LUT4 \counter_out[6]_ins15764  (
.I0(\counter_out[6]_23 ),
.I1(\counter_out[6]_7 ),
.I2(\counter_out[6]_25 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[6]_3 ) 
);
defparam \counter_out[6]_ins15764 .INIT=16'hC355;
LUT4 \level_out[0]_ins16273  (
.I0(o_27),
.I1(\w_level_next[0] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[0] ) 
);
defparam \level_out[0]_ins16273 .INIT=16'hCA00;
LUT4 \level_out[1]_ins16274  (
.I0(o_25),
.I1(\w_level_next[1] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[1] ) 
);
defparam \level_out[1]_ins16274 .INIT=16'hCA00;
LUT4 \level_out[2]_ins16275  (
.I0(o_23),
.I1(\w_level_next[2] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[2] ) 
);
defparam \level_out[2]_ins16275 .INIT=16'hCA00;
LUT4 \level_out[3]_ins16276  (
.I0(o_21),
.I1(\w_level_next[3] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[3] ) 
);
defparam \level_out[3]_ins16276 .INIT=16'hCA00;
LUT4 \level_out[4]_ins16277  (
.I0(o_19),
.I1(\w_level_next[4] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[4] ) 
);
defparam \level_out[4]_ins16277 .INIT=16'hCA00;
LUT4 \level_out[5]_ins16278  (
.I0(o_17),
.I1(\w_level_next[5] ),
.I2(\level_out[0]_7 ),
.I3(\level_out[0]_9 ),
.F(\level_out[5] ) 
);
defparam \level_out[5]_ins16278 .INIT=16'hCA00;
LUT4 \w_add_value_ext[1]_ins16279  (
.I0(n37_5),
.I1(n37_7),
.I2(n37_9),
.I3(\counter_out[19]_5 ),
.F(\w_add_value_ext[1] ) 
);
defparam \w_add_value_ext[1]_ins16279 .INIT=16'h007F;
LUT3 \w_state_out[1]_ins16280  (
.I0(\wave_address_out[0] ),
.I1(\w_state_out[1]_7 ),
.I2(\w_state_out[1]_9 ),
.F(\w_state_out[1]_5_13 ) 
);
defparam \w_state_out[1]_ins16280 .INIT=8'h10;
LUT4 \w_state_out[2]_ins16281  (
.I0(\w_state_out[2]_23 ),
.I1(\w_state_out[2]_9 ),
.I2(\w_state_out[2]_11 ),
.I3(\w_state_out[2]_13 ),
.F(\w_state_out[2] ) 
);
defparam \w_state_out[2]_ins16281 .INIT=16'h000B;
LUT2 \counter_out[0]_ins16365  (
.I0(\counter_out[0]_7 ),
.I1(\counter_out[19]_7 ),
.F(\counter_out[0] ) 
);
defparam \counter_out[0]_ins16365 .INIT=4'hB;
LUT3 \counter_out[1]_ins16366  (
.I0(\counter_out[0]_7 ),
.I1(\counter_out[1]_7 ),
.I2(\counter_out[19]_7 ),
.F(\counter_out[1] ) 
);
defparam \counter_out[1]_ins16366 .INIT=8'h9F;
LUT3 \counter_out[3]_ins16368  (
.I0(\wave_address_out[0] ),
.I1(\counter_out[3]_7 ),
.I2(\counter_out[3]_15 ),
.F(\counter_out[3] ) 
);
defparam \counter_out[3]_ins16368 .INIT=8'hEB;
LUT4 \counter_out[4]_ins16369  (
.I0(\counter_out[3]_7 ),
.I1(\counter_out[3]_15 ),
.I2(\wave_address_out[0] ),
.I3(\counter_out[4]_7 ),
.F(\counter_out[4] ) 
);
defparam \counter_out[4]_ins16369 .INIT=16'hF8F7;
LUT3 \counter_out[5]_ins16370  (
.I0(\counter_out[5]_7 ),
.I1(\counter_out[5]_9 ),
.I2(\counter_out[19]_7 ),
.F(\counter_out[5] ) 
);
defparam \counter_out[5]_ins16370 .INIT=8'h9F;
LUT4 \level_out[6]_ins16371  (
.I0(\w_state_out[2]_13 ),
.I1(\level_out[6]_7 ),
.I2(\level_out[6]_9 ),
.I3(reg_wts_enable),
.F(\level_out[6]_5 ) 
);
defparam \level_out[6]_ins16371 .INIT=16'hF1FF;
LUT4 \w_state_out[0]_ins16372  (
.I0(\w_state_out[0]_7 ),
.I1(\w_state_out[0]_9 ),
.I2(\w_state_out[1]_9 ),
.I3(\wave_address_out[0] ),
.F(\w_state_out[0] ) 
);
defparam \w_state_out[0]_ins16372 .INIT=16'hFF10;
LUT4 n37_ins16412 (
.I0(n37_11),
.I1(n37_13),
.I2(n37_15),
.I3(n37_17),
.F(n37_5) 
);
defparam n37_ins16412.INIT=16'h0007;
LUT4 n37_ins16413 (
.I0(n37_19),
.I1(n37_21),
.I2(n37_23),
.I3(n37_25),
.F(n37_7) 
);
defparam n37_ins16413.INIT=16'h8000;
LUT3 n37_ins16414 (
.I0(n37_27),
.I1(n37_29),
.I2(\counter_out[7]_5 ),
.F(n37_9) 
);
defparam n37_ins16414.INIT=8'h80;
LUT2 \counter_out[19]_ins16415  (
.I0(\counter_out[19]_13 ),
.I1(\w_state_out[0] ),
.F(\counter_out[19]_5 ) 
);
defparam \counter_out[19]_ins16415 .INIT=4'h4;
LUT4 \counter_out[19]_ins16416  (
.I0(\counter_out[19]_15 ),
.I1(\counter_out[19]_17 ),
.I2(\counter_out[19]_53 ),
.I3(\wave_address_out[0] ),
.F(\counter_out[19]_7 ) 
);
defparam \counter_out[19]_ins16416 .INIT=16'h007F;
LUT3 \counter_out[19]_ins16417  (
.I0(\counter_out[13]_7 ),
.I1(\counter_out[19] ),
.I2(n37_19),
.F(\counter_out[19]_9 ) 
);
defparam \counter_out[19]_ins16417 .INIT=8'hD0;
LUT4 \counter_out[19]_ins16418  (
.I0(\counter_out[19]_53 ),
.I1(\counter_out[17]_7 ),
.I2(\counter_out[19]_23 ),
.I3(\wave_address_out[0] ),
.F(\counter_out[19]_11_14 ) 
);
defparam \counter_out[19]_ins16418 .INIT=16'h0007;
LUT4 \counter_out[17]_ins16421  (
.I0(\counter_out[17] ),
.I1(\counter_out[13]_7 ),
.I2(n37_23),
.I3(\counter_out[19]_5 ),
.F(\counter_out[17]_5 ) 
);
defparam \counter_out[17]_ins16421 .INIT=16'h004F;
LUT4 \counter_out[17]_ins16422  (
.I0(\counter_out[17]_13 ),
.I1(\counter_out[19]_17 ),
.I2(\counter_out[17]_57 ),
.I3(\counter_out[17]_55 ),
.F(\counter_out[17]_7 ) 
);
defparam \counter_out[17]_ins16422 .INIT=16'h8000;
LUT4 \counter_out[17]_ins16423  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\counter_out[17]_19 ),
.I3(\counter_out[17]_41 ),
.F(\counter_out[17]_9 ) 
);
defparam \counter_out[17]_ins16423 .INIT=16'h00FB;
LUT4 \counter_out[15]_ins16426  (
.I0(\counter_out[13]_7 ),
.I1(\counter_out[15] ),
.I2(n37_17),
.I3(n37_15),
.F(\counter_out[15]_5 ) 
);
defparam \counter_out[15]_ins16426 .INIT=16'h000D;
LUT3 \counter_out[14]_ins16428  (
.I0(\counter_out[13]_7 ),
.I1(\counter_out[14] ),
.I2(n37_21),
.F(\counter_out[14]_5 ) 
);
defparam \counter_out[14]_ins16428 .INIT=8'hD0;
LUT4 \counter_out[13]_ins16430  (
.I0(\ff_active[1] ),
.I1(\counter_out[13]_13 ),
.I2(\counter_out[13]_23_15 ),
.I3(\ff_active[2] ),
.F(\counter_out[13] ) 
);
defparam \counter_out[13]_ins16430 .INIT=16'hBBF0;
LUT3 \counter_out[13]_ins16431  (
.I0(\w_state_out[2]_23 ),
.I1(\w_state_out[0]_7 ),
.I2(n37_11),
.F(\counter_out[13]_7 ) 
);
defparam \counter_out[13]_ins16431 .INIT=8'hE0;
LUT4 \counter_out[13]_ins16432  (
.I0(\counter_out[7]_5 ),
.I1(n37_19),
.I2(\counter_out[19]_7 ),
.I3(\counter_out[19]_5 ),
.F(\counter_out[13]_9 ) 
);
defparam \counter_out[13]_ins16432 .INIT=16'h0C0A;
LUT4 \counter_out[12]_ins16436  (
.I0(\counter_out[19]_17 ),
.I1(\counter_out[12]_13 ),
.I2(\counter_out[12]_15 ),
.I3(\counter_out[12]_43 ),
.F(\counter_out[12]_9 ) 
);
defparam \counter_out[12]_ins16436 .INIT=16'h807F;
LUT4 \counter_out[11]_ins16437  (
.I0(\ff_reg_ar_a0[5] ),
.I1(\ff_active[2] ),
.I2(\counter_out[11]_9 ),
.I3(\counter_out[11]_11 ),
.F(\counter_out[11] ) 
);
defparam \counter_out[11]_ins16437 .INIT=16'hFCD3;
LUT4 \counter_out[10]_ins16439  (
.I0(\counter_out[10]_9 ),
.I1(\counter_out[10]_11 ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\counter_out[10] ) 
);
defparam \counter_out[10]_ins16439 .INIT=16'hADCF;
LUT2 \counter_out[8]_ins16442  (
.I0(\counter_out[19]_17 ),
.I1(\counter_out[8]_21 ),
.F(\counter_out[8]_5 ) 
);
defparam \counter_out[8]_ins16442 .INIT=4'h9;
LUT4 \counter_out[7]_ins16443  (
.I0(\counter_out[7]_9 ),
.I1(\counter_out[7] ),
.I2(\counter_out[7]_13 ),
.I3(\w_state_out[0] ),
.F(\counter_out[7]_5 ) 
);
defparam \counter_out[7]_ins16443 .INIT=16'hD0DD;
LUT3 \counter_out[7]_ins16444  (
.I0(\counter_out[6]_7 ),
.I1(\counter_out[6]_25 ),
.I2(\counter_out[7]_15 ),
.F(\counter_out[7]_7 ) 
);
defparam \counter_out[7]_ins16444 .INIT=8'h87;
LUT4 \counter_out[6]_ins16446  (
.I0(\ff_active[1] ),
.I1(\counter_out[6]_11 ),
.I2(\counter_out[6]_21 ),
.I3(\ff_active[2] ),
.F(\counter_out[6]_7 ) 
);
defparam \counter_out[6]_ins16446 .INIT=16'hBBF0;
LUT4 \level_out[0]_ins16761  (
.I0(\level_out[0]_11 ),
.I1(\counter_out[17]_13 ),
.I2(\counter_out[19]_17 ),
.I3(\counter_out[17]_57 ),
.F(\level_out[0]_7 ) 
);
defparam \level_out[0]_ins16761 .INIT=16'h8000;
LUT2 \level_out[0]_ins16762  (
.I0(\w_state_out[2]_13 ),
.I1(reg_wts_enable),
.F(\level_out[0]_9 ) 
);
defparam \level_out[0]_ins16762 .INIT=4'h4;
LUT4 \w_state_out[1]_ins16763  (
.I0(\w_state_out[1]_11 ),
.I1(\w_state_out[1]_13 ),
.I2(\w_state_out[1]_15 ),
.I3(\w_state_out[1]_17 ),
.F(\w_state_out[1]_7 ) 
);
defparam \w_state_out[1]_ins16763 .INIT=16'h7F00;
LUT3 \w_state_out[1]_ins16764  (
.I0(\w_state_out[2]_23 ),
.I1(\w_state_out[2]_11 ),
.I2(\w_state_out[1] ),
.F(\w_state_out[1]_9 ) 
);
defparam \w_state_out[1]_ins16764 .INIT=8'h01;
LUT4 \w_state_out[2]_ins16766  (
.I0(\w_state_out[2]_15 ),
.I1(\w_state_out[2]_17 ),
.I2(\ff_active[2] ),
.I3(\w_state_out[2]_19_16 ),
.F(\w_state_out[2]_9 ) 
);
defparam \w_state_out[2]_ins16766 .INIT=16'hCFF5;
LUT4 \w_state_out[2]_ins16767  (
.I0(o_15),
.I1(\w_state_out[1]_15 ),
.I2(\w_state_out[1]_13 ),
.I3(\w_state_out[2]_21 ),
.F(\w_state_out[2]_11 ) 
);
defparam \w_state_out[2]_ins16767 .INIT=16'h1000;
LUT4 \w_state_out[2]_ins16768  (
.I0(ff_ch0_key_on_5),
.I1(ff_ch0_key_off),
.I2(ff_ch0_key_on),
.I3(ff_ch0_key_on_17),
.F(\w_state_out[2]_13 ) 
);
defparam \w_state_out[2]_ins16768 .INIT=16'hE000;
LUT4 \counter_out[0]_ins16795  (
.I0(\ff_active[1] ),
.I1(\counter_out[0]_9 ),
.I2(\counter_out[0]_19 ),
.I3(\ff_active[2] ),
.F(\counter_out[0]_7 ) 
);
defparam \counter_out[0]_ins16795 .INIT=16'hBBF0;
LUT4 \counter_out[1]_ins16796  (
.I0(\ff_active[1] ),
.I1(\counter_out[1]_9 ),
.I2(\counter_out[1]_19 ),
.I3(\ff_active[2] ),
.F(\counter_out[1]_7 ) 
);
defparam \counter_out[1]_ins16796 .INIT=16'hBBF0;
LUT4 \counter_out[2]_ins16798  (
.I0(o_603),
.I1(\ff_counter_b[2] ),
.I2(\counter_out[2]_11 ),
.I3(\counter_out[2]_13 ),
.F(\counter_out[2]_9 ) 
);
defparam \counter_out[2]_ins16798 .INIT=16'h0700;
LUT4 \counter_out[3]_ins16799  (
.I0(o_603),
.I1(\ff_counter_b[3] ),
.I2(\counter_out[3]_11 ),
.I3(\counter_out[3]_13 ),
.F(\counter_out[3]_7 ) 
);
defparam \counter_out[3]_ins16799 .INIT=16'h0700;
LUT4 \counter_out[4]_ins16801  (
.I0(\ff_active[1] ),
.I1(\counter_out[4]_9 ),
.I2(\counter_out[4]_19 ),
.I3(\ff_active[2] ),
.F(\counter_out[4]_7 ) 
);
defparam \counter_out[4]_ins16801 .INIT=16'hBBF0;
LUT3 \counter_out[5]_ins16802  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[3]_7 ),
.I2(\counter_out[3]_15 ),
.F(\counter_out[5]_7 ) 
);
defparam \counter_out[5]_ins16802 .INIT=8'h80;
LUT4 \counter_out[5]_ins16803  (
.I0(\ff_active[1] ),
.I1(\counter_out[5]_11 ),
.I2(\counter_out[5]_21 ),
.I3(\ff_active[2] ),
.F(\counter_out[5]_9 ) 
);
defparam \counter_out[5]_ins16803 .INIT=16'hBBF0;
LUT3 \level_out[6]_ins16804  (
.I0(o_15),
.I1(\w_level_next[6] ),
.I2(\level_out[0]_7 ),
.F(\level_out[6]_7 ) 
);
defparam \level_out[6]_ins16804 .INIT=8'h35;
LUT4 \level_out[6]_ins16805  (
.I0(\level_out[6]_11 ),
.I1(\wave_address_out[0] ),
.I2(\level_out[6] ),
.I3(\level_out[6]_15 ),
.F(\level_out[6]_9 ) 
);
defparam \level_out[6]_ins16805 .INIT=16'h8000;
LUT4 \w_state_out[0]_ins16806  (
.I0(\w_state_out[0]_81 ),
.I1(\w_state_out[0]_13 ),
.I2(\w_state_out[0]_15 ),
.I3(\w_state_out[0]_17 ),
.F(\w_state_out[0]_7 ) 
);
defparam \w_state_out[0]_ins16806 .INIT=16'h007F;
LUT4 \w_state_out[0]_ins16807  (
.I0(o_15),
.I1(\w_state_out[1]_13 ),
.I2(\w_state_out[1]_15 ),
.I3(\w_state_out[2]_21 ),
.F(\w_state_out[0]_9 ) 
);
defparam \w_state_out[0]_ins16807 .INIT=16'h8000;
LUT3 n37_ins16811 (
.I0(\w_state_out[2]_23 ),
.I1(\w_state_out[1]_7 ),
.I2(\w_state_out[2] ),
.F(n37_11) 
);
defparam n37_ins16811.INIT=8'hE0;
LUT3 n37_ins16812 (
.I0(\w_state_out[2]_23 ),
.I1(\w_state_out[0]_7 ),
.I2(n37_31),
.F(n37_13) 
);
defparam n37_ins16812.INIT=8'h0E;
LUT4 n37_ins16813 (
.I0(\w_state_out[0]_9 ),
.I1(\w_state_out[0]_7 ),
.I2(n37),
.I3(n37_35),
.F(n37_15) 
);
defparam n37_ins16813.INIT=16'h0E00;
LUT4 n37_ins16814 (
.I0(\counter_out[19]_13 ),
.I1(n37_37),
.I2(n37_115),
.I3(\w_state_out[0] ),
.F(n37_17) 
);
defparam n37_ins16814.INIT=16'hF100;
LUT4 n37_ins16815 (
.I0(\counter_out[7]_9 ),
.I1(n37_41),
.I2(n37_43),
.I3(\w_state_out[0] ),
.F(n37_19) 
);
defparam n37_ins16815.INIT=16'h7077;
LUT4 n37_ins16816 (
.I0(n37_45),
.I1(\counter_out[7]_9 ),
.I2(n37_47),
.I3(\w_state_out[0] ),
.F(n37_21) 
);
defparam n37_ins16816.INIT=16'hB0BB;
LUT4 n37_ins16817 (
.I0(\counter_out[7]_9 ),
.I1(n37_49),
.I2(n37_51),
.I3(\w_state_out[0] ),
.F(n37_23) 
);
defparam n37_ins16817.INIT=16'h7077;
LUT4 n37_ins16818 (
.I0(\counter_out[7]_9 ),
.I1(n37_53),
.I2(n37_55),
.I3(\w_state_out[0] ),
.F(n37_25) 
);
defparam n37_ins16818.INIT=16'hD0DD;
LUT4 n37_ins16819 (
.I0(\counter_out[7]_9 ),
.I1(n37_57),
.I2(n37_59),
.I3(\w_state_out[0] ),
.F(n37_27) 
);
defparam n37_ins16819.INIT=16'hD0DD;
LUT4 n37_ins16820 (
.I0(\counter_out[7]_9 ),
.I1(n37_61),
.I2(n37_63),
.I3(\w_state_out[0] ),
.F(n37_29) 
);
defparam n37_ins16820.INIT=16'hD0DD;
LUT4 \counter_out[19]_ins16821  (
.I0(\w_state_out[0]_9 ),
.I1(\counter_out[19]_25 ),
.I2(\w_state_out[2]_11 ),
.I3(\w_state_out[2]_13 ),
.F(\counter_out[19]_13 ) 
);
defparam \counter_out[19]_ins16821 .INIT=16'h000B;
LUT4 \counter_out[19]_ins16822  (
.I0(\counter_out[17]_13 ),
.I1(\counter_out[17]_57 ),
.I2(\counter_out[17]_55 ),
.I3(\counter_out[19]_23 ),
.F(\counter_out[19]_15 ) 
);
defparam \counter_out[19]_ins16822 .INIT=16'h8000;
LUT4 \counter_out[19]_ins16823  (
.I0(\counter_out[19]_27_17 ),
.I1(\counter_out[7]_15 ),
.I2(\counter_out[6]_7 ),
.I3(\counter_out[3]_15 ),
.F(\counter_out[19]_17 ) 
);
defparam \counter_out[19]_ins16823 .INIT=16'h8000;
LUT4 \counter_out[19]_ins16825  (
.I0(\ff_active[1] ),
.I1(\counter_out[19]_29 ),
.I2(\counter_out[19]_45 ),
.I3(\ff_active[2] ),
.F(\counter_out[19] ) 
);
defparam \counter_out[19]_ins16825 .INIT=16'hBBF0;
LUT4 \counter_out[19]_ins16826  (
.I0(\ff_active[1] ),
.I1(\counter_out[19]_33 ),
.I2(\counter_out[19]_51 ),
.I3(\ff_active[2] ),
.F(\counter_out[19]_23 ) 
);
defparam \counter_out[19]_ins16826 .INIT=16'hEEF0;
LUT4 \counter_out[18]_ins16827  (
.I0(\ff_active[1] ),
.I1(\counter_out[18]_13 ),
.I2(\counter_out[18]_35 ),
.I3(\ff_active[2] ),
.F(\counter_out[18] ) 
);
defparam \counter_out[18]_ins16827 .INIT=16'hBBF0;
LUT3 \counter_out[18]_ins16828  (
.I0(\counter_out[18]_41 ),
.I1(\counter_out[18]_19 ),
.I2(\ff_active[0] ),
.F(\counter_out[18]_11 ) 
);
defparam \counter_out[18]_ins16828 .INIT=8'h53;
LUT4 \counter_out[17]_ins16829  (
.I0(\ff_active[2] ),
.I1(\counter_out[17]_23_18 ),
.I2(\ff_active[1] ),
.I3(\counter_out[17]_47 ),
.F(\counter_out[17] ) 
);
defparam \counter_out[17]_ins16829 .INIT=16'h00BF;
LUT4 \counter_out[17]_ins16830  (
.I0(\ff_active[2] ),
.I1(\counter_out[17]_27 ),
.I2(\ff_active[1] ),
.I3(\counter_out[17]_53 ),
.F(\counter_out[17]_13 ) 
);
defparam \counter_out[17]_ins16830 .INIT=16'h00BF;
LUT3 \counter_out[17]_ins16833  (
.I0(\ff_counter_b[17] ),
.I1(\ff_counter_c[17] ),
.I2(\ff_active[0] ),
.F(\counter_out[17]_19 ) 
);
defparam \counter_out[17]_ins16833 .INIT=8'h35;
LUT4 \counter_out[16]_ins16835  (
.I0(\ff_active[1] ),
.I1(\counter_out[16]_13 ),
.I2(\counter_out[16]_29 ),
.I3(\ff_active[2] ),
.F(\counter_out[16] ) 
);
defparam \counter_out[16]_ins16835 .INIT=16'hBBF0;
LUT2 \counter_out[16]_ins16836  (
.I0(\counter_out[19]_17 ),
.I1(\counter_out[17]_57 ),
.F(\counter_out[16]_11 ) 
);
defparam \counter_out[16]_ins16836 .INIT=4'h8;
LUT4 \counter_out[15]_ins16837  (
.I0(\ff_active[2] ),
.I1(\counter_out[15]_15 ),
.I2(\ff_active[1] ),
.I3(\counter_out[15]_31 ),
.F(\counter_out[15] ) 
);
defparam \counter_out[15]_ins16837 .INIT=16'h00BF;
LUT4 \counter_out[15]_ins16839  (
.I0(\ff_active[1] ),
.I1(\counter_out[15]_19 ),
.I2(\counter_out[15]_37 ),
.I3(\ff_active[2] ),
.F(\counter_out[15]_13 ) 
);
defparam \counter_out[15]_ins16839 .INIT=16'hEEF0;
LUT4 \counter_out[14]_ins16840  (
.I0(\ff_active[1] ),
.I1(\counter_out[14]_15 ),
.I2(\counter_out[14]_37 ),
.I3(\ff_active[2] ),
.F(\counter_out[14] ) 
);
defparam \counter_out[14]_ins16840 .INIT=16'hBBF0;
LUT4 \counter_out[14]_ins16841  (
.I0(\ff_active[1] ),
.I1(\counter_out[14]_19 ),
.I2(\counter_out[14]_43 ),
.I3(\ff_active[2] ),
.F(\counter_out[14]_11 ) 
);
defparam \counter_out[14]_ins16841 .INIT=16'hEEF0;
LUT4 \counter_out[14]_ins16842  (
.I0(\ff_active[1] ),
.I1(\counter_out[14]_23 ),
.I2(\counter_out[14]_49 ),
.I3(\ff_active[2] ),
.F(\counter_out[14]_13 ) 
);
defparam \counter_out[14]_ins16842 .INIT=16'hEEF0;
LUT3 \counter_out[13]_ins16843  (
.I0(\ff_reg_rr_d0[1] ),
.I1(\ff_reg_rr_e0[1] ),
.I2(\ff_active[0] ),
.F(\counter_out[13]_13 ) 
);
defparam \counter_out[13]_ins16843 .INIT=8'hCA;
LUT4 \counter_out[12]_ins16845  (
.I0(\ff_active[1] ),
.I1(\counter_out[12]_19 ),
.I2(\counter_out[12]_35 ),
.I3(\ff_active[2] ),
.F(\counter_out[12] ) 
);
defparam \counter_out[12]_ins16845 .INIT=16'hBBF0;
LUT2 \counter_out[12]_ins16846  (
.I0(\counter_out[10]_13 ),
.I1(\counter_out[10]_15 ),
.F(\counter_out[12]_13 ) 
);
defparam \counter_out[12]_ins16846 .INIT=4'h8;
LUT2 \counter_out[12]_ins16847  (
.I0(\counter_out[8]_21 ),
.I1(\counter_out[11]_15 ),
.F(\counter_out[12]_15 ) 
);
defparam \counter_out[12]_ins16847 .INIT=4'h8;
LUT3 \counter_out[11]_ins16849  (
.I0(\ff_reg_ar_e0[5] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(\counter_out[11]_9 ) 
);
defparam \counter_out[11]_ins16849 .INIT=8'hD3;
LUT4 \counter_out[11]_ins16850  (
.I0(\ff_reg_ar_b0[5] ),
.I1(\ff_reg_ar_c0[5] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[11]_11 ) 
);
defparam \counter_out[11]_ins16850 .INIT=16'hC0AF;
LUT2 \counter_out[11]_ins16851  (
.I0(\counter_out[19]_17 ),
.I1(\counter_out[8]_21 ),
.F(\counter_out[11]_13 ) 
);
defparam \counter_out[11]_ins16851 .INIT=4'h8;
LUT4 \counter_out[11]_ins16852  (
.I0(n280),
.I1(\ff_counter_c[11] ),
.I2(\counter_out[11]_17 ),
.I3(\counter_out[11]_19 ),
.F(\counter_out[11]_15 ) 
);
defparam \counter_out[11]_ins16852 .INIT=16'h0700;
LUT4 \counter_out[10]_ins16853  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_c0[4] ),
.I2(\ff_reg_ar_b0[4] ),
.I3(\ff_active[0] ),
.F(\counter_out[10]_9 ) 
);
defparam \counter_out[10]_ins16853 .INIT=16'hBBF0;
LUT4 \counter_out[10]_ins16854  (
.I0(\ff_reg_ar_e0[4] ),
.I1(\ff_reg_ar_a0[4] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\counter_out[10]_11 ) 
);
defparam \counter_out[10]_ins16854 .INIT=16'h5F30;
LUT4 \counter_out[10]_ins16855  (
.I0(\ff_active[1] ),
.I1(\counter_out[10]_17 ),
.I2(\counter_out[10]_19 ),
.I3(\counter_out[10]_21 ),
.F(\counter_out[10]_13 ) 
);
defparam \counter_out[10]_ins16855 .INIT=16'hF0EE;
LUT4 \counter_out[10]_ins16856  (
.I0(\ff_active[1] ),
.I1(\counter_out[10]_23 ),
.I2(\counter_out[10]_33 ),
.I3(\ff_active[2] ),
.F(\counter_out[10]_15 ) 
);
defparam \counter_out[10]_ins16856 .INIT=16'hEEF0;
LUT3 \counter_out[7]_ins16858  (
.I0(\w_state_out[0]_9 ),
.I1(\w_state_out[0]_7 ),
.I2(n37_35),
.F(\counter_out[7]_9 ) 
);
defparam \counter_out[7]_ins16858 .INIT=8'hE0;
LUT3 \counter_out[7]_ins16859  (
.I0(\counter_out[7]_17 ),
.I1(\counter_out[7]_19 ),
.I2(\ff_active[2] ),
.F(\counter_out[7] ) 
);
defparam \counter_out[7]_ins16859 .INIT=8'h3A;
LUT4 \counter_out[7]_ins16860  (
.I0(\counter_out[19]_13 ),
.I1(\counter_out[7]_21 ),
.I2(\counter_out[7]_23 ),
.I3(n37_35),
.F(\counter_out[7]_13 ) 
);
defparam \counter_out[7]_ins16860 .INIT=16'hB0BB;
LUT4 \counter_out[7]_ins16861  (
.I0(o_603),
.I1(\ff_counter_b[7] ),
.I2(\counter_out[7]_25 ),
.I3(\counter_out[7]_27 ),
.F(\counter_out[7]_15 ) 
);
defparam \counter_out[7]_ins16861 .INIT=16'h0700;
LUT3 \counter_out[6]_ins16862  (
.I0(\ff_counter_d[6] ),
.I1(\ff_counter_e[6] ),
.I2(\ff_active[0] ),
.F(\counter_out[6]_11 ) 
);
defparam \counter_out[6]_ins16862 .INIT=8'hCA;
LUT3 \level_out[0]_ins17013  (
.I0(\counter_out[17]_55 ),
.I1(\counter_out[19]_23 ),
.I2(\counter_out[19]_53 ),
.F(\level_out[0]_11 ) 
);
defparam \level_out[0]_ins17013 .INIT=8'h80;
LUT3 \w_state_out[1]_ins17014  (
.I0(o_17),
.I1(o_19),
.I2(o_15),
.F(\w_state_out[1]_11 ) 
);
defparam \w_state_out[1]_ins17014 .INIT=8'h10;
LUT4 \w_state_out[1]_ins17015  (
.I0(o_21),
.I1(o_23),
.I2(o_25),
.I3(o_27),
.F(\w_state_out[1]_13 ) 
);
defparam \w_state_out[1]_ins17015 .INIT=16'h0001;
LUT3 \w_state_out[1]_ins17016  (
.I0(\w_state_out[0]_17 ),
.I1(\w_state_out[1]_17 ),
.I2(\w_state_out[2]_9 ),
.F(\w_state_out[1]_15 ) 
);
defparam \w_state_out[1]_ins17016 .INIT=8'h80;
LUT4 \w_state_out[1]_ins17017  (
.I0(\w_state_out[1]_21 ),
.I1(\w_state_out[1]_23 ),
.I2(\ff_active[2] ),
.I3(\w_state_out[1]_25 ),
.F(\w_state_out[1]_17 ) 
);
defparam \w_state_out[1]_ins17017 .INIT=16'hCFF5;
LUT4 \w_state_out[2]_ins17019  (
.I0(\ff_state_c[2] ),
.I1(\ff_active[1] ),
.I2(\ff_state_b[2] ),
.I3(\ff_active[0] ),
.F(\w_state_out[2]_15 ) 
);
defparam \w_state_out[2]_ins17019 .INIT=16'hBBF0;
LUT3 \w_state_out[2]_ins17020  (
.I0(\ff_state_d[2] ),
.I1(\ff_state_e[2] ),
.I2(\ff_active[0] ),
.F(\w_state_out[2]_17 ) 
);
defparam \w_state_out[2]_ins17020 .INIT=8'h35;
LUT3 \w_state_out[2]_ins17021  (
.I0(\ff_active[2] ),
.I1(\ff_state_a[2] ),
.I2(\ff_active[1] ),
.F(\w_state_out[2]_19_16 ) 
);
defparam \w_state_out[2]_ins17021 .INIT=8'h0B;
LUT2 \w_state_out[2]_ins17022  (
.I0(o_17),
.I1(o_19),
.F(\w_state_out[2]_21 ) 
);
defparam \w_state_out[2]_ins17022 .INIT=4'h1;
LUT3 \counter_out[0]_ins17069  (
.I0(\ff_counter_d[0] ),
.I1(\ff_counter_e[0] ),
.I2(\ff_active[0] ),
.F(\counter_out[0]_9 ) 
);
defparam \counter_out[0]_ins17069 .INIT=8'hCA;
LUT3 \counter_out[1]_ins17071  (
.I0(\ff_counter_d[1] ),
.I1(\ff_counter_e[1] ),
.I2(\ff_active[0] ),
.F(\counter_out[1]_9 ) 
);
defparam \counter_out[1]_ins17071 .INIT=8'hCA;
LUT4 \counter_out[2]_ins17073  (
.I0(\ff_counter_a[2] ),
.I1(\ff_counter_e[2] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[2]_11 ) 
);
defparam \counter_out[2]_ins17073 .INIT=16'hCA00;
LUT4 \counter_out[2]_ins17074  (
.I0(o),
.I1(\ff_counter_d[2] ),
.I2(\ff_counter_c[2] ),
.I3(n280),
.F(\counter_out[2]_13 ) 
);
defparam \counter_out[2]_ins17074 .INIT=16'h0777;
LUT4 \counter_out[3]_ins17075  (
.I0(\ff_counter_a[3] ),
.I1(\ff_counter_e[3] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[3]_11 ) 
);
defparam \counter_out[3]_ins17075 .INIT=16'hCA00;
LUT4 \counter_out[3]_ins17076  (
.I0(o),
.I1(\ff_counter_d[3] ),
.I2(\ff_counter_c[3] ),
.I3(n280),
.F(\counter_out[3]_13 ) 
);
defparam \counter_out[3]_ins17076 .INIT=16'h0777;
LUT3 \counter_out[4]_ins17077  (
.I0(\ff_counter_d[4] ),
.I1(\ff_counter_e[4] ),
.I2(\ff_active[0] ),
.F(\counter_out[4]_9 ) 
);
defparam \counter_out[4]_ins17077 .INIT=8'hCA;
LUT3 \counter_out[5]_ins17079  (
.I0(\ff_counter_d[5] ),
.I1(\ff_counter_e[5] ),
.I2(\ff_active[0] ),
.F(\counter_out[5]_11 ) 
);
defparam \counter_out[5]_ins17079 .INIT=8'hCA;
LUT4 \level_out[6]_ins17081  (
.I0(\counter_out[8] ),
.I1(\counter_out[13]_23 ),
.I2(\counter_out[10] ),
.I3(n37_37),
.F(\level_out[6]_11 ) 
);
defparam \level_out[6]_ins17081 .INIT=16'h4000;
LUT4 \level_out[6]_ins17082  (
.I0(\w_sram_a0[8] ),
.I1(\ff_reg_ar_e0[6] ),
.I2(\level_out[6]_21 ),
.I3(\level_out[6]_19 ),
.F(\level_out[6] ) 
);
defparam \level_out[6]_ins17082 .INIT=16'h0700;
LUT4 \level_out[6]_ins17083  (
.I0(\w_state_out[1] ),
.I1(\counter_out[7]_21 ),
.I2(\counter_out[6] ),
.I3(\counter_out[11] ),
.F(\level_out[6]_15 ) 
);
defparam \level_out[6]_ins17083 .INIT=16'h0100;
LUT4 \w_state_out[0]_ins17085  (
.I0(\w_state_out[0]_83 ),
.I1(o_23),
.I2(\w_state_out[0]_25 ),
.I3(o_19),
.F(\w_state_out[0]_13 ) 
);
defparam \w_state_out[0]_ins17085 .INIT=16'h4182;
LUT4 \w_state_out[0]_ins17086  (
.I0(\w_state_out[0]_27 ),
.I1(o_17),
.I2(\w_state_out[0]_29 ),
.I3(\w_state_out[0]_31 ),
.F(\w_state_out[0]_15 ) 
);
defparam \w_state_out[0]_ins17086 .INIT=16'h2800;
LUT4 \w_state_out[0]_ins17087  (
.I0(\w_state_out[0]_33 ),
.I1(\w_state_out[0]_35 ),
.I2(\w_state_out[0]_37 ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_17 ) 
);
defparam \w_state_out[0]_ins17087 .INIT=16'h05CF;
LUT4 n37_ins17090 (
.I0(n37_65),
.I1(\counter_out[18] ),
.I2(\counter_out[13] ),
.I3(n37_67),
.F(n37_31) 
);
defparam n37_ins17090.INIT=16'h8000;
LUT4 n37_ins17091 (
.I0(n4_5),
.I1(\ff_reg_dr_a0[3] ),
.I2(n37_69),
.I3(n37_71),
.F(n37) 
);
defparam n37_ins17091.INIT=16'h0007;
LUT4 n37_ins17092 (
.I0(\w_state_out[2]_11 ),
.I1(\w_state_out[1]_7 ),
.I2(\w_state_out[2]_9 ),
.I3(\w_state_out[1]_27 ),
.F(n37_35) 
);
defparam n37_ins17092.INIT=16'h1000;
LUT4 n37_ins17093 (
.I0(\ff_reg_ar_a0[3] ),
.I1(\ff_active[2] ),
.I2(n37_73),
.I3(n37_75),
.F(n37_37) 
);
defparam n37_ins17093.INIT=16'hFCD3;
LUT4 n37_ins17095 (
.I0(\ff_reg_dr_d0[7] ),
.I1(n37_77),
.I2(n37_79),
.I3(\ff_active[2] ),
.F(n37_41) 
);
defparam n37_ins17095.INIT=16'hF8CF;
LUT4 n37_ins17096 (
.I0(\counter_out[19]_13 ),
.I1(\counter_out[13]_23 ),
.I2(\counter_out[19]_27 ),
.I3(n37_35),
.F(n37_43) 
);
defparam n37_ins17096.INIT=16'hE0EE;
LUT4 n37_ins17097 (
.I0(n4_5),
.I1(\ff_reg_dr_a0[2] ),
.I2(n37_81),
.I3(n37_83),
.F(n37_45) 
);
defparam n37_ins17097.INIT=16'h0007;
LUT4 n37_ins17098 (
.I0(\counter_out[19]_13 ),
.I1(\counter_out[8] ),
.I2(\counter_out[14]_27 ),
.I3(n37_35),
.F(n37_47) 
);
defparam n37_ins17098.INIT=16'hB0BB;
LUT4 n37_ins17099 (
.I0(n4_5),
.I1(\ff_reg_dr_a0[5] ),
.I2(n37_85),
.I3(n37_87),
.F(n37_49) 
);
defparam n37_ins17099.INIT=16'h000D;
LUT4 n37_ins17100 (
.I0(\counter_out[19]_13 ),
.I1(\counter_out[11] ),
.I2(\counter_out[17]_23 ),
.I3(n37_35),
.F(n37_51) 
);
defparam n37_ins17100.INIT=16'hE0EE;
LUT3 n37_ins17101 (
.I0(n37_89),
.I1(n37_91),
.I2(\ff_active[2] ),
.F(n37_53) 
);
defparam n37_ins17101.INIT=8'h3A;
LUT4 n37_ins17102 (
.I0(\counter_out[19]_13 ),
.I1(\counter_out[6] ),
.I2(n37_35),
.I3(n37_93),
.F(n37_55) 
);
defparam n37_ins17102.INIT=16'hBB0B;
LUT3 n37_ins17103 (
.I0(n37_95),
.I1(n37_97),
.I2(\ff_active[2] ),
.F(n37_57) 
);
defparam n37_ins17103.INIT=8'h3A;
LUT4 n37_ins17104 (
.I0(\counter_out[19]_13 ),
.I1(\counter_out[10] ),
.I2(\counter_out[16]_27 ),
.I3(n37_35),
.F(n37_59) 
);
defparam n37_ins17104.INIT=16'hE0EE;
LUT3 n37_ins17105 (
.I0(n37_99),
.I1(n37_101),
.I2(\ff_active[2] ),
.F(n37_61) 
);
defparam n37_ins17105.INIT=8'h3A;
LUT4 n37_ins17106 (
.I0(\counter_out[19]_13 ),
.I1(\level_out[6] ),
.I2(n37_35),
.I3(\counter_out[18]_31 ),
.F(n37_63) 
);
defparam n37_ins17106.INIT=16'hEE0E;
LUT2 \counter_out[19]_ins17107  (
.I0(\w_state_out[1]_17 ),
.I1(\w_state_out[2]_9 ),
.F(\counter_out[19]_25 ) 
);
defparam \counter_out[19]_ins17107 .INIT=4'h8;
LUT3 \counter_out[19]_ins17108  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[3]_7 ),
.I2(\counter_out[5]_9 ),
.F(\counter_out[19]_27_17 ) 
);
defparam \counter_out[19]_ins17108 .INIT=8'h80;
LUT3 \counter_out[19]_ins17109  (
.I0(\ff_reg_rr_d0[7] ),
.I1(\ff_reg_rr_e0[7] ),
.I2(\ff_active[0] ),
.F(\counter_out[19]_29 ) 
);
defparam \counter_out[19]_ins17109 .INIT=8'hCA;
LUT3 \counter_out[19]_ins17111  (
.I0(\ff_counter_d[19] ),
.I1(\ff_counter_e[19] ),
.I2(\ff_active[0] ),
.F(\counter_out[19]_33 ) 
);
defparam \counter_out[19]_ins17111 .INIT=8'h35;
LUT3 \counter_out[18]_ins17113  (
.I0(\ff_reg_rr_d0[6] ),
.I1(\ff_reg_rr_e0[6] ),
.I2(\ff_active[0] ),
.F(\counter_out[18]_13 ) 
);
defparam \counter_out[18]_ins17113 .INIT=8'hCA;
LUT4 \counter_out[18]_ins17116  (
.I0(\ff_counter_d[18] ),
.I1(\ff_counter_b[18] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[18]_19 ) 
);
defparam \counter_out[18]_ins17116 .INIT=16'hF53F;
LUT3 \counter_out[17]_ins17117  (
.I0(\ff_reg_rr_b0[5] ),
.I1(\ff_reg_rr_c0[5] ),
.I2(\ff_active[0] ),
.F(\counter_out[17]_23_18 ) 
);
defparam \counter_out[17]_ins17117 .INIT=8'hCA;
LUT3 \counter_out[17]_ins17119  (
.I0(\ff_counter_b[16] ),
.I1(\ff_counter_c[16] ),
.I2(\ff_active[0] ),
.F(\counter_out[17]_27 ) 
);
defparam \counter_out[17]_ins17119 .INIT=8'hCA;
LUT3 \counter_out[16]_ins17122  (
.I0(\ff_reg_rr_d0[4] ),
.I1(\ff_reg_rr_e0[4] ),
.I2(\ff_active[0] ),
.F(\counter_out[16]_13 ) 
);
defparam \counter_out[16]_ins17122 .INIT=8'hCA;
LUT3 \counter_out[15]_ins17124  (
.I0(\ff_reg_rr_b0[3] ),
.I1(\ff_reg_rr_c0[3] ),
.I2(\ff_active[0] ),
.F(\counter_out[15]_15 ) 
);
defparam \counter_out[15]_ins17124 .INIT=8'hCA;
LUT3 \counter_out[15]_ins17126  (
.I0(\ff_counter_d[15] ),
.I1(\ff_counter_e[15] ),
.I2(\ff_active[0] ),
.F(\counter_out[15]_19 ) 
);
defparam \counter_out[15]_ins17126 .INIT=8'h35;
LUT3 \counter_out[14]_ins17128  (
.I0(\ff_reg_rr_d0[2] ),
.I1(\ff_reg_rr_e0[2] ),
.I2(\ff_active[0] ),
.F(\counter_out[14]_15 ) 
);
defparam \counter_out[14]_ins17128 .INIT=8'hCA;
LUT3 \counter_out[14]_ins17130  (
.I0(\ff_counter_d[13] ),
.I1(\ff_counter_e[13] ),
.I2(\ff_active[0] ),
.F(\counter_out[14]_19 ) 
);
defparam \counter_out[14]_ins17130 .INIT=8'h35;
LUT3 \counter_out[14]_ins17132  (
.I0(\ff_counter_d[14] ),
.I1(\ff_counter_e[14] ),
.I2(\ff_active[0] ),
.F(\counter_out[14]_23 ) 
);
defparam \counter_out[14]_ins17132 .INIT=8'h35;
LUT3 \counter_out[12]_ins17135  (
.I0(\ff_reg_rr_d0[0] ),
.I1(\ff_reg_rr_e0[0] ),
.I2(\ff_active[0] ),
.F(\counter_out[12]_19 ) 
);
defparam \counter_out[12]_ins17135 .INIT=8'hCA;
LUT3 \counter_out[12]_ins17137  (
.I0(\ff_counter_a[12] ),
.I1(\ff_counter_e[12] ),
.I2(\ff_active[2] ),
.F(\counter_out[12]_23 ) 
);
defparam \counter_out[12]_ins17137 .INIT=8'h35;
LUT4 \counter_out[11]_ins17139  (
.I0(\ff_counter_a[11] ),
.I1(\ff_counter_e[11] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[11]_17 ) 
);
defparam \counter_out[11]_ins17139 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins17140  (
.I0(o),
.I1(\ff_counter_d[11] ),
.I2(\ff_counter_b[11] ),
.I3(o_603),
.F(\counter_out[11]_19 ) 
);
defparam \counter_out[11]_ins17140 .INIT=16'h0777;
LUT3 \counter_out[10]_ins17141  (
.I0(\ff_counter_a[9] ),
.I1(\ff_counter_e[9] ),
.I2(\ff_active[2] ),
.F(\counter_out[10]_17 ) 
);
defparam \counter_out[10]_ins17141 .INIT=8'h35;
LUT3 \counter_out[10]_ins17142  (
.I0(\ff_counter_d[9] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(\counter_out[10]_19 ) 
);
defparam \counter_out[10]_ins17142 .INIT=8'hD3;
LUT4 \counter_out[10]_ins17143  (
.I0(\ff_counter_b[9] ),
.I1(\ff_counter_c[9] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[10]_21 ) 
);
defparam \counter_out[10]_ins17143 .INIT=16'hC0AF;
LUT3 \counter_out[10]_ins17144  (
.I0(\ff_counter_d[10] ),
.I1(\ff_counter_e[10] ),
.I2(\ff_active[0] ),
.F(\counter_out[10]_23 ) 
);
defparam \counter_out[10]_ins17144 .INIT=8'h35;
LUT3 \counter_out[8]_ins17146  (
.I0(\ff_counter_a[8] ),
.I1(\ff_counter_e[8] ),
.I2(\ff_active[2] ),
.F(\counter_out[8]_9 ) 
);
defparam \counter_out[8]_ins17146 .INIT=8'h35;
LUT3 \counter_out[7]_ins17148  (
.I0(\ff_reg_dr_a0[1] ),
.I1(\counter_out[7]_29 ),
.I2(\ff_active[1] ),
.F(\counter_out[7]_17 ) 
);
defparam \counter_out[7]_ins17148 .INIT=8'h35;
LUT3 \counter_out[7]_ins17149  (
.I0(\ff_reg_dr_d0[1] ),
.I1(\ff_reg_dr_e0[1] ),
.I2(\ff_active[0] ),
.F(\counter_out[7]_19 ) 
);
defparam \counter_out[7]_ins17149 .INIT=8'hCA;
LUT4 \counter_out[7]_ins17150  (
.I0(\ff_active[0] ),
.I1(\counter_out[7]_31 ),
.I2(\counter_out[7]_33 ),
.I3(\ff_active[1] ),
.F(\counter_out[7]_21 ) 
);
defparam \counter_out[7]_ins17150 .INIT=16'h30A0;
LUT4 \counter_out[7]_ins17151  (
.I0(\ff_reg_sr_d0[1] ),
.I1(\ff_active[2] ),
.I2(\counter_out[7]_35 ),
.I3(\counter_out[7]_37 ),
.F(\counter_out[7]_23 ) 
);
defparam \counter_out[7]_ins17151 .INIT=16'h004F;
LUT4 \counter_out[7]_ins17152  (
.I0(\ff_counter_a[7] ),
.I1(\ff_counter_e[7] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[7]_25 ) 
);
defparam \counter_out[7]_ins17152 .INIT=16'hCA00;
LUT4 \counter_out[7]_ins17153  (
.I0(o),
.I1(\ff_counter_d[7] ),
.I2(\ff_counter_c[7] ),
.I3(n280),
.F(\counter_out[7]_27 ) 
);
defparam \counter_out[7]_ins17153 .INIT=16'h0777;
LUT4 \w_state_out[1]_ins17253  (
.I0(\ff_state_c[1] ),
.I1(\ff_active[1] ),
.I2(\ff_state_b[1] ),
.I3(\ff_active[0] ),
.F(\w_state_out[1]_21 ) 
);
defparam \w_state_out[1]_ins17253 .INIT=16'hBBF0;
LUT3 \w_state_out[1]_ins17254  (
.I0(\ff_state_d[1] ),
.I1(\ff_state_e[1] ),
.I2(\ff_active[0] ),
.F(\w_state_out[1]_23 ) 
);
defparam \w_state_out[1]_ins17254 .INIT=8'h35;
LUT4 \w_state_out[1]_ins17255  (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_state_a[1] ),
.I3(\ff_active[1] ),
.F(\w_state_out[1]_25 ) 
);
defparam \w_state_out[1]_ins17255 .INIT=16'h00BF;
LUT4 \level_out[6]_ins17276  (
.I0(\ff_reg_ar_a0[6] ),
.I1(o_605),
.I2(\ff_reg_ar_b0[6] ),
.I3(o_603),
.F(\level_out[6]_19 ) 
);
defparam \level_out[6]_ins17276 .INIT=16'h0777;
LUT4 \w_state_out[0]_ins17280  (
.I0(\w_state_out[0]_51 ),
.I1(\w_state_out[0]_53 ),
.I2(\w_state_out[0]_55 ),
.I3(\ff_active[1] ),
.F(\w_state_out[0]_25 ) 
);
defparam \w_state_out[0]_ins17280 .INIT=16'h05CF;
LUT4 \w_state_out[0]_ins17281  (
.I0(\w_sram_a0[7] ),
.I1(\w_state_out[0]_57 ),
.I2(\w_state_out[0]_59 ),
.I3(o_25),
.F(\w_state_out[0]_27 ) 
);
defparam \w_state_out[0]_ins17281 .INIT=16'hF20D;
LUT4 \w_state_out[0]_ins17282  (
.I0(\w_state_out[0]_61 ),
.I1(\w_sram_a0[9] ),
.I2(\w_state_out[0]_87 ),
.I3(\w_state_out[0]_65 ),
.F(\w_state_out[0]_29 ) 
);
defparam \w_state_out[0]_ins17282 .INIT=16'h000B;
LUT3 \w_state_out[0]_ins17283  (
.I0(o_15),
.I1(\w_state_out[1]_17 ),
.I2(\w_state_out[2]_9 ),
.F(\w_state_out[0]_31 ) 
);
defparam \w_state_out[0]_ins17283 .INIT=8'h10;
LUT3 \w_state_out[0]_ins17284  (
.I0(\ff_state_d[0] ),
.I1(\ff_state_e[0] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_33 ) 
);
defparam \w_state_out[0]_ins17284 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17285  (
.I0(\ff_state_a[0] ),
.I1(\ff_state_c[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_state_out[0]_35 ) 
);
defparam \w_state_out[0]_ins17285 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17286  (
.I0(\ff_active[0] ),
.I1(\ff_state_b[0] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\w_state_out[0]_37 ) 
);
defparam \w_state_out[0]_ins17286 .INIT=16'hFB0F;
LUT2 n37_ins17287 (
.I0(\counter_out[14] ),
.I1(\counter_out[16] ),
.F(n37_65) 
);
defparam n37_ins17287.INIT=4'h8;
LUT4 n37_ins17288 (
.I0(\counter_out[17] ),
.I1(\counter_out[12] ),
.I2(\counter_out[15] ),
.I3(\counter_out[19] ),
.F(n37_67) 
);
defparam n37_ins17288.INIT=16'h8000;
LUT4 n37_ins17289 (
.I0(\ff_reg_dr_b0[3] ),
.I1(\ff_reg_dr_c0[3] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(n37_69) 
);
defparam n37_ins17289.INIT=16'hCA00;
LUT4 n37_ins17290 (
.I0(\ff_reg_dr_d0[3] ),
.I1(\ff_reg_dr_e0[3] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(n37_71) 
);
defparam n37_ins17290.INIT=16'hCA00;
LUT3 n37_ins17291 (
.I0(\ff_reg_ar_e0[3] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(n37_73) 
);
defparam n37_ins17291.INIT=8'hD3;
LUT4 n37_ins17292 (
.I0(\ff_reg_ar_b0[3] ),
.I1(\ff_reg_ar_c0[3] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n37_75) 
);
defparam n37_ins17292.INIT=16'hC0AF;
LUT4 n37_ins17293 (
.I0(\ff_reg_dr_b0[7] ),
.I1(\ff_reg_dr_c0[7] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n37_77) 
);
defparam n37_ins17293.INIT=16'hC0AF;
LUT4 n37_ins17294 (
.I0(\ff_reg_dr_a0[7] ),
.I1(\ff_reg_dr_e0[7] ),
.I2(\w_sram_a0[9] ),
.I3(\ff_active[2] ),
.F(n37_79) 
);
defparam n37_ins17294.INIT=16'hC05F;
LUT4 n37_ins17295 (
.I0(\ff_reg_dr_b0[2] ),
.I1(\ff_reg_dr_c0[2] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(n37_81) 
);
defparam n37_ins17295.INIT=16'hCA00;
LUT4 n37_ins17296 (
.I0(\ff_reg_dr_d0[2] ),
.I1(\ff_reg_dr_e0[2] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(n37_83) 
);
defparam n37_ins17296.INIT=16'hCA00;
LUT4 n37_ins17297 (
.I0(\ff_reg_dr_b0[5] ),
.I1(\ff_reg_dr_c0[5] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(n37_85) 
);
defparam n37_ins17297.INIT=16'h3500;
LUT4 n37_ins17298 (
.I0(\ff_reg_dr_d0[5] ),
.I1(\ff_reg_dr_e0[5] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(n37_87) 
);
defparam n37_ins17298.INIT=16'h3500;
LUT3 n37_ins17299 (
.I0(\ff_reg_dr_a0[0] ),
.I1(n37_103),
.I2(\ff_active[1] ),
.F(n37_89) 
);
defparam n37_ins17299.INIT=8'h35;
LUT3 n37_ins17300 (
.I0(\ff_reg_dr_d0[0] ),
.I1(\ff_reg_dr_e0[0] ),
.I2(\ff_active[0] ),
.F(n37_91) 
);
defparam n37_ins17300.INIT=8'hCA;
LUT3 n37_ins17301 (
.I0(n37_105),
.I1(n37_107),
.I2(\ff_active[2] ),
.F(n37_93) 
);
defparam n37_ins17301.INIT=8'h3A;
LUT3 n37_ins17302 (
.I0(\ff_reg_dr_a0[4] ),
.I1(n37_109),
.I2(\ff_active[1] ),
.F(n37_95) 
);
defparam n37_ins17302.INIT=8'h35;
LUT3 n37_ins17303 (
.I0(\ff_reg_dr_d0[4] ),
.I1(\ff_reg_dr_e0[4] ),
.I2(\ff_active[0] ),
.F(n37_97) 
);
defparam n37_ins17303.INIT=8'hCA;
LUT3 n37_ins17304 (
.I0(\ff_reg_dr_a0[6] ),
.I1(n37_111),
.I2(\ff_active[1] ),
.F(n37_99) 
);
defparam n37_ins17304.INIT=8'h35;
LUT3 n37_ins17305 (
.I0(\ff_reg_dr_d0[6] ),
.I1(\ff_reg_dr_e0[6] ),
.I2(\ff_active[0] ),
.F(n37_101) 
);
defparam n37_ins17305.INIT=8'hCA;
LUT3 \counter_out[7]_ins17322  (
.I0(\ff_reg_dr_b0[1] ),
.I1(\ff_reg_dr_c0[1] ),
.I2(\ff_active[0] ),
.F(\counter_out[7]_29 ) 
);
defparam \counter_out[7]_ins17322 .INIT=8'hCA;
LUT3 \counter_out[7]_ins17323  (
.I0(\ff_reg_ar_b0[1] ),
.I1(\ff_reg_ar_c0[1] ),
.I2(\ff_active[0] ),
.F(\counter_out[7]_31 ) 
);
defparam \counter_out[7]_ins17323 .INIT=8'h35;
LUT4 \counter_out[7]_ins17324  (
.I0(\ff_reg_ar_a0[1] ),
.I1(\ff_reg_ar_e0[1] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[7]_33 ) 
);
defparam \counter_out[7]_ins17324 .INIT=16'h0CFA;
LUT4 \counter_out[7]_ins17325  (
.I0(\ff_reg_sr_b0[1] ),
.I1(\ff_reg_sr_c0[1] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[7]_35 ) 
);
defparam \counter_out[7]_ins17325 .INIT=16'hC0AF;
LUT4 \counter_out[7]_ins17326  (
.I0(\ff_reg_sr_a0[1] ),
.I1(\ff_reg_sr_e0[1] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[7]_37 ) 
);
defparam \counter_out[7]_ins17326 .INIT=16'hCA00;
LUT3 \w_state_out[0]_ins17406  (
.I0(\ff_reg_sl_d0[3] ),
.I1(\ff_reg_sl_e0[3] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_39 ) 
);
defparam \w_state_out[0]_ins17406 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17407  (
.I0(\ff_reg_sl_b0[3] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(\w_state_out[0]_67 ),
.F(\w_state_out[0]_41 ) 
);
defparam \w_state_out[0]_ins17407 .INIT=16'h000E;
LUT3 \w_state_out[0]_ins17408  (
.I0(\ff_reg_sl_b0[0] ),
.I1(\ff_reg_sl_c0[0] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_43 ) 
);
defparam \w_state_out[0]_ins17408 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17409  (
.I0(\ff_reg_sl_d0[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(\w_state_out[0]_69 ),
.F(\w_state_out[0]_45 ) 
);
defparam \w_state_out[0]_ins17409 .INIT=16'h3002;
LUT3 \w_state_out[0]_ins17410  (
.I0(\ff_reg_sl_d0[4] ),
.I1(\ff_reg_sl_e0[4] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_47 ) 
);
defparam \w_state_out[0]_ins17410 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17411  (
.I0(\ff_reg_sl_b0[4] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(\w_state_out[0]_71 ),
.F(\w_state_out[0]_49 ) 
);
defparam \w_state_out[0]_ins17411 .INIT=16'h000E;
LUT3 \w_state_out[0]_ins17412  (
.I0(\ff_reg_sl_b0[2] ),
.I1(\ff_reg_sl_c0[2] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_51 ) 
);
defparam \w_state_out[0]_ins17412 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17413  (
.I0(\ff_reg_sl_a0[2] ),
.I1(\ff_reg_sl_e0[2] ),
.I2(\ff_active[2] ),
.I3(\ff_active[0] ),
.F(\w_state_out[0]_53 ) 
);
defparam \w_state_out[0]_ins17413 .INIT=16'hCA00;
LUT3 \w_state_out[0]_ins17414  (
.I0(\ff_active[0] ),
.I1(\ff_reg_sl_d0[2] ),
.I2(\ff_active[1] ),
.F(\w_state_out[0]_55 ) 
);
defparam \w_state_out[0]_ins17414 .INIT=8'h0B;
LUT3 \w_state_out[0]_ins17415  (
.I0(\ff_reg_sl_d0[1] ),
.I1(\ff_reg_sl_e0[1] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_57 ) 
);
defparam \w_state_out[0]_ins17415 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17416  (
.I0(\ff_reg_sl_b0[1] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(\w_state_out[0]_73 ),
.F(\w_state_out[0]_59 ) 
);
defparam \w_state_out[0]_ins17416 .INIT=16'h0E00;
LUT3 \w_state_out[0]_ins17417  (
.I0(\ff_reg_sl_a0[5] ),
.I1(\ff_reg_sl_e0[5] ),
.I2(\ff_active[2] ),
.F(\w_state_out[0]_61 ) 
);
defparam \w_state_out[0]_ins17417 .INIT=8'h35;
LUT3 \w_state_out[0]_ins17419  (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_reg_sl_d0[5] ),
.F(\w_state_out[0]_65 ) 
);
defparam \w_state_out[0]_ins17419 .INIT=8'h40;
LUT3 n37_ins17420 (
.I0(\ff_reg_dr_b0[0] ),
.I1(\ff_reg_dr_c0[0] ),
.I2(\ff_active[0] ),
.F(n37_103) 
);
defparam n37_ins17420.INIT=8'hCA;
LUT3 n37_ins17421 (
.I0(\ff_reg_sr_a0[0] ),
.I1(n37_113),
.I2(\ff_active[1] ),
.F(n37_105) 
);
defparam n37_ins17421.INIT=8'h35;
LUT3 n37_ins17422 (
.I0(\ff_reg_sr_d0[0] ),
.I1(\ff_reg_sr_e0[0] ),
.I2(\ff_active[0] ),
.F(n37_107) 
);
defparam n37_ins17422.INIT=8'hCA;
LUT3 n37_ins17423 (
.I0(\ff_reg_dr_b0[4] ),
.I1(\ff_reg_dr_c0[4] ),
.I2(\ff_active[0] ),
.F(n37_109) 
);
defparam n37_ins17423.INIT=8'hCA;
LUT3 n37_ins17424 (
.I0(\ff_reg_dr_b0[6] ),
.I1(\ff_reg_dr_c0[6] ),
.I2(\ff_active[0] ),
.F(n37_111) 
);
defparam n37_ins17424.INIT=8'hCA;
LUT4 \w_state_out[0]_ins17458  (
.I0(\ff_reg_sl_a0[3] ),
.I1(\ff_reg_sl_c0[3] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\w_state_out[0]_67 ) 
);
defparam \w_state_out[0]_ins17458 .INIT=16'h305F;
LUT4 \w_state_out[0]_ins17459  (
.I0(\ff_reg_sl_a0[0] ),
.I1(\ff_reg_sl_e0[0] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_69 ) 
);
defparam \w_state_out[0]_ins17459 .INIT=16'hC0AF;
LUT4 \w_state_out[0]_ins17460  (
.I0(\ff_reg_sl_a0[4] ),
.I1(\ff_reg_sl_c0[4] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\w_state_out[0]_71 ) 
);
defparam \w_state_out[0]_ins17460 .INIT=16'h305F;
LUT4 \w_state_out[0]_ins17461  (
.I0(\ff_reg_sl_c0[1] ),
.I1(\ff_reg_sl_a0[1] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\w_state_out[0]_73 ) 
);
defparam \w_state_out[0]_ins17461 .INIT=16'hAFC0;
LUT3 n37_ins17463 (
.I0(\ff_reg_sr_b0[0] ),
.I1(\ff_reg_sr_c0[0] ),
.I2(\ff_active[0] ),
.F(n37_113) 
);
defparam n37_ins17463.INIT=8'hCA;
LUT4 \counter_out[18]_ins17492  (
.I0(n37_29),
.I1(\counter_out[18] ),
.I2(\counter_out[13]_7 ),
.I3(\counter_out[19]_5 ),
.F(\counter_out[18]_25 ) 
);
defparam \counter_out[18]_ins17492 .INIT=16'h0075;
LUT3 \counter_out[18]_ins17493  (
.I0(\counter_out[18]_11 ),
.I1(\counter_out[17]_9 ),
.I2(\counter_out[17]_7 ),
.F(\counter_out[18]_27 ) 
);
defparam \counter_out[18]_ins17493 .INIT=8'h6A;
MUX2_LUT5 \counter_out[18]_ins17494  (
.I0(\counter_out[18]_25 ),
.I1(\counter_out[18]_27 ),
.S0(\counter_out[19]_7 ),
.O(\counter_out[18]_29 ) 
);
LUT4 \counter_out[16]_ins17495  (
.I0(n37_27),
.I1(\counter_out[16] ),
.I2(\counter_out[13]_7 ),
.I3(\counter_out[19]_5 ),
.F(\counter_out[16]_19 ) 
);
defparam \counter_out[16]_ins17495 .INIT=16'h0075;
MUX2_LUT5 \counter_out[16]_ins17497  (
.I0(\counter_out[16]_19 ),
.I1(\counter_out[16]_31 ),
.S0(\counter_out[19]_7 ),
.O(\counter_out[16]_23 ) 
);
LUT3 \counter_out[17]_ins17624  (
.I0(\ff_active[1] ),
.I1(\ff_counter_d[17] ),
.I2(\ff_active[2] ),
.F(\counter_out[17]_37 ) 
);
defparam \counter_out[17]_ins17624 .INIT=8'h40;
LUT4 \counter_out[17]_ins17625  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_counter_e[17] ),
.I3(\ff_counter_a[17] ),
.F(\counter_out[17]_39 ) 
);
defparam \counter_out[17]_ins17625 .INIT=16'h5140;
MUX2_LUT5 \counter_out[17]_ins17626  (
.I0(\counter_out[17]_37 ),
.I1(\counter_out[17]_39 ),
.S0(\ff_active[0] ),
.O(\counter_out[17]_41 ) 
);
LUT3 \counter_out[13]_ins17627  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[1] ),
.I2(\ff_reg_rr_b0[1] ),
.F(\counter_out[13]_19 ) 
);
defparam \counter_out[13]_ins17627 .INIT=8'h5F;
LUT3 \counter_out[13]_ins17628  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[1] ),
.I2(\ff_reg_rr_c0[1] ),
.F(\counter_out[13]_21 ) 
);
defparam \counter_out[13]_ins17628 .INIT=8'h1B;
MUX2_LUT5 \counter_out[13]_ins17629  (
.I0(\counter_out[13]_19 ),
.I1(\counter_out[13]_21 ),
.S0(\ff_active[0] ),
.O(\counter_out[13]_23_15 ) 
);
LUT3 \counter_out[6]_ins17630  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[6] ),
.I2(\ff_counter_b[6] ),
.F(\counter_out[6]_17 ) 
);
defparam \counter_out[6]_ins17630 .INIT=8'h5F;
LUT3 \counter_out[6]_ins17631  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[6] ),
.I2(\ff_counter_c[6] ),
.F(\counter_out[6]_19 ) 
);
defparam \counter_out[6]_ins17631 .INIT=8'h1B;
MUX2_LUT5 \counter_out[6]_ins17632  (
.I0(\counter_out[6]_17 ),
.I1(\counter_out[6]_19 ),
.S0(\ff_active[0] ),
.O(\counter_out[6]_21 ) 
);
LUT3 \counter_out[0]_ins17714  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[0] ),
.I2(\ff_counter_b[0] ),
.F(\counter_out[0]_15 ) 
);
defparam \counter_out[0]_ins17714 .INIT=8'h5F;
LUT3 \counter_out[0]_ins17715  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[0] ),
.I2(\ff_counter_c[0] ),
.F(\counter_out[0]_17 ) 
);
defparam \counter_out[0]_ins17715 .INIT=8'h1B;
MUX2_LUT5 \counter_out[0]_ins17716  (
.I0(\counter_out[0]_15 ),
.I1(\counter_out[0]_17 ),
.S0(\ff_active[0] ),
.O(\counter_out[0]_19 ) 
);
LUT3 \counter_out[1]_ins17717  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[1] ),
.I2(\ff_counter_b[1] ),
.F(\counter_out[1]_15 ) 
);
defparam \counter_out[1]_ins17717 .INIT=8'h5F;
LUT3 \counter_out[1]_ins17718  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[1] ),
.I2(\ff_counter_c[1] ),
.F(\counter_out[1]_17 ) 
);
defparam \counter_out[1]_ins17718 .INIT=8'h1B;
MUX2_LUT5 \counter_out[1]_ins17719  (
.I0(\counter_out[1]_15 ),
.I1(\counter_out[1]_17 ),
.S0(\ff_active[0] ),
.O(\counter_out[1]_19 ) 
);
LUT3 \counter_out[4]_ins17720  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[4] ),
.I2(\ff_counter_b[4] ),
.F(\counter_out[4]_15 ) 
);
defparam \counter_out[4]_ins17720 .INIT=8'h5F;
LUT3 \counter_out[4]_ins17721  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[4] ),
.I2(\ff_counter_c[4] ),
.F(\counter_out[4]_17 ) 
);
defparam \counter_out[4]_ins17721 .INIT=8'h1B;
MUX2_LUT5 \counter_out[4]_ins17722  (
.I0(\counter_out[4]_15 ),
.I1(\counter_out[4]_17 ),
.S0(\ff_active[0] ),
.O(\counter_out[4]_19 ) 
);
LUT3 \counter_out[5]_ins17723  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[5] ),
.I2(\ff_counter_b[5] ),
.F(\counter_out[5]_17 ) 
);
defparam \counter_out[5]_ins17723 .INIT=8'h5F;
LUT3 \counter_out[5]_ins17724  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[5] ),
.I2(\ff_counter_c[5] ),
.F(\counter_out[5]_19 ) 
);
defparam \counter_out[5]_ins17724 .INIT=8'h1B;
MUX2_LUT5 \counter_out[5]_ins17725  (
.I0(\counter_out[5]_17 ),
.I1(\counter_out[5]_19 ),
.S0(\ff_active[0] ),
.O(\counter_out[5]_21 ) 
);
LUT4 \w_state_out[0]_ins17726  (
.I0(o_21),
.I1(o_27),
.I2(\w_state_out[0]_85 ),
.I3(\w_state_out[0]_45 ),
.F(\w_state_out[0]_77 ) 
);
defparam \w_state_out[0]_ins17726 .INIT=16'h4812;
LUT4 \w_state_out[0]_ins17727  (
.I0(o_21),
.I1(o_27),
.I2(\w_state_out[0]_85 ),
.I3(\w_state_out[0]_43 ),
.F(\w_state_out[0]_79 ) 
);
defparam \w_state_out[0]_ins17727 .INIT=16'h1248;
MUX2_LUT5 \w_state_out[0]_ins17728  (
.I0(\w_state_out[0]_77 ),
.I1(\w_state_out[0]_79 ),
.S0(\ff_active[1] ),
.O(\w_state_out[0]_81 ) 
);
LUT3 \counter_out[19]_ins17729  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[7] ),
.I2(\ff_reg_rr_b0[7] ),
.F(\counter_out[19]_41 ) 
);
defparam \counter_out[19]_ins17729 .INIT=8'h5F;
LUT3 \counter_out[19]_ins17730  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[7] ),
.I2(\ff_reg_rr_c0[7] ),
.F(\counter_out[19]_43 ) 
);
defparam \counter_out[19]_ins17730 .INIT=8'h1B;
MUX2_LUT5 \counter_out[19]_ins17731  (
.I0(\counter_out[19]_41 ),
.I1(\counter_out[19]_43 ),
.S0(\ff_active[0] ),
.O(\counter_out[19]_45 ) 
);
LUT3 \counter_out[19]_ins17732  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[19] ),
.I2(\ff_counter_b[19] ),
.F(\counter_out[19]_47 ) 
);
defparam \counter_out[19]_ins17732 .INIT=8'h5F;
LUT3 \counter_out[19]_ins17733  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[19] ),
.I2(\ff_counter_c[19] ),
.F(\counter_out[19]_49 ) 
);
defparam \counter_out[19]_ins17733 .INIT=8'h1B;
MUX2_LUT5 \counter_out[19]_ins17734  (
.I0(\counter_out[19]_47 ),
.I1(\counter_out[19]_49 ),
.S0(\ff_active[0] ),
.O(\counter_out[19]_51 ) 
);
LUT3 \counter_out[18]_ins17735  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[6] ),
.I2(\ff_reg_rr_b0[6] ),
.F(\counter_out[18]_31_19 ) 
);
defparam \counter_out[18]_ins17735 .INIT=8'h5F;
LUT3 \counter_out[18]_ins17736  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[6] ),
.I2(\ff_reg_rr_c0[6] ),
.F(\counter_out[18]_33 ) 
);
defparam \counter_out[18]_ins17736 .INIT=8'h1B;
MUX2_LUT5 \counter_out[18]_ins17737  (
.I0(\counter_out[18]_31_19 ),
.I1(\counter_out[18]_33 ),
.S0(\ff_active[0] ),
.O(\counter_out[18]_35 ) 
);
LUT3 \counter_out[18]_ins17738  (
.I0(\ff_active[2] ),
.I1(\ff_counter_e[18] ),
.I2(\ff_counter_a[18] ),
.F(\counter_out[18]_37 ) 
);
defparam \counter_out[18]_ins17738 .INIT=8'h27;
LUT3 \counter_out[18]_ins17739  (
.I0(\ff_active[2] ),
.I1(\ff_counter_e[18] ),
.I2(\ff_counter_c[18] ),
.F(\counter_out[18]_39 ) 
);
defparam \counter_out[18]_ins17739 .INIT=8'hAF;
MUX2_LUT5 \counter_out[18]_ins17740  (
.I0(\counter_out[18]_37 ),
.I1(\counter_out[18]_39 ),
.S0(\ff_active[1] ),
.O(\counter_out[18]_41 ) 
);
LUT3 \counter_out[17]_ins17741  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_d0[5] ),
.I2(\ff_active[2] ),
.F(\counter_out[17]_43 ) 
);
defparam \counter_out[17]_ins17741 .INIT=8'h40;
LUT4 \counter_out[17]_ins17742  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_reg_rr_a0[5] ),
.I3(\ff_reg_rr_e0[5] ),
.F(\counter_out[17]_45 ) 
);
defparam \counter_out[17]_ins17742 .INIT=16'h5410;
MUX2_LUT5 \counter_out[17]_ins17743  (
.I0(\counter_out[17]_43 ),
.I1(\counter_out[17]_45 ),
.S0(\ff_active[0] ),
.O(\counter_out[17]_47 ) 
);
LUT3 \counter_out[17]_ins17744  (
.I0(\ff_active[1] ),
.I1(\ff_counter_d[16] ),
.I2(\ff_active[2] ),
.F(\counter_out[17]_49 ) 
);
defparam \counter_out[17]_ins17744 .INIT=8'h40;
LUT4 \counter_out[17]_ins17745  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_counter_a[16] ),
.I3(\ff_counter_e[16] ),
.F(\counter_out[17]_51 ) 
);
defparam \counter_out[17]_ins17745 .INIT=16'h5410;
MUX2_LUT5 \counter_out[17]_ins17746  (
.I0(\counter_out[17]_49 ),
.I1(\counter_out[17]_51 ),
.S0(\ff_active[0] ),
.O(\counter_out[17]_53 ) 
);
LUT3 \counter_out[16]_ins17747  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[4] ),
.I2(\ff_reg_rr_b0[4] ),
.F(\counter_out[16]_25 ) 
);
defparam \counter_out[16]_ins17747 .INIT=8'h5F;
LUT3 \counter_out[16]_ins17748  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[4] ),
.I2(\ff_reg_rr_c0[4] ),
.F(\counter_out[16]_27_20 ) 
);
defparam \counter_out[16]_ins17748 .INIT=8'h1B;
MUX2_LUT5 \counter_out[16]_ins17749  (
.I0(\counter_out[16]_25 ),
.I1(\counter_out[16]_27_20 ),
.S0(\ff_active[0] ),
.O(\counter_out[16]_29 ) 
);
LUT3 \counter_out[15]_ins17750  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_d0[3] ),
.I2(\ff_active[2] ),
.F(\counter_out[15]_27 ) 
);
defparam \counter_out[15]_ins17750 .INIT=8'h40;
LUT4 \counter_out[15]_ins17751  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_reg_rr_a0[3] ),
.I3(\ff_reg_rr_e0[3] ),
.F(\counter_out[15]_29 ) 
);
defparam \counter_out[15]_ins17751 .INIT=16'h5410;
MUX2_LUT5 \counter_out[15]_ins17752  (
.I0(\counter_out[15]_27 ),
.I1(\counter_out[15]_29 ),
.S0(\ff_active[0] ),
.O(\counter_out[15]_31 ) 
);
LUT3 \counter_out[15]_ins17753  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[15] ),
.I2(\ff_counter_b[15] ),
.F(\counter_out[15]_33 ) 
);
defparam \counter_out[15]_ins17753 .INIT=8'h5F;
LUT3 \counter_out[15]_ins17754  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[15] ),
.I2(\ff_counter_c[15] ),
.F(\counter_out[15]_35 ) 
);
defparam \counter_out[15]_ins17754 .INIT=8'h1B;
MUX2_LUT5 \counter_out[15]_ins17755  (
.I0(\counter_out[15]_33 ),
.I1(\counter_out[15]_35 ),
.S0(\ff_active[0] ),
.O(\counter_out[15]_37 ) 
);
LUT3 \counter_out[14]_ins17756  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[2] ),
.I2(\ff_reg_rr_b0[2] ),
.F(\counter_out[14]_33 ) 
);
defparam \counter_out[14]_ins17756 .INIT=8'h5F;
LUT3 \counter_out[14]_ins17757  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[2] ),
.I2(\ff_reg_rr_c0[2] ),
.F(\counter_out[14]_35 ) 
);
defparam \counter_out[14]_ins17757 .INIT=8'h1B;
MUX2_LUT5 \counter_out[14]_ins17758  (
.I0(\counter_out[14]_33 ),
.I1(\counter_out[14]_35 ),
.S0(\ff_active[0] ),
.O(\counter_out[14]_37 ) 
);
LUT3 \counter_out[14]_ins17759  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[13] ),
.I2(\ff_counter_b[13] ),
.F(\counter_out[14]_39 ) 
);
defparam \counter_out[14]_ins17759 .INIT=8'h5F;
LUT3 \counter_out[14]_ins17760  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[13] ),
.I2(\ff_counter_c[13] ),
.F(\counter_out[14]_41 ) 
);
defparam \counter_out[14]_ins17760 .INIT=8'h1B;
MUX2_LUT5 \counter_out[14]_ins17761  (
.I0(\counter_out[14]_39 ),
.I1(\counter_out[14]_41 ),
.S0(\ff_active[0] ),
.O(\counter_out[14]_43 ) 
);
LUT3 \counter_out[14]_ins17762  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[14] ),
.I2(\ff_counter_b[14] ),
.F(\counter_out[14]_45 ) 
);
defparam \counter_out[14]_ins17762 .INIT=8'h5F;
LUT3 \counter_out[14]_ins17763  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[14] ),
.I2(\ff_counter_c[14] ),
.F(\counter_out[14]_47 ) 
);
defparam \counter_out[14]_ins17763 .INIT=8'h1B;
MUX2_LUT5 \counter_out[14]_ins17764  (
.I0(\counter_out[14]_45 ),
.I1(\counter_out[14]_47 ),
.S0(\ff_active[0] ),
.O(\counter_out[14]_49 ) 
);
LUT3 \counter_out[12]_ins17765  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[0] ),
.I2(\ff_reg_rr_b0[0] ),
.F(\counter_out[12]_31 ) 
);
defparam \counter_out[12]_ins17765 .INIT=8'h5F;
LUT3 \counter_out[12]_ins17766  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_a0[0] ),
.I2(\ff_reg_rr_c0[0] ),
.F(\counter_out[12]_33 ) 
);
defparam \counter_out[12]_ins17766 .INIT=8'h1B;
MUX2_LUT5 \counter_out[12]_ins17767  (
.I0(\counter_out[12]_31 ),
.I1(\counter_out[12]_33 ),
.S0(\ff_active[0] ),
.O(\counter_out[12]_35 ) 
);
LUT4 \counter_out[12]_ins17768  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[12] ),
.I2(\ff_active[1] ),
.I3(\ff_counter_b[12] ),
.F(\counter_out[12]_37 ) 
);
defparam \counter_out[12]_ins17768 .INIT=16'hA7F7;
LUT4 \counter_out[12]_ins17769  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[12] ),
.I2(\ff_active[1] ),
.I3(\ff_counter_c[12] ),
.F(\counter_out[12]_39 ) 
);
defparam \counter_out[12]_ins17769 .INIT=16'hAFFF;
MUX2_LUT5 \counter_out[12]_ins17770  (
.I0(\counter_out[12]_37 ),
.I1(\counter_out[12]_39 ),
.S0(\ff_active[0] ),
.O(\counter_out[12]_41 ) 
);
LUT3 \counter_out[10]_ins17771  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[10] ),
.I2(\ff_counter_b[10] ),
.F(\counter_out[10]_29 ) 
);
defparam \counter_out[10]_ins17771 .INIT=8'h5F;
LUT3 \counter_out[10]_ins17772  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[10] ),
.I2(\ff_counter_c[10] ),
.F(\counter_out[10]_31 ) 
);
defparam \counter_out[10]_ins17772 .INIT=8'h1B;
MUX2_LUT5 \counter_out[10]_ins17773  (
.I0(\counter_out[10]_29 ),
.I1(\counter_out[10]_31 ),
.S0(\ff_active[0] ),
.O(\counter_out[10]_33 ) 
);
LUT3 \counter_out[8]_ins17774  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[8] ),
.I2(\ff_active[0] ),
.F(\counter_out[8]_15 ) 
);
defparam \counter_out[8]_ins17774 .INIT=8'h08;
LUT4 \counter_out[8]_ins17775  (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_counter_b[8] ),
.I3(\ff_counter_c[8] ),
.F(\counter_out[8]_17 ) 
);
defparam \counter_out[8]_ins17775 .INIT=16'h5410;
MUX2_LUT5 \counter_out[8]_ins17776  (
.I0(\counter_out[8]_15 ),
.I1(\counter_out[8]_17 ),
.S0(\ff_active[1] ),
.O(\counter_out[8]_19 ) 
);
LUT4 \level_out[6]_ins17885  (
.I0(\ff_reg_ar_c0[6] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\level_out[6]_21 ) 
);
defparam \level_out[6]_ins17885 .INIT=16'h2000;
LUT4 \counter_out[8]_ins17919  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[8]_9 ),
.I3(\counter_out[8]_19 ),
.F(\counter_out[8]_21 ) 
);
defparam \counter_out[8]_ins17919 .INIT=16'h00FB;
LUT4 \counter_out[12]_ins17920  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[12]_23 ),
.I3(\counter_out[12]_41 ),
.F(\counter_out[12]_43 ) 
);
defparam \counter_out[12]_ins17920 .INIT=16'hFB00;
LUT4 \w_state_out[0]_ins17930  (
.I0(\w_state_out[0]_47 ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\w_state_out[0]_49 ),
.F(\w_state_out[0]_83 ) 
);
defparam \w_state_out[0]_ins17930 .INIT=16'h00EF;
LUT4 \w_state_out[0]_ins17931  (
.I0(\w_state_out[0]_39 ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\w_state_out[0]_41 ),
.F(\w_state_out[0]_85 ) 
);
defparam \w_state_out[0]_ins17931 .INIT=16'h00EF;
LUT3 \counter_out[6]_ins17934  (
.I0(n37_25),
.I1(\counter_out[19]_13 ),
.I2(\w_state_out[0] ),
.F(\counter_out[6]_23 ) 
);
defparam \counter_out[6]_ins17934 .INIT=8'h20;
LUT4 \counter_out[12]_ins17935  (
.I0(n37_25),
.I1(n37_29),
.I2(\counter_out[19]_13 ),
.I3(\w_state_out[0] ),
.F(\counter_out[12]_45 ) 
);
defparam \counter_out[12]_ins17935 .INIT=16'h5355;
LUT4 \counter_out[12]_ins17936  (
.I0(\counter_out[12] ),
.I1(\w_state_out[2]_23 ),
.I2(\w_state_out[0]_7 ),
.I3(n37_11),
.F(\counter_out[12]_47 ) 
);
defparam \counter_out[12]_ins17936 .INIT=16'h5400;
LUT3 \counter_out[3]_ins18028  (
.I0(\counter_out[0]_7 ),
.I1(\counter_out[1]_7 ),
.I2(\counter_out[2]_9 ),
.F(\counter_out[3]_15 ) 
);
defparam \counter_out[3]_ins18028 .INIT=8'h80;
LUT4 \counter_out[2]_ins18029  (
.I0(\counter_out[0]_7 ),
.I1(\counter_out[1]_7 ),
.I2(\counter_out[2]_9 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[2] ) 
);
defparam \counter_out[2]_ins18029 .INIT=16'h87FF;
LUT4 \counter_out[6]_ins18030  (
.I0(\counter_out[4]_7 ),
.I1(\counter_out[3]_7 ),
.I2(\counter_out[3]_15 ),
.I3(\counter_out[5]_9 ),
.F(\counter_out[6]_25 ) 
);
defparam \counter_out[6]_ins18030 .INIT=16'h8000;
LUT4 \counter_out[19]_ins18032  (
.I0(\counter_out[18]_41 ),
.I1(\counter_out[18]_19 ),
.I2(\ff_active[0] ),
.I3(\counter_out[17]_9 ),
.F(\counter_out[19]_53 ) 
);
defparam \counter_out[19]_ins18032 .INIT=16'hAC00;
LUT3 \counter_out[17]_ins18033  (
.I0(\counter_out[15]_13 ),
.I1(\counter_out[14]_13 ),
.I2(\counter_out[14]_11 ),
.F(\counter_out[17]_55 ) 
);
defparam \counter_out[17]_ins18033 .INIT=8'h80;
LUT4 \counter_out[15]_ins18034  (
.I0(\counter_out[16]_11 ),
.I1(\counter_out[14]_13 ),
.I2(\counter_out[14]_11 ),
.I3(\counter_out[15]_13 ),
.F(\counter_out[15]_39 ) 
);
defparam \counter_out[15]_ins18034 .INIT=16'h7F80;
LUT4 \counter_out[17]_ins18035  (
.I0(\counter_out[12]_43 ),
.I1(\counter_out[10]_13 ),
.I2(\counter_out[10]_15 ),
.I3(\counter_out[12]_15 ),
.F(\counter_out[17]_57 ) 
);
defparam \counter_out[17]_ins18035 .INIT=16'h8000;
LUT4 \counter_out[11]_ins18036  (
.I0(\counter_out[10]_13 ),
.I1(\counter_out[10]_15 ),
.I2(\counter_out[11]_13 ),
.I3(\counter_out[11]_15 ),
.F(\counter_out[11]_21 ) 
);
defparam \counter_out[11]_ins18036 .INIT=16'h7F80;
LUT3 \counter_out[9]_ins18037  (
.I0(\counter_out[10]_13 ),
.I1(\counter_out[19]_17 ),
.I2(\counter_out[8]_21 ),
.F(\counter_out[9]_7 ) 
);
defparam \counter_out[9]_ins18037 .INIT=8'h95;
LUT4 \counter_out[10]_ins18038  (
.I0(\counter_out[10]_13 ),
.I1(\counter_out[19]_17 ),
.I2(\counter_out[8]_21 ),
.I3(\counter_out[10]_15 ),
.F(\counter_out[10]_35 ) 
);
defparam \counter_out[10]_ins18038 .INIT=16'h7F80;
LUT4 \w_state_out[1]_ins18045  (
.I0(\ff_active[1] ),
.I1(\ff_ch0_key[1] ),
.I2(ff_ch0_key_on_17),
.I3(ff_ch0_key_off),
.F(\w_state_out[1] ) 
);
defparam \w_state_out[1]_ins18045 .INIT=16'h9000;
LUT4 \w_state_out[2]_ins18046  (
.I0(\ff_active[1] ),
.I1(\ff_ch0_key[1] ),
.I2(ff_ch0_key_on_17),
.I3(ff_ch0_key_release),
.F(\w_state_out[2]_23 ) 
);
defparam \w_state_out[2]_ins18046 .INIT=16'h9000;
LUT4 n37_ins18054 (
.I0(n37_35),
.I1(\counter_out[15]_43 ),
.I2(\counter_out[15]_45 ),
.I3(\ff_active[2] ),
.F(n37_115) 
);
defparam n37_ins18054.INIT=16'hA022;
LUT4 \w_state_out[0]_ins18056  (
.I0(\ff_active[1] ),
.I1(\ff_reg_sl_b0[5] ),
.I2(\ff_reg_sl_c0[5] ),
.I3(\ff_active[0] ),
.F(\w_state_out[0]_87 ) 
);
defparam \w_state_out[0]_ins18056 .INIT=16'hA088;
LUT4 \counter_out[16]_ins18078  (
.I0(\counter_out[17]_13 ),
.I1(\counter_out[17]_55 ),
.I2(\counter_out[19]_17 ),
.I3(\counter_out[17]_57 ),
.F(\counter_out[16]_31 ) 
);
defparam \counter_out[16]_ins18078 .INIT=16'h9555;
LUT4 \counter_out[13]_ins18079  (
.I0(\counter_out[19]_17 ),
.I1(\counter_out[17]_57 ),
.I2(\counter_out[14]_11 ),
.I3(\counter_out[19]_7 ),
.F(\counter_out[13]_25 ) 
);
defparam \counter_out[13]_ins18079 .INIT=16'h7800;
LUT4 \counter_out[14]_ins18080  (
.I0(\counter_out[19]_17 ),
.I1(\counter_out[17]_57 ),
.I2(\counter_out[14]_11 ),
.I3(\counter_out[14]_13 ),
.F(\counter_out[14]_51 ) 
);
defparam \counter_out[14]_ins18080 .INIT=16'h7F80;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector  (\ff_active[0] ,\ff_active[2] ,\ff_active[1] ,\ff_level_a[6] ,\ff_level_e[6] ,\ff_level_c[6] ,\ff_level_d[6] ,\ff_level_b[6] ,\ff_level_a[5] ,\ff_level_c[5] ,\ff_level_d[5] ,\ff_level_e[5] ,\ff_level_b[5] ,\ff_level_c[4] ,\ff_level_b[4] ,\ff_level_d[4] ,\ff_level_e[4] ,\ff_level_a[4] ,\ff_level_c[3] ,\ff_level_b[3] ,\ff_level_d[3] ,\ff_level_e[3] ,\ff_level_a[3] ,\ff_level_e[2] ,\ff_level_d[2] ,\ff_level_b[2] ,\ff_level_c[2] ,\ff_level_a[2] ,\ff_level_e[1] ,\ff_level_d[1] ,\ff_level_b[1] ,\ff_level_c[1] ,\ff_level_a[1] ,\ff_level_e[0] ,\ff_level_d[0] ,\ff_level_b[0] ,\ff_level_c[0] ,\ff_level_a[0] ,o_15,o_17,o_19,o_21,o_23,o_25,o_27);
input \ff_active[0] ;
input \ff_active[2] ;
input \ff_active[1] ;
input \ff_level_a[6] ;
input \ff_level_e[6] ;
input \ff_level_c[6] ;
input \ff_level_d[6] ;
input \ff_level_b[6] ;
input \ff_level_a[5] ;
input \ff_level_c[5] ;
input \ff_level_d[5] ;
input \ff_level_e[5] ;
input \ff_level_b[5] ;
input \ff_level_c[4] ;
input \ff_level_b[4] ;
input \ff_level_d[4] ;
input \ff_level_e[4] ;
input \ff_level_a[4] ;
input \ff_level_c[3] ;
input \ff_level_b[3] ;
input \ff_level_d[3] ;
input \ff_level_e[3] ;
input \ff_level_a[3] ;
input \ff_level_e[2] ;
input \ff_level_d[2] ;
input \ff_level_b[2] ;
input \ff_level_c[2] ;
input \ff_level_a[2] ;
input \ff_level_e[1] ;
input \ff_level_d[1] ;
input \ff_level_b[1] ;
input \ff_level_c[1] ;
input \ff_level_a[1] ;
input \ff_level_e[0] ;
input \ff_level_d[0] ;
input \ff_level_b[0] ;
input \ff_level_c[0] ;
input \ff_level_a[0] ;
output o_15;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire o_29;
wire o_31;
wire o_33;
wire o_35_21;
wire o_37;
wire o_39_22;
wire o_41_23;
wire o_43_24;
wire o_45_25;
wire o_47_26;
wire o_49_27;
wire o_51_28;
wire o_53_29;
wire o_55_30;
wire o_57_31;
wire o_59;
wire o_61;
wire o_63_32;
wire o_65;
wire o_67;
wire o_69;
wire VCC;
wire GND;
LUT4 o_ins15743 (
.I0(o_29),
.I1(o_31),
.I2(o_33),
.I3(\ff_active[0] ),
.F(o_15) 
);
defparam o_ins15743.INIT=16'hEE0F;
LUT4 o_ins15744 (
.I0(o_35_21),
.I1(o_37),
.I2(o_39_22),
.I3(\ff_active[2] ),
.F(o_17) 
);
defparam o_ins15744.INIT=16'h03AF;
LUT4 o_ins15745 (
.I0(o_41_23),
.I1(o_43_24),
.I2(\ff_active[2] ),
.I3(o_45_25),
.F(o_19) 
);
defparam o_ins15745.INIT=16'h300A;
LUT4 o_ins15746 (
.I0(o_47_26),
.I1(o_49_27),
.I2(\ff_active[2] ),
.I3(o_51_28),
.F(o_21) 
);
defparam o_ins15746.INIT=16'h300A;
LUT4 o_ins15747 (
.I0(o_53_29),
.I1(o_55_30),
.I2(\ff_active[1] ),
.I3(o_57_31),
.F(o_23) 
);
defparam o_ins15747.INIT=16'h300A;
LUT4 o_ins15748 (
.I0(o_59),
.I1(o_61),
.I2(\ff_active[1] ),
.I3(o_63_32),
.F(o_25) 
);
defparam o_ins15748.INIT=16'h300A;
LUT4 o_ins15749 (
.I0(o_65),
.I1(o_67),
.I2(\ff_active[1] ),
.I3(o_69),
.F(o_27) 
);
defparam o_ins15749.INIT=16'h300A;
LUT4 o_ins16391 (
.I0(\ff_level_a[6] ),
.I1(\ff_level_e[6] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(o_29) 
);
defparam o_ins16391.INIT=16'h0C0A;
LUT3 o_ins16392 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_level_c[6] ),
.F(o_31) 
);
defparam o_ins16392.INIT=8'h40;
LUT4 o_ins16393 (
.I0(\ff_level_d[6] ),
.I1(\ff_level_b[6] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(o_33) 
);
defparam o_ins16393.INIT=16'hF53F;
LUT4 o_ins16394 (
.I0(\ff_level_a[5] ),
.I1(\ff_level_c[5] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(o_35_21) 
);
defparam o_ins16394.INIT=16'hCA00;
LUT3 o_ins16395 (
.I0(\ff_level_d[5] ),
.I1(\ff_level_e[5] ),
.I2(\ff_active[0] ),
.F(o_37) 
);
defparam o_ins16395.INIT=8'h35;
LUT4 o_ins16396 (
.I0(\ff_active[0] ),
.I1(\ff_level_b[5] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(o_39_22) 
);
defparam o_ins16396.INIT=16'hFB0F;
LUT4 o_ins16397 (
.I0(\ff_level_c[4] ),
.I1(\ff_active[1] ),
.I2(\ff_level_b[4] ),
.I3(\ff_active[0] ),
.F(o_41_23) 
);
defparam o_ins16397.INIT=16'hBBF0;
LUT3 o_ins16398 (
.I0(\ff_level_d[4] ),
.I1(\ff_level_e[4] ),
.I2(\ff_active[0] ),
.F(o_43_24) 
);
defparam o_ins16398.INIT=8'h35;
LUT4 o_ins16399 (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_level_a[4] ),
.I3(\ff_active[1] ),
.F(o_45_25) 
);
defparam o_ins16399.INIT=16'h00BF;
LUT4 o_ins16400 (
.I0(\ff_level_c[3] ),
.I1(\ff_active[1] ),
.I2(\ff_level_b[3] ),
.I3(\ff_active[0] ),
.F(o_47_26) 
);
defparam o_ins16400.INIT=16'hBBF0;
LUT3 o_ins16401 (
.I0(\ff_level_d[3] ),
.I1(\ff_level_e[3] ),
.I2(\ff_active[0] ),
.F(o_49_27) 
);
defparam o_ins16401.INIT=8'h35;
LUT4 o_ins16402 (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_level_a[3] ),
.I3(\ff_active[1] ),
.F(o_51_28) 
);
defparam o_ins16402.INIT=16'h00BF;
LUT4 o_ins16403 (
.I0(\ff_level_e[2] ),
.I1(\ff_active[2] ),
.I2(\ff_level_d[2] ),
.I3(\ff_active[0] ),
.F(o_53_29) 
);
defparam o_ins16403.INIT=16'hBBF0;
LUT3 o_ins16404 (
.I0(\ff_level_b[2] ),
.I1(\ff_level_c[2] ),
.I2(\ff_active[0] ),
.F(o_55_30) 
);
defparam o_ins16404.INIT=8'h35;
LUT4 o_ins16405 (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\ff_level_a[2] ),
.I3(\ff_active[2] ),
.F(o_57_31) 
);
defparam o_ins16405.INIT=16'h00BF;
LUT4 o_ins16406 (
.I0(\ff_level_e[1] ),
.I1(\ff_active[2] ),
.I2(\ff_level_d[1] ),
.I3(\ff_active[0] ),
.F(o_59) 
);
defparam o_ins16406.INIT=16'hBBF0;
LUT3 o_ins16407 (
.I0(\ff_level_b[1] ),
.I1(\ff_level_c[1] ),
.I2(\ff_active[0] ),
.F(o_61) 
);
defparam o_ins16407.INIT=8'h35;
LUT4 o_ins16408 (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\ff_level_a[1] ),
.I3(\ff_active[2] ),
.F(o_63_32) 
);
defparam o_ins16408.INIT=16'h00BF;
LUT4 o_ins16409 (
.I0(\ff_level_e[0] ),
.I1(\ff_active[2] ),
.I2(\ff_level_d[0] ),
.I3(\ff_active[0] ),
.F(o_65) 
);
defparam o_ins16409.INIT=16'hBBF0;
LUT3 o_ins16410 (
.I0(\ff_level_b[0] ),
.I1(\ff_level_c[0] ),
.I2(\ff_active[0] ),
.F(o_67) 
);
defparam o_ins16410.INIT=8'h35;
LUT4 o_ins16411 (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\ff_level_a[0] ),
.I3(\ff_active[2] ),
.F(o_69) 
);
defparam o_ins16411.INIT=16'h00BF;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0  (clk_3,n4,n84,n280,\ff_active[0] ,\ff_active[1] ,\ff_active[2] ,\wave_address_out[0] ,reg_wts_enable,\ff_reg_ar_a0[5] ,ff_ch0_key_on_5,ff_ch0_key_off,ff_ch0_key_on,ff_ch0_key_on_17,\ff_reg_rr_d0[1] ,\ff_reg_rr_e0[1] ,\ff_reg_ar_e0[5] ,\ff_reg_ar_b0[5] ,\ff_reg_ar_c0[5] ,\ff_reg_ar_c0[4] ,\ff_reg_ar_b0[4] ,\ff_reg_ar_e0[4] ,\ff_reg_ar_a0[4] ,\w_sram_a0[9] ,\counter_out[8] ,\counter_out[13]_23 ,\w_sram_a0[8] ,\ff_reg_ar_e0[6] ,\counter_out[6] ,n4_5,\ff_reg_dr_a0[3] ,\w_state_out[1]_27 ,\ff_reg_ar_a0[3] ,\ff_reg_dr_d0[7] ,\counter_out[19]_27 ,\ff_reg_dr_a0[2] ,\counter_out[14]_27 ,\ff_reg_dr_a0[5] ,\counter_out[17]_23 ,\counter_out[16]_27 ,\counter_out[18]_31 ,\ff_reg_rr_d0[7] ,\ff_reg_rr_e0[7] ,\ff_reg_rr_d0[6] ,\ff_reg_rr_e0[6] ,\ff_reg_rr_b0[5] ,\ff_reg_rr_c0[5] ,\ff_reg_rr_d0[4] ,\ff_reg_rr_e0[4] ,\ff_reg_rr_b0[3] ,\ff_reg_rr_c0[3] ,\ff_reg_rr_d0[2] ,\ff_reg_rr_e0[2] ,\ff_reg_rr_d0[0] ,\ff_reg_rr_e0[0] ,\ff_reg_dr_a0[1] ,\ff_reg_dr_d0[1] ,\ff_reg_dr_e0[1] ,\ff_reg_sr_d0[1] ,\ff_reg_ar_a0[6] ,\ff_reg_ar_b0[6] ,\w_sram_a0[7] ,\ff_reg_dr_b0[3] ,\ff_reg_dr_c0[3] ,\ff_reg_dr_d0[3] ,\ff_reg_dr_e0[3] ,\ff_reg_ar_e0[3] ,\ff_reg_ar_b0[3] ,\ff_reg_ar_c0[3] ,\ff_reg_dr_b0[7] ,\ff_reg_dr_c0[7] ,\ff_reg_dr_a0[7] ,\ff_reg_dr_e0[7] ,\ff_reg_dr_b0[2] ,\ff_reg_dr_c0[2] ,\ff_reg_dr_d0[2] ,\ff_reg_dr_e0[2] ,\ff_reg_dr_b0[5] ,\ff_reg_dr_c0[5] ,\ff_reg_dr_d0[5] ,\ff_reg_dr_e0[5] ,\ff_reg_dr_a0[0] ,\ff_reg_dr_d0[0] ,\ff_reg_dr_e0[0] ,\ff_reg_dr_a0[4] ,\ff_reg_dr_d0[4] ,\ff_reg_dr_e0[4] ,\ff_reg_dr_a0[6] ,\ff_reg_dr_d0[6] ,\ff_reg_dr_e0[6] ,\ff_reg_dr_b0[1] ,\ff_reg_dr_c0[1] ,\ff_reg_ar_b0[1] ,\ff_reg_ar_c0[1] ,\ff_reg_ar_a0[1] ,\ff_reg_ar_e0[1] ,\ff_reg_sr_b0[1] ,\ff_reg_sr_c0[1] ,\ff_reg_sr_a0[1] ,\ff_reg_sr_e0[1] ,\ff_reg_sl_d0[3] ,\ff_reg_sl_e0[3] ,\ff_reg_sl_b0[3] ,\ff_reg_sl_b0[0] ,\ff_reg_sl_c0[0] ,\ff_reg_sl_d0[0] ,\ff_reg_sl_d0[4] ,\ff_reg_sl_e0[4] ,\ff_reg_sl_b0[4] ,\ff_reg_sl_b0[2] ,\ff_reg_sl_c0[2] ,\ff_reg_sl_a0[2] ,\ff_reg_sl_e0[2] ,\ff_reg_sl_d0[2] ,\ff_reg_sl_d0[1] ,\ff_reg_sl_e0[1] ,\ff_reg_sl_b0[1] ,\ff_reg_sl_a0[5] ,\ff_reg_sl_e0[5] ,\ff_reg_sl_d0[5] ,\ff_reg_dr_b0[0] ,\ff_reg_dr_c0[0] ,\ff_reg_sr_a0[0] ,\ff_reg_sr_d0[0] ,\ff_reg_sr_e0[0] ,\ff_reg_dr_b0[4] ,\ff_reg_dr_c0[4] ,\ff_reg_dr_b0[6] ,\ff_reg_dr_c0[6] ,\ff_reg_sl_a0[3] ,\ff_reg_sl_c0[3] ,\ff_reg_sl_a0[0] ,\ff_reg_sl_e0[0] ,\ff_reg_sl_a0[4] ,\ff_reg_sl_c0[4] ,\ff_reg_sl_c0[1] ,\ff_reg_sl_a0[1] ,\ff_reg_sr_b0[0] ,\ff_reg_sr_c0[0] ,\ff_reg_rr_a0[1] ,\ff_reg_rr_b0[1] ,\ff_reg_rr_c0[1] ,\ff_reg_rr_a0[7] ,\ff_reg_rr_b0[7] ,\ff_reg_rr_c0[7] ,\ff_reg_rr_a0[6] ,\ff_reg_rr_b0[6] ,\ff_reg_rr_c0[6] ,\ff_reg_rr_d0[5] ,\ff_reg_rr_a0[5] ,\ff_reg_rr_e0[5] ,\ff_reg_rr_a0[4] ,\ff_reg_rr_b0[4] ,\ff_reg_rr_c0[4] ,\ff_reg_rr_d0[3] ,\ff_reg_rr_a0[3] ,\ff_reg_rr_e0[3] ,\ff_reg_rr_a0[2] ,\ff_reg_rr_b0[2] ,\ff_reg_rr_c0[2] ,\ff_reg_rr_a0[0] ,\ff_reg_rr_b0[0] ,\ff_reg_rr_c0[0] ,\ff_reg_ar_c0[6] ,\ff_ch0_key[1] ,ff_ch0_key_release,\counter_out[15]_43 ,\counter_out[15]_45 ,\ff_reg_sl_b0[5] ,\ff_reg_sl_c0[5] ,o,o_603,o_605,\w_state_out[2] ,\w_state_out[0] ,\counter_out[13] ,\counter_out[11] ,\counter_out[10] ,\w_state_out[2]_13 ,\counter_out[19] ,\counter_out[18] ,\counter_out[17] ,\counter_out[16] ,\counter_out[15] ,\counter_out[14] ,\counter_out[12] ,\counter_out[7] ,\level_out[6] ,n37,n37_37,n37_41,n37_45,n37_49,n37_53,n37_57,n37_61,\counter_out[7]_21 ,\counter_out[7]_23 ,\w_state_out[0]_25 ,n37_93,\w_state_out[0]_39 ,\w_state_out[0]_41 ,\w_state_out[0]_45 ,\w_state_out[0]_47 ,\w_state_out[0]_49 ,\w_state_out[0]_57 ,\w_state_out[0]_59 ,\w_state_out[0]_61 ,\w_state_out[0]_65 ,\w_state_out[1] ,\w_state_out[2]_23 ,\w_state_out[0]_87 ,o_15,o_17,o_19,o_21,o_23,o_25,o_27);
input clk_3;
input n4;
input n84;
input n280;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_active[2] ;
input \wave_address_out[0] ;
input reg_wts_enable;
input \ff_reg_ar_a0[5] ;
input ff_ch0_key_on_5;
input ff_ch0_key_off;
input ff_ch0_key_on;
input ff_ch0_key_on_17;
input \ff_reg_rr_d0[1] ;
input \ff_reg_rr_e0[1] ;
input \ff_reg_ar_e0[5] ;
input \ff_reg_ar_b0[5] ;
input \ff_reg_ar_c0[5] ;
input \ff_reg_ar_c0[4] ;
input \ff_reg_ar_b0[4] ;
input \ff_reg_ar_e0[4] ;
input \ff_reg_ar_a0[4] ;
input \w_sram_a0[9] ;
input \counter_out[8] ;
input \counter_out[13]_23 ;
input \w_sram_a0[8] ;
input \ff_reg_ar_e0[6] ;
input \counter_out[6] ;
input n4_5;
input \ff_reg_dr_a0[3] ;
input \w_state_out[1]_27 ;
input \ff_reg_ar_a0[3] ;
input \ff_reg_dr_d0[7] ;
input \counter_out[19]_27 ;
input \ff_reg_dr_a0[2] ;
input \counter_out[14]_27 ;
input \ff_reg_dr_a0[5] ;
input \counter_out[17]_23 ;
input \counter_out[16]_27 ;
input \counter_out[18]_31 ;
input \ff_reg_rr_d0[7] ;
input \ff_reg_rr_e0[7] ;
input \ff_reg_rr_d0[6] ;
input \ff_reg_rr_e0[6] ;
input \ff_reg_rr_b0[5] ;
input \ff_reg_rr_c0[5] ;
input \ff_reg_rr_d0[4] ;
input \ff_reg_rr_e0[4] ;
input \ff_reg_rr_b0[3] ;
input \ff_reg_rr_c0[3] ;
input \ff_reg_rr_d0[2] ;
input \ff_reg_rr_e0[2] ;
input \ff_reg_rr_d0[0] ;
input \ff_reg_rr_e0[0] ;
input \ff_reg_dr_a0[1] ;
input \ff_reg_dr_d0[1] ;
input \ff_reg_dr_e0[1] ;
input \ff_reg_sr_d0[1] ;
input \ff_reg_ar_a0[6] ;
input \ff_reg_ar_b0[6] ;
input \w_sram_a0[7] ;
input \ff_reg_dr_b0[3] ;
input \ff_reg_dr_c0[3] ;
input \ff_reg_dr_d0[3] ;
input \ff_reg_dr_e0[3] ;
input \ff_reg_ar_e0[3] ;
input \ff_reg_ar_b0[3] ;
input \ff_reg_ar_c0[3] ;
input \ff_reg_dr_b0[7] ;
input \ff_reg_dr_c0[7] ;
input \ff_reg_dr_a0[7] ;
input \ff_reg_dr_e0[7] ;
input \ff_reg_dr_b0[2] ;
input \ff_reg_dr_c0[2] ;
input \ff_reg_dr_d0[2] ;
input \ff_reg_dr_e0[2] ;
input \ff_reg_dr_b0[5] ;
input \ff_reg_dr_c0[5] ;
input \ff_reg_dr_d0[5] ;
input \ff_reg_dr_e0[5] ;
input \ff_reg_dr_a0[0] ;
input \ff_reg_dr_d0[0] ;
input \ff_reg_dr_e0[0] ;
input \ff_reg_dr_a0[4] ;
input \ff_reg_dr_d0[4] ;
input \ff_reg_dr_e0[4] ;
input \ff_reg_dr_a0[6] ;
input \ff_reg_dr_d0[6] ;
input \ff_reg_dr_e0[6] ;
input \ff_reg_dr_b0[1] ;
input \ff_reg_dr_c0[1] ;
input \ff_reg_ar_b0[1] ;
input \ff_reg_ar_c0[1] ;
input \ff_reg_ar_a0[1] ;
input \ff_reg_ar_e0[1] ;
input \ff_reg_sr_b0[1] ;
input \ff_reg_sr_c0[1] ;
input \ff_reg_sr_a0[1] ;
input \ff_reg_sr_e0[1] ;
input \ff_reg_sl_d0[3] ;
input \ff_reg_sl_e0[3] ;
input \ff_reg_sl_b0[3] ;
input \ff_reg_sl_b0[0] ;
input \ff_reg_sl_c0[0] ;
input \ff_reg_sl_d0[0] ;
input \ff_reg_sl_d0[4] ;
input \ff_reg_sl_e0[4] ;
input \ff_reg_sl_b0[4] ;
input \ff_reg_sl_b0[2] ;
input \ff_reg_sl_c0[2] ;
input \ff_reg_sl_a0[2] ;
input \ff_reg_sl_e0[2] ;
input \ff_reg_sl_d0[2] ;
input \ff_reg_sl_d0[1] ;
input \ff_reg_sl_e0[1] ;
input \ff_reg_sl_b0[1] ;
input \ff_reg_sl_a0[5] ;
input \ff_reg_sl_e0[5] ;
input \ff_reg_sl_d0[5] ;
input \ff_reg_dr_b0[0] ;
input \ff_reg_dr_c0[0] ;
input \ff_reg_sr_a0[0] ;
input \ff_reg_sr_d0[0] ;
input \ff_reg_sr_e0[0] ;
input \ff_reg_dr_b0[4] ;
input \ff_reg_dr_c0[4] ;
input \ff_reg_dr_b0[6] ;
input \ff_reg_dr_c0[6] ;
input \ff_reg_sl_a0[3] ;
input \ff_reg_sl_c0[3] ;
input \ff_reg_sl_a0[0] ;
input \ff_reg_sl_e0[0] ;
input \ff_reg_sl_a0[4] ;
input \ff_reg_sl_c0[4] ;
input \ff_reg_sl_c0[1] ;
input \ff_reg_sl_a0[1] ;
input \ff_reg_sr_b0[0] ;
input \ff_reg_sr_c0[0] ;
input \ff_reg_rr_a0[1] ;
input \ff_reg_rr_b0[1] ;
input \ff_reg_rr_c0[1] ;
input \ff_reg_rr_a0[7] ;
input \ff_reg_rr_b0[7] ;
input \ff_reg_rr_c0[7] ;
input \ff_reg_rr_a0[6] ;
input \ff_reg_rr_b0[6] ;
input \ff_reg_rr_c0[6] ;
input \ff_reg_rr_d0[5] ;
input \ff_reg_rr_a0[5] ;
input \ff_reg_rr_e0[5] ;
input \ff_reg_rr_a0[4] ;
input \ff_reg_rr_b0[4] ;
input \ff_reg_rr_c0[4] ;
input \ff_reg_rr_d0[3] ;
input \ff_reg_rr_a0[3] ;
input \ff_reg_rr_e0[3] ;
input \ff_reg_rr_a0[2] ;
input \ff_reg_rr_b0[2] ;
input \ff_reg_rr_c0[2] ;
input \ff_reg_rr_a0[0] ;
input \ff_reg_rr_b0[0] ;
input \ff_reg_rr_c0[0] ;
input \ff_reg_ar_c0[6] ;
input \ff_ch0_key[1] ;
input ff_ch0_key_release;
input \counter_out[15]_43 ;
input \counter_out[15]_45 ;
input \ff_reg_sl_b0[5] ;
input \ff_reg_sl_c0[5] ;
output o;
output o_603;
output o_605;
output \w_state_out[2] ;
output \w_state_out[0] ;
output \counter_out[13] ;
output \counter_out[11] ;
output \counter_out[10] ;
output \w_state_out[2]_13 ;
output \counter_out[19] ;
output \counter_out[18] ;
output \counter_out[17] ;
output \counter_out[16] ;
output \counter_out[15] ;
output \counter_out[14] ;
output \counter_out[12] ;
output \counter_out[7] ;
output \level_out[6] ;
output n37;
output n37_37;
output n37_41;
output n37_45;
output n37_49;
output n37_53;
output n37_57;
output n37_61;
output \counter_out[7]_21 ;
output \counter_out[7]_23 ;
output \w_state_out[0]_25 ;
output n37_93;
output \w_state_out[0]_39 ;
output \w_state_out[0]_41 ;
output \w_state_out[0]_45 ;
output \w_state_out[0]_47 ;
output \w_state_out[0]_49 ;
output \w_state_out[0]_57 ;
output \w_state_out[0]_59 ;
output \w_state_out[0]_61 ;
output \w_state_out[0]_65 ;
output \w_state_out[1] ;
output \w_state_out[2]_23 ;
output \w_state_out[0]_87 ;
output o_15;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
wire \ff_state_a[1] ;
wire \ff_state_a[0] ;
wire \ff_counter_a[19] ;
wire \ff_counter_a[18] ;
wire \ff_counter_a[17] ;
wire \ff_counter_a[16] ;
wire \ff_counter_a[15] ;
wire \ff_counter_a[14] ;
wire \ff_counter_a[13] ;
wire \ff_counter_a[12] ;
wire \ff_counter_a[11] ;
wire \ff_counter_a[10] ;
wire \ff_counter_a[9] ;
wire \ff_counter_a[8] ;
wire \ff_counter_a[7] ;
wire \ff_counter_a[6] ;
wire \ff_counter_a[5] ;
wire \ff_counter_a[4] ;
wire \ff_counter_a[3] ;
wire \ff_counter_a[2] ;
wire \ff_counter_a[1] ;
wire \ff_counter_a[0] ;
wire \ff_level_a[6] ;
wire \ff_level_a[5] ;
wire \ff_level_a[4] ;
wire \ff_level_a[3] ;
wire \ff_level_a[2] ;
wire \ff_level_a[1] ;
wire \ff_level_a[0] ;
wire \ff_state_b[2] ;
wire \ff_state_b[1] ;
wire \ff_state_b[0] ;
wire \ff_counter_b[19] ;
wire \ff_counter_b[18] ;
wire \ff_counter_b[17] ;
wire \ff_counter_b[16] ;
wire \ff_counter_b[15] ;
wire \ff_counter_b[14] ;
wire \ff_counter_b[13] ;
wire \ff_counter_b[12] ;
wire \ff_counter_b[11] ;
wire \ff_counter_b[10] ;
wire \ff_counter_b[9] ;
wire \ff_counter_b[8] ;
wire \ff_counter_b[7] ;
wire \ff_counter_b[6] ;
wire \ff_counter_b[5] ;
wire \ff_counter_b[4] ;
wire \ff_counter_b[3] ;
wire \ff_counter_b[2] ;
wire \ff_counter_b[1] ;
wire \ff_counter_b[0] ;
wire \ff_level_b[6] ;
wire \ff_level_b[5] ;
wire \ff_level_b[4] ;
wire \ff_level_b[3] ;
wire \ff_level_b[2] ;
wire \ff_level_b[1] ;
wire \ff_level_b[0] ;
wire \ff_state_c[2] ;
wire \ff_state_c[1] ;
wire \ff_state_c[0] ;
wire \ff_counter_c[19] ;
wire \ff_counter_c[18] ;
wire \ff_counter_c[17] ;
wire \ff_counter_c[16] ;
wire \ff_counter_c[15] ;
wire \ff_counter_c[14] ;
wire \ff_counter_c[13] ;
wire \ff_counter_c[12] ;
wire \ff_counter_c[11] ;
wire \ff_counter_c[10] ;
wire \ff_counter_c[9] ;
wire \ff_counter_c[8] ;
wire \ff_counter_c[7] ;
wire \ff_counter_c[6] ;
wire \ff_counter_c[5] ;
wire \ff_counter_c[4] ;
wire \ff_counter_c[3] ;
wire \ff_counter_c[2] ;
wire \ff_counter_c[1] ;
wire \ff_counter_c[0] ;
wire \ff_level_c[6] ;
wire \ff_level_c[5] ;
wire \ff_level_c[4] ;
wire \ff_level_c[3] ;
wire \ff_level_c[2] ;
wire \ff_level_c[1] ;
wire \ff_level_c[0] ;
wire \ff_state_d[2] ;
wire \ff_state_d[1] ;
wire \ff_state_d[0] ;
wire \ff_counter_d[19] ;
wire \ff_counter_d[18] ;
wire \ff_counter_d[17] ;
wire \ff_counter_d[16] ;
wire \ff_counter_d[15] ;
wire \ff_counter_d[14] ;
wire \ff_counter_d[13] ;
wire \ff_counter_d[12] ;
wire \ff_counter_d[11] ;
wire \ff_counter_d[10] ;
wire \ff_counter_d[9] ;
wire \ff_counter_d[8] ;
wire \ff_counter_d[7] ;
wire \ff_counter_d[6] ;
wire \ff_counter_d[5] ;
wire \ff_counter_d[4] ;
wire \ff_counter_d[3] ;
wire \ff_counter_d[2] ;
wire \ff_counter_d[1] ;
wire \ff_counter_d[0] ;
wire \ff_level_d[6] ;
wire \ff_level_d[5] ;
wire \ff_level_d[4] ;
wire \ff_level_d[3] ;
wire \ff_level_d[2] ;
wire \ff_level_d[1] ;
wire \ff_level_d[0] ;
wire \ff_state_e[2] ;
wire \ff_state_e[1] ;
wire \ff_state_e[0] ;
wire \ff_counter_e[19] ;
wire \ff_counter_e[18] ;
wire \ff_counter_e[17] ;
wire \ff_counter_e[16] ;
wire \ff_counter_e[15] ;
wire \ff_counter_e[14] ;
wire \ff_counter_e[13] ;
wire \ff_counter_e[12] ;
wire \ff_counter_e[11] ;
wire \ff_counter_e[10] ;
wire \ff_counter_e[9] ;
wire \ff_counter_e[8] ;
wire \ff_counter_e[7] ;
wire \ff_counter_e[6] ;
wire \ff_counter_e[5] ;
wire \ff_counter_e[4] ;
wire \ff_counter_e[3] ;
wire \ff_counter_e[2] ;
wire \ff_counter_e[1] ;
wire \ff_counter_e[0] ;
wire \ff_level_e[6] ;
wire \ff_level_e[5] ;
wire \ff_level_e[4] ;
wire \ff_level_e[3] ;
wire \ff_level_e[2] ;
wire \ff_level_e[1] ;
wire \ff_level_e[0] ;
wire \ff_state_a[2] ;
wire o;
wire o_603;
wire o_605;
wire \counter_out[19]_3 ;
wire \counter_out[17]_3 ;
wire \counter_out[15]_3 ;
wire \counter_out[14]_3 ;
wire \counter_out[13]_3 ;
wire \counter_out[12]_3 ;
wire \counter_out[11]_3 ;
wire \counter_out[10]_3 ;
wire \counter_out[9] ;
wire \counter_out[8]_3 ;
wire \counter_out[7]_3 ;
wire \counter_out[6]_3 ;
wire \level_out[0] ;
wire \level_out[1] ;
wire \level_out[2] ;
wire \level_out[3] ;
wire \level_out[4] ;
wire \level_out[5] ;
wire \w_state_out[1]_5_13 ;
wire \w_state_out[2] ;
wire \counter_out[0] ;
wire \counter_out[1] ;
wire \counter_out[3] ;
wire \counter_out[4] ;
wire \counter_out[5] ;
wire \level_out[6]_5 ;
wire \w_state_out[0] ;
wire \counter_out[13] ;
wire \counter_out[11] ;
wire \counter_out[10] ;
wire \w_state_out[2]_13 ;
wire \counter_out[19] ;
wire \counter_out[18] ;
wire \counter_out[17] ;
wire \counter_out[16] ;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[12] ;
wire \counter_out[7] ;
wire \level_out[6] ;
wire n37;
wire n37_37;
wire n37_41;
wire n37_45;
wire n37_49;
wire n37_53;
wire n37_57;
wire n37_61;
wire \counter_out[7]_21 ;
wire \counter_out[7]_23 ;
wire \w_state_out[0]_25 ;
wire n37_93;
wire \w_state_out[0]_39 ;
wire \w_state_out[0]_41 ;
wire \w_state_out[0]_45 ;
wire \w_state_out[0]_47 ;
wire \w_state_out[0]_49 ;
wire \w_state_out[0]_57 ;
wire \w_state_out[0]_59 ;
wire \w_state_out[0]_61 ;
wire \w_state_out[0]_65 ;
wire \counter_out[18]_29 ;
wire \counter_out[16]_23 ;
wire \counter_out[2] ;
wire \w_state_out[1] ;
wire \w_state_out[2]_23 ;
wire \w_state_out[0]_87 ;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire VCC;
wire GND;
DFFCE \ff_state_a[1]_ins11188  (
.D(\w_state_out[1]_5_13 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_state_a[1] ) 
);
DFFCE \ff_state_a[0]_ins11189  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_state_a[0] ) 
);
DFFCE \ff_counter_a[19]_ins11190  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[19] ) 
);
DFFCE \ff_counter_a[18]_ins11191  (
.D(\counter_out[18]_29 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[18] ) 
);
DFFCE \ff_counter_a[17]_ins11192  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[17] ) 
);
DFFCE \ff_counter_a[16]_ins11193  (
.D(\counter_out[16]_23 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[16] ) 
);
DFFCE \ff_counter_a[15]_ins11194  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[15] ) 
);
DFFCE \ff_counter_a[14]_ins11195  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[14] ) 
);
DFFCE \ff_counter_a[13]_ins11196  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[13] ) 
);
DFFCE \ff_counter_a[12]_ins11197  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[12] ) 
);
DFFCE \ff_counter_a[11]_ins11198  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[11] ) 
);
DFFCE \ff_counter_a[10]_ins11199  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[10] ) 
);
DFFCE \ff_counter_a[9]_ins11200  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[9] ) 
);
DFFCE \ff_counter_a[8]_ins11201  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[8] ) 
);
DFFCE \ff_counter_a[7]_ins11202  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[7] ) 
);
DFFCE \ff_counter_a[6]_ins11203  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[6] ) 
);
DFFCE \ff_counter_a[5]_ins11204  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[5] ) 
);
DFFCE \ff_counter_a[4]_ins11205  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[4] ) 
);
DFFCE \ff_counter_a[3]_ins11206  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[3] ) 
);
DFFCE \ff_counter_a[2]_ins11207  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[2] ) 
);
DFFCE \ff_counter_a[1]_ins11208  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[1] ) 
);
DFFCE \ff_counter_a[0]_ins11209  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[0] ) 
);
DFFCE \ff_level_a[6]_ins11210  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[6] ) 
);
DFFCE \ff_level_a[5]_ins11211  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[5] ) 
);
DFFCE \ff_level_a[4]_ins11212  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[4] ) 
);
DFFCE \ff_level_a[3]_ins11213  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[3] ) 
);
DFFCE \ff_level_a[2]_ins11214  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[2] ) 
);
DFFCE \ff_level_a[1]_ins11215  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[1] ) 
);
DFFCE \ff_level_a[0]_ins11216  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[0] ) 
);
DFFCE \ff_state_b[2]_ins11217  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_state_b[2] ) 
);
DFFCE \ff_state_b[1]_ins11218  (
.D(\w_state_out[1]_5_13 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_state_b[1] ) 
);
DFFCE \ff_state_b[0]_ins11219  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_state_b[0] ) 
);
DFFCE \ff_counter_b[19]_ins11220  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[19] ) 
);
DFFCE \ff_counter_b[18]_ins11221  (
.D(\counter_out[18]_29 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[18] ) 
);
DFFCE \ff_counter_b[17]_ins11222  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[17] ) 
);
DFFCE \ff_counter_b[16]_ins11223  (
.D(\counter_out[16]_23 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[16] ) 
);
DFFCE \ff_counter_b[15]_ins11224  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[15] ) 
);
DFFCE \ff_counter_b[14]_ins11225  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[14] ) 
);
DFFCE \ff_counter_b[13]_ins11226  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[13] ) 
);
DFFCE \ff_counter_b[12]_ins11227  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[12] ) 
);
DFFCE \ff_counter_b[11]_ins11228  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[11] ) 
);
DFFCE \ff_counter_b[10]_ins11229  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[10] ) 
);
DFFCE \ff_counter_b[9]_ins11230  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[9] ) 
);
DFFCE \ff_counter_b[8]_ins11231  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[8] ) 
);
DFFCE \ff_counter_b[7]_ins11232  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[7] ) 
);
DFFCE \ff_counter_b[6]_ins11233  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[6] ) 
);
DFFCE \ff_counter_b[5]_ins11234  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[5] ) 
);
DFFCE \ff_counter_b[4]_ins11235  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[4] ) 
);
DFFCE \ff_counter_b[3]_ins11236  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[3] ) 
);
DFFCE \ff_counter_b[2]_ins11237  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[2] ) 
);
DFFCE \ff_counter_b[1]_ins11238  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[1] ) 
);
DFFCE \ff_counter_b[0]_ins11239  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[0] ) 
);
DFFCE \ff_level_b[6]_ins11240  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[6] ) 
);
DFFCE \ff_level_b[5]_ins11241  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[5] ) 
);
DFFCE \ff_level_b[4]_ins11242  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[4] ) 
);
DFFCE \ff_level_b[3]_ins11243  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[3] ) 
);
DFFCE \ff_level_b[2]_ins11244  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[2] ) 
);
DFFCE \ff_level_b[1]_ins11245  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[1] ) 
);
DFFCE \ff_level_b[0]_ins11246  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[0] ) 
);
DFFCE \ff_state_c[2]_ins11247  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[2] ) 
);
DFFCE \ff_state_c[1]_ins11248  (
.D(\w_state_out[1]_5_13 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[1] ) 
);
DFFCE \ff_state_c[0]_ins11249  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[0] ) 
);
DFFCE \ff_counter_c[19]_ins11250  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[19] ) 
);
DFFCE \ff_counter_c[18]_ins11251  (
.D(\counter_out[18]_29 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[18] ) 
);
DFFCE \ff_counter_c[17]_ins11252  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[17] ) 
);
DFFCE \ff_counter_c[16]_ins11253  (
.D(\counter_out[16]_23 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[16] ) 
);
DFFCE \ff_counter_c[15]_ins11254  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[15] ) 
);
DFFCE \ff_counter_c[14]_ins11255  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[14] ) 
);
DFFCE \ff_counter_c[13]_ins11256  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[13] ) 
);
DFFCE \ff_counter_c[12]_ins11257  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[12] ) 
);
DFFCE \ff_counter_c[11]_ins11258  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[11] ) 
);
DFFCE \ff_counter_c[10]_ins11259  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[10] ) 
);
DFFCE \ff_counter_c[9]_ins11260  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[9] ) 
);
DFFCE \ff_counter_c[8]_ins11261  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[8] ) 
);
DFFCE \ff_counter_c[7]_ins11262  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[7] ) 
);
DFFCE \ff_counter_c[6]_ins11263  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[6] ) 
);
DFFCE \ff_counter_c[5]_ins11264  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[5] ) 
);
DFFCE \ff_counter_c[4]_ins11265  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[4] ) 
);
DFFCE \ff_counter_c[3]_ins11266  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[3] ) 
);
DFFCE \ff_counter_c[2]_ins11267  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[2] ) 
);
DFFCE \ff_counter_c[1]_ins11268  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[1] ) 
);
DFFCE \ff_counter_c[0]_ins11269  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[0] ) 
);
DFFCE \ff_level_c[6]_ins11270  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[6] ) 
);
DFFCE \ff_level_c[5]_ins11271  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[5] ) 
);
DFFCE \ff_level_c[4]_ins11272  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[4] ) 
);
DFFCE \ff_level_c[3]_ins11273  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[3] ) 
);
DFFCE \ff_level_c[2]_ins11274  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[2] ) 
);
DFFCE \ff_level_c[1]_ins11275  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[1] ) 
);
DFFCE \ff_level_c[0]_ins11276  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[0] ) 
);
DFFCE \ff_state_d[2]_ins11277  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_state_d[2] ) 
);
DFFCE \ff_state_d[1]_ins11278  (
.D(\w_state_out[1]_5_13 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_state_d[1] ) 
);
DFFCE \ff_state_d[0]_ins11279  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_state_d[0] ) 
);
DFFCE \ff_counter_d[19]_ins11280  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[19] ) 
);
DFFCE \ff_counter_d[18]_ins11281  (
.D(\counter_out[18]_29 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[18] ) 
);
DFFCE \ff_counter_d[17]_ins11282  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[17] ) 
);
DFFCE \ff_counter_d[16]_ins11283  (
.D(\counter_out[16]_23 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[16] ) 
);
DFFCE \ff_counter_d[15]_ins11284  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[15] ) 
);
DFFCE \ff_counter_d[14]_ins11285  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[14] ) 
);
DFFCE \ff_counter_d[13]_ins11286  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[13] ) 
);
DFFCE \ff_counter_d[12]_ins11287  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[12] ) 
);
DFFCE \ff_counter_d[11]_ins11288  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[11] ) 
);
DFFCE \ff_counter_d[10]_ins11289  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[10] ) 
);
DFFCE \ff_counter_d[9]_ins11290  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[9] ) 
);
DFFCE \ff_counter_d[8]_ins11291  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[8] ) 
);
DFFCE \ff_counter_d[7]_ins11292  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[7] ) 
);
DFFCE \ff_counter_d[6]_ins11293  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[6] ) 
);
DFFCE \ff_counter_d[5]_ins11294  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[5] ) 
);
DFFCE \ff_counter_d[4]_ins11295  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[4] ) 
);
DFFCE \ff_counter_d[3]_ins11296  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[3] ) 
);
DFFCE \ff_counter_d[2]_ins11297  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[2] ) 
);
DFFCE \ff_counter_d[1]_ins11298  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[1] ) 
);
DFFCE \ff_counter_d[0]_ins11299  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[0] ) 
);
DFFCE \ff_level_d[6]_ins11300  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[6] ) 
);
DFFCE \ff_level_d[5]_ins11301  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[5] ) 
);
DFFCE \ff_level_d[4]_ins11302  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[4] ) 
);
DFFCE \ff_level_d[3]_ins11303  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[3] ) 
);
DFFCE \ff_level_d[2]_ins11304  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[2] ) 
);
DFFCE \ff_level_d[1]_ins11305  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[1] ) 
);
DFFCE \ff_level_d[0]_ins11306  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[0] ) 
);
DFFCE \ff_state_e[2]_ins11307  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[2] ) 
);
DFFCE \ff_state_e[1]_ins11308  (
.D(\w_state_out[1]_5_13 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[1] ) 
);
DFFCE \ff_state_e[0]_ins11309  (
.D(\w_state_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[0] ) 
);
DFFCE \ff_counter_e[19]_ins11310  (
.D(\counter_out[19]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[19] ) 
);
DFFCE \ff_counter_e[18]_ins11311  (
.D(\counter_out[18]_29 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[18] ) 
);
DFFCE \ff_counter_e[17]_ins11312  (
.D(\counter_out[17]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[17] ) 
);
DFFCE \ff_counter_e[16]_ins11313  (
.D(\counter_out[16]_23 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[16] ) 
);
DFFCE \ff_counter_e[15]_ins11314  (
.D(\counter_out[15]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[15] ) 
);
DFFCE \ff_counter_e[14]_ins11315  (
.D(\counter_out[14]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[14] ) 
);
DFFCE \ff_counter_e[13]_ins11316  (
.D(\counter_out[13]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[13] ) 
);
DFFCE \ff_counter_e[12]_ins11317  (
.D(\counter_out[12]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[12] ) 
);
DFFCE \ff_counter_e[11]_ins11318  (
.D(\counter_out[11]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[11] ) 
);
DFFCE \ff_counter_e[10]_ins11319  (
.D(\counter_out[10]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[10] ) 
);
DFFCE \ff_counter_e[9]_ins11320  (
.D(\counter_out[9] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[9] ) 
);
DFFCE \ff_counter_e[8]_ins11321  (
.D(\counter_out[8]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[8] ) 
);
DFFCE \ff_counter_e[7]_ins11322  (
.D(\counter_out[7]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[7] ) 
);
DFFCE \ff_counter_e[6]_ins11323  (
.D(\counter_out[6]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[6] ) 
);
DFFCE \ff_counter_e[5]_ins11324  (
.D(\counter_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[5] ) 
);
DFFCE \ff_counter_e[4]_ins11325  (
.D(\counter_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[4] ) 
);
DFFCE \ff_counter_e[3]_ins11326  (
.D(\counter_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[3] ) 
);
DFFCE \ff_counter_e[2]_ins11327  (
.D(\counter_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[2] ) 
);
DFFCE \ff_counter_e[1]_ins11328  (
.D(\counter_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[1] ) 
);
DFFCE \ff_counter_e[0]_ins11329  (
.D(\counter_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[0] ) 
);
DFFCE \ff_level_e[6]_ins11330  (
.D(\level_out[6]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[6] ) 
);
DFFCE \ff_level_e[5]_ins11331  (
.D(\level_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[5] ) 
);
DFFCE \ff_level_e[4]_ins11332  (
.D(\level_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[4] ) 
);
DFFCE \ff_level_e[3]_ins11333  (
.D(\level_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[3] ) 
);
DFFCE \ff_level_e[2]_ins11334  (
.D(\level_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[2] ) 
);
DFFCE \ff_level_e[1]_ins11335  (
.D(\level_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[1] ) 
);
DFFCE \ff_level_e[0]_ins11336  (
.D(\level_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[0] ) 
);
DFFCE \ff_state_a[2]_ins11337  (
.D(\w_state_out[2] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_state_a[2] ) 
);
LUT3 o_ins16171 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(o) 
);
defparam o_ins16171.INIT=8'h10;
LUT3 o_ins16172 (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.F(o_603) 
);
defparam o_ins16172.INIT=8'h10;
LUT3 o_ins16173 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.F(o_605) 
);
defparam o_ins16173.INIT=8'h10;
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator  u_adsr_envelope_generator (
.o_27(o_27),
.o_25(o_25),
.o_23(o_23),
.o_21(o_21),
.o_19(o_19),
.o_17(o_17),
.o_15(o_15),
.\wave_address_out[0] (\wave_address_out[0] ),
.reg_wts_enable(reg_wts_enable),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_ar_a0[5] (\ff_reg_ar_a0[5] ),
.\ff_active[0] (\ff_active[0] ),
.ff_ch0_key_on_5(ff_ch0_key_on_5),
.ff_ch0_key_off(ff_ch0_key_off),
.ff_ch0_key_on(ff_ch0_key_on),
.ff_ch0_key_on_17(ff_ch0_key_on_17),
.o_603(o_603),
.\ff_counter_b[2] (\ff_counter_b[2] ),
.\ff_counter_b[3] (\ff_counter_b[3] ),
.\ff_counter_b[17] (\ff_counter_b[17] ),
.\ff_counter_c[17] (\ff_counter_c[17] ),
.\ff_reg_rr_d0[1] (\ff_reg_rr_d0[1] ),
.\ff_reg_rr_e0[1] (\ff_reg_rr_e0[1] ),
.\ff_reg_ar_e0[5] (\ff_reg_ar_e0[5] ),
.\ff_reg_ar_b0[5] (\ff_reg_ar_b0[5] ),
.\ff_reg_ar_c0[5] (\ff_reg_ar_c0[5] ),
.n280(n280),
.\ff_counter_c[11] (\ff_counter_c[11] ),
.\ff_reg_ar_c0[4] (\ff_reg_ar_c0[4] ),
.\ff_reg_ar_b0[4] (\ff_reg_ar_b0[4] ),
.\ff_reg_ar_e0[4] (\ff_reg_ar_e0[4] ),
.\ff_reg_ar_a0[4] (\ff_reg_ar_a0[4] ),
.\ff_counter_b[7] (\ff_counter_b[7] ),
.\ff_counter_d[6] (\ff_counter_d[6] ),
.\ff_counter_e[6] (\ff_counter_e[6] ),
.\ff_state_c[2] (\ff_state_c[2] ),
.\ff_state_b[2] (\ff_state_b[2] ),
.\ff_state_d[2] (\ff_state_d[2] ),
.\ff_state_e[2] (\ff_state_e[2] ),
.\ff_state_a[2] (\ff_state_a[2] ),
.\ff_counter_d[0] (\ff_counter_d[0] ),
.\ff_counter_e[0] (\ff_counter_e[0] ),
.\ff_counter_d[1] (\ff_counter_d[1] ),
.\ff_counter_e[1] (\ff_counter_e[1] ),
.\ff_counter_a[2] (\ff_counter_a[2] ),
.\ff_counter_e[2] (\ff_counter_e[2] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.o(o),
.\ff_counter_d[2] (\ff_counter_d[2] ),
.\ff_counter_c[2] (\ff_counter_c[2] ),
.\ff_counter_a[3] (\ff_counter_a[3] ),
.\ff_counter_e[3] (\ff_counter_e[3] ),
.\ff_counter_d[3] (\ff_counter_d[3] ),
.\ff_counter_c[3] (\ff_counter_c[3] ),
.\ff_counter_d[4] (\ff_counter_d[4] ),
.\ff_counter_e[4] (\ff_counter_e[4] ),
.\ff_counter_d[5] (\ff_counter_d[5] ),
.\ff_counter_e[5] (\ff_counter_e[5] ),
.\counter_out[8] (\counter_out[8] ),
.\counter_out[13]_23 (\counter_out[13]_23 ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\ff_reg_ar_e0[6] (\ff_reg_ar_e0[6] ),
.\counter_out[6] (\counter_out[6] ),
.n4_5(n4_5),
.\ff_reg_dr_a0[3] (\ff_reg_dr_a0[3] ),
.\w_state_out[1]_27 (\w_state_out[1]_27 ),
.\ff_reg_ar_a0[3] (\ff_reg_ar_a0[3] ),
.\ff_reg_dr_d0[7] (\ff_reg_dr_d0[7] ),
.\counter_out[19]_27 (\counter_out[19]_27 ),
.\ff_reg_dr_a0[2] (\ff_reg_dr_a0[2] ),
.\counter_out[14]_27 (\counter_out[14]_27 ),
.\ff_reg_dr_a0[5] (\ff_reg_dr_a0[5] ),
.\counter_out[17]_23 (\counter_out[17]_23 ),
.\counter_out[16]_27 (\counter_out[16]_27 ),
.\counter_out[18]_31 (\counter_out[18]_31 ),
.\ff_reg_rr_d0[7] (\ff_reg_rr_d0[7] ),
.\ff_reg_rr_e0[7] (\ff_reg_rr_e0[7] ),
.\ff_counter_d[19] (\ff_counter_d[19] ),
.\ff_counter_e[19] (\ff_counter_e[19] ),
.\ff_reg_rr_d0[6] (\ff_reg_rr_d0[6] ),
.\ff_reg_rr_e0[6] (\ff_reg_rr_e0[6] ),
.\ff_counter_d[18] (\ff_counter_d[18] ),
.\ff_counter_b[18] (\ff_counter_b[18] ),
.\ff_reg_rr_b0[5] (\ff_reg_rr_b0[5] ),
.\ff_reg_rr_c0[5] (\ff_reg_rr_c0[5] ),
.\ff_counter_b[16] (\ff_counter_b[16] ),
.\ff_counter_c[16] (\ff_counter_c[16] ),
.\ff_reg_rr_d0[4] (\ff_reg_rr_d0[4] ),
.\ff_reg_rr_e0[4] (\ff_reg_rr_e0[4] ),
.\ff_reg_rr_b0[3] (\ff_reg_rr_b0[3] ),
.\ff_reg_rr_c0[3] (\ff_reg_rr_c0[3] ),
.\ff_counter_d[15] (\ff_counter_d[15] ),
.\ff_counter_e[15] (\ff_counter_e[15] ),
.\ff_reg_rr_d0[2] (\ff_reg_rr_d0[2] ),
.\ff_reg_rr_e0[2] (\ff_reg_rr_e0[2] ),
.\ff_counter_d[13] (\ff_counter_d[13] ),
.\ff_counter_e[13] (\ff_counter_e[13] ),
.\ff_counter_d[14] (\ff_counter_d[14] ),
.\ff_counter_e[14] (\ff_counter_e[14] ),
.\ff_reg_rr_d0[0] (\ff_reg_rr_d0[0] ),
.\ff_reg_rr_e0[0] (\ff_reg_rr_e0[0] ),
.\ff_counter_a[12] (\ff_counter_a[12] ),
.\ff_counter_e[12] (\ff_counter_e[12] ),
.\ff_counter_a[11] (\ff_counter_a[11] ),
.\ff_counter_e[11] (\ff_counter_e[11] ),
.\ff_counter_d[11] (\ff_counter_d[11] ),
.\ff_counter_b[11] (\ff_counter_b[11] ),
.\ff_counter_a[9] (\ff_counter_a[9] ),
.\ff_counter_e[9] (\ff_counter_e[9] ),
.\ff_counter_d[9] (\ff_counter_d[9] ),
.\ff_counter_b[9] (\ff_counter_b[9] ),
.\ff_counter_c[9] (\ff_counter_c[9] ),
.\ff_counter_d[10] (\ff_counter_d[10] ),
.\ff_counter_e[10] (\ff_counter_e[10] ),
.\ff_counter_a[8] (\ff_counter_a[8] ),
.\ff_counter_e[8] (\ff_counter_e[8] ),
.\ff_reg_dr_a0[1] (\ff_reg_dr_a0[1] ),
.\ff_reg_dr_d0[1] (\ff_reg_dr_d0[1] ),
.\ff_reg_dr_e0[1] (\ff_reg_dr_e0[1] ),
.\ff_reg_sr_d0[1] (\ff_reg_sr_d0[1] ),
.\ff_counter_a[7] (\ff_counter_a[7] ),
.\ff_counter_e[7] (\ff_counter_e[7] ),
.\ff_counter_d[7] (\ff_counter_d[7] ),
.\ff_counter_c[7] (\ff_counter_c[7] ),
.\ff_state_c[1] (\ff_state_c[1] ),
.\ff_state_b[1] (\ff_state_b[1] ),
.\ff_state_d[1] (\ff_state_d[1] ),
.\ff_state_e[1] (\ff_state_e[1] ),
.\ff_state_a[1] (\ff_state_a[1] ),
.\ff_reg_ar_a0[6] (\ff_reg_ar_a0[6] ),
.o_605(o_605),
.\ff_reg_ar_b0[6] (\ff_reg_ar_b0[6] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\ff_state_d[0] (\ff_state_d[0] ),
.\ff_state_e[0] (\ff_state_e[0] ),
.\ff_state_a[0] (\ff_state_a[0] ),
.\ff_state_c[0] (\ff_state_c[0] ),
.\ff_state_b[0] (\ff_state_b[0] ),
.\ff_reg_dr_b0[3] (\ff_reg_dr_b0[3] ),
.\ff_reg_dr_c0[3] (\ff_reg_dr_c0[3] ),
.\ff_reg_dr_d0[3] (\ff_reg_dr_d0[3] ),
.\ff_reg_dr_e0[3] (\ff_reg_dr_e0[3] ),
.\ff_reg_ar_e0[3] (\ff_reg_ar_e0[3] ),
.\ff_reg_ar_b0[3] (\ff_reg_ar_b0[3] ),
.\ff_reg_ar_c0[3] (\ff_reg_ar_c0[3] ),
.\ff_reg_dr_b0[7] (\ff_reg_dr_b0[7] ),
.\ff_reg_dr_c0[7] (\ff_reg_dr_c0[7] ),
.\ff_reg_dr_a0[7] (\ff_reg_dr_a0[7] ),
.\ff_reg_dr_e0[7] (\ff_reg_dr_e0[7] ),
.\ff_reg_dr_b0[2] (\ff_reg_dr_b0[2] ),
.\ff_reg_dr_c0[2] (\ff_reg_dr_c0[2] ),
.\ff_reg_dr_d0[2] (\ff_reg_dr_d0[2] ),
.\ff_reg_dr_e0[2] (\ff_reg_dr_e0[2] ),
.\ff_reg_dr_b0[5] (\ff_reg_dr_b0[5] ),
.\ff_reg_dr_c0[5] (\ff_reg_dr_c0[5] ),
.\ff_reg_dr_d0[5] (\ff_reg_dr_d0[5] ),
.\ff_reg_dr_e0[5] (\ff_reg_dr_e0[5] ),
.\ff_reg_dr_a0[0] (\ff_reg_dr_a0[0] ),
.\ff_reg_dr_d0[0] (\ff_reg_dr_d0[0] ),
.\ff_reg_dr_e0[0] (\ff_reg_dr_e0[0] ),
.\ff_reg_dr_a0[4] (\ff_reg_dr_a0[4] ),
.\ff_reg_dr_d0[4] (\ff_reg_dr_d0[4] ),
.\ff_reg_dr_e0[4] (\ff_reg_dr_e0[4] ),
.\ff_reg_dr_a0[6] (\ff_reg_dr_a0[6] ),
.\ff_reg_dr_d0[6] (\ff_reg_dr_d0[6] ),
.\ff_reg_dr_e0[6] (\ff_reg_dr_e0[6] ),
.\ff_reg_dr_b0[1] (\ff_reg_dr_b0[1] ),
.\ff_reg_dr_c0[1] (\ff_reg_dr_c0[1] ),
.\ff_reg_ar_b0[1] (\ff_reg_ar_b0[1] ),
.\ff_reg_ar_c0[1] (\ff_reg_ar_c0[1] ),
.\ff_reg_ar_a0[1] (\ff_reg_ar_a0[1] ),
.\ff_reg_ar_e0[1] (\ff_reg_ar_e0[1] ),
.\ff_reg_sr_b0[1] (\ff_reg_sr_b0[1] ),
.\ff_reg_sr_c0[1] (\ff_reg_sr_c0[1] ),
.\ff_reg_sr_a0[1] (\ff_reg_sr_a0[1] ),
.\ff_reg_sr_e0[1] (\ff_reg_sr_e0[1] ),
.\ff_reg_sl_d0[3] (\ff_reg_sl_d0[3] ),
.\ff_reg_sl_e0[3] (\ff_reg_sl_e0[3] ),
.\ff_reg_sl_b0[3] (\ff_reg_sl_b0[3] ),
.\ff_reg_sl_b0[0] (\ff_reg_sl_b0[0] ),
.\ff_reg_sl_c0[0] (\ff_reg_sl_c0[0] ),
.\ff_reg_sl_d0[0] (\ff_reg_sl_d0[0] ),
.\ff_reg_sl_d0[4] (\ff_reg_sl_d0[4] ),
.\ff_reg_sl_e0[4] (\ff_reg_sl_e0[4] ),
.\ff_reg_sl_b0[4] (\ff_reg_sl_b0[4] ),
.\ff_reg_sl_b0[2] (\ff_reg_sl_b0[2] ),
.\ff_reg_sl_c0[2] (\ff_reg_sl_c0[2] ),
.\ff_reg_sl_a0[2] (\ff_reg_sl_a0[2] ),
.\ff_reg_sl_e0[2] (\ff_reg_sl_e0[2] ),
.\ff_reg_sl_d0[2] (\ff_reg_sl_d0[2] ),
.\ff_reg_sl_d0[1] (\ff_reg_sl_d0[1] ),
.\ff_reg_sl_e0[1] (\ff_reg_sl_e0[1] ),
.\ff_reg_sl_b0[1] (\ff_reg_sl_b0[1] ),
.\ff_reg_sl_a0[5] (\ff_reg_sl_a0[5] ),
.\ff_reg_sl_e0[5] (\ff_reg_sl_e0[5] ),
.\ff_reg_sl_d0[5] (\ff_reg_sl_d0[5] ),
.\ff_reg_dr_b0[0] (\ff_reg_dr_b0[0] ),
.\ff_reg_dr_c0[0] (\ff_reg_dr_c0[0] ),
.\ff_reg_sr_a0[0] (\ff_reg_sr_a0[0] ),
.\ff_reg_sr_d0[0] (\ff_reg_sr_d0[0] ),
.\ff_reg_sr_e0[0] (\ff_reg_sr_e0[0] ),
.\ff_reg_dr_b0[4] (\ff_reg_dr_b0[4] ),
.\ff_reg_dr_c0[4] (\ff_reg_dr_c0[4] ),
.\ff_reg_dr_b0[6] (\ff_reg_dr_b0[6] ),
.\ff_reg_dr_c0[6] (\ff_reg_dr_c0[6] ),
.\ff_reg_sl_a0[3] (\ff_reg_sl_a0[3] ),
.\ff_reg_sl_c0[3] (\ff_reg_sl_c0[3] ),
.\ff_reg_sl_a0[0] (\ff_reg_sl_a0[0] ),
.\ff_reg_sl_e0[0] (\ff_reg_sl_e0[0] ),
.\ff_reg_sl_a0[4] (\ff_reg_sl_a0[4] ),
.\ff_reg_sl_c0[4] (\ff_reg_sl_c0[4] ),
.\ff_reg_sl_c0[1] (\ff_reg_sl_c0[1] ),
.\ff_reg_sl_a0[1] (\ff_reg_sl_a0[1] ),
.\ff_reg_sr_b0[0] (\ff_reg_sr_b0[0] ),
.\ff_reg_sr_c0[0] (\ff_reg_sr_c0[0] ),
.\ff_counter_d[17] (\ff_counter_d[17] ),
.\ff_counter_e[17] (\ff_counter_e[17] ),
.\ff_counter_a[17] (\ff_counter_a[17] ),
.\ff_reg_rr_a0[1] (\ff_reg_rr_a0[1] ),
.\ff_reg_rr_b0[1] (\ff_reg_rr_b0[1] ),
.\ff_reg_rr_c0[1] (\ff_reg_rr_c0[1] ),
.\ff_counter_a[6] (\ff_counter_a[6] ),
.\ff_counter_b[6] (\ff_counter_b[6] ),
.\ff_counter_c[6] (\ff_counter_c[6] ),
.\ff_counter_a[0] (\ff_counter_a[0] ),
.\ff_counter_b[0] (\ff_counter_b[0] ),
.\ff_counter_c[0] (\ff_counter_c[0] ),
.\ff_counter_a[1] (\ff_counter_a[1] ),
.\ff_counter_b[1] (\ff_counter_b[1] ),
.\ff_counter_c[1] (\ff_counter_c[1] ),
.\ff_counter_a[4] (\ff_counter_a[4] ),
.\ff_counter_b[4] (\ff_counter_b[4] ),
.\ff_counter_c[4] (\ff_counter_c[4] ),
.\ff_counter_a[5] (\ff_counter_a[5] ),
.\ff_counter_b[5] (\ff_counter_b[5] ),
.\ff_counter_c[5] (\ff_counter_c[5] ),
.\ff_reg_rr_a0[7] (\ff_reg_rr_a0[7] ),
.\ff_reg_rr_b0[7] (\ff_reg_rr_b0[7] ),
.\ff_reg_rr_c0[7] (\ff_reg_rr_c0[7] ),
.\ff_counter_a[19] (\ff_counter_a[19] ),
.\ff_counter_b[19] (\ff_counter_b[19] ),
.\ff_counter_c[19] (\ff_counter_c[19] ),
.\ff_reg_rr_a0[6] (\ff_reg_rr_a0[6] ),
.\ff_reg_rr_b0[6] (\ff_reg_rr_b0[6] ),
.\ff_reg_rr_c0[6] (\ff_reg_rr_c0[6] ),
.\ff_counter_e[18] (\ff_counter_e[18] ),
.\ff_counter_a[18] (\ff_counter_a[18] ),
.\ff_counter_c[18] (\ff_counter_c[18] ),
.\ff_reg_rr_d0[5] (\ff_reg_rr_d0[5] ),
.\ff_reg_rr_a0[5] (\ff_reg_rr_a0[5] ),
.\ff_reg_rr_e0[5] (\ff_reg_rr_e0[5] ),
.\ff_counter_d[16] (\ff_counter_d[16] ),
.\ff_counter_a[16] (\ff_counter_a[16] ),
.\ff_counter_e[16] (\ff_counter_e[16] ),
.\ff_reg_rr_a0[4] (\ff_reg_rr_a0[4] ),
.\ff_reg_rr_b0[4] (\ff_reg_rr_b0[4] ),
.\ff_reg_rr_c0[4] (\ff_reg_rr_c0[4] ),
.\ff_reg_rr_d0[3] (\ff_reg_rr_d0[3] ),
.\ff_reg_rr_a0[3] (\ff_reg_rr_a0[3] ),
.\ff_reg_rr_e0[3] (\ff_reg_rr_e0[3] ),
.\ff_counter_a[15] (\ff_counter_a[15] ),
.\ff_counter_b[15] (\ff_counter_b[15] ),
.\ff_counter_c[15] (\ff_counter_c[15] ),
.\ff_reg_rr_a0[2] (\ff_reg_rr_a0[2] ),
.\ff_reg_rr_b0[2] (\ff_reg_rr_b0[2] ),
.\ff_reg_rr_c0[2] (\ff_reg_rr_c0[2] ),
.\ff_counter_a[13] (\ff_counter_a[13] ),
.\ff_counter_b[13] (\ff_counter_b[13] ),
.\ff_counter_c[13] (\ff_counter_c[13] ),
.\ff_counter_a[14] (\ff_counter_a[14] ),
.\ff_counter_b[14] (\ff_counter_b[14] ),
.\ff_counter_c[14] (\ff_counter_c[14] ),
.\ff_reg_rr_a0[0] (\ff_reg_rr_a0[0] ),
.\ff_reg_rr_b0[0] (\ff_reg_rr_b0[0] ),
.\ff_reg_rr_c0[0] (\ff_reg_rr_c0[0] ),
.\ff_counter_d[12] (\ff_counter_d[12] ),
.\ff_counter_b[12] (\ff_counter_b[12] ),
.\ff_counter_c[12] (\ff_counter_c[12] ),
.\ff_counter_a[10] (\ff_counter_a[10] ),
.\ff_counter_b[10] (\ff_counter_b[10] ),
.\ff_counter_c[10] (\ff_counter_c[10] ),
.\ff_counter_d[8] (\ff_counter_d[8] ),
.\ff_counter_b[8] (\ff_counter_b[8] ),
.\ff_counter_c[8] (\ff_counter_c[8] ),
.\ff_reg_ar_c0[6] (\ff_reg_ar_c0[6] ),
.\ff_ch0_key[1] (\ff_ch0_key[1] ),
.ff_ch0_key_release(ff_ch0_key_release),
.\counter_out[15]_43 (\counter_out[15]_43 ),
.\counter_out[15]_45 (\counter_out[15]_45 ),
.\ff_reg_sl_b0[5] (\ff_reg_sl_b0[5] ),
.\ff_reg_sl_c0[5] (\ff_reg_sl_c0[5] ),
.\counter_out[19]_3 (\counter_out[19]_3 ),
.\counter_out[17]_3 (\counter_out[17]_3 ),
.\counter_out[15]_3 (\counter_out[15]_3 ),
.\counter_out[14]_3 (\counter_out[14]_3 ),
.\counter_out[13]_3 (\counter_out[13]_3 ),
.\counter_out[12]_3 (\counter_out[12]_3 ),
.\counter_out[11]_3 (\counter_out[11]_3 ),
.\counter_out[10]_3 (\counter_out[10]_3 ),
.\counter_out[9] (\counter_out[9] ),
.\counter_out[8]_3 (\counter_out[8]_3 ),
.\counter_out[7]_3 (\counter_out[7]_3 ),
.\counter_out[6]_3 (\counter_out[6]_3 ),
.\level_out[0] (\level_out[0] ),
.\level_out[1] (\level_out[1] ),
.\level_out[2] (\level_out[2] ),
.\level_out[3] (\level_out[3] ),
.\level_out[4] (\level_out[4] ),
.\level_out[5] (\level_out[5] ),
.\w_state_out[1]_5_13 (\w_state_out[1]_5_13 ),
.\w_state_out[2] (\w_state_out[2] ),
.\counter_out[0] (\counter_out[0] ),
.\counter_out[1] (\counter_out[1] ),
.\counter_out[3] (\counter_out[3] ),
.\counter_out[4] (\counter_out[4] ),
.\counter_out[5] (\counter_out[5] ),
.\level_out[6]_5 (\level_out[6]_5 ),
.\w_state_out[0] (\w_state_out[0] ),
.\counter_out[13] (\counter_out[13] ),
.\counter_out[11] (\counter_out[11] ),
.\counter_out[10] (\counter_out[10] ),
.\w_state_out[2]_13 (\w_state_out[2]_13 ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[18] (\counter_out[18] ),
.\counter_out[17] (\counter_out[17] ),
.\counter_out[16] (\counter_out[16] ),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[12] (\counter_out[12] ),
.\counter_out[7] (\counter_out[7] ),
.\level_out[6] (\level_out[6] ),
.n37(n37),
.n37_37(n37_37),
.n37_41(n37_41),
.n37_45(n37_45),
.n37_49(n37_49),
.n37_53(n37_53),
.n37_57(n37_57),
.n37_61(n37_61),
.\counter_out[7]_21 (\counter_out[7]_21 ),
.\counter_out[7]_23 (\counter_out[7]_23 ),
.\w_state_out[0]_25 (\w_state_out[0]_25 ),
.n37_93(n37_93),
.\w_state_out[0]_39 (\w_state_out[0]_39 ),
.\w_state_out[0]_41 (\w_state_out[0]_41 ),
.\w_state_out[0]_45 (\w_state_out[0]_45 ),
.\w_state_out[0]_47 (\w_state_out[0]_47 ),
.\w_state_out[0]_49 (\w_state_out[0]_49 ),
.\w_state_out[0]_57 (\w_state_out[0]_57 ),
.\w_state_out[0]_59 (\w_state_out[0]_59 ),
.\w_state_out[0]_61 (\w_state_out[0]_61 ),
.\w_state_out[0]_65 (\w_state_out[0]_65 ),
.\counter_out[18]_29 (\counter_out[18]_29 ),
.\counter_out[16]_23 (\counter_out[16]_23 ),
.\counter_out[2] (\counter_out[2] ),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2]_23 (\w_state_out[2]_23 ),
.\w_state_out[0]_87 (\w_state_out[0]_87 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector  u_level_selector (
.\ff_active[0] (\ff_active[0] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_level_a[6] (\ff_level_a[6] ),
.\ff_level_e[6] (\ff_level_e[6] ),
.\ff_level_c[6] (\ff_level_c[6] ),
.\ff_level_d[6] (\ff_level_d[6] ),
.\ff_level_b[6] (\ff_level_b[6] ),
.\ff_level_a[5] (\ff_level_a[5] ),
.\ff_level_c[5] (\ff_level_c[5] ),
.\ff_level_d[5] (\ff_level_d[5] ),
.\ff_level_e[5] (\ff_level_e[5] ),
.\ff_level_b[5] (\ff_level_b[5] ),
.\ff_level_c[4] (\ff_level_c[4] ),
.\ff_level_b[4] (\ff_level_b[4] ),
.\ff_level_d[4] (\ff_level_d[4] ),
.\ff_level_e[4] (\ff_level_e[4] ),
.\ff_level_a[4] (\ff_level_a[4] ),
.\ff_level_c[3] (\ff_level_c[3] ),
.\ff_level_b[3] (\ff_level_b[3] ),
.\ff_level_d[3] (\ff_level_d[3] ),
.\ff_level_e[3] (\ff_level_e[3] ),
.\ff_level_a[3] (\ff_level_a[3] ),
.\ff_level_e[2] (\ff_level_e[2] ),
.\ff_level_d[2] (\ff_level_d[2] ),
.\ff_level_b[2] (\ff_level_b[2] ),
.\ff_level_c[2] (\ff_level_c[2] ),
.\ff_level_a[2] (\ff_level_a[2] ),
.\ff_level_e[1] (\ff_level_e[1] ),
.\ff_level_d[1] (\ff_level_d[1] ),
.\ff_level_b[1] (\ff_level_b[1] ),
.\ff_level_c[1] (\ff_level_c[1] ),
.\ff_level_a[1] (\ff_level_a[1] ),
.\ff_level_e[0] (\ff_level_e[0] ),
.\ff_level_d[0] (\ff_level_d[0] ),
.\ff_level_b[0] (\ff_level_b[0] ),
.\ff_level_c[0] (\ff_level_c[0] ),
.\ff_level_a[0] (\ff_level_a[0] ),
.o_15(o_15),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator  (o_27_5,o_25_4,o_23_3,o_71,o_19_2,o_17_1,o_15_0,\ff_active[1] ,\ff_active[2] ,ff_ch1_key_on_5,ff_ch1_key_on,\wave_address_out[0] ,o_603,\ff_counter_b[11]_3 ,reg_wts_enable,\w_state_out[2]_13 ,ff_reg_clone_adsr_a1,\ff_counter_d[19]_3 ,\ff_counter_e[19]_3 ,\ff_active[0] ,n37_61,\ff_counter_a[18]_3 ,\ff_counter_e[18]_3 ,\ff_counter_d[17]_3 ,\ff_counter_e[17]_3 ,n37_57,\ff_counter_d[16]_3 ,\ff_counter_e[16]_3 ,n37,\ff_counter_d[15]_3 ,\ff_counter_e[15]_3 ,n37_45,\ff_counter_a[14]_3 ,\ff_counter_e[14]_3 ,\ff_counter_a[13]_3 ,\ff_counter_e[13]_3 ,\level_out[6] ,\ff_counter_a[12]_3 ,\ff_counter_e[12]_3 ,\counter_out[11] ,\ff_counter_a[11]_3 ,\ff_counter_e[11]_3 ,\w_sram_a0[9] ,o,\ff_counter_d[11]_3 ,\ff_counter_c[11]_3 ,n280,\counter_out[10] ,\ff_counter_d[10]_3 ,\ff_counter_e[10]_3 ,n37_37,\ff_counter_d[9]_3 ,\ff_counter_e[9]_3 ,\counter_out[7]_21 ,\ff_counter_a[7]_3 ,\ff_counter_e[7]_3 ,\ff_counter_d[6]_3 ,\ff_counter_e[6]_3 ,o_45,o_53,o_41,\ff_ch1_key[1] ,ff_ch1_key_release,ff_ch1_key_on_15,\w_state_out[2]_23 ,\ff_counter_d[0]_3 ,\ff_counter_e[0]_3 ,\ff_counter_d[1]_3 ,\ff_counter_e[1]_3 ,\ff_counter_b[2]_3 ,\ff_counter_c[2]_3 ,\ff_counter_d[3]_3 ,\ff_counter_e[3]_3 ,\ff_counter_d[4]_3 ,\ff_counter_e[4]_3 ,\ff_counter_a[5]_3 ,\ff_counter_e[5]_3 ,ff_reg_clone_key_b1,ff_reg_clone_key_a1,o_605,ff_reg_clone_key_c1,\w_state_out[1] ,ff_ch1_key_off,n37_93,\ff_reg_sr_c0[7] ,\ff_reg_sr_d1[7] ,\ff_reg_sr_e1[7] ,\ff_reg_sr_a1[7] ,\ff_reg_dr_c1[6] ,\ff_reg_sr_c0[5] ,\ff_reg_sr_d1[5] ,\ff_reg_sr_e1[5] ,\ff_reg_sr_a1[5] ,n37_49,\ff_reg_sr_c0[4] ,\ff_reg_sr_d0[2] ,\ff_reg_ar_d1[7] ,\ff_reg_ar_e1[7] ,\w_sram_a0[7] ,\counter_out[7]_23 ,\ff_reg_ar_d1[6] ,\ff_reg_ar_e1[6] ,\ff_reg_ar_d1[5] ,\ff_reg_ar_e1[5] ,\ff_reg_ar_d1[4] ,\ff_reg_ar_e1[4] ,\ff_reg_ar_d1[3] ,\ff_reg_ar_e1[3] ,\ff_counter_d[8]_3 ,\ff_counter_e[8]_3 ,\ff_reg_ar_d1[2] ,\ff_reg_ar_e1[2] ,\ff_reg_ar_d1[1] ,\ff_reg_ar_e1[1] ,\ff_reg_ar_d1[0] ,\ff_reg_ar_e1[0] ,\ff_state_d[1]_3 ,\ff_state_e[1]_3 ,\ff_state_d[0]_3 ,\ff_state_e[0]_3 ,o_43,o_49,o_55,o_47,o_63,o_35,o_39,\ff_state_a[1]_3 ,\ff_state_c[1]_3 ,\ff_state_b[1]_3 ,\ff_state_b[2]_3 ,\ff_state_c[2]_3 ,\ff_state_a[2]_3 ,\ff_state_d[2]_3 ,\ff_state_e[2]_3 ,ff_reg_clone_key_d1,ff_reg_clone_key_e1,\ff_state_a[0]_3 ,\ff_state_c[0]_3 ,\ff_state_b[0]_3 ,\counter_out[13] ,\ff_reg_sr_d1[0] ,\ff_reg_sr_e1[0] ,\ff_reg_sr_a1[0] ,n37_53,\ff_reg_sr_a0[7] ,\ff_reg_sr_e0[7] ,\ff_reg_sr_d0[7] ,\ff_reg_sr_b0[7] ,\ff_reg_sr_b1[7] ,\ff_reg_sr_c1[7] ,\counter_out[19] ,\ff_reg_dr_a1[6] ,\ff_reg_dr_e1[6] ,\ff_reg_dr_d1[6] ,\ff_reg_dr_b1[6] ,\ff_reg_rr_a1[6] ,\ff_reg_rr_d1[6] ,\ff_reg_sr_b1[6] ,\ff_reg_sr_c1[6] ,\ff_reg_sr_a0[6] ,\ff_reg_sr_d0[6] ,\ff_reg_sr_e0[6] ,\ff_reg_sr_a0[5] ,\ff_reg_sr_e0[5] ,\ff_reg_sr_d0[5] ,\ff_reg_sr_b0[5] ,\ff_reg_sr_b1[5] ,\ff_reg_sr_c1[5] ,\ff_reg_dr_a1[4] ,\ff_reg_dr_e1[4] ,\ff_reg_sr_a1[4] ,\ff_reg_sr_e1[4] ,\ff_reg_sr_a0[4] ,\ff_reg_sr_e0[4] ,\ff_reg_sr_d0[4] ,\ff_reg_sr_b0[4] ,\ff_reg_dr_a1[3] ,\ff_reg_dr_e1[3] ,\ff_reg_rr_d1[3] ,\ff_reg_rr_e1[3] ,\ff_reg_sr_a1[3] ,\ff_reg_sr_e1[3] ,\ff_reg_sr_a0[3] ,\ff_reg_sr_d0[3] ,\ff_reg_sr_e0[3] ,\ff_reg_dr_a1[2] ,\ff_reg_dr_e1[2] ,\ff_reg_rr_d1[2] ,\ff_reg_rr_e1[2] ,\ff_reg_sr_a1[2] ,\ff_reg_sr_e1[2] ,\ff_reg_sr_b0[2] ,\ff_reg_sr_c0[2] ,\ff_reg_sr_a0[2] ,\ff_reg_sr_e0[2] ,\ff_reg_ar_c0[7] ,\ff_reg_ar_b0[7] ,\ff_reg_ar_e0[7] ,\ff_reg_ar_a0[7] ,\ff_reg_sr_a1[1] ,\ff_reg_sr_e1[1] ,\ff_reg_ar_a0[2] ,\ff_reg_ar_e0[2] ,\ff_reg_ar_c0[2] ,\ff_reg_ar_b0[2] ,\ff_reg_ar_a0[0] ,\ff_reg_ar_e0[0] ,\ff_reg_ar_c0[0] ,\ff_reg_ar_b0[0] ,\ff_level_c[2]_3 ,\ff_level_b[5]_3 ,\w_state_out[0]_87 ,\w_state_out[0]_45 ,\w_state_out[0]_25 ,\ff_reg_rr_d1[1] ,\counter_out[7] ,\ff_reg_sr_b1[0] ,\ff_reg_sr_c1[0] ,\ff_reg_dr_d1[0] ,\ff_reg_dr_b1[0] ,\ff_reg_dr_a1[7] ,\ff_reg_dr_e1[7] ,\ff_reg_sr_b0[6] ,\ff_reg_sr_c0[6] ,\ff_reg_rr_c1[5] ,\ff_reg_dr_a1[5] ,\ff_reg_dr_d1[5] ,\ff_reg_dr_e1[5] ,\ff_reg_rr_a1[4] ,\ff_reg_rr_e1[4] ,\ff_reg_sr_b0[3] ,\ff_reg_sr_c0[3] ,\ff_reg_sl_a1[1] ,\ff_reg_sl_a1[4] ,\w_state_out[0]_61 ,\w_state_out[0]_65 ,\ff_reg_sl_a1[3] ,\ff_reg_sl_b0[0] ,\ff_reg_sl_c0[0] ,\ff_reg_rr_c1[1] ,\ff_reg_rr_b1[1] ,\ff_reg_rr_a1[7] ,\ff_reg_rr_e1[7] ,\ff_reg_rr_a1[5] ,\ff_reg_rr_e1[5] ,\ff_reg_rr_d1[5] ,\ff_reg_rr_b1[5] ,\ff_reg_dr_b1[5] ,\ff_reg_dr_c1[5] ,\ff_reg_sl_b1[1] ,\ff_reg_sl_c1[1] ,\ff_reg_sl_d1[1] ,\ff_reg_sl_e1[1] ,\ff_reg_sl_d1[4] ,\ff_reg_sl_e1[4] ,\ff_reg_sl_b1[4] ,\ff_reg_sl_c1[4] ,\ff_reg_sl_d1[3] ,\ff_reg_sl_e1[3] ,\ff_reg_sl_b1[3] ,\ff_reg_sl_c1[3] ,\ff_reg_sl_b1[0] ,\ff_reg_sl_a1[0] ,\ff_reg_sl_c1[0] ,\ff_reg_sl_b1[2] ,\ff_reg_sl_c1[2] ,\ff_reg_sl_a1[2] ,\ff_reg_sl_d1[2] ,\ff_reg_sl_e1[2] ,\ff_reg_rr_a1[0] ,\ff_reg_rr_e1[0] ,\ff_reg_dr_a1[1] ,\ff_reg_dr_e1[1] ,\ff_reg_dr_c1[1] ,n37_41,\ff_counter_a[19]_3 ,\ff_counter_b[19]_3 ,\ff_counter_c[19]_3 ,\ff_counter_d[18]_3 ,\ff_counter_b[18]_3 ,\ff_counter_c[18]_3 ,\ff_counter_a[17]_3 ,\ff_counter_b[17]_3 ,\ff_counter_c[17]_3 ,\ff_counter_a[16]_3 ,\ff_counter_b[16]_3 ,\ff_counter_c[16]_3 ,\ff_counter_a[15]_3 ,\ff_counter_b[15]_3 ,\ff_counter_c[15]_3 ,\ff_counter_d[14]_3 ,\ff_counter_b[14]_3 ,\ff_counter_c[14]_3 ,\ff_counter_d[13]_3 ,\ff_counter_b[13]_3 ,\ff_counter_c[13]_3 ,\ff_counter_d[12]_3 ,\ff_counter_b[12]_3 ,\ff_counter_c[12]_3 ,\ff_counter_a[10]_3 ,\ff_counter_b[10]_3 ,\ff_counter_c[10]_3 ,\ff_counter_a[9]_3 ,\ff_counter_b[9]_3 ,\ff_counter_c[9]_3 ,\ff_counter_d[7]_3 ,\ff_counter_b[7]_3 ,\ff_counter_c[7]_3 ,\ff_counter_a[6]_3 ,\ff_counter_b[6]_3 ,\ff_counter_c[6]_3 ,\ff_counter_a[0]_3 ,\ff_counter_b[0]_3 ,\ff_counter_c[0]_3 ,\ff_counter_a[1]_3 ,\ff_counter_b[1]_3 ,\ff_counter_c[1]_3 ,\ff_counter_d[2]_3 ,\ff_counter_e[2]_3 ,\ff_counter_a[2]_3 ,\ff_counter_a[3]_3 ,\ff_counter_b[3]_3 ,\ff_counter_c[3]_3 ,\ff_counter_a[4]_3 ,\ff_counter_b[4]_3 ,\ff_counter_c[4]_3 ,\ff_counter_d[5]_3 ,\ff_counter_b[5]_3 ,\ff_counter_c[5]_3 ,\ff_reg_sr_d1[6] ,\ff_reg_sr_a1[6] ,\ff_reg_sr_e1[6] ,\counter_out[17] ,\ff_reg_dr_b1[4] ,\ff_reg_dr_d1[4] ,\ff_reg_dr_c1[4] ,\ff_reg_sr_b1[4] ,\ff_reg_sr_d1[4] ,\ff_reg_sr_c1[4] ,\ff_reg_dr_d1[3] ,\ff_reg_dr_b1[3] ,\ff_reg_dr_c1[3] ,\ff_reg_sr_b1[3] ,\ff_reg_sr_d1[3] ,\ff_reg_sr_c1[3] ,\ff_reg_dr_b1[2] ,\ff_reg_dr_d1[2] ,\ff_reg_dr_c1[2] ,\ff_reg_sr_b1[2] ,\ff_reg_sr_d1[2] ,\ff_reg_sr_c1[2] ,\ff_reg_ar_b1[7] ,\ff_reg_ar_a1[7] ,\ff_reg_ar_c1[7] ,\ff_reg_ar_b1[6] ,\ff_reg_ar_a1[6] ,\ff_reg_ar_c1[6] ,\ff_reg_ar_b1[5] ,\ff_reg_ar_a1[5] ,\ff_reg_ar_c1[5] ,\ff_reg_ar_b1[4] ,\ff_reg_ar_a1[4] ,\ff_reg_ar_c1[4] ,\ff_reg_ar_b1[3] ,\ff_reg_ar_a1[3] ,\ff_reg_ar_c1[3] ,\ff_counter_a[8]_3 ,\ff_counter_b[8]_3 ,\ff_counter_c[8]_3 ,\ff_reg_ar_b1[2] ,\ff_reg_ar_a1[2] ,\ff_reg_ar_c1[2] ,\ff_reg_ar_b1[1] ,\ff_reg_ar_a1[1] ,\ff_reg_ar_c1[1] ,\ff_reg_ar_b1[0] ,\ff_reg_ar_a1[0] ,\ff_reg_ar_c1[0] ,\ff_reg_rr_a1[1] ,\ff_reg_rr_e1[1] ,\counter_out[12] ,\ff_reg_dr_b1[7] ,\ff_reg_dr_d1[7] ,\ff_reg_dr_c1[7] ,\ff_reg_rr_e1[6] ,\ff_reg_rr_c1[6] ,\ff_reg_rr_b1[6] ,\ff_reg_rr_b1[4] ,\ff_reg_rr_d1[4] ,\ff_reg_rr_c1[4] ,\ff_reg_rr_b1[3] ,\ff_reg_rr_c1[3] ,\ff_reg_rr_a1[3] ,\ff_reg_rr_b1[2] ,\ff_reg_rr_c1[2] ,\ff_reg_rr_a1[2] ,\ff_reg_sr_d1[1] ,\ff_reg_sr_b1[1] ,\ff_reg_sr_c1[1] ,\w_state_out[0]_59 ,\w_state_out[0]_57 ,\w_state_out[0]_49 ,\w_state_out[0]_47 ,\w_state_out[0]_41 ,\w_state_out[0]_39 ,\ff_reg_dr_a1[0] ,\ff_reg_dr_c1[0] ,\ff_reg_dr_e1[0] ,\ff_reg_rr_b1[7] ,\ff_reg_rr_d1[7] ,\ff_reg_rr_c1[7] ,\ff_reg_sl_d1[5] ,\ff_reg_sl_e1[5] ,\ff_reg_sl_a1[5] ,\ff_reg_sl_b1[5] ,\ff_reg_sl_c1[5] ,\ff_reg_sl_d1[0] ,\ff_reg_sl_e1[0] ,\ff_reg_dr_d1[1] ,\ff_reg_dr_b1[1] ,\ff_reg_rr_d1[0] ,\ff_reg_rr_b1[0] ,\ff_reg_rr_c1[0] ,\counter_out[14] ,\counter_out[15] ,\counter_out[16] ,\counter_out[18] ,\counter_out[19]_3_33 ,\counter_out[18]_3 ,\counter_out[17]_3_34 ,\counter_out[16]_3 ,\counter_out[15]_3_35 ,\counter_out[14]_3_36 ,\counter_out[13]_3_37 ,\counter_out[10]_3_38 ,\counter_out[9]_3 ,\counter_out[6]_3_39 ,\level_out[0]_5 ,\level_out[1]_5 ,\level_out[2]_5 ,\level_out[3]_5 ,\level_out[4]_5 ,\level_out[5]_5 ,\w_state_out[1]_5 ,\counter_out[5]_5 ,\level_out[6]_5_40 ,\w_state_out[0]_5 ,\counter_out[19]_11 ,\w_state_out[1]_27 ,\counter_out[19]_27 ,\counter_out[18]_31 ,\counter_out[17]_23 ,\counter_out[16]_27 ,\counter_out[14]_27 ,\counter_out[13]_23 ,\counter_out[8] ,\counter_out[6] ,\counter_out[15]_43 ,\counter_out[15]_45 ,\counter_out[12]_31_41 ,\counter_out[11]_27 ,\counter_out[8]_27 ,\counter_out[7]_29_42 ,\counter_out[4]_23 ,\counter_out[3]_23 ,\counter_out[2]_23 ,\counter_out[1]_21 ,\counter_out[0]_21 ,\w_state_out[2]_19 );
input o_27_5;
input o_25_4;
input o_23_3;
input o_71;
input o_19_2;
input o_17_1;
input o_15_0;
input \ff_active[1] ;
input \ff_active[2] ;
input ff_ch1_key_on_5;
input ff_ch1_key_on;
input \wave_address_out[0] ;
input o_603;
input \ff_counter_b[11]_3 ;
input reg_wts_enable;
input \w_state_out[2]_13 ;
input ff_reg_clone_adsr_a1;
input \ff_counter_d[19]_3 ;
input \ff_counter_e[19]_3 ;
input \ff_active[0] ;
input n37_61;
input \ff_counter_a[18]_3 ;
input \ff_counter_e[18]_3 ;
input \ff_counter_d[17]_3 ;
input \ff_counter_e[17]_3 ;
input n37_57;
input \ff_counter_d[16]_3 ;
input \ff_counter_e[16]_3 ;
input n37;
input \ff_counter_d[15]_3 ;
input \ff_counter_e[15]_3 ;
input n37_45;
input \ff_counter_a[14]_3 ;
input \ff_counter_e[14]_3 ;
input \ff_counter_a[13]_3 ;
input \ff_counter_e[13]_3 ;
input \level_out[6] ;
input \ff_counter_a[12]_3 ;
input \ff_counter_e[12]_3 ;
input \counter_out[11] ;
input \ff_counter_a[11]_3 ;
input \ff_counter_e[11]_3 ;
input \w_sram_a0[9] ;
input o;
input \ff_counter_d[11]_3 ;
input \ff_counter_c[11]_3 ;
input n280;
input \counter_out[10] ;
input \ff_counter_d[10]_3 ;
input \ff_counter_e[10]_3 ;
input n37_37;
input \ff_counter_d[9]_3 ;
input \ff_counter_e[9]_3 ;
input \counter_out[7]_21 ;
input \ff_counter_a[7]_3 ;
input \ff_counter_e[7]_3 ;
input \ff_counter_d[6]_3 ;
input \ff_counter_e[6]_3 ;
input o_45;
input o_53;
input o_41;
input \ff_ch1_key[1] ;
input ff_ch1_key_release;
input ff_ch1_key_on_15;
input \w_state_out[2]_23 ;
input \ff_counter_d[0]_3 ;
input \ff_counter_e[0]_3 ;
input \ff_counter_d[1]_3 ;
input \ff_counter_e[1]_3 ;
input \ff_counter_b[2]_3 ;
input \ff_counter_c[2]_3 ;
input \ff_counter_d[3]_3 ;
input \ff_counter_e[3]_3 ;
input \ff_counter_d[4]_3 ;
input \ff_counter_e[4]_3 ;
input \ff_counter_a[5]_3 ;
input \ff_counter_e[5]_3 ;
input ff_reg_clone_key_b1;
input ff_reg_clone_key_a1;
input o_605;
input ff_reg_clone_key_c1;
input \w_state_out[1] ;
input ff_ch1_key_off;
input n37_93;
input \ff_reg_sr_c0[7] ;
input \ff_reg_sr_d1[7] ;
input \ff_reg_sr_e1[7] ;
input \ff_reg_sr_a1[7] ;
input \ff_reg_dr_c1[6] ;
input \ff_reg_sr_c0[5] ;
input \ff_reg_sr_d1[5] ;
input \ff_reg_sr_e1[5] ;
input \ff_reg_sr_a1[5] ;
input n37_49;
input \ff_reg_sr_c0[4] ;
input \ff_reg_sr_d0[2] ;
input \ff_reg_ar_d1[7] ;
input \ff_reg_ar_e1[7] ;
input \w_sram_a0[7] ;
input \counter_out[7]_23 ;
input \ff_reg_ar_d1[6] ;
input \ff_reg_ar_e1[6] ;
input \ff_reg_ar_d1[5] ;
input \ff_reg_ar_e1[5] ;
input \ff_reg_ar_d1[4] ;
input \ff_reg_ar_e1[4] ;
input \ff_reg_ar_d1[3] ;
input \ff_reg_ar_e1[3] ;
input \ff_counter_d[8]_3 ;
input \ff_counter_e[8]_3 ;
input \ff_reg_ar_d1[2] ;
input \ff_reg_ar_e1[2] ;
input \ff_reg_ar_d1[1] ;
input \ff_reg_ar_e1[1] ;
input \ff_reg_ar_d1[0] ;
input \ff_reg_ar_e1[0] ;
input \ff_state_d[1]_3 ;
input \ff_state_e[1]_3 ;
input \ff_state_d[0]_3 ;
input \ff_state_e[0]_3 ;
input o_43;
input o_49;
input o_55;
input o_47;
input o_63;
input o_35;
input o_39;
input \ff_state_a[1]_3 ;
input \ff_state_c[1]_3 ;
input \ff_state_b[1]_3 ;
input \ff_state_b[2]_3 ;
input \ff_state_c[2]_3 ;
input \ff_state_a[2]_3 ;
input \ff_state_d[2]_3 ;
input \ff_state_e[2]_3 ;
input ff_reg_clone_key_d1;
input ff_reg_clone_key_e1;
input \ff_state_a[0]_3 ;
input \ff_state_c[0]_3 ;
input \ff_state_b[0]_3 ;
input \counter_out[13] ;
input \ff_reg_sr_d1[0] ;
input \ff_reg_sr_e1[0] ;
input \ff_reg_sr_a1[0] ;
input n37_53;
input \ff_reg_sr_a0[7] ;
input \ff_reg_sr_e0[7] ;
input \ff_reg_sr_d0[7] ;
input \ff_reg_sr_b0[7] ;
input \ff_reg_sr_b1[7] ;
input \ff_reg_sr_c1[7] ;
input \counter_out[19] ;
input \ff_reg_dr_a1[6] ;
input \ff_reg_dr_e1[6] ;
input \ff_reg_dr_d1[6] ;
input \ff_reg_dr_b1[6] ;
input \ff_reg_rr_a1[6] ;
input \ff_reg_rr_d1[6] ;
input \ff_reg_sr_b1[6] ;
input \ff_reg_sr_c1[6] ;
input \ff_reg_sr_a0[6] ;
input \ff_reg_sr_d0[6] ;
input \ff_reg_sr_e0[6] ;
input \ff_reg_sr_a0[5] ;
input \ff_reg_sr_e0[5] ;
input \ff_reg_sr_d0[5] ;
input \ff_reg_sr_b0[5] ;
input \ff_reg_sr_b1[5] ;
input \ff_reg_sr_c1[5] ;
input \ff_reg_dr_a1[4] ;
input \ff_reg_dr_e1[4] ;
input \ff_reg_sr_a1[4] ;
input \ff_reg_sr_e1[4] ;
input \ff_reg_sr_a0[4] ;
input \ff_reg_sr_e0[4] ;
input \ff_reg_sr_d0[4] ;
input \ff_reg_sr_b0[4] ;
input \ff_reg_dr_a1[3] ;
input \ff_reg_dr_e1[3] ;
input \ff_reg_rr_d1[3] ;
input \ff_reg_rr_e1[3] ;
input \ff_reg_sr_a1[3] ;
input \ff_reg_sr_e1[3] ;
input \ff_reg_sr_a0[3] ;
input \ff_reg_sr_d0[3] ;
input \ff_reg_sr_e0[3] ;
input \ff_reg_dr_a1[2] ;
input \ff_reg_dr_e1[2] ;
input \ff_reg_rr_d1[2] ;
input \ff_reg_rr_e1[2] ;
input \ff_reg_sr_a1[2] ;
input \ff_reg_sr_e1[2] ;
input \ff_reg_sr_b0[2] ;
input \ff_reg_sr_c0[2] ;
input \ff_reg_sr_a0[2] ;
input \ff_reg_sr_e0[2] ;
input \ff_reg_ar_c0[7] ;
input \ff_reg_ar_b0[7] ;
input \ff_reg_ar_e0[7] ;
input \ff_reg_ar_a0[7] ;
input \ff_reg_sr_a1[1] ;
input \ff_reg_sr_e1[1] ;
input \ff_reg_ar_a0[2] ;
input \ff_reg_ar_e0[2] ;
input \ff_reg_ar_c0[2] ;
input \ff_reg_ar_b0[2] ;
input \ff_reg_ar_a0[0] ;
input \ff_reg_ar_e0[0] ;
input \ff_reg_ar_c0[0] ;
input \ff_reg_ar_b0[0] ;
input \ff_level_c[2]_3 ;
input \ff_level_b[5]_3 ;
input \w_state_out[0]_87 ;
input \w_state_out[0]_45 ;
input \w_state_out[0]_25 ;
input \ff_reg_rr_d1[1] ;
input \counter_out[7] ;
input \ff_reg_sr_b1[0] ;
input \ff_reg_sr_c1[0] ;
input \ff_reg_dr_d1[0] ;
input \ff_reg_dr_b1[0] ;
input \ff_reg_dr_a1[7] ;
input \ff_reg_dr_e1[7] ;
input \ff_reg_sr_b0[6] ;
input \ff_reg_sr_c0[6] ;
input \ff_reg_rr_c1[5] ;
input \ff_reg_dr_a1[5] ;
input \ff_reg_dr_d1[5] ;
input \ff_reg_dr_e1[5] ;
input \ff_reg_rr_a1[4] ;
input \ff_reg_rr_e1[4] ;
input \ff_reg_sr_b0[3] ;
input \ff_reg_sr_c0[3] ;
input \ff_reg_sl_a1[1] ;
input \ff_reg_sl_a1[4] ;
input \w_state_out[0]_61 ;
input \w_state_out[0]_65 ;
input \ff_reg_sl_a1[3] ;
input \ff_reg_sl_b0[0] ;
input \ff_reg_sl_c0[0] ;
input \ff_reg_rr_c1[1] ;
input \ff_reg_rr_b1[1] ;
input \ff_reg_rr_a1[7] ;
input \ff_reg_rr_e1[7] ;
input \ff_reg_rr_a1[5] ;
input \ff_reg_rr_e1[5] ;
input \ff_reg_rr_d1[5] ;
input \ff_reg_rr_b1[5] ;
input \ff_reg_dr_b1[5] ;
input \ff_reg_dr_c1[5] ;
input \ff_reg_sl_b1[1] ;
input \ff_reg_sl_c1[1] ;
input \ff_reg_sl_d1[1] ;
input \ff_reg_sl_e1[1] ;
input \ff_reg_sl_d1[4] ;
input \ff_reg_sl_e1[4] ;
input \ff_reg_sl_b1[4] ;
input \ff_reg_sl_c1[4] ;
input \ff_reg_sl_d1[3] ;
input \ff_reg_sl_e1[3] ;
input \ff_reg_sl_b1[3] ;
input \ff_reg_sl_c1[3] ;
input \ff_reg_sl_b1[0] ;
input \ff_reg_sl_a1[0] ;
input \ff_reg_sl_c1[0] ;
input \ff_reg_sl_b1[2] ;
input \ff_reg_sl_c1[2] ;
input \ff_reg_sl_a1[2] ;
input \ff_reg_sl_d1[2] ;
input \ff_reg_sl_e1[2] ;
input \ff_reg_rr_a1[0] ;
input \ff_reg_rr_e1[0] ;
input \ff_reg_dr_a1[1] ;
input \ff_reg_dr_e1[1] ;
input \ff_reg_dr_c1[1] ;
input n37_41;
input \ff_counter_a[19]_3 ;
input \ff_counter_b[19]_3 ;
input \ff_counter_c[19]_3 ;
input \ff_counter_d[18]_3 ;
input \ff_counter_b[18]_3 ;
input \ff_counter_c[18]_3 ;
input \ff_counter_a[17]_3 ;
input \ff_counter_b[17]_3 ;
input \ff_counter_c[17]_3 ;
input \ff_counter_a[16]_3 ;
input \ff_counter_b[16]_3 ;
input \ff_counter_c[16]_3 ;
input \ff_counter_a[15]_3 ;
input \ff_counter_b[15]_3 ;
input \ff_counter_c[15]_3 ;
input \ff_counter_d[14]_3 ;
input \ff_counter_b[14]_3 ;
input \ff_counter_c[14]_3 ;
input \ff_counter_d[13]_3 ;
input \ff_counter_b[13]_3 ;
input \ff_counter_c[13]_3 ;
input \ff_counter_d[12]_3 ;
input \ff_counter_b[12]_3 ;
input \ff_counter_c[12]_3 ;
input \ff_counter_a[10]_3 ;
input \ff_counter_b[10]_3 ;
input \ff_counter_c[10]_3 ;
input \ff_counter_a[9]_3 ;
input \ff_counter_b[9]_3 ;
input \ff_counter_c[9]_3 ;
input \ff_counter_d[7]_3 ;
input \ff_counter_b[7]_3 ;
input \ff_counter_c[7]_3 ;
input \ff_counter_a[6]_3 ;
input \ff_counter_b[6]_3 ;
input \ff_counter_c[6]_3 ;
input \ff_counter_a[0]_3 ;
input \ff_counter_b[0]_3 ;
input \ff_counter_c[0]_3 ;
input \ff_counter_a[1]_3 ;
input \ff_counter_b[1]_3 ;
input \ff_counter_c[1]_3 ;
input \ff_counter_d[2]_3 ;
input \ff_counter_e[2]_3 ;
input \ff_counter_a[2]_3 ;
input \ff_counter_a[3]_3 ;
input \ff_counter_b[3]_3 ;
input \ff_counter_c[3]_3 ;
input \ff_counter_a[4]_3 ;
input \ff_counter_b[4]_3 ;
input \ff_counter_c[4]_3 ;
input \ff_counter_d[5]_3 ;
input \ff_counter_b[5]_3 ;
input \ff_counter_c[5]_3 ;
input \ff_reg_sr_d1[6] ;
input \ff_reg_sr_a1[6] ;
input \ff_reg_sr_e1[6] ;
input \counter_out[17] ;
input \ff_reg_dr_b1[4] ;
input \ff_reg_dr_d1[4] ;
input \ff_reg_dr_c1[4] ;
input \ff_reg_sr_b1[4] ;
input \ff_reg_sr_d1[4] ;
input \ff_reg_sr_c1[4] ;
input \ff_reg_dr_d1[3] ;
input \ff_reg_dr_b1[3] ;
input \ff_reg_dr_c1[3] ;
input \ff_reg_sr_b1[3] ;
input \ff_reg_sr_d1[3] ;
input \ff_reg_sr_c1[3] ;
input \ff_reg_dr_b1[2] ;
input \ff_reg_dr_d1[2] ;
input \ff_reg_dr_c1[2] ;
input \ff_reg_sr_b1[2] ;
input \ff_reg_sr_d1[2] ;
input \ff_reg_sr_c1[2] ;
input \ff_reg_ar_b1[7] ;
input \ff_reg_ar_a1[7] ;
input \ff_reg_ar_c1[7] ;
input \ff_reg_ar_b1[6] ;
input \ff_reg_ar_a1[6] ;
input \ff_reg_ar_c1[6] ;
input \ff_reg_ar_b1[5] ;
input \ff_reg_ar_a1[5] ;
input \ff_reg_ar_c1[5] ;
input \ff_reg_ar_b1[4] ;
input \ff_reg_ar_a1[4] ;
input \ff_reg_ar_c1[4] ;
input \ff_reg_ar_b1[3] ;
input \ff_reg_ar_a1[3] ;
input \ff_reg_ar_c1[3] ;
input \ff_counter_a[8]_3 ;
input \ff_counter_b[8]_3 ;
input \ff_counter_c[8]_3 ;
input \ff_reg_ar_b1[2] ;
input \ff_reg_ar_a1[2] ;
input \ff_reg_ar_c1[2] ;
input \ff_reg_ar_b1[1] ;
input \ff_reg_ar_a1[1] ;
input \ff_reg_ar_c1[1] ;
input \ff_reg_ar_b1[0] ;
input \ff_reg_ar_a1[0] ;
input \ff_reg_ar_c1[0] ;
input \ff_reg_rr_a1[1] ;
input \ff_reg_rr_e1[1] ;
input \counter_out[12] ;
input \ff_reg_dr_b1[7] ;
input \ff_reg_dr_d1[7] ;
input \ff_reg_dr_c1[7] ;
input \ff_reg_rr_e1[6] ;
input \ff_reg_rr_c1[6] ;
input \ff_reg_rr_b1[6] ;
input \ff_reg_rr_b1[4] ;
input \ff_reg_rr_d1[4] ;
input \ff_reg_rr_c1[4] ;
input \ff_reg_rr_b1[3] ;
input \ff_reg_rr_c1[3] ;
input \ff_reg_rr_a1[3] ;
input \ff_reg_rr_b1[2] ;
input \ff_reg_rr_c1[2] ;
input \ff_reg_rr_a1[2] ;
input \ff_reg_sr_d1[1] ;
input \ff_reg_sr_b1[1] ;
input \ff_reg_sr_c1[1] ;
input \w_state_out[0]_59 ;
input \w_state_out[0]_57 ;
input \w_state_out[0]_49 ;
input \w_state_out[0]_47 ;
input \w_state_out[0]_41 ;
input \w_state_out[0]_39 ;
input \ff_reg_dr_a1[0] ;
input \ff_reg_dr_c1[0] ;
input \ff_reg_dr_e1[0] ;
input \ff_reg_rr_b1[7] ;
input \ff_reg_rr_d1[7] ;
input \ff_reg_rr_c1[7] ;
input \ff_reg_sl_d1[5] ;
input \ff_reg_sl_e1[5] ;
input \ff_reg_sl_a1[5] ;
input \ff_reg_sl_b1[5] ;
input \ff_reg_sl_c1[5] ;
input \ff_reg_sl_d1[0] ;
input \ff_reg_sl_e1[0] ;
input \ff_reg_dr_d1[1] ;
input \ff_reg_dr_b1[1] ;
input \ff_reg_rr_d1[0] ;
input \ff_reg_rr_b1[0] ;
input \ff_reg_rr_c1[0] ;
input \counter_out[14] ;
input \counter_out[15] ;
input \counter_out[16] ;
input \counter_out[18] ;
output \counter_out[19]_3_33 ;
output \counter_out[18]_3 ;
output \counter_out[17]_3_34 ;
output \counter_out[16]_3 ;
output \counter_out[15]_3_35 ;
output \counter_out[14]_3_36 ;
output \counter_out[13]_3_37 ;
output \counter_out[10]_3_38 ;
output \counter_out[9]_3 ;
output \counter_out[6]_3_39 ;
output \level_out[0]_5 ;
output \level_out[1]_5 ;
output \level_out[2]_5 ;
output \level_out[3]_5 ;
output \level_out[4]_5 ;
output \level_out[5]_5 ;
output \w_state_out[1]_5 ;
output \counter_out[5]_5 ;
output \level_out[6]_5_40 ;
output \w_state_out[0]_5 ;
output \counter_out[19]_11 ;
output \w_state_out[1]_27 ;
output \counter_out[19]_27 ;
output \counter_out[18]_31 ;
output \counter_out[17]_23 ;
output \counter_out[16]_27 ;
output \counter_out[14]_27 ;
output \counter_out[13]_23 ;
output \counter_out[8] ;
output \counter_out[6] ;
output \counter_out[15]_43 ;
output \counter_out[15]_45 ;
output \counter_out[12]_31_41 ;
output \counter_out[11]_27 ;
output \counter_out[8]_27 ;
output \counter_out[7]_29_42 ;
output \counter_out[4]_23 ;
output \counter_out[3]_23 ;
output \counter_out[2]_23 ;
output \counter_out[1]_21 ;
output \counter_out[0]_21 ;
output \w_state_out[2]_19 ;
wire \w_level_next[0]_2 ;
wire \w_level_next[0]_1_COUT_0 ;
wire \w_level_next[1]_2 ;
wire \w_level_next[1]_1_COUT_0 ;
wire \w_level_next[2]_2 ;
wire \w_level_next[2]_1_COUT_0 ;
wire \w_level_next[3]_2 ;
wire \w_level_next[3]_1_COUT_0 ;
wire \w_level_next[4]_2 ;
wire \w_level_next[4]_1_COUT_0 ;
wire \w_level_next[5]_2 ;
wire \w_level_next[5]_1_COUT_0 ;
wire \w_level_next[6]_2 ;
wire \w_level_next[6]_1_COUT_0 ;
wire n37_3_43;
wire \counter_out[19]_3_33 ;
wire \counter_out[18]_3 ;
wire \counter_out[17]_3_34 ;
wire \counter_out[16]_3 ;
wire \counter_out[15]_3_35 ;
wire \counter_out[14]_3_36 ;
wire \counter_out[13]_3_37 ;
wire \counter_out[10]_3_38 ;
wire \counter_out[9]_3 ;
wire \counter_out[6]_3_39 ;
wire \level_out[0]_5 ;
wire \level_out[1]_5 ;
wire \level_out[2]_5 ;
wire \level_out[3]_5 ;
wire \level_out[4]_5 ;
wire \level_out[5]_5 ;
wire \w_add_value_ext[1]_5 ;
wire \w_state_out[1]_5 ;
wire \counter_out[5]_5 ;
wire \level_out[6]_5_40 ;
wire \w_state_out[0]_5 ;
wire n37_7_45;
wire n37_9_46;
wire \counter_out[19]_5_47 ;
wire \counter_out[19]_9_48 ;
wire \counter_out[19]_11 ;
wire \counter_out[18]_5 ;
wire \counter_out[18]_7 ;
wire \counter_out[18]_11_49 ;
wire \counter_out[17]_5_50 ;
wire \counter_out[17]_7_51 ;
wire \counter_out[17]_9_52 ;
wire \counter_out[16]_5 ;
wire \counter_out[16]_7 ;
wire \counter_out[16]_9 ;
wire \counter_out[15]_5_53 ;
wire \counter_out[15]_9 ;
wire \counter_out[14]_5_54 ;
wire \counter_out[13]_5 ;
wire \counter_out[13]_9_55 ;
wire \counter_out[11]_7 ;
wire \counter_out[10]_7 ;
wire \counter_out[10]_9_56 ;
wire \counter_out[9]_7_57 ;
wire \counter_out[9]_9 ;
wire \counter_out[6]_7_58 ;
wire \counter_out[6]_9 ;
wire \level_out[0]_7_59 ;
wire \level_out[0]_9_60 ;
wire \w_state_out[1]_7_61 ;
wire \w_state_out[1]_9_62 ;
wire \w_state_out[1]_11_63 ;
wire \w_state_out[2]_7 ;
wire \counter_out[0]_7_99 ;
wire \counter_out[1]_7_102 ;
wire \counter_out[2]_7 ;
wire \counter_out[2]_9_104 ;
wire \counter_out[3]_7_88 ;
wire \counter_out[4]_7_64 ;
wire \level_out[6]_7_66 ;
wire \level_out[6]_9_67 ;
wire \level_out[6]_11_68 ;
wire \w_state_out[0]_7_69 ;
wire n37_11_108;
wire n37_13_70;
wire n37_15_71;
wire n37_17_72;
wire \counter_out[19]_13_73 ;
wire \counter_out[19]_15_74 ;
wire \counter_out[19]_21 ;
wire \counter_out[19]_25_75 ;
wire \counter_out[18]_13_76 ;
wire \counter_out[18]_17 ;
wire \counter_out[18]_19_120 ;
wire \counter_out[17]_11 ;
wire \counter_out[17]_13_77 ;
wire \counter_out[17]_17 ;
wire \counter_out[17]_19_78 ;
wire \counter_out[16]_13_79 ;
wire \counter_out[16]_15 ;
wire \counter_out[16]_17 ;
wire \counter_out[15]_11 ;
wire \counter_out[15]_15_80 ;
wire \counter_out[15]_17 ;
wire \counter_out[14]_11_81 ;
wire \counter_out[14]_15_82 ;
wire \counter_out[14]_17 ;
wire \counter_out[13]_11 ;
wire \counter_out[13]_13_83 ;
wire \counter_out[13]_15 ;
wire \counter_out[12]_11 ;
wire \counter_out[12]_13_127 ;
wire \counter_out[12]_17 ;
wire \counter_out[11]_11_113 ;
wire \counter_out[11]_13_84 ;
wire \counter_out[11]_15_85 ;
wire \counter_out[10]_11_131 ;
wire \counter_out[10]_13_86 ;
wire \counter_out[9]_11 ;
wire \counter_out[9]_13 ;
wire \counter_out[9]_17 ;
wire \counter_out[9]_19 ;
wire \counter_out[8]_9_132 ;
wire \counter_out[7]_11 ;
wire \counter_out[7]_13_134 ;
wire \counter_out[6]_11_112 ;
wire \counter_out[6]_13 ;
wire \w_state_out[1]_13_89 ;
wire \w_state_out[1]_15_90 ;
wire \w_state_out[1]_17_91 ;
wire \w_state_out[1]_21_92 ;
wire \w_state_out[1]_23_93 ;
wire \w_state_out[1]_25_94 ;
wire \w_state_out[1]_27 ;
wire \w_state_out[2]_9_95 ;
wire \w_state_out[2]_11_96 ;
wire \counter_out[0]_9_97 ;
wire \counter_out[1]_9_100 ;
wire \counter_out[2]_11_103 ;
wire \counter_out[3]_11_105 ;
wire \counter_out[4]_11 ;
wire \counter_out[5]_9_139 ;
wire \level_out[6]_13 ;
wire \level_out[6]_15_106 ;
wire \level_out[6]_17 ;
wire \level_out[6]_19_107 ;
wire \w_state_out[0]_9_109 ;
wire \w_state_out[0]_11 ;
wire \w_state_out[0]_13_110 ;
wire \w_state_out[0]_15_111 ;
wire n37_19_114;
wire n37_21_115;
wire n37_23_116;
wire n37_25_117;
wire n37_27_118;
wire \counter_out[19]_27 ;
wire \counter_out[19]_29_119 ;
wire \counter_out[19]_31 ;
wire \counter_out[19]_33_154 ;
wire \counter_out[18]_23 ;
wire \counter_out[18]_25_157 ;
wire \counter_out[18]_31 ;
wire \counter_out[17]_23 ;
wire \counter_out[17]_25 ;
wire \counter_out[17]_27_121 ;
wire \counter_out[17]_31 ;
wire \counter_out[16]_27 ;
wire \counter_out[15]_27_122 ;
wire \counter_out[14]_27 ;
wire \counter_out[13]_19_123 ;
wire \counter_out[13]_23 ;
wire \counter_out[13]_25_124 ;
wire \counter_out[12]_19_125 ;
wire \counter_out[11]_17_128 ;
wire \counter_out[10]_17_129 ;
wire \counter_out[9]_21 ;
wire \counter_out[9]_27 ;
wire \counter_out[8]_11 ;
wire \counter_out[8] ;
wire \counter_out[7]_17_133 ;
wire \counter_out[6]_17_135 ;
wire \counter_out[6] ;
wire \w_state_out[1]_29 ;
wire \w_state_out[1]_31 ;
wire \w_state_out[1]_33 ;
wire \w_state_out[1]_35 ;
wire \w_state_out[1]_37 ;
wire \w_state_out[1]_39 ;
wire \w_state_out[1]_41 ;
wire \w_state_out[1]_45 ;
wire \w_state_out[1]_47 ;
wire \w_state_out[1]_49 ;
wire \w_state_out[2]_13_136 ;
wire \w_state_out[2]_15_137 ;
wire \w_state_out[2]_17_138 ;
wire \level_out[6]_21_140 ;
wire \w_state_out[0]_17_141 ;
wire \w_state_out[0]_19 ;
wire \w_state_out[0]_21 ;
wire \w_state_out[0]_23 ;
wire \w_state_out[0]_25_142 ;
wire \w_state_out[0]_27_143 ;
wire n37_31_145;
wire n37_33;
wire n37_35_146;
wire n37_37_147;
wire n37_41_149;
wire \counter_out[19]_39 ;
wire \counter_out[19]_41_150 ;
wire \counter_out[19]_43_151 ;
wire \counter_out[19]_45_152 ;
wire \counter_out[19]_47_153 ;
wire \counter_out[18]_35_155 ;
wire \counter_out[18]_37_156 ;
wire \counter_out[18]_41_173 ;
wire \counter_out[18]_43 ;
wire \counter_out[18]_47 ;
wire \counter_out[18]_49 ;
wire \counter_out[17]_35 ;
wire \counter_out[17]_37_158 ;
wire \counter_out[17]_39_159 ;
wire \counter_out[17]_43_160 ;
wire \counter_out[16]_33 ;
wire \counter_out[16]_37 ;
wire \counter_out[16]_41 ;
wire \counter_out[16]_43 ;
wire \counter_out[15]_31_176 ;
wire \counter_out[15]_35_177 ;
wire \counter_out[15]_39_178 ;
wire \counter_out[15]_43 ;
wire \counter_out[15]_45 ;
wire \counter_out[14]_31 ;
wire \counter_out[14]_35_179 ;
wire \counter_out[14]_39_180 ;
wire \counter_out[14]_43_161 ;
wire \counter_out[14]_45_162 ;
wire \counter_out[13]_31 ;
wire \counter_out[13]_33 ;
wire \counter_out[13]_35 ;
wire \counter_out[8]_19_163 ;
wire \counter_out[8]_21_164 ;
wire \counter_out[6]_27 ;
wire \counter_out[6]_29 ;
wire \w_state_out[1]_53 ;
wire \w_state_out[1]_55 ;
wire \w_state_out[1]_57 ;
wire \w_state_out[0]_33_165 ;
wire \w_state_out[0]_37_166 ;
wire \w_state_out[0]_39_167 ;
wire \w_state_out[0]_41_168 ;
wire n37_45_185;
wire n37_47_169;
wire n37_49_170;
wire n37_55_172;
wire \counter_out[19]_53_187 ;
wire \counter_out[18]_53 ;
wire \counter_out[17]_45_190 ;
wire \counter_out[17]_47_174 ;
wire \counter_out[17]_49_175 ;
wire \counter_out[16]_45 ;
wire \counter_out[15]_49 ;
wire \w_state_out[0]_43_193 ;
wire \w_state_out[0]_49_195 ;
wire \w_state_out[0]_55_181 ;
wire \w_state_out[0]_59_197 ;
wire \w_state_out[0]_61_182 ;
wire \w_state_out[0]_65_183 ;
wire n37_57_184;
wire \counter_out[19]_57 ;
wire \counter_out[17]_51_188 ;
wire \counter_out[17]_53_189 ;
wire \counter_out[17]_55_191 ;
wire \w_state_out[0]_67_192 ;
wire \w_state_out[0]_69_198 ;
wire \w_state_out[0]_71_199 ;
wire \w_state_out[0]_73_194 ;
wire \w_state_out[0]_79_200 ;
wire \w_state_out[0]_81_196 ;
wire \w_state_out[0]_83_201 ;
wire \w_state_out[0]_85_202 ;
wire \w_state_out[0]_89 ;
wire \w_state_out[0]_91 ;
wire \w_state_out[0]_93 ;
wire n37_67_203;
wire n37_71_204;
wire n37_73_205;
wire \counter_out[12]_27 ;
wire \counter_out[12]_29 ;
wire \counter_out[12]_31_41 ;
wire \counter_out[11]_27 ;
wire \counter_out[8]_25 ;
wire \counter_out[8]_27 ;
wire \counter_out[7]_27_207 ;
wire \counter_out[7]_29_42 ;
wire \counter_out[19]_61 ;
wire \counter_out[19]_63 ;
wire \counter_out[19]_65 ;
wire \counter_out[19]_67 ;
wire \counter_out[19]_69 ;
wire \counter_out[19]_71 ;
wire \counter_out[18]_55 ;
wire \counter_out[18]_59 ;
wire \counter_out[18]_61 ;
wire \counter_out[18]_63 ;
wire \counter_out[18]_65 ;
wire \counter_out[17]_57_208 ;
wire \counter_out[17]_59 ;
wire \counter_out[17]_61 ;
wire \counter_out[16]_53 ;
wire \counter_out[16]_55 ;
wire \counter_out[16]_57 ;
wire \counter_out[16]_59 ;
wire \counter_out[15]_51 ;
wire \counter_out[15]_55 ;
wire \counter_out[15]_57 ;
wire \counter_out[15]_59 ;
wire \counter_out[15]_61 ;
wire \counter_out[14]_49_209 ;
wire \counter_out[14]_53 ;
wire \counter_out[14]_55 ;
wire \counter_out[14]_57 ;
wire \counter_out[14]_59 ;
wire \counter_out[13]_41 ;
wire \counter_out[13]_43 ;
wire \counter_out[13]_45 ;
wire \counter_out[12]_33_210 ;
wire \counter_out[12]_35_211 ;
wire \counter_out[12]_37_212 ;
wire \counter_out[10]_25 ;
wire \counter_out[10]_27 ;
wire \counter_out[10]_29_87 ;
wire \counter_out[9]_35 ;
wire \counter_out[9]_37 ;
wire \counter_out[9]_39 ;
wire \counter_out[7]_31_213 ;
wire \counter_out[7]_33_214 ;
wire \counter_out[7]_35_215 ;
wire \counter_out[6]_31 ;
wire \counter_out[6]_33 ;
wire \counter_out[6]_35 ;
wire \w_state_out[1]_59 ;
wire \w_state_out[1]_61 ;
wire \w_state_out[1]_63 ;
wire \counter_out[0]_15_216 ;
wire \counter_out[0]_17_217 ;
wire \counter_out[0]_19_98 ;
wire \counter_out[1]_15_218 ;
wire \counter_out[1]_17_219 ;
wire \counter_out[1]_19_101 ;
wire \counter_out[2]_17 ;
wire \counter_out[2]_19 ;
wire \counter_out[2]_21 ;
wire \counter_out[3]_17 ;
wire \counter_out[3]_19 ;
wire \counter_out[3]_21 ;
wire \counter_out[4]_17_220 ;
wire \counter_out[4]_19_221 ;
wire \counter_out[4]_21 ;
wire \counter_out[5]_15 ;
wire \counter_out[5]_17_222 ;
wire \counter_out[5]_19_223 ;
wire \counter_out[18]_67 ;
wire \counter_out[18]_69 ;
wire \counter_out[18]_71 ;
wire \counter_out[17]_63 ;
wire \counter_out[17]_65 ;
wire \counter_out[17]_67 ;
wire \counter_out[16]_61 ;
wire \counter_out[16]_63 ;
wire \counter_out[16]_65 ;
wire \counter_out[16]_67 ;
wire \counter_out[16]_69 ;
wire \counter_out[16]_71 ;
wire \counter_out[15]_63 ;
wire \counter_out[15]_65 ;
wire \counter_out[15]_67 ;
wire \counter_out[15]_69 ;
wire \counter_out[15]_71 ;
wire \counter_out[15]_73 ;
wire \counter_out[14]_61 ;
wire \counter_out[14]_63 ;
wire \counter_out[14]_65 ;
wire \counter_out[14]_67 ;
wire \counter_out[14]_69 ;
wire \counter_out[14]_71 ;
wire \counter_out[13]_47 ;
wire \counter_out[13]_49 ;
wire \counter_out[13]_51 ;
wire \counter_out[12]_39_224 ;
wire \counter_out[12]_41_225 ;
wire \counter_out[12]_43_126 ;
wire \counter_out[11]_29 ;
wire \counter_out[11]_31 ;
wire \counter_out[11]_33 ;
wire \counter_out[10]_31_226 ;
wire \counter_out[10]_33_227 ;
wire \counter_out[10]_35_130 ;
wire \counter_out[9]_41 ;
wire \counter_out[9]_43 ;
wire \counter_out[9]_45 ;
wire \counter_out[9]_47 ;
wire \counter_out[9]_49 ;
wire \counter_out[9]_51 ;
wire \counter_out[8]_29 ;
wire \counter_out[8]_31 ;
wire \counter_out[8]_33 ;
wire \counter_out[7]_37_228 ;
wire \counter_out[7]_39 ;
wire \counter_out[7]_41 ;
wire \counter_out[6]_37 ;
wire \counter_out[6]_39 ;
wire \counter_out[6]_41 ;
wire n37_75_229;
wire n37_77_230;
wire n37_79_144;
wire n37_81_232;
wire n37_83_233;
wire n37_85_148;
wire \counter_out[19]_73 ;
wire \counter_out[19]_75 ;
wire \counter_out[19]_77 ;
wire \counter_out[18]_73 ;
wire \counter_out[18]_75 ;
wire \counter_out[18]_77 ;
wire \counter_out[16]_73 ;
wire \counter_out[16]_75 ;
wire \counter_out[16]_77 ;
wire \counter_out[15]_75 ;
wire \counter_out[15]_77 ;
wire \counter_out[15]_79 ;
wire \counter_out[14]_73 ;
wire \counter_out[14]_75 ;
wire \counter_out[14]_77 ;
wire \counter_out[13]_53 ;
wire \counter_out[13]_55 ;
wire \counter_out[13]_57 ;
wire \w_state_out[0]_95 ;
wire \w_state_out[0]_97 ;
wire \w_state_out[0]_99 ;
wire \w_state_out[0]_101 ;
wire \w_state_out[0]_103 ;
wire \w_state_out[0]_105 ;
wire \w_state_out[0]_107 ;
wire \w_state_out[0]_109 ;
wire \w_state_out[0]_111 ;
wire n37_87_234;
wire n37_89_235;
wire n37_91_171;
wire \counter_out[19]_79 ;
wire \counter_out[19]_81 ;
wire \counter_out[19]_83 ;
wire \w_state_out[0]_113 ;
wire \w_state_out[0]_115 ;
wire \w_state_out[0]_117 ;
wire \w_state_out[0]_119 ;
wire \w_state_out[0]_121 ;
wire \w_state_out[0]_123 ;
wire \w_state_out[0]_125 ;
wire \w_state_out[0]_127 ;
wire \w_state_out[0]_129 ;
wire n37_93_236;
wire n37_95_237;
wire n37_97_186;
wire n37_99_238;
wire n37_101_239;
wire n37_103_231;
wire \w_add_value_ext[1]_9 ;
wire \counter_out[7]_43 ;
wire \counter_out[8]_35 ;
wire \counter_out[11]_35 ;
wire \counter_out[6]_43 ;
wire \counter_out[9]_53 ;
wire \counter_out[10]_37 ;
wire n37_105_44;
wire \counter_out[5]_21_65 ;
wire \counter_out[7]_45 ;
wire \counter_out[12]_45_206 ;
wire \counter_out[13]_59 ;
wire \counter_out[14]_79 ;
wire \counter_out[18]_79 ;
wire \counter_out[4]_23 ;
wire \counter_out[3]_23 ;
wire \counter_out[2]_23 ;
wire \counter_out[1]_21 ;
wire \counter_out[0]_21 ;
wire \counter_out[11]_37 ;
wire \w_state_out[2]_19 ;
wire \counter_out[3]_25 ;
wire \level_out[0]_13 ;
wire \counter_out[19]_85 ;
wire \counter_out[17]_69 ;
wire \counter_out[14]_81 ;
wire \counter_out[15]_81 ;
wire \counter_out[16]_79 ;
wire \counter_out[16]_81 ;
wire \counter_out[18]_81 ;
wire \counter_out[14]_83 ;
wire \counter_out[15]_83 ;
wire \counter_out[4]_25 ;
wire VCC;
wire GND;
ALU \w_level_next[0]_ins14077  (
.I0(o_27_5),
.I1(n37_3_43),
.I3(GND),
.CIN(GND),
.SUM(\w_level_next[0]_2 ),
.COUT(\w_level_next[0]_1_COUT_0 ) 
);
defparam \w_level_next[0]_ins14077 .ALU_MODE=0;
ALU \w_level_next[1]_ins14078  (
.I0(o_25_4),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[0]_1_COUT_0 ),
.SUM(\w_level_next[1]_2 ),
.COUT(\w_level_next[1]_1_COUT_0 ) 
);
defparam \w_level_next[1]_ins14078 .ALU_MODE=0;
ALU \w_level_next[2]_ins14079  (
.I0(o_23_3),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[1]_1_COUT_0 ),
.SUM(\w_level_next[2]_2 ),
.COUT(\w_level_next[2]_1_COUT_0 ) 
);
defparam \w_level_next[2]_ins14079 .ALU_MODE=0;
ALU \w_level_next[3]_ins14080  (
.I0(o_71),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[2]_1_COUT_0 ),
.SUM(\w_level_next[3]_2 ),
.COUT(\w_level_next[3]_1_COUT_0 ) 
);
defparam \w_level_next[3]_ins14080 .ALU_MODE=0;
ALU \w_level_next[4]_ins14081  (
.I0(o_19_2),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[3]_1_COUT_0 ),
.SUM(\w_level_next[4]_2 ),
.COUT(\w_level_next[4]_1_COUT_0 ) 
);
defparam \w_level_next[4]_ins14081 .ALU_MODE=0;
ALU \w_level_next[5]_ins14082  (
.I0(o_17_1),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[4]_1_COUT_0 ),
.SUM(\w_level_next[5]_2 ),
.COUT(\w_level_next[5]_1_COUT_0 ) 
);
defparam \w_level_next[5]_ins14082 .ALU_MODE=0;
ALU \w_level_next[6]_ins14083  (
.I0(o_15_0),
.I1(\w_add_value_ext[1]_5 ),
.I3(GND),
.CIN(\w_level_next[5]_1_COUT_0 ),
.SUM(\w_level_next[6]_2 ),
.COUT(\w_level_next[6]_1_COUT_0 ) 
);
defparam \w_level_next[6]_ins14083 .ALU_MODE=0;
LUT3 n37_ins15772 (
.I0(n37_105_44),
.I1(n37_7_45),
.I2(n37_9_46),
.F(n37_3_43) 
);
defparam n37_ins15772.INIT=8'hBF;
LUT4 \counter_out[19]_ins15773  (
.I0(\counter_out[19]_5_47 ),
.I1(\counter_out[19]_85 ),
.I2(\counter_out[19]_9_48 ),
.I3(\counter_out[19]_11 ),
.F(\counter_out[19]_3_33 ) 
);
defparam \counter_out[19]_ins15773 .INIT=16'h4355;
LUT4 \counter_out[18]_ins15774  (
.I0(\counter_out[18]_5 ),
.I1(\counter_out[18]_7 ),
.I2(\counter_out[18]_79 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[18]_3 ) 
);
defparam \counter_out[18]_ins15774 .INIT=16'hC3AA;
LUT4 \counter_out[17]_ins15775  (
.I0(\counter_out[17]_5_50 ),
.I1(\counter_out[17]_7_51 ),
.I2(\counter_out[17]_9_52 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[17]_3_34 ) 
);
defparam \counter_out[17]_ins15775 .INIT=16'hC355;
LUT4 \counter_out[16]_ins15776  (
.I0(\counter_out[16]_5 ),
.I1(\counter_out[16]_7 ),
.I2(\counter_out[16]_9 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[16]_3 ) 
);
defparam \counter_out[16]_ins15776 .INIT=16'hC3AA;
LUT4 \counter_out[15]_ins15777  (
.I0(\counter_out[15]_5_53 ),
.I1(\counter_out[15]_83 ),
.I2(\counter_out[15]_9 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[15]_3_35 ) 
);
defparam \counter_out[15]_ins15777 .INIT=16'hC3AA;
LUT4 \counter_out[14]_ins15778  (
.I0(\counter_out[14]_5_54 ),
.I1(\counter_out[14]_83 ),
.I2(\counter_out[14]_79 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[14]_3_36 ) 
);
defparam \counter_out[14]_ins15778 .INIT=16'hC3AA;
LUT4 \counter_out[13]_ins15779  (
.I0(\counter_out[13]_5 ),
.I1(\counter_out[13]_59 ),
.I2(\counter_out[13]_9_55 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[13]_3_37 ) 
);
defparam \counter_out[13]_ins15779 .INIT=16'hC355;
LUT4 \counter_out[10]_ins15782  (
.I0(\counter_out[10]_37 ),
.I1(\counter_out[10]_7 ),
.I2(\counter_out[10]_9_56 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[10]_3_38 ) 
);
defparam \counter_out[10]_ins15782 .INIT=16'hC3AA;
LUT4 \counter_out[9]_ins15783  (
.I0(\counter_out[9]_53 ),
.I1(\counter_out[9]_7_57 ),
.I2(\counter_out[9]_9 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[9]_3 ) 
);
defparam \counter_out[9]_ins15783 .INIT=16'hC355;
LUT4 \counter_out[6]_ins15786  (
.I0(\counter_out[6]_43 ),
.I1(\counter_out[6]_7_58 ),
.I2(\counter_out[6]_9 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[6]_3_39 ) 
);
defparam \counter_out[6]_ins15786 .INIT=16'hC355;
LUT4 \level_out[0]_ins16264  (
.I0(o_27_5),
.I1(\w_level_next[0]_2 ),
.I2(\level_out[0]_7_59 ),
.I3(\level_out[0]_9_60 ),
.F(\level_out[0]_5 ) 
);
defparam \level_out[0]_ins16264 .INIT=16'hCA00;
LUT4 \level_out[1]_ins16265  (
.I0(o_25_4),
.I1(\w_level_next[1]_2 ),
.I2(\level_out[0]_7_59 ),
.I3(\level_out[0]_9_60 ),
.F(\level_out[1]_5 ) 
);
defparam \level_out[1]_ins16265 .INIT=16'hCA00;
LUT4 \level_out[2]_ins16266  (
.I0(o_23_3),
.I1(\w_level_next[2]_2 ),
.I2(\level_out[0]_7_59 ),
.I3(\level_out[0]_9_60 ),
.F(\level_out[2]_5 ) 
);
defparam \level_out[2]_ins16266 .INIT=16'hCA00;
LUT4 \level_out[3]_ins16267  (
.I0(o_71),
.I1(\w_level_next[3]_2 ),
.I2(\level_out[0]_7_59 ),
.I3(\level_out[0]_9_60 ),
.F(\level_out[3]_5 ) 
);
defparam \level_out[3]_ins16267 .INIT=16'hCA00;
LUT4 \level_out[4]_ins16268  (
.I0(o_19_2),
.I1(\w_level_next[4]_2 ),
.I2(\level_out[0]_7_59 ),
.I3(\level_out[0]_9_60 ),
.F(\level_out[4]_5 ) 
);
defparam \level_out[4]_ins16268 .INIT=16'hCA00;
LUT4 \level_out[5]_ins16269  (
.I0(o_17_1),
.I1(\w_level_next[5]_2 ),
.I2(\level_out[0]_7_59 ),
.I3(\level_out[0]_9_60 ),
.F(\level_out[5]_5 ) 
);
defparam \level_out[5]_ins16269 .INIT=16'hCA00;
LUT4 \w_add_value_ext[1]_ins16270  (
.I0(\w_add_value_ext[1]_9 ),
.I1(\w_state_out[0]_5 ),
.I2(n37_7_45),
.I3(n37_9_46),
.F(\w_add_value_ext[1]_5 ) 
);
defparam \w_add_value_ext[1]_ins16270 .INIT=16'h0777;
LUT3 \w_state_out[1]_ins16271  (
.I0(\w_state_out[1]_7_61 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\w_state_out[1]_11_63 ),
.F(\w_state_out[1]_5 ) 
);
defparam \w_state_out[1]_ins16271 .INIT=8'h01;
LUT4 \counter_out[5]_ins16362  (
.I0(\counter_out[4]_7_64 ),
.I1(\counter_out[4]_25 ),
.I2(\counter_out[5]_21_65 ),
.I3(\counter_out[18]_11_49 ),
.F(\counter_out[5]_5 ) 
);
defparam \counter_out[5]_ins16362 .INIT=16'h87FF;
LUT3 \level_out[6]_ins16363  (
.I0(\level_out[6]_7_66 ),
.I1(\level_out[6]_9_67 ),
.I2(\level_out[6]_11_68 ),
.F(\level_out[6]_5_40 ) 
);
defparam \level_out[6]_ins16363 .INIT=8'h2F;
LUT2 \w_state_out[0]_ins16364  (
.I0(\w_state_out[0]_7_69 ),
.I1(\counter_out[19]_11 ),
.F(\w_state_out[0]_5 ) 
);
defparam \w_state_out[0]_ins16364 .INIT=4'hB;
LUT4 n37_ins16466 (
.I0(\counter_out[15]_5_53 ),
.I1(\counter_out[14]_5_54 ),
.I2(\counter_out[16]_5 ),
.I3(\counter_out[18]_5 ),
.F(n37_7_45) 
);
defparam n37_ins16466.INIT=16'h0001;
LUT4 n37_ins16467 (
.I0(n37_13_70),
.I1(n37_15_71),
.I2(n37_17_72),
.I3(\counter_out[19]_5_47 ),
.F(n37_9_46) 
);
defparam n37_ins16467.INIT=16'h1000;
LUT4 \counter_out[19]_ins16468  (
.I0(\counter_out[19]_13_73 ),
.I1(\counter_out[19]_15_74 ),
.I2(\counter_out[19]_65 ),
.I3(\w_state_out[0]_7_69 ),
.F(\counter_out[19]_5_47 ) 
);
defparam \counter_out[19]_ins16468 .INIT=16'hBBF0;
LUT4 \counter_out[19]_ins16470  (
.I0(\ff_active[1] ),
.I1(\counter_out[19]_21 ),
.I2(\counter_out[19]_71 ),
.I3(\ff_active[2] ),
.F(\counter_out[19]_9_48 ) 
);
defparam \counter_out[19]_ins16470 .INIT=16'hEEF0;
LUT4 \counter_out[19]_ins16471  (
.I0(ff_ch1_key_on_5),
.I1(ff_ch1_key_on),
.I2(\wave_address_out[0] ),
.I3(\counter_out[19]_25_75 ),
.F(\counter_out[19]_11 ) 
);
defparam \counter_out[19]_ins16471 .INIT=16'h770F;
LUT4 \counter_out[18]_ins16472  (
.I0(\counter_out[18]_13_76 ),
.I1(\counter_out[18]_59 ),
.I2(\counter_out[18]_17 ),
.I3(\w_state_out[0]_7_69 ),
.F(\counter_out[18]_5 ) 
);
defparam \counter_out[18]_ins16472 .INIT=16'hF0EE;
LUT2 \counter_out[18]_ins16473  (
.I0(\counter_out[17]_7_51 ),
.I1(\counter_out[17]_9_52 ),
.F(\counter_out[18]_7 ) 
);
defparam \counter_out[18]_ins16473 .INIT=4'h8;
LUT2 \counter_out[18]_ins16475  (
.I0(\level_out[0]_7_59 ),
.I1(\counter_out[19]_11 ),
.F(\counter_out[18]_11_49 ) 
);
defparam \counter_out[18]_ins16475 .INIT=4'h4;
LUT4 \counter_out[17]_ins16476  (
.I0(\counter_out[17]_11 ),
.I1(\counter_out[19]_15_74 ),
.I2(\counter_out[17]_13_77 ),
.I3(\w_state_out[0]_7_69 ),
.F(\counter_out[17]_5_50 ) 
);
defparam \counter_out[17]_ins16476 .INIT=16'hBB0F;
LUT4 \counter_out[17]_ins16477  (
.I0(\counter_out[13]_59 ),
.I1(\counter_out[9]_9 ),
.I2(\counter_out[17]_69 ),
.I3(\counter_out[17]_17 ),
.F(\counter_out[17]_7_51 ) 
);
defparam \counter_out[17]_ins16477 .INIT=16'h8000;
LUT4 \counter_out[17]_ins16478  (
.I0(\ff_active[1] ),
.I1(\counter_out[17]_19_78 ),
.I2(\counter_out[17]_61 ),
.I3(\ff_active[2] ),
.F(\counter_out[17]_9_52 ) 
);
defparam \counter_out[17]_ins16478 .INIT=16'hEEF0;
LUT4 \counter_out[16]_ins16479  (
.I0(\counter_out[16]_53 ),
.I1(\counter_out[16]_13_79 ),
.I2(\counter_out[16]_15 ),
.I3(\w_state_out[0]_7_69 ),
.F(\counter_out[16]_5 ) 
);
defparam \counter_out[16]_ins16479 .INIT=16'hF0EE;
LUT4 \counter_out[16]_ins16480  (
.I0(\counter_out[13]_59 ),
.I1(\counter_out[13]_9_55 ),
.I2(\counter_out[15]_9 ),
.I3(\counter_out[14]_79 ),
.F(\counter_out[16]_7 ) 
);
defparam \counter_out[16]_ins16480 .INIT=16'h8000;
LUT4 \counter_out[16]_ins16481  (
.I0(\ff_active[1] ),
.I1(\counter_out[16]_17 ),
.I2(\counter_out[16]_59 ),
.I3(\ff_active[2] ),
.F(\counter_out[16]_9 ) 
);
defparam \counter_out[16]_ins16481 .INIT=16'hEEF0;
LUT4 \counter_out[15]_ins16482  (
.I0(\counter_out[15]_11 ),
.I1(\counter_out[15]_55 ),
.I2(\counter_out[15]_15_80 ),
.I3(\w_state_out[0]_7_69 ),
.F(\counter_out[15]_5_53 ) 
);
defparam \counter_out[15]_ins16482 .INIT=16'hF0EE;
LUT4 \counter_out[15]_ins16484  (
.I0(\ff_active[1] ),
.I1(\counter_out[15]_17 ),
.I2(\counter_out[15]_61 ),
.I3(\ff_active[2] ),
.F(\counter_out[15]_9 ) 
);
defparam \counter_out[15]_ins16484 .INIT=16'hEEF0;
LUT4 \counter_out[14]_ins16485  (
.I0(\counter_out[14]_11_81 ),
.I1(\counter_out[14]_53 ),
.I2(\counter_out[14]_15_82 ),
.I3(\w_state_out[0]_7_69 ),
.F(\counter_out[14]_5_54 ) 
);
defparam \counter_out[14]_ins16485 .INIT=16'hF0EE;
LUT4 \counter_out[13]_ins16488  (
.I0(\w_add_value_ext[1]_9 ),
.I1(\counter_out[13]_11 ),
.I2(\w_state_out[0]_5 ),
.I3(\counter_out[13]_13_83 ),
.F(\counter_out[13]_5 ) 
);
defparam \counter_out[13]_ins16488 .INIT=16'h7F00;
LUT2 \counter_out[13]_ins16490  (
.I0(\counter_out[9]_9 ),
.I1(\counter_out[17]_69 ),
.F(\counter_out[13]_9_55 ) 
);
defparam \counter_out[13]_ins16490 .INIT=4'h8;
LUT4 \counter_out[11]_ins16495  (
.I0(o_603),
.I1(\ff_counter_b[11]_3 ),
.I2(\counter_out[11]_13_84 ),
.I3(\counter_out[11]_15_85 ),
.F(\counter_out[11]_7 ) 
);
defparam \counter_out[11]_ins16495 .INIT=16'h0700;
LUT4 \counter_out[10]_ins16498  (
.I0(\ff_active[1] ),
.I1(\counter_out[10]_13_86 ),
.I2(\counter_out[10]_29_87 ),
.I3(\ff_active[2] ),
.F(\counter_out[10]_7 ) 
);
defparam \counter_out[10]_ins16498 .INIT=16'hEEF0;
LUT2 \counter_out[10]_ins16499  (
.I0(\counter_out[9]_7_57 ),
.I1(\counter_out[9]_9 ),
.F(\counter_out[10]_9_56 ) 
);
defparam \counter_out[10]_ins16499 .INIT=4'h8;
LUT4 \counter_out[9]_ins16501  (
.I0(\ff_active[1] ),
.I1(\counter_out[9]_13 ),
.I2(\counter_out[9]_39 ),
.I3(\ff_active[2] ),
.F(\counter_out[9]_7_57 ) 
);
defparam \counter_out[9]_ins16501 .INIT=16'hEEF0;
LUT4 \counter_out[9]_ins16502  (
.I0(\counter_out[9]_17 ),
.I1(\counter_out[9]_19 ),
.I2(\counter_out[3]_7_88 ),
.I3(\counter_out[3]_25 ),
.F(\counter_out[9]_9 ) 
);
defparam \counter_out[9]_ins16502 .INIT=16'h8000;
LUT4 \counter_out[6]_ins16509  (
.I0(\ff_active[1] ),
.I1(\counter_out[6]_13 ),
.I2(\counter_out[6]_35 ),
.I3(\ff_active[2] ),
.F(\counter_out[6]_7_58 ) 
);
defparam \counter_out[6]_ins16509 .INIT=16'hEEF0;
LUT3 \counter_out[6]_ins16510  (
.I0(\counter_out[4]_7_64 ),
.I1(\counter_out[5]_21_65 ),
.I2(\counter_out[4]_25 ),
.F(\counter_out[6]_9 ) 
);
defparam \counter_out[6]_ins16510 .INIT=8'h80;
LUT4 \level_out[0]_ins16754  (
.I0(\level_out[0]_13 ),
.I1(\counter_out[13]_59 ),
.I2(\counter_out[9]_9 ),
.I3(\counter_out[17]_69 ),
.F(\level_out[0]_7_59 ) 
);
defparam \level_out[0]_ins16754 .INIT=16'h8000;
LUT2 \level_out[0]_ins16755  (
.I0(\level_out[6]_7_66 ),
.I1(reg_wts_enable),
.F(\level_out[0]_9_60 ) 
);
defparam \level_out[0]_ins16755 .INIT=4'h8;
LUT4 \w_state_out[1]_ins16757  (
.I0(o_15_0),
.I1(\w_state_out[1]_13_89 ),
.I2(\w_state_out[1]_15_90 ),
.I3(\w_state_out[1]_17_91 ),
.F(\w_state_out[1]_7_61 ) 
);
defparam \w_state_out[1]_ins16757 .INIT=16'h1000;
LUT4 \w_state_out[1]_ins16758  (
.I0(\w_state_out[1]_17_91 ),
.I1(\w_state_out[1]_15_90 ),
.I2(\w_state_out[1]_63 ),
.I3(\w_state_out[1]_21_92 ),
.F(\w_state_out[1]_9_62 ) 
);
defparam \w_state_out[1]_ins16758 .INIT=16'h007F;
LUT4 \w_state_out[1]_ins16759  (
.I0(\w_state_out[1]_23_93 ),
.I1(\w_state_out[1]_25_94 ),
.I2(\w_state_out[1]_27 ),
.I3(\counter_out[19]_25_75 ),
.F(\w_state_out[1]_11_63 ) 
);
defparam \w_state_out[1]_ins16759 .INIT=16'hEE0F;
LUT3 \w_state_out[2]_ins16760  (
.I0(\w_state_out[2]_9_95 ),
.I1(\w_state_out[2]_11_96 ),
.I2(\level_out[6]_7_66 ),
.F(\w_state_out[2]_7 ) 
);
defparam \w_state_out[2]_ins16760 .INIT=8'hD0;
LUT4 \counter_out[0]_ins16782  (
.I0(\ff_active[1] ),
.I1(\counter_out[0]_9_97 ),
.I2(\counter_out[0]_19_98 ),
.I3(\ff_active[2] ),
.F(\counter_out[0]_7_99 ) 
);
defparam \counter_out[0]_ins16782 .INIT=16'hEEF0;
LUT4 \counter_out[1]_ins16783  (
.I0(\ff_active[1] ),
.I1(\counter_out[1]_9_100 ),
.I2(\counter_out[1]_19_101 ),
.I3(\ff_active[2] ),
.F(\counter_out[1]_7_102 ) 
);
defparam \counter_out[1]_ins16783 .INIT=16'hEEF0;
LUT4 \counter_out[2]_ins16784  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\counter_out[2]_11_103 ),
.I3(\counter_out[2]_21 ),
.F(\counter_out[2]_7 ) 
);
defparam \counter_out[2]_ins16784 .INIT=16'h00FB;
LUT2 \counter_out[2]_ins16785  (
.I0(\counter_out[0]_7_99 ),
.I1(\counter_out[1]_7_102 ),
.F(\counter_out[2]_9_104 ) 
);
defparam \counter_out[2]_ins16785 .INIT=4'h8;
LUT4 \counter_out[3]_ins16786  (
.I0(\ff_active[1] ),
.I1(\counter_out[3]_11_105 ),
.I2(\counter_out[3]_21 ),
.I3(\ff_active[2] ),
.F(\counter_out[3]_7_88 ) 
);
defparam \counter_out[3]_ins16786 .INIT=16'hEEF0;
LUT4 \counter_out[4]_ins16788  (
.I0(\ff_active[1] ),
.I1(\counter_out[4]_11 ),
.I2(\counter_out[4]_21 ),
.I3(\ff_active[2] ),
.F(\counter_out[4]_7_64 ) 
);
defparam \counter_out[4]_ins16788 .INIT=16'hEEF0;
LUT4 \level_out[6]_ins16791  (
.I0(\w_state_out[1]_25_94 ),
.I1(\w_state_out[2]_13 ),
.I2(\level_out[6]_13 ),
.I3(\level_out[6]_15_106 ),
.F(\level_out[6]_7_66 ) 
);
defparam \level_out[6]_ins16791 .INIT=16'h5333;
LUT3 \level_out[6]_ins16792  (
.I0(o_15_0),
.I1(\w_level_next[6]_2 ),
.I2(\level_out[0]_7_59 ),
.F(\level_out[6]_9_67 ) 
);
defparam \level_out[6]_ins16792 .INIT=8'h35;
LUT4 \level_out[6]_ins16793  (
.I0(\level_out[6]_17 ),
.I1(\level_out[6]_19_107 ),
.I2(n37_11_108),
.I3(reg_wts_enable),
.F(\level_out[6]_11_68 ) 
);
defparam \level_out[6]_ins16793 .INIT=16'h7F00;
LUT4 \w_state_out[0]_ins16794  (
.I0(\w_state_out[0]_9_109 ),
.I1(\w_state_out[0]_11 ),
.I2(\w_state_out[0]_13_110 ),
.I3(\w_state_out[0]_15_111 ),
.F(\w_state_out[0]_7_69 ) 
);
defparam \w_state_out[0]_ins16794 .INIT=16'h000E;
LUT4 n37_ins16868 (
.I0(\counter_out[6]_11_112 ),
.I1(\counter_out[11]_11_113 ),
.I2(\counter_out[7]_11 ),
.I3(n37_19_114),
.F(n37_11_108) 
);
defparam n37_ins16868.INIT=16'h0100;
LUT4 n37_ins16869 (
.I0(\counter_out[19]_11 ),
.I1(\w_state_out[0]_7_69 ),
.I2(\level_out[6]_19_107 ),
.I3(\w_add_value_ext[1]_9 ),
.F(n37_13_70) 
);
defparam n37_ins16869.INIT=16'h0D00;
LUT4 n37_ins16870 (
.I0(n37_21_115),
.I1(\counter_out[17]_13_77 ),
.I2(n37_23_116),
.I3(\w_state_out[0]_7_69 ),
.F(n37_15_71) 
);
defparam n37_ins16870.INIT=16'hF0DD;
LUT4 n37_ins16871 (
.I0(n37_25_117),
.I1(\counter_out[19]_15_74 ),
.I2(n37_27_118),
.I3(\w_state_out[0]_7_69 ),
.F(n37_17_72) 
);
defparam n37_ins16871.INIT=16'hBBF0;
LUT4 \counter_out[19]_ins16872  (
.I0(\counter_out[19]_27 ),
.I1(\counter_out[19]_29_119 ),
.I2(\counter_out[19]_31 ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[19]_13_73 ) 
);
defparam \counter_out[19]_ins16872 .INIT=16'h0A03;
LUT4 \counter_out[19]_ins16873  (
.I0(\w_state_out[2]_11_96 ),
.I1(\w_state_out[1]_7_61 ),
.I2(\w_state_out[1]_9_62 ),
.I3(\w_state_out[1]_11_63 ),
.F(\counter_out[19]_15_74 ) 
);
defparam \counter_out[19]_ins16873 .INIT=16'h0001;
LUT3 \counter_out[19]_ins16876  (
.I0(\ff_counter_d[19]_3 ),
.I1(\ff_counter_e[19]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[19]_21 ) 
);
defparam \counter_out[19]_ins16876 .INIT=8'h35;
LUT2 \counter_out[19]_ins16878  (
.I0(\level_out[6]_13 ),
.I1(\level_out[6]_15_106 ),
.F(\counter_out[19]_25_75 ) 
);
defparam \counter_out[19]_ins16878 .INIT=4'h8;
LUT4 \counter_out[18]_ins16879  (
.I0(\counter_out[18]_23 ),
.I1(n37_61),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[19]_15_74 ),
.F(\counter_out[18]_13_76 ) 
);
defparam \counter_out[18]_ins16879 .INIT=16'h3500;
LUT4 \counter_out[18]_ins16881  (
.I0(\counter_out[18]_71 ),
.I1(\counter_out[18]_31 ),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[19]_15_74 ),
.F(\counter_out[18]_17 ) 
);
defparam \counter_out[18]_ins16881 .INIT=16'h3A00;
LUT3 \counter_out[18]_ins16882  (
.I0(\ff_counter_a[18]_3 ),
.I1(\ff_counter_e[18]_3 ),
.I2(\ff_active[2] ),
.F(\counter_out[18]_19_120 ) 
);
defparam \counter_out[18]_ins16882 .INIT=8'h35;
LUT4 \counter_out[17]_ins16884  (
.I0(\counter_out[17]_23 ),
.I1(\counter_out[17]_25 ),
.I2(\counter_out[17]_27_121 ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[17]_11 ) 
);
defparam \counter_out[17]_ins16884 .INIT=16'h0A03;
LUT3 \counter_out[17]_ins16885  (
.I0(\counter_out[17]_67 ),
.I1(\counter_out[17]_31 ),
.I2(\w_state_out[1]_5 ),
.F(\counter_out[17]_13_77 ) 
);
defparam \counter_out[17]_ins16885 .INIT=8'hCA;
LUT3 \counter_out[17]_ins16887  (
.I0(\counter_out[16]_9 ),
.I1(\counter_out[15]_9 ),
.I2(\counter_out[14]_79 ),
.F(\counter_out[17]_17 ) 
);
defparam \counter_out[17]_ins16887 .INIT=8'h80;
LUT3 \counter_out[17]_ins16888  (
.I0(\ff_counter_d[17]_3 ),
.I1(\ff_counter_e[17]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[17]_19_78 ) 
);
defparam \counter_out[17]_ins16888 .INIT=8'h35;
LUT4 \counter_out[16]_ins16891  (
.I0(\counter_out[16]_65 ),
.I1(n37_57),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[19]_15_74 ),
.F(\counter_out[16]_13_79 ) 
);
defparam \counter_out[16]_ins16891 .INIT=16'h3500;
LUT4 \counter_out[16]_ins16892  (
.I0(\counter_out[16]_71 ),
.I1(\counter_out[16]_27 ),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[19]_15_74 ),
.F(\counter_out[16]_15 ) 
);
defparam \counter_out[16]_ins16892 .INIT=16'h3500;
LUT3 \counter_out[16]_ins16893  (
.I0(\ff_counter_d[16]_3 ),
.I1(\ff_counter_e[16]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[16]_17 ) 
);
defparam \counter_out[16]_ins16893 .INIT=8'h35;
LUT4 \counter_out[15]_ins16895  (
.I0(\counter_out[15]_67 ),
.I1(n37),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[19]_15_74 ),
.F(\counter_out[15]_11 ) 
);
defparam \counter_out[15]_ins16895 .INIT=16'h3500;
LUT4 \counter_out[15]_ins16897  (
.I0(\counter_out[15]_73 ),
.I1(\counter_out[15]_27_122 ),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[19]_15_74 ),
.F(\counter_out[15]_15_80 ) 
);
defparam \counter_out[15]_ins16897 .INIT=16'h3500;
LUT3 \counter_out[15]_ins16898  (
.I0(\ff_counter_d[15]_3 ),
.I1(\ff_counter_e[15]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[15]_17 ) 
);
defparam \counter_out[15]_ins16898 .INIT=8'h35;
LUT4 \counter_out[14]_ins16900  (
.I0(\counter_out[14]_65 ),
.I1(n37_45),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[19]_15_74 ),
.F(\counter_out[14]_11_81 ) 
);
defparam \counter_out[14]_ins16900 .INIT=16'h3500;
LUT4 \counter_out[14]_ins16902  (
.I0(\counter_out[14]_71 ),
.I1(\counter_out[14]_27 ),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[19]_15_74 ),
.F(\counter_out[14]_15_82 ) 
);
defparam \counter_out[14]_ins16902 .INIT=16'h3500;
LUT3 \counter_out[14]_ins16903  (
.I0(\ff_counter_a[14]_3 ),
.I1(\ff_counter_e[14]_3 ),
.I2(\ff_active[2] ),
.F(\counter_out[14]_17 ) 
);
defparam \counter_out[14]_ins16903 .INIT=8'h35;
LUT4 \counter_out[13]_ins16905  (
.I0(\counter_out[13]_19_123 ),
.I1(\counter_out[13]_51 ),
.I2(\counter_out[13]_23 ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[13]_11 ) 
);
defparam \counter_out[13]_ins16905 .INIT=16'h0FEE;
LUT4 \counter_out[13]_ins16906  (
.I0(\counter_out[19]_15_74 ),
.I1(\counter_out[13]_25_124 ),
.I2(n37_21_115),
.I3(\w_state_out[0]_7_69 ),
.F(\counter_out[13]_13_83 ) 
);
defparam \counter_out[13]_ins16906 .INIT=16'h77F0;
LUT3 \counter_out[13]_ins16907  (
.I0(\ff_counter_a[13]_3 ),
.I1(\ff_counter_e[13]_3 ),
.I2(\ff_active[2] ),
.F(\counter_out[13]_15 ) 
);
defparam \counter_out[13]_ins16907 .INIT=8'h35;
LUT4 \counter_out[12]_ins16909  (
.I0(\counter_out[12]_19_125 ),
.I1(\counter_out[12]_43_126 ),
.I2(\level_out[6] ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[12]_11 ) 
);
defparam \counter_out[12]_ins16909 .INIT=16'h0FEE;
LUT3 \counter_out[12]_ins16910  (
.I0(\ff_counter_a[12]_3 ),
.I1(\ff_counter_e[12]_3 ),
.I2(\ff_active[2] ),
.F(\counter_out[12]_13_127 ) 
);
defparam \counter_out[12]_ins16910 .INIT=8'h35;
LUT3 \counter_out[12]_ins16912  (
.I0(\counter_out[9]_7_57 ),
.I1(\counter_out[11]_7 ),
.I2(\counter_out[10]_7 ),
.F(\counter_out[12]_17 ) 
);
defparam \counter_out[12]_ins16912 .INIT=8'h80;
LUT4 \counter_out[11]_ins16913  (
.I0(\counter_out[11]_17_128 ),
.I1(\counter_out[11]_33 ),
.I2(\counter_out[11] ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[11]_11_113 ) 
);
defparam \counter_out[11]_ins16913 .INIT=16'h0FEE;
LUT4 \counter_out[11]_ins16914  (
.I0(\ff_counter_a[11]_3 ),
.I1(\ff_counter_e[11]_3 ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[11]_13_84 ) 
);
defparam \counter_out[11]_ins16914 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins16915  (
.I0(o),
.I1(\ff_counter_d[11]_3 ),
.I2(\ff_counter_c[11]_3 ),
.I3(n280),
.F(\counter_out[11]_15_85 ) 
);
defparam \counter_out[11]_ins16915 .INIT=16'h0777;
LUT4 \counter_out[10]_ins16916  (
.I0(\counter_out[10]_17_129 ),
.I1(\counter_out[10]_35_130 ),
.I2(\counter_out[10] ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[10]_11_131 ) 
);
defparam \counter_out[10]_ins16916 .INIT=16'h0FEE;
LUT3 \counter_out[10]_ins16917  (
.I0(\ff_counter_d[10]_3 ),
.I1(\ff_counter_e[10]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[10]_13_86 ) 
);
defparam \counter_out[10]_ins16917 .INIT=8'h35;
LUT4 \counter_out[9]_ins16919  (
.I0(\counter_out[9]_21 ),
.I1(\counter_out[9]_45 ),
.I2(n37_37),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[9]_11 ) 
);
defparam \counter_out[9]_ins16919 .INIT=16'h0FEE;
LUT3 \counter_out[9]_ins16920  (
.I0(\ff_counter_d[9]_3 ),
.I1(\ff_counter_e[9]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[9]_13 ) 
);
defparam \counter_out[9]_ins16920 .INIT=8'h35;
LUT4 \counter_out[9]_ins16922  (
.I0(\ff_active[1] ),
.I1(\counter_out[9]_27 ),
.I2(\counter_out[9]_51 ),
.I3(\ff_active[2] ),
.F(\counter_out[9]_17 ) 
);
defparam \counter_out[9]_ins16922 .INIT=16'hEEF0;
LUT4 \counter_out[9]_ins16923  (
.I0(\counter_out[4]_7_64 ),
.I1(\counter_out[5]_21_65 ),
.I2(\counter_out[6]_7_58 ),
.I3(\counter_out[7]_45 ),
.F(\counter_out[9]_19 ) 
);
defparam \counter_out[9]_ins16923 .INIT=16'h8000;
LUT4 \counter_out[8]_ins16924  (
.I0(\counter_out[8]_11 ),
.I1(\counter_out[8]_33 ),
.I2(\counter_out[8] ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[8]_9_132 ) 
);
defparam \counter_out[8]_ins16924 .INIT=16'hF0EE;
LUT4 \counter_out[7]_ins16925  (
.I0(\counter_out[7]_17_133 ),
.I1(\counter_out[7]_41 ),
.I2(\counter_out[7]_21 ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[7]_11 ) 
);
defparam \counter_out[7]_ins16925 .INIT=16'hF0EE;
LUT3 \counter_out[7]_ins16926  (
.I0(\ff_counter_a[7]_3 ),
.I1(\ff_counter_e[7]_3 ),
.I2(\ff_active[2] ),
.F(\counter_out[7]_13_134 ) 
);
defparam \counter_out[7]_ins16926 .INIT=8'h35;
LUT4 \counter_out[6]_ins16928  (
.I0(\counter_out[6]_17_135 ),
.I1(\counter_out[6]_41 ),
.I2(\counter_out[6] ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[6]_11_112 ) 
);
defparam \counter_out[6]_ins16928 .INIT=16'hF0EE;
LUT3 \counter_out[6]_ins16929  (
.I0(\ff_counter_d[6]_3 ),
.I1(\ff_counter_e[6]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[6]_13 ) 
);
defparam \counter_out[6]_ins16929 .INIT=8'h35;
LUT4 \w_state_out[1]_ins17003  (
.I0(\w_state_out[1]_29 ),
.I1(\w_state_out[1]_31 ),
.I2(\w_state_out[1]_33 ),
.I3(\w_state_out[2]_11_96 ),
.F(\w_state_out[1]_13_89 ) 
);
defparam \w_state_out[1]_ins17003 .INIT=16'h00F8;
LUT4 \w_state_out[1]_ins17004  (
.I0(\w_state_out[1]_35 ),
.I1(o_45),
.I2(\w_state_out[1]_37 ),
.I3(o_53),
.F(\w_state_out[1]_15_90 ) 
);
defparam \w_state_out[1]_ins17004 .INIT=16'h0001;
LUT4 \w_state_out[1]_ins17005  (
.I0(o_41),
.I1(\w_state_out[1]_39 ),
.I2(\w_state_out[1]_41 ),
.I3(o_27_5),
.F(\w_state_out[1]_17_91 ) 
);
defparam \w_state_out[1]_ins17005 .INIT=16'h00F8;
LUT4 \w_state_out[1]_ins17007  (
.I0(\ff_active[2] ),
.I1(\w_state_out[1]_45 ),
.I2(\w_state_out[1]_47 ),
.I3(\w_state_out[1]_29 ),
.F(\w_state_out[1]_21_92 ) 
);
defparam \w_state_out[1]_ins17007 .INIT=16'h004F;
LUT4 \w_state_out[1]_ins17008  (
.I0(\ff_active[1] ),
.I1(\ff_ch1_key[1] ),
.I2(ff_ch1_key_release),
.I3(ff_ch1_key_on_15),
.F(\w_state_out[1]_23_93 ) 
);
defparam \w_state_out[1]_ins17008 .INIT=16'h9000;
LUT4 \w_state_out[1]_ins17009  (
.I0(\w_state_out[1]_49 ),
.I1(\ff_active[1] ),
.I2(\ff_ch1_key[1] ),
.I3(ff_ch1_key_on_15),
.F(\w_state_out[1]_25_94 ) 
);
defparam \w_state_out[1]_ins17009 .INIT=16'h4100;
LUT2 \w_state_out[1]_ins17010  (
.I0(\w_state_out[2]_23 ),
.I1(\w_state_out[2]_13 ),
.F(\w_state_out[1]_27 ) 
);
defparam \w_state_out[1]_ins17010 .INIT=4'h1;
LUT4 \w_state_out[2]_ins17011  (
.I0(\w_state_out[1]_23_93 ),
.I1(\w_state_out[2]_23 ),
.I2(\level_out[6]_15_106 ),
.I3(\level_out[6]_13 ),
.F(\w_state_out[2]_9_95 ) 
);
defparam \w_state_out[2]_ins17011 .INIT=16'h5333;
LUT4 \w_state_out[2]_ins17012  (
.I0(\w_state_out[2]_13_136 ),
.I1(\w_state_out[2]_15_137 ),
.I2(\w_state_out[2]_17_138 ),
.I3(\ff_active[2] ),
.F(\w_state_out[2]_11_96 ) 
);
defparam \w_state_out[2]_ins17012 .INIT=16'h0FEE;
LUT3 \counter_out[0]_ins17049  (
.I0(\ff_counter_d[0]_3 ),
.I1(\ff_counter_e[0]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[0]_9_97 ) 
);
defparam \counter_out[0]_ins17049 .INIT=8'h35;
LUT3 \counter_out[1]_ins17051  (
.I0(\ff_counter_d[1]_3 ),
.I1(\ff_counter_e[1]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[1]_9_100 ) 
);
defparam \counter_out[1]_ins17051 .INIT=8'h35;
LUT3 \counter_out[2]_ins17053  (
.I0(\ff_counter_b[2]_3 ),
.I1(\ff_counter_c[2]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[2]_11_103 ) 
);
defparam \counter_out[2]_ins17053 .INIT=8'h35;
LUT3 \counter_out[3]_ins17055  (
.I0(\ff_counter_d[3]_3 ),
.I1(\ff_counter_e[3]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[3]_11_105 ) 
);
defparam \counter_out[3]_ins17055 .INIT=8'h35;
LUT3 \counter_out[4]_ins17057  (
.I0(\ff_counter_d[4]_3 ),
.I1(\ff_counter_e[4]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[4]_11 ) 
);
defparam \counter_out[4]_ins17057 .INIT=8'h35;
LUT3 \counter_out[5]_ins17059  (
.I0(\ff_counter_a[5]_3 ),
.I1(\ff_counter_e[5]_3 ),
.I2(\ff_active[2] ),
.F(\counter_out[5]_9_139 ) 
);
defparam \counter_out[5]_ins17059 .INIT=8'h35;
LUT4 \level_out[6]_ins17061  (
.I0(ff_reg_clone_key_b1),
.I1(\ff_active[2] ),
.I2(\level_out[6]_21_140 ),
.I3(\ff_active[1] ),
.F(\level_out[6]_13 ) 
);
defparam \level_out[6]_ins17061 .INIT=16'hDFF3;
LUT4 \level_out[6]_ins17062  (
.I0(ff_reg_clone_key_a1),
.I1(o_605),
.I2(ff_reg_clone_key_c1),
.I3(n280),
.F(\level_out[6]_15_106 ) 
);
defparam \level_out[6]_ins17062 .INIT=16'h0777;
LUT4 \level_out[6]_ins17063  (
.I0(\w_state_out[1] ),
.I1(ff_ch1_key_off),
.I2(\counter_out[19]_11 ),
.I3(\counter_out[19]_25_75 ),
.F(\level_out[6]_17 ) 
);
defparam \level_out[6]_ins17063 .INIT=16'h0305;
LUT2 \level_out[6]_ins17064  (
.I0(\counter_out[12]_11 ),
.I1(\counter_out[9]_11 ),
.F(\level_out[6]_19_107 ) 
);
defparam \level_out[6]_ins17064 .INIT=4'h1;
LUT3 \w_state_out[0]_ins17065  (
.I0(\w_state_out[0]_17_141 ),
.I1(\w_state_out[0]_19 ),
.I2(\w_state_out[0]_21 ),
.F(\w_state_out[0]_9_109 ) 
);
defparam \w_state_out[0]_ins17065 .INIT=8'h80;
LUT4 \w_state_out[0]_ins17066  (
.I0(\w_state_out[0]_23 ),
.I1(\w_state_out[0]_25_142 ),
.I2(\w_state_out[1]_31 ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_11 ) 
);
defparam \w_state_out[0]_ins17066 .INIT=16'hF0EE;
LUT4 \w_state_out[0]_ins17067  (
.I0(\w_state_out[2]_23 ),
.I1(\w_state_out[1] ),
.I2(\w_state_out[0]_27_143 ),
.I3(\counter_out[19]_25_75 ),
.F(\w_state_out[0]_13_110 ) 
);
defparam \w_state_out[0]_ins17067 .INIT=16'hF0EE;
LUT4 \w_state_out[0]_ins17068  (
.I0(o_15_0),
.I1(\w_state_out[1]_13_89 ),
.I2(\w_state_out[1]_15_90 ),
.I3(\w_state_out[1]_17_91 ),
.F(\w_state_out[0]_15_111 ) 
);
defparam \w_state_out[0]_ins17068 .INIT=16'h9000;
LUT3 n37_ins17155 (
.I0(\counter_out[8]_9_132 ),
.I1(\counter_out[10]_11_131 ),
.I2(\counter_out[13]_11 ),
.F(n37_19_114) 
);
defparam n37_ins17155.INIT=8'h01;
LUT4 n37_ins17156 (
.I0(n37_79_144),
.I1(\w_state_out[2]_19 ),
.I2(n37_31_145),
.I3(n37_33),
.F(n37_21_115) 
);
defparam n37_ins17156.INIT=16'h00BF;
LUT3 n37_ins17157 (
.I0(\counter_out[13]_25_124 ),
.I1(\counter_out[17]_11 ),
.I2(\counter_out[19]_15_74 ),
.F(n37_23_116) 
);
defparam n37_ins17157.INIT=8'hB0;
LUT4 n37_ins17158 (
.I0(n37_93),
.I1(n37_35_146),
.I2(n37_37_147),
.I3(ff_reg_clone_adsr_a1),
.F(n37_25_117) 
);
defparam n37_ins17158.INIT=16'h0A03;
LUT4 n37_ins17159 (
.I0(\w_state_out[2]_19 ),
.I1(n37_85_148),
.I2(\counter_out[19]_15_74 ),
.I3(n37_41_149),
.F(n37_27_118) 
);
defparam n37_ins17159.INIT=16'h0777;
LUT4 \counter_out[19]_ins17160  (
.I0(n280),
.I1(\ff_reg_sr_c0[7] ),
.I2(\counter_out[19]_39 ),
.I3(\counter_out[19]_41_150 ),
.F(\counter_out[19]_27 ) 
);
defparam \counter_out[19]_ins17160 .INIT=16'h0700;
LUT4 \counter_out[19]_ins17161  (
.I0(\ff_reg_sr_d1[7] ),
.I1(\ff_reg_sr_e1[7] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\counter_out[19]_29_119 ) 
);
defparam \counter_out[19]_ins17161 .INIT=16'hCA00;
LUT4 \counter_out[19]_ins17162  (
.I0(\ff_reg_sr_a1[7] ),
.I1(\counter_out[19]_43_151 ),
.I2(\ff_active[1] ),
.I3(\counter_out[19]_45_152 ),
.F(\counter_out[19]_31 ) 
);
defparam \counter_out[19]_ins17162 .INIT=16'hCA00;
LUT3 \counter_out[19]_ins17163  (
.I0(\w_state_out[2]_9_95 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\counter_out[19]_47_153 ),
.F(\counter_out[19]_33_154 ) 
);
defparam \counter_out[19]_ins17163 .INIT=8'h0D;
LUT4 \counter_out[18]_ins17166  (
.I0(n280),
.I1(\ff_reg_dr_c1[6] ),
.I2(\counter_out[18]_35_155 ),
.I3(\counter_out[18]_37_156 ),
.F(\counter_out[18]_23 ) 
);
defparam \counter_out[18]_ins17166 .INIT=16'h0700;
LUT2 \counter_out[18]_ins17167  (
.I0(\w_state_out[1]_9_62 ),
.I1(\w_state_out[2]_9_95 ),
.F(\counter_out[18]_25_157 ) 
);
defparam \counter_out[18]_ins17167 .INIT=4'h4;
LUT3 \counter_out[18]_ins17170  (
.I0(\counter_out[18]_47 ),
.I1(\counter_out[18]_49 ),
.I2(\ff_active[2] ),
.F(\counter_out[18]_31 ) 
);
defparam \counter_out[18]_ins17170 .INIT=8'h3A;
LUT4 \counter_out[17]_ins17172  (
.I0(n280),
.I1(\ff_reg_sr_c0[5] ),
.I2(\counter_out[17]_35 ),
.I3(\counter_out[17]_37_158 ),
.F(\counter_out[17]_23 ) 
);
defparam \counter_out[17]_ins17172 .INIT=16'h0700;
LUT4 \counter_out[17]_ins17173  (
.I0(\ff_reg_sr_d1[5] ),
.I1(\ff_reg_sr_e1[5] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\counter_out[17]_25 ) 
);
defparam \counter_out[17]_ins17173 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17174  (
.I0(\ff_reg_sr_a1[5] ),
.I1(\counter_out[17]_39_159 ),
.I2(\ff_active[1] ),
.I3(\counter_out[19]_45_152 ),
.F(\counter_out[17]_27_121 ) 
);
defparam \counter_out[17]_ins17174 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17176  (
.I0(\counter_out[17]_43_160 ),
.I1(n37_49),
.I2(\w_state_out[2]_11_96 ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[17]_31 ) 
);
defparam \counter_out[17]_ins17176 .INIT=16'h0C05;
LUT4 \counter_out[16]_ins17181  (
.I0(n280),
.I1(\ff_reg_sr_c0[4] ),
.I2(\counter_out[16]_41 ),
.I3(\counter_out[16]_43 ),
.F(\counter_out[16]_27 ) 
);
defparam \counter_out[16]_ins17181 .INIT=16'h0700;
LUT3 \counter_out[15]_ins17186  (
.I0(\counter_out[15]_43 ),
.I1(\counter_out[15]_45 ),
.I2(\ff_active[2] ),
.F(\counter_out[15]_27_122 ) 
);
defparam \counter_out[15]_ins17186 .INIT=8'h3A;
LUT4 \counter_out[14]_ins17191  (
.I0(\ff_reg_sr_d0[2] ),
.I1(\ff_active[2] ),
.I2(\counter_out[14]_43_161 ),
.I3(\counter_out[14]_45_162 ),
.F(\counter_out[14]_27 ) 
);
defparam \counter_out[14]_ins17191 .INIT=16'h004F;
LUT4 \counter_out[13]_ins17193  (
.I0(\ff_reg_ar_d1[7] ),
.I1(\ff_reg_ar_e1[7] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[13]_19_123 ) 
);
defparam \counter_out[13]_ins17193 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins17195  (
.I0(\counter_out[13]_31 ),
.I1(\ff_active[0] ),
.I2(\counter_out[13]_33 ),
.I3(\ff_active[1] ),
.F(\counter_out[13]_23 ) 
);
defparam \counter_out[13]_ins17195 .INIT=16'hBAF3;
LUT4 \counter_out[13]_ins17196  (
.I0(\counter_out[13]_35 ),
.I1(\counter_out[13]_57 ),
.I2(\counter_out[7]_23 ),
.I3(ff_reg_clone_adsr_a1),
.F(\counter_out[13]_25_124 ) 
);
defparam \counter_out[13]_ins17196 .INIT=16'h0FBB;
LUT4 \counter_out[12]_ins17198  (
.I0(\ff_reg_ar_d1[6] ),
.I1(\ff_reg_ar_e1[6] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[12]_19_125 ) 
);
defparam \counter_out[12]_ins17198 .INIT=16'hCA00;
LUT4 \counter_out[11]_ins17201  (
.I0(\ff_reg_ar_d1[5] ),
.I1(\ff_reg_ar_e1[5] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[11]_17_128 ) 
);
defparam \counter_out[11]_ins17201 .INIT=16'hCA00;
LUT4 \counter_out[10]_ins17203  (
.I0(\ff_reg_ar_d1[4] ),
.I1(\ff_reg_ar_e1[4] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[10]_17_129 ) 
);
defparam \counter_out[10]_ins17203 .INIT=16'hCA00;
LUT4 \counter_out[9]_ins17206  (
.I0(\ff_reg_ar_d1[3] ),
.I1(\ff_reg_ar_e1[3] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[9]_21 ) 
);
defparam \counter_out[9]_ins17206 .INIT=16'hCA00;
LUT3 \counter_out[9]_ins17209  (
.I0(\ff_counter_d[8]_3 ),
.I1(\ff_counter_e[8]_3 ),
.I2(\ff_active[0] ),
.F(\counter_out[9]_27 ) 
);
defparam \counter_out[9]_ins17209 .INIT=8'h35;
LUT4 \counter_out[8]_ins17211  (
.I0(\ff_reg_ar_d1[2] ),
.I1(\ff_reg_ar_e1[2] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[8]_11 ) 
);
defparam \counter_out[8]_ins17211 .INIT=16'hCA00;
LUT2 \counter_out[8]_ins17213  (
.I0(\counter_out[8]_19_163 ),
.I1(\counter_out[8]_21_164 ),
.F(\counter_out[8] ) 
);
defparam \counter_out[8]_ins17213 .INIT=4'h8;
LUT4 \counter_out[7]_ins17214  (
.I0(\ff_reg_ar_d1[1] ),
.I1(\ff_reg_ar_e1[1] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[7]_17_133 ) 
);
defparam \counter_out[7]_ins17214 .INIT=16'hCA00;
LUT4 \counter_out[6]_ins17217  (
.I0(\ff_reg_ar_d1[0] ),
.I1(\ff_reg_ar_e1[0] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[6]_17_135 ) 
);
defparam \counter_out[6]_ins17217 .INIT=16'hCA00;
LUT4 \counter_out[6]_ins17219  (
.I0(\counter_out[6]_27 ),
.I1(\ff_active[2] ),
.I2(\counter_out[6]_29 ),
.I3(\ff_active[1] ),
.F(\counter_out[6] ) 
);
defparam \counter_out[6]_ins17219 .INIT=16'h3050;
LUT4 \w_state_out[1]_ins17239  (
.I0(\ff_state_d[1]_3 ),
.I1(\ff_state_e[1]_3 ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\w_state_out[1]_29 ) 
);
defparam \w_state_out[1]_ins17239 .INIT=16'h3500;
LUT4 \w_state_out[1]_ins17240  (
.I0(\ff_state_d[0]_3 ),
.I1(\ff_state_e[0]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_state_out[1]_31 ) 
);
defparam \w_state_out[1]_ins17240 .INIT=16'h0C0A;
LUT4 \w_state_out[1]_ins17241  (
.I0(\w_state_out[0]_23 ),
.I1(\w_state_out[0]_25_142 ),
.I2(\w_state_out[1]_45 ),
.I3(\w_state_out[1]_53 ),
.F(\w_state_out[1]_33 ) 
);
defparam \w_state_out[1]_ins17241 .INIT=16'h0E00;
LUT4 \w_state_out[1]_ins17242  (
.I0(o_43),
.I1(o_49),
.I2(o_55),
.I3(\w_sram_a0[7] ),
.F(\w_state_out[1]_35 ) 
);
defparam \w_state_out[1]_ins17242 .INIT=16'h7F00;
LUT3 \w_state_out[1]_ins17243  (
.I0(o_47),
.I1(\w_state_out[1]_55 ),
.I2(\ff_active[2] ),
.F(\w_state_out[1]_37 ) 
);
defparam \w_state_out[1]_ins17243 .INIT=8'h0D;
LUT4 \w_state_out[1]_ins17244  (
.I0(o_63),
.I1(\w_state_out[1]_57 ),
.I2(\ff_active[2] ),
.I3(\ff_active[0] ),
.F(\w_state_out[1]_39 ) 
);
defparam \w_state_out[1]_ins17244 .INIT=16'h0A03;
LUT4 \w_state_out[1]_ins17245  (
.I0(o_35),
.I1(o_39),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\w_state_out[1]_41 ) 
);
defparam \w_state_out[1]_ins17245 .INIT=16'hF800;
LUT4 \w_state_out[1]_ins17247  (
.I0(\ff_state_a[1]_3 ),
.I1(\ff_state_c[1]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_state_out[1]_45 ) 
);
defparam \w_state_out[1]_ins17247 .INIT=16'hCA00;
LUT4 \w_state_out[1]_ins17248  (
.I0(\ff_active[0] ),
.I1(\ff_state_b[1]_3 ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(\w_state_out[1]_47 ) 
);
defparam \w_state_out[1]_ins17248 .INIT=16'hFB0F;
LUT2 \w_state_out[1]_ins17249  (
.I0(ff_ch1_key_off),
.I1(ff_ch1_key_on_5),
.F(\w_state_out[1]_49 ) 
);
defparam \w_state_out[1]_ins17249 .INIT=4'h1;
LUT4 \w_state_out[2]_ins17250  (
.I0(\ff_state_b[2]_3 ),
.I1(\ff_state_c[2]_3 ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\w_state_out[2]_13_136 ) 
);
defparam \w_state_out[2]_ins17250 .INIT=16'hCA00;
LUT2 \w_state_out[2]_ins17251  (
.I0(\ff_active[1] ),
.I1(\ff_state_a[2]_3 ),
.F(\w_state_out[2]_15_137 ) 
);
defparam \w_state_out[2]_ins17251 .INIT=4'h4;
LUT3 \w_state_out[2]_ins17252  (
.I0(\ff_state_d[2]_3 ),
.I1(\ff_state_e[2]_3 ),
.I2(\ff_active[0] ),
.F(\w_state_out[2]_17_138 ) 
);
defparam \w_state_out[2]_ins17252 .INIT=8'h35;
LUT4 \level_out[6]_ins17264  (
.I0(ff_reg_clone_key_d1),
.I1(ff_reg_clone_key_e1),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\level_out[6]_21_140 ) 
);
defparam \level_out[6]_ins17264 .INIT=16'h03F5;
LUT4 \w_state_out[0]_ins17265  (
.I0(o_19_2),
.I1(o_25_4),
.I2(\w_state_out[0]_99 ),
.I3(\w_state_out[0]_105 ),
.F(\w_state_out[0]_17_141 ) 
);
defparam \w_state_out[0]_ins17265 .INIT=16'h1428;
LUT4 \w_state_out[0]_ins17266  (
.I0(o_17_1),
.I1(\w_state_out[0]_33_165 ),
.I2(o_71),
.I3(\w_state_out[0]_111 ),
.F(\w_state_out[0]_19 ) 
);
defparam \w_state_out[0]_ins17266 .INIT=16'h0990;
LUT4 \w_state_out[0]_ins17267  (
.I0(o_27_5),
.I1(\w_state_out[0]_37_166 ),
.I2(\w_state_out[0]_39_167 ),
.I3(\w_state_out[0]_41_168 ),
.F(\w_state_out[0]_21 ) 
);
defparam \w_state_out[0]_ins17267 .INIT=16'h0090;
LUT4 \w_state_out[0]_ins17268  (
.I0(\ff_state_a[0]_3 ),
.I1(\ff_state_c[0]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_state_out[0]_23 ) 
);
defparam \w_state_out[0]_ins17268 .INIT=16'hCA00;
LUT3 \w_state_out[0]_ins17269  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_state_b[0]_3 ),
.F(\w_state_out[0]_25_142 ) 
);
defparam \w_state_out[0]_ins17269 .INIT=8'h40;
LUT3 \w_state_out[0]_ins17270  (
.I0(ff_ch1_key_release),
.I1(ff_ch1_key_off),
.I2(ff_ch1_key_on),
.F(\w_state_out[0]_27_143 ) 
);
defparam \w_state_out[0]_ins17270 .INIT=8'hE0;
LUT4 n37_ins17328 (
.I0(\w_state_out[2]_9_95 ),
.I1(\w_state_out[1]_21_92 ),
.I2(ff_reg_clone_adsr_a1),
.I3(\counter_out[13] ),
.F(n37_31_145) 
);
defparam n37_ins17328.INIT=16'h0777;
LUT4 n37_ins17329 (
.I0(\w_state_out[1]_7_61 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\w_state_out[1]_11_63 ),
.I3(n37_47_169),
.F(n37_33) 
);
defparam n37_ins17329.INIT=16'h0100;
LUT4 n37_ins17330 (
.I0(\ff_reg_sr_d1[0] ),
.I1(\ff_reg_sr_e1[0] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(n37_35_146) 
);
defparam n37_ins17330.INIT=16'hCA00;
LUT4 n37_ins17331 (
.I0(\ff_reg_sr_a1[0] ),
.I1(n37_49_170),
.I2(\ff_active[1] ),
.I3(\counter_out[19]_45_152 ),
.F(n37_37_147) 
);
defparam n37_ins17331.INIT=16'hCA00;
LUT4 n37_ins17333 (
.I0(n37_91_171),
.I1(n37_55_172),
.I2(n37_53),
.I3(ff_reg_clone_adsr_a1),
.F(n37_41_149) 
);
defparam n37_ins17333.INIT=16'h0FBB;
LUT4 \counter_out[19]_ins17334  (
.I0(\ff_reg_sr_a0[7] ),
.I1(\ff_reg_sr_e0[7] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[19]_39 ) 
);
defparam \counter_out[19]_ins17334 .INIT=16'hCA00;
LUT4 \counter_out[19]_ins17335  (
.I0(o),
.I1(\ff_reg_sr_d0[7] ),
.I2(\ff_reg_sr_b0[7] ),
.I3(o_603),
.F(\counter_out[19]_41_150 ) 
);
defparam \counter_out[19]_ins17335 .INIT=16'h0777;
LUT3 \counter_out[19]_ins17336  (
.I0(\ff_reg_sr_b1[7] ),
.I1(\ff_reg_sr_c1[7] ),
.I2(\ff_active[0] ),
.F(\counter_out[19]_43_151 ) 
);
defparam \counter_out[19]_ins17336 .INIT=8'hCA;
LUT2 \counter_out[19]_ins17337  (
.I0(\ff_active[2] ),
.I1(ff_reg_clone_adsr_a1),
.F(\counter_out[19]_45_152 ) 
);
defparam \counter_out[19]_ins17337 .INIT=4'h1;
LUT3 \counter_out[19]_ins17338  (
.I0(\counter_out[19]_83 ),
.I1(\counter_out[19] ),
.I2(ff_reg_clone_adsr_a1),
.F(\counter_out[19]_47_153 ) 
);
defparam \counter_out[19]_ins17338 .INIT=8'hCA;
LUT4 \counter_out[18]_ins17340  (
.I0(\ff_reg_dr_a1[6] ),
.I1(\ff_reg_dr_e1[6] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[18]_35_155 ) 
);
defparam \counter_out[18]_ins17340 .INIT=16'hCA00;
LUT4 \counter_out[18]_ins17341  (
.I0(o),
.I1(\ff_reg_dr_d1[6] ),
.I2(\ff_reg_dr_b1[6] ),
.I3(o_603),
.F(\counter_out[18]_37_156 ) 
);
defparam \counter_out[18]_ins17341 .INIT=16'h0777;
LUT4 \counter_out[18]_ins17343  (
.I0(\ff_reg_rr_a1[6] ),
.I1(o_605),
.I2(\ff_reg_rr_d1[6] ),
.I3(o),
.F(\counter_out[18]_41_173 ) 
);
defparam \counter_out[18]_ins17343 .INIT=16'h0777;
LUT4 \counter_out[18]_ins17344  (
.I0(\ff_reg_sr_b1[6] ),
.I1(\ff_reg_sr_c1[6] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[18]_43 ) 
);
defparam \counter_out[18]_ins17344 .INIT=16'hC0AF;
LUT3 \counter_out[18]_ins17346  (
.I0(\ff_reg_sr_a0[6] ),
.I1(\counter_out[18]_53 ),
.I2(\ff_active[1] ),
.F(\counter_out[18]_47 ) 
);
defparam \counter_out[18]_ins17346 .INIT=8'h35;
LUT3 \counter_out[18]_ins17347  (
.I0(\ff_reg_sr_d0[6] ),
.I1(\ff_reg_sr_e0[6] ),
.I2(\ff_active[0] ),
.F(\counter_out[18]_49 ) 
);
defparam \counter_out[18]_ins17347 .INIT=8'hCA;
LUT4 \counter_out[17]_ins17348  (
.I0(\ff_reg_sr_a0[5] ),
.I1(\ff_reg_sr_e0[5] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[17]_35 ) 
);
defparam \counter_out[17]_ins17348 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17349  (
.I0(o),
.I1(\ff_reg_sr_d0[5] ),
.I2(\ff_reg_sr_b0[5] ),
.I3(o_603),
.F(\counter_out[17]_37_158 ) 
);
defparam \counter_out[17]_ins17349 .INIT=16'h0777;
LUT3 \counter_out[17]_ins17350  (
.I0(\ff_reg_sr_b1[5] ),
.I1(\ff_reg_sr_c1[5] ),
.I2(\ff_active[0] ),
.F(\counter_out[17]_39_159 ) 
);
defparam \counter_out[17]_ins17350 .INIT=8'hCA;
LUT3 \counter_out[17]_ins17352  (
.I0(\counter_out[17]_47_174 ),
.I1(\counter_out[17]_49_175 ),
.I2(\ff_active[2] ),
.F(\counter_out[17]_43_160 ) 
);
defparam \counter_out[17]_ins17352 .INIT=8'h3A;
LUT3 \counter_out[16]_ins17354  (
.I0(\ff_reg_dr_a1[4] ),
.I1(\ff_reg_dr_e1[4] ),
.I2(\ff_active[2] ),
.F(\counter_out[16]_33 ) 
);
defparam \counter_out[16]_ins17354 .INIT=8'h35;
LUT3 \counter_out[16]_ins17356  (
.I0(\ff_reg_sr_a1[4] ),
.I1(\ff_reg_sr_e1[4] ),
.I2(\ff_active[2] ),
.F(\counter_out[16]_37 ) 
);
defparam \counter_out[16]_ins17356 .INIT=8'h35;
LUT4 \counter_out[16]_ins17358  (
.I0(\ff_reg_sr_a0[4] ),
.I1(\ff_reg_sr_e0[4] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[16]_41 ) 
);
defparam \counter_out[16]_ins17358 .INIT=16'hCA00;
LUT4 \counter_out[16]_ins17359  (
.I0(o),
.I1(\ff_reg_sr_d0[4] ),
.I2(\ff_reg_sr_b0[4] ),
.I3(o_603),
.F(\counter_out[16]_43 ) 
);
defparam \counter_out[16]_ins17359 .INIT=16'h0777;
LUT3 \counter_out[15]_ins17360  (
.I0(\ff_reg_dr_a1[3] ),
.I1(\ff_reg_dr_e1[3] ),
.I2(\ff_active[2] ),
.F(\counter_out[15]_31_176 ) 
);
defparam \counter_out[15]_ins17360 .INIT=8'h35;
LUT4 \counter_out[15]_ins17362  (
.I0(\ff_reg_rr_d1[3] ),
.I1(\ff_reg_rr_e1[3] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[15]_35_177 ) 
);
defparam \counter_out[15]_ins17362 .INIT=16'hCA00;
LUT3 \counter_out[15]_ins17364  (
.I0(\ff_reg_sr_a1[3] ),
.I1(\ff_reg_sr_e1[3] ),
.I2(\ff_active[2] ),
.F(\counter_out[15]_39_178 ) 
);
defparam \counter_out[15]_ins17364 .INIT=8'h35;
LUT3 \counter_out[15]_ins17366  (
.I0(\ff_reg_sr_a0[3] ),
.I1(\counter_out[15]_49 ),
.I2(\ff_active[1] ),
.F(\counter_out[15]_43 ) 
);
defparam \counter_out[15]_ins17366 .INIT=8'h35;
LUT3 \counter_out[15]_ins17367  (
.I0(\ff_reg_sr_d0[3] ),
.I1(\ff_reg_sr_e0[3] ),
.I2(\ff_active[0] ),
.F(\counter_out[15]_45 ) 
);
defparam \counter_out[15]_ins17367 .INIT=8'hCA;
LUT3 \counter_out[14]_ins17368  (
.I0(\ff_reg_dr_a1[2] ),
.I1(\ff_reg_dr_e1[2] ),
.I2(\ff_active[2] ),
.F(\counter_out[14]_31 ) 
);
defparam \counter_out[14]_ins17368 .INIT=8'h35;
LUT4 \counter_out[14]_ins17370  (
.I0(\ff_reg_rr_d1[2] ),
.I1(\ff_reg_rr_e1[2] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[7] ),
.F(\counter_out[14]_35_179 ) 
);
defparam \counter_out[14]_ins17370 .INIT=16'hCA00;
LUT3 \counter_out[14]_ins17372  (
.I0(\ff_reg_sr_a1[2] ),
.I1(\ff_reg_sr_e1[2] ),
.I2(\ff_active[2] ),
.F(\counter_out[14]_39_180 ) 
);
defparam \counter_out[14]_ins17372 .INIT=8'h35;
LUT4 \counter_out[14]_ins17374  (
.I0(\ff_reg_sr_b0[2] ),
.I1(\ff_reg_sr_c0[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[14]_43_161 ) 
);
defparam \counter_out[14]_ins17374 .INIT=16'hC0AF;
LUT4 \counter_out[14]_ins17375  (
.I0(\ff_reg_sr_a0[2] ),
.I1(\ff_reg_sr_e0[2] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[14]_45_162 ) 
);
defparam \counter_out[14]_ins17375 .INIT=16'hCA00;
LUT4 \counter_out[13]_ins17377  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_c0[7] ),
.I2(\ff_reg_ar_b0[7] ),
.I3(\ff_active[0] ),
.F(\counter_out[13]_31 ) 
);
defparam \counter_out[13]_ins17377 .INIT=16'hBB0F;
LUT4 \counter_out[13]_ins17378  (
.I0(\ff_reg_ar_e0[7] ),
.I1(\ff_reg_ar_a0[7] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\counter_out[13]_33 ) 
);
defparam \counter_out[13]_ins17378 .INIT=16'h5F30;
LUT4 \counter_out[13]_ins17379  (
.I0(\ff_reg_sr_a1[1] ),
.I1(\ff_reg_sr_e1[1] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[13]_35 ) 
);
defparam \counter_out[13]_ins17379 .INIT=16'hCA00;
LUT4 \counter_out[8]_ins17387  (
.I0(\ff_reg_ar_a0[2] ),
.I1(\ff_reg_ar_e0[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(\counter_out[8]_19_163 ) 
);
defparam \counter_out[8]_ins17387 .INIT=16'h0CFA;
LUT4 \counter_out[8]_ins17388  (
.I0(\ff_reg_ar_c0[2] ),
.I1(\ff_reg_ar_b0[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[8]_21_164 ) 
);
defparam \counter_out[8]_ins17388 .INIT=16'hAFC0;
LUT3 \counter_out[6]_ins17391  (
.I0(\ff_reg_ar_a0[0] ),
.I1(\ff_reg_ar_e0[0] ),
.I2(\ff_active[2] ),
.F(\counter_out[6]_27 ) 
);
defparam \counter_out[6]_ins17391 .INIT=8'h35;
LUT4 \counter_out[6]_ins17392  (
.I0(\ff_reg_ar_c0[0] ),
.I1(\ff_reg_ar_b0[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\counter_out[6]_29 ) 
);
defparam \counter_out[6]_ins17392 .INIT=16'hAFC0;
LUT3 \w_state_out[1]_ins17396  (
.I0(\ff_state_b[1]_3 ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.F(\w_state_out[1]_53 ) 
);
defparam \w_state_out[1]_ins17396 .INIT=8'h0D;
LUT3 \w_state_out[1]_ins17397  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_level_c[2]_3 ),
.F(\w_state_out[1]_55 ) 
);
defparam \w_state_out[1]_ins17397 .INIT=8'h80;
LUT2 \w_state_out[1]_ins17398  (
.I0(\ff_active[1] ),
.I1(\ff_level_b[5]_3 ),
.F(\w_state_out[1]_57 ) 
);
defparam \w_state_out[1]_ins17398 .INIT=4'h8;
LUT4 \w_state_out[0]_ins17401  (
.I0(\w_state_out[0]_117 ),
.I1(\w_state_out[0]_123 ),
.I2(\w_state_out[0]_87 ),
.I3(\w_state_out[0]_55_181 ),
.F(\w_state_out[0]_33_165 ) 
);
defparam \w_state_out[0]_ins17401 .INIT=16'hB0BB;
LUT4 \w_state_out[0]_ins17403  (
.I0(\w_state_out[0]_45 ),
.I1(\w_state_out[0]_61_182 ),
.I2(\w_state_out[0]_129 ),
.I3(ff_reg_clone_adsr_a1),
.F(\w_state_out[0]_37_166 ) 
);
defparam \w_state_out[0]_ins17403 .INIT=16'hEE0F;
LUT4 \w_state_out[0]_ins17404  (
.I0(o_15_0),
.I1(\w_state_out[0]_11 ),
.I2(\w_state_out[2]_11_96 ),
.I3(\w_state_out[1]_21_92 ),
.F(\w_state_out[0]_39_167 ) 
);
defparam \w_state_out[0]_ins17404 .INIT=16'h0100;
LUT4 \w_state_out[0]_ins17405  (
.I0(\w_state_out[0]_65_183 ),
.I1(\w_state_out[0]_25 ),
.I2(o_23_3),
.I3(ff_reg_clone_adsr_a1),
.F(\w_state_out[0]_41_168 ) 
);
defparam \w_state_out[0]_ins17405 .INIT=16'h3C5A;
LUT3 n37_ins17426 (
.I0(\ff_reg_rr_d1[1] ),
.I1(\ff_active[1] ),
.I2(n37_57_184),
.F(n37_45_185) 
);
defparam n37_ins17426.INIT=8'h3D;
LUT4 n37_ins17427 (
.I0(\counter_out[7] ),
.I1(n37_97_186),
.I2(\w_state_out[2]_11_96 ),
.I3(ff_reg_clone_adsr_a1),
.F(n37_47_169) 
);
defparam n37_ins17427.INIT=16'h0503;
LUT3 n37_ins17428 (
.I0(\ff_reg_sr_b1[0] ),
.I1(\ff_reg_sr_c1[0] ),
.I2(\ff_active[0] ),
.F(n37_49_170) 
);
defparam n37_ins17428.INIT=8'hCA;
LUT4 n37_ins17431 (
.I0(o),
.I1(\ff_reg_dr_d1[0] ),
.I2(\ff_reg_dr_b1[0] ),
.I3(o_603),
.F(n37_55_172) 
);
defparam n37_ins17431.INIT=16'h0777;
LUT3 \counter_out[19]_ins17433  (
.I0(\ff_reg_dr_a1[7] ),
.I1(\ff_reg_dr_e1[7] ),
.I2(\ff_active[2] ),
.F(\counter_out[19]_53_187 ) 
);
defparam \counter_out[19]_ins17433 .INIT=8'h35;
LUT3 \counter_out[18]_ins17436  (
.I0(\ff_reg_sr_b0[6] ),
.I1(\ff_reg_sr_c0[6] ),
.I2(\ff_active[0] ),
.F(\counter_out[18]_53 ) 
);
defparam \counter_out[18]_ins17436 .INIT=8'hCA;
LUT4 \counter_out[17]_ins17437  (
.I0(n280),
.I1(\ff_reg_rr_c1[5] ),
.I2(\counter_out[17]_51_188 ),
.I3(\counter_out[17]_53_189 ),
.F(\counter_out[17]_45_190 ) 
);
defparam \counter_out[17]_ins17437 .INIT=16'h0700;
LUT3 \counter_out[17]_ins17438  (
.I0(\ff_reg_dr_a1[5] ),
.I1(\counter_out[17]_55_191 ),
.I2(\ff_active[1] ),
.F(\counter_out[17]_47_174 ) 
);
defparam \counter_out[17]_ins17438 .INIT=8'h35;
LUT3 \counter_out[17]_ins17439  (
.I0(\ff_reg_dr_d1[5] ),
.I1(\ff_reg_dr_e1[5] ),
.I2(\ff_active[0] ),
.F(\counter_out[17]_49_175 ) 
);
defparam \counter_out[17]_ins17439 .INIT=8'hCA;
LUT3 \counter_out[16]_ins17440  (
.I0(\ff_reg_rr_a1[4] ),
.I1(\ff_reg_rr_e1[4] ),
.I2(\ff_active[2] ),
.F(\counter_out[16]_45 ) 
);
defparam \counter_out[16]_ins17440 .INIT=8'h35;
LUT3 \counter_out[15]_ins17443  (
.I0(\ff_reg_sr_b0[3] ),
.I1(\ff_reg_sr_c0[3] ),
.I2(\ff_active[0] ),
.F(\counter_out[15]_49 ) 
);
defparam \counter_out[15]_ins17443 .INIT=8'hCA;
LUT4 \w_state_out[0]_ins17446  (
.I0(\ff_reg_sl_a1[1] ),
.I1(\ff_active[1] ),
.I2(\w_state_out[0]_67_192 ),
.I3(\counter_out[19]_45_152 ),
.F(\w_state_out[0]_43_193 ) 
);
defparam \w_state_out[0]_ins17446 .INIT=16'hC200;
LUT4 \w_state_out[0]_ins17449  (
.I0(\ff_reg_sl_a1[4] ),
.I1(\ff_active[1] ),
.I2(\w_state_out[0]_73_194 ),
.I3(\counter_out[19]_45_152 ),
.F(\w_state_out[0]_49_195 ) 
);
defparam \w_state_out[0]_ins17449 .INIT=16'hC200;
LUT4 \w_state_out[0]_ins17452  (
.I0(\w_state_out[0]_61 ),
.I1(\w_sram_a0[9] ),
.I2(\w_state_out[0]_65 ),
.I3(ff_reg_clone_adsr_a1),
.F(\w_state_out[0]_55_181 ) 
);
defparam \w_state_out[0]_ins17452 .INIT=16'h0B00;
LUT4 \w_state_out[0]_ins17454  (
.I0(\ff_reg_sl_a1[3] ),
.I1(\ff_active[1] ),
.I2(\w_state_out[0]_81_196 ),
.I3(\counter_out[19]_45_152 ),
.F(\w_state_out[0]_59_197 ) 
);
defparam \w_state_out[0]_ins17454 .INIT=16'hC200;
LUT4 \w_state_out[0]_ins17455  (
.I0(\ff_reg_sl_b0[0] ),
.I1(\ff_reg_sl_c0[0] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\w_state_out[0]_61_182 ) 
);
defparam \w_state_out[0]_ins17455 .INIT=16'hCA00;
LUT4 \w_state_out[0]_ins17457  (
.I0(\w_state_out[0]_89 ),
.I1(\w_state_out[0]_91 ),
.I2(\w_state_out[0]_93 ),
.I3(\ff_active[2] ),
.F(\w_state_out[0]_65_183 ) 
);
defparam \w_state_out[0]_ins17457 .INIT=16'h0FEE;
LUT4 n37_ins17464 (
.I0(\ff_reg_rr_c1[1] ),
.I1(\ff_reg_rr_b1[1] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n37_57_184) 
);
defparam n37_ins17464.INIT=16'hAFC0;
LUT3 \counter_out[19]_ins17468  (
.I0(\ff_reg_rr_a1[7] ),
.I1(\ff_reg_rr_e1[7] ),
.I2(\ff_active[2] ),
.F(\counter_out[19]_57 ) 
);
defparam \counter_out[19]_ins17468 .INIT=8'h35;
LUT4 \counter_out[17]_ins17470  (
.I0(\ff_reg_rr_a1[5] ),
.I1(\ff_reg_rr_e1[5] ),
.I2(\ff_active[2] ),
.I3(\w_sram_a0[9] ),
.F(\counter_out[17]_51_188 ) 
);
defparam \counter_out[17]_ins17470 .INIT=16'hCA00;
LUT4 \counter_out[17]_ins17471  (
.I0(o),
.I1(\ff_reg_rr_d1[5] ),
.I2(\ff_reg_rr_b1[5] ),
.I3(o_603),
.F(\counter_out[17]_53_189 ) 
);
defparam \counter_out[17]_ins17471 .INIT=16'h0777;
LUT3 \counter_out[17]_ins17472  (
.I0(\ff_reg_dr_b1[5] ),
.I1(\ff_reg_dr_c1[5] ),
.I2(\ff_active[0] ),
.F(\counter_out[17]_55_191 ) 
);
defparam \counter_out[17]_ins17472 .INIT=8'hCA;
LUT4 \w_state_out[0]_ins17473  (
.I0(\ff_reg_sl_b1[1] ),
.I1(\ff_reg_sl_c1[1] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_state_out[0]_67_192 ) 
);
defparam \w_state_out[0]_ins17473 .INIT=16'hC0AF;
LUT3 \w_state_out[0]_ins17474  (
.I0(\ff_reg_sl_d1[1] ),
.I1(\ff_reg_sl_e1[1] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_69_198 ) 
);
defparam \w_state_out[0]_ins17474 .INIT=8'h35;
LUT3 \w_state_out[0]_ins17475  (
.I0(\ff_reg_sl_d1[4] ),
.I1(\ff_reg_sl_e1[4] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_71_199 ) 
);
defparam \w_state_out[0]_ins17475 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17476  (
.I0(\ff_reg_sl_b1[4] ),
.I1(\ff_reg_sl_c1[4] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_state_out[0]_73_194 ) 
);
defparam \w_state_out[0]_ins17476 .INIT=16'hC0AF;
LUT3 \w_state_out[0]_ins17479  (
.I0(\ff_reg_sl_d1[3] ),
.I1(\ff_reg_sl_e1[3] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_79_200 ) 
);
defparam \w_state_out[0]_ins17479 .INIT=8'h35;
LUT4 \w_state_out[0]_ins17480  (
.I0(\ff_reg_sl_b1[3] ),
.I1(\ff_reg_sl_c1[3] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_state_out[0]_81_196 ) 
);
defparam \w_state_out[0]_ins17480 .INIT=16'hC0AF;
LUT3 \w_state_out[0]_ins17481  (
.I0(\ff_reg_sl_b1[0] ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.F(\w_state_out[0]_83_201 ) 
);
defparam \w_state_out[0]_ins17481 .INIT=8'h0E;
LUT4 \w_state_out[0]_ins17482  (
.I0(\ff_reg_sl_a1[0] ),
.I1(\ff_reg_sl_c1[0] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\w_state_out[0]_85_202 ) 
);
defparam \w_state_out[0]_ins17482 .INIT=16'h305F;
LUT4 \w_state_out[0]_ins17484  (
.I0(\ff_reg_sl_b1[2] ),
.I1(\ff_reg_sl_c1[2] ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(\w_state_out[0]_89 ) 
);
defparam \w_state_out[0]_ins17484 .INIT=16'hCA00;
LUT2 \w_state_out[0]_ins17485  (
.I0(\ff_active[1] ),
.I1(\ff_reg_sl_a1[2] ),
.F(\w_state_out[0]_91 ) 
);
defparam \w_state_out[0]_ins17485 .INIT=4'h4;
LUT3 \w_state_out[0]_ins17486  (
.I0(\ff_reg_sl_d1[2] ),
.I1(\ff_reg_sl_e1[2] ),
.I2(\ff_active[0] ),
.F(\w_state_out[0]_93 ) 
);
defparam \w_state_out[0]_ins17486 .INIT=8'h35;
LUT3 n37_ins17488 (
.I0(\ff_reg_rr_a1[0] ),
.I1(\ff_reg_rr_e1[0] ),
.I2(\ff_active[2] ),
.F(n37_67_203) 
);
defparam n37_ins17488.INIT=8'h35;
LUT3 n37_ins17490 (
.I0(\ff_reg_dr_a1[1] ),
.I1(\ff_reg_dr_e1[1] ),
.I2(\ff_active[2] ),
.F(n37_71_204) 
);
defparam n37_ins17490.INIT=8'h35;
LUT3 n37_ins17491 (
.I0(\ff_reg_dr_c1[1] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n37_73_205) 
);
defparam n37_ins17491.INIT=8'hB0;
LUT4 \counter_out[12]_ins17498  (
.I0(n37_17_72),
.I1(\w_add_value_ext[1]_9 ),
.I2(\counter_out[12]_11 ),
.I3(\w_state_out[0]_5 ),
.F(\counter_out[12]_27 ) 
);
defparam \counter_out[12]_ins17498 .INIT=16'hD555;
LUT3 \counter_out[12]_ins17499  (
.I0(\counter_out[9]_9 ),
.I1(\counter_out[12]_17 ),
.I2(\counter_out[12]_45_206 ),
.F(\counter_out[12]_29 ) 
);
defparam \counter_out[12]_ins17499 .INIT=8'h87;
MUX2_LUT5 \counter_out[12]_ins17500  (
.I0(\counter_out[12]_27 ),
.I1(\counter_out[12]_29 ),
.S0(\counter_out[18]_11_49 ),
.O(\counter_out[12]_31_41 ) 
);
MUX2_LUT5 \counter_out[11]_ins17503  (
.I0(\counter_out[11]_35 ),
.I1(\counter_out[11]_37 ),
.S0(\counter_out[18]_11_49 ),
.O(\counter_out[11]_27 ) 
);
LUT3 \counter_out[8]_ins17505  (
.I0(\counter_out[9]_17 ),
.I1(\counter_out[4]_25 ),
.I2(\counter_out[9]_19 ),
.F(\counter_out[8]_25 ) 
);
defparam \counter_out[8]_ins17505 .INIT=8'h95;
MUX2_LUT5 \counter_out[8]_ins17506  (
.I0(\counter_out[8]_35 ),
.I1(\counter_out[8]_25 ),
.S0(\counter_out[18]_11_49 ),
.O(\counter_out[8]_27 ) 
);
LUT3 \counter_out[7]_ins17508  (
.I0(\counter_out[6]_9 ),
.I1(\counter_out[6]_7_58 ),
.I2(\counter_out[7]_45 ),
.F(\counter_out[7]_27_207 ) 
);
defparam \counter_out[7]_ins17508 .INIT=8'h87;
MUX2_LUT5 \counter_out[7]_ins17509  (
.I0(\counter_out[7]_43 ),
.I1(\counter_out[7]_27_207 ),
.S0(\counter_out[18]_11_49 ),
.O(\counter_out[7]_29_42 ) 
);
LUT4 \counter_out[19]_ins17633  (
.I0(\counter_out[19]_15_74 ),
.I1(\counter_out[19]_33_154 ),
.I2(\w_state_out[2]_19 ),
.I3(\counter_out[19]_77 ),
.F(\counter_out[19]_61 ) 
);
defparam \counter_out[19]_ins17633 .INIT=16'h3F15;
LUT4 \counter_out[19]_ins17634  (
.I0(\counter_out[19]_15_74 ),
.I1(\counter_out[19]_33_154 ),
.I2(\w_state_out[2]_19 ),
.I3(n37_41),
.F(\counter_out[19]_63 ) 
);
defparam \counter_out[19]_ins17634 .INIT=16'h153F;
MUX2_LUT5 \counter_out[19]_ins17635  (
.I0(\counter_out[19]_61 ),
.I1(\counter_out[19]_63 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[19]_65 ) 
);
LUT3 \counter_out[19]_ins17636  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[19]_3 ),
.I2(\ff_counter_b[19]_3 ),
.F(\counter_out[19]_67 ) 
);
defparam \counter_out[19]_ins17636 .INIT=8'h5F;
LUT3 \counter_out[19]_ins17637  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[19]_3 ),
.I2(\ff_counter_c[19]_3 ),
.F(\counter_out[19]_69 ) 
);
defparam \counter_out[19]_ins17637 .INIT=8'h1B;
MUX2_LUT5 \counter_out[19]_ins17638  (
.I0(\counter_out[19]_67 ),
.I1(\counter_out[19]_69 ),
.S0(\ff_active[0] ),
.O(\counter_out[19]_71 ) 
);
LUT4 \counter_out[18]_ins17639  (
.I0(\w_state_out[2]_19 ),
.I1(\counter_out[18]_25_157 ),
.I2(\counter_out[18]_41_173 ),
.I3(\counter_out[18]_77 ),
.F(\counter_out[18]_55 ) 
);
defparam \counter_out[18]_ins17639 .INIT=16'h2202;
MUX2_LUT5 \counter_out[18]_ins17641  (
.I0(\counter_out[18]_55 ),
.I1(\counter_out[18]_81 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[18]_59 ) 
);
LUT4 \counter_out[18]_ins17642  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[18]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_b[18]_3 ),
.F(\counter_out[18]_61 ) 
);
defparam \counter_out[18]_ins17642 .INIT=16'hA7F7;
LUT4 \counter_out[18]_ins17643  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[18]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_c[18]_3 ),
.F(\counter_out[18]_63 ) 
);
defparam \counter_out[18]_ins17643 .INIT=16'hAFFF;
MUX2_LUT5 \counter_out[18]_ins17644  (
.I0(\counter_out[18]_61 ),
.I1(\counter_out[18]_63 ),
.S0(\ff_active[0] ),
.O(\counter_out[18]_65 ) 
);
LUT3 \counter_out[17]_ins17645  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[17]_3 ),
.I2(\ff_counter_b[17]_3 ),
.F(\counter_out[17]_57_208 ) 
);
defparam \counter_out[17]_ins17645 .INIT=8'h5F;
LUT3 \counter_out[17]_ins17646  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[17]_3 ),
.I2(\ff_counter_c[17]_3 ),
.F(\counter_out[17]_59 ) 
);
defparam \counter_out[17]_ins17646 .INIT=8'h1B;
MUX2_LUT5 \counter_out[17]_ins17647  (
.I0(\counter_out[17]_57_208 ),
.I1(\counter_out[17]_59 ),
.S0(\ff_active[0] ),
.O(\counter_out[17]_61 ) 
);
MUX2_LUT5 \counter_out[16]_ins17650  (
.I0(\counter_out[16]_81 ),
.I1(\counter_out[16]_79 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[16]_53 ) 
);
LUT3 \counter_out[16]_ins17651  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[16]_3 ),
.I2(\ff_counter_b[16]_3 ),
.F(\counter_out[16]_55 ) 
);
defparam \counter_out[16]_ins17651 .INIT=8'h5F;
LUT3 \counter_out[16]_ins17652  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[16]_3 ),
.I2(\ff_counter_c[16]_3 ),
.F(\counter_out[16]_57 ) 
);
defparam \counter_out[16]_ins17652 .INIT=8'h1B;
MUX2_LUT5 \counter_out[16]_ins17653  (
.I0(\counter_out[16]_55 ),
.I1(\counter_out[16]_57 ),
.S0(\ff_active[0] ),
.O(\counter_out[16]_59 ) 
);
LUT4 \counter_out[15]_ins17654  (
.I0(\w_state_out[2]_19 ),
.I1(\counter_out[18]_25_157 ),
.I2(\counter_out[15]_79 ),
.I3(\counter_out[15]_35_177 ),
.F(\counter_out[15]_51 ) 
);
defparam \counter_out[15]_ins17654 .INIT=16'h2220;
MUX2_LUT5 \counter_out[15]_ins17656  (
.I0(\counter_out[15]_51 ),
.I1(\counter_out[15]_81 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[15]_55 ) 
);
LUT3 \counter_out[15]_ins17657  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[15]_3 ),
.I2(\ff_counter_b[15]_3 ),
.F(\counter_out[15]_57 ) 
);
defparam \counter_out[15]_ins17657 .INIT=8'h5F;
LUT3 \counter_out[15]_ins17658  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[15]_3 ),
.I2(\ff_counter_c[15]_3 ),
.F(\counter_out[15]_59 ) 
);
defparam \counter_out[15]_ins17658 .INIT=8'h1B;
MUX2_LUT5 \counter_out[15]_ins17659  (
.I0(\counter_out[15]_57 ),
.I1(\counter_out[15]_59 ),
.S0(\ff_active[0] ),
.O(\counter_out[15]_61 ) 
);
LUT4 \counter_out[14]_ins17660  (
.I0(\w_state_out[2]_19 ),
.I1(\counter_out[18]_25_157 ),
.I2(\counter_out[14]_77 ),
.I3(\counter_out[14]_35_179 ),
.F(\counter_out[14]_49_209 ) 
);
defparam \counter_out[14]_ins17660 .INIT=16'h2220;
MUX2_LUT5 \counter_out[14]_ins17662  (
.I0(\counter_out[14]_49_209 ),
.I1(\counter_out[14]_81 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[14]_53 ) 
);
LUT4 \counter_out[14]_ins17663  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[14]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_b[14]_3 ),
.F(\counter_out[14]_55 ) 
);
defparam \counter_out[14]_ins17663 .INIT=16'hA7F7;
LUT4 \counter_out[14]_ins17664  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[14]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_c[14]_3 ),
.F(\counter_out[14]_57 ) 
);
defparam \counter_out[14]_ins17664 .INIT=16'hAFFF;
MUX2_LUT5 \counter_out[14]_ins17665  (
.I0(\counter_out[14]_55 ),
.I1(\counter_out[14]_57 ),
.S0(\ff_active[0] ),
.O(\counter_out[14]_59 ) 
);
LUT4 \counter_out[13]_ins17666  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[13]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_b[13]_3 ),
.F(\counter_out[13]_41 ) 
);
defparam \counter_out[13]_ins17666 .INIT=16'hA7F7;
LUT4 \counter_out[13]_ins17667  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[13]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_c[13]_3 ),
.F(\counter_out[13]_43 ) 
);
defparam \counter_out[13]_ins17667 .INIT=16'hAFFF;
MUX2_LUT5 \counter_out[13]_ins17668  (
.I0(\counter_out[13]_41 ),
.I1(\counter_out[13]_43 ),
.S0(\ff_active[0] ),
.O(\counter_out[13]_45 ) 
);
LUT4 \counter_out[12]_ins17669  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[12]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_b[12]_3 ),
.F(\counter_out[12]_33_210 ) 
);
defparam \counter_out[12]_ins17669 .INIT=16'hA7F7;
LUT4 \counter_out[12]_ins17670  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[12]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_c[12]_3 ),
.F(\counter_out[12]_35_211 ) 
);
defparam \counter_out[12]_ins17670 .INIT=16'hAFFF;
MUX2_LUT5 \counter_out[12]_ins17671  (
.I0(\counter_out[12]_33_210 ),
.I1(\counter_out[12]_35_211 ),
.S0(\ff_active[0] ),
.O(\counter_out[12]_37_212 ) 
);
LUT3 \counter_out[10]_ins17672  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[10]_3 ),
.I2(\ff_counter_b[10]_3 ),
.F(\counter_out[10]_25 ) 
);
defparam \counter_out[10]_ins17672 .INIT=8'h5F;
LUT3 \counter_out[10]_ins17673  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[10]_3 ),
.I2(\ff_counter_c[10]_3 ),
.F(\counter_out[10]_27 ) 
);
defparam \counter_out[10]_ins17673 .INIT=8'h1B;
MUX2_LUT5 \counter_out[10]_ins17674  (
.I0(\counter_out[10]_25 ),
.I1(\counter_out[10]_27 ),
.S0(\ff_active[0] ),
.O(\counter_out[10]_29_87 ) 
);
LUT3 \counter_out[9]_ins17675  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[9]_3 ),
.I2(\ff_counter_b[9]_3 ),
.F(\counter_out[9]_35 ) 
);
defparam \counter_out[9]_ins17675 .INIT=8'h5F;
LUT3 \counter_out[9]_ins17676  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[9]_3 ),
.I2(\ff_counter_c[9]_3 ),
.F(\counter_out[9]_37 ) 
);
defparam \counter_out[9]_ins17676 .INIT=8'h1B;
MUX2_LUT5 \counter_out[9]_ins17677  (
.I0(\counter_out[9]_35 ),
.I1(\counter_out[9]_37 ),
.S0(\ff_active[0] ),
.O(\counter_out[9]_39 ) 
);
LUT4 \counter_out[7]_ins17678  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[7]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_b[7]_3 ),
.F(\counter_out[7]_31_213 ) 
);
defparam \counter_out[7]_ins17678 .INIT=16'hA7F7;
LUT4 \counter_out[7]_ins17679  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[7]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_c[7]_3 ),
.F(\counter_out[7]_33_214 ) 
);
defparam \counter_out[7]_ins17679 .INIT=16'hAFFF;
MUX2_LUT5 \counter_out[7]_ins17680  (
.I0(\counter_out[7]_31_213 ),
.I1(\counter_out[7]_33_214 ),
.S0(\ff_active[0] ),
.O(\counter_out[7]_35_215 ) 
);
LUT3 \counter_out[6]_ins17681  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[6]_3 ),
.I2(\ff_counter_b[6]_3 ),
.F(\counter_out[6]_31 ) 
);
defparam \counter_out[6]_ins17681 .INIT=8'h5F;
LUT3 \counter_out[6]_ins17682  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[6]_3 ),
.I2(\ff_counter_c[6]_3 ),
.F(\counter_out[6]_33 ) 
);
defparam \counter_out[6]_ins17682 .INIT=8'h1B;
MUX2_LUT5 \counter_out[6]_ins17683  (
.I0(\counter_out[6]_31 ),
.I1(\counter_out[6]_33 ),
.S0(\ff_active[0] ),
.O(\counter_out[6]_35 ) 
);
LUT3 \w_state_out[1]_ins17687  (
.I0(o_15_0),
.I1(\w_state_out[2]_11_96 ),
.I2(\w_state_out[1]_33 ),
.F(\w_state_out[1]_59 ) 
);
defparam \w_state_out[1]_ins17687 .INIT=8'h20;
LUT4 \w_state_out[1]_ins17688  (
.I0(o_15_0),
.I1(\w_state_out[2]_11_96 ),
.I2(\w_state_out[1]_33 ),
.I3(\w_state_out[1]_29 ),
.F(\w_state_out[1]_61 ) 
);
defparam \w_state_out[1]_ins17688 .INIT=16'h2220;
MUX2_LUT5 \w_state_out[1]_ins17689  (
.I0(\w_state_out[1]_59 ),
.I1(\w_state_out[1]_61 ),
.S0(\w_state_out[1]_31 ),
.O(\w_state_out[1]_63 ) 
);
LUT3 \counter_out[0]_ins17696  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[0]_3 ),
.I2(\ff_counter_b[0]_3 ),
.F(\counter_out[0]_15_216 ) 
);
defparam \counter_out[0]_ins17696 .INIT=8'h5F;
LUT3 \counter_out[0]_ins17697  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[0]_3 ),
.I2(\ff_counter_c[0]_3 ),
.F(\counter_out[0]_17_217 ) 
);
defparam \counter_out[0]_ins17697 .INIT=8'h1B;
MUX2_LUT5 \counter_out[0]_ins17698  (
.I0(\counter_out[0]_15_216 ),
.I1(\counter_out[0]_17_217 ),
.S0(\ff_active[0] ),
.O(\counter_out[0]_19_98 ) 
);
LUT3 \counter_out[1]_ins17699  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[1]_3 ),
.I2(\ff_counter_b[1]_3 ),
.F(\counter_out[1]_15_218 ) 
);
defparam \counter_out[1]_ins17699 .INIT=8'h5F;
LUT3 \counter_out[1]_ins17700  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[1]_3 ),
.I2(\ff_counter_c[1]_3 ),
.F(\counter_out[1]_17_219 ) 
);
defparam \counter_out[1]_ins17700 .INIT=8'h1B;
MUX2_LUT5 \counter_out[1]_ins17701  (
.I0(\counter_out[1]_15_218 ),
.I1(\counter_out[1]_17_219 ),
.S0(\ff_active[0] ),
.O(\counter_out[1]_19_101 ) 
);
LUT3 \counter_out[2]_ins17702  (
.I0(\ff_active[1] ),
.I1(\ff_counter_d[2]_3 ),
.I2(\ff_active[2] ),
.F(\counter_out[2]_17 ) 
);
defparam \counter_out[2]_ins17702 .INIT=8'h40;
LUT4 \counter_out[2]_ins17703  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_counter_e[2]_3 ),
.I3(\ff_counter_a[2]_3 ),
.F(\counter_out[2]_19 ) 
);
defparam \counter_out[2]_ins17703 .INIT=16'h5140;
MUX2_LUT5 \counter_out[2]_ins17704  (
.I0(\counter_out[2]_17 ),
.I1(\counter_out[2]_19 ),
.S0(\ff_active[0] ),
.O(\counter_out[2]_21 ) 
);
LUT3 \counter_out[3]_ins17705  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[3]_3 ),
.I2(\ff_counter_b[3]_3 ),
.F(\counter_out[3]_17 ) 
);
defparam \counter_out[3]_ins17705 .INIT=8'h5F;
LUT3 \counter_out[3]_ins17706  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[3]_3 ),
.I2(\ff_counter_c[3]_3 ),
.F(\counter_out[3]_19 ) 
);
defparam \counter_out[3]_ins17706 .INIT=8'h1B;
MUX2_LUT5 \counter_out[3]_ins17707  (
.I0(\counter_out[3]_17 ),
.I1(\counter_out[3]_19 ),
.S0(\ff_active[0] ),
.O(\counter_out[3]_21 ) 
);
LUT3 \counter_out[4]_ins17708  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[4]_3 ),
.I2(\ff_counter_b[4]_3 ),
.F(\counter_out[4]_17_220 ) 
);
defparam \counter_out[4]_ins17708 .INIT=8'h5F;
LUT3 \counter_out[4]_ins17709  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[4]_3 ),
.I2(\ff_counter_c[4]_3 ),
.F(\counter_out[4]_19_221 ) 
);
defparam \counter_out[4]_ins17709 .INIT=8'h1B;
MUX2_LUT5 \counter_out[4]_ins17710  (
.I0(\counter_out[4]_17_220 ),
.I1(\counter_out[4]_19_221 ),
.S0(\ff_active[0] ),
.O(\counter_out[4]_21 ) 
);
LUT4 \counter_out[5]_ins17711  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[5]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_b[5]_3 ),
.F(\counter_out[5]_15 ) 
);
defparam \counter_out[5]_ins17711 .INIT=16'hA7F7;
LUT4 \counter_out[5]_ins17712  (
.I0(\ff_active[2] ),
.I1(\ff_counter_d[5]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_counter_c[5]_3 ),
.F(\counter_out[5]_17_222 ) 
);
defparam \counter_out[5]_ins17712 .INIT=16'hAFFF;
MUX2_LUT5 \counter_out[5]_ins17713  (
.I0(\counter_out[5]_15 ),
.I1(\counter_out[5]_17_222 ),
.S0(\ff_active[0] ),
.O(\counter_out[5]_19_223 ) 
);
LUT4 \counter_out[18]_ins17777  (
.I0(\counter_out[18]_43 ),
.I1(\ff_reg_sr_d1[6] ),
.I2(\w_sram_a0[9] ),
.I3(\ff_reg_sr_a1[6] ),
.F(\counter_out[18]_67 ) 
);
defparam \counter_out[18]_ins17777 .INIT=16'hFAAA;
LUT4 \counter_out[18]_ins17778  (
.I0(\counter_out[18]_43 ),
.I1(\ff_reg_sr_d1[6] ),
.I2(\w_sram_a0[9] ),
.I3(\ff_reg_sr_e1[6] ),
.F(\counter_out[18]_69 ) 
);
defparam \counter_out[18]_ins17778 .INIT=16'hF888;
MUX2_LUT5 \counter_out[18]_ins17779  (
.I0(\counter_out[18]_67 ),
.I1(\counter_out[18]_69 ),
.S0(\ff_active[2] ),
.O(\counter_out[18]_71 ) 
);
LUT3 \counter_out[17]_ins17780  (
.I0(\w_state_out[2]_7 ),
.I1(\w_state_out[1]_7_61 ),
.I2(\counter_out[17]_45_190 ),
.F(\counter_out[17]_63 ) 
);
defparam \counter_out[17]_ins17780 .INIT=8'h02;
LUT3 \counter_out[17]_ins17781  (
.I0(\w_state_out[2]_7 ),
.I1(\w_state_out[1]_7_61 ),
.I2(\counter_out[17] ),
.F(\counter_out[17]_65 ) 
);
defparam \counter_out[17]_ins17781 .INIT=8'h02;
MUX2_LUT5 \counter_out[17]_ins17782  (
.I0(\counter_out[17]_63 ),
.I1(\counter_out[17]_65 ),
.S0(ff_reg_clone_adsr_a1),
.O(\counter_out[17]_67 ) 
);
LUT3 \counter_out[16]_ins17783  (
.I0(\ff_active[1] ),
.I1(\ff_reg_dr_b1[4] ),
.I2(\ff_reg_dr_d1[4] ),
.F(\counter_out[16]_61 ) 
);
defparam \counter_out[16]_ins17783 .INIT=8'h27;
LUT3 \counter_out[16]_ins17784  (
.I0(\ff_reg_dr_c1[4] ),
.I1(\counter_out[16]_33 ),
.I2(\ff_active[1] ),
.F(\counter_out[16]_63 ) 
);
defparam \counter_out[16]_ins17784 .INIT=8'h5C;
MUX2_LUT5 \counter_out[16]_ins17785  (
.I0(\counter_out[16]_61 ),
.I1(\counter_out[16]_63 ),
.S0(\ff_active[0] ),
.O(\counter_out[16]_65 ) 
);
LUT3 \counter_out[16]_ins17786  (
.I0(\ff_active[1] ),
.I1(\ff_reg_sr_b1[4] ),
.I2(\ff_reg_sr_d1[4] ),
.F(\counter_out[16]_67 ) 
);
defparam \counter_out[16]_ins17786 .INIT=8'h27;
LUT3 \counter_out[16]_ins17787  (
.I0(\ff_reg_sr_c1[4] ),
.I1(\counter_out[16]_37 ),
.I2(\ff_active[1] ),
.F(\counter_out[16]_69 ) 
);
defparam \counter_out[16]_ins17787 .INIT=8'h5C;
MUX2_LUT5 \counter_out[16]_ins17788  (
.I0(\counter_out[16]_67 ),
.I1(\counter_out[16]_69 ),
.S0(\ff_active[0] ),
.O(\counter_out[16]_71 ) 
);
LUT3 \counter_out[15]_ins17789  (
.I0(\ff_active[1] ),
.I1(\ff_reg_dr_d1[3] ),
.I2(\ff_reg_dr_b1[3] ),
.F(\counter_out[15]_63 ) 
);
defparam \counter_out[15]_ins17789 .INIT=8'h1B;
LUT3 \counter_out[15]_ins17790  (
.I0(\counter_out[15]_31_176 ),
.I1(\ff_reg_dr_c1[3] ),
.I2(\ff_active[1] ),
.F(\counter_out[15]_65 ) 
);
defparam \counter_out[15]_ins17790 .INIT=8'h3A;
MUX2_LUT5 \counter_out[15]_ins17791  (
.I0(\counter_out[15]_63 ),
.I1(\counter_out[15]_65 ),
.S0(\ff_active[0] ),
.O(\counter_out[15]_67 ) 
);
LUT3 \counter_out[15]_ins17792  (
.I0(\ff_active[1] ),
.I1(\ff_reg_sr_b1[3] ),
.I2(\ff_reg_sr_d1[3] ),
.F(\counter_out[15]_69 ) 
);
defparam \counter_out[15]_ins17792 .INIT=8'h27;
LUT3 \counter_out[15]_ins17793  (
.I0(\counter_out[15]_39_178 ),
.I1(\ff_reg_sr_c1[3] ),
.I2(\ff_active[1] ),
.F(\counter_out[15]_71 ) 
);
defparam \counter_out[15]_ins17793 .INIT=8'h3A;
MUX2_LUT5 \counter_out[15]_ins17794  (
.I0(\counter_out[15]_69 ),
.I1(\counter_out[15]_71 ),
.S0(\ff_active[0] ),
.O(\counter_out[15]_73 ) 
);
LUT3 \counter_out[14]_ins17795  (
.I0(\ff_active[1] ),
.I1(\ff_reg_dr_b1[2] ),
.I2(\ff_reg_dr_d1[2] ),
.F(\counter_out[14]_61 ) 
);
defparam \counter_out[14]_ins17795 .INIT=8'h27;
LUT3 \counter_out[14]_ins17796  (
.I0(\ff_reg_dr_c1[2] ),
.I1(\counter_out[14]_31 ),
.I2(\ff_active[1] ),
.F(\counter_out[14]_63 ) 
);
defparam \counter_out[14]_ins17796 .INIT=8'h5C;
MUX2_LUT5 \counter_out[14]_ins17797  (
.I0(\counter_out[14]_61 ),
.I1(\counter_out[14]_63 ),
.S0(\ff_active[0] ),
.O(\counter_out[14]_65 ) 
);
LUT3 \counter_out[14]_ins17798  (
.I0(\ff_active[1] ),
.I1(\ff_reg_sr_b1[2] ),
.I2(\ff_reg_sr_d1[2] ),
.F(\counter_out[14]_67 ) 
);
defparam \counter_out[14]_ins17798 .INIT=8'h27;
LUT3 \counter_out[14]_ins17799  (
.I0(\ff_reg_sr_c1[2] ),
.I1(\counter_out[14]_39_180 ),
.I2(\ff_active[1] ),
.F(\counter_out[14]_69 ) 
);
defparam \counter_out[14]_ins17799 .INIT=8'h5C;
MUX2_LUT5 \counter_out[14]_ins17800  (
.I0(\counter_out[14]_67 ),
.I1(\counter_out[14]_69 ),
.S0(\ff_active[0] ),
.O(\counter_out[14]_71 ) 
);
LUT3 \counter_out[13]_ins17801  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_b1[7] ),
.I2(\ff_active[1] ),
.F(\counter_out[13]_47 ) 
);
defparam \counter_out[13]_ins17801 .INIT=8'h40;
LUT4 \counter_out[13]_ins17802  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_ar_a1[7] ),
.I3(\ff_reg_ar_c1[7] ),
.F(\counter_out[13]_49 ) 
);
defparam \counter_out[13]_ins17802 .INIT=16'h5410;
MUX2_LUT5 \counter_out[13]_ins17803  (
.I0(\counter_out[13]_47 ),
.I1(\counter_out[13]_49 ),
.S0(\ff_active[0] ),
.O(\counter_out[13]_51 ) 
);
LUT3 \counter_out[12]_ins17804  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_b1[6] ),
.I2(\ff_active[1] ),
.F(\counter_out[12]_39_224 ) 
);
defparam \counter_out[12]_ins17804 .INIT=8'h40;
LUT4 \counter_out[12]_ins17805  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_ar_a1[6] ),
.I3(\ff_reg_ar_c1[6] ),
.F(\counter_out[12]_41_225 ) 
);
defparam \counter_out[12]_ins17805 .INIT=16'h5410;
MUX2_LUT5 \counter_out[12]_ins17806  (
.I0(\counter_out[12]_39_224 ),
.I1(\counter_out[12]_41_225 ),
.S0(\ff_active[0] ),
.O(\counter_out[12]_43_126 ) 
);
LUT3 \counter_out[11]_ins17807  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_b1[5] ),
.I2(\ff_active[1] ),
.F(\counter_out[11]_29 ) 
);
defparam \counter_out[11]_ins17807 .INIT=8'h40;
LUT4 \counter_out[11]_ins17808  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_ar_a1[5] ),
.I3(\ff_reg_ar_c1[5] ),
.F(\counter_out[11]_31 ) 
);
defparam \counter_out[11]_ins17808 .INIT=16'h5410;
MUX2_LUT5 \counter_out[11]_ins17809  (
.I0(\counter_out[11]_29 ),
.I1(\counter_out[11]_31 ),
.S0(\ff_active[0] ),
.O(\counter_out[11]_33 ) 
);
LUT3 \counter_out[10]_ins17810  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_b1[4] ),
.I2(\ff_active[1] ),
.F(\counter_out[10]_31_226 ) 
);
defparam \counter_out[10]_ins17810 .INIT=8'h40;
LUT4 \counter_out[10]_ins17811  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_ar_a1[4] ),
.I3(\ff_reg_ar_c1[4] ),
.F(\counter_out[10]_33_227 ) 
);
defparam \counter_out[10]_ins17811 .INIT=16'h5410;
MUX2_LUT5 \counter_out[10]_ins17812  (
.I0(\counter_out[10]_31_226 ),
.I1(\counter_out[10]_33_227 ),
.S0(\ff_active[0] ),
.O(\counter_out[10]_35_130 ) 
);
LUT3 \counter_out[9]_ins17813  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_b1[3] ),
.I2(\ff_active[1] ),
.F(\counter_out[9]_41 ) 
);
defparam \counter_out[9]_ins17813 .INIT=8'h40;
LUT4 \counter_out[9]_ins17814  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_ar_a1[3] ),
.I3(\ff_reg_ar_c1[3] ),
.F(\counter_out[9]_43 ) 
);
defparam \counter_out[9]_ins17814 .INIT=16'h5410;
MUX2_LUT5 \counter_out[9]_ins17815  (
.I0(\counter_out[9]_41 ),
.I1(\counter_out[9]_43 ),
.S0(\ff_active[0] ),
.O(\counter_out[9]_45 ) 
);
LUT3 \counter_out[9]_ins17816  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[8]_3 ),
.I2(\ff_counter_b[8]_3 ),
.F(\counter_out[9]_47 ) 
);
defparam \counter_out[9]_ins17816 .INIT=8'h5F;
LUT3 \counter_out[9]_ins17817  (
.I0(\ff_active[1] ),
.I1(\ff_counter_a[8]_3 ),
.I2(\ff_counter_c[8]_3 ),
.F(\counter_out[9]_49 ) 
);
defparam \counter_out[9]_ins17817 .INIT=8'h1B;
MUX2_LUT5 \counter_out[9]_ins17818  (
.I0(\counter_out[9]_47 ),
.I1(\counter_out[9]_49 ),
.S0(\ff_active[0] ),
.O(\counter_out[9]_51 ) 
);
LUT3 \counter_out[8]_ins17819  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_b1[2] ),
.I2(\ff_active[1] ),
.F(\counter_out[8]_29 ) 
);
defparam \counter_out[8]_ins17819 .INIT=8'h40;
LUT4 \counter_out[8]_ins17820  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_ar_a1[2] ),
.I3(\ff_reg_ar_c1[2] ),
.F(\counter_out[8]_31 ) 
);
defparam \counter_out[8]_ins17820 .INIT=16'h5410;
MUX2_LUT5 \counter_out[8]_ins17821  (
.I0(\counter_out[8]_29 ),
.I1(\counter_out[8]_31 ),
.S0(\ff_active[0] ),
.O(\counter_out[8]_33 ) 
);
LUT3 \counter_out[7]_ins17822  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_b1[1] ),
.I2(\ff_active[1] ),
.F(\counter_out[7]_37_228 ) 
);
defparam \counter_out[7]_ins17822 .INIT=8'h40;
LUT4 \counter_out[7]_ins17823  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_ar_a1[1] ),
.I3(\ff_reg_ar_c1[1] ),
.F(\counter_out[7]_39 ) 
);
defparam \counter_out[7]_ins17823 .INIT=16'h5410;
MUX2_LUT5 \counter_out[7]_ins17824  (
.I0(\counter_out[7]_37_228 ),
.I1(\counter_out[7]_39 ),
.S0(\ff_active[0] ),
.O(\counter_out[7]_41 ) 
);
LUT3 \counter_out[6]_ins17825  (
.I0(\ff_active[2] ),
.I1(\ff_reg_ar_b1[0] ),
.I2(\ff_active[1] ),
.F(\counter_out[6]_37 ) 
);
defparam \counter_out[6]_ins17825 .INIT=8'h40;
LUT4 \counter_out[6]_ins17826  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_ar_a1[0] ),
.I3(\ff_reg_ar_c1[0] ),
.F(\counter_out[6]_39 ) 
);
defparam \counter_out[6]_ins17826 .INIT=16'h5410;
MUX2_LUT5 \counter_out[6]_ins17827  (
.I0(\counter_out[6]_37 ),
.I1(\counter_out[6]_39 ),
.S0(\ff_active[0] ),
.O(\counter_out[6]_41 ) 
);
LUT4 n37_ins17831 (
.I0(n37_45_185),
.I1(ff_reg_clone_adsr_a1),
.I2(\w_sram_a0[9] ),
.I3(\ff_reg_rr_a1[1] ),
.F(n37_75_229) 
);
defparam n37_ins17831.INIT=16'h0222;
LUT4 n37_ins17832 (
.I0(n37_45_185),
.I1(ff_reg_clone_adsr_a1),
.I2(\w_sram_a0[9] ),
.I3(\ff_reg_rr_e1[1] ),
.F(n37_77_230) 
);
defparam n37_ins17832.INIT=16'h0222;
MUX2_LUT5 n37_ins17833 (
.I0(n37_75_229),
.I1(n37_77_230),
.S0(\ff_active[2] ),
.O(n37_79_144) 
);
LUT3 n37_ins17834 (
.I0(\w_state_out[1]_9_62 ),
.I1(\w_state_out[2]_9_95 ),
.I2(n37_103_231),
.F(n37_81_232) 
);
defparam n37_ins17834.INIT=8'hB0;
LUT3 n37_ins17835 (
.I0(\w_state_out[1]_9_62 ),
.I1(\w_state_out[2]_9_95 ),
.I2(\counter_out[12] ),
.F(n37_83_233) 
);
defparam n37_ins17835.INIT=8'h0B;
MUX2_LUT5 n37_ins17836 (
.I0(n37_81_232),
.I1(n37_83_233),
.S0(ff_reg_clone_adsr_a1),
.O(n37_85_148) 
);
LUT3 \counter_out[19]_ins17837  (
.I0(\ff_active[1] ),
.I1(\ff_reg_dr_b1[7] ),
.I2(\ff_reg_dr_d1[7] ),
.F(\counter_out[19]_73 ) 
);
defparam \counter_out[19]_ins17837 .INIT=8'h27;
LUT3 \counter_out[19]_ins17838  (
.I0(\ff_reg_dr_c1[7] ),
.I1(\counter_out[19]_53_187 ),
.I2(\ff_active[1] ),
.F(\counter_out[19]_75 ) 
);
defparam \counter_out[19]_ins17838 .INIT=8'h5C;
MUX2_LUT5 \counter_out[19]_ins17839  (
.I0(\counter_out[19]_73 ),
.I1(\counter_out[19]_75 ),
.S0(\ff_active[0] ),
.O(\counter_out[19]_77 ) 
);
LUT3 \counter_out[18]_ins17840  (
.I0(\ff_active[2] ),
.I1(\ff_reg_rr_e1[6] ),
.I2(\ff_active[0] ),
.F(\counter_out[18]_73 ) 
);
defparam \counter_out[18]_ins17840 .INIT=8'h80;
LUT4 \counter_out[18]_ins17841  (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_reg_rr_c1[6] ),
.I3(\ff_reg_rr_b1[6] ),
.F(\counter_out[18]_75 ) 
);
defparam \counter_out[18]_ins17841 .INIT=16'h5140;
MUX2_LUT5 \counter_out[18]_ins17842  (
.I0(\counter_out[18]_73 ),
.I1(\counter_out[18]_75 ),
.S0(\ff_active[1] ),
.O(\counter_out[18]_77 ) 
);
LUT3 \counter_out[16]_ins17843  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_b1[4] ),
.I2(\ff_reg_rr_d1[4] ),
.F(\counter_out[16]_73 ) 
);
defparam \counter_out[16]_ins17843 .INIT=8'h27;
LUT3 \counter_out[16]_ins17844  (
.I0(\ff_reg_rr_c1[4] ),
.I1(\counter_out[16]_45 ),
.I2(\ff_active[1] ),
.F(\counter_out[16]_75 ) 
);
defparam \counter_out[16]_ins17844 .INIT=8'h5C;
MUX2_LUT5 \counter_out[16]_ins17845  (
.I0(\counter_out[16]_73 ),
.I1(\counter_out[16]_75 ),
.S0(\ff_active[0] ),
.O(\counter_out[16]_77 ) 
);
LUT3 \counter_out[15]_ins17846  (
.I0(\ff_active[2] ),
.I1(\ff_reg_rr_b1[3] ),
.I2(\ff_active[1] ),
.F(\counter_out[15]_75 ) 
);
defparam \counter_out[15]_ins17846 .INIT=8'h40;
LUT4 \counter_out[15]_ins17847  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_rr_c1[3] ),
.I3(\ff_reg_rr_a1[3] ),
.F(\counter_out[15]_77 ) 
);
defparam \counter_out[15]_ins17847 .INIT=16'h5140;
MUX2_LUT5 \counter_out[15]_ins17848  (
.I0(\counter_out[15]_75 ),
.I1(\counter_out[15]_77 ),
.S0(\ff_active[0] ),
.O(\counter_out[15]_79 ) 
);
LUT3 \counter_out[14]_ins17849  (
.I0(\ff_active[2] ),
.I1(\ff_reg_rr_b1[2] ),
.I2(\ff_active[1] ),
.F(\counter_out[14]_73 ) 
);
defparam \counter_out[14]_ins17849 .INIT=8'h40;
LUT4 \counter_out[14]_ins17850  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_rr_c1[2] ),
.I3(\ff_reg_rr_a1[2] ),
.F(\counter_out[14]_75 ) 
);
defparam \counter_out[14]_ins17850 .INIT=16'h5140;
MUX2_LUT5 \counter_out[14]_ins17851  (
.I0(\counter_out[14]_73 ),
.I1(\counter_out[14]_75 ),
.S0(\ff_active[0] ),
.O(\counter_out[14]_77 ) 
);
LUT3 \counter_out[13]_ins17852  (
.I0(\ff_active[1] ),
.I1(\ff_reg_sr_d1[1] ),
.I2(\ff_reg_sr_b1[1] ),
.F(\counter_out[13]_53 ) 
);
defparam \counter_out[13]_ins17852 .INIT=8'h1B;
LUT3 \counter_out[13]_ins17853  (
.I0(\ff_active[1] ),
.I1(\ff_reg_sr_d1[1] ),
.I2(\ff_reg_sr_c1[1] ),
.F(\counter_out[13]_55 ) 
);
defparam \counter_out[13]_ins17853 .INIT=8'h5F;
MUX2_LUT5 \counter_out[13]_ins17854  (
.I0(\counter_out[13]_53 ),
.I1(\counter_out[13]_55 ),
.S0(\ff_active[0] ),
.O(\counter_out[13]_57 ) 
);
LUT4 \w_state_out[0]_ins17855  (
.I0(\w_state_out[0]_43_193 ),
.I1(\w_state_out[0]_59 ),
.I2(\w_sram_a0[7] ),
.I3(\w_state_out[0]_69_198 ),
.F(\w_state_out[0]_95 ) 
);
defparam \w_state_out[0]_ins17855 .INIT=16'h5505;
LUT4 \w_state_out[0]_ins17856  (
.I0(\w_state_out[0]_43_193 ),
.I1(\w_state_out[0]_59 ),
.I2(\w_sram_a0[7] ),
.I3(\w_state_out[0]_57 ),
.F(\w_state_out[0]_97 ) 
);
defparam \w_state_out[0]_ins17856 .INIT=16'h1101;
MUX2_LUT5 \w_state_out[0]_ins17857  (
.I0(\w_state_out[0]_95 ),
.I1(\w_state_out[0]_97 ),
.S0(ff_reg_clone_adsr_a1),
.O(\w_state_out[0]_99 ) 
);
LUT4 \w_state_out[0]_ins17858  (
.I0(\w_state_out[0]_49_195 ),
.I1(\w_state_out[0]_49 ),
.I2(\w_sram_a0[7] ),
.I3(\w_state_out[0]_71_199 ),
.F(\w_state_out[0]_101 ) 
);
defparam \w_state_out[0]_ins17858 .INIT=16'h5505;
LUT4 \w_state_out[0]_ins17859  (
.I0(\w_state_out[0]_49_195 ),
.I1(\w_state_out[0]_49 ),
.I2(\w_sram_a0[7] ),
.I3(\w_state_out[0]_47 ),
.F(\w_state_out[0]_103 ) 
);
defparam \w_state_out[0]_ins17859 .INIT=16'h1101;
MUX2_LUT5 \w_state_out[0]_ins17860  (
.I0(\w_state_out[0]_101 ),
.I1(\w_state_out[0]_103 ),
.S0(ff_reg_clone_adsr_a1),
.O(\w_state_out[0]_105 ) 
);
LUT4 \w_state_out[0]_ins17861  (
.I0(\w_state_out[0]_59_197 ),
.I1(\w_state_out[0]_41 ),
.I2(\w_sram_a0[7] ),
.I3(\w_state_out[0]_79_200 ),
.F(\w_state_out[0]_107 ) 
);
defparam \w_state_out[0]_ins17861 .INIT=16'h5505;
LUT4 \w_state_out[0]_ins17862  (
.I0(\w_state_out[0]_59_197 ),
.I1(\w_state_out[0]_41 ),
.I2(\w_sram_a0[7] ),
.I3(\w_state_out[0]_39 ),
.F(\w_state_out[0]_109 ) 
);
defparam \w_state_out[0]_ins17862 .INIT=16'h1101;
MUX2_LUT5 \w_state_out[0]_ins17863  (
.I0(\w_state_out[0]_107 ),
.I1(\w_state_out[0]_109 ),
.S0(ff_reg_clone_adsr_a1),
.O(\w_state_out[0]_111 ) 
);
LUT4 n37_ins17864 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_reg_dr_a1[0] ),
.I3(\ff_reg_dr_c1[0] ),
.F(n37_87_234) 
);
defparam n37_ins17864.INIT=16'hA820;
LUT3 n37_ins17865 (
.I0(\ff_active[0] ),
.I1(\ff_reg_dr_e1[0] ),
.I2(\ff_active[1] ),
.F(n37_89_235) 
);
defparam n37_ins17865.INIT=8'h08;
MUX2_LUT5 n37_ins17866 (
.I0(n37_87_234),
.I1(n37_89_235),
.S0(\ff_active[2] ),
.O(n37_91_171) 
);
LUT3 \counter_out[19]_ins17867  (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_b1[7] ),
.I2(\ff_reg_rr_d1[7] ),
.F(\counter_out[19]_79 ) 
);
defparam \counter_out[19]_ins17867 .INIT=8'h27;
LUT3 \counter_out[19]_ins17868  (
.I0(\ff_reg_rr_c1[7] ),
.I1(\counter_out[19]_57 ),
.I2(\ff_active[1] ),
.F(\counter_out[19]_81 ) 
);
defparam \counter_out[19]_ins17868 .INIT=8'h5C;
MUX2_LUT5 \counter_out[19]_ins17869  (
.I0(\counter_out[19]_79 ),
.I1(\counter_out[19]_81 ),
.S0(\ff_active[0] ),
.O(\counter_out[19]_83 ) 
);
LUT3 \w_state_out[0]_ins17870  (
.I0(\ff_active[1] ),
.I1(\ff_reg_sl_d1[5] ),
.I2(\ff_active[2] ),
.F(\w_state_out[0]_113 ) 
);
defparam \w_state_out[0]_ins17870 .INIT=8'h40;
LUT4 \w_state_out[0]_ins17871  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_reg_sl_e1[5] ),
.I3(\ff_reg_sl_a1[5] ),
.F(\w_state_out[0]_115 ) 
);
defparam \w_state_out[0]_ins17871 .INIT=16'h5140;
MUX2_LUT5 \w_state_out[0]_ins17872  (
.I0(\w_state_out[0]_113 ),
.I1(\w_state_out[0]_115 ),
.S0(\ff_active[0] ),
.O(\w_state_out[0]_117 ) 
);
LUT3 \w_state_out[0]_ins17873  (
.I0(ff_reg_clone_adsr_a1),
.I1(\ff_active[1] ),
.I2(\ff_reg_sl_b1[5] ),
.F(\w_state_out[0]_119 ) 
);
defparam \w_state_out[0]_ins17873 .INIT=8'h15;
LUT3 \w_state_out[0]_ins17874  (
.I0(ff_reg_clone_adsr_a1),
.I1(\ff_active[1] ),
.I2(\ff_reg_sl_c1[5] ),
.F(\w_state_out[0]_121 ) 
);
defparam \w_state_out[0]_ins17874 .INIT=8'h15;
MUX2_LUT5 \w_state_out[0]_ins17875  (
.I0(\w_state_out[0]_119 ),
.I1(\w_state_out[0]_121 ),
.S0(\ff_active[0] ),
.O(\w_state_out[0]_123 ) 
);
LUT4 \w_state_out[0]_ins17876  (
.I0(\w_sram_a0[7] ),
.I1(\w_state_out[0]_85_202 ),
.I2(\w_state_out[0]_83_201 ),
.I3(\ff_reg_sl_d1[0] ),
.F(\w_state_out[0]_125 ) 
);
defparam \w_state_out[0]_ins17876 .INIT=16'h45CF;
LUT4 \w_state_out[0]_ins17877  (
.I0(\w_sram_a0[7] ),
.I1(\w_state_out[0]_85_202 ),
.I2(\w_state_out[0]_83_201 ),
.I3(\ff_reg_sl_e1[0] ),
.F(\w_state_out[0]_127 ) 
);
defparam \w_state_out[0]_ins17877 .INIT=16'h45CF;
MUX2_LUT5 \w_state_out[0]_ins17878  (
.I0(\w_state_out[0]_125 ),
.I1(\w_state_out[0]_127 ),
.S0(\ff_active[0] ),
.O(\w_state_out[0]_129 ) 
);
LUT3 n37_ins17879 (
.I0(n37_73_205),
.I1(n37_71_204),
.I2(\ff_reg_dr_d1[1] ),
.F(n37_93_236) 
);
defparam n37_ins17879.INIT=8'h8D;
LUT3 n37_ins17880 (
.I0(\ff_reg_dr_b1[1] ),
.I1(\ff_active[0] ),
.I2(n37_73_205),
.F(n37_95_237) 
);
defparam n37_ins17880.INIT=8'h0D;
MUX2_LUT5 n37_ins17881 (
.I0(n37_93_236),
.I1(n37_95_237),
.S0(\ff_active[1] ),
.O(n37_97_186) 
);
LUT3 n37_ins17882 (
.I0(\ff_active[1] ),
.I1(\ff_reg_rr_d1[0] ),
.I2(\ff_reg_rr_b1[0] ),
.F(n37_99_238) 
);
defparam n37_ins17882.INIT=8'hE4;
LUT3 n37_ins17883 (
.I0(n37_67_203),
.I1(\ff_reg_rr_c1[0] ),
.I2(\ff_active[1] ),
.F(n37_101_239) 
);
defparam n37_ins17883.INIT=8'hC5;
MUX2_LUT5 n37_ins17884 (
.I0(n37_99_238),
.I1(n37_101_239),
.S0(\ff_active[0] ),
.O(n37_103_231) 
);
LUT4 \w_add_value_ext[1]_ins17911  (
.I0(\w_state_out[1]_7_61 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\w_state_out[1]_11_63 ),
.I3(\w_state_out[2]_19 ),
.F(\w_add_value_ext[1]_9 ) 
);
defparam \w_add_value_ext[1]_ins17911 .INIT=16'h00FE;
LUT4 \counter_out[7]_ins17912  (
.I0(\w_state_out[0]_7_69 ),
.I1(\counter_out[19]_11 ),
.I2(\w_add_value_ext[1]_9 ),
.I3(\counter_out[7]_11 ),
.F(\counter_out[7]_43 ) 
);
defparam \counter_out[7]_ins17912 .INIT=16'hFF4F;
LUT4 \counter_out[8]_ins17913  (
.I0(\w_state_out[0]_7_69 ),
.I1(\counter_out[19]_11 ),
.I2(\w_add_value_ext[1]_9 ),
.I3(\counter_out[8]_9_132 ),
.F(\counter_out[8]_35 ) 
);
defparam \counter_out[8]_ins17913 .INIT=16'hFF4F;
LUT4 \counter_out[11]_ins17914  (
.I0(\counter_out[11]_11_113 ),
.I1(\w_add_value_ext[1]_9 ),
.I2(\w_state_out[0]_7_69 ),
.I3(\counter_out[19]_11 ),
.F(\counter_out[11]_35 ) 
);
defparam \counter_out[11]_ins17914 .INIT=16'h8088;
LUT4 \counter_out[6]_ins17915  (
.I0(\counter_out[6]_11_112 ),
.I1(\w_add_value_ext[1]_9 ),
.I2(\w_state_out[0]_7_69 ),
.I3(\counter_out[19]_11 ),
.F(\counter_out[6]_43 ) 
);
defparam \counter_out[6]_ins17915 .INIT=16'h4044;
LUT4 \counter_out[9]_ins17916  (
.I0(\counter_out[9]_11 ),
.I1(\w_state_out[0]_7_69 ),
.I2(\counter_out[19]_11 ),
.I3(\w_add_value_ext[1]_9 ),
.F(\counter_out[9]_53 ) 
);
defparam \counter_out[9]_ins17916 .INIT=16'h4500;
LUT4 \counter_out[10]_ins17917  (
.I0(\w_state_out[0]_7_69 ),
.I1(\counter_out[19]_11 ),
.I2(\w_add_value_ext[1]_9 ),
.I3(\counter_out[10]_11_131 ),
.F(\counter_out[10]_37 ) 
);
defparam \counter_out[10]_ins17917 .INIT=16'hB000;
LUT4 n37_ins17918 (
.I0(n37_11_108),
.I1(\w_add_value_ext[1]_9 ),
.I2(\w_state_out[0]_7_69 ),
.I3(\counter_out[19]_11 ),
.F(n37_105_44) 
);
defparam n37_ins17918.INIT=16'h4044;
LUT4 \counter_out[5]_ins17921  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[5]_9_139 ),
.I3(\counter_out[5]_19_223 ),
.F(\counter_out[5]_21_65 ) 
);
defparam \counter_out[5]_ins17921 .INIT=16'hFB00;
LUT4 \counter_out[7]_ins17922  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[7]_13_134 ),
.I3(\counter_out[7]_35_215 ),
.F(\counter_out[7]_45 ) 
);
defparam \counter_out[7]_ins17922 .INIT=16'hFB00;
LUT4 \counter_out[12]_ins17923  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[12]_13_127 ),
.I3(\counter_out[12]_37_212 ),
.F(\counter_out[12]_45_206 ) 
);
defparam \counter_out[12]_ins17923 .INIT=16'hFB00;
LUT4 \counter_out[13]_ins17924  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[13]_15 ),
.I3(\counter_out[13]_45 ),
.F(\counter_out[13]_59 ) 
);
defparam \counter_out[13]_ins17924 .INIT=16'hFB00;
LUT4 \counter_out[14]_ins17925  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[14]_17 ),
.I3(\counter_out[14]_59 ),
.F(\counter_out[14]_79 ) 
);
defparam \counter_out[14]_ins17925 .INIT=16'hFB00;
LUT4 \counter_out[18]_ins17926  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\counter_out[18]_19_120 ),
.I3(\counter_out[18]_65 ),
.F(\counter_out[18]_79 ) 
);
defparam \counter_out[18]_ins17926 .INIT=16'hFB00;
LUT4 \counter_out[4]_ins17937  (
.I0(\counter_out[4]_7_64 ),
.I1(\counter_out[4]_25 ),
.I2(\level_out[0]_7_59 ),
.I3(\counter_out[19]_11 ),
.F(\counter_out[4]_23 ) 
);
defparam \counter_out[4]_ins17937 .INIT=16'hF9FF;
LUT4 \counter_out[3]_ins17938  (
.I0(\counter_out[3]_7_88 ),
.I1(\counter_out[3]_25 ),
.I2(\level_out[0]_7_59 ),
.I3(\counter_out[19]_11 ),
.F(\counter_out[3]_23 ) 
);
defparam \counter_out[3]_ins17938 .INIT=16'hF9FF;
LUT4 \counter_out[2]_ins17939  (
.I0(\counter_out[2]_7 ),
.I1(\counter_out[2]_9_104 ),
.I2(\level_out[0]_7_59 ),
.I3(\counter_out[19]_11 ),
.F(\counter_out[2]_23 ) 
);
defparam \counter_out[2]_ins17939 .INIT=16'hF9FF;
LUT4 \counter_out[1]_ins17940  (
.I0(\counter_out[0]_7_99 ),
.I1(\counter_out[1]_7_102 ),
.I2(\level_out[0]_7_59 ),
.I3(\counter_out[19]_11 ),
.F(\counter_out[1]_21 ) 
);
defparam \counter_out[1]_ins17940 .INIT=16'hF9FF;
LUT3 \counter_out[0]_ins17941  (
.I0(\counter_out[0]_7_99 ),
.I1(\level_out[0]_7_59 ),
.I2(\counter_out[19]_11 ),
.F(\counter_out[0]_21 ) 
);
defparam \counter_out[0]_ins17941 .INIT=8'hEF;
LUT4 \counter_out[11]_ins17942  (
.I0(\counter_out[9]_7_57 ),
.I1(\counter_out[9]_9 ),
.I2(\counter_out[10]_7 ),
.I3(\counter_out[11]_7 ),
.F(\counter_out[11]_37 ) 
);
defparam \counter_out[11]_ins17942 .INIT=16'h807F;
LUT4 \w_state_out[2]_ins18026  (
.I0(\w_state_out[1]_7_61 ),
.I1(\w_state_out[2]_9_95 ),
.I2(\w_state_out[2]_11_96 ),
.I3(\level_out[6]_7_66 ),
.F(\w_state_out[2]_19 ) 
);
defparam \w_state_out[2]_ins18026 .INIT=16'h5100;
LUT3 \counter_out[3]_ins18027  (
.I0(\counter_out[2]_7 ),
.I1(\counter_out[0]_7_99 ),
.I2(\counter_out[1]_7_102 ),
.F(\counter_out[3]_25 ) 
);
defparam \counter_out[3]_ins18027 .INIT=8'h80;
LUT4 \level_out[0]_ins18039  (
.I0(\counter_out[17]_17 ),
.I1(\counter_out[18]_79 ),
.I2(\counter_out[17]_9_52 ),
.I3(\counter_out[19]_9_48 ),
.F(\level_out[0]_13 ) 
);
defparam \level_out[0]_ins18039 .INIT=16'h8000;
LUT3 \counter_out[19]_ins18040  (
.I0(\counter_out[17]_7_51 ),
.I1(\counter_out[18]_79 ),
.I2(\counter_out[17]_9_52 ),
.F(\counter_out[19]_85 ) 
);
defparam \counter_out[19]_ins18040 .INIT=8'h80;
LUT4 \counter_out[17]_ins18041  (
.I0(\counter_out[12]_45_206 ),
.I1(\counter_out[9]_7_57 ),
.I2(\counter_out[11]_7 ),
.I3(\counter_out[10]_7 ),
.F(\counter_out[17]_69 ) 
);
defparam \counter_out[17]_ins18041 .INIT=16'h8000;
LUT4 \counter_out[14]_ins18049  (
.I0(\w_state_out[2]_19 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\w_state_out[2]_9_95 ),
.I3(\counter_out[14] ),
.F(\counter_out[14]_81 ) 
);
defparam \counter_out[14]_ins18049 .INIT=16'h008A;
LUT4 \counter_out[15]_ins18050  (
.I0(\w_state_out[2]_19 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\w_state_out[2]_9_95 ),
.I3(\counter_out[15] ),
.F(\counter_out[15]_81 ) 
);
defparam \counter_out[15]_ins18050 .INIT=16'h008A;
LUT4 \counter_out[16]_ins18051  (
.I0(\w_state_out[2]_19 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\w_state_out[2]_9_95 ),
.I3(\counter_out[16] ),
.F(\counter_out[16]_79 ) 
);
defparam \counter_out[16]_ins18051 .INIT=16'h008A;
LUT4 \counter_out[16]_ins18052  (
.I0(\w_state_out[2]_19 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\w_state_out[2]_9_95 ),
.I3(\counter_out[16]_77 ),
.F(\counter_out[16]_81 ) 
);
defparam \counter_out[16]_ins18052 .INIT=16'h008A;
LUT4 \counter_out[18]_ins18053  (
.I0(\w_state_out[2]_19 ),
.I1(\w_state_out[1]_9_62 ),
.I2(\w_state_out[2]_9_95 ),
.I3(\counter_out[18] ),
.F(\counter_out[18]_81 ) 
);
defparam \counter_out[18]_ins18053 .INIT=16'h008A;
LUT3 \counter_out[14]_ins18081  (
.I0(\counter_out[13]_59 ),
.I1(\counter_out[9]_9 ),
.I2(\counter_out[17]_69 ),
.F(\counter_out[14]_83 ) 
);
defparam \counter_out[14]_ins18081 .INIT=8'h80;
LUT4 \counter_out[15]_ins18082  (
.I0(\counter_out[13]_59 ),
.I1(\counter_out[9]_9 ),
.I2(\counter_out[17]_69 ),
.I3(\counter_out[14]_79 ),
.F(\counter_out[15]_83 ) 
);
defparam \counter_out[15]_ins18082 .INIT=16'h8000;
LUT4 \counter_out[4]_ins18096  (
.I0(\counter_out[3]_7_88 ),
.I1(\counter_out[2]_7 ),
.I2(\counter_out[0]_7_99 ),
.I3(\counter_out[1]_7_102 ),
.F(\counter_out[4]_25 ) 
);
defparam \counter_out[4]_ins18096 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector  (\ff_active[2] ,\ff_active[1] ,\ff_level_a[6]_3 ,\ff_level_c[6]_3 ,\ff_active[0] ,\ff_level_b[6]_3 ,\ff_level_d[6]_3 ,\ff_level_e[6]_3 ,\ff_level_d[5]_3 ,\ff_level_e[5]_3 ,\ff_level_b[5]_3 ,\ff_level_d[4]_3 ,\ff_level_e[4]_3 ,\ff_level_a[4]_3 ,\ff_level_d[3]_3 ,\ff_level_e[3]_3 ,\ff_level_b[3]_3 ,\ff_level_b[2]_3 ,\ff_level_a[2]_3 ,\ff_level_d[2]_3 ,\ff_level_e[2]_3 ,\ff_level_c[2]_3 ,\ff_level_b[1]_3 ,\ff_level_d[1]_3 ,\ff_level_e[1]_3 ,\ff_level_a[0]_3 ,\ff_level_c[0]_3 ,\ff_level_d[0]_3 ,\ff_level_e[0]_3 ,\ff_level_b[0]_3 ,\ff_level_a[5]_3 ,\ff_level_c[5]_3 ,\ff_level_b[4]_3 ,\ff_level_c[4]_3 ,\ff_level_a[3]_3 ,\ff_level_c[3]_3 ,\ff_level_a[1]_3 ,\ff_level_c[1]_3 ,o_15_0,o_17_1,o_19_2,o_23_3,o_25_4,o_27_5,o_35,o_39,o_41,o_43,o_45,o_47,o_49,o_53,o_55,o_63,o_71);
input \ff_active[2] ;
input \ff_active[1] ;
input \ff_level_a[6]_3 ;
input \ff_level_c[6]_3 ;
input \ff_active[0] ;
input \ff_level_b[6]_3 ;
input \ff_level_d[6]_3 ;
input \ff_level_e[6]_3 ;
input \ff_level_d[5]_3 ;
input \ff_level_e[5]_3 ;
input \ff_level_b[5]_3 ;
input \ff_level_d[4]_3 ;
input \ff_level_e[4]_3 ;
input \ff_level_a[4]_3 ;
input \ff_level_d[3]_3 ;
input \ff_level_e[3]_3 ;
input \ff_level_b[3]_3 ;
input \ff_level_b[2]_3 ;
input \ff_level_a[2]_3 ;
input \ff_level_d[2]_3 ;
input \ff_level_e[2]_3 ;
input \ff_level_c[2]_3 ;
input \ff_level_b[1]_3 ;
input \ff_level_d[1]_3 ;
input \ff_level_e[1]_3 ;
input \ff_level_a[0]_3 ;
input \ff_level_c[0]_3 ;
input \ff_level_d[0]_3 ;
input \ff_level_e[0]_3 ;
input \ff_level_b[0]_3 ;
input \ff_level_a[5]_3 ;
input \ff_level_c[5]_3 ;
input \ff_level_b[4]_3 ;
input \ff_level_c[4]_3 ;
input \ff_level_a[3]_3 ;
input \ff_level_c[3]_3 ;
input \ff_level_a[1]_3 ;
input \ff_level_c[1]_3 ;
output o_15_0;
output o_17_1;
output o_19_2;
output o_23_3;
output o_25_4;
output o_27_5;
output o_35;
output o_39;
output o_41;
output o_43;
output o_45;
output o_47;
output o_49;
output o_53;
output o_55;
output o_63;
output o_71;
wire o_15_0;
wire o_17_1;
wire o_19_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_29_240;
wire o_31_241;
wire o_33_242;
wire o_35;
wire o_37_243;
wire o_39;
wire o_41;
wire o_43;
wire o_45;
wire o_47;
wire o_49;
wire o_51_244;
wire o_53;
wire o_55;
wire o_57_245;
wire o_59_246;
wire o_61_247;
wire o_63;
wire o_65_248;
wire o_67_249;
wire o_69_250;
wire o_71;
wire VCC;
wire GND;
LUT4 o_ins15765 (
.I0(o_29_240),
.I1(o_31_241),
.I2(\ff_active[2] ),
.I3(o_33_242),
.F(o_15_0) 
);
defparam o_ins15765.INIT=16'h3307;
LUT4 o_ins15766 (
.I0(\ff_active[1] ),
.I1(o_35),
.I2(o_37_243),
.I3(\ff_active[2] ),
.F(o_17_1) 
);
defparam o_ins15766.INIT=16'h110F;
LUT4 o_ins15767 (
.I0(\ff_active[1] ),
.I1(o_39),
.I2(o_41),
.I3(\ff_active[2] ),
.F(o_19_2) 
);
defparam o_ins15767.INIT=16'h110F;
LUT4 o_ins15769 (
.I0(o_47),
.I1(o_49),
.I2(o_51_244),
.I3(\ff_active[2] ),
.F(o_23_3) 
);
defparam o_ins15769.INIT=16'h035F;
LUT4 o_ins15770 (
.I0(\ff_active[1] ),
.I1(o_53),
.I2(\ff_active[2] ),
.I3(o_55),
.F(o_25_4) 
);
defparam o_ins15770.INIT=16'h0CDC;
LUT4 o_ins15771 (
.I0(o_57_245),
.I1(o_59_246),
.I2(o_61_247),
.I3(\ff_active[2] ),
.F(o_27_5) 
);
defparam o_ins15771.INIT=16'h03AF;
LUT3 o_ins16448 (
.I0(\ff_level_a[6]_3 ),
.I1(\ff_level_c[6]_3 ),
.I2(\ff_active[1] ),
.F(o_29_240) 
);
defparam o_ins16448.INIT=8'h35;
LUT4 o_ins16449 (
.I0(\ff_active[0] ),
.I1(\ff_level_b[6]_3 ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(o_31_241) 
);
defparam o_ins16449.INIT=16'hFB0F;
LUT4 o_ins16450 (
.I0(\ff_level_d[6]_3 ),
.I1(\ff_level_e[6]_3 ),
.I2(\ff_active[2] ),
.I3(\ff_active[0] ),
.F(o_33_242) 
);
defparam o_ins16450.INIT=16'hC0AF;
LUT3 o_ins16451 (
.I0(\ff_level_d[5]_3 ),
.I1(\ff_level_e[5]_3 ),
.I2(\ff_active[0] ),
.F(o_35) 
);
defparam o_ins16451.INIT=8'h35;
LUT4 o_ins16452 (
.I0(\ff_level_b[5]_3 ),
.I1(\ff_active[1] ),
.I2(o_63),
.I3(\ff_active[0] ),
.F(o_37_243) 
);
defparam o_ins16452.INIT=16'hF077;
LUT3 o_ins16453 (
.I0(\ff_level_d[4]_3 ),
.I1(\ff_level_e[4]_3 ),
.I2(\ff_active[0] ),
.F(o_39) 
);
defparam o_ins16453.INIT=8'h35;
LUT4 o_ins16454 (
.I0(\ff_active[0] ),
.I1(\ff_level_a[4]_3 ),
.I2(o_65_248),
.I3(\ff_active[1] ),
.F(o_41) 
);
defparam o_ins16454.INIT=16'hF077;
LUT3 o_ins16455 (
.I0(\ff_level_d[3]_3 ),
.I1(\ff_level_e[3]_3 ),
.I2(\ff_active[0] ),
.F(o_43) 
);
defparam o_ins16455.INIT=8'h35;
LUT4 o_ins16456 (
.I0(\ff_level_b[3]_3 ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(o_67_249),
.F(o_45) 
);
defparam o_ins16456.INIT=16'h000E;
LUT4 o_ins16457 (
.I0(\ff_level_b[2]_3 ),
.I1(\ff_level_a[2]_3 ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(o_47) 
);
defparam o_ins16457.INIT=16'hF53F;
LUT3 o_ins16458 (
.I0(\ff_level_d[2]_3 ),
.I1(\ff_level_e[2]_3 ),
.I2(\ff_active[0] ),
.F(o_49) 
);
defparam o_ins16458.INIT=8'h35;
LUT4 o_ins16459 (
.I0(\ff_active[0] ),
.I1(\ff_level_c[2]_3 ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(o_51_244) 
);
defparam o_ins16459.INIT=16'hF70F;
LUT4 o_ins16460 (
.I0(\ff_level_b[1]_3 ),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(o_69_250),
.F(o_53) 
);
defparam o_ins16460.INIT=16'h000E;
LUT3 o_ins16461 (
.I0(\ff_level_d[1]_3 ),
.I1(\ff_level_e[1]_3 ),
.I2(\ff_active[0] ),
.F(o_55) 
);
defparam o_ins16461.INIT=8'h35;
LUT4 o_ins16462 (
.I0(\ff_level_a[0]_3 ),
.I1(\ff_level_c[0]_3 ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(o_57_245) 
);
defparam o_ins16462.INIT=16'hCA00;
LUT3 o_ins16463 (
.I0(\ff_level_d[0]_3 ),
.I1(\ff_level_e[0]_3 ),
.I2(\ff_active[0] ),
.F(o_59_246) 
);
defparam o_ins16463.INIT=8'h35;
LUT4 o_ins16464 (
.I0(\ff_active[0] ),
.I1(\ff_level_b[0]_3 ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(o_61_247) 
);
defparam o_ins16464.INIT=16'hFB0F;
LUT3 o_ins16864 (
.I0(\ff_level_a[5]_3 ),
.I1(\ff_level_c[5]_3 ),
.I2(\ff_active[1] ),
.F(o_63) 
);
defparam o_ins16864.INIT=8'h35;
LUT3 o_ins16865 (
.I0(\ff_level_b[4]_3 ),
.I1(\ff_level_c[4]_3 ),
.I2(\ff_active[0] ),
.F(o_65_248) 
);
defparam o_ins16865.INIT=8'h35;
LUT4 o_ins16866 (
.I0(\ff_level_a[3]_3 ),
.I1(\ff_level_c[3]_3 ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(o_67_249) 
);
defparam o_ins16866.INIT=16'h305F;
LUT4 o_ins16867 (
.I0(\ff_level_a[1]_3 ),
.I1(\ff_level_c[1]_3 ),
.I2(\ff_active[0] ),
.I3(\ff_active[1] ),
.F(o_69_250) 
);
defparam o_ins16867.INIT=16'h305F;
LUT4 o_ins17932 (
.I0(o_43),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(o_45),
.F(o_71) 
);
defparam o_ins17932.INIT=16'hFF10;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1  (clk_3,n4,n84,o_605,o_603,n280,o,\ff_active[1] ,\ff_active[2] ,ff_ch1_key_on_5,ff_ch1_key_on,\wave_address_out[0] ,reg_wts_enable,\w_state_out[2]_13 ,ff_reg_clone_adsr_a1,\ff_active[0] ,n37_61,n37_57,n37,n37_45,\level_out[6] ,\counter_out[11] ,\w_sram_a0[9] ,\counter_out[10] ,n37_37,\counter_out[7]_21 ,\ff_ch1_key[1] ,ff_ch1_key_release,ff_ch1_key_on_15,\w_state_out[2]_23 ,ff_reg_clone_key_b1,ff_reg_clone_key_a1,ff_reg_clone_key_c1,\w_state_out[1] ,ff_ch1_key_off,n37_93,\ff_reg_sr_c0[7] ,\ff_reg_sr_d1[7] ,\ff_reg_sr_e1[7] ,\ff_reg_sr_a1[7] ,\ff_reg_dr_c1[6] ,\ff_reg_sr_c0[5] ,\ff_reg_sr_d1[5] ,\ff_reg_sr_e1[5] ,\ff_reg_sr_a1[5] ,n37_49,\ff_reg_sr_c0[4] ,\ff_reg_sr_d0[2] ,\ff_reg_ar_d1[7] ,\ff_reg_ar_e1[7] ,\w_sram_a0[7] ,\counter_out[7]_23 ,\ff_reg_ar_d1[6] ,\ff_reg_ar_e1[6] ,\ff_reg_ar_d1[5] ,\ff_reg_ar_e1[5] ,\ff_reg_ar_d1[4] ,\ff_reg_ar_e1[4] ,\ff_reg_ar_d1[3] ,\ff_reg_ar_e1[3] ,\ff_reg_ar_d1[2] ,\ff_reg_ar_e1[2] ,\ff_reg_ar_d1[1] ,\ff_reg_ar_e1[1] ,\ff_reg_ar_d1[0] ,\ff_reg_ar_e1[0] ,ff_reg_clone_key_d1,ff_reg_clone_key_e1,\counter_out[13] ,\ff_reg_sr_d1[0] ,\ff_reg_sr_e1[0] ,\ff_reg_sr_a1[0] ,n37_53,\ff_reg_sr_a0[7] ,\ff_reg_sr_e0[7] ,\ff_reg_sr_d0[7] ,\ff_reg_sr_b0[7] ,\ff_reg_sr_b1[7] ,\ff_reg_sr_c1[7] ,\counter_out[19] ,\ff_reg_dr_a1[6] ,\ff_reg_dr_e1[6] ,\ff_reg_dr_d1[6] ,\ff_reg_dr_b1[6] ,\ff_reg_rr_a1[6] ,\ff_reg_rr_d1[6] ,\ff_reg_sr_b1[6] ,\ff_reg_sr_c1[6] ,\ff_reg_sr_a0[6] ,\ff_reg_sr_d0[6] ,\ff_reg_sr_e0[6] ,\ff_reg_sr_a0[5] ,\ff_reg_sr_e0[5] ,\ff_reg_sr_d0[5] ,\ff_reg_sr_b0[5] ,\ff_reg_sr_b1[5] ,\ff_reg_sr_c1[5] ,\ff_reg_dr_a1[4] ,\ff_reg_dr_e1[4] ,\ff_reg_sr_a1[4] ,\ff_reg_sr_e1[4] ,\ff_reg_sr_a0[4] ,\ff_reg_sr_e0[4] ,\ff_reg_sr_d0[4] ,\ff_reg_sr_b0[4] ,\ff_reg_dr_a1[3] ,\ff_reg_dr_e1[3] ,\ff_reg_rr_d1[3] ,\ff_reg_rr_e1[3] ,\ff_reg_sr_a1[3] ,\ff_reg_sr_e1[3] ,\ff_reg_sr_a0[3] ,\ff_reg_sr_d0[3] ,\ff_reg_sr_e0[3] ,\ff_reg_dr_a1[2] ,\ff_reg_dr_e1[2] ,\ff_reg_rr_d1[2] ,\ff_reg_rr_e1[2] ,\ff_reg_sr_a1[2] ,\ff_reg_sr_e1[2] ,\ff_reg_sr_b0[2] ,\ff_reg_sr_c0[2] ,\ff_reg_sr_a0[2] ,\ff_reg_sr_e0[2] ,\ff_reg_ar_c0[7] ,\ff_reg_ar_b0[7] ,\ff_reg_ar_e0[7] ,\ff_reg_ar_a0[7] ,\ff_reg_sr_a1[1] ,\ff_reg_sr_e1[1] ,\ff_reg_ar_a0[2] ,\ff_reg_ar_e0[2] ,\ff_reg_ar_c0[2] ,\ff_reg_ar_b0[2] ,\ff_reg_ar_a0[0] ,\ff_reg_ar_e0[0] ,\ff_reg_ar_c0[0] ,\ff_reg_ar_b0[0] ,\w_state_out[0]_87 ,\w_state_out[0]_45 ,\w_state_out[0]_25 ,\ff_reg_rr_d1[1] ,\counter_out[7] ,\ff_reg_sr_b1[0] ,\ff_reg_sr_c1[0] ,\ff_reg_dr_d1[0] ,\ff_reg_dr_b1[0] ,\ff_reg_dr_a1[7] ,\ff_reg_dr_e1[7] ,\ff_reg_sr_b0[6] ,\ff_reg_sr_c0[6] ,\ff_reg_rr_c1[5] ,\ff_reg_dr_a1[5] ,\ff_reg_dr_d1[5] ,\ff_reg_dr_e1[5] ,\ff_reg_rr_a1[4] ,\ff_reg_rr_e1[4] ,\ff_reg_sr_b0[3] ,\ff_reg_sr_c0[3] ,\ff_reg_sl_a1[1] ,\ff_reg_sl_a1[4] ,\w_state_out[0]_61 ,\w_state_out[0]_65 ,\ff_reg_sl_a1[3] ,\ff_reg_sl_b0[0] ,\ff_reg_sl_c0[0] ,\ff_reg_rr_c1[1] ,\ff_reg_rr_b1[1] ,\ff_reg_rr_a1[7] ,\ff_reg_rr_e1[7] ,\ff_reg_rr_a1[5] ,\ff_reg_rr_e1[5] ,\ff_reg_rr_d1[5] ,\ff_reg_rr_b1[5] ,\ff_reg_dr_b1[5] ,\ff_reg_dr_c1[5] ,\ff_reg_sl_b1[1] ,\ff_reg_sl_c1[1] ,\ff_reg_sl_d1[1] ,\ff_reg_sl_e1[1] ,\ff_reg_sl_d1[4] ,\ff_reg_sl_e1[4] ,\ff_reg_sl_b1[4] ,\ff_reg_sl_c1[4] ,\ff_reg_sl_d1[3] ,\ff_reg_sl_e1[3] ,\ff_reg_sl_b1[3] ,\ff_reg_sl_c1[3] ,\ff_reg_sl_b1[0] ,\ff_reg_sl_a1[0] ,\ff_reg_sl_c1[0] ,\ff_reg_sl_b1[2] ,\ff_reg_sl_c1[2] ,\ff_reg_sl_a1[2] ,\ff_reg_sl_d1[2] ,\ff_reg_sl_e1[2] ,\ff_reg_rr_a1[0] ,\ff_reg_rr_e1[0] ,\ff_reg_dr_a1[1] ,\ff_reg_dr_e1[1] ,\ff_reg_dr_c1[1] ,n37_41,\ff_reg_sr_d1[6] ,\ff_reg_sr_a1[6] ,\ff_reg_sr_e1[6] ,\counter_out[17] ,\ff_reg_dr_b1[4] ,\ff_reg_dr_d1[4] ,\ff_reg_dr_c1[4] ,\ff_reg_sr_b1[4] ,\ff_reg_sr_d1[4] ,\ff_reg_sr_c1[4] ,\ff_reg_dr_d1[3] ,\ff_reg_dr_b1[3] ,\ff_reg_dr_c1[3] ,\ff_reg_sr_b1[3] ,\ff_reg_sr_d1[3] ,\ff_reg_sr_c1[3] ,\ff_reg_dr_b1[2] ,\ff_reg_dr_d1[2] ,\ff_reg_dr_c1[2] ,\ff_reg_sr_b1[2] ,\ff_reg_sr_d1[2] ,\ff_reg_sr_c1[2] ,\ff_reg_ar_b1[7] ,\ff_reg_ar_a1[7] ,\ff_reg_ar_c1[7] ,\ff_reg_ar_b1[6] ,\ff_reg_ar_a1[6] ,\ff_reg_ar_c1[6] ,\ff_reg_ar_b1[5] ,\ff_reg_ar_a1[5] ,\ff_reg_ar_c1[5] ,\ff_reg_ar_b1[4] ,\ff_reg_ar_a1[4] ,\ff_reg_ar_c1[4] ,\ff_reg_ar_b1[3] ,\ff_reg_ar_a1[3] ,\ff_reg_ar_c1[3] ,\ff_reg_ar_b1[2] ,\ff_reg_ar_a1[2] ,\ff_reg_ar_c1[2] ,\ff_reg_ar_b1[1] ,\ff_reg_ar_a1[1] ,\ff_reg_ar_c1[1] ,\ff_reg_ar_b1[0] ,\ff_reg_ar_a1[0] ,\ff_reg_ar_c1[0] ,\ff_reg_rr_a1[1] ,\ff_reg_rr_e1[1] ,\counter_out[12] ,\ff_reg_dr_b1[7] ,\ff_reg_dr_d1[7] ,\ff_reg_dr_c1[7] ,\ff_reg_rr_e1[6] ,\ff_reg_rr_c1[6] ,\ff_reg_rr_b1[6] ,\ff_reg_rr_b1[4] ,\ff_reg_rr_d1[4] ,\ff_reg_rr_c1[4] ,\ff_reg_rr_b1[3] ,\ff_reg_rr_c1[3] ,\ff_reg_rr_a1[3] ,\ff_reg_rr_b1[2] ,\ff_reg_rr_c1[2] ,\ff_reg_rr_a1[2] ,\ff_reg_sr_d1[1] ,\ff_reg_sr_b1[1] ,\ff_reg_sr_c1[1] ,\w_state_out[0]_59 ,\w_state_out[0]_57 ,\w_state_out[0]_49 ,\w_state_out[0]_47 ,\w_state_out[0]_41 ,\w_state_out[0]_39 ,\ff_reg_dr_a1[0] ,\ff_reg_dr_c1[0] ,\ff_reg_dr_e1[0] ,\ff_reg_rr_b1[7] ,\ff_reg_rr_d1[7] ,\ff_reg_rr_c1[7] ,\ff_reg_sl_d1[5] ,\ff_reg_sl_e1[5] ,\ff_reg_sl_a1[5] ,\ff_reg_sl_b1[5] ,\ff_reg_sl_c1[5] ,\ff_reg_sl_d1[0] ,\ff_reg_sl_e1[0] ,\ff_reg_dr_d1[1] ,\ff_reg_dr_b1[1] ,\ff_reg_rr_d1[0] ,\ff_reg_rr_b1[0] ,\ff_reg_rr_c1[0] ,\counter_out[14] ,\counter_out[15] ,\counter_out[16] ,\counter_out[18] ,\w_state_out[1]_5 ,\w_state_out[0]_5 ,\counter_out[19]_11 ,\w_state_out[1]_27 ,\counter_out[19]_27 ,\counter_out[18]_31 ,\counter_out[17]_23 ,\counter_out[16]_27 ,\counter_out[14]_27 ,\counter_out[13]_23 ,\counter_out[8] ,\counter_out[6] ,\counter_out[15]_43 ,\counter_out[15]_45 ,\w_state_out[2]_19 ,o_15_0,o_17_1,o_19_2,o_23_3,o_25_4,o_27_5,o_35,o_39,o_41,o_43,o_45,o_47,o_49,o_53,o_55,o_63,o_71);
input clk_3;
input n4;
input n84;
input o_605;
input o_603;
input n280;
input o;
input \ff_active[1] ;
input \ff_active[2] ;
input ff_ch1_key_on_5;
input ff_ch1_key_on;
input \wave_address_out[0] ;
input reg_wts_enable;
input \w_state_out[2]_13 ;
input ff_reg_clone_adsr_a1;
input \ff_active[0] ;
input n37_61;
input n37_57;
input n37;
input n37_45;
input \level_out[6] ;
input \counter_out[11] ;
input \w_sram_a0[9] ;
input \counter_out[10] ;
input n37_37;
input \counter_out[7]_21 ;
input \ff_ch1_key[1] ;
input ff_ch1_key_release;
input ff_ch1_key_on_15;
input \w_state_out[2]_23 ;
input ff_reg_clone_key_b1;
input ff_reg_clone_key_a1;
input ff_reg_clone_key_c1;
input \w_state_out[1] ;
input ff_ch1_key_off;
input n37_93;
input \ff_reg_sr_c0[7] ;
input \ff_reg_sr_d1[7] ;
input \ff_reg_sr_e1[7] ;
input \ff_reg_sr_a1[7] ;
input \ff_reg_dr_c1[6] ;
input \ff_reg_sr_c0[5] ;
input \ff_reg_sr_d1[5] ;
input \ff_reg_sr_e1[5] ;
input \ff_reg_sr_a1[5] ;
input n37_49;
input \ff_reg_sr_c0[4] ;
input \ff_reg_sr_d0[2] ;
input \ff_reg_ar_d1[7] ;
input \ff_reg_ar_e1[7] ;
input \w_sram_a0[7] ;
input \counter_out[7]_23 ;
input \ff_reg_ar_d1[6] ;
input \ff_reg_ar_e1[6] ;
input \ff_reg_ar_d1[5] ;
input \ff_reg_ar_e1[5] ;
input \ff_reg_ar_d1[4] ;
input \ff_reg_ar_e1[4] ;
input \ff_reg_ar_d1[3] ;
input \ff_reg_ar_e1[3] ;
input \ff_reg_ar_d1[2] ;
input \ff_reg_ar_e1[2] ;
input \ff_reg_ar_d1[1] ;
input \ff_reg_ar_e1[1] ;
input \ff_reg_ar_d1[0] ;
input \ff_reg_ar_e1[0] ;
input ff_reg_clone_key_d1;
input ff_reg_clone_key_e1;
input \counter_out[13] ;
input \ff_reg_sr_d1[0] ;
input \ff_reg_sr_e1[0] ;
input \ff_reg_sr_a1[0] ;
input n37_53;
input \ff_reg_sr_a0[7] ;
input \ff_reg_sr_e0[7] ;
input \ff_reg_sr_d0[7] ;
input \ff_reg_sr_b0[7] ;
input \ff_reg_sr_b1[7] ;
input \ff_reg_sr_c1[7] ;
input \counter_out[19] ;
input \ff_reg_dr_a1[6] ;
input \ff_reg_dr_e1[6] ;
input \ff_reg_dr_d1[6] ;
input \ff_reg_dr_b1[6] ;
input \ff_reg_rr_a1[6] ;
input \ff_reg_rr_d1[6] ;
input \ff_reg_sr_b1[6] ;
input \ff_reg_sr_c1[6] ;
input \ff_reg_sr_a0[6] ;
input \ff_reg_sr_d0[6] ;
input \ff_reg_sr_e0[6] ;
input \ff_reg_sr_a0[5] ;
input \ff_reg_sr_e0[5] ;
input \ff_reg_sr_d0[5] ;
input \ff_reg_sr_b0[5] ;
input \ff_reg_sr_b1[5] ;
input \ff_reg_sr_c1[5] ;
input \ff_reg_dr_a1[4] ;
input \ff_reg_dr_e1[4] ;
input \ff_reg_sr_a1[4] ;
input \ff_reg_sr_e1[4] ;
input \ff_reg_sr_a0[4] ;
input \ff_reg_sr_e0[4] ;
input \ff_reg_sr_d0[4] ;
input \ff_reg_sr_b0[4] ;
input \ff_reg_dr_a1[3] ;
input \ff_reg_dr_e1[3] ;
input \ff_reg_rr_d1[3] ;
input \ff_reg_rr_e1[3] ;
input \ff_reg_sr_a1[3] ;
input \ff_reg_sr_e1[3] ;
input \ff_reg_sr_a0[3] ;
input \ff_reg_sr_d0[3] ;
input \ff_reg_sr_e0[3] ;
input \ff_reg_dr_a1[2] ;
input \ff_reg_dr_e1[2] ;
input \ff_reg_rr_d1[2] ;
input \ff_reg_rr_e1[2] ;
input \ff_reg_sr_a1[2] ;
input \ff_reg_sr_e1[2] ;
input \ff_reg_sr_b0[2] ;
input \ff_reg_sr_c0[2] ;
input \ff_reg_sr_a0[2] ;
input \ff_reg_sr_e0[2] ;
input \ff_reg_ar_c0[7] ;
input \ff_reg_ar_b0[7] ;
input \ff_reg_ar_e0[7] ;
input \ff_reg_ar_a0[7] ;
input \ff_reg_sr_a1[1] ;
input \ff_reg_sr_e1[1] ;
input \ff_reg_ar_a0[2] ;
input \ff_reg_ar_e0[2] ;
input \ff_reg_ar_c0[2] ;
input \ff_reg_ar_b0[2] ;
input \ff_reg_ar_a0[0] ;
input \ff_reg_ar_e0[0] ;
input \ff_reg_ar_c0[0] ;
input \ff_reg_ar_b0[0] ;
input \w_state_out[0]_87 ;
input \w_state_out[0]_45 ;
input \w_state_out[0]_25 ;
input \ff_reg_rr_d1[1] ;
input \counter_out[7] ;
input \ff_reg_sr_b1[0] ;
input \ff_reg_sr_c1[0] ;
input \ff_reg_dr_d1[0] ;
input \ff_reg_dr_b1[0] ;
input \ff_reg_dr_a1[7] ;
input \ff_reg_dr_e1[7] ;
input \ff_reg_sr_b0[6] ;
input \ff_reg_sr_c0[6] ;
input \ff_reg_rr_c1[5] ;
input \ff_reg_dr_a1[5] ;
input \ff_reg_dr_d1[5] ;
input \ff_reg_dr_e1[5] ;
input \ff_reg_rr_a1[4] ;
input \ff_reg_rr_e1[4] ;
input \ff_reg_sr_b0[3] ;
input \ff_reg_sr_c0[3] ;
input \ff_reg_sl_a1[1] ;
input \ff_reg_sl_a1[4] ;
input \w_state_out[0]_61 ;
input \w_state_out[0]_65 ;
input \ff_reg_sl_a1[3] ;
input \ff_reg_sl_b0[0] ;
input \ff_reg_sl_c0[0] ;
input \ff_reg_rr_c1[1] ;
input \ff_reg_rr_b1[1] ;
input \ff_reg_rr_a1[7] ;
input \ff_reg_rr_e1[7] ;
input \ff_reg_rr_a1[5] ;
input \ff_reg_rr_e1[5] ;
input \ff_reg_rr_d1[5] ;
input \ff_reg_rr_b1[5] ;
input \ff_reg_dr_b1[5] ;
input \ff_reg_dr_c1[5] ;
input \ff_reg_sl_b1[1] ;
input \ff_reg_sl_c1[1] ;
input \ff_reg_sl_d1[1] ;
input \ff_reg_sl_e1[1] ;
input \ff_reg_sl_d1[4] ;
input \ff_reg_sl_e1[4] ;
input \ff_reg_sl_b1[4] ;
input \ff_reg_sl_c1[4] ;
input \ff_reg_sl_d1[3] ;
input \ff_reg_sl_e1[3] ;
input \ff_reg_sl_b1[3] ;
input \ff_reg_sl_c1[3] ;
input \ff_reg_sl_b1[0] ;
input \ff_reg_sl_a1[0] ;
input \ff_reg_sl_c1[0] ;
input \ff_reg_sl_b1[2] ;
input \ff_reg_sl_c1[2] ;
input \ff_reg_sl_a1[2] ;
input \ff_reg_sl_d1[2] ;
input \ff_reg_sl_e1[2] ;
input \ff_reg_rr_a1[0] ;
input \ff_reg_rr_e1[0] ;
input \ff_reg_dr_a1[1] ;
input \ff_reg_dr_e1[1] ;
input \ff_reg_dr_c1[1] ;
input n37_41;
input \ff_reg_sr_d1[6] ;
input \ff_reg_sr_a1[6] ;
input \ff_reg_sr_e1[6] ;
input \counter_out[17] ;
input \ff_reg_dr_b1[4] ;
input \ff_reg_dr_d1[4] ;
input \ff_reg_dr_c1[4] ;
input \ff_reg_sr_b1[4] ;
input \ff_reg_sr_d1[4] ;
input \ff_reg_sr_c1[4] ;
input \ff_reg_dr_d1[3] ;
input \ff_reg_dr_b1[3] ;
input \ff_reg_dr_c1[3] ;
input \ff_reg_sr_b1[3] ;
input \ff_reg_sr_d1[3] ;
input \ff_reg_sr_c1[3] ;
input \ff_reg_dr_b1[2] ;
input \ff_reg_dr_d1[2] ;
input \ff_reg_dr_c1[2] ;
input \ff_reg_sr_b1[2] ;
input \ff_reg_sr_d1[2] ;
input \ff_reg_sr_c1[2] ;
input \ff_reg_ar_b1[7] ;
input \ff_reg_ar_a1[7] ;
input \ff_reg_ar_c1[7] ;
input \ff_reg_ar_b1[6] ;
input \ff_reg_ar_a1[6] ;
input \ff_reg_ar_c1[6] ;
input \ff_reg_ar_b1[5] ;
input \ff_reg_ar_a1[5] ;
input \ff_reg_ar_c1[5] ;
input \ff_reg_ar_b1[4] ;
input \ff_reg_ar_a1[4] ;
input \ff_reg_ar_c1[4] ;
input \ff_reg_ar_b1[3] ;
input \ff_reg_ar_a1[3] ;
input \ff_reg_ar_c1[3] ;
input \ff_reg_ar_b1[2] ;
input \ff_reg_ar_a1[2] ;
input \ff_reg_ar_c1[2] ;
input \ff_reg_ar_b1[1] ;
input \ff_reg_ar_a1[1] ;
input \ff_reg_ar_c1[1] ;
input \ff_reg_ar_b1[0] ;
input \ff_reg_ar_a1[0] ;
input \ff_reg_ar_c1[0] ;
input \ff_reg_rr_a1[1] ;
input \ff_reg_rr_e1[1] ;
input \counter_out[12] ;
input \ff_reg_dr_b1[7] ;
input \ff_reg_dr_d1[7] ;
input \ff_reg_dr_c1[7] ;
input \ff_reg_rr_e1[6] ;
input \ff_reg_rr_c1[6] ;
input \ff_reg_rr_b1[6] ;
input \ff_reg_rr_b1[4] ;
input \ff_reg_rr_d1[4] ;
input \ff_reg_rr_c1[4] ;
input \ff_reg_rr_b1[3] ;
input \ff_reg_rr_c1[3] ;
input \ff_reg_rr_a1[3] ;
input \ff_reg_rr_b1[2] ;
input \ff_reg_rr_c1[2] ;
input \ff_reg_rr_a1[2] ;
input \ff_reg_sr_d1[1] ;
input \ff_reg_sr_b1[1] ;
input \ff_reg_sr_c1[1] ;
input \w_state_out[0]_59 ;
input \w_state_out[0]_57 ;
input \w_state_out[0]_49 ;
input \w_state_out[0]_47 ;
input \w_state_out[0]_41 ;
input \w_state_out[0]_39 ;
input \ff_reg_dr_a1[0] ;
input \ff_reg_dr_c1[0] ;
input \ff_reg_dr_e1[0] ;
input \ff_reg_rr_b1[7] ;
input \ff_reg_rr_d1[7] ;
input \ff_reg_rr_c1[7] ;
input \ff_reg_sl_d1[5] ;
input \ff_reg_sl_e1[5] ;
input \ff_reg_sl_a1[5] ;
input \ff_reg_sl_b1[5] ;
input \ff_reg_sl_c1[5] ;
input \ff_reg_sl_d1[0] ;
input \ff_reg_sl_e1[0] ;
input \ff_reg_dr_d1[1] ;
input \ff_reg_dr_b1[1] ;
input \ff_reg_rr_d1[0] ;
input \ff_reg_rr_b1[0] ;
input \ff_reg_rr_c1[0] ;
input \counter_out[14] ;
input \counter_out[15] ;
input \counter_out[16] ;
input \counter_out[18] ;
output \w_state_out[1]_5 ;
output \w_state_out[0]_5 ;
output \counter_out[19]_11 ;
output \w_state_out[1]_27 ;
output \counter_out[19]_27 ;
output \counter_out[18]_31 ;
output \counter_out[17]_23 ;
output \counter_out[16]_27 ;
output \counter_out[14]_27 ;
output \counter_out[13]_23 ;
output \counter_out[8] ;
output \counter_out[6] ;
output \counter_out[15]_43 ;
output \counter_out[15]_45 ;
output \w_state_out[2]_19 ;
output o_15_0;
output o_17_1;
output o_19_2;
output o_23_3;
output o_25_4;
output o_27_5;
output o_35;
output o_39;
output o_41;
output o_43;
output o_45;
output o_47;
output o_49;
output o_53;
output o_55;
output o_63;
output o_71;
wire \ff_state_a[1]_3 ;
wire \ff_state_a[0]_3 ;
wire \ff_counter_a[19]_3 ;
wire \ff_counter_a[18]_3 ;
wire \ff_counter_a[17]_3 ;
wire \ff_counter_a[16]_3 ;
wire \ff_counter_a[15]_3 ;
wire \ff_counter_a[14]_3 ;
wire \ff_counter_a[13]_3 ;
wire \ff_counter_a[12]_3 ;
wire \ff_counter_a[11]_3 ;
wire \ff_counter_a[10]_3 ;
wire \ff_counter_a[9]_3 ;
wire \ff_counter_a[8]_3 ;
wire \ff_counter_a[7]_3 ;
wire \ff_counter_a[6]_3 ;
wire \ff_counter_a[5]_3 ;
wire \ff_counter_a[4]_3 ;
wire \ff_counter_a[3]_3 ;
wire \ff_counter_a[2]_3 ;
wire \ff_counter_a[1]_3 ;
wire \ff_counter_a[0]_3 ;
wire \ff_level_a[6]_3 ;
wire \ff_level_a[5]_3 ;
wire \ff_level_a[4]_3 ;
wire \ff_level_a[3]_3 ;
wire \ff_level_a[2]_3 ;
wire \ff_level_a[1]_3 ;
wire \ff_level_a[0]_3 ;
wire \ff_state_b[2]_3 ;
wire \ff_state_b[1]_3 ;
wire \ff_state_b[0]_3 ;
wire \ff_counter_b[19]_3 ;
wire \ff_counter_b[18]_3 ;
wire \ff_counter_b[17]_3 ;
wire \ff_counter_b[16]_3 ;
wire \ff_counter_b[15]_3 ;
wire \ff_counter_b[14]_3 ;
wire \ff_counter_b[13]_3 ;
wire \ff_counter_b[12]_3 ;
wire \ff_counter_b[11]_3 ;
wire \ff_counter_b[10]_3 ;
wire \ff_counter_b[9]_3 ;
wire \ff_counter_b[8]_3 ;
wire \ff_counter_b[7]_3 ;
wire \ff_counter_b[6]_3 ;
wire \ff_counter_b[5]_3 ;
wire \ff_counter_b[4]_3 ;
wire \ff_counter_b[3]_3 ;
wire \ff_counter_b[2]_3 ;
wire \ff_counter_b[1]_3 ;
wire \ff_counter_b[0]_3 ;
wire \ff_level_b[6]_3 ;
wire \ff_level_b[5]_3 ;
wire \ff_level_b[4]_3 ;
wire \ff_level_b[3]_3 ;
wire \ff_level_b[2]_3 ;
wire \ff_level_b[1]_3 ;
wire \ff_level_b[0]_3 ;
wire \ff_state_c[2]_3 ;
wire \ff_state_c[1]_3 ;
wire \ff_state_c[0]_3 ;
wire \ff_counter_c[19]_3 ;
wire \ff_counter_c[18]_3 ;
wire \ff_counter_c[17]_3 ;
wire \ff_counter_c[16]_3 ;
wire \ff_counter_c[15]_3 ;
wire \ff_counter_c[14]_3 ;
wire \ff_counter_c[13]_3 ;
wire \ff_counter_c[12]_3 ;
wire \ff_counter_c[11]_3 ;
wire \ff_counter_c[10]_3 ;
wire \ff_counter_c[9]_3 ;
wire \ff_counter_c[8]_3 ;
wire \ff_counter_c[7]_3 ;
wire \ff_counter_c[6]_3 ;
wire \ff_counter_c[5]_3 ;
wire \ff_counter_c[4]_3 ;
wire \ff_counter_c[3]_3 ;
wire \ff_counter_c[2]_3 ;
wire \ff_counter_c[1]_3 ;
wire \ff_counter_c[0]_3 ;
wire \ff_level_c[6]_3 ;
wire \ff_level_c[5]_3 ;
wire \ff_level_c[4]_3 ;
wire \ff_level_c[3]_3 ;
wire \ff_level_c[2]_3 ;
wire \ff_level_c[1]_3 ;
wire \ff_level_c[0]_3 ;
wire \ff_state_d[2]_3 ;
wire \ff_state_d[1]_3 ;
wire \ff_state_d[0]_3 ;
wire \ff_counter_d[19]_3 ;
wire \ff_counter_d[18]_3 ;
wire \ff_counter_d[17]_3 ;
wire \ff_counter_d[16]_3 ;
wire \ff_counter_d[15]_3 ;
wire \ff_counter_d[14]_3 ;
wire \ff_counter_d[13]_3 ;
wire \ff_counter_d[12]_3 ;
wire \ff_counter_d[11]_3 ;
wire \ff_counter_d[10]_3 ;
wire \ff_counter_d[9]_3 ;
wire \ff_counter_d[8]_3 ;
wire \ff_counter_d[7]_3 ;
wire \ff_counter_d[6]_3 ;
wire \ff_counter_d[5]_3 ;
wire \ff_counter_d[4]_3 ;
wire \ff_counter_d[3]_3 ;
wire \ff_counter_d[2]_3 ;
wire \ff_counter_d[1]_3 ;
wire \ff_counter_d[0]_3 ;
wire \ff_level_d[6]_3 ;
wire \ff_level_d[5]_3 ;
wire \ff_level_d[4]_3 ;
wire \ff_level_d[3]_3 ;
wire \ff_level_d[2]_3 ;
wire \ff_level_d[1]_3 ;
wire \ff_level_d[0]_3 ;
wire \ff_state_e[2]_3 ;
wire \ff_state_e[1]_3 ;
wire \ff_state_e[0]_3 ;
wire \ff_counter_e[19]_3 ;
wire \ff_counter_e[18]_3 ;
wire \ff_counter_e[17]_3 ;
wire \ff_counter_e[16]_3 ;
wire \ff_counter_e[15]_3 ;
wire \ff_counter_e[14]_3 ;
wire \ff_counter_e[13]_3 ;
wire \ff_counter_e[12]_3 ;
wire \ff_counter_e[11]_3 ;
wire \ff_counter_e[10]_3 ;
wire \ff_counter_e[9]_3 ;
wire \ff_counter_e[8]_3 ;
wire \ff_counter_e[7]_3 ;
wire \ff_counter_e[6]_3 ;
wire \ff_counter_e[5]_3 ;
wire \ff_counter_e[4]_3 ;
wire \ff_counter_e[3]_3 ;
wire \ff_counter_e[2]_3 ;
wire \ff_counter_e[1]_3 ;
wire \ff_counter_e[0]_3 ;
wire \ff_level_e[6]_3 ;
wire \ff_level_e[5]_3 ;
wire \ff_level_e[4]_3 ;
wire \ff_level_e[3]_3 ;
wire \ff_level_e[2]_3 ;
wire \ff_level_e[1]_3 ;
wire \ff_level_e[0]_3 ;
wire \ff_state_a[2]_3 ;
wire \counter_out[19]_3_33 ;
wire \counter_out[18]_3 ;
wire \counter_out[17]_3_34 ;
wire \counter_out[16]_3 ;
wire \counter_out[15]_3_35 ;
wire \counter_out[14]_3_36 ;
wire \counter_out[13]_3_37 ;
wire \counter_out[10]_3_38 ;
wire \counter_out[9]_3 ;
wire \counter_out[6]_3_39 ;
wire \level_out[0]_5 ;
wire \level_out[1]_5 ;
wire \level_out[2]_5 ;
wire \level_out[3]_5 ;
wire \level_out[4]_5 ;
wire \level_out[5]_5 ;
wire \w_state_out[1]_5 ;
wire \counter_out[5]_5 ;
wire \level_out[6]_5_40 ;
wire \w_state_out[0]_5 ;
wire \counter_out[19]_11 ;
wire \w_state_out[1]_27 ;
wire \counter_out[19]_27 ;
wire \counter_out[18]_31 ;
wire \counter_out[17]_23 ;
wire \counter_out[16]_27 ;
wire \counter_out[14]_27 ;
wire \counter_out[13]_23 ;
wire \counter_out[8] ;
wire \counter_out[6] ;
wire \counter_out[15]_43 ;
wire \counter_out[15]_45 ;
wire \counter_out[12]_31_41 ;
wire \counter_out[11]_27 ;
wire \counter_out[8]_27 ;
wire \counter_out[7]_29_42 ;
wire \counter_out[4]_23 ;
wire \counter_out[3]_23 ;
wire \counter_out[2]_23 ;
wire \counter_out[1]_21 ;
wire \counter_out[0]_21 ;
wire \w_state_out[2]_19 ;
wire o_15_0;
wire o_17_1;
wire o_19_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_35;
wire o_39;
wire o_41;
wire o_43;
wire o_45;
wire o_47;
wire o_49;
wire o_53;
wire o_55;
wire o_63;
wire o_71;
wire VCC;
wire GND;
DFFCE \ff_state_a[1]_ins11338  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_state_a[1]_3 ) 
);
DFFCE \ff_state_a[0]_ins11339  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_state_a[0]_3 ) 
);
DFFCE \ff_counter_a[19]_ins11340  (
.D(\counter_out[19]_3_33 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[19]_3 ) 
);
DFFCE \ff_counter_a[18]_ins11341  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[18]_3 ) 
);
DFFCE \ff_counter_a[17]_ins11342  (
.D(\counter_out[17]_3_34 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[17]_3 ) 
);
DFFCE \ff_counter_a[16]_ins11343  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[16]_3 ) 
);
DFFCE \ff_counter_a[15]_ins11344  (
.D(\counter_out[15]_3_35 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[15]_3 ) 
);
DFFCE \ff_counter_a[14]_ins11345  (
.D(\counter_out[14]_3_36 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[14]_3 ) 
);
DFFCE \ff_counter_a[13]_ins11346  (
.D(\counter_out[13]_3_37 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[13]_3 ) 
);
DFFCE \ff_counter_a[12]_ins11347  (
.D(\counter_out[12]_31_41 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[12]_3 ) 
);
DFFCE \ff_counter_a[11]_ins11348  (
.D(\counter_out[11]_27 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[11]_3 ) 
);
DFFCE \ff_counter_a[10]_ins11349  (
.D(\counter_out[10]_3_38 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[10]_3 ) 
);
DFFCE \ff_counter_a[9]_ins11350  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[9]_3 ) 
);
DFFCE \ff_counter_a[8]_ins11351  (
.D(\counter_out[8]_27 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[8]_3 ) 
);
DFFCE \ff_counter_a[7]_ins11352  (
.D(\counter_out[7]_29_42 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[7]_3 ) 
);
DFFCE \ff_counter_a[6]_ins11353  (
.D(\counter_out[6]_3_39 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[6]_3 ) 
);
DFFCE \ff_counter_a[5]_ins11354  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[5]_3 ) 
);
DFFCE \ff_counter_a[4]_ins11355  (
.D(\counter_out[4]_23 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[4]_3 ) 
);
DFFCE \ff_counter_a[3]_ins11356  (
.D(\counter_out[3]_23 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[3]_3 ) 
);
DFFCE \ff_counter_a[2]_ins11357  (
.D(\counter_out[2]_23 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[2]_3 ) 
);
DFFCE \ff_counter_a[1]_ins11358  (
.D(\counter_out[1]_21 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[1]_3 ) 
);
DFFCE \ff_counter_a[0]_ins11359  (
.D(\counter_out[0]_21 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter_a[0]_3 ) 
);
DFFCE \ff_level_a[6]_ins11360  (
.D(\level_out[6]_5_40 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[6]_3 ) 
);
DFFCE \ff_level_a[5]_ins11361  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[5]_3 ) 
);
DFFCE \ff_level_a[4]_ins11362  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[4]_3 ) 
);
DFFCE \ff_level_a[3]_ins11363  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[3]_3 ) 
);
DFFCE \ff_level_a[2]_ins11364  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[2]_3 ) 
);
DFFCE \ff_level_a[1]_ins11365  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[1]_3 ) 
);
DFFCE \ff_level_a[0]_ins11366  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_level_a[0]_3 ) 
);
DFFCE \ff_state_b[2]_ins11367  (
.D(\w_state_out[2]_19 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_state_b[2]_3 ) 
);
DFFCE \ff_state_b[1]_ins11368  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_state_b[1]_3 ) 
);
DFFCE \ff_state_b[0]_ins11369  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_state_b[0]_3 ) 
);
DFFCE \ff_counter_b[19]_ins11370  (
.D(\counter_out[19]_3_33 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[19]_3 ) 
);
DFFCE \ff_counter_b[18]_ins11371  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[18]_3 ) 
);
DFFCE \ff_counter_b[17]_ins11372  (
.D(\counter_out[17]_3_34 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[17]_3 ) 
);
DFFCE \ff_counter_b[16]_ins11373  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[16]_3 ) 
);
DFFCE \ff_counter_b[15]_ins11374  (
.D(\counter_out[15]_3_35 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[15]_3 ) 
);
DFFCE \ff_counter_b[14]_ins11375  (
.D(\counter_out[14]_3_36 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[14]_3 ) 
);
DFFCE \ff_counter_b[13]_ins11376  (
.D(\counter_out[13]_3_37 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[13]_3 ) 
);
DFFCE \ff_counter_b[12]_ins11377  (
.D(\counter_out[12]_31_41 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[12]_3 ) 
);
DFFCE \ff_counter_b[11]_ins11378  (
.D(\counter_out[11]_27 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[11]_3 ) 
);
DFFCE \ff_counter_b[10]_ins11379  (
.D(\counter_out[10]_3_38 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[10]_3 ) 
);
DFFCE \ff_counter_b[9]_ins11380  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[9]_3 ) 
);
DFFCE \ff_counter_b[8]_ins11381  (
.D(\counter_out[8]_27 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[8]_3 ) 
);
DFFCE \ff_counter_b[7]_ins11382  (
.D(\counter_out[7]_29_42 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[7]_3 ) 
);
DFFCE \ff_counter_b[6]_ins11383  (
.D(\counter_out[6]_3_39 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[6]_3 ) 
);
DFFCE \ff_counter_b[5]_ins11384  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[5]_3 ) 
);
DFFCE \ff_counter_b[4]_ins11385  (
.D(\counter_out[4]_23 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[4]_3 ) 
);
DFFCE \ff_counter_b[3]_ins11386  (
.D(\counter_out[3]_23 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[3]_3 ) 
);
DFFCE \ff_counter_b[2]_ins11387  (
.D(\counter_out[2]_23 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[2]_3 ) 
);
DFFCE \ff_counter_b[1]_ins11388  (
.D(\counter_out[1]_21 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[1]_3 ) 
);
DFFCE \ff_counter_b[0]_ins11389  (
.D(\counter_out[0]_21 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_counter_b[0]_3 ) 
);
DFFCE \ff_level_b[6]_ins11390  (
.D(\level_out[6]_5_40 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[6]_3 ) 
);
DFFCE \ff_level_b[5]_ins11391  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[5]_3 ) 
);
DFFCE \ff_level_b[4]_ins11392  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[4]_3 ) 
);
DFFCE \ff_level_b[3]_ins11393  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[3]_3 ) 
);
DFFCE \ff_level_b[2]_ins11394  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[2]_3 ) 
);
DFFCE \ff_level_b[1]_ins11395  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[1]_3 ) 
);
DFFCE \ff_level_b[0]_ins11396  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_level_b[0]_3 ) 
);
DFFCE \ff_state_c[2]_ins11397  (
.D(\w_state_out[2]_19 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[2]_3 ) 
);
DFFCE \ff_state_c[1]_ins11398  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[1]_3 ) 
);
DFFCE \ff_state_c[0]_ins11399  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_state_c[0]_3 ) 
);
DFFCE \ff_counter_c[19]_ins11400  (
.D(\counter_out[19]_3_33 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[19]_3 ) 
);
DFFCE \ff_counter_c[18]_ins11401  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[18]_3 ) 
);
DFFCE \ff_counter_c[17]_ins11402  (
.D(\counter_out[17]_3_34 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[17]_3 ) 
);
DFFCE \ff_counter_c[16]_ins11403  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[16]_3 ) 
);
DFFCE \ff_counter_c[15]_ins11404  (
.D(\counter_out[15]_3_35 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[15]_3 ) 
);
DFFCE \ff_counter_c[14]_ins11405  (
.D(\counter_out[14]_3_36 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[14]_3 ) 
);
DFFCE \ff_counter_c[13]_ins11406  (
.D(\counter_out[13]_3_37 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[13]_3 ) 
);
DFFCE \ff_counter_c[12]_ins11407  (
.D(\counter_out[12]_31_41 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[12]_3 ) 
);
DFFCE \ff_counter_c[11]_ins11408  (
.D(\counter_out[11]_27 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[11]_3 ) 
);
DFFCE \ff_counter_c[10]_ins11409  (
.D(\counter_out[10]_3_38 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[10]_3 ) 
);
DFFCE \ff_counter_c[9]_ins11410  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[9]_3 ) 
);
DFFCE \ff_counter_c[8]_ins11411  (
.D(\counter_out[8]_27 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[8]_3 ) 
);
DFFCE \ff_counter_c[7]_ins11412  (
.D(\counter_out[7]_29_42 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[7]_3 ) 
);
DFFCE \ff_counter_c[6]_ins11413  (
.D(\counter_out[6]_3_39 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[6]_3 ) 
);
DFFCE \ff_counter_c[5]_ins11414  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[5]_3 ) 
);
DFFCE \ff_counter_c[4]_ins11415  (
.D(\counter_out[4]_23 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[4]_3 ) 
);
DFFCE \ff_counter_c[3]_ins11416  (
.D(\counter_out[3]_23 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[3]_3 ) 
);
DFFCE \ff_counter_c[2]_ins11417  (
.D(\counter_out[2]_23 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[2]_3 ) 
);
DFFCE \ff_counter_c[1]_ins11418  (
.D(\counter_out[1]_21 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[1]_3 ) 
);
DFFCE \ff_counter_c[0]_ins11419  (
.D(\counter_out[0]_21 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_counter_c[0]_3 ) 
);
DFFCE \ff_level_c[6]_ins11420  (
.D(\level_out[6]_5_40 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[6]_3 ) 
);
DFFCE \ff_level_c[5]_ins11421  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[5]_3 ) 
);
DFFCE \ff_level_c[4]_ins11422  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[4]_3 ) 
);
DFFCE \ff_level_c[3]_ins11423  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[3]_3 ) 
);
DFFCE \ff_level_c[2]_ins11424  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[2]_3 ) 
);
DFFCE \ff_level_c[1]_ins11425  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[1]_3 ) 
);
DFFCE \ff_level_c[0]_ins11426  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_level_c[0]_3 ) 
);
DFFCE \ff_state_d[2]_ins11427  (
.D(\w_state_out[2]_19 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_state_d[2]_3 ) 
);
DFFCE \ff_state_d[1]_ins11428  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_state_d[1]_3 ) 
);
DFFCE \ff_state_d[0]_ins11429  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_state_d[0]_3 ) 
);
DFFCE \ff_counter_d[19]_ins11430  (
.D(\counter_out[19]_3_33 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[19]_3 ) 
);
DFFCE \ff_counter_d[18]_ins11431  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[18]_3 ) 
);
DFFCE \ff_counter_d[17]_ins11432  (
.D(\counter_out[17]_3_34 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[17]_3 ) 
);
DFFCE \ff_counter_d[16]_ins11433  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[16]_3 ) 
);
DFFCE \ff_counter_d[15]_ins11434  (
.D(\counter_out[15]_3_35 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[15]_3 ) 
);
DFFCE \ff_counter_d[14]_ins11435  (
.D(\counter_out[14]_3_36 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[14]_3 ) 
);
DFFCE \ff_counter_d[13]_ins11436  (
.D(\counter_out[13]_3_37 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[13]_3 ) 
);
DFFCE \ff_counter_d[12]_ins11437  (
.D(\counter_out[12]_31_41 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[12]_3 ) 
);
DFFCE \ff_counter_d[11]_ins11438  (
.D(\counter_out[11]_27 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[11]_3 ) 
);
DFFCE \ff_counter_d[10]_ins11439  (
.D(\counter_out[10]_3_38 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[10]_3 ) 
);
DFFCE \ff_counter_d[9]_ins11440  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[9]_3 ) 
);
DFFCE \ff_counter_d[8]_ins11441  (
.D(\counter_out[8]_27 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[8]_3 ) 
);
DFFCE \ff_counter_d[7]_ins11442  (
.D(\counter_out[7]_29_42 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[7]_3 ) 
);
DFFCE \ff_counter_d[6]_ins11443  (
.D(\counter_out[6]_3_39 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[6]_3 ) 
);
DFFCE \ff_counter_d[5]_ins11444  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[5]_3 ) 
);
DFFCE \ff_counter_d[4]_ins11445  (
.D(\counter_out[4]_23 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[4]_3 ) 
);
DFFCE \ff_counter_d[3]_ins11446  (
.D(\counter_out[3]_23 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[3]_3 ) 
);
DFFCE \ff_counter_d[2]_ins11447  (
.D(\counter_out[2]_23 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[2]_3 ) 
);
DFFCE \ff_counter_d[1]_ins11448  (
.D(\counter_out[1]_21 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[1]_3 ) 
);
DFFCE \ff_counter_d[0]_ins11449  (
.D(\counter_out[0]_21 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_counter_d[0]_3 ) 
);
DFFCE \ff_level_d[6]_ins11450  (
.D(\level_out[6]_5_40 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[6]_3 ) 
);
DFFCE \ff_level_d[5]_ins11451  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[5]_3 ) 
);
DFFCE \ff_level_d[4]_ins11452  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[4]_3 ) 
);
DFFCE \ff_level_d[3]_ins11453  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[3]_3 ) 
);
DFFCE \ff_level_d[2]_ins11454  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[2]_3 ) 
);
DFFCE \ff_level_d[1]_ins11455  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[1]_3 ) 
);
DFFCE \ff_level_d[0]_ins11456  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_level_d[0]_3 ) 
);
DFFCE \ff_state_e[2]_ins11457  (
.D(\w_state_out[2]_19 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[2]_3 ) 
);
DFFCE \ff_state_e[1]_ins11458  (
.D(\w_state_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[1]_3 ) 
);
DFFCE \ff_state_e[0]_ins11459  (
.D(\w_state_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_state_e[0]_3 ) 
);
DFFCE \ff_counter_e[19]_ins11460  (
.D(\counter_out[19]_3_33 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[19]_3 ) 
);
DFFCE \ff_counter_e[18]_ins11461  (
.D(\counter_out[18]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[18]_3 ) 
);
DFFCE \ff_counter_e[17]_ins11462  (
.D(\counter_out[17]_3_34 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[17]_3 ) 
);
DFFCE \ff_counter_e[16]_ins11463  (
.D(\counter_out[16]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[16]_3 ) 
);
DFFCE \ff_counter_e[15]_ins11464  (
.D(\counter_out[15]_3_35 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[15]_3 ) 
);
DFFCE \ff_counter_e[14]_ins11465  (
.D(\counter_out[14]_3_36 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[14]_3 ) 
);
DFFCE \ff_counter_e[13]_ins11466  (
.D(\counter_out[13]_3_37 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[13]_3 ) 
);
DFFCE \ff_counter_e[12]_ins11467  (
.D(\counter_out[12]_31_41 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[12]_3 ) 
);
DFFCE \ff_counter_e[11]_ins11468  (
.D(\counter_out[11]_27 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[11]_3 ) 
);
DFFCE \ff_counter_e[10]_ins11469  (
.D(\counter_out[10]_3_38 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[10]_3 ) 
);
DFFCE \ff_counter_e[9]_ins11470  (
.D(\counter_out[9]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[9]_3 ) 
);
DFFCE \ff_counter_e[8]_ins11471  (
.D(\counter_out[8]_27 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[8]_3 ) 
);
DFFCE \ff_counter_e[7]_ins11472  (
.D(\counter_out[7]_29_42 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[7]_3 ) 
);
DFFCE \ff_counter_e[6]_ins11473  (
.D(\counter_out[6]_3_39 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[6]_3 ) 
);
DFFCE \ff_counter_e[5]_ins11474  (
.D(\counter_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[5]_3 ) 
);
DFFCE \ff_counter_e[4]_ins11475  (
.D(\counter_out[4]_23 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[4]_3 ) 
);
DFFCE \ff_counter_e[3]_ins11476  (
.D(\counter_out[3]_23 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[3]_3 ) 
);
DFFCE \ff_counter_e[2]_ins11477  (
.D(\counter_out[2]_23 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[2]_3 ) 
);
DFFCE \ff_counter_e[1]_ins11478  (
.D(\counter_out[1]_21 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[1]_3 ) 
);
DFFCE \ff_counter_e[0]_ins11479  (
.D(\counter_out[0]_21 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_counter_e[0]_3 ) 
);
DFFCE \ff_level_e[6]_ins11480  (
.D(\level_out[6]_5_40 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[6]_3 ) 
);
DFFCE \ff_level_e[5]_ins11481  (
.D(\level_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[5]_3 ) 
);
DFFCE \ff_level_e[4]_ins11482  (
.D(\level_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[4]_3 ) 
);
DFFCE \ff_level_e[3]_ins11483  (
.D(\level_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[3]_3 ) 
);
DFFCE \ff_level_e[2]_ins11484  (
.D(\level_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[2]_3 ) 
);
DFFCE \ff_level_e[1]_ins11485  (
.D(\level_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[1]_3 ) 
);
DFFCE \ff_level_e[0]_ins11486  (
.D(\level_out[0]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_level_e[0]_3 ) 
);
DFFCE \ff_state_a[2]_ins11487  (
.D(\w_state_out[2]_19 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_state_a[2]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator  u_adsr_envelope_generator (
.o_27_5(o_27_5),
.o_25_4(o_25_4),
.o_23_3(o_23_3),
.o_71(o_71),
.o_19_2(o_19_2),
.o_17_1(o_17_1),
.o_15_0(o_15_0),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.ff_ch1_key_on_5(ff_ch1_key_on_5),
.ff_ch1_key_on(ff_ch1_key_on),
.\wave_address_out[0] (\wave_address_out[0] ),
.o_603(o_603),
.\ff_counter_b[11]_3 (\ff_counter_b[11]_3 ),
.reg_wts_enable(reg_wts_enable),
.\w_state_out[2]_13 (\w_state_out[2]_13 ),
.ff_reg_clone_adsr_a1(ff_reg_clone_adsr_a1),
.\ff_counter_d[19]_3 (\ff_counter_d[19]_3 ),
.\ff_counter_e[19]_3 (\ff_counter_e[19]_3 ),
.\ff_active[0] (\ff_active[0] ),
.n37_61(n37_61),
.\ff_counter_a[18]_3 (\ff_counter_a[18]_3 ),
.\ff_counter_e[18]_3 (\ff_counter_e[18]_3 ),
.\ff_counter_d[17]_3 (\ff_counter_d[17]_3 ),
.\ff_counter_e[17]_3 (\ff_counter_e[17]_3 ),
.n37_57(n37_57),
.\ff_counter_d[16]_3 (\ff_counter_d[16]_3 ),
.\ff_counter_e[16]_3 (\ff_counter_e[16]_3 ),
.n37(n37),
.\ff_counter_d[15]_3 (\ff_counter_d[15]_3 ),
.\ff_counter_e[15]_3 (\ff_counter_e[15]_3 ),
.n37_45(n37_45),
.\ff_counter_a[14]_3 (\ff_counter_a[14]_3 ),
.\ff_counter_e[14]_3 (\ff_counter_e[14]_3 ),
.\ff_counter_a[13]_3 (\ff_counter_a[13]_3 ),
.\ff_counter_e[13]_3 (\ff_counter_e[13]_3 ),
.\level_out[6] (\level_out[6] ),
.\ff_counter_a[12]_3 (\ff_counter_a[12]_3 ),
.\ff_counter_e[12]_3 (\ff_counter_e[12]_3 ),
.\counter_out[11] (\counter_out[11] ),
.\ff_counter_a[11]_3 (\ff_counter_a[11]_3 ),
.\ff_counter_e[11]_3 (\ff_counter_e[11]_3 ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.o(o),
.\ff_counter_d[11]_3 (\ff_counter_d[11]_3 ),
.\ff_counter_c[11]_3 (\ff_counter_c[11]_3 ),
.n280(n280),
.\counter_out[10] (\counter_out[10] ),
.\ff_counter_d[10]_3 (\ff_counter_d[10]_3 ),
.\ff_counter_e[10]_3 (\ff_counter_e[10]_3 ),
.n37_37(n37_37),
.\ff_counter_d[9]_3 (\ff_counter_d[9]_3 ),
.\ff_counter_e[9]_3 (\ff_counter_e[9]_3 ),
.\counter_out[7]_21 (\counter_out[7]_21 ),
.\ff_counter_a[7]_3 (\ff_counter_a[7]_3 ),
.\ff_counter_e[7]_3 (\ff_counter_e[7]_3 ),
.\ff_counter_d[6]_3 (\ff_counter_d[6]_3 ),
.\ff_counter_e[6]_3 (\ff_counter_e[6]_3 ),
.o_45(o_45),
.o_53(o_53),
.o_41(o_41),
.\ff_ch1_key[1] (\ff_ch1_key[1] ),
.ff_ch1_key_release(ff_ch1_key_release),
.ff_ch1_key_on_15(ff_ch1_key_on_15),
.\w_state_out[2]_23 (\w_state_out[2]_23 ),
.\ff_counter_d[0]_3 (\ff_counter_d[0]_3 ),
.\ff_counter_e[0]_3 (\ff_counter_e[0]_3 ),
.\ff_counter_d[1]_3 (\ff_counter_d[1]_3 ),
.\ff_counter_e[1]_3 (\ff_counter_e[1]_3 ),
.\ff_counter_b[2]_3 (\ff_counter_b[2]_3 ),
.\ff_counter_c[2]_3 (\ff_counter_c[2]_3 ),
.\ff_counter_d[3]_3 (\ff_counter_d[3]_3 ),
.\ff_counter_e[3]_3 (\ff_counter_e[3]_3 ),
.\ff_counter_d[4]_3 (\ff_counter_d[4]_3 ),
.\ff_counter_e[4]_3 (\ff_counter_e[4]_3 ),
.\ff_counter_a[5]_3 (\ff_counter_a[5]_3 ),
.\ff_counter_e[5]_3 (\ff_counter_e[5]_3 ),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.o_605(o_605),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.\w_state_out[1] (\w_state_out[1] ),
.ff_ch1_key_off(ff_ch1_key_off),
.n37_93(n37_93),
.\ff_reg_sr_c0[7] (\ff_reg_sr_c0[7] ),
.\ff_reg_sr_d1[7] (\ff_reg_sr_d1[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\ff_reg_sr_a1[7] (\ff_reg_sr_a1[7] ),
.\ff_reg_dr_c1[6] (\ff_reg_dr_c1[6] ),
.\ff_reg_sr_c0[5] (\ff_reg_sr_c0[5] ),
.\ff_reg_sr_d1[5] (\ff_reg_sr_d1[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\ff_reg_sr_a1[5] (\ff_reg_sr_a1[5] ),
.n37_49(n37_49),
.\ff_reg_sr_c0[4] (\ff_reg_sr_c0[4] ),
.\ff_reg_sr_d0[2] (\ff_reg_sr_d0[2] ),
.\ff_reg_ar_d1[7] (\ff_reg_ar_d1[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\counter_out[7]_23 (\counter_out[7]_23 ),
.\ff_reg_ar_d1[6] (\ff_reg_ar_d1[6] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_ar_d1[5] (\ff_reg_ar_d1[5] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_ar_d1[4] (\ff_reg_ar_d1[4] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_ar_d1[3] (\ff_reg_ar_d1[3] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_counter_d[8]_3 (\ff_counter_d[8]_3 ),
.\ff_counter_e[8]_3 (\ff_counter_e[8]_3 ),
.\ff_reg_ar_d1[2] (\ff_reg_ar_d1[2] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_ar_d1[1] (\ff_reg_ar_d1[1] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_ar_d1[0] (\ff_reg_ar_d1[0] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\ff_state_d[1]_3 (\ff_state_d[1]_3 ),
.\ff_state_e[1]_3 (\ff_state_e[1]_3 ),
.\ff_state_d[0]_3 (\ff_state_d[0]_3 ),
.\ff_state_e[0]_3 (\ff_state_e[0]_3 ),
.o_43(o_43),
.o_49(o_49),
.o_55(o_55),
.o_47(o_47),
.o_63(o_63),
.o_35(o_35),
.o_39(o_39),
.\ff_state_a[1]_3 (\ff_state_a[1]_3 ),
.\ff_state_c[1]_3 (\ff_state_c[1]_3 ),
.\ff_state_b[1]_3 (\ff_state_b[1]_3 ),
.\ff_state_b[2]_3 (\ff_state_b[2]_3 ),
.\ff_state_c[2]_3 (\ff_state_c[2]_3 ),
.\ff_state_a[2]_3 (\ff_state_a[2]_3 ),
.\ff_state_d[2]_3 (\ff_state_d[2]_3 ),
.\ff_state_e[2]_3 (\ff_state_e[2]_3 ),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\ff_state_a[0]_3 (\ff_state_a[0]_3 ),
.\ff_state_c[0]_3 (\ff_state_c[0]_3 ),
.\ff_state_b[0]_3 (\ff_state_b[0]_3 ),
.\counter_out[13] (\counter_out[13] ),
.\ff_reg_sr_d1[0] (\ff_reg_sr_d1[0] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\ff_reg_sr_a1[0] (\ff_reg_sr_a1[0] ),
.n37_53(n37_53),
.\ff_reg_sr_a0[7] (\ff_reg_sr_a0[7] ),
.\ff_reg_sr_e0[7] (\ff_reg_sr_e0[7] ),
.\ff_reg_sr_d0[7] (\ff_reg_sr_d0[7] ),
.\ff_reg_sr_b0[7] (\ff_reg_sr_b0[7] ),
.\ff_reg_sr_b1[7] (\ff_reg_sr_b1[7] ),
.\ff_reg_sr_c1[7] (\ff_reg_sr_c1[7] ),
.\counter_out[19] (\counter_out[19] ),
.\ff_reg_dr_a1[6] (\ff_reg_dr_a1[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\ff_reg_dr_d1[6] (\ff_reg_dr_d1[6] ),
.\ff_reg_dr_b1[6] (\ff_reg_dr_b1[6] ),
.\ff_reg_rr_a1[6] (\ff_reg_rr_a1[6] ),
.\ff_reg_rr_d1[6] (\ff_reg_rr_d1[6] ),
.\ff_reg_sr_b1[6] (\ff_reg_sr_b1[6] ),
.\ff_reg_sr_c1[6] (\ff_reg_sr_c1[6] ),
.\ff_reg_sr_a0[6] (\ff_reg_sr_a0[6] ),
.\ff_reg_sr_d0[6] (\ff_reg_sr_d0[6] ),
.\ff_reg_sr_e0[6] (\ff_reg_sr_e0[6] ),
.\ff_reg_sr_a0[5] (\ff_reg_sr_a0[5] ),
.\ff_reg_sr_e0[5] (\ff_reg_sr_e0[5] ),
.\ff_reg_sr_d0[5] (\ff_reg_sr_d0[5] ),
.\ff_reg_sr_b0[5] (\ff_reg_sr_b0[5] ),
.\ff_reg_sr_b1[5] (\ff_reg_sr_b1[5] ),
.\ff_reg_sr_c1[5] (\ff_reg_sr_c1[5] ),
.\ff_reg_dr_a1[4] (\ff_reg_dr_a1[4] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\ff_reg_sr_a1[4] (\ff_reg_sr_a1[4] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\ff_reg_sr_a0[4] (\ff_reg_sr_a0[4] ),
.\ff_reg_sr_e0[4] (\ff_reg_sr_e0[4] ),
.\ff_reg_sr_d0[4] (\ff_reg_sr_d0[4] ),
.\ff_reg_sr_b0[4] (\ff_reg_sr_b0[4] ),
.\ff_reg_dr_a1[3] (\ff_reg_dr_a1[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\ff_reg_rr_d1[3] (\ff_reg_rr_d1[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\ff_reg_sr_a1[3] (\ff_reg_sr_a1[3] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\ff_reg_sr_a0[3] (\ff_reg_sr_a0[3] ),
.\ff_reg_sr_d0[3] (\ff_reg_sr_d0[3] ),
.\ff_reg_sr_e0[3] (\ff_reg_sr_e0[3] ),
.\ff_reg_dr_a1[2] (\ff_reg_dr_a1[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\ff_reg_rr_d1[2] (\ff_reg_rr_d1[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\ff_reg_sr_a1[2] (\ff_reg_sr_a1[2] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\ff_reg_sr_b0[2] (\ff_reg_sr_b0[2] ),
.\ff_reg_sr_c0[2] (\ff_reg_sr_c0[2] ),
.\ff_reg_sr_a0[2] (\ff_reg_sr_a0[2] ),
.\ff_reg_sr_e0[2] (\ff_reg_sr_e0[2] ),
.\ff_reg_ar_c0[7] (\ff_reg_ar_c0[7] ),
.\ff_reg_ar_b0[7] (\ff_reg_ar_b0[7] ),
.\ff_reg_ar_e0[7] (\ff_reg_ar_e0[7] ),
.\ff_reg_ar_a0[7] (\ff_reg_ar_a0[7] ),
.\ff_reg_sr_a1[1] (\ff_reg_sr_a1[1] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\ff_reg_ar_a0[2] (\ff_reg_ar_a0[2] ),
.\ff_reg_ar_e0[2] (\ff_reg_ar_e0[2] ),
.\ff_reg_ar_c0[2] (\ff_reg_ar_c0[2] ),
.\ff_reg_ar_b0[2] (\ff_reg_ar_b0[2] ),
.\ff_reg_ar_a0[0] (\ff_reg_ar_a0[0] ),
.\ff_reg_ar_e0[0] (\ff_reg_ar_e0[0] ),
.\ff_reg_ar_c0[0] (\ff_reg_ar_c0[0] ),
.\ff_reg_ar_b0[0] (\ff_reg_ar_b0[0] ),
.\ff_level_c[2]_3 (\ff_level_c[2]_3 ),
.\ff_level_b[5]_3 (\ff_level_b[5]_3 ),
.\w_state_out[0]_87 (\w_state_out[0]_87 ),
.\w_state_out[0]_45 (\w_state_out[0]_45 ),
.\w_state_out[0]_25 (\w_state_out[0]_25 ),
.\ff_reg_rr_d1[1] (\ff_reg_rr_d1[1] ),
.\counter_out[7] (\counter_out[7] ),
.\ff_reg_sr_b1[0] (\ff_reg_sr_b1[0] ),
.\ff_reg_sr_c1[0] (\ff_reg_sr_c1[0] ),
.\ff_reg_dr_d1[0] (\ff_reg_dr_d1[0] ),
.\ff_reg_dr_b1[0] (\ff_reg_dr_b1[0] ),
.\ff_reg_dr_a1[7] (\ff_reg_dr_a1[7] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\ff_reg_sr_b0[6] (\ff_reg_sr_b0[6] ),
.\ff_reg_sr_c0[6] (\ff_reg_sr_c0[6] ),
.\ff_reg_rr_c1[5] (\ff_reg_rr_c1[5] ),
.\ff_reg_dr_a1[5] (\ff_reg_dr_a1[5] ),
.\ff_reg_dr_d1[5] (\ff_reg_dr_d1[5] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\ff_reg_rr_a1[4] (\ff_reg_rr_a1[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\ff_reg_sr_b0[3] (\ff_reg_sr_b0[3] ),
.\ff_reg_sr_c0[3] (\ff_reg_sr_c0[3] ),
.\ff_reg_sl_a1[1] (\ff_reg_sl_a1[1] ),
.\ff_reg_sl_a1[4] (\ff_reg_sl_a1[4] ),
.\w_state_out[0]_61 (\w_state_out[0]_61 ),
.\w_state_out[0]_65 (\w_state_out[0]_65 ),
.\ff_reg_sl_a1[3] (\ff_reg_sl_a1[3] ),
.\ff_reg_sl_b0[0] (\ff_reg_sl_b0[0] ),
.\ff_reg_sl_c0[0] (\ff_reg_sl_c0[0] ),
.\ff_reg_rr_c1[1] (\ff_reg_rr_c1[1] ),
.\ff_reg_rr_b1[1] (\ff_reg_rr_b1[1] ),
.\ff_reg_rr_a1[7] (\ff_reg_rr_a1[7] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\ff_reg_rr_a1[5] (\ff_reg_rr_a1[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\ff_reg_rr_d1[5] (\ff_reg_rr_d1[5] ),
.\ff_reg_rr_b1[5] (\ff_reg_rr_b1[5] ),
.\ff_reg_dr_b1[5] (\ff_reg_dr_b1[5] ),
.\ff_reg_dr_c1[5] (\ff_reg_dr_c1[5] ),
.\ff_reg_sl_b1[1] (\ff_reg_sl_b1[1] ),
.\ff_reg_sl_c1[1] (\ff_reg_sl_c1[1] ),
.\ff_reg_sl_d1[1] (\ff_reg_sl_d1[1] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\ff_reg_sl_d1[4] (\ff_reg_sl_d1[4] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\ff_reg_sl_b1[4] (\ff_reg_sl_b1[4] ),
.\ff_reg_sl_c1[4] (\ff_reg_sl_c1[4] ),
.\ff_reg_sl_d1[3] (\ff_reg_sl_d1[3] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\ff_reg_sl_b1[3] (\ff_reg_sl_b1[3] ),
.\ff_reg_sl_c1[3] (\ff_reg_sl_c1[3] ),
.\ff_reg_sl_b1[0] (\ff_reg_sl_b1[0] ),
.\ff_reg_sl_a1[0] (\ff_reg_sl_a1[0] ),
.\ff_reg_sl_c1[0] (\ff_reg_sl_c1[0] ),
.\ff_reg_sl_b1[2] (\ff_reg_sl_b1[2] ),
.\ff_reg_sl_c1[2] (\ff_reg_sl_c1[2] ),
.\ff_reg_sl_a1[2] (\ff_reg_sl_a1[2] ),
.\ff_reg_sl_d1[2] (\ff_reg_sl_d1[2] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\ff_reg_rr_a1[0] (\ff_reg_rr_a1[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\ff_reg_dr_a1[1] (\ff_reg_dr_a1[1] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\ff_reg_dr_c1[1] (\ff_reg_dr_c1[1] ),
.n37_41(n37_41),
.\ff_counter_a[19]_3 (\ff_counter_a[19]_3 ),
.\ff_counter_b[19]_3 (\ff_counter_b[19]_3 ),
.\ff_counter_c[19]_3 (\ff_counter_c[19]_3 ),
.\ff_counter_d[18]_3 (\ff_counter_d[18]_3 ),
.\ff_counter_b[18]_3 (\ff_counter_b[18]_3 ),
.\ff_counter_c[18]_3 (\ff_counter_c[18]_3 ),
.\ff_counter_a[17]_3 (\ff_counter_a[17]_3 ),
.\ff_counter_b[17]_3 (\ff_counter_b[17]_3 ),
.\ff_counter_c[17]_3 (\ff_counter_c[17]_3 ),
.\ff_counter_a[16]_3 (\ff_counter_a[16]_3 ),
.\ff_counter_b[16]_3 (\ff_counter_b[16]_3 ),
.\ff_counter_c[16]_3 (\ff_counter_c[16]_3 ),
.\ff_counter_a[15]_3 (\ff_counter_a[15]_3 ),
.\ff_counter_b[15]_3 (\ff_counter_b[15]_3 ),
.\ff_counter_c[15]_3 (\ff_counter_c[15]_3 ),
.\ff_counter_d[14]_3 (\ff_counter_d[14]_3 ),
.\ff_counter_b[14]_3 (\ff_counter_b[14]_3 ),
.\ff_counter_c[14]_3 (\ff_counter_c[14]_3 ),
.\ff_counter_d[13]_3 (\ff_counter_d[13]_3 ),
.\ff_counter_b[13]_3 (\ff_counter_b[13]_3 ),
.\ff_counter_c[13]_3 (\ff_counter_c[13]_3 ),
.\ff_counter_d[12]_3 (\ff_counter_d[12]_3 ),
.\ff_counter_b[12]_3 (\ff_counter_b[12]_3 ),
.\ff_counter_c[12]_3 (\ff_counter_c[12]_3 ),
.\ff_counter_a[10]_3 (\ff_counter_a[10]_3 ),
.\ff_counter_b[10]_3 (\ff_counter_b[10]_3 ),
.\ff_counter_c[10]_3 (\ff_counter_c[10]_3 ),
.\ff_counter_a[9]_3 (\ff_counter_a[9]_3 ),
.\ff_counter_b[9]_3 (\ff_counter_b[9]_3 ),
.\ff_counter_c[9]_3 (\ff_counter_c[9]_3 ),
.\ff_counter_d[7]_3 (\ff_counter_d[7]_3 ),
.\ff_counter_b[7]_3 (\ff_counter_b[7]_3 ),
.\ff_counter_c[7]_3 (\ff_counter_c[7]_3 ),
.\ff_counter_a[6]_3 (\ff_counter_a[6]_3 ),
.\ff_counter_b[6]_3 (\ff_counter_b[6]_3 ),
.\ff_counter_c[6]_3 (\ff_counter_c[6]_3 ),
.\ff_counter_a[0]_3 (\ff_counter_a[0]_3 ),
.\ff_counter_b[0]_3 (\ff_counter_b[0]_3 ),
.\ff_counter_c[0]_3 (\ff_counter_c[0]_3 ),
.\ff_counter_a[1]_3 (\ff_counter_a[1]_3 ),
.\ff_counter_b[1]_3 (\ff_counter_b[1]_3 ),
.\ff_counter_c[1]_3 (\ff_counter_c[1]_3 ),
.\ff_counter_d[2]_3 (\ff_counter_d[2]_3 ),
.\ff_counter_e[2]_3 (\ff_counter_e[2]_3 ),
.\ff_counter_a[2]_3 (\ff_counter_a[2]_3 ),
.\ff_counter_a[3]_3 (\ff_counter_a[3]_3 ),
.\ff_counter_b[3]_3 (\ff_counter_b[3]_3 ),
.\ff_counter_c[3]_3 (\ff_counter_c[3]_3 ),
.\ff_counter_a[4]_3 (\ff_counter_a[4]_3 ),
.\ff_counter_b[4]_3 (\ff_counter_b[4]_3 ),
.\ff_counter_c[4]_3 (\ff_counter_c[4]_3 ),
.\ff_counter_d[5]_3 (\ff_counter_d[5]_3 ),
.\ff_counter_b[5]_3 (\ff_counter_b[5]_3 ),
.\ff_counter_c[5]_3 (\ff_counter_c[5]_3 ),
.\ff_reg_sr_d1[6] (\ff_reg_sr_d1[6] ),
.\ff_reg_sr_a1[6] (\ff_reg_sr_a1[6] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\counter_out[17] (\counter_out[17] ),
.\ff_reg_dr_b1[4] (\ff_reg_dr_b1[4] ),
.\ff_reg_dr_d1[4] (\ff_reg_dr_d1[4] ),
.\ff_reg_dr_c1[4] (\ff_reg_dr_c1[4] ),
.\ff_reg_sr_b1[4] (\ff_reg_sr_b1[4] ),
.\ff_reg_sr_d1[4] (\ff_reg_sr_d1[4] ),
.\ff_reg_sr_c1[4] (\ff_reg_sr_c1[4] ),
.\ff_reg_dr_d1[3] (\ff_reg_dr_d1[3] ),
.\ff_reg_dr_b1[3] (\ff_reg_dr_b1[3] ),
.\ff_reg_dr_c1[3] (\ff_reg_dr_c1[3] ),
.\ff_reg_sr_b1[3] (\ff_reg_sr_b1[3] ),
.\ff_reg_sr_d1[3] (\ff_reg_sr_d1[3] ),
.\ff_reg_sr_c1[3] (\ff_reg_sr_c1[3] ),
.\ff_reg_dr_b1[2] (\ff_reg_dr_b1[2] ),
.\ff_reg_dr_d1[2] (\ff_reg_dr_d1[2] ),
.\ff_reg_dr_c1[2] (\ff_reg_dr_c1[2] ),
.\ff_reg_sr_b1[2] (\ff_reg_sr_b1[2] ),
.\ff_reg_sr_d1[2] (\ff_reg_sr_d1[2] ),
.\ff_reg_sr_c1[2] (\ff_reg_sr_c1[2] ),
.\ff_reg_ar_b1[7] (\ff_reg_ar_b1[7] ),
.\ff_reg_ar_a1[7] (\ff_reg_ar_a1[7] ),
.\ff_reg_ar_c1[7] (\ff_reg_ar_c1[7] ),
.\ff_reg_ar_b1[6] (\ff_reg_ar_b1[6] ),
.\ff_reg_ar_a1[6] (\ff_reg_ar_a1[6] ),
.\ff_reg_ar_c1[6] (\ff_reg_ar_c1[6] ),
.\ff_reg_ar_b1[5] (\ff_reg_ar_b1[5] ),
.\ff_reg_ar_a1[5] (\ff_reg_ar_a1[5] ),
.\ff_reg_ar_c1[5] (\ff_reg_ar_c1[5] ),
.\ff_reg_ar_b1[4] (\ff_reg_ar_b1[4] ),
.\ff_reg_ar_a1[4] (\ff_reg_ar_a1[4] ),
.\ff_reg_ar_c1[4] (\ff_reg_ar_c1[4] ),
.\ff_reg_ar_b1[3] (\ff_reg_ar_b1[3] ),
.\ff_reg_ar_a1[3] (\ff_reg_ar_a1[3] ),
.\ff_reg_ar_c1[3] (\ff_reg_ar_c1[3] ),
.\ff_counter_a[8]_3 (\ff_counter_a[8]_3 ),
.\ff_counter_b[8]_3 (\ff_counter_b[8]_3 ),
.\ff_counter_c[8]_3 (\ff_counter_c[8]_3 ),
.\ff_reg_ar_b1[2] (\ff_reg_ar_b1[2] ),
.\ff_reg_ar_a1[2] (\ff_reg_ar_a1[2] ),
.\ff_reg_ar_c1[2] (\ff_reg_ar_c1[2] ),
.\ff_reg_ar_b1[1] (\ff_reg_ar_b1[1] ),
.\ff_reg_ar_a1[1] (\ff_reg_ar_a1[1] ),
.\ff_reg_ar_c1[1] (\ff_reg_ar_c1[1] ),
.\ff_reg_ar_b1[0] (\ff_reg_ar_b1[0] ),
.\ff_reg_ar_a1[0] (\ff_reg_ar_a1[0] ),
.\ff_reg_ar_c1[0] (\ff_reg_ar_c1[0] ),
.\ff_reg_rr_a1[1] (\ff_reg_rr_a1[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\counter_out[12] (\counter_out[12] ),
.\ff_reg_dr_b1[7] (\ff_reg_dr_b1[7] ),
.\ff_reg_dr_d1[7] (\ff_reg_dr_d1[7] ),
.\ff_reg_dr_c1[7] (\ff_reg_dr_c1[7] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\ff_reg_rr_c1[6] (\ff_reg_rr_c1[6] ),
.\ff_reg_rr_b1[6] (\ff_reg_rr_b1[6] ),
.\ff_reg_rr_b1[4] (\ff_reg_rr_b1[4] ),
.\ff_reg_rr_d1[4] (\ff_reg_rr_d1[4] ),
.\ff_reg_rr_c1[4] (\ff_reg_rr_c1[4] ),
.\ff_reg_rr_b1[3] (\ff_reg_rr_b1[3] ),
.\ff_reg_rr_c1[3] (\ff_reg_rr_c1[3] ),
.\ff_reg_rr_a1[3] (\ff_reg_rr_a1[3] ),
.\ff_reg_rr_b1[2] (\ff_reg_rr_b1[2] ),
.\ff_reg_rr_c1[2] (\ff_reg_rr_c1[2] ),
.\ff_reg_rr_a1[2] (\ff_reg_rr_a1[2] ),
.\ff_reg_sr_d1[1] (\ff_reg_sr_d1[1] ),
.\ff_reg_sr_b1[1] (\ff_reg_sr_b1[1] ),
.\ff_reg_sr_c1[1] (\ff_reg_sr_c1[1] ),
.\w_state_out[0]_59 (\w_state_out[0]_59 ),
.\w_state_out[0]_57 (\w_state_out[0]_57 ),
.\w_state_out[0]_49 (\w_state_out[0]_49 ),
.\w_state_out[0]_47 (\w_state_out[0]_47 ),
.\w_state_out[0]_41 (\w_state_out[0]_41 ),
.\w_state_out[0]_39 (\w_state_out[0]_39 ),
.\ff_reg_dr_a1[0] (\ff_reg_dr_a1[0] ),
.\ff_reg_dr_c1[0] (\ff_reg_dr_c1[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\ff_reg_rr_b1[7] (\ff_reg_rr_b1[7] ),
.\ff_reg_rr_d1[7] (\ff_reg_rr_d1[7] ),
.\ff_reg_rr_c1[7] (\ff_reg_rr_c1[7] ),
.\ff_reg_sl_d1[5] (\ff_reg_sl_d1[5] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\ff_reg_sl_a1[5] (\ff_reg_sl_a1[5] ),
.\ff_reg_sl_b1[5] (\ff_reg_sl_b1[5] ),
.\ff_reg_sl_c1[5] (\ff_reg_sl_c1[5] ),
.\ff_reg_sl_d1[0] (\ff_reg_sl_d1[0] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\ff_reg_dr_d1[1] (\ff_reg_dr_d1[1] ),
.\ff_reg_dr_b1[1] (\ff_reg_dr_b1[1] ),
.\ff_reg_rr_d1[0] (\ff_reg_rr_d1[0] ),
.\ff_reg_rr_b1[0] (\ff_reg_rr_b1[0] ),
.\ff_reg_rr_c1[0] (\ff_reg_rr_c1[0] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[16] (\counter_out[16] ),
.\counter_out[18] (\counter_out[18] ),
.\counter_out[19]_3_33 (\counter_out[19]_3_33 ),
.\counter_out[18]_3 (\counter_out[18]_3 ),
.\counter_out[17]_3_34 (\counter_out[17]_3_34 ),
.\counter_out[16]_3 (\counter_out[16]_3 ),
.\counter_out[15]_3_35 (\counter_out[15]_3_35 ),
.\counter_out[14]_3_36 (\counter_out[14]_3_36 ),
.\counter_out[13]_3_37 (\counter_out[13]_3_37 ),
.\counter_out[10]_3_38 (\counter_out[10]_3_38 ),
.\counter_out[9]_3 (\counter_out[9]_3 ),
.\counter_out[6]_3_39 (\counter_out[6]_3_39 ),
.\level_out[0]_5 (\level_out[0]_5 ),
.\level_out[1]_5 (\level_out[1]_5 ),
.\level_out[2]_5 (\level_out[2]_5 ),
.\level_out[3]_5 (\level_out[3]_5 ),
.\level_out[4]_5 (\level_out[4]_5 ),
.\level_out[5]_5 (\level_out[5]_5 ),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\counter_out[5]_5 (\counter_out[5]_5 ),
.\level_out[6]_5_40 (\level_out[6]_5_40 ),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[19]_11 (\counter_out[19]_11 ),
.\w_state_out[1]_27 (\w_state_out[1]_27 ),
.\counter_out[19]_27 (\counter_out[19]_27 ),
.\counter_out[18]_31 (\counter_out[18]_31 ),
.\counter_out[17]_23 (\counter_out[17]_23 ),
.\counter_out[16]_27 (\counter_out[16]_27 ),
.\counter_out[14]_27 (\counter_out[14]_27 ),
.\counter_out[13]_23 (\counter_out[13]_23 ),
.\counter_out[8] (\counter_out[8] ),
.\counter_out[6] (\counter_out[6] ),
.\counter_out[15]_43 (\counter_out[15]_43 ),
.\counter_out[15]_45 (\counter_out[15]_45 ),
.\counter_out[12]_31_41 (\counter_out[12]_31_41 ),
.\counter_out[11]_27 (\counter_out[11]_27 ),
.\counter_out[8]_27 (\counter_out[8]_27 ),
.\counter_out[7]_29_42 (\counter_out[7]_29_42 ),
.\counter_out[4]_23 (\counter_out[4]_23 ),
.\counter_out[3]_23 (\counter_out[3]_23 ),
.\counter_out[2]_23 (\counter_out[2]_23 ),
.\counter_out[1]_21 (\counter_out[1]_21 ),
.\counter_out[0]_21 (\counter_out[0]_21 ),
.\w_state_out[2]_19 (\w_state_out[2]_19 ) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_level_selector  u_level_selector (
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_level_a[6]_3 (\ff_level_a[6]_3 ),
.\ff_level_c[6]_3 (\ff_level_c[6]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_level_b[6]_3 (\ff_level_b[6]_3 ),
.\ff_level_d[6]_3 (\ff_level_d[6]_3 ),
.\ff_level_e[6]_3 (\ff_level_e[6]_3 ),
.\ff_level_d[5]_3 (\ff_level_d[5]_3 ),
.\ff_level_e[5]_3 (\ff_level_e[5]_3 ),
.\ff_level_b[5]_3 (\ff_level_b[5]_3 ),
.\ff_level_d[4]_3 (\ff_level_d[4]_3 ),
.\ff_level_e[4]_3 (\ff_level_e[4]_3 ),
.\ff_level_a[4]_3 (\ff_level_a[4]_3 ),
.\ff_level_d[3]_3 (\ff_level_d[3]_3 ),
.\ff_level_e[3]_3 (\ff_level_e[3]_3 ),
.\ff_level_b[3]_3 (\ff_level_b[3]_3 ),
.\ff_level_b[2]_3 (\ff_level_b[2]_3 ),
.\ff_level_a[2]_3 (\ff_level_a[2]_3 ),
.\ff_level_d[2]_3 (\ff_level_d[2]_3 ),
.\ff_level_e[2]_3 (\ff_level_e[2]_3 ),
.\ff_level_c[2]_3 (\ff_level_c[2]_3 ),
.\ff_level_b[1]_3 (\ff_level_b[1]_3 ),
.\ff_level_d[1]_3 (\ff_level_d[1]_3 ),
.\ff_level_e[1]_3 (\ff_level_e[1]_3 ),
.\ff_level_a[0]_3 (\ff_level_a[0]_3 ),
.\ff_level_c[0]_3 (\ff_level_c[0]_3 ),
.\ff_level_d[0]_3 (\ff_level_d[0]_3 ),
.\ff_level_e[0]_3 (\ff_level_e[0]_3 ),
.\ff_level_b[0]_3 (\ff_level_b[0]_3 ),
.\ff_level_a[5]_3 (\ff_level_a[5]_3 ),
.\ff_level_c[5]_3 (\ff_level_c[5]_3 ),
.\ff_level_b[4]_3 (\ff_level_b[4]_3 ),
.\ff_level_c[4]_3 (\ff_level_c[4]_3 ),
.\ff_level_a[3]_3 (\ff_level_a[3]_3 ),
.\ff_level_c[3]_3 (\ff_level_c[3]_3 ),
.\ff_level_a[1]_3 (\ff_level_a[1]_3 ),
.\ff_level_c[1]_3 (\ff_level_c[1]_3 ),
.o_15_0(o_15_0),
.o_17_1(o_17_1),
.o_19_2(o_19_2),
.o_23_3(o_23_3),
.o_25_4(o_25_4),
.o_27_5(o_27_5),
.o_35(o_35),
.o_39(o_39),
.o_41(o_41),
.o_43(o_43),
.o_45(o_45),
.o_47(o_47),
.o_49(o_49),
.o_53(o_53),
.o_55(o_55),
.o_63(o_63),
.o_71(o_71) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11] ,\ff_frequency_count_b[11] ,\ff_active[0] ,\ff_frequency_count_c[11] ,\ff_frequency_count_d[11] ,\ff_frequency_count_a[10] ,\ff_frequency_count_b[10] ,\ff_frequency_count_c[10] ,\ff_frequency_count_d[10] ,\ff_frequency_count_a[9] ,\ff_frequency_count_b[9] ,\ff_frequency_count_c[9] ,\ff_frequency_count_d[9] ,\ff_frequency_count_a[8] ,\ff_frequency_count_b[8] ,\ff_frequency_count_c[8] ,\ff_frequency_count_d[8] ,\ff_frequency_count_a[7] ,\ff_frequency_count_b[7] ,\ff_frequency_count_c[7] ,\ff_frequency_count_d[7] ,\ff_frequency_count_a[6] ,\ff_frequency_count_b[6] ,\ff_frequency_count_c[6] ,\ff_frequency_count_d[6] ,\ff_frequency_count_a[5] ,\ff_frequency_count_b[5] ,\ff_frequency_count_c[5] ,\ff_frequency_count_d[5] ,\ff_frequency_count_a[4] ,\ff_frequency_count_b[4] ,\ff_frequency_count_c[4] ,\ff_frequency_count_d[4] ,\ff_frequency_count_a[3] ,\ff_frequency_count_b[3] ,\ff_frequency_count_c[3] ,\ff_frequency_count_d[3] ,\ff_frequency_count_a[2] ,\ff_frequency_count_b[2] ,\ff_frequency_count_c[2] ,\ff_frequency_count_d[2] ,\ff_frequency_count_a[1] ,\ff_frequency_count_b[1] ,\ff_frequency_count_c[1] ,\ff_frequency_count_d[1] ,\ff_frequency_count_a[0] ,\ff_frequency_count_b[0] ,\ff_frequency_count_c[0] ,\ff_frequency_count_d[0] ,n3_25_253,n3_27_254,n3_29_255,n3_31_256,n3_33_257,n3_35_258,n3_37_259,n3_39_260,n3_41_261,n3_43_262,n3_45_263,n3_47_264);
input \ff_active[1] ;
input \ff_frequency_count_a[11] ;
input \ff_frequency_count_b[11] ;
input \ff_active[0] ;
input \ff_frequency_count_c[11] ;
input \ff_frequency_count_d[11] ;
input \ff_frequency_count_a[10] ;
input \ff_frequency_count_b[10] ;
input \ff_frequency_count_c[10] ;
input \ff_frequency_count_d[10] ;
input \ff_frequency_count_a[9] ;
input \ff_frequency_count_b[9] ;
input \ff_frequency_count_c[9] ;
input \ff_frequency_count_d[9] ;
input \ff_frequency_count_a[8] ;
input \ff_frequency_count_b[8] ;
input \ff_frequency_count_c[8] ;
input \ff_frequency_count_d[8] ;
input \ff_frequency_count_a[7] ;
input \ff_frequency_count_b[7] ;
input \ff_frequency_count_c[7] ;
input \ff_frequency_count_d[7] ;
input \ff_frequency_count_a[6] ;
input \ff_frequency_count_b[6] ;
input \ff_frequency_count_c[6] ;
input \ff_frequency_count_d[6] ;
input \ff_frequency_count_a[5] ;
input \ff_frequency_count_b[5] ;
input \ff_frequency_count_c[5] ;
input \ff_frequency_count_d[5] ;
input \ff_frequency_count_a[4] ;
input \ff_frequency_count_b[4] ;
input \ff_frequency_count_c[4] ;
input \ff_frequency_count_d[4] ;
input \ff_frequency_count_a[3] ;
input \ff_frequency_count_b[3] ;
input \ff_frequency_count_c[3] ;
input \ff_frequency_count_d[3] ;
input \ff_frequency_count_a[2] ;
input \ff_frequency_count_b[2] ;
input \ff_frequency_count_c[2] ;
input \ff_frequency_count_d[2] ;
input \ff_frequency_count_a[1] ;
input \ff_frequency_count_b[1] ;
input \ff_frequency_count_c[1] ;
input \ff_frequency_count_d[1] ;
input \ff_frequency_count_a[0] ;
input \ff_frequency_count_b[0] ;
input \ff_frequency_count_c[0] ;
input \ff_frequency_count_d[0] ;
output n3_25_253;
output n3_27_254;
output n3_29_255;
output n3_31_256;
output n3_33_257;
output n3_35_258;
output n3_37_259;
output n3_39_260;
output n3_41_261;
output n3_43_262;
output n3_45_263;
output n3_47_264;
wire n3_25_253;
wire n3_27_254;
wire n3_29_255;
wire n3_31_256;
wire n3_33_257;
wire n3_35_258;
wire n3_37_259;
wire n3_39_260;
wire n3_41_261;
wire n3_43_262;
wire n3_45_263;
wire n3_47_264;
wire n1;
wire n2;
wire n1_29;
wire n2_27;
wire n1_31;
wire n2_29;
wire n1_33;
wire n2_31;
wire n1_35;
wire n2_33;
wire n1_37;
wire n2_35;
wire n1_39;
wire n2_37;
wire n1_41;
wire n2_39;
wire n1_43;
wire n2_41;
wire n1_45;
wire n2_43;
wire n1_47;
wire n2_45;
wire n1_49;
wire n2_47;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15585 (
.I0(n1),
.I1(n2),
.S0(\ff_active[1] ),
.O(n3_25_253) 
);
MUX2_LUT5 n3_ins15586 (
.I0(n1_29),
.I1(n2_27),
.S0(\ff_active[1] ),
.O(n3_27_254) 
);
MUX2_LUT5 n3_ins15587 (
.I0(n1_31),
.I1(n2_29),
.S0(\ff_active[1] ),
.O(n3_29_255) 
);
MUX2_LUT5 n3_ins15588 (
.I0(n1_33),
.I1(n2_31),
.S0(\ff_active[1] ),
.O(n3_31_256) 
);
MUX2_LUT5 n3_ins15589 (
.I0(n1_35),
.I1(n2_33),
.S0(\ff_active[1] ),
.O(n3_33_257) 
);
MUX2_LUT5 n3_ins15590 (
.I0(n1_37),
.I1(n2_35),
.S0(\ff_active[1] ),
.O(n3_35_258) 
);
MUX2_LUT5 n3_ins15591 (
.I0(n1_39),
.I1(n2_37),
.S0(\ff_active[1] ),
.O(n3_37_259) 
);
MUX2_LUT5 n3_ins15592 (
.I0(n1_41),
.I1(n2_39),
.S0(\ff_active[1] ),
.O(n3_39_260) 
);
MUX2_LUT5 n3_ins15593 (
.I0(n1_43),
.I1(n2_41),
.S0(\ff_active[1] ),
.O(n3_41_261) 
);
MUX2_LUT5 n3_ins15594 (
.I0(n1_45),
.I1(n2_43),
.S0(\ff_active[1] ),
.O(n3_43_262) 
);
MUX2_LUT5 n3_ins15595 (
.I0(n1_47),
.I1(n2_45),
.S0(\ff_active[1] ),
.O(n3_45_263) 
);
MUX2_LUT5 n3_ins15623 (
.I0(n1_49),
.I1(n2_47),
.S0(\ff_active[1] ),
.O(n3_47_264) 
);
LUT3 n1_ins15812 (
.I0(\ff_frequency_count_a[11] ),
.I1(\ff_frequency_count_b[11] ),
.I2(\ff_active[0] ),
.F(n1) 
);
defparam n1_ins15812.INIT=8'hCA;
LUT3 n2_ins15813 (
.I0(\ff_frequency_count_c[11] ),
.I1(\ff_frequency_count_d[11] ),
.I2(\ff_active[0] ),
.F(n2) 
);
defparam n2_ins15813.INIT=8'hCA;
LUT3 n1_ins15814 (
.I0(\ff_frequency_count_a[10] ),
.I1(\ff_frequency_count_b[10] ),
.I2(\ff_active[0] ),
.F(n1_29) 
);
defparam n1_ins15814.INIT=8'hCA;
LUT3 n2_ins15815 (
.I0(\ff_frequency_count_c[10] ),
.I1(\ff_frequency_count_d[10] ),
.I2(\ff_active[0] ),
.F(n2_27) 
);
defparam n2_ins15815.INIT=8'hCA;
LUT3 n1_ins15816 (
.I0(\ff_frequency_count_a[9] ),
.I1(\ff_frequency_count_b[9] ),
.I2(\ff_active[0] ),
.F(n1_31) 
);
defparam n1_ins15816.INIT=8'hCA;
LUT3 n2_ins15817 (
.I0(\ff_frequency_count_c[9] ),
.I1(\ff_frequency_count_d[9] ),
.I2(\ff_active[0] ),
.F(n2_29) 
);
defparam n2_ins15817.INIT=8'hCA;
LUT3 n1_ins15818 (
.I0(\ff_frequency_count_a[8] ),
.I1(\ff_frequency_count_b[8] ),
.I2(\ff_active[0] ),
.F(n1_33) 
);
defparam n1_ins15818.INIT=8'hCA;
LUT3 n2_ins15819 (
.I0(\ff_frequency_count_c[8] ),
.I1(\ff_frequency_count_d[8] ),
.I2(\ff_active[0] ),
.F(n2_31) 
);
defparam n2_ins15819.INIT=8'hCA;
LUT3 n1_ins15820 (
.I0(\ff_frequency_count_a[7] ),
.I1(\ff_frequency_count_b[7] ),
.I2(\ff_active[0] ),
.F(n1_35) 
);
defparam n1_ins15820.INIT=8'hCA;
LUT3 n2_ins15821 (
.I0(\ff_frequency_count_c[7] ),
.I1(\ff_frequency_count_d[7] ),
.I2(\ff_active[0] ),
.F(n2_33) 
);
defparam n2_ins15821.INIT=8'hCA;
LUT3 n1_ins15822 (
.I0(\ff_frequency_count_a[6] ),
.I1(\ff_frequency_count_b[6] ),
.I2(\ff_active[0] ),
.F(n1_37) 
);
defparam n1_ins15822.INIT=8'hCA;
LUT3 n2_ins15823 (
.I0(\ff_frequency_count_c[6] ),
.I1(\ff_frequency_count_d[6] ),
.I2(\ff_active[0] ),
.F(n2_35) 
);
defparam n2_ins15823.INIT=8'hCA;
LUT3 n1_ins15824 (
.I0(\ff_frequency_count_a[5] ),
.I1(\ff_frequency_count_b[5] ),
.I2(\ff_active[0] ),
.F(n1_39) 
);
defparam n1_ins15824.INIT=8'hCA;
LUT3 n2_ins15825 (
.I0(\ff_frequency_count_c[5] ),
.I1(\ff_frequency_count_d[5] ),
.I2(\ff_active[0] ),
.F(n2_37) 
);
defparam n2_ins15825.INIT=8'hCA;
LUT3 n1_ins15826 (
.I0(\ff_frequency_count_a[4] ),
.I1(\ff_frequency_count_b[4] ),
.I2(\ff_active[0] ),
.F(n1_41) 
);
defparam n1_ins15826.INIT=8'hCA;
LUT3 n2_ins15827 (
.I0(\ff_frequency_count_c[4] ),
.I1(\ff_frequency_count_d[4] ),
.I2(\ff_active[0] ),
.F(n2_39) 
);
defparam n2_ins15827.INIT=8'hCA;
LUT3 n1_ins15828 (
.I0(\ff_frequency_count_a[3] ),
.I1(\ff_frequency_count_b[3] ),
.I2(\ff_active[0] ),
.F(n1_43) 
);
defparam n1_ins15828.INIT=8'hCA;
LUT3 n2_ins15829 (
.I0(\ff_frequency_count_c[3] ),
.I1(\ff_frequency_count_d[3] ),
.I2(\ff_active[0] ),
.F(n2_41) 
);
defparam n2_ins15829.INIT=8'hCA;
LUT3 n1_ins15830 (
.I0(\ff_frequency_count_a[2] ),
.I1(\ff_frequency_count_b[2] ),
.I2(\ff_active[0] ),
.F(n1_45) 
);
defparam n1_ins15830.INIT=8'hCA;
LUT3 n2_ins15831 (
.I0(\ff_frequency_count_c[2] ),
.I1(\ff_frequency_count_d[2] ),
.I2(\ff_active[0] ),
.F(n2_43) 
);
defparam n2_ins15831.INIT=8'hCA;
LUT3 n1_ins15832 (
.I0(\ff_frequency_count_a[1] ),
.I1(\ff_frequency_count_b[1] ),
.I2(\ff_active[0] ),
.F(n1_47) 
);
defparam n1_ins15832.INIT=8'hCA;
LUT3 n2_ins15833 (
.I0(\ff_frequency_count_c[1] ),
.I1(\ff_frequency_count_d[1] ),
.I2(\ff_active[0] ),
.F(n2_45) 
);
defparam n2_ins15833.INIT=8'hCA;
LUT3 n1_ins15834 (
.I0(\ff_frequency_count_a[0] ),
.I1(\ff_frequency_count_b[0] ),
.I2(\ff_active[0] ),
.F(n1_49) 
);
defparam n1_ins15834.INIT=8'hCA;
LUT3 n2_ins15835 (
.I0(\ff_frequency_count_c[0] ),
.I1(\ff_frequency_count_d[0] ),
.I2(\ff_active[0] ),
.F(n2_47) 
);
defparam n2_ins15835.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[6] ,\ff_wave_address_b[6] ,\ff_active[0] ,\ff_wave_address_c[6] ,\ff_wave_address_d[6] ,\ff_wave_address_a[5] ,\ff_wave_address_b[5] ,\ff_wave_address_c[5] ,\ff_wave_address_d[5] ,\ff_wave_address_a[4] ,\ff_wave_address_b[4] ,\ff_wave_address_c[4] ,\ff_wave_address_d[4] ,\ff_wave_address_a[3] ,\ff_wave_address_b[3] ,\ff_wave_address_c[3] ,\ff_wave_address_d[3] ,\ff_wave_address_a[2] ,\ff_wave_address_b[2] ,\ff_wave_address_c[2] ,\ff_wave_address_d[2] ,\ff_wave_address_a[1] ,\ff_wave_address_b[1] ,\ff_wave_address_c[1] ,\ff_wave_address_d[1] ,\ff_wave_address_a[0] ,\ff_wave_address_b[0] ,\ff_wave_address_c[0] ,\ff_wave_address_d[0] ,n3_15,n3_17,n3_19,n3_21,n3_23,n3_25_251,n3_27_252);
input \ff_active[1] ;
input \ff_wave_address_a[6] ;
input \ff_wave_address_b[6] ;
input \ff_active[0] ;
input \ff_wave_address_c[6] ;
input \ff_wave_address_d[6] ;
input \ff_wave_address_a[5] ;
input \ff_wave_address_b[5] ;
input \ff_wave_address_c[5] ;
input \ff_wave_address_d[5] ;
input \ff_wave_address_a[4] ;
input \ff_wave_address_b[4] ;
input \ff_wave_address_c[4] ;
input \ff_wave_address_d[4] ;
input \ff_wave_address_a[3] ;
input \ff_wave_address_b[3] ;
input \ff_wave_address_c[3] ;
input \ff_wave_address_d[3] ;
input \ff_wave_address_a[2] ;
input \ff_wave_address_b[2] ;
input \ff_wave_address_c[2] ;
input \ff_wave_address_d[2] ;
input \ff_wave_address_a[1] ;
input \ff_wave_address_b[1] ;
input \ff_wave_address_c[1] ;
input \ff_wave_address_d[1] ;
input \ff_wave_address_a[0] ;
input \ff_wave_address_b[0] ;
input \ff_wave_address_c[0] ;
input \ff_wave_address_d[0] ;
output n3_15;
output n3_17;
output n3_19;
output n3_21;
output n3_23;
output n3_25_251;
output n3_27_252;
wire n3_15;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25_251;
wire n3_27_252;
wire n1_17;
wire n2_15;
wire n1_19;
wire n2_17;
wire n1_21;
wire n2_19;
wire n1_23;
wire n2_21;
wire n1_25;
wire n2_23;
wire n1_27;
wire n2_25;
wire n1_29_265;
wire n2_27_266;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15616 (
.I0(n1_17),
.I1(n2_15),
.S0(\ff_active[1] ),
.O(n3_15) 
);
MUX2_LUT5 n3_ins15617 (
.I0(n1_19),
.I1(n2_17),
.S0(\ff_active[1] ),
.O(n3_17) 
);
MUX2_LUT5 n3_ins15618 (
.I0(n1_21),
.I1(n2_19),
.S0(\ff_active[1] ),
.O(n3_19) 
);
MUX2_LUT5 n3_ins15619 (
.I0(n1_23),
.I1(n2_21),
.S0(\ff_active[1] ),
.O(n3_21) 
);
MUX2_LUT5 n3_ins15620 (
.I0(n1_25),
.I1(n2_23),
.S0(\ff_active[1] ),
.O(n3_23) 
);
MUX2_LUT5 n3_ins15621 (
.I0(n1_27),
.I1(n2_25),
.S0(\ff_active[1] ),
.O(n3_25_251) 
);
MUX2_LUT5 n3_ins15622 (
.I0(n1_29_265),
.I1(n2_27_266),
.S0(\ff_active[1] ),
.O(n3_27_252) 
);
LUT3 n1_ins15798 (
.I0(\ff_wave_address_a[6] ),
.I1(\ff_wave_address_b[6] ),
.I2(\ff_active[0] ),
.F(n1_17) 
);
defparam n1_ins15798.INIT=8'hCA;
LUT3 n2_ins15799 (
.I0(\ff_wave_address_c[6] ),
.I1(\ff_wave_address_d[6] ),
.I2(\ff_active[0] ),
.F(n2_15) 
);
defparam n2_ins15799.INIT=8'hCA;
LUT3 n1_ins15800 (
.I0(\ff_wave_address_a[5] ),
.I1(\ff_wave_address_b[5] ),
.I2(\ff_active[0] ),
.F(n1_19) 
);
defparam n1_ins15800.INIT=8'hCA;
LUT3 n2_ins15801 (
.I0(\ff_wave_address_c[5] ),
.I1(\ff_wave_address_d[5] ),
.I2(\ff_active[0] ),
.F(n2_17) 
);
defparam n2_ins15801.INIT=8'hCA;
LUT3 n1_ins15802 (
.I0(\ff_wave_address_a[4] ),
.I1(\ff_wave_address_b[4] ),
.I2(\ff_active[0] ),
.F(n1_21) 
);
defparam n1_ins15802.INIT=8'hCA;
LUT3 n2_ins15803 (
.I0(\ff_wave_address_c[4] ),
.I1(\ff_wave_address_d[4] ),
.I2(\ff_active[0] ),
.F(n2_19) 
);
defparam n2_ins15803.INIT=8'hCA;
LUT3 n1_ins15804 (
.I0(\ff_wave_address_a[3] ),
.I1(\ff_wave_address_b[3] ),
.I2(\ff_active[0] ),
.F(n1_23) 
);
defparam n1_ins15804.INIT=8'hCA;
LUT3 n2_ins15805 (
.I0(\ff_wave_address_c[3] ),
.I1(\ff_wave_address_d[3] ),
.I2(\ff_active[0] ),
.F(n2_21) 
);
defparam n2_ins15805.INIT=8'hCA;
LUT3 n1_ins15806 (
.I0(\ff_wave_address_a[2] ),
.I1(\ff_wave_address_b[2] ),
.I2(\ff_active[0] ),
.F(n1_25) 
);
defparam n1_ins15806.INIT=8'hCA;
LUT3 n2_ins15807 (
.I0(\ff_wave_address_c[2] ),
.I1(\ff_wave_address_d[2] ),
.I2(\ff_active[0] ),
.F(n2_23) 
);
defparam n2_ins15807.INIT=8'hCA;
LUT3 n1_ins15808 (
.I0(\ff_wave_address_a[1] ),
.I1(\ff_wave_address_b[1] ),
.I2(\ff_active[0] ),
.F(n1_27) 
);
defparam n1_ins15808.INIT=8'hCA;
LUT3 n2_ins15809 (
.I0(\ff_wave_address_c[1] ),
.I1(\ff_wave_address_d[1] ),
.I2(\ff_active[0] ),
.F(n2_25) 
);
defparam n2_ins15809.INIT=8'hCA;
LUT3 n1_ins15810 (
.I0(\ff_wave_address_a[0] ),
.I1(\ff_wave_address_b[0] ),
.I2(\ff_active[0] ),
.F(n1_29_265) 
);
defparam n1_ins15810.INIT=8'hCA;
LUT3 n2_ins15811 (
.I0(\ff_wave_address_c[0] ),
.I1(\ff_wave_address_d[0] ),
.I2(\ff_active[0] ),
.F(n2_27_266) 
);
defparam n2_ins15811.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  (\w_sram_a0[1] ,\w_sram_a0[2] ,\w_sram_a0[3] ,\w_sram_a0[4] ,\timer1_address[1]_5 ,\ff_frequency_count_e[11] ,o,\ff_active[2] ,n3_25_253,\ff_reg_frequency_count_e0[10] ,n3_27,\ff_frequency_count_e[10] ,n3_27_254,\ff_reg_frequency_count_e0[9] ,n3_29,\ff_frequency_count_e[9] ,n3_29_255,\ff_frequency_count_e[8] ,n3_31_256,\ff_reg_frequency_count_e0[7] ,n3_33,\ff_frequency_count_e[7] ,n3_33_257,\ff_reg_frequency_count_e0[6] ,n3_35,\ff_reg_frequency_count_e0[5] ,n3_37,\ff_frequency_count_e[5] ,n3_37_259,\ff_reg_frequency_count_e0[4] ,n3_39,\ff_frequency_count_e[4] ,n3_39_260,\ff_reg_frequency_count_e0[3] ,n3_41,\ff_frequency_count_e[3] ,n3_41_261,\ff_reg_frequency_count_e0[2] ,n3_43,\ff_frequency_count_e[2] ,n3_43_262,\ff_reg_frequency_count_e0[1] ,n3_45,\ff_frequency_count_e[1] ,n3_45_263,\ff_frequency_count_e[0] ,n3_47_264,\ff_reg_frequency_count_e0[0] ,n3_47,\w_sram_a0[0] ,\ff_wave_address_e[5] ,n3_17,\ff_frequency_count_e[6] ,n3_35_258,n3_25,\ff_reg_frequency_count_e0[11] ,n3_31,\ff_reg_frequency_count_e0[8] ,\ff_active[1] ,\ff_ch0_key[1] ,ff_ch0_key_on_17,ff_ch0_key_on_5,\frequency_count_out[10] ,\frequency_count_out[9] ,\frequency_count_out[7] ,\frequency_count_out[6] ,\frequency_count_out[5] ,\frequency_count_out[4] ,\frequency_count_out[3] ,\frequency_count_out[2] ,\frequency_count_out[1] ,\frequency_count_out[0] ,\wave_address_out[1] ,\wave_address_out[2]_5 ,\wave_address_out[3] ,\wave_address_out[4]_5 ,\wave_address_out[5]_5 ,\wave_address_out[6]_5 ,\wave_address_out[4] ,\wave_address_out[5] ,\frequency_count_out[11] ,\frequency_count_out[8] ,\wave_address_out[0] ,\wave_address_out[0]_17 );
input \w_sram_a0[1] ;
input \w_sram_a0[2] ;
input \w_sram_a0[3] ;
input \w_sram_a0[4] ;
input \timer1_address[1]_5 ;
input \ff_frequency_count_e[11] ;
input o;
input \ff_active[2] ;
input n3_25_253;
input \ff_reg_frequency_count_e0[10] ;
input n3_27;
input \ff_frequency_count_e[10] ;
input n3_27_254;
input \ff_reg_frequency_count_e0[9] ;
input n3_29;
input \ff_frequency_count_e[9] ;
input n3_29_255;
input \ff_frequency_count_e[8] ;
input n3_31_256;
input \ff_reg_frequency_count_e0[7] ;
input n3_33;
input \ff_frequency_count_e[7] ;
input n3_33_257;
input \ff_reg_frequency_count_e0[6] ;
input n3_35;
input \ff_reg_frequency_count_e0[5] ;
input n3_37;
input \ff_frequency_count_e[5] ;
input n3_37_259;
input \ff_reg_frequency_count_e0[4] ;
input n3_39;
input \ff_frequency_count_e[4] ;
input n3_39_260;
input \ff_reg_frequency_count_e0[3] ;
input n3_41;
input \ff_frequency_count_e[3] ;
input n3_41_261;
input \ff_reg_frequency_count_e0[2] ;
input n3_43;
input \ff_frequency_count_e[2] ;
input n3_43_262;
input \ff_reg_frequency_count_e0[1] ;
input n3_45;
input \ff_frequency_count_e[1] ;
input n3_45_263;
input \ff_frequency_count_e[0] ;
input n3_47_264;
input \ff_reg_frequency_count_e0[0] ;
input n3_47;
input \w_sram_a0[0] ;
input \ff_wave_address_e[5] ;
input n3_17;
input \ff_frequency_count_e[6] ;
input n3_35_258;
input n3_25;
input \ff_reg_frequency_count_e0[11] ;
input n3_31;
input \ff_reg_frequency_count_e0[8] ;
input \ff_active[1] ;
input \ff_ch0_key[1] ;
input ff_ch0_key_on_17;
input ff_ch0_key_on_5;
output \frequency_count_out[10] ;
output \frequency_count_out[9] ;
output \frequency_count_out[7] ;
output \frequency_count_out[6] ;
output \frequency_count_out[5] ;
output \frequency_count_out[4] ;
output \frequency_count_out[3] ;
output \frequency_count_out[2] ;
output \frequency_count_out[1] ;
output \frequency_count_out[0] ;
output \wave_address_out[1] ;
output \wave_address_out[2]_5 ;
output \wave_address_out[3] ;
output \wave_address_out[4]_5 ;
output \wave_address_out[5]_5 ;
output \wave_address_out[6]_5 ;
output \wave_address_out[4] ;
output \wave_address_out[5] ;
output \frequency_count_out[11] ;
output \frequency_count_out[8] ;
output \wave_address_out[0] ;
output \wave_address_out[0]_17 ;
wire \frequency_count_out[10] ;
wire \frequency_count_out[9] ;
wire \frequency_count_out[7] ;
wire \frequency_count_out[6] ;
wire \frequency_count_out[5] ;
wire \frequency_count_out[4] ;
wire \frequency_count_out[3] ;
wire \frequency_count_out[2] ;
wire \frequency_count_out[1] ;
wire \frequency_count_out[0] ;
wire \wave_address_out[1] ;
wire \wave_address_out[2]_5 ;
wire \wave_address_out[3] ;
wire \wave_address_out[4]_5 ;
wire \wave_address_out[5]_5 ;
wire \wave_address_out[6]_5 ;
wire \frequency_count_out[11]_5 ;
wire \frequency_count_out[10]_5 ;
wire \frequency_count_out[10]_7 ;
wire \frequency_count_out[9]_5 ;
wire \frequency_count_out[9]_7 ;
wire \frequency_count_out[9]_9 ;
wire \frequency_count_out[8]_7 ;
wire \frequency_count_out[7]_5 ;
wire \frequency_count_out[7]_7 ;
wire \frequency_count_out[6]_5 ;
wire \frequency_count_out[6]_7 ;
wire \frequency_count_out[5]_5 ;
wire \frequency_count_out[5]_7 ;
wire \frequency_count_out[5]_9 ;
wire \frequency_count_out[4]_5 ;
wire \frequency_count_out[4]_7 ;
wire \frequency_count_out[3]_5 ;
wire \frequency_count_out[3]_9 ;
wire \frequency_count_out[2]_5 ;
wire \frequency_count_out[2]_7 ;
wire \frequency_count_out[2]_9 ;
wire \frequency_count_out[1]_5 ;
wire \frequency_count_out[1]_7 ;
wire \frequency_count_out[1]_9 ;
wire \frequency_count_out[0]_5 ;
wire \wave_address_out[1]_7 ;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \wave_address_out[6]_7 ;
wire \frequency_count_out[7]_11 ;
wire \frequency_count_out[6]_9 ;
wire \wave_address_out[0]_11 ;
wire \frequency_count_out[7]_13 ;
wire \wave_address_out[0]_13 ;
wire \frequency_count_out[7]_15 ;
wire \frequency_count_out[11]_13 ;
wire \frequency_count_out[11]_15 ;
wire \frequency_count_out[11] ;
wire \frequency_count_out[8]_11 ;
wire \frequency_count_out[8]_13 ;
wire \frequency_count_out[8] ;
wire \frequency_count_out[3]_11 ;
wire \frequency_count_out[7]_17 ;
wire \wave_address_out[0] ;
wire \wave_address_out[2]_9 ;
wire \frequency_count_out[11]_19 ;
wire \wave_address_out[0]_17 ;
wire \frequency_count_out[10]_11 ;
wire \frequency_count_out[4]_11 ;
wire VCC;
wire GND;
LUT4 \frequency_count_out[10]_ins15837  (
.I0(\frequency_count_out[10]_5 ),
.I1(\frequency_count_out[10]_7 ),
.I2(\frequency_count_out[10]_11 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[10] ) 
);
defparam \frequency_count_out[10]_ins15837 .INIT=16'hC355;
LUT4 \frequency_count_out[9]_ins15838  (
.I0(\frequency_count_out[9]_5 ),
.I1(\frequency_count_out[9]_7 ),
.I2(\frequency_count_out[9]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[9] ) 
);
defparam \frequency_count_out[9]_ins15838 .INIT=16'hC355;
LUT4 \frequency_count_out[7]_ins15840  (
.I0(\frequency_count_out[7]_5 ),
.I1(\frequency_count_out[7]_7 ),
.I2(\frequency_count_out[7]_17 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[7] ) 
);
defparam \frequency_count_out[7]_ins15840 .INIT=16'hC355;
LUT3 \frequency_count_out[6]_ins15841  (
.I0(\frequency_count_out[6]_5 ),
.I1(\frequency_count_out[6]_7 ),
.I2(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[6] ) 
);
defparam \frequency_count_out[6]_ins15841 .INIT=8'hA3;
LUT4 \frequency_count_out[5]_ins15842  (
.I0(\frequency_count_out[5]_5 ),
.I1(\frequency_count_out[5]_7 ),
.I2(\frequency_count_out[5]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[5] ) 
);
defparam \frequency_count_out[5]_ins15842 .INIT=16'hC355;
LUT4 \frequency_count_out[4]_ins15843  (
.I0(\frequency_count_out[4]_5 ),
.I1(\frequency_count_out[4]_7 ),
.I2(\frequency_count_out[4]_11 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[4] ) 
);
defparam \frequency_count_out[4]_ins15843 .INIT=16'hC355;
LUT4 \frequency_count_out[3]_ins15844  (
.I0(\frequency_count_out[3]_5 ),
.I1(\frequency_count_out[3]_11 ),
.I2(\frequency_count_out[3]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[3] ) 
);
defparam \frequency_count_out[3]_ins15844 .INIT=16'hC355;
LUT4 \frequency_count_out[2]_ins15845  (
.I0(\frequency_count_out[2]_5 ),
.I1(\frequency_count_out[2]_7 ),
.I2(\frequency_count_out[2]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[2] ) 
);
defparam \frequency_count_out[2]_ins15845 .INIT=16'hC355;
LUT4 \frequency_count_out[1]_ins15846  (
.I0(\frequency_count_out[1]_5 ),
.I1(\frequency_count_out[1]_7 ),
.I2(\frequency_count_out[1]_9 ),
.I3(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[1] ) 
);
defparam \frequency_count_out[1]_ins15846 .INIT=16'hC355;
LUT3 \frequency_count_out[0]_ins15847  (
.I0(\frequency_count_out[1]_9 ),
.I1(\frequency_count_out[0]_5 ),
.I2(\frequency_count_out[11]_19 ),
.F(\frequency_count_out[0] ) 
);
defparam \frequency_count_out[0]_ins15847 .INIT=8'hA3;
LUT3 \wave_address_out[1]_ins16258  (
.I0(\wave_address_out[0] ),
.I1(\w_sram_a0[1] ),
.I2(\wave_address_out[1]_7 ),
.F(\wave_address_out[1] ) 
);
defparam \wave_address_out[1]_ins16258 .INIT=8'h41;
LUT3 \wave_address_out[2]_ins16259  (
.I0(\wave_address_out[0] ),
.I1(\w_sram_a0[2] ),
.I2(\wave_address_out[2]_9 ),
.F(\wave_address_out[2]_5 ) 
);
defparam \wave_address_out[2]_ins16259 .INIT=8'h41;
LUT4 \wave_address_out[3]_ins16260  (
.I0(\w_sram_a0[2] ),
.I1(\wave_address_out[2]_9 ),
.I2(\wave_address_out[0] ),
.I3(\w_sram_a0[3] ),
.F(\wave_address_out[3] ) 
);
defparam \wave_address_out[3]_ins16260 .INIT=16'h040B;
LUT3 \wave_address_out[4]_ins16261  (
.I0(\wave_address_out[0] ),
.I1(\w_sram_a0[4] ),
.I2(\wave_address_out[4] ),
.F(\wave_address_out[4]_5 ) 
);
defparam \wave_address_out[4]_ins16261 .INIT=8'h41;
LUT4 \wave_address_out[5]_ins16262  (
.I0(\w_sram_a0[4] ),
.I1(\wave_address_out[4] ),
.I2(\wave_address_out[0] ),
.I3(\wave_address_out[5] ),
.F(\wave_address_out[5]_5 ) 
);
defparam \wave_address_out[5]_ins16262 .INIT=16'h040B;
LUT3 \wave_address_out[6]_ins16263  (
.I0(\wave_address_out[0] ),
.I1(\timer1_address[1]_5 ),
.I2(\wave_address_out[6]_7 ),
.F(\wave_address_out[6]_5 ) 
);
defparam \wave_address_out[6]_ins16263 .INIT=8'h41;
LUT4 \frequency_count_out[11]_ins16522  (
.I0(\ff_frequency_count_e[11] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25_253),
.F(\frequency_count_out[11]_5 ) 
);
defparam \frequency_count_out[11]_ins16522 .INIT=16'h7077;
LUT4 \frequency_count_out[10]_ins16526  (
.I0(\ff_reg_frequency_count_e0[10] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27),
.F(\frequency_count_out[10]_5 ) 
);
defparam \frequency_count_out[10]_ins16526 .INIT=16'h7077;
LUT4 \frequency_count_out[10]_ins16527  (
.I0(\ff_frequency_count_e[10] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27_254),
.F(\frequency_count_out[10]_7 ) 
);
defparam \frequency_count_out[10]_ins16527 .INIT=16'h7077;
LUT4 \frequency_count_out[9]_ins16529  (
.I0(\ff_reg_frequency_count_e0[9] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_29),
.F(\frequency_count_out[9]_5 ) 
);
defparam \frequency_count_out[9]_ins16529 .INIT=16'h7077;
LUT3 \frequency_count_out[9]_ins16530  (
.I0(\frequency_count_out[8]_7 ),
.I1(\frequency_count_out[7]_7 ),
.I2(\frequency_count_out[7]_17 ),
.F(\frequency_count_out[9]_7 ) 
);
defparam \frequency_count_out[9]_ins16530 .INIT=8'h80;
LUT4 \frequency_count_out[9]_ins16531  (
.I0(\ff_frequency_count_e[9] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_29_255),
.F(\frequency_count_out[9]_9 ) 
);
defparam \frequency_count_out[9]_ins16531 .INIT=16'h7077;
LUT4 \frequency_count_out[8]_ins16533  (
.I0(\ff_frequency_count_e[8] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_31_256),
.F(\frequency_count_out[8]_7 ) 
);
defparam \frequency_count_out[8]_ins16533 .INIT=16'h7077;
LUT4 \frequency_count_out[7]_ins16535  (
.I0(\ff_reg_frequency_count_e0[7] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_33),
.F(\frequency_count_out[7]_5 ) 
);
defparam \frequency_count_out[7]_ins16535 .INIT=16'h7077;
LUT4 \frequency_count_out[7]_ins16536  (
.I0(\ff_frequency_count_e[7] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_33_257),
.F(\frequency_count_out[7]_7 ) 
);
defparam \frequency_count_out[7]_ins16536 .INIT=16'h7077;
LUT3 \frequency_count_out[6]_ins16538  (
.I0(\frequency_count_out[5]_7 ),
.I1(\frequency_count_out[5]_9 ),
.I2(\frequency_count_out[6]_9 ),
.F(\frequency_count_out[6]_5 ) 
);
defparam \frequency_count_out[6]_ins16538 .INIT=8'h87;
LUT4 \frequency_count_out[6]_ins16539  (
.I0(\ff_reg_frequency_count_e0[6] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_35),
.F(\frequency_count_out[6]_7 ) 
);
defparam \frequency_count_out[6]_ins16539 .INIT=16'h7077;
LUT4 \frequency_count_out[5]_ins16540  (
.I0(\ff_reg_frequency_count_e0[5] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_37),
.F(\frequency_count_out[5]_5 ) 
);
defparam \frequency_count_out[5]_ins16540 .INIT=16'h7077;
LUT2 \frequency_count_out[5]_ins16541  (
.I0(\frequency_count_out[4]_7 ),
.I1(\frequency_count_out[4]_11 ),
.F(\frequency_count_out[5]_7 ) 
);
defparam \frequency_count_out[5]_ins16541 .INIT=4'h8;
LUT4 \frequency_count_out[5]_ins16542  (
.I0(\ff_frequency_count_e[5] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_37_259),
.F(\frequency_count_out[5]_9 ) 
);
defparam \frequency_count_out[5]_ins16542 .INIT=16'h7077;
LUT4 \frequency_count_out[4]_ins16543  (
.I0(\ff_reg_frequency_count_e0[4] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_39),
.F(\frequency_count_out[4]_5 ) 
);
defparam \frequency_count_out[4]_ins16543 .INIT=16'h7077;
LUT4 \frequency_count_out[4]_ins16544  (
.I0(\ff_frequency_count_e[4] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_39_260),
.F(\frequency_count_out[4]_7 ) 
);
defparam \frequency_count_out[4]_ins16544 .INIT=16'h7077;
LUT4 \frequency_count_out[3]_ins16546  (
.I0(\ff_reg_frequency_count_e0[3] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_41),
.F(\frequency_count_out[3]_5 ) 
);
defparam \frequency_count_out[3]_ins16546 .INIT=16'h7077;
LUT4 \frequency_count_out[3]_ins16548  (
.I0(\ff_frequency_count_e[3] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_41_261),
.F(\frequency_count_out[3]_9 ) 
);
defparam \frequency_count_out[3]_ins16548 .INIT=16'h7077;
LUT4 \frequency_count_out[2]_ins16549  (
.I0(\ff_reg_frequency_count_e0[2] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_43),
.F(\frequency_count_out[2]_5 ) 
);
defparam \frequency_count_out[2]_ins16549 .INIT=16'h7077;
LUT4 \frequency_count_out[2]_ins16550  (
.I0(\ff_frequency_count_e[2] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_43_262),
.F(\frequency_count_out[2]_7 ) 
);
defparam \frequency_count_out[2]_ins16550 .INIT=16'h7077;
LUT2 \frequency_count_out[2]_ins16551  (
.I0(\frequency_count_out[1]_7 ),
.I1(\frequency_count_out[1]_9 ),
.F(\frequency_count_out[2]_9 ) 
);
defparam \frequency_count_out[2]_ins16551 .INIT=4'h8;
LUT4 \frequency_count_out[1]_ins16552  (
.I0(\ff_reg_frequency_count_e0[1] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_45),
.F(\frequency_count_out[1]_5 ) 
);
defparam \frequency_count_out[1]_ins16552 .INIT=16'h7077;
LUT4 \frequency_count_out[1]_ins16553  (
.I0(\ff_frequency_count_e[1] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_45_263),
.F(\frequency_count_out[1]_7 ) 
);
defparam \frequency_count_out[1]_ins16553 .INIT=16'h7077;
LUT4 \frequency_count_out[1]_ins16554  (
.I0(\ff_frequency_count_e[0] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_47_264),
.F(\frequency_count_out[1]_9 ) 
);
defparam \frequency_count_out[1]_ins16554 .INIT=16'h7077;
LUT4 \frequency_count_out[0]_ins16555  (
.I0(\ff_reg_frequency_count_e0[0] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_47),
.F(\frequency_count_out[0]_5 ) 
);
defparam \frequency_count_out[0]_ins16555 .INIT=16'h7077;
LUT4 \wave_address_out[1]_ins16749  (
.I0(\w_sram_a0[0] ),
.I1(\frequency_count_out[3]_11 ),
.I2(\frequency_count_out[7]_11 ),
.I3(\wave_address_out[0]_11 ),
.F(\wave_address_out[1]_7 ) 
);
defparam \wave_address_out[1]_ins16749 .INIT=16'h4000;
LUT4 \wave_address_out[4]_ins16751  (
.I0(\w_sram_a0[3] ),
.I1(\w_sram_a0[2] ),
.I2(\w_sram_a0[1] ),
.I3(\wave_address_out[1]_7 ),
.F(\wave_address_out[4] ) 
);
defparam \wave_address_out[4]_ins16751 .INIT=16'h0100;
LUT4 \wave_address_out[5]_ins16752  (
.I0(\ff_wave_address_e[5] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_17),
.F(\wave_address_out[5] ) 
);
defparam \wave_address_out[5]_ins16752 .INIT=16'h7077;
LUT3 \wave_address_out[6]_ins16753  (
.I0(\wave_address_out[5] ),
.I1(\w_sram_a0[4] ),
.I2(\wave_address_out[4] ),
.F(\wave_address_out[6]_7 ) 
);
defparam \wave_address_out[6]_ins16753 .INIT=8'h10;
LUT3 \frequency_count_out[7]_ins16936  (
.I0(\frequency_count_out[4]_7 ),
.I1(\frequency_count_out[3]_9 ),
.I2(\frequency_count_out[7]_13 ),
.F(\frequency_count_out[7]_11 ) 
);
defparam \frequency_count_out[7]_ins16936 .INIT=8'h80;
LUT4 \frequency_count_out[6]_ins16937  (
.I0(\ff_frequency_count_e[6] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_35_258),
.F(\frequency_count_out[6]_9 ) 
);
defparam \frequency_count_out[6]_ins16937 .INIT=16'h7077;
LUT4 \wave_address_out[0]_ins17001  (
.I0(\wave_address_out[0]_13 ),
.I1(\frequency_count_out[10]_7 ),
.I2(\frequency_count_out[8]_7 ),
.I3(\frequency_count_out[7]_7 ),
.F(\wave_address_out[0]_11 ) 
);
defparam \wave_address_out[0]_ins17001 .INIT=16'h8000;
LUT4 \frequency_count_out[7]_ins17222  (
.I0(\ff_frequency_count_e[5] ),
.I1(\ff_frequency_count_e[6] ),
.I2(o),
.I3(\frequency_count_out[7]_15 ),
.F(\frequency_count_out[7]_13 ) 
);
defparam \frequency_count_out[7]_ins17222 .INIT=16'h001F;
LUT2 \wave_address_out[0]_ins17238  (
.I0(\frequency_count_out[9]_9 ),
.I1(\frequency_count_out[11]_5 ),
.F(\wave_address_out[0]_13 ) 
);
defparam \wave_address_out[0]_ins17238 .INIT=4'h8;
LUT3 \frequency_count_out[7]_ins17393  (
.I0(n3_37_259),
.I1(n3_35_258),
.I2(\ff_active[2] ),
.F(\frequency_count_out[7]_15 ) 
);
defparam \frequency_count_out[7]_ins17393 .INIT=8'h0E;
LUT4 \frequency_count_out[11]_ins17510  (
.I0(n3_25),
.I1(\ff_active[2] ),
.I2(o),
.I3(\ff_reg_frequency_count_e0[11] ),
.F(\frequency_count_out[11]_13 ) 
);
defparam \frequency_count_out[11]_ins17510 .INIT=16'hF222;
LUT3 \frequency_count_out[11]_ins17511  (
.I0(\frequency_count_out[10]_11 ),
.I1(\frequency_count_out[10]_7 ),
.I2(\frequency_count_out[11]_5 ),
.F(\frequency_count_out[11]_15 ) 
);
defparam \frequency_count_out[11]_ins17511 .INIT=8'h07;
MUX2_LUT5 \frequency_count_out[11]_ins17512  (
.I0(\frequency_count_out[11]_13 ),
.I1(\frequency_count_out[11]_15 ),
.S0(\frequency_count_out[11]_19 ),
.O(\frequency_count_out[11] ) 
);
LUT4 \frequency_count_out[8]_ins17513  (
.I0(n3_31),
.I1(\ff_active[2] ),
.I2(o),
.I3(\ff_reg_frequency_count_e0[8] ),
.F(\frequency_count_out[8]_11 ) 
);
defparam \frequency_count_out[8]_ins17513 .INIT=16'hF222;
LUT3 \frequency_count_out[8]_ins17514  (
.I0(\frequency_count_out[7]_17 ),
.I1(\frequency_count_out[7]_7 ),
.I2(\frequency_count_out[8]_7 ),
.F(\frequency_count_out[8]_13 ) 
);
defparam \frequency_count_out[8]_ins17514 .INIT=8'h87;
MUX2_LUT5 \frequency_count_out[8]_ins17515  (
.I0(\frequency_count_out[8]_11 ),
.I1(\frequency_count_out[8]_13 ),
.S0(\frequency_count_out[11]_19 ),
.O(\frequency_count_out[8] ) 
);
LUT3 \frequency_count_out[3]_ins17960  (
.I0(\frequency_count_out[2]_7 ),
.I1(\frequency_count_out[1]_7 ),
.I2(\frequency_count_out[1]_9 ),
.F(\frequency_count_out[3]_11 ) 
);
defparam \frequency_count_out[3]_ins17960 .INIT=8'h80;
LUT4 \frequency_count_out[7]_ins18042  (
.I0(\frequency_count_out[3]_11 ),
.I1(\frequency_count_out[4]_7 ),
.I2(\frequency_count_out[3]_9 ),
.I3(\frequency_count_out[7]_13 ),
.F(\frequency_count_out[7]_17 ) 
);
defparam \frequency_count_out[7]_ins18042 .INIT=16'h8000;
LUT4 \wave_address_out[0]_ins18047  (
.I0(\ff_active[1] ),
.I1(\ff_ch0_key[1] ),
.I2(ff_ch0_key_on_17),
.I3(ff_ch0_key_on_5),
.F(\wave_address_out[0] ) 
);
defparam \wave_address_out[0]_ins18047 .INIT=16'h9000;
LUT4 \wave_address_out[2]_ins18072  (
.I0(\w_sram_a0[1] ),
.I1(\w_sram_a0[0] ),
.I2(\frequency_count_out[7]_17 ),
.I3(\wave_address_out[0]_11 ),
.F(\wave_address_out[2]_9 ) 
);
defparam \wave_address_out[2]_ins18072 .INIT=16'h1000;
LUT3 \frequency_count_out[11]_ins18073  (
.I0(\wave_address_out[0] ),
.I1(\frequency_count_out[7]_17 ),
.I2(\wave_address_out[0]_11 ),
.F(\frequency_count_out[11]_19 ) 
);
defparam \frequency_count_out[11]_ins18073 .INIT=8'h15;
LUT4 \wave_address_out[0]_ins18074  (
.I0(\wave_address_out[0] ),
.I1(\w_sram_a0[0] ),
.I2(\frequency_count_out[7]_17 ),
.I3(\wave_address_out[0]_11 ),
.F(\wave_address_out[0]_17 ) 
);
defparam \wave_address_out[0]_ins18074 .INIT=16'h4111;
LUT4 \frequency_count_out[10]_ins18083  (
.I0(\frequency_count_out[8]_7 ),
.I1(\frequency_count_out[7]_7 ),
.I2(\frequency_count_out[7]_17 ),
.I3(\frequency_count_out[9]_9 ),
.F(\frequency_count_out[10]_11 ) 
);
defparam \frequency_count_out[10]_ins18083 .INIT=16'h8000;
LUT4 \frequency_count_out[4]_ins18084  (
.I0(\frequency_count_out[2]_7 ),
.I1(\frequency_count_out[1]_7 ),
.I2(\frequency_count_out[1]_9 ),
.I3(\frequency_count_out[3]_9 ),
.F(\frequency_count_out[4]_11 ) 
);
defparam \frequency_count_out[4]_ins18084 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0  (clk_3,n4,n84,o_605,o_603,n280,o,\ff_active[1] ,\ff_active[0] ,\w_sram_a0[1] ,\w_sram_a0[2] ,\w_sram_a0[3] ,\w_sram_a0[4] ,\timer1_address[1]_5 ,\ff_active[2] ,\ff_reg_frequency_count_e0[10] ,n3_27,\ff_reg_frequency_count_e0[9] ,n3_29,\ff_reg_frequency_count_e0[7] ,n3_33,\ff_reg_frequency_count_e0[6] ,n3_35,\ff_reg_frequency_count_e0[5] ,n3_37,\ff_reg_frequency_count_e0[4] ,n3_39,\ff_reg_frequency_count_e0[3] ,n3_41,\ff_reg_frequency_count_e0[2] ,n3_43,\ff_reg_frequency_count_e0[1] ,n3_45,\ff_reg_frequency_count_e0[0] ,n3_47,\w_sram_a0[0] ,n3_25,\ff_reg_frequency_count_e0[11] ,n3_31,\ff_reg_frequency_count_e0[8] ,\ff_ch0_key[1] ,ff_ch0_key_on_17,ff_ch0_key_on_5,\ff_wave_address_e[6] ,\ff_wave_address_e[4] ,\ff_wave_address_e[3] ,\ff_wave_address_e[2] ,\ff_wave_address_e[1] ,\ff_wave_address_e[0] ,n3_15,n3_19,n3_21,n3_23,n3_25_251,n3_27_252,\wave_address_out[4] ,\wave_address_out[5] ,\wave_address_out[0] );
input clk_3;
input n4;
input n84;
input o_605;
input o_603;
input n280;
input o;
input \ff_active[1] ;
input \ff_active[0] ;
input \w_sram_a0[1] ;
input \w_sram_a0[2] ;
input \w_sram_a0[3] ;
input \w_sram_a0[4] ;
input \timer1_address[1]_5 ;
input \ff_active[2] ;
input \ff_reg_frequency_count_e0[10] ;
input n3_27;
input \ff_reg_frequency_count_e0[9] ;
input n3_29;
input \ff_reg_frequency_count_e0[7] ;
input n3_33;
input \ff_reg_frequency_count_e0[6] ;
input n3_35;
input \ff_reg_frequency_count_e0[5] ;
input n3_37;
input \ff_reg_frequency_count_e0[4] ;
input n3_39;
input \ff_reg_frequency_count_e0[3] ;
input n3_41;
input \ff_reg_frequency_count_e0[2] ;
input n3_43;
input \ff_reg_frequency_count_e0[1] ;
input n3_45;
input \ff_reg_frequency_count_e0[0] ;
input n3_47;
input \w_sram_a0[0] ;
input n3_25;
input \ff_reg_frequency_count_e0[11] ;
input n3_31;
input \ff_reg_frequency_count_e0[8] ;
input \ff_ch0_key[1] ;
input ff_ch0_key_on_17;
input ff_ch0_key_on_5;
output \ff_wave_address_e[6] ;
output \ff_wave_address_e[4] ;
output \ff_wave_address_e[3] ;
output \ff_wave_address_e[2] ;
output \ff_wave_address_e[1] ;
output \ff_wave_address_e[0] ;
output n3_15;
output n3_19;
output n3_21;
output n3_23;
output n3_25_251;
output n3_27_252;
output \wave_address_out[4] ;
output \wave_address_out[5] ;
output \wave_address_out[0] ;
wire \ff_wave_address_a[5] ;
wire \ff_wave_address_a[4] ;
wire \ff_wave_address_a[3] ;
wire \ff_wave_address_a[2] ;
wire \ff_wave_address_a[1] ;
wire \ff_wave_address_a[0] ;
wire \ff_wave_address_b[6] ;
wire \ff_wave_address_b[5] ;
wire \ff_wave_address_b[4] ;
wire \ff_wave_address_b[3] ;
wire \ff_wave_address_b[2] ;
wire \ff_wave_address_b[1] ;
wire \ff_wave_address_b[0] ;
wire \ff_wave_address_c[6] ;
wire \ff_wave_address_c[5] ;
wire \ff_wave_address_c[4] ;
wire \ff_wave_address_c[3] ;
wire \ff_wave_address_c[2] ;
wire \ff_wave_address_c[1] ;
wire \ff_wave_address_c[0] ;
wire \ff_wave_address_d[6] ;
wire \ff_wave_address_d[5] ;
wire \ff_wave_address_d[4] ;
wire \ff_wave_address_d[3] ;
wire \ff_wave_address_d[2] ;
wire \ff_wave_address_d[1] ;
wire \ff_wave_address_d[0] ;
wire \ff_wave_address_e[6] ;
wire \ff_wave_address_e[5] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire \ff_frequency_count_a[11] ;
wire \ff_frequency_count_a[10] ;
wire \ff_frequency_count_a[9] ;
wire \ff_frequency_count_a[8] ;
wire \ff_frequency_count_a[7] ;
wire \ff_frequency_count_a[6] ;
wire \ff_frequency_count_a[5] ;
wire \ff_frequency_count_a[4] ;
wire \ff_frequency_count_a[3] ;
wire \ff_frequency_count_a[2] ;
wire \ff_frequency_count_a[1] ;
wire \ff_frequency_count_a[0] ;
wire \ff_frequency_count_b[11] ;
wire \ff_frequency_count_b[10] ;
wire \ff_frequency_count_b[9] ;
wire \ff_frequency_count_b[8] ;
wire \ff_frequency_count_b[7] ;
wire \ff_frequency_count_b[6] ;
wire \ff_frequency_count_b[5] ;
wire \ff_frequency_count_b[4] ;
wire \ff_frequency_count_b[3] ;
wire \ff_frequency_count_b[2] ;
wire \ff_frequency_count_b[1] ;
wire \ff_frequency_count_b[0] ;
wire \ff_frequency_count_c[11] ;
wire \ff_frequency_count_c[10] ;
wire \ff_frequency_count_c[9] ;
wire \ff_frequency_count_c[8] ;
wire \ff_frequency_count_c[7] ;
wire \ff_frequency_count_c[6] ;
wire \ff_frequency_count_c[5] ;
wire \ff_frequency_count_c[4] ;
wire \ff_frequency_count_c[3] ;
wire \ff_frequency_count_c[2] ;
wire \ff_frequency_count_c[1] ;
wire \ff_frequency_count_c[0] ;
wire \ff_frequency_count_d[11] ;
wire \ff_frequency_count_d[10] ;
wire \ff_frequency_count_d[9] ;
wire \ff_frequency_count_d[8] ;
wire \ff_frequency_count_d[7] ;
wire \ff_frequency_count_d[6] ;
wire \ff_frequency_count_d[5] ;
wire \ff_frequency_count_d[4] ;
wire \ff_frequency_count_d[3] ;
wire \ff_frequency_count_d[2] ;
wire \ff_frequency_count_d[1] ;
wire \ff_frequency_count_d[0] ;
wire \ff_frequency_count_e[11] ;
wire \ff_frequency_count_e[10] ;
wire \ff_frequency_count_e[9] ;
wire \ff_frequency_count_e[8] ;
wire \ff_frequency_count_e[7] ;
wire \ff_frequency_count_e[6] ;
wire \ff_frequency_count_e[5] ;
wire \ff_frequency_count_e[4] ;
wire \ff_frequency_count_e[3] ;
wire \ff_frequency_count_e[2] ;
wire \ff_frequency_count_e[1] ;
wire \ff_frequency_count_e[0] ;
wire \ff_wave_address_a[6] ;
wire n3_25_253;
wire n3_27_254;
wire n3_29_255;
wire n3_31_256;
wire n3_33_257;
wire n3_35_258;
wire n3_37_259;
wire n3_39_260;
wire n3_41_261;
wire n3_43_262;
wire n3_45_263;
wire n3_47_264;
wire n3_15;
wire n3_17;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25_251;
wire n3_27_252;
wire \frequency_count_out[10] ;
wire \frequency_count_out[9] ;
wire \frequency_count_out[7] ;
wire \frequency_count_out[6] ;
wire \frequency_count_out[5] ;
wire \frequency_count_out[4] ;
wire \frequency_count_out[3] ;
wire \frequency_count_out[2] ;
wire \frequency_count_out[1] ;
wire \frequency_count_out[0] ;
wire \wave_address_out[1] ;
wire \wave_address_out[2]_5 ;
wire \wave_address_out[3] ;
wire \wave_address_out[4]_5 ;
wire \wave_address_out[5]_5 ;
wire \wave_address_out[6]_5 ;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \frequency_count_out[11] ;
wire \frequency_count_out[8] ;
wire \wave_address_out[0] ;
wire \wave_address_out[0]_17 ;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[5]_ins11580  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[5] ) 
);
DFFCE \ff_wave_address_a[4]_ins11581  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[4] ) 
);
DFFCE \ff_wave_address_a[3]_ins11582  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[3] ) 
);
DFFCE \ff_wave_address_a[2]_ins11583  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[2] ) 
);
DFFCE \ff_wave_address_a[1]_ins11584  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[1] ) 
);
DFFCE \ff_wave_address_a[0]_ins11585  (
.D(\wave_address_out[0]_17 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[0] ) 
);
DFFCE \ff_wave_address_b[6]_ins11586  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[6] ) 
);
DFFCE \ff_wave_address_b[5]_ins11587  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[5] ) 
);
DFFCE \ff_wave_address_b[4]_ins11588  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[4] ) 
);
DFFCE \ff_wave_address_b[3]_ins11589  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[3] ) 
);
DFFCE \ff_wave_address_b[2]_ins11590  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[2] ) 
);
DFFCE \ff_wave_address_b[1]_ins11591  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[1] ) 
);
DFFCE \ff_wave_address_b[0]_ins11592  (
.D(\wave_address_out[0]_17 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[0] ) 
);
DFFCE \ff_wave_address_c[6]_ins11593  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[6] ) 
);
DFFCE \ff_wave_address_c[5]_ins11594  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[5] ) 
);
DFFCE \ff_wave_address_c[4]_ins11595  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[4] ) 
);
DFFCE \ff_wave_address_c[3]_ins11596  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[3] ) 
);
DFFCE \ff_wave_address_c[2]_ins11597  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[2] ) 
);
DFFCE \ff_wave_address_c[1]_ins11598  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[1] ) 
);
DFFCE \ff_wave_address_c[0]_ins11599  (
.D(\wave_address_out[0]_17 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[0] ) 
);
DFFCE \ff_wave_address_d[6]_ins11600  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[6] ) 
);
DFFCE \ff_wave_address_d[5]_ins11601  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[5] ) 
);
DFFCE \ff_wave_address_d[4]_ins11602  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[4] ) 
);
DFFCE \ff_wave_address_d[3]_ins11603  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[3] ) 
);
DFFCE \ff_wave_address_d[2]_ins11604  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[2] ) 
);
DFFCE \ff_wave_address_d[1]_ins11605  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[1] ) 
);
DFFCE \ff_wave_address_d[0]_ins11606  (
.D(\wave_address_out[0]_17 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[0] ) 
);
DFFCE \ff_wave_address_e[6]_ins11607  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[6] ) 
);
DFFCE \ff_wave_address_e[5]_ins11608  (
.D(\wave_address_out[5]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[5] ) 
);
DFFCE \ff_wave_address_e[4]_ins11609  (
.D(\wave_address_out[4]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[4] ) 
);
DFFCE \ff_wave_address_e[3]_ins11610  (
.D(\wave_address_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[3] ) 
);
DFFCE \ff_wave_address_e[2]_ins11611  (
.D(\wave_address_out[2]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[2] ) 
);
DFFCE \ff_wave_address_e[1]_ins11612  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[1] ) 
);
DFFCE \ff_wave_address_e[0]_ins11613  (
.D(\wave_address_out[0]_17 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[0] ) 
);
DFFCE \ff_frequency_count_a[11]_ins11614  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[11] ) 
);
DFFCE \ff_frequency_count_a[10]_ins11615  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[10] ) 
);
DFFCE \ff_frequency_count_a[9]_ins11616  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[9] ) 
);
DFFCE \ff_frequency_count_a[8]_ins11617  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[8] ) 
);
DFFCE \ff_frequency_count_a[7]_ins11618  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[7] ) 
);
DFFCE \ff_frequency_count_a[6]_ins11619  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[6] ) 
);
DFFCE \ff_frequency_count_a[5]_ins11620  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[5] ) 
);
DFFCE \ff_frequency_count_a[4]_ins11621  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[4] ) 
);
DFFCE \ff_frequency_count_a[3]_ins11622  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[3] ) 
);
DFFCE \ff_frequency_count_a[2]_ins11623  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[2] ) 
);
DFFCE \ff_frequency_count_a[1]_ins11624  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[1] ) 
);
DFFCE \ff_frequency_count_a[0]_ins11625  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[0] ) 
);
DFFCE \ff_frequency_count_b[11]_ins11626  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[11] ) 
);
DFFCE \ff_frequency_count_b[10]_ins11627  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[10] ) 
);
DFFCE \ff_frequency_count_b[9]_ins11628  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[9] ) 
);
DFFCE \ff_frequency_count_b[8]_ins11629  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[8] ) 
);
DFFCE \ff_frequency_count_b[7]_ins11630  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[7] ) 
);
DFFCE \ff_frequency_count_b[6]_ins11631  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[6] ) 
);
DFFCE \ff_frequency_count_b[5]_ins11632  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[5] ) 
);
DFFCE \ff_frequency_count_b[4]_ins11633  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[4] ) 
);
DFFCE \ff_frequency_count_b[3]_ins11634  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[3] ) 
);
DFFCE \ff_frequency_count_b[2]_ins11635  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[2] ) 
);
DFFCE \ff_frequency_count_b[1]_ins11636  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[1] ) 
);
DFFCE \ff_frequency_count_b[0]_ins11637  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[0] ) 
);
DFFCE \ff_frequency_count_c[11]_ins11638  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[11] ) 
);
DFFCE \ff_frequency_count_c[10]_ins11639  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[10] ) 
);
DFFCE \ff_frequency_count_c[9]_ins11640  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[9] ) 
);
DFFCE \ff_frequency_count_c[8]_ins11641  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[8] ) 
);
DFFCE \ff_frequency_count_c[7]_ins11642  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[7] ) 
);
DFFCE \ff_frequency_count_c[6]_ins11643  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[6] ) 
);
DFFCE \ff_frequency_count_c[5]_ins11644  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[5] ) 
);
DFFCE \ff_frequency_count_c[4]_ins11645  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[4] ) 
);
DFFCE \ff_frequency_count_c[3]_ins11646  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[3] ) 
);
DFFCE \ff_frequency_count_c[2]_ins11647  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[2] ) 
);
DFFCE \ff_frequency_count_c[1]_ins11648  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[1] ) 
);
DFFCE \ff_frequency_count_c[0]_ins11649  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[0] ) 
);
DFFCE \ff_frequency_count_d[11]_ins11650  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[11] ) 
);
DFFCE \ff_frequency_count_d[10]_ins11651  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[10] ) 
);
DFFCE \ff_frequency_count_d[9]_ins11652  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[9] ) 
);
DFFCE \ff_frequency_count_d[8]_ins11653  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[8] ) 
);
DFFCE \ff_frequency_count_d[7]_ins11654  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[7] ) 
);
DFFCE \ff_frequency_count_d[6]_ins11655  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[6] ) 
);
DFFCE \ff_frequency_count_d[5]_ins11656  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[5] ) 
);
DFFCE \ff_frequency_count_d[4]_ins11657  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[4] ) 
);
DFFCE \ff_frequency_count_d[3]_ins11658  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[3] ) 
);
DFFCE \ff_frequency_count_d[2]_ins11659  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[2] ) 
);
DFFCE \ff_frequency_count_d[1]_ins11660  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[1] ) 
);
DFFCE \ff_frequency_count_d[0]_ins11661  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[0] ) 
);
DFFCE \ff_frequency_count_e[11]_ins11662  (
.D(\frequency_count_out[11] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[11] ) 
);
DFFCE \ff_frequency_count_e[10]_ins11663  (
.D(\frequency_count_out[10] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[10] ) 
);
DFFCE \ff_frequency_count_e[9]_ins11664  (
.D(\frequency_count_out[9] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[9] ) 
);
DFFCE \ff_frequency_count_e[8]_ins11665  (
.D(\frequency_count_out[8] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[8] ) 
);
DFFCE \ff_frequency_count_e[7]_ins11666  (
.D(\frequency_count_out[7] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[7] ) 
);
DFFCE \ff_frequency_count_e[6]_ins11667  (
.D(\frequency_count_out[6] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[6] ) 
);
DFFCE \ff_frequency_count_e[5]_ins11668  (
.D(\frequency_count_out[5] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[5] ) 
);
DFFCE \ff_frequency_count_e[4]_ins11669  (
.D(\frequency_count_out[4] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[4] ) 
);
DFFCE \ff_frequency_count_e[3]_ins11670  (
.D(\frequency_count_out[3] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[3] ) 
);
DFFCE \ff_frequency_count_e[2]_ins11671  (
.D(\frequency_count_out[2] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[2] ) 
);
DFFCE \ff_frequency_count_e[1]_ins11672  (
.D(\frequency_count_out[1] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[1] ) 
);
DFFCE \ff_frequency_count_e[0]_ins11673  (
.D(\frequency_count_out[0] ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[0] ) 
);
DFFCE \ff_wave_address_a[6]_ins11674  (
.D(\wave_address_out[6]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[6] ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11] (\ff_frequency_count_a[11] ),
.\ff_frequency_count_b[11] (\ff_frequency_count_b[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11] (\ff_frequency_count_c[11] ),
.\ff_frequency_count_d[11] (\ff_frequency_count_d[11] ),
.\ff_frequency_count_a[10] (\ff_frequency_count_a[10] ),
.\ff_frequency_count_b[10] (\ff_frequency_count_b[10] ),
.\ff_frequency_count_c[10] (\ff_frequency_count_c[10] ),
.\ff_frequency_count_d[10] (\ff_frequency_count_d[10] ),
.\ff_frequency_count_a[9] (\ff_frequency_count_a[9] ),
.\ff_frequency_count_b[9] (\ff_frequency_count_b[9] ),
.\ff_frequency_count_c[9] (\ff_frequency_count_c[9] ),
.\ff_frequency_count_d[9] (\ff_frequency_count_d[9] ),
.\ff_frequency_count_a[8] (\ff_frequency_count_a[8] ),
.\ff_frequency_count_b[8] (\ff_frequency_count_b[8] ),
.\ff_frequency_count_c[8] (\ff_frequency_count_c[8] ),
.\ff_frequency_count_d[8] (\ff_frequency_count_d[8] ),
.\ff_frequency_count_a[7] (\ff_frequency_count_a[7] ),
.\ff_frequency_count_b[7] (\ff_frequency_count_b[7] ),
.\ff_frequency_count_c[7] (\ff_frequency_count_c[7] ),
.\ff_frequency_count_d[7] (\ff_frequency_count_d[7] ),
.\ff_frequency_count_a[6] (\ff_frequency_count_a[6] ),
.\ff_frequency_count_b[6] (\ff_frequency_count_b[6] ),
.\ff_frequency_count_c[6] (\ff_frequency_count_c[6] ),
.\ff_frequency_count_d[6] (\ff_frequency_count_d[6] ),
.\ff_frequency_count_a[5] (\ff_frequency_count_a[5] ),
.\ff_frequency_count_b[5] (\ff_frequency_count_b[5] ),
.\ff_frequency_count_c[5] (\ff_frequency_count_c[5] ),
.\ff_frequency_count_d[5] (\ff_frequency_count_d[5] ),
.\ff_frequency_count_a[4] (\ff_frequency_count_a[4] ),
.\ff_frequency_count_b[4] (\ff_frequency_count_b[4] ),
.\ff_frequency_count_c[4] (\ff_frequency_count_c[4] ),
.\ff_frequency_count_d[4] (\ff_frequency_count_d[4] ),
.\ff_frequency_count_a[3] (\ff_frequency_count_a[3] ),
.\ff_frequency_count_b[3] (\ff_frequency_count_b[3] ),
.\ff_frequency_count_c[3] (\ff_frequency_count_c[3] ),
.\ff_frequency_count_d[3] (\ff_frequency_count_d[3] ),
.\ff_frequency_count_a[2] (\ff_frequency_count_a[2] ),
.\ff_frequency_count_b[2] (\ff_frequency_count_b[2] ),
.\ff_frequency_count_c[2] (\ff_frequency_count_c[2] ),
.\ff_frequency_count_d[2] (\ff_frequency_count_d[2] ),
.\ff_frequency_count_a[1] (\ff_frequency_count_a[1] ),
.\ff_frequency_count_b[1] (\ff_frequency_count_b[1] ),
.\ff_frequency_count_c[1] (\ff_frequency_count_c[1] ),
.\ff_frequency_count_d[1] (\ff_frequency_count_d[1] ),
.\ff_frequency_count_a[0] (\ff_frequency_count_a[0] ),
.\ff_frequency_count_b[0] (\ff_frequency_count_b[0] ),
.\ff_frequency_count_c[0] (\ff_frequency_count_c[0] ),
.\ff_frequency_count_d[0] (\ff_frequency_count_d[0] ),
.n3_25_253(n3_25_253),
.n3_27_254(n3_27_254),
.n3_29_255(n3_29_255),
.n3_31_256(n3_31_256),
.n3_33_257(n3_33_257),
.n3_35_258(n3_35_258),
.n3_37_259(n3_37_259),
.n3_39_260(n3_39_260),
.n3_41_261(n3_41_261),
.n3_43_262(n3_43_262),
.n3_45_263(n3_45_263),
.n3_47_264(n3_47_264) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[6] (\ff_wave_address_a[6] ),
.\ff_wave_address_b[6] (\ff_wave_address_b[6] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[6] (\ff_wave_address_c[6] ),
.\ff_wave_address_d[6] (\ff_wave_address_d[6] ),
.\ff_wave_address_a[5] (\ff_wave_address_a[5] ),
.\ff_wave_address_b[5] (\ff_wave_address_b[5] ),
.\ff_wave_address_c[5] (\ff_wave_address_c[5] ),
.\ff_wave_address_d[5] (\ff_wave_address_d[5] ),
.\ff_wave_address_a[4] (\ff_wave_address_a[4] ),
.\ff_wave_address_b[4] (\ff_wave_address_b[4] ),
.\ff_wave_address_c[4] (\ff_wave_address_c[4] ),
.\ff_wave_address_d[4] (\ff_wave_address_d[4] ),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.\ff_wave_address_b[3] (\ff_wave_address_b[3] ),
.\ff_wave_address_c[3] (\ff_wave_address_c[3] ),
.\ff_wave_address_d[3] (\ff_wave_address_d[3] ),
.\ff_wave_address_a[2] (\ff_wave_address_a[2] ),
.\ff_wave_address_b[2] (\ff_wave_address_b[2] ),
.\ff_wave_address_c[2] (\ff_wave_address_c[2] ),
.\ff_wave_address_d[2] (\ff_wave_address_d[2] ),
.\ff_wave_address_a[1] (\ff_wave_address_a[1] ),
.\ff_wave_address_b[1] (\ff_wave_address_b[1] ),
.\ff_wave_address_c[1] (\ff_wave_address_c[1] ),
.\ff_wave_address_d[1] (\ff_wave_address_d[1] ),
.\ff_wave_address_a[0] (\ff_wave_address_a[0] ),
.\ff_wave_address_b[0] (\ff_wave_address_b[0] ),
.\ff_wave_address_c[0] (\ff_wave_address_c[0] ),
.\ff_wave_address_d[0] (\ff_wave_address_d[0] ),
.n3_15(n3_15),
.n3_17(n3_17),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25_251(n3_25_251),
.n3_27_252(n3_27_252) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  u_tone_generator (
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\timer1_address[1]_5 (\timer1_address[1]_5 ),
.\ff_frequency_count_e[11] (\ff_frequency_count_e[11] ),
.o(o),
.\ff_active[2] (\ff_active[2] ),
.n3_25_253(n3_25_253),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.n3_27(n3_27),
.\ff_frequency_count_e[10] (\ff_frequency_count_e[10] ),
.n3_27_254(n3_27_254),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n3_29(n3_29),
.\ff_frequency_count_e[9] (\ff_frequency_count_e[9] ),
.n3_29_255(n3_29_255),
.\ff_frequency_count_e[8] (\ff_frequency_count_e[8] ),
.n3_31_256(n3_31_256),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.n3_33(n3_33),
.\ff_frequency_count_e[7] (\ff_frequency_count_e[7] ),
.n3_33_257(n3_33_257),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.n3_35(n3_35),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.n3_37(n3_37),
.\ff_frequency_count_e[5] (\ff_frequency_count_e[5] ),
.n3_37_259(n3_37_259),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_39(n3_39),
.\ff_frequency_count_e[4] (\ff_frequency_count_e[4] ),
.n3_39_260(n3_39_260),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_41(n3_41),
.\ff_frequency_count_e[3] (\ff_frequency_count_e[3] ),
.n3_41_261(n3_41_261),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_43(n3_43),
.\ff_frequency_count_e[2] (\ff_frequency_count_e[2] ),
.n3_43_262(n3_43_262),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_45(n3_45),
.\ff_frequency_count_e[1] (\ff_frequency_count_e[1] ),
.n3_45_263(n3_45_263),
.\ff_frequency_count_e[0] (\ff_frequency_count_e[0] ),
.n3_47_264(n3_47_264),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.n3_47(n3_47),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\ff_wave_address_e[5] (\ff_wave_address_e[5] ),
.n3_17(n3_17),
.\ff_frequency_count_e[6] (\ff_frequency_count_e[6] ),
.n3_35_258(n3_35_258),
.n3_25(n3_25),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.n3_31(n3_31),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_ch0_key[1] (\ff_ch0_key[1] ),
.ff_ch0_key_on_17(ff_ch0_key_on_17),
.ff_ch0_key_on_5(ff_ch0_key_on_5),
.\frequency_count_out[10] (\frequency_count_out[10] ),
.\frequency_count_out[9] (\frequency_count_out[9] ),
.\frequency_count_out[7] (\frequency_count_out[7] ),
.\frequency_count_out[6] (\frequency_count_out[6] ),
.\frequency_count_out[5] (\frequency_count_out[5] ),
.\frequency_count_out[4] (\frequency_count_out[4] ),
.\frequency_count_out[3] (\frequency_count_out[3] ),
.\frequency_count_out[2] (\frequency_count_out[2] ),
.\frequency_count_out[1] (\frequency_count_out[1] ),
.\frequency_count_out[0] (\frequency_count_out[0] ),
.\wave_address_out[1] (\wave_address_out[1] ),
.\wave_address_out[2]_5 (\wave_address_out[2]_5 ),
.\wave_address_out[3] (\wave_address_out[3] ),
.\wave_address_out[4]_5 (\wave_address_out[4]_5 ),
.\wave_address_out[5]_5 (\wave_address_out[5]_5 ),
.\wave_address_out[6]_5 (\wave_address_out[6]_5 ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\frequency_count_out[11] (\frequency_count_out[11] ),
.\frequency_count_out[8] (\frequency_count_out[8] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[0]_17 (\wave_address_out[0]_17 ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11]_3 ,\ff_frequency_count_b[11]_3 ,\ff_active[0] ,\ff_frequency_count_c[11]_3 ,\ff_frequency_count_d[11]_3 ,\ff_frequency_count_a[10]_3 ,\ff_frequency_count_b[10]_3 ,\ff_frequency_count_c[10]_3 ,\ff_frequency_count_d[10]_3 ,\ff_frequency_count_a[9]_3 ,\ff_frequency_count_b[9]_3 ,\ff_frequency_count_c[9]_3 ,\ff_frequency_count_d[9]_3 ,\ff_frequency_count_a[8]_3 ,\ff_frequency_count_b[8]_3 ,\ff_frequency_count_c[8]_3 ,\ff_frequency_count_d[8]_3 ,\ff_frequency_count_a[7]_3 ,\ff_frequency_count_b[7]_3 ,\ff_frequency_count_c[7]_3 ,\ff_frequency_count_d[7]_3 ,\ff_frequency_count_a[6]_3 ,\ff_frequency_count_b[6]_3 ,\ff_frequency_count_c[6]_3 ,\ff_frequency_count_d[6]_3 ,\ff_frequency_count_a[5]_3 ,\ff_frequency_count_b[5]_3 ,\ff_frequency_count_c[5]_3 ,\ff_frequency_count_d[5]_3 ,\ff_frequency_count_a[4]_3 ,\ff_frequency_count_b[4]_3 ,\ff_frequency_count_c[4]_3 ,\ff_frequency_count_d[4]_3 ,\ff_frequency_count_a[3]_3 ,\ff_frequency_count_b[3]_3 ,\ff_frequency_count_c[3]_3 ,\ff_frequency_count_d[3]_3 ,\ff_frequency_count_a[2]_3 ,\ff_frequency_count_b[2]_3 ,\ff_frequency_count_c[2]_3 ,\ff_frequency_count_d[2]_3 ,\ff_frequency_count_a[1]_3 ,\ff_frequency_count_b[1]_3 ,\ff_frequency_count_c[1]_3 ,\ff_frequency_count_d[1]_3 ,\ff_frequency_count_a[0]_3 ,\ff_frequency_count_b[0]_3 ,\ff_frequency_count_c[0]_3 ,\ff_frequency_count_d[0]_3 ,n3_25_272,n3_27_273,n3_29_274,n3_31_275,n3_33_276,n3_35_277,n3_37_278,n3_39_279,n3_41_280,n3_43_281,n3_45_282,n3_47_283);
input \ff_active[1] ;
input \ff_frequency_count_a[11]_3 ;
input \ff_frequency_count_b[11]_3 ;
input \ff_active[0] ;
input \ff_frequency_count_c[11]_3 ;
input \ff_frequency_count_d[11]_3 ;
input \ff_frequency_count_a[10]_3 ;
input \ff_frequency_count_b[10]_3 ;
input \ff_frequency_count_c[10]_3 ;
input \ff_frequency_count_d[10]_3 ;
input \ff_frequency_count_a[9]_3 ;
input \ff_frequency_count_b[9]_3 ;
input \ff_frequency_count_c[9]_3 ;
input \ff_frequency_count_d[9]_3 ;
input \ff_frequency_count_a[8]_3 ;
input \ff_frequency_count_b[8]_3 ;
input \ff_frequency_count_c[8]_3 ;
input \ff_frequency_count_d[8]_3 ;
input \ff_frequency_count_a[7]_3 ;
input \ff_frequency_count_b[7]_3 ;
input \ff_frequency_count_c[7]_3 ;
input \ff_frequency_count_d[7]_3 ;
input \ff_frequency_count_a[6]_3 ;
input \ff_frequency_count_b[6]_3 ;
input \ff_frequency_count_c[6]_3 ;
input \ff_frequency_count_d[6]_3 ;
input \ff_frequency_count_a[5]_3 ;
input \ff_frequency_count_b[5]_3 ;
input \ff_frequency_count_c[5]_3 ;
input \ff_frequency_count_d[5]_3 ;
input \ff_frequency_count_a[4]_3 ;
input \ff_frequency_count_b[4]_3 ;
input \ff_frequency_count_c[4]_3 ;
input \ff_frequency_count_d[4]_3 ;
input \ff_frequency_count_a[3]_3 ;
input \ff_frequency_count_b[3]_3 ;
input \ff_frequency_count_c[3]_3 ;
input \ff_frequency_count_d[3]_3 ;
input \ff_frequency_count_a[2]_3 ;
input \ff_frequency_count_b[2]_3 ;
input \ff_frequency_count_c[2]_3 ;
input \ff_frequency_count_d[2]_3 ;
input \ff_frequency_count_a[1]_3 ;
input \ff_frequency_count_b[1]_3 ;
input \ff_frequency_count_c[1]_3 ;
input \ff_frequency_count_d[1]_3 ;
input \ff_frequency_count_a[0]_3 ;
input \ff_frequency_count_b[0]_3 ;
input \ff_frequency_count_c[0]_3 ;
input \ff_frequency_count_d[0]_3 ;
output n3_25_272;
output n3_27_273;
output n3_29_274;
output n3_31_275;
output n3_33_276;
output n3_35_277;
output n3_37_278;
output n3_39_279;
output n3_41_280;
output n3_43_281;
output n3_45_282;
output n3_47_283;
wire n3_25_272;
wire n3_27_273;
wire n3_29_274;
wire n3_31_275;
wire n3_33_276;
wire n3_35_277;
wire n3_37_278;
wire n3_39_279;
wire n3_41_280;
wire n3_43_281;
wire n3_45_282;
wire n3_47_283;
wire n1_27_284;
wire n2_25_285;
wire n1_29_286;
wire n2_27_287;
wire n1_31_288;
wire n2_29_289;
wire n1_33_290;
wire n2_31_291;
wire n1_35_292;
wire n2_33_293;
wire n1_37_294;
wire n2_35_295;
wire n1_39_296;
wire n2_37_297;
wire n1_41_298;
wire n2_39_299;
wire n1_43_300;
wire n2_41_301;
wire n1_45_302;
wire n2_43_303;
wire n1_47_304;
wire n2_45_305;
wire n1_49_306;
wire n2_47_307;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15596 (
.I0(n1_27_284),
.I1(n2_25_285),
.S0(\ff_active[1] ),
.O(n3_25_272) 
);
MUX2_LUT5 n3_ins15597 (
.I0(n1_29_286),
.I1(n2_27_287),
.S0(\ff_active[1] ),
.O(n3_27_273) 
);
MUX2_LUT5 n3_ins15598 (
.I0(n1_31_288),
.I1(n2_29_289),
.S0(\ff_active[1] ),
.O(n3_29_274) 
);
MUX2_LUT5 n3_ins15599 (
.I0(n1_33_290),
.I1(n2_31_291),
.S0(\ff_active[1] ),
.O(n3_31_275) 
);
MUX2_LUT5 n3_ins15600 (
.I0(n1_35_292),
.I1(n2_33_293),
.S0(\ff_active[1] ),
.O(n3_33_276) 
);
MUX2_LUT5 n3_ins15601 (
.I0(n1_37_294),
.I1(n2_35_295),
.S0(\ff_active[1] ),
.O(n3_35_277) 
);
MUX2_LUT5 n3_ins15602 (
.I0(n1_39_296),
.I1(n2_37_297),
.S0(\ff_active[1] ),
.O(n3_37_278) 
);
MUX2_LUT5 n3_ins15603 (
.I0(n1_41_298),
.I1(n2_39_299),
.S0(\ff_active[1] ),
.O(n3_39_279) 
);
MUX2_LUT5 n3_ins15604 (
.I0(n1_43_300),
.I1(n2_41_301),
.S0(\ff_active[1] ),
.O(n3_41_280) 
);
MUX2_LUT5 n3_ins15605 (
.I0(n1_45_302),
.I1(n2_43_303),
.S0(\ff_active[1] ),
.O(n3_43_281) 
);
MUX2_LUT5 n3_ins15606 (
.I0(n1_47_304),
.I1(n2_45_305),
.S0(\ff_active[1] ),
.O(n3_45_282) 
);
MUX2_LUT5 n3_ins15631 (
.I0(n1_49_306),
.I1(n2_47_307),
.S0(\ff_active[1] ),
.O(n3_47_283) 
);
LUT3 n1_ins15862 (
.I0(\ff_frequency_count_a[11]_3 ),
.I1(\ff_frequency_count_b[11]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_284) 
);
defparam n1_ins15862.INIT=8'hCA;
LUT3 n2_ins15863 (
.I0(\ff_frequency_count_c[11]_3 ),
.I1(\ff_frequency_count_d[11]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_285) 
);
defparam n2_ins15863.INIT=8'hCA;
LUT3 n1_ins15864 (
.I0(\ff_frequency_count_a[10]_3 ),
.I1(\ff_frequency_count_b[10]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_286) 
);
defparam n1_ins15864.INIT=8'hCA;
LUT3 n2_ins15865 (
.I0(\ff_frequency_count_c[10]_3 ),
.I1(\ff_frequency_count_d[10]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_287) 
);
defparam n2_ins15865.INIT=8'hCA;
LUT3 n1_ins15866 (
.I0(\ff_frequency_count_a[9]_3 ),
.I1(\ff_frequency_count_b[9]_3 ),
.I2(\ff_active[0] ),
.F(n1_31_288) 
);
defparam n1_ins15866.INIT=8'hCA;
LUT3 n2_ins15867 (
.I0(\ff_frequency_count_c[9]_3 ),
.I1(\ff_frequency_count_d[9]_3 ),
.I2(\ff_active[0] ),
.F(n2_29_289) 
);
defparam n2_ins15867.INIT=8'hCA;
LUT3 n1_ins15868 (
.I0(\ff_frequency_count_a[8]_3 ),
.I1(\ff_frequency_count_b[8]_3 ),
.I2(\ff_active[0] ),
.F(n1_33_290) 
);
defparam n1_ins15868.INIT=8'hCA;
LUT3 n2_ins15869 (
.I0(\ff_frequency_count_c[8]_3 ),
.I1(\ff_frequency_count_d[8]_3 ),
.I2(\ff_active[0] ),
.F(n2_31_291) 
);
defparam n2_ins15869.INIT=8'hCA;
LUT3 n1_ins15870 (
.I0(\ff_frequency_count_a[7]_3 ),
.I1(\ff_frequency_count_b[7]_3 ),
.I2(\ff_active[0] ),
.F(n1_35_292) 
);
defparam n1_ins15870.INIT=8'hCA;
LUT3 n2_ins15871 (
.I0(\ff_frequency_count_c[7]_3 ),
.I1(\ff_frequency_count_d[7]_3 ),
.I2(\ff_active[0] ),
.F(n2_33_293) 
);
defparam n2_ins15871.INIT=8'hCA;
LUT3 n1_ins15872 (
.I0(\ff_frequency_count_a[6]_3 ),
.I1(\ff_frequency_count_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_37_294) 
);
defparam n1_ins15872.INIT=8'hCA;
LUT3 n2_ins15873 (
.I0(\ff_frequency_count_c[6]_3 ),
.I1(\ff_frequency_count_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_35_295) 
);
defparam n2_ins15873.INIT=8'hCA;
LUT3 n1_ins15874 (
.I0(\ff_frequency_count_a[5]_3 ),
.I1(\ff_frequency_count_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_39_296) 
);
defparam n1_ins15874.INIT=8'hCA;
LUT3 n2_ins15875 (
.I0(\ff_frequency_count_c[5]_3 ),
.I1(\ff_frequency_count_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_37_297) 
);
defparam n2_ins15875.INIT=8'hCA;
LUT3 n1_ins15876 (
.I0(\ff_frequency_count_a[4]_3 ),
.I1(\ff_frequency_count_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_41_298) 
);
defparam n1_ins15876.INIT=8'hCA;
LUT3 n2_ins15877 (
.I0(\ff_frequency_count_c[4]_3 ),
.I1(\ff_frequency_count_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_39_299) 
);
defparam n2_ins15877.INIT=8'hCA;
LUT3 n1_ins15878 (
.I0(\ff_frequency_count_a[3]_3 ),
.I1(\ff_frequency_count_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_43_300) 
);
defparam n1_ins15878.INIT=8'hCA;
LUT3 n2_ins15879 (
.I0(\ff_frequency_count_c[3]_3 ),
.I1(\ff_frequency_count_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_41_301) 
);
defparam n2_ins15879.INIT=8'hCA;
LUT3 n1_ins15880 (
.I0(\ff_frequency_count_a[2]_3 ),
.I1(\ff_frequency_count_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_45_302) 
);
defparam n1_ins15880.INIT=8'hCA;
LUT3 n2_ins15881 (
.I0(\ff_frequency_count_c[2]_3 ),
.I1(\ff_frequency_count_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_43_303) 
);
defparam n2_ins15881.INIT=8'hCA;
LUT3 n1_ins15882 (
.I0(\ff_frequency_count_a[1]_3 ),
.I1(\ff_frequency_count_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_47_304) 
);
defparam n1_ins15882.INIT=8'hCA;
LUT3 n2_ins15883 (
.I0(\ff_frequency_count_c[1]_3 ),
.I1(\ff_frequency_count_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_45_305) 
);
defparam n2_ins15883.INIT=8'hCA;
LUT3 n1_ins15884 (
.I0(\ff_frequency_count_a[0]_3 ),
.I1(\ff_frequency_count_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_49_306) 
);
defparam n1_ins15884.INIT=8'hCA;
LUT3 n2_ins15885 (
.I0(\ff_frequency_count_c[0]_3 ),
.I1(\ff_frequency_count_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_47_307) 
);
defparam n2_ins15885.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[6]_3 ,\ff_wave_address_b[6]_3 ,\ff_active[0] ,\ff_wave_address_c[6]_3 ,\ff_wave_address_d[6]_3 ,\ff_wave_address_a[5]_3 ,\ff_wave_address_b[5]_3 ,\ff_wave_address_c[5]_3 ,\ff_wave_address_d[5]_3 ,\ff_wave_address_a[4]_3 ,\ff_wave_address_b[4]_3 ,\ff_wave_address_c[4]_3 ,\ff_wave_address_d[4]_3 ,\ff_wave_address_a[3]_3 ,\ff_wave_address_b[3]_3 ,\ff_wave_address_c[3]_3 ,\ff_wave_address_d[3]_3 ,\ff_wave_address_a[2]_3 ,\ff_wave_address_b[2]_3 ,\ff_wave_address_c[2]_3 ,\ff_wave_address_d[2]_3 ,\ff_wave_address_a[1]_3 ,\ff_wave_address_b[1]_3 ,\ff_wave_address_c[1]_3 ,\ff_wave_address_d[1]_3 ,\ff_wave_address_a[0]_3 ,\ff_wave_address_b[0]_3 ,\ff_wave_address_c[0]_3 ,\ff_wave_address_d[0]_3 ,n3_15_308,n3_17_309,n3_19_267,n3_21_268,n3_23_269,n3_25_270,n3_27_271);
input \ff_active[1] ;
input \ff_wave_address_a[6]_3 ;
input \ff_wave_address_b[6]_3 ;
input \ff_active[0] ;
input \ff_wave_address_c[6]_3 ;
input \ff_wave_address_d[6]_3 ;
input \ff_wave_address_a[5]_3 ;
input \ff_wave_address_b[5]_3 ;
input \ff_wave_address_c[5]_3 ;
input \ff_wave_address_d[5]_3 ;
input \ff_wave_address_a[4]_3 ;
input \ff_wave_address_b[4]_3 ;
input \ff_wave_address_c[4]_3 ;
input \ff_wave_address_d[4]_3 ;
input \ff_wave_address_a[3]_3 ;
input \ff_wave_address_b[3]_3 ;
input \ff_wave_address_c[3]_3 ;
input \ff_wave_address_d[3]_3 ;
input \ff_wave_address_a[2]_3 ;
input \ff_wave_address_b[2]_3 ;
input \ff_wave_address_c[2]_3 ;
input \ff_wave_address_d[2]_3 ;
input \ff_wave_address_a[1]_3 ;
input \ff_wave_address_b[1]_3 ;
input \ff_wave_address_c[1]_3 ;
input \ff_wave_address_d[1]_3 ;
input \ff_wave_address_a[0]_3 ;
input \ff_wave_address_b[0]_3 ;
input \ff_wave_address_c[0]_3 ;
input \ff_wave_address_d[0]_3 ;
output n3_15_308;
output n3_17_309;
output n3_19_267;
output n3_21_268;
output n3_23_269;
output n3_25_270;
output n3_27_271;
wire n3_15_308;
wire n3_17_309;
wire n3_19_267;
wire n3_21_268;
wire n3_23_269;
wire n3_25_270;
wire n3_27_271;
wire n1_17_310;
wire n2_15_311;
wire n1_19_312;
wire n2_17_313;
wire n1_21_314;
wire n2_19_315;
wire n1_23_316;
wire n2_21_317;
wire n1_25_318;
wire n2_23_319;
wire n1_27_320;
wire n2_25_321;
wire n1_29_322;
wire n2_27_323;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15624 (
.I0(n1_17_310),
.I1(n2_15_311),
.S0(\ff_active[1] ),
.O(n3_15_308) 
);
MUX2_LUT5 n3_ins15625 (
.I0(n1_19_312),
.I1(n2_17_313),
.S0(\ff_active[1] ),
.O(n3_17_309) 
);
MUX2_LUT5 n3_ins15626 (
.I0(n1_21_314),
.I1(n2_19_315),
.S0(\ff_active[1] ),
.O(n3_19_267) 
);
MUX2_LUT5 n3_ins15627 (
.I0(n1_23_316),
.I1(n2_21_317),
.S0(\ff_active[1] ),
.O(n3_21_268) 
);
MUX2_LUT5 n3_ins15628 (
.I0(n1_25_318),
.I1(n2_23_319),
.S0(\ff_active[1] ),
.O(n3_23_269) 
);
MUX2_LUT5 n3_ins15629 (
.I0(n1_27_320),
.I1(n2_25_321),
.S0(\ff_active[1] ),
.O(n3_25_270) 
);
MUX2_LUT5 n3_ins15630 (
.I0(n1_29_322),
.I1(n2_27_323),
.S0(\ff_active[1] ),
.O(n3_27_271) 
);
LUT3 n1_ins15848 (
.I0(\ff_wave_address_a[6]_3 ),
.I1(\ff_wave_address_b[6]_3 ),
.I2(\ff_active[0] ),
.F(n1_17_310) 
);
defparam n1_ins15848.INIT=8'hCA;
LUT3 n2_ins15849 (
.I0(\ff_wave_address_c[6]_3 ),
.I1(\ff_wave_address_d[6]_3 ),
.I2(\ff_active[0] ),
.F(n2_15_311) 
);
defparam n2_ins15849.INIT=8'hCA;
LUT3 n1_ins15850 (
.I0(\ff_wave_address_a[5]_3 ),
.I1(\ff_wave_address_b[5]_3 ),
.I2(\ff_active[0] ),
.F(n1_19_312) 
);
defparam n1_ins15850.INIT=8'hCA;
LUT3 n2_ins15851 (
.I0(\ff_wave_address_c[5]_3 ),
.I1(\ff_wave_address_d[5]_3 ),
.I2(\ff_active[0] ),
.F(n2_17_313) 
);
defparam n2_ins15851.INIT=8'hCA;
LUT3 n1_ins15852 (
.I0(\ff_wave_address_a[4]_3 ),
.I1(\ff_wave_address_b[4]_3 ),
.I2(\ff_active[0] ),
.F(n1_21_314) 
);
defparam n1_ins15852.INIT=8'hCA;
LUT3 n2_ins15853 (
.I0(\ff_wave_address_c[4]_3 ),
.I1(\ff_wave_address_d[4]_3 ),
.I2(\ff_active[0] ),
.F(n2_19_315) 
);
defparam n2_ins15853.INIT=8'hCA;
LUT3 n1_ins15854 (
.I0(\ff_wave_address_a[3]_3 ),
.I1(\ff_wave_address_b[3]_3 ),
.I2(\ff_active[0] ),
.F(n1_23_316) 
);
defparam n1_ins15854.INIT=8'hCA;
LUT3 n2_ins15855 (
.I0(\ff_wave_address_c[3]_3 ),
.I1(\ff_wave_address_d[3]_3 ),
.I2(\ff_active[0] ),
.F(n2_21_317) 
);
defparam n2_ins15855.INIT=8'hCA;
LUT3 n1_ins15856 (
.I0(\ff_wave_address_a[2]_3 ),
.I1(\ff_wave_address_b[2]_3 ),
.I2(\ff_active[0] ),
.F(n1_25_318) 
);
defparam n1_ins15856.INIT=8'hCA;
LUT3 n2_ins15857 (
.I0(\ff_wave_address_c[2]_3 ),
.I1(\ff_wave_address_d[2]_3 ),
.I2(\ff_active[0] ),
.F(n2_23_319) 
);
defparam n2_ins15857.INIT=8'hCA;
LUT3 n1_ins15858 (
.I0(\ff_wave_address_a[1]_3 ),
.I1(\ff_wave_address_b[1]_3 ),
.I2(\ff_active[0] ),
.F(n1_27_320) 
);
defparam n1_ins15858.INIT=8'hCA;
LUT3 n2_ins15859 (
.I0(\ff_wave_address_c[1]_3 ),
.I1(\ff_wave_address_d[1]_3 ),
.I2(\ff_active[0] ),
.F(n2_25_321) 
);
defparam n2_ins15859.INIT=8'hCA;
LUT3 n1_ins15860 (
.I0(\ff_wave_address_a[0]_3 ),
.I1(\ff_wave_address_b[0]_3 ),
.I2(\ff_active[0] ),
.F(n1_29_322) 
);
defparam n1_ins15860.INIT=8'hCA;
LUT3 n2_ins15861 (
.I0(\ff_wave_address_c[0]_3 ),
.I1(\ff_wave_address_d[0]_3 ),
.I2(\ff_active[0] ),
.F(n2_27_323) 
);
defparam n2_ins15861.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator  (\w_sram_a1[0] ,\w_sram_a1[1] ,\counter_out[19]_11 ,\w_sram_a1[2] ,\w_sram_a1[3] ,\w_sram_a1[4] ,\ff_frequency_count_e[10]_3 ,o,\ff_active[2] ,n3_27_273,\ff_frequency_count_e[9]_3 ,n3_29_274,\ff_frequency_count_e[8]_3 ,n3_31_275,\ff_frequency_count_e[7]_3 ,n3_33_276,\ff_frequency_count_e[5]_3 ,n3_37_278,\ff_frequency_count_e[4]_3 ,n3_39_279,\ff_frequency_count_e[3]_3 ,n3_41_280,\ff_frequency_count_e[2]_3 ,n3_43_281,\ff_frequency_count_e[0]_3 ,n3_47_283,\ff_frequency_count_e[1]_3 ,n3_45_282,\ff_wave_address_e[5]_3 ,n3_17_309,\ff_wave_address_e[6]_3 ,n3_15_308,\ff_frequency_count_e[11]_3 ,n3_25_272,\ff_frequency_count_e[6]_3 ,n3_35_277,n3_49,\ff_reg_frequency_count_e1[11] ,\ff_reg_frequency_count_e0[11] ,ff_reg_clone_frequency_e1,n3_51,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e0[10] ,n3_53,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e0[9] ,n3_55,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e0[8] ,n3_57,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e0[7] ,n3_59,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e0[6] ,n3_61,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e0[5] ,n3_63,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e0[4] ,n3_65,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e0[3] ,n3_67,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e0[2] ,n3_69,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e0[1] ,n3_71,\ff_reg_frequency_count_e1[0] ,\ff_reg_frequency_count_e0[0] ,\frequency_count_out[11]_3 ,\frequency_count_out[10]_3 ,\frequency_count_out[9]_3 ,\frequency_count_out[8]_3 ,\frequency_count_out[7]_3 ,\frequency_count_out[6]_3 ,\frequency_count_out[5]_3 ,\frequency_count_out[4]_3 ,\frequency_count_out[3]_3 ,\frequency_count_out[2]_3 ,\frequency_count_out[1]_3 ,\frequency_count_out[0]_3 ,\wave_address_out[1]_5 ,\wave_address_out[2]_5_324 ,\wave_address_out[3]_5 ,\wave_address_out[4]_5_325 ,\wave_address_out[5]_5_326 ,\wave_address_out[6]_5_327 ,\wave_address_out[2] ,\wave_address_out[5]_7 ,\wave_address_out[6] ,\wave_address_out[0]_13_328 );
input \w_sram_a1[0] ;
input \w_sram_a1[1] ;
input \counter_out[19]_11 ;
input \w_sram_a1[2] ;
input \w_sram_a1[3] ;
input \w_sram_a1[4] ;
input \ff_frequency_count_e[10]_3 ;
input o;
input \ff_active[2] ;
input n3_27_273;
input \ff_frequency_count_e[9]_3 ;
input n3_29_274;
input \ff_frequency_count_e[8]_3 ;
input n3_31_275;
input \ff_frequency_count_e[7]_3 ;
input n3_33_276;
input \ff_frequency_count_e[5]_3 ;
input n3_37_278;
input \ff_frequency_count_e[4]_3 ;
input n3_39_279;
input \ff_frequency_count_e[3]_3 ;
input n3_41_280;
input \ff_frequency_count_e[2]_3 ;
input n3_43_281;
input \ff_frequency_count_e[0]_3 ;
input n3_47_283;
input \ff_frequency_count_e[1]_3 ;
input n3_45_282;
input \ff_wave_address_e[5]_3 ;
input n3_17_309;
input \ff_wave_address_e[6]_3 ;
input n3_15_308;
input \ff_frequency_count_e[11]_3 ;
input n3_25_272;
input \ff_frequency_count_e[6]_3 ;
input n3_35_277;
input n3_49;
input \ff_reg_frequency_count_e1[11] ;
input \ff_reg_frequency_count_e0[11] ;
input ff_reg_clone_frequency_e1;
input n3_51;
input \ff_reg_frequency_count_e1[10] ;
input \ff_reg_frequency_count_e0[10] ;
input n3_53;
input \ff_reg_frequency_count_e1[9] ;
input \ff_reg_frequency_count_e0[9] ;
input n3_55;
input \ff_reg_frequency_count_e1[8] ;
input \ff_reg_frequency_count_e0[8] ;
input n3_57;
input \ff_reg_frequency_count_e1[7] ;
input \ff_reg_frequency_count_e0[7] ;
input n3_59;
input \ff_reg_frequency_count_e1[6] ;
input \ff_reg_frequency_count_e0[6] ;
input n3_61;
input \ff_reg_frequency_count_e1[5] ;
input \ff_reg_frequency_count_e0[5] ;
input n3_63;
input \ff_reg_frequency_count_e1[4] ;
input \ff_reg_frequency_count_e0[4] ;
input n3_65;
input \ff_reg_frequency_count_e1[3] ;
input \ff_reg_frequency_count_e0[3] ;
input n3_67;
input \ff_reg_frequency_count_e1[2] ;
input \ff_reg_frequency_count_e0[2] ;
input n3_69;
input \ff_reg_frequency_count_e1[1] ;
input \ff_reg_frequency_count_e0[1] ;
input n3_71;
input \ff_reg_frequency_count_e1[0] ;
input \ff_reg_frequency_count_e0[0] ;
output \frequency_count_out[11]_3 ;
output \frequency_count_out[10]_3 ;
output \frequency_count_out[9]_3 ;
output \frequency_count_out[8]_3 ;
output \frequency_count_out[7]_3 ;
output \frequency_count_out[6]_3 ;
output \frequency_count_out[5]_3 ;
output \frequency_count_out[4]_3 ;
output \frequency_count_out[3]_3 ;
output \frequency_count_out[2]_3 ;
output \frequency_count_out[1]_3 ;
output \frequency_count_out[0]_3 ;
output \wave_address_out[1]_5 ;
output \wave_address_out[2]_5_324 ;
output \wave_address_out[3]_5 ;
output \wave_address_out[4]_5_325 ;
output \wave_address_out[5]_5_326 ;
output \wave_address_out[6]_5_327 ;
output \wave_address_out[2] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6] ;
output \wave_address_out[0]_13_328 ;
wire \frequency_count_out[11]_3 ;
wire \frequency_count_out[10]_3 ;
wire \frequency_count_out[9]_3 ;
wire \frequency_count_out[8]_3 ;
wire \frequency_count_out[7]_3 ;
wire \frequency_count_out[6]_3 ;
wire \frequency_count_out[5]_3 ;
wire \frequency_count_out[4]_3 ;
wire \frequency_count_out[3]_3 ;
wire \frequency_count_out[2]_3 ;
wire \frequency_count_out[1]_3 ;
wire \frequency_count_out[0]_3 ;
wire \wave_address_out[1]_5 ;
wire \wave_address_out[2]_5_324 ;
wire \wave_address_out[3]_5 ;
wire \wave_address_out[4]_5_325 ;
wire \wave_address_out[5]_5_326 ;
wire \wave_address_out[6]_5_327 ;
wire \frequency_count_out[11]_9 ;
wire \frequency_count_out[10]_7_330 ;
wire \frequency_count_out[10]_9 ;
wire \frequency_count_out[9]_7_331 ;
wire \frequency_count_out[8]_7_332 ;
wire \frequency_count_out[7]_7_333 ;
wire \frequency_count_out[7]_9 ;
wire \frequency_count_out[6]_7_334 ;
wire \frequency_count_out[5]_7_335 ;
wire \frequency_count_out[5]_9_336 ;
wire \frequency_count_out[4]_7_337 ;
wire \frequency_count_out[3]_9_338 ;
wire \frequency_count_out[2]_7_339 ;
wire \frequency_count_out[2]_9_340 ;
wire \frequency_count_out[1]_7_341 ;
wire \frequency_count_out[1]_9_342 ;
wire \wave_address_out[0]_7 ;
wire \wave_address_out[2] ;
wire \wave_address_out[4]_7 ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire \frequency_count_out[11]_13_343 ;
wire \frequency_count_out[8]_13_345 ;
wire \frequency_count_out[7]_13_344 ;
wire \frequency_count_out[6]_11 ;
wire \wave_address_out[0]_9 ;
wire \frequency_count_out[7]_15_346 ;
wire \wave_address_out[0]_11_347 ;
wire \frequency_count_out[11]_15_348 ;
wire \frequency_count_out[11]_17 ;
wire \frequency_count_out[11]_19_329 ;
wire \frequency_count_out[10]_13 ;
wire \frequency_count_out[10]_15 ;
wire \frequency_count_out[10]_17 ;
wire \frequency_count_out[9]_13 ;
wire \frequency_count_out[9]_15 ;
wire \frequency_count_out[9]_17 ;
wire \frequency_count_out[8]_15 ;
wire \frequency_count_out[8]_17 ;
wire \frequency_count_out[8]_19 ;
wire \frequency_count_out[7]_17_349 ;
wire \frequency_count_out[7]_19 ;
wire \frequency_count_out[7]_21 ;
wire \frequency_count_out[6]_13 ;
wire \frequency_count_out[6]_15 ;
wire \frequency_count_out[6]_17 ;
wire \frequency_count_out[5]_13 ;
wire \frequency_count_out[5]_15 ;
wire \frequency_count_out[5]_17 ;
wire \frequency_count_out[4]_13 ;
wire \frequency_count_out[4]_15 ;
wire \frequency_count_out[4]_17 ;
wire \frequency_count_out[3]_13 ;
wire \frequency_count_out[3]_15 ;
wire \frequency_count_out[3]_17 ;
wire \frequency_count_out[2]_13 ;
wire \frequency_count_out[2]_15 ;
wire \frequency_count_out[2]_17 ;
wire \frequency_count_out[1]_13 ;
wire \frequency_count_out[1]_15 ;
wire \frequency_count_out[1]_17 ;
wire \frequency_count_out[0]_9 ;
wire \frequency_count_out[0]_11 ;
wire \frequency_count_out[0]_13 ;
wire \frequency_count_out[3]_19 ;
wire \frequency_count_out[11]_21 ;
wire \wave_address_out[0]_13_328 ;
wire \wave_address_out[5]_11 ;
wire \frequency_count_out[8]_21 ;
wire \frequency_count_out[4]_19 ;
wire \frequency_count_out[9]_19 ;
wire VCC;
wire GND;
LUT3 \frequency_count_out[11]_ins15886  (
.I0(\frequency_count_out[11]_21 ),
.I1(\frequency_count_out[11]_19_329 ),
.I2(\frequency_count_out[11]_9 ),
.F(\frequency_count_out[11]_3 ) 
);
defparam \frequency_count_out[11]_ins15886 .INIT=8'hF1;
LUT4 \frequency_count_out[10]_ins15887  (
.I0(\frequency_count_out[10]_17 ),
.I1(\frequency_count_out[10]_7_330 ),
.I2(\frequency_count_out[10]_9 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[10]_3 ) 
);
defparam \frequency_count_out[10]_ins15887 .INIT=16'hC355;
LUT4 \frequency_count_out[9]_ins15888  (
.I0(\frequency_count_out[9]_17 ),
.I1(\frequency_count_out[9]_7_331 ),
.I2(\frequency_count_out[9]_19 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[9]_3 ) 
);
defparam \frequency_count_out[9]_ins15888 .INIT=16'hC355;
LUT4 \frequency_count_out[8]_ins15889  (
.I0(\frequency_count_out[8]_19 ),
.I1(\frequency_count_out[8]_7_332 ),
.I2(\frequency_count_out[8]_21 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[8]_3 ) 
);
defparam \frequency_count_out[8]_ins15889 .INIT=16'hC355;
LUT4 \frequency_count_out[7]_ins15890  (
.I0(\frequency_count_out[7]_21 ),
.I1(\frequency_count_out[7]_7_333 ),
.I2(\frequency_count_out[7]_9 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[7]_3 ) 
);
defparam \frequency_count_out[7]_ins15890 .INIT=16'hC355;
LUT3 \frequency_count_out[6]_ins15891  (
.I0(\frequency_count_out[6]_17 ),
.I1(\frequency_count_out[6]_7_334 ),
.I2(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[6]_3 ) 
);
defparam \frequency_count_out[6]_ins15891 .INIT=8'hC5;
LUT4 \frequency_count_out[5]_ins15892  (
.I0(\frequency_count_out[5]_17 ),
.I1(\frequency_count_out[5]_7_335 ),
.I2(\frequency_count_out[5]_9_336 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[5]_3 ) 
);
defparam \frequency_count_out[5]_ins15892 .INIT=16'hC355;
LUT4 \frequency_count_out[4]_ins15893  (
.I0(\frequency_count_out[4]_17 ),
.I1(\frequency_count_out[4]_7_337 ),
.I2(\frequency_count_out[4]_19 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[4]_3 ) 
);
defparam \frequency_count_out[4]_ins15893 .INIT=16'hC355;
LUT4 \frequency_count_out[3]_ins15894  (
.I0(\frequency_count_out[3]_17 ),
.I1(\frequency_count_out[3]_19 ),
.I2(\frequency_count_out[3]_9_338 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[3]_3 ) 
);
defparam \frequency_count_out[3]_ins15894 .INIT=16'hC355;
LUT4 \frequency_count_out[2]_ins15895  (
.I0(\frequency_count_out[2]_17 ),
.I1(\frequency_count_out[2]_7_339 ),
.I2(\frequency_count_out[2]_9_340 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[2]_3 ) 
);
defparam \frequency_count_out[2]_ins15895 .INIT=16'hC355;
LUT4 \frequency_count_out[1]_ins15896  (
.I0(\frequency_count_out[1]_17 ),
.I1(\frequency_count_out[1]_7_341 ),
.I2(\frequency_count_out[1]_9_342 ),
.I3(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[1]_3 ) 
);
defparam \frequency_count_out[1]_ins15896 .INIT=16'hC355;
LUT3 \frequency_count_out[0]_ins15897  (
.I0(\frequency_count_out[0]_13 ),
.I1(\frequency_count_out[1]_7_341 ),
.I2(\frequency_count_out[11]_21 ),
.F(\frequency_count_out[0]_3 ) 
);
defparam \frequency_count_out[0]_ins15897 .INIT=8'hC5;
LUT4 \wave_address_out[1]_ins16251  (
.I0(\w_sram_a1[0] ),
.I1(\wave_address_out[0]_7 ),
.I2(\w_sram_a1[1] ),
.I3(\counter_out[19]_11 ),
.F(\wave_address_out[1]_5 ) 
);
defparam \wave_address_out[1]_ins16251 .INIT=16'h4B00;
LUT3 \wave_address_out[2]_ins16252  (
.I0(\w_sram_a1[2] ),
.I1(\wave_address_out[2] ),
.I2(\counter_out[19]_11 ),
.F(\wave_address_out[2]_5_324 ) 
);
defparam \wave_address_out[2]_ins16252 .INIT=8'h90;
LUT4 \wave_address_out[3]_ins16253  (
.I0(\w_sram_a1[2] ),
.I1(\wave_address_out[2] ),
.I2(\w_sram_a1[3] ),
.I3(\counter_out[19]_11 ),
.F(\wave_address_out[3]_5 ) 
);
defparam \wave_address_out[3]_ins16253 .INIT=16'h4B00;
LUT3 \wave_address_out[4]_ins16254  (
.I0(\w_sram_a1[4] ),
.I1(\wave_address_out[4]_7 ),
.I2(\counter_out[19]_11 ),
.F(\wave_address_out[4]_5_325 ) 
);
defparam \wave_address_out[4]_ins16254 .INIT=8'h90;
LUT3 \wave_address_out[5]_ins16255  (
.I0(\wave_address_out[5]_7 ),
.I1(\wave_address_out[5]_11 ),
.I2(\counter_out[19]_11 ),
.F(\wave_address_out[5]_5_326 ) 
);
defparam \wave_address_out[5]_ins16255 .INIT=8'h90;
LUT4 \wave_address_out[6]_ins16256  (
.I0(\wave_address_out[5]_7 ),
.I1(\wave_address_out[5]_11 ),
.I2(\wave_address_out[6] ),
.I3(\counter_out[19]_11 ),
.F(\wave_address_out[6]_5_327 ) 
);
defparam \wave_address_out[6]_ins16256 .INIT=16'h4B00;
LUT4 \frequency_count_out[11]_ins16558  (
.I0(\frequency_count_out[10]_7_330 ),
.I1(\frequency_count_out[10]_9 ),
.I2(\frequency_count_out[11]_13_343 ),
.I3(\counter_out[19]_11 ),
.F(\frequency_count_out[11]_9 ) 
);
defparam \frequency_count_out[11]_ins16558 .INIT=16'h0700;
LUT3 \frequency_count_out[10]_ins16560  (
.I0(\frequency_count_out[8]_21 ),
.I1(\frequency_count_out[9]_7_331 ),
.I2(\frequency_count_out[8]_7_332 ),
.F(\frequency_count_out[10]_7_330 ) 
);
defparam \frequency_count_out[10]_ins16560 .INIT=8'h80;
LUT4 \frequency_count_out[10]_ins16561  (
.I0(\ff_frequency_count_e[10]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27_273),
.F(\frequency_count_out[10]_9 ) 
);
defparam \frequency_count_out[10]_ins16561 .INIT=16'h7077;
LUT4 \frequency_count_out[9]_ins16563  (
.I0(\ff_frequency_count_e[9]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_29_274),
.F(\frequency_count_out[9]_7_331 ) 
);
defparam \frequency_count_out[9]_ins16563 .INIT=16'h7077;
LUT4 \frequency_count_out[8]_ins16566  (
.I0(\ff_frequency_count_e[8]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_31_275),
.F(\frequency_count_out[8]_7_332 ) 
);
defparam \frequency_count_out[8]_ins16566 .INIT=16'h7077;
LUT4 \frequency_count_out[7]_ins16569  (
.I0(\ff_frequency_count_e[7]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_33_276),
.F(\frequency_count_out[7]_7_333 ) 
);
defparam \frequency_count_out[7]_ins16569 .INIT=16'h7077;
LUT2 \frequency_count_out[7]_ins16570  (
.I0(\frequency_count_out[5]_9_336 ),
.I1(\frequency_count_out[7]_13_344 ),
.F(\frequency_count_out[7]_9 ) 
);
defparam \frequency_count_out[7]_ins16570 .INIT=4'h8;
LUT3 \frequency_count_out[6]_ins16572  (
.I0(\frequency_count_out[5]_9_336 ),
.I1(\frequency_count_out[5]_7_335 ),
.I2(\frequency_count_out[6]_11 ),
.F(\frequency_count_out[6]_7_334 ) 
);
defparam \frequency_count_out[6]_ins16572 .INIT=8'h87;
LUT4 \frequency_count_out[5]_ins16574  (
.I0(\ff_frequency_count_e[5]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_37_278),
.F(\frequency_count_out[5]_7_335 ) 
);
defparam \frequency_count_out[5]_ins16574 .INIT=16'h7077;
LUT4 \frequency_count_out[5]_ins16575  (
.I0(\frequency_count_out[4]_7_337 ),
.I1(\frequency_count_out[3]_9_338 ),
.I2(\frequency_count_out[2]_9_340 ),
.I3(\frequency_count_out[2]_7_339 ),
.F(\frequency_count_out[5]_9_336 ) 
);
defparam \frequency_count_out[5]_ins16575 .INIT=16'h8000;
LUT4 \frequency_count_out[4]_ins16577  (
.I0(\ff_frequency_count_e[4]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_39_279),
.F(\frequency_count_out[4]_7_337 ) 
);
defparam \frequency_count_out[4]_ins16577 .INIT=16'h7077;
LUT4 \frequency_count_out[3]_ins16581  (
.I0(\ff_frequency_count_e[3]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_41_280),
.F(\frequency_count_out[3]_9_338 ) 
);
defparam \frequency_count_out[3]_ins16581 .INIT=16'h7077;
LUT4 \frequency_count_out[2]_ins16583  (
.I0(\ff_frequency_count_e[2]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_43_281),
.F(\frequency_count_out[2]_7_339 ) 
);
defparam \frequency_count_out[2]_ins16583 .INIT=16'h7077;
LUT2 \frequency_count_out[2]_ins16584  (
.I0(\frequency_count_out[1]_9_342 ),
.I1(\frequency_count_out[1]_7_341 ),
.F(\frequency_count_out[2]_9_340 ) 
);
defparam \frequency_count_out[2]_ins16584 .INIT=4'h8;
LUT4 \frequency_count_out[1]_ins16586  (
.I0(\ff_frequency_count_e[0]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_47_283),
.F(\frequency_count_out[1]_7_341 ) 
);
defparam \frequency_count_out[1]_ins16586 .INIT=16'h7077;
LUT4 \frequency_count_out[1]_ins16587  (
.I0(\ff_frequency_count_e[1]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_45_282),
.F(\frequency_count_out[1]_9_342 ) 
);
defparam \frequency_count_out[1]_ins16587 .INIT=16'h7077;
LUT2 \wave_address_out[0]_ins16741  (
.I0(\frequency_count_out[5]_9_336 ),
.I1(\wave_address_out[0]_9 ),
.F(\wave_address_out[0]_7 ) 
);
defparam \wave_address_out[0]_ins16741 .INIT=4'h8;
LUT4 \wave_address_out[2]_ins16742  (
.I0(\w_sram_a1[1] ),
.I1(\w_sram_a1[0] ),
.I2(\frequency_count_out[5]_9_336 ),
.I3(\wave_address_out[0]_9 ),
.F(\wave_address_out[2] ) 
);
defparam \wave_address_out[2]_ins16742 .INIT=16'h1000;
LUT3 \wave_address_out[4]_ins16743  (
.I0(\w_sram_a1[3] ),
.I1(\w_sram_a1[2] ),
.I2(\wave_address_out[2] ),
.F(\wave_address_out[4]_7 ) 
);
defparam \wave_address_out[4]_ins16743 .INIT=8'h10;
LUT4 \wave_address_out[5]_ins16744  (
.I0(\ff_wave_address_e[5]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_17_309),
.F(\wave_address_out[5]_7 ) 
);
defparam \wave_address_out[5]_ins16744 .INIT=16'h7077;
LUT4 \wave_address_out[6]_ins16746  (
.I0(\ff_wave_address_e[6]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_15_308),
.F(\wave_address_out[6] ) 
);
defparam \wave_address_out[6]_ins16746 .INIT=16'h7077;
LUT4 \frequency_count_out[11]_ins16939  (
.I0(\ff_frequency_count_e[11]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25_272),
.F(\frequency_count_out[11]_13_343 ) 
);
defparam \frequency_count_out[11]_ins16939 .INIT=16'h7077;
LUT2 \frequency_count_out[8]_ins16943  (
.I0(\frequency_count_out[7]_7_333 ),
.I1(\frequency_count_out[7]_13_344 ),
.F(\frequency_count_out[8]_13_345 ) 
);
defparam \frequency_count_out[8]_ins16943 .INIT=4'h8;
LUT4 \frequency_count_out[7]_ins16945  (
.I0(\ff_frequency_count_e[5]_3 ),
.I1(\ff_frequency_count_e[6]_3 ),
.I2(o),
.I3(\frequency_count_out[7]_15_346 ),
.F(\frequency_count_out[7]_13_344 ) 
);
defparam \frequency_count_out[7]_ins16945 .INIT=16'h001F;
LUT4 \frequency_count_out[6]_ins16947  (
.I0(\ff_frequency_count_e[6]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_35_277),
.F(\frequency_count_out[6]_11 ) 
);
defparam \frequency_count_out[6]_ins16947 .INIT=16'h7077;
LUT4 \wave_address_out[0]_ins17000  (
.I0(\wave_address_out[0]_11_347 ),
.I1(\frequency_count_out[8]_13_345 ),
.I2(\frequency_count_out[11]_13_343 ),
.I3(\frequency_count_out[9]_7_331 ),
.F(\wave_address_out[0]_9 ) 
);
defparam \wave_address_out[0]_ins17000 .INIT=16'h8000;
LUT3 \frequency_count_out[7]_ins17223  (
.I0(n3_37_278),
.I1(n3_35_277),
.I2(\ff_active[2] ),
.F(\frequency_count_out[7]_15_346 ) 
);
defparam \frequency_count_out[7]_ins17223 .INIT=8'h0E;
LUT2 \wave_address_out[0]_ins17237  (
.I0(\frequency_count_out[10]_9 ),
.I1(\frequency_count_out[8]_7_332 ),
.F(\wave_address_out[0]_11_347 ) 
);
defparam \wave_address_out[0]_ins17237 .INIT=4'h8;
LUT4 \frequency_count_out[11]_ins17576  (
.I0(o),
.I1(n3_49),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[11] ),
.F(\frequency_count_out[11]_15_348 ) 
);
defparam \frequency_count_out[11]_ins17576 .INIT=16'h51F3;
LUT4 \frequency_count_out[11]_ins17577  (
.I0(o),
.I1(n3_49),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[11] ),
.F(\frequency_count_out[11]_17 ) 
);
defparam \frequency_count_out[11]_ins17577 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[11]_ins17578  (
.I0(\frequency_count_out[11]_15_348 ),
.I1(\frequency_count_out[11]_17 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[11]_19_329 ) 
);
LUT4 \frequency_count_out[10]_ins17579  (
.I0(o),
.I1(n3_51),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[10] ),
.F(\frequency_count_out[10]_13 ) 
);
defparam \frequency_count_out[10]_ins17579 .INIT=16'h51F3;
LUT4 \frequency_count_out[10]_ins17580  (
.I0(o),
.I1(n3_51),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[10] ),
.F(\frequency_count_out[10]_15 ) 
);
defparam \frequency_count_out[10]_ins17580 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[10]_ins17581  (
.I0(\frequency_count_out[10]_13 ),
.I1(\frequency_count_out[10]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[10]_17 ) 
);
LUT4 \frequency_count_out[9]_ins17582  (
.I0(o),
.I1(n3_53),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[9] ),
.F(\frequency_count_out[9]_13 ) 
);
defparam \frequency_count_out[9]_ins17582 .INIT=16'h51F3;
LUT4 \frequency_count_out[9]_ins17583  (
.I0(o),
.I1(n3_53),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[9] ),
.F(\frequency_count_out[9]_15 ) 
);
defparam \frequency_count_out[9]_ins17583 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[9]_ins17584  (
.I0(\frequency_count_out[9]_13 ),
.I1(\frequency_count_out[9]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[9]_17 ) 
);
LUT4 \frequency_count_out[8]_ins17585  (
.I0(o),
.I1(n3_55),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[8] ),
.F(\frequency_count_out[8]_15 ) 
);
defparam \frequency_count_out[8]_ins17585 .INIT=16'h51F3;
LUT4 \frequency_count_out[8]_ins17586  (
.I0(o),
.I1(n3_55),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[8] ),
.F(\frequency_count_out[8]_17 ) 
);
defparam \frequency_count_out[8]_ins17586 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[8]_ins17587  (
.I0(\frequency_count_out[8]_15 ),
.I1(\frequency_count_out[8]_17 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[8]_19 ) 
);
LUT4 \frequency_count_out[7]_ins17588  (
.I0(o),
.I1(n3_57),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[7] ),
.F(\frequency_count_out[7]_17_349 ) 
);
defparam \frequency_count_out[7]_ins17588 .INIT=16'h51F3;
LUT4 \frequency_count_out[7]_ins17589  (
.I0(o),
.I1(n3_57),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[7] ),
.F(\frequency_count_out[7]_19 ) 
);
defparam \frequency_count_out[7]_ins17589 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[7]_ins17590  (
.I0(\frequency_count_out[7]_17_349 ),
.I1(\frequency_count_out[7]_19 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[7]_21 ) 
);
LUT4 \frequency_count_out[6]_ins17591  (
.I0(o),
.I1(n3_59),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[6] ),
.F(\frequency_count_out[6]_13 ) 
);
defparam \frequency_count_out[6]_ins17591 .INIT=16'h51F3;
LUT4 \frequency_count_out[6]_ins17592  (
.I0(o),
.I1(n3_59),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[6] ),
.F(\frequency_count_out[6]_15 ) 
);
defparam \frequency_count_out[6]_ins17592 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[6]_ins17593  (
.I0(\frequency_count_out[6]_13 ),
.I1(\frequency_count_out[6]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[6]_17 ) 
);
LUT4 \frequency_count_out[5]_ins17594  (
.I0(o),
.I1(n3_61),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[5] ),
.F(\frequency_count_out[5]_13 ) 
);
defparam \frequency_count_out[5]_ins17594 .INIT=16'h51F3;
LUT4 \frequency_count_out[5]_ins17595  (
.I0(o),
.I1(n3_61),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[5] ),
.F(\frequency_count_out[5]_15 ) 
);
defparam \frequency_count_out[5]_ins17595 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[5]_ins17596  (
.I0(\frequency_count_out[5]_13 ),
.I1(\frequency_count_out[5]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[5]_17 ) 
);
LUT4 \frequency_count_out[4]_ins17597  (
.I0(o),
.I1(n3_63),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[4] ),
.F(\frequency_count_out[4]_13 ) 
);
defparam \frequency_count_out[4]_ins17597 .INIT=16'h51F3;
LUT4 \frequency_count_out[4]_ins17598  (
.I0(o),
.I1(n3_63),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[4] ),
.F(\frequency_count_out[4]_15 ) 
);
defparam \frequency_count_out[4]_ins17598 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[4]_ins17599  (
.I0(\frequency_count_out[4]_13 ),
.I1(\frequency_count_out[4]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[4]_17 ) 
);
LUT4 \frequency_count_out[3]_ins17600  (
.I0(o),
.I1(n3_65),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[3] ),
.F(\frequency_count_out[3]_13 ) 
);
defparam \frequency_count_out[3]_ins17600 .INIT=16'h51F3;
LUT4 \frequency_count_out[3]_ins17601  (
.I0(o),
.I1(n3_65),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[3] ),
.F(\frequency_count_out[3]_15 ) 
);
defparam \frequency_count_out[3]_ins17601 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[3]_ins17602  (
.I0(\frequency_count_out[3]_13 ),
.I1(\frequency_count_out[3]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[3]_17 ) 
);
LUT4 \frequency_count_out[2]_ins17603  (
.I0(o),
.I1(n3_67),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[2] ),
.F(\frequency_count_out[2]_13 ) 
);
defparam \frequency_count_out[2]_ins17603 .INIT=16'h51F3;
LUT4 \frequency_count_out[2]_ins17604  (
.I0(o),
.I1(n3_67),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[2] ),
.F(\frequency_count_out[2]_15 ) 
);
defparam \frequency_count_out[2]_ins17604 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[2]_ins17605  (
.I0(\frequency_count_out[2]_13 ),
.I1(\frequency_count_out[2]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[2]_17 ) 
);
LUT4 \frequency_count_out[1]_ins17606  (
.I0(o),
.I1(n3_69),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[1] ),
.F(\frequency_count_out[1]_13 ) 
);
defparam \frequency_count_out[1]_ins17606 .INIT=16'h51F3;
LUT4 \frequency_count_out[1]_ins17607  (
.I0(o),
.I1(n3_69),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[1] ),
.F(\frequency_count_out[1]_15 ) 
);
defparam \frequency_count_out[1]_ins17607 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[1]_ins17608  (
.I0(\frequency_count_out[1]_13 ),
.I1(\frequency_count_out[1]_15 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[1]_17 ) 
);
LUT4 \frequency_count_out[0]_ins17609  (
.I0(o),
.I1(n3_71),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e1[0] ),
.F(\frequency_count_out[0]_9 ) 
);
defparam \frequency_count_out[0]_ins17609 .INIT=16'h51F3;
LUT4 \frequency_count_out[0]_ins17610  (
.I0(o),
.I1(n3_71),
.I2(\ff_active[2] ),
.I3(\ff_reg_frequency_count_e0[0] ),
.F(\frequency_count_out[0]_11 ) 
);
defparam \frequency_count_out[0]_ins17610 .INIT=16'h51F3;
MUX2_LUT5 \frequency_count_out[0]_ins17611  (
.I0(\frequency_count_out[0]_9 ),
.I1(\frequency_count_out[0]_11 ),
.S0(ff_reg_clone_frequency_e1),
.O(\frequency_count_out[0]_13 ) 
);
LUT3 \frequency_count_out[3]_ins17961  (
.I0(\frequency_count_out[1]_9_342 ),
.I1(\frequency_count_out[1]_7_341 ),
.I2(\frequency_count_out[2]_7_339 ),
.F(\frequency_count_out[3]_19 ) 
);
defparam \frequency_count_out[3]_ins17961 .INIT=8'h80;
LUT3 \frequency_count_out[11]_ins18022  (
.I0(\frequency_count_out[5]_9_336 ),
.I1(\wave_address_out[0]_9 ),
.I2(\counter_out[19]_11 ),
.F(\frequency_count_out[11]_21 ) 
);
defparam \frequency_count_out[11]_ins18022 .INIT=8'h70;
LUT4 \wave_address_out[0]_ins18023  (
.I0(\w_sram_a1[0] ),
.I1(\frequency_count_out[5]_9_336 ),
.I2(\wave_address_out[0]_9 ),
.I3(\counter_out[19]_11 ),
.F(\wave_address_out[0]_13_328 ) 
);
defparam \wave_address_out[0]_ins18023 .INIT=16'h9500;
LUT4 \wave_address_out[5]_ins18025  (
.I0(\w_sram_a1[4] ),
.I1(\w_sram_a1[3] ),
.I2(\w_sram_a1[2] ),
.I3(\wave_address_out[2] ),
.F(\wave_address_out[5]_11 ) 
);
defparam \wave_address_out[5]_ins18025 .INIT=16'h0100;
LUT3 \frequency_count_out[8]_ins18043  (
.I0(\frequency_count_out[5]_9_336 ),
.I1(\frequency_count_out[7]_7_333 ),
.I2(\frequency_count_out[7]_13_344 ),
.F(\frequency_count_out[8]_21 ) 
);
defparam \frequency_count_out[8]_ins18043 .INIT=8'h80;
LUT4 \frequency_count_out[4]_ins18085  (
.I0(\frequency_count_out[3]_9_338 ),
.I1(\frequency_count_out[1]_9_342 ),
.I2(\frequency_count_out[1]_7_341 ),
.I3(\frequency_count_out[2]_7_339 ),
.F(\frequency_count_out[4]_19 ) 
);
defparam \frequency_count_out[4]_ins18085 .INIT=16'h8000;
LUT4 \frequency_count_out[9]_ins18097  (
.I0(\frequency_count_out[5]_9_336 ),
.I1(\frequency_count_out[7]_7_333 ),
.I2(\frequency_count_out[7]_13_344 ),
.I3(\frequency_count_out[8]_7_332 ),
.F(\frequency_count_out[9]_19 ) 
);
defparam \frequency_count_out[9]_ins18097 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1  (clk_3,n4,n84,o_605,o_603,n280,o,\ff_active[1] ,\ff_active[0] ,\w_sram_a1[0] ,\w_sram_a1[1] ,\counter_out[19]_11 ,\w_sram_a1[2] ,\w_sram_a1[3] ,\w_sram_a1[4] ,\ff_active[2] ,n3_49,\ff_reg_frequency_count_e1[11] ,\ff_reg_frequency_count_e0[11] ,ff_reg_clone_frequency_e1,n3_51,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e0[10] ,n3_53,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e0[9] ,n3_55,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e0[8] ,n3_57,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e0[7] ,n3_59,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e0[6] ,n3_61,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e0[5] ,n3_63,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e0[4] ,n3_65,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e0[3] ,n3_67,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e0[2] ,n3_69,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e0[1] ,n3_71,\ff_reg_frequency_count_e1[0] ,\ff_reg_frequency_count_e0[0] ,\ff_wave_address_e[4]_3 ,\ff_wave_address_e[3]_3 ,\ff_wave_address_e[2]_3 ,\ff_wave_address_e[1]_3 ,\ff_wave_address_e[0]_3 ,n3_19_267,n3_21_268,n3_23_269,n3_25_270,n3_27_271,\wave_address_out[2] ,\wave_address_out[5]_7 ,\wave_address_out[6] );
input clk_3;
input n4;
input n84;
input o_605;
input o_603;
input n280;
input o;
input \ff_active[1] ;
input \ff_active[0] ;
input \w_sram_a1[0] ;
input \w_sram_a1[1] ;
input \counter_out[19]_11 ;
input \w_sram_a1[2] ;
input \w_sram_a1[3] ;
input \w_sram_a1[4] ;
input \ff_active[2] ;
input n3_49;
input \ff_reg_frequency_count_e1[11] ;
input \ff_reg_frequency_count_e0[11] ;
input ff_reg_clone_frequency_e1;
input n3_51;
input \ff_reg_frequency_count_e1[10] ;
input \ff_reg_frequency_count_e0[10] ;
input n3_53;
input \ff_reg_frequency_count_e1[9] ;
input \ff_reg_frequency_count_e0[9] ;
input n3_55;
input \ff_reg_frequency_count_e1[8] ;
input \ff_reg_frequency_count_e0[8] ;
input n3_57;
input \ff_reg_frequency_count_e1[7] ;
input \ff_reg_frequency_count_e0[7] ;
input n3_59;
input \ff_reg_frequency_count_e1[6] ;
input \ff_reg_frequency_count_e0[6] ;
input n3_61;
input \ff_reg_frequency_count_e1[5] ;
input \ff_reg_frequency_count_e0[5] ;
input n3_63;
input \ff_reg_frequency_count_e1[4] ;
input \ff_reg_frequency_count_e0[4] ;
input n3_65;
input \ff_reg_frequency_count_e1[3] ;
input \ff_reg_frequency_count_e0[3] ;
input n3_67;
input \ff_reg_frequency_count_e1[2] ;
input \ff_reg_frequency_count_e0[2] ;
input n3_69;
input \ff_reg_frequency_count_e1[1] ;
input \ff_reg_frequency_count_e0[1] ;
input n3_71;
input \ff_reg_frequency_count_e1[0] ;
input \ff_reg_frequency_count_e0[0] ;
output \ff_wave_address_e[4]_3 ;
output \ff_wave_address_e[3]_3 ;
output \ff_wave_address_e[2]_3 ;
output \ff_wave_address_e[1]_3 ;
output \ff_wave_address_e[0]_3 ;
output n3_19_267;
output n3_21_268;
output n3_23_269;
output n3_25_270;
output n3_27_271;
output \wave_address_out[2] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6] ;
wire \ff_wave_address_a[5]_3 ;
wire \ff_wave_address_a[4]_3 ;
wire \ff_wave_address_a[3]_3 ;
wire \ff_wave_address_a[2]_3 ;
wire \ff_wave_address_a[1]_3 ;
wire \ff_wave_address_a[0]_3 ;
wire \ff_wave_address_b[6]_3 ;
wire \ff_wave_address_b[5]_3 ;
wire \ff_wave_address_b[4]_3 ;
wire \ff_wave_address_b[3]_3 ;
wire \ff_wave_address_b[2]_3 ;
wire \ff_wave_address_b[1]_3 ;
wire \ff_wave_address_b[0]_3 ;
wire \ff_wave_address_c[6]_3 ;
wire \ff_wave_address_c[5]_3 ;
wire \ff_wave_address_c[4]_3 ;
wire \ff_wave_address_c[3]_3 ;
wire \ff_wave_address_c[2]_3 ;
wire \ff_wave_address_c[1]_3 ;
wire \ff_wave_address_c[0]_3 ;
wire \ff_wave_address_d[6]_3 ;
wire \ff_wave_address_d[5]_3 ;
wire \ff_wave_address_d[4]_3 ;
wire \ff_wave_address_d[3]_3 ;
wire \ff_wave_address_d[2]_3 ;
wire \ff_wave_address_d[1]_3 ;
wire \ff_wave_address_d[0]_3 ;
wire \ff_wave_address_e[6]_3 ;
wire \ff_wave_address_e[5]_3 ;
wire \ff_wave_address_e[4]_3 ;
wire \ff_wave_address_e[3]_3 ;
wire \ff_wave_address_e[2]_3 ;
wire \ff_wave_address_e[1]_3 ;
wire \ff_wave_address_e[0]_3 ;
wire \ff_frequency_count_a[11]_3 ;
wire \ff_frequency_count_a[10]_3 ;
wire \ff_frequency_count_a[9]_3 ;
wire \ff_frequency_count_a[8]_3 ;
wire \ff_frequency_count_a[7]_3 ;
wire \ff_frequency_count_a[6]_3 ;
wire \ff_frequency_count_a[5]_3 ;
wire \ff_frequency_count_a[4]_3 ;
wire \ff_frequency_count_a[3]_3 ;
wire \ff_frequency_count_a[2]_3 ;
wire \ff_frequency_count_a[1]_3 ;
wire \ff_frequency_count_a[0]_3 ;
wire \ff_frequency_count_b[11]_3 ;
wire \ff_frequency_count_b[10]_3 ;
wire \ff_frequency_count_b[9]_3 ;
wire \ff_frequency_count_b[8]_3 ;
wire \ff_frequency_count_b[7]_3 ;
wire \ff_frequency_count_b[6]_3 ;
wire \ff_frequency_count_b[5]_3 ;
wire \ff_frequency_count_b[4]_3 ;
wire \ff_frequency_count_b[3]_3 ;
wire \ff_frequency_count_b[2]_3 ;
wire \ff_frequency_count_b[1]_3 ;
wire \ff_frequency_count_b[0]_3 ;
wire \ff_frequency_count_c[11]_3 ;
wire \ff_frequency_count_c[10]_3 ;
wire \ff_frequency_count_c[9]_3 ;
wire \ff_frequency_count_c[8]_3 ;
wire \ff_frequency_count_c[7]_3 ;
wire \ff_frequency_count_c[6]_3 ;
wire \ff_frequency_count_c[5]_3 ;
wire \ff_frequency_count_c[4]_3 ;
wire \ff_frequency_count_c[3]_3 ;
wire \ff_frequency_count_c[2]_3 ;
wire \ff_frequency_count_c[1]_3 ;
wire \ff_frequency_count_c[0]_3 ;
wire \ff_frequency_count_d[11]_3 ;
wire \ff_frequency_count_d[10]_3 ;
wire \ff_frequency_count_d[9]_3 ;
wire \ff_frequency_count_d[8]_3 ;
wire \ff_frequency_count_d[7]_3 ;
wire \ff_frequency_count_d[6]_3 ;
wire \ff_frequency_count_d[5]_3 ;
wire \ff_frequency_count_d[4]_3 ;
wire \ff_frequency_count_d[3]_3 ;
wire \ff_frequency_count_d[2]_3 ;
wire \ff_frequency_count_d[1]_3 ;
wire \ff_frequency_count_d[0]_3 ;
wire \ff_frequency_count_e[11]_3 ;
wire \ff_frequency_count_e[10]_3 ;
wire \ff_frequency_count_e[9]_3 ;
wire \ff_frequency_count_e[8]_3 ;
wire \ff_frequency_count_e[7]_3 ;
wire \ff_frequency_count_e[6]_3 ;
wire \ff_frequency_count_e[5]_3 ;
wire \ff_frequency_count_e[4]_3 ;
wire \ff_frequency_count_e[3]_3 ;
wire \ff_frequency_count_e[2]_3 ;
wire \ff_frequency_count_e[1]_3 ;
wire \ff_frequency_count_e[0]_3 ;
wire \ff_wave_address_a[6]_3 ;
wire n3_25_272;
wire n3_27_273;
wire n3_29_274;
wire n3_31_275;
wire n3_33_276;
wire n3_35_277;
wire n3_37_278;
wire n3_39_279;
wire n3_41_280;
wire n3_43_281;
wire n3_45_282;
wire n3_47_283;
wire n3_15_308;
wire n3_17_309;
wire n3_19_267;
wire n3_21_268;
wire n3_23_269;
wire n3_25_270;
wire n3_27_271;
wire \frequency_count_out[11]_3 ;
wire \frequency_count_out[10]_3 ;
wire \frequency_count_out[9]_3 ;
wire \frequency_count_out[8]_3 ;
wire \frequency_count_out[7]_3 ;
wire \frequency_count_out[6]_3 ;
wire \frequency_count_out[5]_3 ;
wire \frequency_count_out[4]_3 ;
wire \frequency_count_out[3]_3 ;
wire \frequency_count_out[2]_3 ;
wire \frequency_count_out[1]_3 ;
wire \frequency_count_out[0]_3 ;
wire \wave_address_out[1]_5 ;
wire \wave_address_out[2]_5_324 ;
wire \wave_address_out[3]_5 ;
wire \wave_address_out[4]_5_325 ;
wire \wave_address_out[5]_5_326 ;
wire \wave_address_out[6]_5_327 ;
wire \wave_address_out[2] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire \wave_address_out[0]_13_328 ;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[5]_ins11675  (
.D(\wave_address_out[5]_5_326 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[5]_3 ) 
);
DFFCE \ff_wave_address_a[4]_ins11676  (
.D(\wave_address_out[4]_5_325 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[4]_3 ) 
);
DFFCE \ff_wave_address_a[3]_ins11677  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[3]_3 ) 
);
DFFCE \ff_wave_address_a[2]_ins11678  (
.D(\wave_address_out[2]_5_324 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[2]_3 ) 
);
DFFCE \ff_wave_address_a[1]_ins11679  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[1]_3 ) 
);
DFFCE \ff_wave_address_a[0]_ins11680  (
.D(\wave_address_out[0]_13_328 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[0]_3 ) 
);
DFFCE \ff_wave_address_b[6]_ins11681  (
.D(\wave_address_out[6]_5_327 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[6]_3 ) 
);
DFFCE \ff_wave_address_b[5]_ins11682  (
.D(\wave_address_out[5]_5_326 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[5]_3 ) 
);
DFFCE \ff_wave_address_b[4]_ins11683  (
.D(\wave_address_out[4]_5_325 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[4]_3 ) 
);
DFFCE \ff_wave_address_b[3]_ins11684  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[3]_3 ) 
);
DFFCE \ff_wave_address_b[2]_ins11685  (
.D(\wave_address_out[2]_5_324 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[2]_3 ) 
);
DFFCE \ff_wave_address_b[1]_ins11686  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[1]_3 ) 
);
DFFCE \ff_wave_address_b[0]_ins11687  (
.D(\wave_address_out[0]_13_328 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_wave_address_b[0]_3 ) 
);
DFFCE \ff_wave_address_c[6]_ins11688  (
.D(\wave_address_out[6]_5_327 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[6]_3 ) 
);
DFFCE \ff_wave_address_c[5]_ins11689  (
.D(\wave_address_out[5]_5_326 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[5]_3 ) 
);
DFFCE \ff_wave_address_c[4]_ins11690  (
.D(\wave_address_out[4]_5_325 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[4]_3 ) 
);
DFFCE \ff_wave_address_c[3]_ins11691  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[3]_3 ) 
);
DFFCE \ff_wave_address_c[2]_ins11692  (
.D(\wave_address_out[2]_5_324 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[2]_3 ) 
);
DFFCE \ff_wave_address_c[1]_ins11693  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[1]_3 ) 
);
DFFCE \ff_wave_address_c[0]_ins11694  (
.D(\wave_address_out[0]_13_328 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_wave_address_c[0]_3 ) 
);
DFFCE \ff_wave_address_d[6]_ins11695  (
.D(\wave_address_out[6]_5_327 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[6]_3 ) 
);
DFFCE \ff_wave_address_d[5]_ins11696  (
.D(\wave_address_out[5]_5_326 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[5]_3 ) 
);
DFFCE \ff_wave_address_d[4]_ins11697  (
.D(\wave_address_out[4]_5_325 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[4]_3 ) 
);
DFFCE \ff_wave_address_d[3]_ins11698  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[3]_3 ) 
);
DFFCE \ff_wave_address_d[2]_ins11699  (
.D(\wave_address_out[2]_5_324 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[2]_3 ) 
);
DFFCE \ff_wave_address_d[1]_ins11700  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[1]_3 ) 
);
DFFCE \ff_wave_address_d[0]_ins11701  (
.D(\wave_address_out[0]_13_328 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_wave_address_d[0]_3 ) 
);
DFFCE \ff_wave_address_e[6]_ins11702  (
.D(\wave_address_out[6]_5_327 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[6]_3 ) 
);
DFFCE \ff_wave_address_e[5]_ins11703  (
.D(\wave_address_out[5]_5_326 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[5]_3 ) 
);
DFFCE \ff_wave_address_e[4]_ins11704  (
.D(\wave_address_out[4]_5_325 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[4]_3 ) 
);
DFFCE \ff_wave_address_e[3]_ins11705  (
.D(\wave_address_out[3]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[3]_3 ) 
);
DFFCE \ff_wave_address_e[2]_ins11706  (
.D(\wave_address_out[2]_5_324 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[2]_3 ) 
);
DFFCE \ff_wave_address_e[1]_ins11707  (
.D(\wave_address_out[1]_5 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[1]_3 ) 
);
DFFCE \ff_wave_address_e[0]_ins11708  (
.D(\wave_address_out[0]_13_328 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_wave_address_e[0]_3 ) 
);
DFFCE \ff_frequency_count_a[11]_ins11709  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[11]_3 ) 
);
DFFCE \ff_frequency_count_a[10]_ins11710  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[10]_3 ) 
);
DFFCE \ff_frequency_count_a[9]_ins11711  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[9]_3 ) 
);
DFFCE \ff_frequency_count_a[8]_ins11712  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[8]_3 ) 
);
DFFCE \ff_frequency_count_a[7]_ins11713  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[7]_3 ) 
);
DFFCE \ff_frequency_count_a[6]_ins11714  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[6]_3 ) 
);
DFFCE \ff_frequency_count_a[5]_ins11715  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[5]_3 ) 
);
DFFCE \ff_frequency_count_a[4]_ins11716  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[4]_3 ) 
);
DFFCE \ff_frequency_count_a[3]_ins11717  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[3]_3 ) 
);
DFFCE \ff_frequency_count_a[2]_ins11718  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[2]_3 ) 
);
DFFCE \ff_frequency_count_a[1]_ins11719  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[1]_3 ) 
);
DFFCE \ff_frequency_count_a[0]_ins11720  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_frequency_count_a[0]_3 ) 
);
DFFCE \ff_frequency_count_b[11]_ins11721  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[11]_3 ) 
);
DFFCE \ff_frequency_count_b[10]_ins11722  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[10]_3 ) 
);
DFFCE \ff_frequency_count_b[9]_ins11723  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[9]_3 ) 
);
DFFCE \ff_frequency_count_b[8]_ins11724  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[8]_3 ) 
);
DFFCE \ff_frequency_count_b[7]_ins11725  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[7]_3 ) 
);
DFFCE \ff_frequency_count_b[6]_ins11726  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[6]_3 ) 
);
DFFCE \ff_frequency_count_b[5]_ins11727  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[5]_3 ) 
);
DFFCE \ff_frequency_count_b[4]_ins11728  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[4]_3 ) 
);
DFFCE \ff_frequency_count_b[3]_ins11729  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[3]_3 ) 
);
DFFCE \ff_frequency_count_b[2]_ins11730  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[2]_3 ) 
);
DFFCE \ff_frequency_count_b[1]_ins11731  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[1]_3 ) 
);
DFFCE \ff_frequency_count_b[0]_ins11732  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_605),
.CLEAR(n84),
.Q(\ff_frequency_count_b[0]_3 ) 
);
DFFCE \ff_frequency_count_c[11]_ins11733  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[11]_3 ) 
);
DFFCE \ff_frequency_count_c[10]_ins11734  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[10]_3 ) 
);
DFFCE \ff_frequency_count_c[9]_ins11735  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[9]_3 ) 
);
DFFCE \ff_frequency_count_c[8]_ins11736  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[8]_3 ) 
);
DFFCE \ff_frequency_count_c[7]_ins11737  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[7]_3 ) 
);
DFFCE \ff_frequency_count_c[6]_ins11738  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[6]_3 ) 
);
DFFCE \ff_frequency_count_c[5]_ins11739  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[5]_3 ) 
);
DFFCE \ff_frequency_count_c[4]_ins11740  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[4]_3 ) 
);
DFFCE \ff_frequency_count_c[3]_ins11741  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[3]_3 ) 
);
DFFCE \ff_frequency_count_c[2]_ins11742  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[2]_3 ) 
);
DFFCE \ff_frequency_count_c[1]_ins11743  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[1]_3 ) 
);
DFFCE \ff_frequency_count_c[0]_ins11744  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o_603),
.CLEAR(n84),
.Q(\ff_frequency_count_c[0]_3 ) 
);
DFFCE \ff_frequency_count_d[11]_ins11745  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[11]_3 ) 
);
DFFCE \ff_frequency_count_d[10]_ins11746  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[10]_3 ) 
);
DFFCE \ff_frequency_count_d[9]_ins11747  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[9]_3 ) 
);
DFFCE \ff_frequency_count_d[8]_ins11748  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[8]_3 ) 
);
DFFCE \ff_frequency_count_d[7]_ins11749  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[7]_3 ) 
);
DFFCE \ff_frequency_count_d[6]_ins11750  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[6]_3 ) 
);
DFFCE \ff_frequency_count_d[5]_ins11751  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[5]_3 ) 
);
DFFCE \ff_frequency_count_d[4]_ins11752  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[4]_3 ) 
);
DFFCE \ff_frequency_count_d[3]_ins11753  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[3]_3 ) 
);
DFFCE \ff_frequency_count_d[2]_ins11754  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[2]_3 ) 
);
DFFCE \ff_frequency_count_d[1]_ins11755  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[1]_3 ) 
);
DFFCE \ff_frequency_count_d[0]_ins11756  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_frequency_count_d[0]_3 ) 
);
DFFCE \ff_frequency_count_e[11]_ins11757  (
.D(\frequency_count_out[11]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[11]_3 ) 
);
DFFCE \ff_frequency_count_e[10]_ins11758  (
.D(\frequency_count_out[10]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[10]_3 ) 
);
DFFCE \ff_frequency_count_e[9]_ins11759  (
.D(\frequency_count_out[9]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[9]_3 ) 
);
DFFCE \ff_frequency_count_e[8]_ins11760  (
.D(\frequency_count_out[8]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[8]_3 ) 
);
DFFCE \ff_frequency_count_e[7]_ins11761  (
.D(\frequency_count_out[7]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[7]_3 ) 
);
DFFCE \ff_frequency_count_e[6]_ins11762  (
.D(\frequency_count_out[6]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[6]_3 ) 
);
DFFCE \ff_frequency_count_e[5]_ins11763  (
.D(\frequency_count_out[5]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[5]_3 ) 
);
DFFCE \ff_frequency_count_e[4]_ins11764  (
.D(\frequency_count_out[4]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[4]_3 ) 
);
DFFCE \ff_frequency_count_e[3]_ins11765  (
.D(\frequency_count_out[3]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[3]_3 ) 
);
DFFCE \ff_frequency_count_e[2]_ins11766  (
.D(\frequency_count_out[2]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[2]_3 ) 
);
DFFCE \ff_frequency_count_e[1]_ins11767  (
.D(\frequency_count_out[1]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[1]_3 ) 
);
DFFCE \ff_frequency_count_e[0]_ins11768  (
.D(\frequency_count_out[0]_3 ),
.CLK(clk_3),
.CE(o),
.CLEAR(n84),
.Q(\ff_frequency_count_e[0]_3 ) 
);
DFFCE \ff_wave_address_a[6]_ins11769  (
.D(\wave_address_out[6]_5_327 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_wave_address_a[6]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11]_3 (\ff_frequency_count_a[11]_3 ),
.\ff_frequency_count_b[11]_3 (\ff_frequency_count_b[11]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11]_3 (\ff_frequency_count_c[11]_3 ),
.\ff_frequency_count_d[11]_3 (\ff_frequency_count_d[11]_3 ),
.\ff_frequency_count_a[10]_3 (\ff_frequency_count_a[10]_3 ),
.\ff_frequency_count_b[10]_3 (\ff_frequency_count_b[10]_3 ),
.\ff_frequency_count_c[10]_3 (\ff_frequency_count_c[10]_3 ),
.\ff_frequency_count_d[10]_3 (\ff_frequency_count_d[10]_3 ),
.\ff_frequency_count_a[9]_3 (\ff_frequency_count_a[9]_3 ),
.\ff_frequency_count_b[9]_3 (\ff_frequency_count_b[9]_3 ),
.\ff_frequency_count_c[9]_3 (\ff_frequency_count_c[9]_3 ),
.\ff_frequency_count_d[9]_3 (\ff_frequency_count_d[9]_3 ),
.\ff_frequency_count_a[8]_3 (\ff_frequency_count_a[8]_3 ),
.\ff_frequency_count_b[8]_3 (\ff_frequency_count_b[8]_3 ),
.\ff_frequency_count_c[8]_3 (\ff_frequency_count_c[8]_3 ),
.\ff_frequency_count_d[8]_3 (\ff_frequency_count_d[8]_3 ),
.\ff_frequency_count_a[7]_3 (\ff_frequency_count_a[7]_3 ),
.\ff_frequency_count_b[7]_3 (\ff_frequency_count_b[7]_3 ),
.\ff_frequency_count_c[7]_3 (\ff_frequency_count_c[7]_3 ),
.\ff_frequency_count_d[7]_3 (\ff_frequency_count_d[7]_3 ),
.\ff_frequency_count_a[6]_3 (\ff_frequency_count_a[6]_3 ),
.\ff_frequency_count_b[6]_3 (\ff_frequency_count_b[6]_3 ),
.\ff_frequency_count_c[6]_3 (\ff_frequency_count_c[6]_3 ),
.\ff_frequency_count_d[6]_3 (\ff_frequency_count_d[6]_3 ),
.\ff_frequency_count_a[5]_3 (\ff_frequency_count_a[5]_3 ),
.\ff_frequency_count_b[5]_3 (\ff_frequency_count_b[5]_3 ),
.\ff_frequency_count_c[5]_3 (\ff_frequency_count_c[5]_3 ),
.\ff_frequency_count_d[5]_3 (\ff_frequency_count_d[5]_3 ),
.\ff_frequency_count_a[4]_3 (\ff_frequency_count_a[4]_3 ),
.\ff_frequency_count_b[4]_3 (\ff_frequency_count_b[4]_3 ),
.\ff_frequency_count_c[4]_3 (\ff_frequency_count_c[4]_3 ),
.\ff_frequency_count_d[4]_3 (\ff_frequency_count_d[4]_3 ),
.\ff_frequency_count_a[3]_3 (\ff_frequency_count_a[3]_3 ),
.\ff_frequency_count_b[3]_3 (\ff_frequency_count_b[3]_3 ),
.\ff_frequency_count_c[3]_3 (\ff_frequency_count_c[3]_3 ),
.\ff_frequency_count_d[3]_3 (\ff_frequency_count_d[3]_3 ),
.\ff_frequency_count_a[2]_3 (\ff_frequency_count_a[2]_3 ),
.\ff_frequency_count_b[2]_3 (\ff_frequency_count_b[2]_3 ),
.\ff_frequency_count_c[2]_3 (\ff_frequency_count_c[2]_3 ),
.\ff_frequency_count_d[2]_3 (\ff_frequency_count_d[2]_3 ),
.\ff_frequency_count_a[1]_3 (\ff_frequency_count_a[1]_3 ),
.\ff_frequency_count_b[1]_3 (\ff_frequency_count_b[1]_3 ),
.\ff_frequency_count_c[1]_3 (\ff_frequency_count_c[1]_3 ),
.\ff_frequency_count_d[1]_3 (\ff_frequency_count_d[1]_3 ),
.\ff_frequency_count_a[0]_3 (\ff_frequency_count_a[0]_3 ),
.\ff_frequency_count_b[0]_3 (\ff_frequency_count_b[0]_3 ),
.\ff_frequency_count_c[0]_3 (\ff_frequency_count_c[0]_3 ),
.\ff_frequency_count_d[0]_3 (\ff_frequency_count_d[0]_3 ),
.n3_25_272(n3_25_272),
.n3_27_273(n3_27_273),
.n3_29_274(n3_29_274),
.n3_31_275(n3_31_275),
.n3_33_276(n3_33_276),
.n3_35_277(n3_35_277),
.n3_37_278(n3_37_278),
.n3_39_279(n3_39_279),
.n3_41_280(n3_41_280),
.n3_43_281(n3_43_281),
.n3_45_282(n3_45_282),
.n3_47_283(n3_47_283) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[6]_3 (\ff_wave_address_a[6]_3 ),
.\ff_wave_address_b[6]_3 (\ff_wave_address_b[6]_3 ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[6]_3 (\ff_wave_address_c[6]_3 ),
.\ff_wave_address_d[6]_3 (\ff_wave_address_d[6]_3 ),
.\ff_wave_address_a[5]_3 (\ff_wave_address_a[5]_3 ),
.\ff_wave_address_b[5]_3 (\ff_wave_address_b[5]_3 ),
.\ff_wave_address_c[5]_3 (\ff_wave_address_c[5]_3 ),
.\ff_wave_address_d[5]_3 (\ff_wave_address_d[5]_3 ),
.\ff_wave_address_a[4]_3 (\ff_wave_address_a[4]_3 ),
.\ff_wave_address_b[4]_3 (\ff_wave_address_b[4]_3 ),
.\ff_wave_address_c[4]_3 (\ff_wave_address_c[4]_3 ),
.\ff_wave_address_d[4]_3 (\ff_wave_address_d[4]_3 ),
.\ff_wave_address_a[3]_3 (\ff_wave_address_a[3]_3 ),
.\ff_wave_address_b[3]_3 (\ff_wave_address_b[3]_3 ),
.\ff_wave_address_c[3]_3 (\ff_wave_address_c[3]_3 ),
.\ff_wave_address_d[3]_3 (\ff_wave_address_d[3]_3 ),
.\ff_wave_address_a[2]_3 (\ff_wave_address_a[2]_3 ),
.\ff_wave_address_b[2]_3 (\ff_wave_address_b[2]_3 ),
.\ff_wave_address_c[2]_3 (\ff_wave_address_c[2]_3 ),
.\ff_wave_address_d[2]_3 (\ff_wave_address_d[2]_3 ),
.\ff_wave_address_a[1]_3 (\ff_wave_address_a[1]_3 ),
.\ff_wave_address_b[1]_3 (\ff_wave_address_b[1]_3 ),
.\ff_wave_address_c[1]_3 (\ff_wave_address_c[1]_3 ),
.\ff_wave_address_d[1]_3 (\ff_wave_address_d[1]_3 ),
.\ff_wave_address_a[0]_3 (\ff_wave_address_a[0]_3 ),
.\ff_wave_address_b[0]_3 (\ff_wave_address_b[0]_3 ),
.\ff_wave_address_c[0]_3 (\ff_wave_address_c[0]_3 ),
.\ff_wave_address_d[0]_3 (\ff_wave_address_d[0]_3 ),
.n3_15_308(n3_15_308),
.n3_17_309(n3_17_309),
.n3_19_267(n3_19_267),
.n3_21_268(n3_21_268),
.n3_23_269(n3_23_269),
.n3_25_270(n3_25_270),
.n3_27_271(n3_27_271) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/u_tone_generator  u_tone_generator (
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\counter_out[19]_11 (\counter_out[19]_11 ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\ff_frequency_count_e[10]_3 (\ff_frequency_count_e[10]_3 ),
.o(o),
.\ff_active[2] (\ff_active[2] ),
.n3_27_273(n3_27_273),
.\ff_frequency_count_e[9]_3 (\ff_frequency_count_e[9]_3 ),
.n3_29_274(n3_29_274),
.\ff_frequency_count_e[8]_3 (\ff_frequency_count_e[8]_3 ),
.n3_31_275(n3_31_275),
.\ff_frequency_count_e[7]_3 (\ff_frequency_count_e[7]_3 ),
.n3_33_276(n3_33_276),
.\ff_frequency_count_e[5]_3 (\ff_frequency_count_e[5]_3 ),
.n3_37_278(n3_37_278),
.\ff_frequency_count_e[4]_3 (\ff_frequency_count_e[4]_3 ),
.n3_39_279(n3_39_279),
.\ff_frequency_count_e[3]_3 (\ff_frequency_count_e[3]_3 ),
.n3_41_280(n3_41_280),
.\ff_frequency_count_e[2]_3 (\ff_frequency_count_e[2]_3 ),
.n3_43_281(n3_43_281),
.\ff_frequency_count_e[0]_3 (\ff_frequency_count_e[0]_3 ),
.n3_47_283(n3_47_283),
.\ff_frequency_count_e[1]_3 (\ff_frequency_count_e[1]_3 ),
.n3_45_282(n3_45_282),
.\ff_wave_address_e[5]_3 (\ff_wave_address_e[5]_3 ),
.n3_17_309(n3_17_309),
.\ff_wave_address_e[6]_3 (\ff_wave_address_e[6]_3 ),
.n3_15_308(n3_15_308),
.\ff_frequency_count_e[11]_3 (\ff_frequency_count_e[11]_3 ),
.n3_25_272(n3_25_272),
.\ff_frequency_count_e[6]_3 (\ff_frequency_count_e[6]_3 ),
.n3_35_277(n3_35_277),
.n3_49(n3_49),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.n3_51(n3_51),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.n3_53(n3_53),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n3_55(n3_55),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.n3_57(n3_57),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.n3_59(n3_59),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.n3_61(n3_61),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.n3_63(n3_63),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_65(n3_65),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_67(n3_67),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_69(n3_69),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_71(n3_71),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.\frequency_count_out[11]_3 (\frequency_count_out[11]_3 ),
.\frequency_count_out[10]_3 (\frequency_count_out[10]_3 ),
.\frequency_count_out[9]_3 (\frequency_count_out[9]_3 ),
.\frequency_count_out[8]_3 (\frequency_count_out[8]_3 ),
.\frequency_count_out[7]_3 (\frequency_count_out[7]_3 ),
.\frequency_count_out[6]_3 (\frequency_count_out[6]_3 ),
.\frequency_count_out[5]_3 (\frequency_count_out[5]_3 ),
.\frequency_count_out[4]_3 (\frequency_count_out[4]_3 ),
.\frequency_count_out[3]_3 (\frequency_count_out[3]_3 ),
.\frequency_count_out[2]_3 (\frequency_count_out[2]_3 ),
.\frequency_count_out[1]_3 (\frequency_count_out[1]_3 ),
.\frequency_count_out[0]_3 (\frequency_count_out[0]_3 ),
.\wave_address_out[1]_5 (\wave_address_out[1]_5 ),
.\wave_address_out[2]_5_324 (\wave_address_out[2]_5_324 ),
.\wave_address_out[3]_5 (\wave_address_out[3]_5 ),
.\wave_address_out[4]_5_325 (\wave_address_out[4]_5_325 ),
.\wave_address_out[5]_5_326 (\wave_address_out[5]_5_326 ),
.\wave_address_out[6]_5_327 (\wave_address_out[6]_5_327 ),
.\wave_address_out[2] (\wave_address_out[2] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6] (\wave_address_out[6] ),
.\wave_address_out[0]_13_328 (\wave_address_out[0]_13_328 ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_channel_volume0  (ram_array_4_DO6,clk_3,n84,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array,ram_array_4_DO7,o_15_8,o_47_9,o_41_10,o_9,o_27,o_25,o_23,o_21,o_19,o_17,o_15,o_5,\ff_active[2] ,reg_noise_enable_a0,\ff_active[1] ,reg_noise_enable_d0,reg_noise_enable_e0,\ff_active[0] ,reg_noise_enable_b0,reg_noise_enable_c0,\ff_channel[7] ,\ff_channel[6] ,\ff_channel[5] ,\ff_channel[4] ,\ff_channel[3] ,\ff_channel[2] ,\ff_channel[1] ,\ff_channel[0] );
input ram_array_4_DO6;
input clk_3;
input n84;
input ram_array_4_DO5;
input ram_array_4_DO4;
input ram_array_4_DO3;
input ram_array_4_DO2;
input ram_array_4_DO1;
input ram_array;
input ram_array_4_DO7;
input o_15_8;
input o_47_9;
input o_41_10;
input o_9;
input o_27;
input o_25;
input o_23;
input o_21;
input o_19;
input o_17;
input o_15;
input o_5;
input \ff_active[2] ;
input reg_noise_enable_a0;
input \ff_active[1] ;
input reg_noise_enable_d0;
input reg_noise_enable_e0;
input \ff_active[0] ;
input reg_noise_enable_b0;
input reg_noise_enable_c0;
output \ff_channel[7] ;
output \ff_channel[6] ;
output \ff_channel[5] ;
output \ff_channel[4] ;
output \ff_channel[3] ;
output \ff_channel[2] ;
output \ff_channel[1] ;
output \ff_channel[0] ;
wire \ff_wave[6] ;
wire \ff_wave[5] ;
wire \ff_wave[4] ;
wire \ff_wave[3] ;
wire \ff_wave[2] ;
wire \ff_wave[1] ;
wire \ff_wave[0] ;
wire \ff_envelope[6] ;
wire \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_wave[7] ;
wire \w_wave_mul[0]_6_DOUT17 ;
wire \w_wave_mul[0]_6_DOUT16 ;
wire \w_wave_mul[0]_6_DOUT15 ;
wire \w_wave_mul[0]_6_DOUT14 ;
wire \w_wave_mul[0]_6_DOUT13 ;
wire \w_wave_mul[0]_6_DOUT12 ;
wire \w_wave_mul[0]_6_DOUT11 ;
wire \w_wave_mul[0]_6_DOUT10 ;
wire \w_wave_mul[0]_6_DOUT9 ;
wire \w_wave_mul[0]_6_DOUT8 ;
wire \w_wave_mul[0]_6_DOUT7 ;
wire \w_wave_mul[0]_6_DOUT6 ;
wire \w_wave_mul[0]_6_DOUT5 ;
wire \w_wave_mul[0]_6_DOUT4 ;
wire \w_wave_mul[0]_6_DOUT3 ;
wire \w_wave_mul[0]_6_DOUT2 ;
wire \w_wave_mul[0]_6_DOUT1 ;
wire \w_wave_mul[0] ;
wire \w_wave_mul[0]_6_SOA8 ;
wire \w_wave_mul[0]_6_SOA7 ;
wire \w_wave_mul[0]_6_SOA6 ;
wire \w_wave_mul[0]_6_SOA5 ;
wire \w_wave_mul[0]_6_SOA4 ;
wire \w_wave_mul[0]_6_SOA3 ;
wire \w_wave_mul[0]_6_SOA2 ;
wire \w_wave_mul[0]_6_SOA1 ;
wire \w_wave_mul[0]_6_SOA0 ;
wire \w_wave_mul[0]_6_SOB8 ;
wire \w_wave_mul[0]_6_SOB7 ;
wire \w_wave_mul[0]_6_SOB6 ;
wire \w_wave_mul[0]_6_SOB5 ;
wire \w_wave_mul[0]_6_SOB4 ;
wire \w_wave_mul[0]_6_SOB3 ;
wire \w_wave_mul[0]_6_SOB2 ;
wire \w_wave_mul[0]_6_SOB1 ;
wire \w_wave_mul[0]_6_SOB0 ;
wire \w_channel_mul[0]_6_DOUT17 ;
wire \w_channel_mul[0]_6_DOUT16 ;
wire \w_channel_mul[0]_6_DOUT15 ;
wire \w_channel_mul[0]_6_DOUT14 ;
wire \w_channel_mul[0]_6_DOUT13 ;
wire \w_channel_mul[0]_6_DOUT12 ;
wire \w_channel_mul[0]_6_DOUT11 ;
wire \w_channel_mul[0]_6_DOUT10 ;
wire \w_channel_mul[0]_6_DOUT9 ;
wire \w_channel_mul[0]_6_DOUT8 ;
wire \w_channel_mul[0]_6_DOUT7 ;
wire \w_channel_mul[0]_6_DOUT6 ;
wire \w_channel_mul[0]_6_DOUT5 ;
wire \w_channel_mul[0]_6_DOUT4 ;
wire \w_channel_mul[0]_6_DOUT3 ;
wire \w_channel_mul[0]_6_DOUT2 ;
wire \w_channel_mul[0]_6_DOUT1 ;
wire \w_channel_mul[0] ;
wire \w_channel_mul[0]_6_SOA8 ;
wire \w_channel_mul[0]_6_SOA7 ;
wire \w_channel_mul[0]_6_SOA6 ;
wire \w_channel_mul[0]_6_SOA5 ;
wire \w_channel_mul[0]_6_SOA4 ;
wire \w_channel_mul[0]_6_SOA3 ;
wire \w_channel_mul[0]_6_SOA2 ;
wire \w_channel_mul[0]_6_SOA1 ;
wire \w_channel_mul[0]_6_SOA0 ;
wire \w_channel_mul[0]_6_SOB8 ;
wire \w_channel_mul[0]_6_SOB7 ;
wire \w_channel_mul[0]_6_SOB6 ;
wire \w_channel_mul[0]_6_SOB5 ;
wire \w_channel_mul[0]_6_SOB4 ;
wire \w_channel_mul[0]_6_SOB3 ;
wire \w_channel_mul[0]_6_SOB2 ;
wire \w_channel_mul[0]_6_SOB1 ;
wire \w_channel_mul[0]_6_SOB0 ;
wire \w_channel_round[7] ;
wire \w_channel_round[6] ;
wire \w_channel_round[5] ;
wire \w_channel_round[2] ;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84_3;
wire n85;
wire n86;
wire n87;
wire n79;
wire n78;
wire n77;
wire n76;
wire n75;
wire n74;
wire n73;
wire \w_channel_round[7]_5 ;
wire n80_5;
wire n81_5;
wire n84_5;
wire n87_5;
wire n79_7;
wire \w_channel_round[0]_7 ;
wire n80_7;
wire n80_9;
wire n80_11;
wire n79_9;
wire n79_11;
wire n80_13;
wire n79_13;
wire \w_channel_round[0] ;
wire n86_7;
wire n83_7;
wire \w_channel_round[1] ;
wire \w_channel_round[2]_7 ;
wire n85_7;
wire n82_7;
wire \w_channel_round[3] ;
wire \w_channel_round[4] ;
wire \w_channel_round[5]_7 ;
wire VCC;
wire GND;
DFFC \ff_wave[6]_ins11802  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[6] ) 
);
DFFC \ff_wave[5]_ins11803  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[5] ) 
);
DFFC \ff_wave[4]_ins11804  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[4] ) 
);
DFFC \ff_wave[3]_ins11805  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[3] ) 
);
DFFC \ff_wave[2]_ins11806  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[2] ) 
);
DFFC \ff_wave[1]_ins11807  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[1] ) 
);
DFFC \ff_wave[0]_ins11808  (
.D(ram_array),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[0] ) 
);
DFFC \ff_envelope[6]_ins11809  (
.D(n73),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_envelope[6] ) 
);
DFFC \ff_channel[7]_ins11824  (
.D(\w_channel_round[7] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[7] ) 
);
DFFC \ff_channel[6]_ins11825  (
.D(\w_channel_round[6] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[6] ) 
);
DFFC \ff_channel[5]_ins11826  (
.D(\w_channel_round[5] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[5] ) 
);
DFFC \ff_channel[4]_ins11827  (
.D(\w_channel_round[4] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[4] ) 
);
DFFC \ff_channel[3]_ins11828  (
.D(\w_channel_round[3] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[3] ) 
);
DFFC \ff_channel[2]_ins11829  (
.D(\w_channel_round[2] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[2] ) 
);
DFFC \ff_channel[1]_ins11830  (
.D(\w_channel_round[1] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[1] ) 
);
DFFC \ff_channel[0]_ins11831  (
.D(\w_channel_round[0] ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[0] ) 
);
DFFC \ff_wave[7]_ins11832  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[7] ) 
);
MULT9X9 \w_wave_mul[0]_ins13637  (
.A({GND,GND,GND,n74,n75,n76,n77,n78,n79}),
.B({ram_array_4_DO7,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_wave_mul[0]_6_DOUT17 ,\w_wave_mul[0]_6_DOUT16 ,\w_wave_mul[0]_6_DOUT15 ,\w_wave_mul[0]_6_DOUT14 ,\w_wave_mul[0]_6_DOUT13 ,\w_wave_mul[0]_6_DOUT12 ,\w_wave_mul[0]_6_DOUT11 ,\w_wave_mul[0]_6_DOUT10 ,\w_wave_mul[0]_6_DOUT9 ,\w_wave_mul[0]_6_DOUT8 ,\w_wave_mul[0]_6_DOUT7 ,\w_wave_mul[0]_6_DOUT6 ,\w_wave_mul[0]_6_DOUT5 ,\w_wave_mul[0]_6_DOUT4 ,\w_wave_mul[0]_6_DOUT3 ,\w_wave_mul[0]_6_DOUT2 ,\w_wave_mul[0]_6_DOUT1 ,\w_wave_mul[0] }),
.SOA({\w_wave_mul[0]_6_SOA8 ,\w_wave_mul[0]_6_SOA7 ,\w_wave_mul[0]_6_SOA6 ,\w_wave_mul[0]_6_SOA5 ,\w_wave_mul[0]_6_SOA4 ,\w_wave_mul[0]_6_SOA3 ,\w_wave_mul[0]_6_SOA2 ,\w_wave_mul[0]_6_SOA1 ,\w_wave_mul[0]_6_SOA0 }),
.SOB({\w_wave_mul[0]_6_SOB8 ,\w_wave_mul[0]_6_SOB7 ,\w_wave_mul[0]_6_SOB6 ,\w_wave_mul[0]_6_SOB5 ,\w_wave_mul[0]_6_SOB4 ,\w_wave_mul[0]_6_SOB3 ,\w_wave_mul[0]_6_SOB2 ,\w_wave_mul[0]_6_SOB1 ,\w_wave_mul[0]_6_SOB0 }) 
);
defparam \w_wave_mul[0]_ins13637 .AREG=1'b1;
defparam \w_wave_mul[0]_ins13637 .ASIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins13637 .BREG=1'b1;
defparam \w_wave_mul[0]_ins13637 .BSIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins13637 .MULT_RESET_MODE="ASYNC";
defparam \w_wave_mul[0]_ins13637 .OUT_REG=1'b0;
defparam \w_wave_mul[0]_ins13637 .PIPE_REG=1'b0;
defparam \w_wave_mul[0]_ins13637 .SOA_REG=1'b0;
MULT9X9 \w_channel_mul[0]_ins13638  (
.A({GND,GND,GND,GND,GND,o_9,o_41_10,o_47_9,o_15_8}),
.B({n80,n80,n81,n82,n83,n84_3,n85,n86,n87}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_channel_mul[0]_6_DOUT17 ,\w_channel_mul[0]_6_DOUT16 ,\w_channel_mul[0]_6_DOUT15 ,\w_channel_mul[0]_6_DOUT14 ,\w_channel_mul[0]_6_DOUT13 ,\w_channel_mul[0]_6_DOUT12 ,\w_channel_mul[0]_6_DOUT11 ,\w_channel_mul[0]_6_DOUT10 ,\w_channel_mul[0]_6_DOUT9 ,\w_channel_mul[0]_6_DOUT8 ,\w_channel_mul[0]_6_DOUT7 ,\w_channel_mul[0]_6_DOUT6 ,\w_channel_mul[0]_6_DOUT5 ,\w_channel_mul[0]_6_DOUT4 ,\w_channel_mul[0]_6_DOUT3 ,\w_channel_mul[0]_6_DOUT2 ,\w_channel_mul[0]_6_DOUT1 ,\w_channel_mul[0] }),
.SOA({\w_channel_mul[0]_6_SOA8 ,\w_channel_mul[0]_6_SOA7 ,\w_channel_mul[0]_6_SOA6 ,\w_channel_mul[0]_6_SOA5 ,\w_channel_mul[0]_6_SOA4 ,\w_channel_mul[0]_6_SOA3 ,\w_channel_mul[0]_6_SOA2 ,\w_channel_mul[0]_6_SOA1 ,\w_channel_mul[0]_6_SOA0 }),
.SOB({\w_channel_mul[0]_6_SOB8 ,\w_channel_mul[0]_6_SOB7 ,\w_channel_mul[0]_6_SOB6 ,\w_channel_mul[0]_6_SOB5 ,\w_channel_mul[0]_6_SOB4 ,\w_channel_mul[0]_6_SOB3 ,\w_channel_mul[0]_6_SOB2 ,\w_channel_mul[0]_6_SOB1 ,\w_channel_mul[0]_6_SOB0 }) 
);
defparam \w_channel_mul[0]_ins13638 .AREG=1'b0;
defparam \w_channel_mul[0]_ins13638 .ASIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins13638 .BREG=1'b1;
defparam \w_channel_mul[0]_ins13638 .BSIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins13638 .MULT_RESET_MODE="ASYNC";
defparam \w_channel_mul[0]_ins13638 .OUT_REG=1'b0;
defparam \w_channel_mul[0]_ins13638 .PIPE_REG=1'b0;
defparam \w_channel_mul[0]_ins13638 .SOA_REG=1'b0;
LUT3 \w_channel_round[7]_ins15898  (
.I0(\w_channel_round[7]_5 ),
.I1(\w_channel_mul[0]_6_DOUT10 ),
.I2(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[7] ) 
);
defparam \w_channel_round[7]_ins15898 .INIT=8'h70;
LUT2 \w_channel_round[6]_ins15899  (
.I0(\w_channel_mul[0]_6_DOUT10 ),
.I1(\w_channel_round[7]_5 ),
.F(\w_channel_round[6] ) 
);
defparam \w_channel_round[6]_ins15899 .INIT=4'h6;
LUT2 \w_channel_round[5]_ins15900  (
.I0(\w_channel_mul[0]_6_DOUT9 ),
.I1(\w_channel_round[5]_7 ),
.F(\w_channel_round[5] ) 
);
defparam \w_channel_round[5]_ins15900 .INIT=4'h6;
LUT2 \w_channel_round[2]_ins15903  (
.I0(\w_channel_mul[0]_6_DOUT6 ),
.I1(\w_channel_round[2]_7 ),
.F(\w_channel_round[2] ) 
);
defparam \w_channel_round[2]_ins15903 .INIT=4'h6;
LUT3 n80_ins15906 (
.I0(n80_5),
.I1(\ff_wave[7] ),
.I2(\ff_envelope[6] ),
.F(n80) 
);
defparam n80_ins15906.INIT=8'hCA;
LUT4 n81_ins15907 (
.I0(\ff_wave[6] ),
.I1(n81_5),
.I2(\w_wave_mul[0]_6_DOUT12 ),
.I3(\ff_envelope[6] ),
.F(n81) 
);
defparam n81_ins15907.INIT=16'hAA3C;
LUT4 n82_ins15908 (
.I0(\ff_wave[5] ),
.I1(n82_7),
.I2(\w_wave_mul[0]_6_DOUT11 ),
.I3(\ff_envelope[6] ),
.F(n82) 
);
defparam n82_ins15908.INIT=16'hAA3C;
LUT4 n83_ins15909 (
.I0(\ff_wave[4] ),
.I1(\w_wave_mul[0]_6_DOUT10 ),
.I2(n83_7),
.I3(\ff_envelope[6] ),
.F(n83) 
);
defparam n83_ins15909.INIT=16'hAA3C;
LUT4 n84_ins15910 (
.I0(\ff_wave[3] ),
.I1(n84_5),
.I2(\w_wave_mul[0]_6_DOUT9 ),
.I3(\ff_envelope[6] ),
.F(n84_3) 
);
defparam n84_ins15910.INIT=16'hAA3C;
LUT4 n85_ins15911 (
.I0(\ff_wave[2] ),
.I1(n85_7),
.I2(\w_wave_mul[0]_6_DOUT8 ),
.I3(\ff_envelope[6] ),
.F(n85) 
);
defparam n85_ins15911.INIT=16'hAA3C;
LUT4 n86_ins15912 (
.I0(\ff_wave[1] ),
.I1(\w_wave_mul[0]_6_DOUT7 ),
.I2(n86_7),
.I3(\ff_envelope[6] ),
.F(n86) 
);
defparam n86_ins15912.INIT=16'hAA3C;
LUT4 n87_ins15913 (
.I0(\ff_wave[0] ),
.I1(\w_wave_mul[0]_6_DOUT6 ),
.I2(n87_5),
.I3(\ff_envelope[6] ),
.F(n87) 
);
defparam n87_ins15913.INIT=16'hAA3C;
LUT2 n79_ins16243 (
.I0(n79_7),
.I1(o_27),
.F(n79) 
);
defparam n79_ins16243.INIT=4'h4;
LUT2 n78_ins16244 (
.I0(n79_7),
.I1(o_25),
.F(n78) 
);
defparam n78_ins16244.INIT=4'h4;
LUT2 n77_ins16245 (
.I0(n79_7),
.I1(o_23),
.F(n77) 
);
defparam n77_ins16245.INIT=4'h4;
LUT2 n76_ins16246 (
.I0(n79_7),
.I1(o_21),
.F(n76) 
);
defparam n76_ins16246.INIT=4'h4;
LUT2 n75_ins16247 (
.I0(n79_7),
.I1(o_19),
.F(n75) 
);
defparam n75_ins16247.INIT=4'h4;
LUT2 n74_ins16248 (
.I0(n79_7),
.I1(o_17),
.F(n74) 
);
defparam n74_ins16248.INIT=4'h4;
LUT2 n73_ins16249 (
.I0(n79_7),
.I1(o_15),
.F(n73) 
);
defparam n73_ins16249.INIT=4'h4;
LUT2 \w_channel_round[7]_ins16589  (
.I0(\w_channel_mul[0]_6_DOUT9 ),
.I1(\w_channel_round[5]_7 ),
.F(\w_channel_round[7]_5 ) 
);
defparam \w_channel_round[7]_ins16589 .INIT=4'h8;
LUT4 n80_ins16596 (
.I0(n80_7),
.I1(n80_9),
.I2(n80_11),
.I3(\w_wave_mul[0]_6_DOUT13 ),
.F(n80_5) 
);
defparam n80_ins16596.INIT=16'hBF00;
LUT3 n81_ins16597 (
.I0(\w_wave_mul[0]_6_DOUT11 ),
.I1(\w_wave_mul[0]_6_DOUT10 ),
.I2(n83_7),
.F(n81_5) 
);
defparam n81_ins16597.INIT=8'h80;
LUT3 n84_ins16600 (
.I0(\w_wave_mul[0]_6_DOUT8 ),
.I1(\w_wave_mul[0]_6_DOUT7 ),
.I2(n86_7),
.F(n84_5) 
);
defparam n84_ins16600.INIT=8'h80;
LUT2 n87_ins16603 (
.I0(n80_7),
.I1(\w_wave_mul[0]_6_DOUT13 ),
.F(n87_5) 
);
defparam n87_ins16603.INIT=4'h4;
LUT4 n79_ins16740 (
.I0(n79_9),
.I1(n79_11),
.I2(o_5),
.I3(\ff_active[2] ),
.F(n79_7) 
);
defparam n79_ins16740.INIT=16'h0C05;
LUT4 \w_channel_round[0]_ins16954  (
.I0(\w_channel_mul[0] ),
.I1(\w_channel_mul[0]_6_DOUT1 ),
.I2(\w_channel_mul[0]_6_DOUT2 ),
.I3(\w_channel_mul[0]_6_DOUT3 ),
.F(\w_channel_round[0]_7 ) 
);
defparam \w_channel_round[0]_ins16954 .INIT=16'h0001;
LUT4 n80_ins16955 (
.I0(\w_wave_mul[0] ),
.I1(\w_wave_mul[0]_6_DOUT1 ),
.I2(\w_wave_mul[0]_6_DOUT2 ),
.I3(n80_13),
.F(n80_7) 
);
defparam n80_ins16955.INIT=16'h0100;
LUT3 n80_ins16956 (
.I0(\w_wave_mul[0]_6_DOUT12 ),
.I1(\w_wave_mul[0]_6_DOUT11 ),
.I2(\w_wave_mul[0]_6_DOUT10 ),
.F(n80_9) 
);
defparam n80_ins16956.INIT=8'h80;
LUT4 n80_ins16957 (
.I0(\w_wave_mul[0]_6_DOUT9 ),
.I1(\w_wave_mul[0]_6_DOUT8 ),
.I2(\w_wave_mul[0]_6_DOUT7 ),
.I3(\w_wave_mul[0]_6_DOUT6 ),
.F(n80_11) 
);
defparam n80_ins16957.INIT=16'h8000;
LUT3 n79_ins16998 (
.I0(reg_noise_enable_a0),
.I1(n79_13),
.I2(\ff_active[1] ),
.F(n79_9) 
);
defparam n79_ins16998.INIT=8'h35;
LUT3 n79_ins16999 (
.I0(reg_noise_enable_d0),
.I1(reg_noise_enable_e0),
.I2(\ff_active[0] ),
.F(n79_11) 
);
defparam n79_ins16999.INIT=8'hCA;
LUT3 n80_ins17224 (
.I0(\w_wave_mul[0]_6_DOUT3 ),
.I1(\w_wave_mul[0]_6_DOUT4 ),
.I2(\w_wave_mul[0]_6_DOUT5 ),
.F(n80_13) 
);
defparam n80_ins17224.INIT=8'h01;
LUT3 n79_ins17236 (
.I0(reg_noise_enable_b0),
.I1(reg_noise_enable_c0),
.I2(\ff_active[0] ),
.F(n79_13) 
);
defparam n79_ins17236.INIT=8'hCA;
LUT3 \w_channel_round[0]_ins17963  (
.I0(\w_channel_mul[0]_6_DOUT4 ),
.I1(\w_channel_round[0]_7 ),
.I2(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[0] ) 
);
defparam \w_channel_round[0]_ins17963 .INIT=8'h9A;
LUT3 n86_ins17964 (
.I0(\w_wave_mul[0]_6_DOUT6 ),
.I1(n80_7),
.I2(\w_wave_mul[0]_6_DOUT13 ),
.F(n86_7) 
);
defparam n86_ins17964.INIT=8'h20;
LUT3 n83_ins17965 (
.I0(n80_11),
.I1(n80_7),
.I2(\w_wave_mul[0]_6_DOUT13 ),
.F(n83_7) 
);
defparam n83_ins17965.INIT=8'h20;
LUT4 \w_channel_round[1]_ins18086  (
.I0(\w_channel_mul[0]_6_DOUT5 ),
.I1(\w_channel_mul[0]_6_DOUT4 ),
.I2(\w_channel_round[0]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[1] ) 
);
defparam \w_channel_round[1]_ins18086 .INIT=16'hA6AA;
LUT4 \w_channel_round[2]_ins18087  (
.I0(\w_channel_mul[0]_6_DOUT5 ),
.I1(\w_channel_mul[0]_6_DOUT4 ),
.I2(\w_channel_round[0]_7 ),
.I3(\w_channel_mul[0]_6_DOUT11 ),
.F(\w_channel_round[2]_7 ) 
);
defparam \w_channel_round[2]_ins18087 .INIT=16'h0800;
LUT4 n85_ins18088 (
.I0(\w_wave_mul[0]_6_DOUT7 ),
.I1(\w_wave_mul[0]_6_DOUT6 ),
.I2(n80_7),
.I3(\w_wave_mul[0]_6_DOUT13 ),
.F(n85_7) 
);
defparam n85_ins18088.INIT=16'h0800;
LUT4 n82_ins18089 (
.I0(\w_wave_mul[0]_6_DOUT10 ),
.I1(n80_11),
.I2(n80_7),
.I3(\w_wave_mul[0]_6_DOUT13 ),
.F(n82_7) 
);
defparam n82_ins18089.INIT=16'h0800;
LUT3 \w_channel_round[3]_ins18099  (
.I0(\w_channel_mul[0]_6_DOUT7 ),
.I1(\w_channel_mul[0]_6_DOUT6 ),
.I2(\w_channel_round[2]_7 ),
.F(\w_channel_round[3] ) 
);
defparam \w_channel_round[3]_ins18099 .INIT=8'h6A;
LUT4 \w_channel_round[4]_ins18102  (
.I0(\w_channel_mul[0]_6_DOUT8 ),
.I1(\w_channel_mul[0]_6_DOUT7 ),
.I2(\w_channel_mul[0]_6_DOUT6 ),
.I3(\w_channel_round[2]_7 ),
.F(\w_channel_round[4] ) 
);
defparam \w_channel_round[4]_ins18102 .INIT=16'h6AAA;
LUT4 \w_channel_round[5]_ins18103  (
.I0(\w_channel_mul[0]_6_DOUT8 ),
.I1(\w_channel_mul[0]_6_DOUT7 ),
.I2(\w_channel_mul[0]_6_DOUT6 ),
.I3(\w_channel_round[2]_7 ),
.F(\w_channel_round[5]_7 ) 
);
defparam \w_channel_round[5]_ins18103 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_channel_volume1  (ram_array_4_DO6_0,clk_3,n84,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5,ram_array_4_DO7_0,o_63_11,o_57,o_51,o_45_12,o_27_5,o_25_4,o_23_3,o_71,o_19_2,o_17_1,o_15_0,o_7,\ff_active[2] ,ff_reg_noise_enable_a1,\ff_active[1] ,ff_reg_noise_enable_d1,ff_reg_noise_enable_e1,\ff_active[0] ,ff_reg_noise_enable_b1,ff_reg_noise_enable_c1,\ff_channel[7]_3 ,\ff_channel[6]_3 ,\ff_channel[5]_3 ,\ff_channel[4]_3 ,\ff_channel[3]_3 ,\ff_channel[2]_3 ,\ff_channel[1]_3 ,\ff_channel[0]_3 );
input ram_array_4_DO6_0;
input clk_3;
input n84;
input ram_array_4_DO5_0;
input ram_array_4_DO4_0;
input ram_array_4_DO3_0;
input ram_array_4_DO2_0;
input ram_array_4_DO1_0;
input ram_array_5;
input ram_array_4_DO7_0;
input o_63_11;
input o_57;
input o_51;
input o_45_12;
input o_27_5;
input o_25_4;
input o_23_3;
input o_71;
input o_19_2;
input o_17_1;
input o_15_0;
input o_7;
input \ff_active[2] ;
input ff_reg_noise_enable_a1;
input \ff_active[1] ;
input ff_reg_noise_enable_d1;
input ff_reg_noise_enable_e1;
input \ff_active[0] ;
input ff_reg_noise_enable_b1;
input ff_reg_noise_enable_c1;
output \ff_channel[7]_3 ;
output \ff_channel[6]_3 ;
output \ff_channel[5]_3 ;
output \ff_channel[4]_3 ;
output \ff_channel[3]_3 ;
output \ff_channel[2]_3 ;
output \ff_channel[1]_3 ;
output \ff_channel[0]_3 ;
wire \ff_wave[6]_3 ;
wire \ff_wave[5]_3 ;
wire \ff_wave[4]_3 ;
wire \ff_wave[3]_3 ;
wire \ff_wave[2]_3 ;
wire \ff_wave[1]_3 ;
wire \ff_wave[0]_3 ;
wire \ff_envelope[6]_3 ;
wire \ff_channel[7]_3 ;
wire \ff_channel[6]_3 ;
wire \ff_channel[5]_3 ;
wire \ff_channel[4]_3 ;
wire \ff_channel[3]_3 ;
wire \ff_channel[2]_3 ;
wire \ff_channel[1]_3 ;
wire \ff_channel[0]_3 ;
wire \ff_wave[7]_3 ;
wire \w_wave_mul[0]_6_DOUT17_0 ;
wire \w_wave_mul[0]_6_DOUT16_0 ;
wire \w_wave_mul[0]_6_DOUT15_0 ;
wire \w_wave_mul[0]_6_DOUT14_0 ;
wire \w_wave_mul[0]_6_DOUT13_0 ;
wire \w_wave_mul[0]_6_DOUT12_0 ;
wire \w_wave_mul[0]_6_DOUT11_0 ;
wire \w_wave_mul[0]_6_DOUT10_0 ;
wire \w_wave_mul[0]_6_DOUT9_0 ;
wire \w_wave_mul[0]_6_DOUT8_0 ;
wire \w_wave_mul[0]_6_DOUT7_0 ;
wire \w_wave_mul[0]_6_DOUT6_0 ;
wire \w_wave_mul[0]_6_DOUT5_0 ;
wire \w_wave_mul[0]_6_DOUT4_0 ;
wire \w_wave_mul[0]_6_DOUT3_0 ;
wire \w_wave_mul[0]_6_DOUT2_0 ;
wire \w_wave_mul[0]_6_DOUT1_0 ;
wire \w_wave_mul[0]_7 ;
wire \w_wave_mul[0]_6_SOA8_0 ;
wire \w_wave_mul[0]_6_SOA7_0 ;
wire \w_wave_mul[0]_6_SOA6_0 ;
wire \w_wave_mul[0]_6_SOA5_0 ;
wire \w_wave_mul[0]_6_SOA4_0 ;
wire \w_wave_mul[0]_6_SOA3_0 ;
wire \w_wave_mul[0]_6_SOA2_0 ;
wire \w_wave_mul[0]_6_SOA1_0 ;
wire \w_wave_mul[0]_6_SOA0_0 ;
wire \w_wave_mul[0]_6_SOB8_0 ;
wire \w_wave_mul[0]_6_SOB7_0 ;
wire \w_wave_mul[0]_6_SOB6_0 ;
wire \w_wave_mul[0]_6_SOB5_0 ;
wire \w_wave_mul[0]_6_SOB4_0 ;
wire \w_wave_mul[0]_6_SOB3_0 ;
wire \w_wave_mul[0]_6_SOB2_0 ;
wire \w_wave_mul[0]_6_SOB1_0 ;
wire \w_wave_mul[0]_6_SOB0_0 ;
wire \w_channel_mul[0]_6_DOUT17_0 ;
wire \w_channel_mul[0]_6_DOUT16_0 ;
wire \w_channel_mul[0]_6_DOUT15_0 ;
wire \w_channel_mul[0]_6_DOUT14_0 ;
wire \w_channel_mul[0]_6_DOUT13_0 ;
wire \w_channel_mul[0]_6_DOUT12_0 ;
wire \w_channel_mul[0]_6_DOUT11_0 ;
wire \w_channel_mul[0]_6_DOUT10_0 ;
wire \w_channel_mul[0]_6_DOUT9_0 ;
wire \w_channel_mul[0]_6_DOUT8_0 ;
wire \w_channel_mul[0]_6_DOUT7_0 ;
wire \w_channel_mul[0]_6_DOUT6_0 ;
wire \w_channel_mul[0]_6_DOUT5_0 ;
wire \w_channel_mul[0]_6_DOUT4_0 ;
wire \w_channel_mul[0]_6_DOUT3_0 ;
wire \w_channel_mul[0]_6_DOUT2_0 ;
wire \w_channel_mul[0]_6_DOUT1_0 ;
wire \w_channel_mul[0]_7 ;
wire \w_channel_mul[0]_6_SOA8_0 ;
wire \w_channel_mul[0]_6_SOA7_0 ;
wire \w_channel_mul[0]_6_SOA6_0 ;
wire \w_channel_mul[0]_6_SOA5_0 ;
wire \w_channel_mul[0]_6_SOA4_0 ;
wire \w_channel_mul[0]_6_SOA3_0 ;
wire \w_channel_mul[0]_6_SOA2_0 ;
wire \w_channel_mul[0]_6_SOA1_0 ;
wire \w_channel_mul[0]_6_SOA0_0 ;
wire \w_channel_mul[0]_6_SOB8_0 ;
wire \w_channel_mul[0]_6_SOB7_0 ;
wire \w_channel_mul[0]_6_SOB6_0 ;
wire \w_channel_mul[0]_6_SOB5_0 ;
wire \w_channel_mul[0]_6_SOB4_0 ;
wire \w_channel_mul[0]_6_SOB3_0 ;
wire \w_channel_mul[0]_6_SOB2_0 ;
wire \w_channel_mul[0]_6_SOB1_0 ;
wire \w_channel_mul[0]_6_SOB0_0 ;
wire \w_channel_round[7]_3 ;
wire \w_channel_round[6]_3 ;
wire \w_channel_round[5]_3 ;
wire \w_channel_round[2]_3 ;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3_350;
wire n85_3;
wire n86_3;
wire n87_3;
wire n79_5;
wire n78_5;
wire n77_5;
wire n76_5;
wire n75_5;
wire n74_5;
wire n73_5;
wire \w_channel_round[7]_5_351 ;
wire n80_5_354;
wire n81_5_355;
wire n84_5_358;
wire n87_5_361;
wire n79_7_362;
wire \w_channel_round[0]_7_368 ;
wire n80_7_363;
wire n80_9_364;
wire n80_11_365;
wire n79_9_366;
wire n79_11_367;
wire n80_13_369;
wire n79_13_370;
wire \w_channel_round[0]_9 ;
wire n86_7_360;
wire n83_7_357;
wire \w_channel_round[1]_9 ;
wire \w_channel_round[2]_7_353 ;
wire n85_7_359;
wire n82_7_356;
wire \w_channel_round[3]_7 ;
wire \w_channel_round[4]_9 ;
wire \w_channel_round[5]_7_352 ;
wire VCC;
wire GND;
DFFC \ff_wave[6]_ins11833  (
.D(ram_array_4_DO6_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[6]_3 ) 
);
DFFC \ff_wave[5]_ins11834  (
.D(ram_array_4_DO5_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[5]_3 ) 
);
DFFC \ff_wave[4]_ins11835  (
.D(ram_array_4_DO4_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[4]_3 ) 
);
DFFC \ff_wave[3]_ins11836  (
.D(ram_array_4_DO3_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[3]_3 ) 
);
DFFC \ff_wave[2]_ins11837  (
.D(ram_array_4_DO2_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[2]_3 ) 
);
DFFC \ff_wave[1]_ins11838  (
.D(ram_array_4_DO1_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[1]_3 ) 
);
DFFC \ff_wave[0]_ins11839  (
.D(ram_array_5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[0]_3 ) 
);
DFFC \ff_envelope[6]_ins11840  (
.D(n73_5),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_envelope[6]_3 ) 
);
DFFC \ff_channel[7]_ins11855  (
.D(\w_channel_round[7]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[7]_3 ) 
);
DFFC \ff_channel[6]_ins11856  (
.D(\w_channel_round[6]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[6]_3 ) 
);
DFFC \ff_channel[5]_ins11857  (
.D(\w_channel_round[5]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[5]_3 ) 
);
DFFC \ff_channel[4]_ins11858  (
.D(\w_channel_round[4]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[4]_3 ) 
);
DFFC \ff_channel[3]_ins11859  (
.D(\w_channel_round[3]_7 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[3]_3 ) 
);
DFFC \ff_channel[2]_ins11860  (
.D(\w_channel_round[2]_3 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[2]_3 ) 
);
DFFC \ff_channel[1]_ins11861  (
.D(\w_channel_round[1]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[1]_3 ) 
);
DFFC \ff_channel[0]_ins11862  (
.D(\w_channel_round[0]_9 ),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_channel[0]_3 ) 
);
DFFC \ff_wave[7]_ins11863  (
.D(ram_array_4_DO7_0),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_wave[7]_3 ) 
);
MULT9X9 \w_wave_mul[0]_ins13639  (
.A({GND,GND,GND,n74_5,n75_5,n76_5,n77_5,n78_5,n79_5}),
.B({ram_array_4_DO7_0,ram_array_4_DO7_0,ram_array_4_DO6_0,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_wave_mul[0]_6_DOUT17_0 ,\w_wave_mul[0]_6_DOUT16_0 ,\w_wave_mul[0]_6_DOUT15_0 ,\w_wave_mul[0]_6_DOUT14_0 ,\w_wave_mul[0]_6_DOUT13_0 ,\w_wave_mul[0]_6_DOUT12_0 ,\w_wave_mul[0]_6_DOUT11_0 ,\w_wave_mul[0]_6_DOUT10_0 ,\w_wave_mul[0]_6_DOUT9_0 ,\w_wave_mul[0]_6_DOUT8_0 ,\w_wave_mul[0]_6_DOUT7_0 ,\w_wave_mul[0]_6_DOUT6_0 ,\w_wave_mul[0]_6_DOUT5_0 ,\w_wave_mul[0]_6_DOUT4_0 ,\w_wave_mul[0]_6_DOUT3_0 ,\w_wave_mul[0]_6_DOUT2_0 ,\w_wave_mul[0]_6_DOUT1_0 ,\w_wave_mul[0]_7 }),
.SOA({\w_wave_mul[0]_6_SOA8_0 ,\w_wave_mul[0]_6_SOA7_0 ,\w_wave_mul[0]_6_SOA6_0 ,\w_wave_mul[0]_6_SOA5_0 ,\w_wave_mul[0]_6_SOA4_0 ,\w_wave_mul[0]_6_SOA3_0 ,\w_wave_mul[0]_6_SOA2_0 ,\w_wave_mul[0]_6_SOA1_0 ,\w_wave_mul[0]_6_SOA0_0 }),
.SOB({\w_wave_mul[0]_6_SOB8_0 ,\w_wave_mul[0]_6_SOB7_0 ,\w_wave_mul[0]_6_SOB6_0 ,\w_wave_mul[0]_6_SOB5_0 ,\w_wave_mul[0]_6_SOB4_0 ,\w_wave_mul[0]_6_SOB3_0 ,\w_wave_mul[0]_6_SOB2_0 ,\w_wave_mul[0]_6_SOB1_0 ,\w_wave_mul[0]_6_SOB0_0 }) 
);
defparam \w_wave_mul[0]_ins13639 .AREG=1'b1;
defparam \w_wave_mul[0]_ins13639 .ASIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins13639 .BREG=1'b1;
defparam \w_wave_mul[0]_ins13639 .BSIGN_REG=1'b0;
defparam \w_wave_mul[0]_ins13639 .MULT_RESET_MODE="ASYNC";
defparam \w_wave_mul[0]_ins13639 .OUT_REG=1'b0;
defparam \w_wave_mul[0]_ins13639 .PIPE_REG=1'b0;
defparam \w_wave_mul[0]_ins13639 .SOA_REG=1'b0;
MULT9X9 \w_channel_mul[0]_ins13640  (
.A({GND,GND,GND,GND,GND,o_45_12,o_51,o_57,o_63_11}),
.B({n80_3,n80_3,n81_3,n82_3,n83_3,n84_3_350,n85_3,n86_3,n87_3}),
.SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
.ASEL(GND),
.BSEL(GND),
.ASIGN(VCC),
.BSIGN(VCC),
.CLK(clk_3),
.CE(VCC),
.RESET(n84),
.DOUT({\w_channel_mul[0]_6_DOUT17_0 ,\w_channel_mul[0]_6_DOUT16_0 ,\w_channel_mul[0]_6_DOUT15_0 ,\w_channel_mul[0]_6_DOUT14_0 ,\w_channel_mul[0]_6_DOUT13_0 ,\w_channel_mul[0]_6_DOUT12_0 ,\w_channel_mul[0]_6_DOUT11_0 ,\w_channel_mul[0]_6_DOUT10_0 ,\w_channel_mul[0]_6_DOUT9_0 ,\w_channel_mul[0]_6_DOUT8_0 ,\w_channel_mul[0]_6_DOUT7_0 ,\w_channel_mul[0]_6_DOUT6_0 ,\w_channel_mul[0]_6_DOUT5_0 ,\w_channel_mul[0]_6_DOUT4_0 ,\w_channel_mul[0]_6_DOUT3_0 ,\w_channel_mul[0]_6_DOUT2_0 ,\w_channel_mul[0]_6_DOUT1_0 ,\w_channel_mul[0]_7 }),
.SOA({\w_channel_mul[0]_6_SOA8_0 ,\w_channel_mul[0]_6_SOA7_0 ,\w_channel_mul[0]_6_SOA6_0 ,\w_channel_mul[0]_6_SOA5_0 ,\w_channel_mul[0]_6_SOA4_0 ,\w_channel_mul[0]_6_SOA3_0 ,\w_channel_mul[0]_6_SOA2_0 ,\w_channel_mul[0]_6_SOA1_0 ,\w_channel_mul[0]_6_SOA0_0 }),
.SOB({\w_channel_mul[0]_6_SOB8_0 ,\w_channel_mul[0]_6_SOB7_0 ,\w_channel_mul[0]_6_SOB6_0 ,\w_channel_mul[0]_6_SOB5_0 ,\w_channel_mul[0]_6_SOB4_0 ,\w_channel_mul[0]_6_SOB3_0 ,\w_channel_mul[0]_6_SOB2_0 ,\w_channel_mul[0]_6_SOB1_0 ,\w_channel_mul[0]_6_SOB0_0 }) 
);
defparam \w_channel_mul[0]_ins13640 .AREG=1'b0;
defparam \w_channel_mul[0]_ins13640 .ASIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins13640 .BREG=1'b1;
defparam \w_channel_mul[0]_ins13640 .BSIGN_REG=1'b0;
defparam \w_channel_mul[0]_ins13640 .MULT_RESET_MODE="ASYNC";
defparam \w_channel_mul[0]_ins13640 .OUT_REG=1'b0;
defparam \w_channel_mul[0]_ins13640 .PIPE_REG=1'b0;
defparam \w_channel_mul[0]_ins13640 .SOA_REG=1'b0;
LUT3 \w_channel_round[7]_ins15914  (
.I0(\w_channel_round[7]_5_351 ),
.I1(\w_channel_mul[0]_6_DOUT10_0 ),
.I2(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[7]_3 ) 
);
defparam \w_channel_round[7]_ins15914 .INIT=8'h70;
LUT2 \w_channel_round[6]_ins15915  (
.I0(\w_channel_mul[0]_6_DOUT10_0 ),
.I1(\w_channel_round[7]_5_351 ),
.F(\w_channel_round[6]_3 ) 
);
defparam \w_channel_round[6]_ins15915 .INIT=4'h6;
LUT2 \w_channel_round[5]_ins15916  (
.I0(\w_channel_mul[0]_6_DOUT9_0 ),
.I1(\w_channel_round[5]_7_352 ),
.F(\w_channel_round[5]_3 ) 
);
defparam \w_channel_round[5]_ins15916 .INIT=4'h6;
LUT2 \w_channel_round[2]_ins15919  (
.I0(\w_channel_mul[0]_6_DOUT6_0 ),
.I1(\w_channel_round[2]_7_353 ),
.F(\w_channel_round[2]_3 ) 
);
defparam \w_channel_round[2]_ins15919 .INIT=4'h6;
LUT3 n80_ins15922 (
.I0(n80_5_354),
.I1(\ff_wave[7]_3 ),
.I2(\ff_envelope[6]_3 ),
.F(n80_3) 
);
defparam n80_ins15922.INIT=8'hCA;
LUT4 n81_ins15923 (
.I0(\ff_wave[6]_3 ),
.I1(n81_5_355),
.I2(\w_wave_mul[0]_6_DOUT12_0 ),
.I3(\ff_envelope[6]_3 ),
.F(n81_3) 
);
defparam n81_ins15923.INIT=16'hAA3C;
LUT4 n82_ins15924 (
.I0(\ff_wave[5]_3 ),
.I1(n82_7_356),
.I2(\w_wave_mul[0]_6_DOUT11_0 ),
.I3(\ff_envelope[6]_3 ),
.F(n82_3) 
);
defparam n82_ins15924.INIT=16'hAA3C;
LUT4 n83_ins15925 (
.I0(\ff_wave[4]_3 ),
.I1(\w_wave_mul[0]_6_DOUT10_0 ),
.I2(n83_7_357),
.I3(\ff_envelope[6]_3 ),
.F(n83_3) 
);
defparam n83_ins15925.INIT=16'hAA3C;
LUT4 n84_ins15926 (
.I0(\ff_wave[3]_3 ),
.I1(n84_5_358),
.I2(\w_wave_mul[0]_6_DOUT9_0 ),
.I3(\ff_envelope[6]_3 ),
.F(n84_3_350) 
);
defparam n84_ins15926.INIT=16'hAA3C;
LUT4 n85_ins15927 (
.I0(\ff_wave[2]_3 ),
.I1(n85_7_359),
.I2(\w_wave_mul[0]_6_DOUT8_0 ),
.I3(\ff_envelope[6]_3 ),
.F(n85_3) 
);
defparam n85_ins15927.INIT=16'hAA3C;
LUT4 n86_ins15928 (
.I0(\ff_wave[1]_3 ),
.I1(\w_wave_mul[0]_6_DOUT7_0 ),
.I2(n86_7_360),
.I3(\ff_envelope[6]_3 ),
.F(n86_3) 
);
defparam n86_ins15928.INIT=16'hAA3C;
LUT4 n87_ins15929 (
.I0(\ff_wave[0]_3 ),
.I1(\w_wave_mul[0]_6_DOUT6_0 ),
.I2(n87_5_361),
.I3(\ff_envelope[6]_3 ),
.F(n87_3) 
);
defparam n87_ins15929.INIT=16'hAA3C;
LUT2 n79_ins16236 (
.I0(n79_7_362),
.I1(o_27_5),
.F(n79_5) 
);
defparam n79_ins16236.INIT=4'h4;
LUT2 n78_ins16237 (
.I0(n79_7_362),
.I1(o_25_4),
.F(n78_5) 
);
defparam n78_ins16237.INIT=4'h4;
LUT2 n77_ins16238 (
.I0(n79_7_362),
.I1(o_23_3),
.F(n77_5) 
);
defparam n77_ins16238.INIT=4'h4;
LUT2 n76_ins16239 (
.I0(n79_7_362),
.I1(o_71),
.F(n76_5) 
);
defparam n76_ins16239.INIT=4'h4;
LUT2 n75_ins16240 (
.I0(n79_7_362),
.I1(o_19_2),
.F(n75_5) 
);
defparam n75_ins16240.INIT=4'h4;
LUT2 n74_ins16241 (
.I0(n79_7_362),
.I1(o_17_1),
.F(n74_5) 
);
defparam n74_ins16241.INIT=4'h4;
LUT2 n73_ins16242 (
.I0(n79_7_362),
.I1(o_15_0),
.F(n73_5) 
);
defparam n73_ins16242.INIT=4'h4;
LUT2 \w_channel_round[7]_ins16604  (
.I0(\w_channel_mul[0]_6_DOUT9_0 ),
.I1(\w_channel_round[5]_7_352 ),
.F(\w_channel_round[7]_5_351 ) 
);
defparam \w_channel_round[7]_ins16604 .INIT=4'h8;
LUT4 n80_ins16611 (
.I0(n80_7_363),
.I1(n80_9_364),
.I2(n80_11_365),
.I3(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n80_5_354) 
);
defparam n80_ins16611.INIT=16'hBF00;
LUT3 n81_ins16612 (
.I0(\w_wave_mul[0]_6_DOUT11_0 ),
.I1(\w_wave_mul[0]_6_DOUT10_0 ),
.I2(n83_7_357),
.F(n81_5_355) 
);
defparam n81_ins16612.INIT=8'h80;
LUT3 n84_ins16615 (
.I0(\w_wave_mul[0]_6_DOUT8_0 ),
.I1(\w_wave_mul[0]_6_DOUT7_0 ),
.I2(n86_7_360),
.F(n84_5_358) 
);
defparam n84_ins16615.INIT=8'h80;
LUT2 n87_ins16618 (
.I0(n80_7_363),
.I1(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n87_5_361) 
);
defparam n87_ins16618.INIT=4'h4;
LUT4 n79_ins16739 (
.I0(n79_9_366),
.I1(n79_11_367),
.I2(o_7),
.I3(\ff_active[2] ),
.F(n79_7_362) 
);
defparam n79_ins16739.INIT=16'h0C05;
LUT4 \w_channel_round[0]_ins16958  (
.I0(\w_channel_mul[0]_7 ),
.I1(\w_channel_mul[0]_6_DOUT1_0 ),
.I2(\w_channel_mul[0]_6_DOUT2_0 ),
.I3(\w_channel_mul[0]_6_DOUT3_0 ),
.F(\w_channel_round[0]_7_368 ) 
);
defparam \w_channel_round[0]_ins16958 .INIT=16'h0001;
LUT4 n80_ins16959 (
.I0(\w_wave_mul[0]_7 ),
.I1(\w_wave_mul[0]_6_DOUT1_0 ),
.I2(\w_wave_mul[0]_6_DOUT2_0 ),
.I3(n80_13_369),
.F(n80_7_363) 
);
defparam n80_ins16959.INIT=16'h0100;
LUT3 n80_ins16960 (
.I0(\w_wave_mul[0]_6_DOUT12_0 ),
.I1(\w_wave_mul[0]_6_DOUT11_0 ),
.I2(\w_wave_mul[0]_6_DOUT10_0 ),
.F(n80_9_364) 
);
defparam n80_ins16960.INIT=8'h80;
LUT4 n80_ins16961 (
.I0(\w_wave_mul[0]_6_DOUT9_0 ),
.I1(\w_wave_mul[0]_6_DOUT8_0 ),
.I2(\w_wave_mul[0]_6_DOUT7_0 ),
.I3(\w_wave_mul[0]_6_DOUT6_0 ),
.F(n80_11_365) 
);
defparam n80_ins16961.INIT=16'h8000;
LUT3 n79_ins16996 (
.I0(ff_reg_noise_enable_a1),
.I1(n79_13_370),
.I2(\ff_active[1] ),
.F(n79_9_366) 
);
defparam n79_ins16996.INIT=8'h35;
LUT3 n79_ins16997 (
.I0(ff_reg_noise_enable_d1),
.I1(ff_reg_noise_enable_e1),
.I2(\ff_active[0] ),
.F(n79_11_367) 
);
defparam n79_ins16997.INIT=8'hCA;
LUT3 n80_ins17225 (
.I0(\w_wave_mul[0]_6_DOUT3_0 ),
.I1(\w_wave_mul[0]_6_DOUT4_0 ),
.I2(\w_wave_mul[0]_6_DOUT5_0 ),
.F(n80_13_369) 
);
defparam n80_ins17225.INIT=8'h01;
LUT3 n79_ins17235 (
.I0(ff_reg_noise_enable_b1),
.I1(ff_reg_noise_enable_c1),
.I2(\ff_active[0] ),
.F(n79_13_370) 
);
defparam n79_ins17235.INIT=8'hCA;
LUT3 \w_channel_round[0]_ins17967  (
.I0(\w_channel_mul[0]_6_DOUT4_0 ),
.I1(\w_channel_round[0]_7_368 ),
.I2(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[0]_9 ) 
);
defparam \w_channel_round[0]_ins17967 .INIT=8'h9A;
LUT3 n86_ins17968 (
.I0(\w_wave_mul[0]_6_DOUT6_0 ),
.I1(n80_7_363),
.I2(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n86_7_360) 
);
defparam n86_ins17968.INIT=8'h20;
LUT3 n83_ins17969 (
.I0(n80_11_365),
.I1(n80_7_363),
.I2(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n83_7_357) 
);
defparam n83_ins17969.INIT=8'h20;
LUT4 \w_channel_round[1]_ins18090  (
.I0(\w_channel_mul[0]_6_DOUT5_0 ),
.I1(\w_channel_mul[0]_6_DOUT4_0 ),
.I2(\w_channel_round[0]_7_368 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[1]_9 ) 
);
defparam \w_channel_round[1]_ins18090 .INIT=16'hA6AA;
LUT4 \w_channel_round[2]_ins18091  (
.I0(\w_channel_mul[0]_6_DOUT5_0 ),
.I1(\w_channel_mul[0]_6_DOUT4_0 ),
.I2(\w_channel_round[0]_7_368 ),
.I3(\w_channel_mul[0]_6_DOUT11_0 ),
.F(\w_channel_round[2]_7_353 ) 
);
defparam \w_channel_round[2]_ins18091 .INIT=16'h0800;
LUT4 n85_ins18092 (
.I0(\w_wave_mul[0]_6_DOUT7_0 ),
.I1(\w_wave_mul[0]_6_DOUT6_0 ),
.I2(n80_7_363),
.I3(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n85_7_359) 
);
defparam n85_ins18092.INIT=16'h0800;
LUT4 n82_ins18093 (
.I0(\w_wave_mul[0]_6_DOUT10_0 ),
.I1(n80_11_365),
.I2(n80_7_363),
.I3(\w_wave_mul[0]_6_DOUT13_0 ),
.F(n82_7_356) 
);
defparam n82_ins18093.INIT=16'h0800;
LUT3 \w_channel_round[3]_ins18101  (
.I0(\w_channel_mul[0]_6_DOUT7_0 ),
.I1(\w_channel_mul[0]_6_DOUT6_0 ),
.I2(\w_channel_round[2]_7_353 ),
.F(\w_channel_round[3]_7 ) 
);
defparam \w_channel_round[3]_ins18101 .INIT=8'h6A;
LUT4 \w_channel_round[4]_ins18104  (
.I0(\w_channel_mul[0]_6_DOUT8_0 ),
.I1(\w_channel_mul[0]_6_DOUT7_0 ),
.I2(\w_channel_mul[0]_6_DOUT6_0 ),
.I3(\w_channel_round[2]_7_353 ),
.F(\w_channel_round[4]_9 ) 
);
defparam \w_channel_round[4]_ins18104 .INIT=16'h6AAA;
LUT4 \w_channel_round[5]_ins18105  (
.I0(\w_channel_mul[0]_6_DOUT8_0 ),
.I1(\w_channel_mul[0]_6_DOUT7_0 ),
.I2(\w_channel_mul[0]_6_DOUT6_0 ),
.I3(\w_channel_round[2]_7_353 ),
.F(\w_channel_round[5]_7_352 ) 
);
defparam \w_channel_round[5]_ins18105 .INIT=16'h8000;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_ram00  (\ff_sram_d[0] ,\ff_sram_d[1] ,\ff_sram_d[2] ,\ff_sram_d[3] ,\ff_sram_d[4] ,\ff_sram_d[5] ,\ff_sram_d[6] ,\ff_sram_d[7] ,\w_sram_a0[0]_3 ,\w_sram_a0[1]_3 ,\w_sram_a0[2]_3 ,\w_sram_a0[3]_3 ,\w_sram_a0[4]_3 ,\w_sram_a0[5] ,\w_sram_a0[6] ,\w_sram_a0[7]_7 ,\w_sram_a0[8]_3 ,\w_sram_a0[9]_7 ,w_sram_we0,clk_3,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input \ff_sram_d[0] ;
input \ff_sram_d[1] ;
input \ff_sram_d[2] ;
input \ff_sram_d[3] ;
input \ff_sram_d[4] ;
input \ff_sram_d[5] ;
input \ff_sram_d[6] ;
input \ff_sram_d[7] ;
input \w_sram_a0[0]_3 ;
input \w_sram_a0[1]_3 ;
input \w_sram_a0[2]_3 ;
input \w_sram_a0[3]_3 ;
input \w_sram_a0[4]_3 ;
input \w_sram_a0[5] ;
input \w_sram_a0[6] ;
input \w_sram_a0[7]_7 ;
input \w_sram_a0[8]_3 ;
input \w_sram_a0[9]_7 ;
input w_sram_we0;
input clk_3;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire ram_array_4_DO31;
wire ram_array_4_DO30;
wire ram_array_4_DO29;
wire ram_array_4_DO28;
wire ram_array_4_DO27;
wire ram_array_4_DO26;
wire ram_array_4_DO25;
wire ram_array_4_DO24;
wire ram_array_4_DO23;
wire ram_array_4_DO22;
wire ram_array_4_DO21;
wire ram_array_4_DO20;
wire ram_array_4_DO19;
wire ram_array_4_DO18;
wire ram_array_4_DO17;
wire ram_array_4_DO16;
wire ram_array_4_DO15;
wire ram_array_4_DO14;
wire ram_array_4_DO13;
wire ram_array_4_DO12;
wire ram_array_4_DO11;
wire ram_array_4_DO10;
wire ram_array_4_DO9;
wire ram_array_4_DO8;
wire ram_array_4_DO7;
wire ram_array_4_DO6;
wire ram_array_4_DO5;
wire ram_array_4_DO4;
wire ram_array_4_DO3;
wire ram_array_4_DO2;
wire ram_array_4_DO1;
wire ram_array;
wire VCC;
wire GND;
SP ram_array_ins13888 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\ff_sram_d[7] ,\ff_sram_d[6] ,\ff_sram_d[5] ,\ff_sram_d[4] ,\ff_sram_d[3] ,\ff_sram_d[2] ,\ff_sram_d[1] ,\ff_sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,\w_sram_a0[9]_7 ,\w_sram_a0[8]_3 ,\w_sram_a0[7]_7 ,\w_sram_a0[6] ,\w_sram_a0[5] ,\w_sram_a0[4]_3 ,\w_sram_a0[3]_3 ,\w_sram_a0[2]_3 ,\w_sram_a0[1]_3 ,\w_sram_a0[0]_3 ,GND,GND,GND}),
.WRE(w_sram_we0),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31,ram_array_4_DO30,ram_array_4_DO29,ram_array_4_DO28,ram_array_4_DO27,ram_array_4_DO26,ram_array_4_DO25,ram_array_4_DO24,ram_array_4_DO23,ram_array_4_DO22,ram_array_4_DO21,ram_array_4_DO20,ram_array_4_DO19,ram_array_4_DO18,ram_array_4_DO17,ram_array_4_DO16,ram_array_4_DO15,ram_array_4_DO14,ram_array_4_DO13,ram_array_4_DO12,ram_array_4_DO11,ram_array_4_DO10,ram_array_4_DO9,ram_array_4_DO8,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}) 
);
defparam ram_array_ins13888.BIT_WIDTH=8;
defparam ram_array_ins13888.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins13888.READ_MODE=1'b0;
defparam ram_array_ins13888.RESET_MODE="SYNC";
defparam ram_array_ins13888.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_ram10  (\ff_sram_d[0] ,\ff_sram_d[1] ,\ff_sram_d[2] ,\ff_sram_d[3] ,\ff_sram_d[4] ,\ff_sram_d[5] ,\ff_sram_d[6] ,\ff_sram_d[7] ,\w_sram_a1[0]_3 ,\w_sram_a1[1]_3 ,\w_sram_a1[2]_3 ,\w_sram_a1[3]_3 ,\w_sram_a1[4]_3 ,\w_sram_a1[5] ,\w_sram_a1[6] ,\w_sram_a0[7]_7 ,\w_sram_a0[8]_3 ,\w_sram_a0[9]_7 ,w_sram_we1,clk_3,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0);
input \ff_sram_d[0] ;
input \ff_sram_d[1] ;
input \ff_sram_d[2] ;
input \ff_sram_d[3] ;
input \ff_sram_d[4] ;
input \ff_sram_d[5] ;
input \ff_sram_d[6] ;
input \ff_sram_d[7] ;
input \w_sram_a1[0]_3 ;
input \w_sram_a1[1]_3 ;
input \w_sram_a1[2]_3 ;
input \w_sram_a1[3]_3 ;
input \w_sram_a1[4]_3 ;
input \w_sram_a1[5] ;
input \w_sram_a1[6] ;
input \w_sram_a0[7]_7 ;
input \w_sram_a0[8]_3 ;
input \w_sram_a0[9]_7 ;
input w_sram_we1;
input clk_3;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
wire ram_array_4_DO31_0;
wire ram_array_4_DO30_0;
wire ram_array_4_DO29_0;
wire ram_array_4_DO28_0;
wire ram_array_4_DO27_0;
wire ram_array_4_DO26_0;
wire ram_array_4_DO25_0;
wire ram_array_4_DO24_0;
wire ram_array_4_DO23_0;
wire ram_array_4_DO22_0;
wire ram_array_4_DO21_0;
wire ram_array_4_DO20_0;
wire ram_array_4_DO19_0;
wire ram_array_4_DO18_0;
wire ram_array_4_DO17_0;
wire ram_array_4_DO16_0;
wire ram_array_4_DO15_0;
wire ram_array_4_DO14_0;
wire ram_array_4_DO13_0;
wire ram_array_4_DO12_0;
wire ram_array_4_DO11_0;
wire ram_array_4_DO10_0;
wire ram_array_4_DO9_0;
wire ram_array_4_DO8_0;
wire ram_array_4_DO7_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO1_0;
wire ram_array_5;
wire VCC;
wire GND;
SP ram_array_ins13892 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\ff_sram_d[7] ,\ff_sram_d[6] ,\ff_sram_d[5] ,\ff_sram_d[4] ,\ff_sram_d[3] ,\ff_sram_d[2] ,\ff_sram_d[1] ,\ff_sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,\w_sram_a0[9]_7 ,\w_sram_a0[8]_3 ,\w_sram_a0[7]_7 ,\w_sram_a1[6] ,\w_sram_a1[5] ,\w_sram_a1[4]_3 ,\w_sram_a1[3]_3 ,\w_sram_a1[2]_3 ,\w_sram_a1[1]_3 ,\w_sram_a1[0]_3 ,GND,GND,GND}),
.WRE(w_sram_we1),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31_0,ram_array_4_DO30_0,ram_array_4_DO29_0,ram_array_4_DO28_0,ram_array_4_DO27_0,ram_array_4_DO26_0,ram_array_4_DO25_0,ram_array_4_DO24_0,ram_array_4_DO23_0,ram_array_4_DO22_0,ram_array_4_DO21_0,ram_array_4_DO20_0,ram_array_4_DO19_0,ram_array_4_DO18_0,ram_array_4_DO17_0,ram_array_4_DO16_0,ram_array_4_DO15_0,ram_array_4_DO14_0,ram_array_4_DO13_0,ram_array_4_DO12_0,ram_array_4_DO11_0,ram_array_4_DO10_0,ram_array_4_DO9_0,ram_array_4_DO8_0,ram_array_4_DO7_0,ram_array_4_DO6_0,ram_array_4_DO5_0,ram_array_4_DO4_0,ram_array_4_DO3_0,ram_array_4_DO2_0,ram_array_4_DO1_0,ram_array_5}) 
);
defparam ram_array_ins13892.BIT_WIDTH=8;
defparam ram_array_ins13892.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins13892.READ_MODE=1'b0;
defparam ram_array_ins13892.RESET_MODE="SYNC";
defparam ram_array_ins13892.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0  (clk_3,n4,n84,\reg_noise_frequency0[1] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[0] ,\ff_noise[17] );
input clk_3;
input n4;
input n84;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[0] ;
output \ff_noise[17] ;
wire \ff_counter[3] ;
wire \ff_counter[2] ;
wire \ff_counter[1] ;
wire \ff_counter[0] ;
wire \ff_noise[16] ;
wire \ff_noise[15] ;
wire \ff_noise[14] ;
wire \ff_noise[13] ;
wire \ff_noise[12] ;
wire \ff_noise[11] ;
wire \ff_noise[10] ;
wire \ff_noise[9] ;
wire \ff_noise[8] ;
wire \ff_noise[7] ;
wire \ff_noise[6] ;
wire \ff_noise[5] ;
wire \ff_noise[4] ;
wire \ff_noise[3] ;
wire \ff_noise[2] ;
wire \ff_noise[1] ;
wire \ff_noise[0] ;
wire \ff_counter[4] ;
wire \ff_noise[17] ;
wire \w_count_next[0]_1 ;
wire \w_count_next[1]_1 ;
wire \w_count_next[2]_1 ;
wire \w_count_next[3]_1 ;
wire w_noise_0;
wire n33_5;
wire \w_count_next[2]_1_11 ;
wire \w_count_next[3]_1_9 ;
wire \w_count_next[3]_1_11 ;
wire w_noise_0_7;
wire w_noise_0_9;
wire w_noise_0_11;
wire w_noise_0_13;
wire w_noise_0_15;
wire \w_count_next[1]_1_19 ;
wire \w_count_next[1]_1_21 ;
wire \w_count_next[1]_1_23 ;
wire \w_count_next[2]_1_15 ;
wire add_21_2_O0;
wire n33;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11488  (
.D(\w_count_next[2]_1 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[3] ) 
);
DFFCE \ff_counter[2]_ins11489  (
.D(\w_count_next[1]_1 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[2] ) 
);
DFFCE \ff_counter[1]_ins11490  (
.D(\w_count_next[0]_1 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[1] ) 
);
DFFCE \ff_counter[0]_ins11491  (
.D(add_21_2_O0),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[0] ) 
);
DFFPE \ff_noise[16]_ins11492  (
.D(\ff_noise[15] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[16] ) 
);
DFFPE \ff_noise[15]_ins11493  (
.D(\ff_noise[14] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[15] ) 
);
DFFPE \ff_noise[14]_ins11494  (
.D(\ff_noise[13] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[14] ) 
);
DFFPE \ff_noise[13]_ins11495  (
.D(\ff_noise[12] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[13] ) 
);
DFFPE \ff_noise[12]_ins11496  (
.D(\ff_noise[11] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[12] ) 
);
DFFPE \ff_noise[11]_ins11497  (
.D(\ff_noise[10] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[11] ) 
);
DFFPE \ff_noise[10]_ins11498  (
.D(\ff_noise[9] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[10] ) 
);
DFFPE \ff_noise[9]_ins11499  (
.D(\ff_noise[8] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[9] ) 
);
DFFPE \ff_noise[8]_ins11500  (
.D(\ff_noise[7] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[8] ) 
);
DFFPE \ff_noise[7]_ins11501  (
.D(\ff_noise[6] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[7] ) 
);
DFFPE \ff_noise[6]_ins11502  (
.D(\ff_noise[5] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[6] ) 
);
DFFPE \ff_noise[5]_ins11503  (
.D(\ff_noise[4] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[5] ) 
);
DFFPE \ff_noise[4]_ins11504  (
.D(\ff_noise[3] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[4] ) 
);
DFFPE \ff_noise[3]_ins11505  (
.D(\ff_noise[2] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[3] ) 
);
DFFPE \ff_noise[2]_ins11506  (
.D(\ff_noise[1] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[2] ) 
);
DFFPE \ff_noise[1]_ins11507  (
.D(\ff_noise[0] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[1] ) 
);
DFFPE \ff_noise[0]_ins11508  (
.D(w_noise_0),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[0] ) 
);
DFFCE \ff_counter[4]_ins11509  (
.D(\w_count_next[3]_1 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[4] ) 
);
DFFPE \ff_noise[17]_ins11510  (
.D(\ff_noise[16] ),
.CLK(clk_3),
.CE(n33),
.PRESET(n84),
.Q(\ff_noise[17] ) 
);
LUT4 \w_count_next[0]_1_ins16212  (
.I0(\reg_noise_frequency0[1] ),
.I1(n33_5),
.I2(\ff_counter[1] ),
.I3(add_21_2_O0),
.F(\w_count_next[0]_1 ) 
);
defparam \w_count_next[0]_1_ins16212 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16213  (
.I0(\ff_counter[2] ),
.I1(\ff_counter[1] ),
.I2(add_21_2_O0),
.I3(\w_count_next[1]_1_19 ),
.F(\w_count_next[1]_1 ) 
);
defparam \w_count_next[1]_1_ins16213 .INIT=16'hCF9A;
LUT4 \w_count_next[2]_1_ins16214  (
.I0(\reg_noise_frequency0[3] ),
.I1(n33_5),
.I2(\ff_counter[3] ),
.I3(\w_count_next[2]_1_11 ),
.F(\w_count_next[2]_1 ) 
);
defparam \w_count_next[2]_1_ins16214 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16215  (
.I0(\reg_noise_frequency0[4] ),
.I1(\w_count_next[3]_1_9 ),
.I2(\ff_counter[4] ),
.I3(\w_count_next[3]_1_11 ),
.F(\w_count_next[3]_1 ) 
);
defparam \w_count_next[3]_1_ins16215 .INIT=16'h07F8;
LUT3 w_noise_0_ins16356 (
.I0(w_noise_0_7),
.I1(\ff_noise[17] ),
.I2(\ff_noise[14] ),
.F(w_noise_0) 
);
defparam w_noise_0_ins16356.INIT=8'h3E;
LUT2 n33_ins16516 (
.I0(\ff_counter[4] ),
.I1(\w_count_next[3]_1_9 ),
.F(n33_5) 
);
defparam n33_ins16516.INIT=4'h4;
LUT4 \w_count_next[2]_1_ins16723  (
.I0(\w_count_next[2]_1_15 ),
.I1(\ff_counter[2] ),
.I2(\ff_counter[1] ),
.I3(add_21_2_O0),
.F(\w_count_next[2]_1_11 ) 
);
defparam \w_count_next[2]_1_ins16723 .INIT=16'h0100;
LUT4 \w_count_next[3]_1_ins16724  (
.I0(\ff_counter[3] ),
.I1(\ff_counter[2] ),
.I2(\ff_counter[1] ),
.I3(\ff_counter[0] ),
.F(\w_count_next[3]_1_9 ) 
);
defparam \w_count_next[3]_1_ins16724 .INIT=16'h0001;
LUT4 \w_count_next[3]_1_ins16725  (
.I0(\reg_noise_frequency0[3] ),
.I1(\ff_counter[4] ),
.I2(\ff_counter[3] ),
.I3(\w_count_next[2]_1_11 ),
.F(\w_count_next[3]_1_11 ) 
);
defparam \w_count_next[3]_1_ins16725 .INIT=16'h0D00;
LUT4 w_noise_0_ins16781 (
.I0(w_noise_0_9),
.I1(w_noise_0_11),
.I2(w_noise_0_13),
.I3(w_noise_0_15),
.F(w_noise_0_7) 
);
defparam w_noise_0_ins16781.INIT=16'h8000;
LUT4 w_noise_0_ins17045 (
.I0(\ff_noise[4] ),
.I1(\ff_noise[5] ),
.I2(\ff_noise[6] ),
.I3(\ff_noise[7] ),
.F(w_noise_0_9) 
);
defparam w_noise_0_ins17045.INIT=16'h0001;
LUT4 w_noise_0_ins17046 (
.I0(\ff_noise[0] ),
.I1(\ff_noise[1] ),
.I2(\ff_noise[2] ),
.I3(\ff_noise[3] ),
.F(w_noise_0_11) 
);
defparam w_noise_0_ins17046.INIT=16'h0001;
LUT4 w_noise_0_ins17047 (
.I0(\ff_noise[12] ),
.I1(\ff_noise[13] ),
.I2(\ff_noise[15] ),
.I3(\ff_noise[16] ),
.F(w_noise_0_13) 
);
defparam w_noise_0_ins17047.INIT=16'h0001;
LUT4 w_noise_0_ins17048 (
.I0(\ff_noise[8] ),
.I1(\ff_noise[9] ),
.I2(\ff_noise[10] ),
.I3(\ff_noise[11] ),
.F(w_noise_0_15) 
);
defparam w_noise_0_ins17048.INIT=16'h0001;
MUX2_LUT5 \w_count_next[1]_1_ins17614  (
.I0(\w_count_next[1]_1_23 ),
.I1(\w_count_next[1]_1_21 ),
.S0(\reg_noise_frequency0[1] ),
.O(\w_count_next[1]_1_19 ) 
);
LUT4 \w_count_next[1]_1_ins17944  (
.I0(\ff_counter[4] ),
.I1(\w_count_next[3]_1_9 ),
.I2(\reg_noise_frequency0[2] ),
.I3(add_21_2_O0),
.F(\w_count_next[1]_1_21 ) 
);
defparam \w_count_next[1]_1_ins17944 .INIT=16'h0440;
LUT4 \w_count_next[1]_1_ins17945  (
.I0(\ff_counter[4] ),
.I1(\w_count_next[3]_1_9 ),
.I2(\reg_noise_frequency0[2] ),
.I3(add_21_2_O0),
.F(\w_count_next[1]_1_23 ) 
);
defparam \w_count_next[1]_1_ins17945 .INIT=16'h4040;
LUT4 \w_count_next[2]_1_ins17946  (
.I0(\reg_noise_frequency0[1] ),
.I1(\reg_noise_frequency0[2] ),
.I2(\ff_counter[4] ),
.I3(\w_count_next[3]_1_9 ),
.F(\w_count_next[2]_1_15 ) 
);
defparam \w_count_next[2]_1_ins17946 .INIT=16'h0E00;
LUT4 add_21_2_O0_ins17947 (
.I0(\ff_counter[4] ),
.I1(\w_count_next[3]_1_9 ),
.I2(\reg_noise_frequency0[0] ),
.I3(\ff_counter[0] ),
.F(add_21_2_O0) 
);
defparam add_21_2_O0_ins17947.INIT=16'h00BF;
LUT3 n33_ins17948 (
.I0(n4),
.I1(\ff_counter[4] ),
.I2(\w_count_next[3]_1_9 ),
.F(n33) 
);
defparam n33_ins17948.INIT=8'h20;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1  (clk_3,n4,n84,\reg_noise_frequency1[1] ,\reg_noise_frequency1[0] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\ff_noise[17]_3 );
input clk_3;
input n4;
input n84;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[0] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
output \ff_noise[17]_3 ;
wire \ff_counter[3]_3 ;
wire \ff_counter[2]_3 ;
wire \ff_counter[1]_3 ;
wire \ff_counter[0]_3 ;
wire \ff_noise[16]_3 ;
wire \ff_noise[15]_3 ;
wire \ff_noise[14]_3 ;
wire \ff_noise[13]_3 ;
wire \ff_noise[12]_3 ;
wire \ff_noise[11]_3 ;
wire \ff_noise[10]_3 ;
wire \ff_noise[9]_3 ;
wire \ff_noise[8]_3 ;
wire \ff_noise[7]_3 ;
wire \ff_noise[6]_3 ;
wire \ff_noise[5]_3 ;
wire \ff_noise[4]_3 ;
wire \ff_noise[3]_3 ;
wire \ff_noise[2]_3 ;
wire \ff_noise[1]_3 ;
wire \ff_noise[0]_3 ;
wire \ff_counter[4]_3 ;
wire \ff_noise[17]_3 ;
wire \w_count_next[0]_1_9 ;
wire \w_count_next[1]_1_9 ;
wire \w_count_next[2]_1_9 ;
wire \w_count_next[3]_1_7 ;
wire add_21_2_O0_11;
wire w_noise_0_5;
wire n33_5_371;
wire \w_count_next[1]_1_11 ;
wire \w_count_next[2]_1_11_372 ;
wire \w_count_next[2]_1_13 ;
wire w_noise_0_7_373;
wire w_noise_0_9_374;
wire w_noise_0_11_375;
wire w_noise_0_13_376;
wire w_noise_0_15_377;
wire \w_count_next[3]_1_13 ;
wire \w_count_next[3]_1_15 ;
wire \w_count_next[3]_1_17 ;
wire n33_7;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11511  (
.D(\w_count_next[2]_1_9 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[3]_3 ) 
);
DFFCE \ff_counter[2]_ins11512  (
.D(\w_count_next[1]_1_9 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[2]_3 ) 
);
DFFCE \ff_counter[1]_ins11513  (
.D(\w_count_next[0]_1_9 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[1]_3 ) 
);
DFFCE \ff_counter[0]_ins11514  (
.D(add_21_2_O0_11),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[0]_3 ) 
);
DFFPE \ff_noise[16]_ins11515  (
.D(\ff_noise[15]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[16]_3 ) 
);
DFFPE \ff_noise[15]_ins11516  (
.D(\ff_noise[14]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[15]_3 ) 
);
DFFPE \ff_noise[14]_ins11517  (
.D(\ff_noise[13]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[14]_3 ) 
);
DFFPE \ff_noise[13]_ins11518  (
.D(\ff_noise[12]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[13]_3 ) 
);
DFFPE \ff_noise[12]_ins11519  (
.D(\ff_noise[11]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[12]_3 ) 
);
DFFPE \ff_noise[11]_ins11520  (
.D(\ff_noise[10]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[11]_3 ) 
);
DFFPE \ff_noise[10]_ins11521  (
.D(\ff_noise[9]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[10]_3 ) 
);
DFFPE \ff_noise[9]_ins11522  (
.D(\ff_noise[8]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[9]_3 ) 
);
DFFPE \ff_noise[8]_ins11523  (
.D(\ff_noise[7]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[8]_3 ) 
);
DFFPE \ff_noise[7]_ins11524  (
.D(\ff_noise[6]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[7]_3 ) 
);
DFFPE \ff_noise[6]_ins11525  (
.D(\ff_noise[5]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[6]_3 ) 
);
DFFPE \ff_noise[5]_ins11526  (
.D(\ff_noise[4]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[5]_3 ) 
);
DFFPE \ff_noise[4]_ins11527  (
.D(\ff_noise[3]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[4]_3 ) 
);
DFFPE \ff_noise[3]_ins11528  (
.D(\ff_noise[2]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[3]_3 ) 
);
DFFPE \ff_noise[2]_ins11529  (
.D(\ff_noise[1]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[2]_3 ) 
);
DFFPE \ff_noise[1]_ins11530  (
.D(\ff_noise[0]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[1]_3 ) 
);
DFFPE \ff_noise[0]_ins11531  (
.D(w_noise_0_5),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[0]_3 ) 
);
DFFCE \ff_counter[4]_ins11532  (
.D(\w_count_next[3]_1_7 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[4]_3 ) 
);
DFFPE \ff_noise[17]_ins11533  (
.D(\ff_noise[16]_3 ),
.CLK(clk_3),
.CE(n33_7),
.PRESET(n84),
.Q(\ff_noise[17]_3 ) 
);
LUT4 \w_count_next[0]_1_ins16216  (
.I0(\reg_noise_frequency1[1] ),
.I1(n33_5_371),
.I2(\ff_counter[1]_3 ),
.I3(add_21_2_O0_11),
.F(\w_count_next[0]_1_9 ) 
);
defparam \w_count_next[0]_1_ins16216 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16217  (
.I0(\w_count_next[1]_1_11 ),
.I1(\ff_counter[1]_3 ),
.I2(\ff_counter[0]_3 ),
.I3(\ff_counter[2]_3 ),
.F(\w_count_next[1]_1_9 ) 
);
defparam \w_count_next[1]_1_ins16217 .INIT=16'hFC01;
LUT4 \w_count_next[2]_1_ins16218  (
.I0(\ff_counter[4]_3 ),
.I1(\w_count_next[2]_1_11_372 ),
.I2(\ff_counter[3]_3 ),
.I3(\w_count_next[2]_1_13 ),
.F(\w_count_next[2]_1_9 ) 
);
defparam \w_count_next[2]_1_ins16218 .INIT=16'h0BF0;
LUT4 \w_count_next[3]_1_ins16219  (
.I0(\w_count_next[3]_1_17 ),
.I1(\ff_counter[3]_3 ),
.I2(\w_count_next[2]_1_13 ),
.I3(\ff_counter[4]_3 ),
.F(\w_count_next[3]_1_7 ) 
);
defparam \w_count_next[3]_1_ins16219 .INIT=16'hCF10;
LUT3 add_21_2_O0_ins16346 (
.I0(n33_5_371),
.I1(\reg_noise_frequency1[0] ),
.I2(\ff_counter[0]_3 ),
.F(add_21_2_O0_11) 
);
defparam add_21_2_O0_ins16346.INIT=8'h07;
LUT3 w_noise_0_ins16355 (
.I0(w_noise_0_7_373),
.I1(\ff_noise[17]_3 ),
.I2(\ff_noise[14]_3 ),
.F(w_noise_0_5) 
);
defparam w_noise_0_ins16355.INIT=8'h3E;
LUT3 n33_ins16517 (
.I0(\ff_counter[4]_3 ),
.I1(\ff_counter[3]_3 ),
.I2(\w_count_next[2]_1_13 ),
.F(n33_5_371) 
);
defparam n33_ins16517.INIT=8'h10;
LUT4 \w_count_next[1]_1_ins16726  (
.I0(\reg_noise_frequency1[1] ),
.I1(\reg_noise_frequency1[0] ),
.I2(\reg_noise_frequency1[2] ),
.I3(n33_5_371),
.F(\w_count_next[1]_1_11 ) 
);
defparam \w_count_next[1]_1_ins16726 .INIT=16'h1E00;
LUT4 \w_count_next[2]_1_ins16727  (
.I0(\reg_noise_frequency1[2] ),
.I1(\reg_noise_frequency1[1] ),
.I2(\reg_noise_frequency1[0] ),
.I3(\reg_noise_frequency1[3] ),
.F(\w_count_next[2]_1_11_372 ) 
);
defparam \w_count_next[2]_1_ins16727 .INIT=16'h01FE;
LUT3 \w_count_next[2]_1_ins16728  (
.I0(\ff_counter[2]_3 ),
.I1(\ff_counter[1]_3 ),
.I2(\ff_counter[0]_3 ),
.F(\w_count_next[2]_1_13 ) 
);
defparam \w_count_next[2]_1_ins16728 .INIT=8'h01;
LUT4 w_noise_0_ins16780 (
.I0(w_noise_0_9_374),
.I1(w_noise_0_11_375),
.I2(w_noise_0_13_376),
.I3(w_noise_0_15_377),
.F(w_noise_0_7_373) 
);
defparam w_noise_0_ins16780.INIT=16'h8000;
LUT4 w_noise_0_ins17041 (
.I0(\ff_noise[4]_3 ),
.I1(\ff_noise[5]_3 ),
.I2(\ff_noise[6]_3 ),
.I3(\ff_noise[7]_3 ),
.F(w_noise_0_9_374) 
);
defparam w_noise_0_ins17041.INIT=16'h0001;
LUT4 w_noise_0_ins17042 (
.I0(\ff_noise[0]_3 ),
.I1(\ff_noise[1]_3 ),
.I2(\ff_noise[2]_3 ),
.I3(\ff_noise[3]_3 ),
.F(w_noise_0_11_375) 
);
defparam w_noise_0_ins17042.INIT=16'h0001;
LUT4 w_noise_0_ins17043 (
.I0(\ff_noise[12]_3 ),
.I1(\ff_noise[13]_3 ),
.I2(\ff_noise[15]_3 ),
.I3(\ff_noise[16]_3 ),
.F(w_noise_0_13_376) 
);
defparam w_noise_0_ins17043.INIT=16'h0001;
LUT4 w_noise_0_ins17044 (
.I0(\ff_noise[8]_3 ),
.I1(\ff_noise[9]_3 ),
.I2(\ff_noise[10]_3 ),
.I3(\ff_noise[11]_3 ),
.F(w_noise_0_15_377) 
);
defparam w_noise_0_ins17044.INIT=16'h0001;
LUT4 \w_count_next[3]_1_ins17615  (
.I0(\reg_noise_frequency1[4] ),
.I1(\reg_noise_frequency1[0] ),
.I2(\reg_noise_frequency1[1] ),
.I3(\reg_noise_frequency1[2] ),
.F(\w_count_next[3]_1_13 ) 
);
defparam \w_count_next[3]_1_ins17615 .INIT=16'h5556;
LUT4 \w_count_next[3]_1_ins17616  (
.I0(\reg_noise_frequency1[4] ),
.I1(\reg_noise_frequency1[0] ),
.I2(\reg_noise_frequency1[1] ),
.I3(\reg_noise_frequency1[2] ),
.F(\w_count_next[3]_1_15 ) 
);
defparam \w_count_next[3]_1_ins17616 .INIT=16'h5555;
MUX2_LUT5 \w_count_next[3]_1_ins17617  (
.I0(\w_count_next[3]_1_13 ),
.I1(\w_count_next[3]_1_15 ),
.S0(\reg_noise_frequency1[3] ),
.O(\w_count_next[3]_1_17 ) 
);
LUT4 n33_ins17949 (
.I0(n4),
.I1(\ff_counter[4]_3 ),
.I2(\ff_counter[3]_3 ),
.I3(\w_count_next[2]_1_13 ),
.F(n33_7) 
);
defparam n33_ins17949.INIT=16'h0200;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2  (clk_3,n4,n84,\reg_noise_frequency2[1] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[0] ,\ff_noise[17]_3_6 );
input clk_3;
input n4;
input n84;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[0] ;
output \ff_noise[17]_3_6 ;
wire \ff_counter[3]_3_379 ;
wire \ff_counter[2]_3_381 ;
wire \ff_counter[1]_3_383 ;
wire \ff_counter[0]_3_384 ;
wire \ff_noise[16]_3_387 ;
wire \ff_noise[15]_3_385 ;
wire \ff_noise[14]_3_388 ;
wire \ff_noise[13]_3_389 ;
wire \ff_noise[12]_3_390 ;
wire \ff_noise[11]_3_391 ;
wire \ff_noise[10]_3_392 ;
wire \ff_noise[9]_3_393 ;
wire \ff_noise[8]_3_394 ;
wire \ff_noise[7]_3_395 ;
wire \ff_noise[6]_3_396 ;
wire \ff_noise[5]_3_397 ;
wire \ff_noise[4]_3_398 ;
wire \ff_noise[3]_3_399 ;
wire \ff_noise[2]_3_400 ;
wire \ff_noise[1]_3_401 ;
wire \ff_noise[0]_3_402 ;
wire \ff_counter[4]_3_405 ;
wire \ff_noise[17]_3_6 ;
wire \w_count_next[0]_1_9_382 ;
wire \w_count_next[1]_1_9_380 ;
wire \w_count_next[2]_1_9_378 ;
wire \w_count_next[3]_1_7_404 ;
wire w_noise_0_5_403;
wire n33_5_406;
wire \w_count_next[2]_1_11_408 ;
wire \w_count_next[3]_1_9_409 ;
wire \w_count_next[3]_1_11_410 ;
wire w_noise_0_7_411;
wire w_noise_0_9_413;
wire w_noise_0_11_414;
wire w_noise_0_13_415;
wire w_noise_0_15_416;
wire \w_count_next[1]_1_19_407 ;
wire \w_count_next[1]_1_21_418 ;
wire \w_count_next[1]_1_23_417 ;
wire \w_count_next[2]_1_15_412 ;
wire add_21_2_O0_13;
wire n33_7_386;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11534  (
.D(\w_count_next[2]_1_9_378 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[3]_3_379 ) 
);
DFFCE \ff_counter[2]_ins11535  (
.D(\w_count_next[1]_1_9_380 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[2]_3_381 ) 
);
DFFCE \ff_counter[1]_ins11536  (
.D(\w_count_next[0]_1_9_382 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[1]_3_383 ) 
);
DFFCE \ff_counter[0]_ins11537  (
.D(add_21_2_O0_13),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[0]_3_384 ) 
);
DFFPE \ff_noise[16]_ins11538  (
.D(\ff_noise[15]_3_385 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[16]_3_387 ) 
);
DFFPE \ff_noise[15]_ins11539  (
.D(\ff_noise[14]_3_388 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[15]_3_385 ) 
);
DFFPE \ff_noise[14]_ins11540  (
.D(\ff_noise[13]_3_389 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[14]_3_388 ) 
);
DFFPE \ff_noise[13]_ins11541  (
.D(\ff_noise[12]_3_390 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[13]_3_389 ) 
);
DFFPE \ff_noise[12]_ins11542  (
.D(\ff_noise[11]_3_391 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[12]_3_390 ) 
);
DFFPE \ff_noise[11]_ins11543  (
.D(\ff_noise[10]_3_392 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[11]_3_391 ) 
);
DFFPE \ff_noise[10]_ins11544  (
.D(\ff_noise[9]_3_393 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[10]_3_392 ) 
);
DFFPE \ff_noise[9]_ins11545  (
.D(\ff_noise[8]_3_394 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[9]_3_393 ) 
);
DFFPE \ff_noise[8]_ins11546  (
.D(\ff_noise[7]_3_395 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[8]_3_394 ) 
);
DFFPE \ff_noise[7]_ins11547  (
.D(\ff_noise[6]_3_396 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[7]_3_395 ) 
);
DFFPE \ff_noise[6]_ins11548  (
.D(\ff_noise[5]_3_397 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[6]_3_396 ) 
);
DFFPE \ff_noise[5]_ins11549  (
.D(\ff_noise[4]_3_398 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[5]_3_397 ) 
);
DFFPE \ff_noise[4]_ins11550  (
.D(\ff_noise[3]_3_399 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[4]_3_398 ) 
);
DFFPE \ff_noise[3]_ins11551  (
.D(\ff_noise[2]_3_400 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[3]_3_399 ) 
);
DFFPE \ff_noise[2]_ins11552  (
.D(\ff_noise[1]_3_401 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[2]_3_400 ) 
);
DFFPE \ff_noise[1]_ins11553  (
.D(\ff_noise[0]_3_402 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[1]_3_401 ) 
);
DFFPE \ff_noise[0]_ins11554  (
.D(w_noise_0_5_403),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[0]_3_402 ) 
);
DFFCE \ff_counter[4]_ins11555  (
.D(\w_count_next[3]_1_7_404 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[4]_3_405 ) 
);
DFFPE \ff_noise[17]_ins11556  (
.D(\ff_noise[16]_3_387 ),
.CLK(clk_3),
.CE(n33_7_386),
.PRESET(n84),
.Q(\ff_noise[17]_3_6 ) 
);
LUT4 \w_count_next[0]_1_ins16220  (
.I0(\reg_noise_frequency2[1] ),
.I1(n33_5_406),
.I2(\ff_counter[1]_3_383 ),
.I3(add_21_2_O0_13),
.F(\w_count_next[0]_1_9_382 ) 
);
defparam \w_count_next[0]_1_ins16220 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16221  (
.I0(\ff_counter[2]_3_381 ),
.I1(\ff_counter[1]_3_383 ),
.I2(add_21_2_O0_13),
.I3(\w_count_next[1]_1_19_407 ),
.F(\w_count_next[1]_1_9_380 ) 
);
defparam \w_count_next[1]_1_ins16221 .INIT=16'hCF9A;
LUT4 \w_count_next[2]_1_ins16222  (
.I0(\reg_noise_frequency2[3] ),
.I1(n33_5_406),
.I2(\ff_counter[3]_3_379 ),
.I3(\w_count_next[2]_1_11_408 ),
.F(\w_count_next[2]_1_9_378 ) 
);
defparam \w_count_next[2]_1_ins16222 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16223  (
.I0(\reg_noise_frequency2[4] ),
.I1(\w_count_next[3]_1_9_409 ),
.I2(\ff_counter[4]_3_405 ),
.I3(\w_count_next[3]_1_11_410 ),
.F(\w_count_next[3]_1_7_404 ) 
);
defparam \w_count_next[3]_1_ins16223 .INIT=16'h07F8;
LUT3 w_noise_0_ins16354 (
.I0(w_noise_0_7_411),
.I1(\ff_noise[17]_3_6 ),
.I2(\ff_noise[14]_3_388 ),
.F(w_noise_0_5_403) 
);
defparam w_noise_0_ins16354.INIT=8'h3E;
LUT2 n33_ins16518 (
.I0(\ff_counter[4]_3_405 ),
.I1(\w_count_next[3]_1_9_409 ),
.F(n33_5_406) 
);
defparam n33_ins16518.INIT=4'h4;
LUT4 \w_count_next[2]_1_ins16731  (
.I0(\w_count_next[2]_1_15_412 ),
.I1(\ff_counter[2]_3_381 ),
.I2(\ff_counter[1]_3_383 ),
.I3(add_21_2_O0_13),
.F(\w_count_next[2]_1_11_408 ) 
);
defparam \w_count_next[2]_1_ins16731 .INIT=16'h0100;
LUT4 \w_count_next[3]_1_ins16732  (
.I0(\ff_counter[3]_3_379 ),
.I1(\ff_counter[2]_3_381 ),
.I2(\ff_counter[1]_3_383 ),
.I3(\ff_counter[0]_3_384 ),
.F(\w_count_next[3]_1_9_409 ) 
);
defparam \w_count_next[3]_1_ins16732 .INIT=16'h0001;
LUT4 \w_count_next[3]_1_ins16733  (
.I0(\reg_noise_frequency2[3] ),
.I1(\ff_counter[4]_3_405 ),
.I2(\ff_counter[3]_3_379 ),
.I3(\w_count_next[2]_1_11_408 ),
.F(\w_count_next[3]_1_11_410 ) 
);
defparam \w_count_next[3]_1_ins16733 .INIT=16'h0D00;
LUT4 w_noise_0_ins16779 (
.I0(w_noise_0_9_413),
.I1(w_noise_0_11_414),
.I2(w_noise_0_13_415),
.I3(w_noise_0_15_416),
.F(w_noise_0_7_411) 
);
defparam w_noise_0_ins16779.INIT=16'h8000;
LUT4 w_noise_0_ins17037 (
.I0(\ff_noise[4]_3_398 ),
.I1(\ff_noise[5]_3_397 ),
.I2(\ff_noise[6]_3_396 ),
.I3(\ff_noise[7]_3_395 ),
.F(w_noise_0_9_413) 
);
defparam w_noise_0_ins17037.INIT=16'h0001;
LUT4 w_noise_0_ins17038 (
.I0(\ff_noise[0]_3_402 ),
.I1(\ff_noise[1]_3_401 ),
.I2(\ff_noise[2]_3_400 ),
.I3(\ff_noise[3]_3_399 ),
.F(w_noise_0_11_414) 
);
defparam w_noise_0_ins17038.INIT=16'h0001;
LUT4 w_noise_0_ins17039 (
.I0(\ff_noise[12]_3_390 ),
.I1(\ff_noise[13]_3_389 ),
.I2(\ff_noise[15]_3_385 ),
.I3(\ff_noise[16]_3_387 ),
.F(w_noise_0_13_415) 
);
defparam w_noise_0_ins17039.INIT=16'h0001;
LUT4 w_noise_0_ins17040 (
.I0(\ff_noise[8]_3_394 ),
.I1(\ff_noise[9]_3_393 ),
.I2(\ff_noise[10]_3_392 ),
.I3(\ff_noise[11]_3_391 ),
.F(w_noise_0_15_416) 
);
defparam w_noise_0_ins17040.INIT=16'h0001;
MUX2_LUT5 \w_count_next[1]_1_ins17620  (
.I0(\w_count_next[1]_1_23_417 ),
.I1(\w_count_next[1]_1_21_418 ),
.S0(\reg_noise_frequency2[1] ),
.O(\w_count_next[1]_1_19_407 ) 
);
LUT4 \w_count_next[1]_1_ins17950  (
.I0(\ff_counter[4]_3_405 ),
.I1(\w_count_next[3]_1_9_409 ),
.I2(\reg_noise_frequency2[2] ),
.I3(add_21_2_O0_13),
.F(\w_count_next[1]_1_21_418 ) 
);
defparam \w_count_next[1]_1_ins17950 .INIT=16'h0440;
LUT4 \w_count_next[1]_1_ins17951  (
.I0(\ff_counter[4]_3_405 ),
.I1(\w_count_next[3]_1_9_409 ),
.I2(\reg_noise_frequency2[2] ),
.I3(add_21_2_O0_13),
.F(\w_count_next[1]_1_23_417 ) 
);
defparam \w_count_next[1]_1_ins17951 .INIT=16'h4040;
LUT4 \w_count_next[2]_1_ins17952  (
.I0(\reg_noise_frequency2[1] ),
.I1(\reg_noise_frequency2[2] ),
.I2(\ff_counter[4]_3_405 ),
.I3(\w_count_next[3]_1_9_409 ),
.F(\w_count_next[2]_1_15_412 ) 
);
defparam \w_count_next[2]_1_ins17952 .INIT=16'h0E00;
LUT4 add_21_2_O0_ins17953 (
.I0(\ff_counter[4]_3_405 ),
.I1(\w_count_next[3]_1_9_409 ),
.I2(\reg_noise_frequency2[0] ),
.I3(\ff_counter[0]_3_384 ),
.F(add_21_2_O0_13) 
);
defparam add_21_2_O0_ins17953.INIT=16'h00BF;
LUT3 n33_ins17954 (
.I0(n4),
.I1(\ff_counter[4]_3_405 ),
.I2(\w_count_next[3]_1_9_409 ),
.F(n33_7_386) 
);
defparam n33_ins17954.INIT=8'h20;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3  (clk_3,n4,n84,\reg_noise_frequency3[1] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[0] ,\ff_noise[17]_3_7 );
input clk_3;
input n4;
input n84;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[0] ;
output \ff_noise[17]_3_7 ;
wire \ff_counter[3]_3_420 ;
wire \ff_counter[2]_3_422 ;
wire \ff_counter[1]_3_424 ;
wire \ff_counter[0]_3_426 ;
wire \ff_noise[16]_3_429 ;
wire \ff_noise[15]_3_427 ;
wire \ff_noise[14]_3_430 ;
wire \ff_noise[13]_3_431 ;
wire \ff_noise[12]_3_432 ;
wire \ff_noise[11]_3_433 ;
wire \ff_noise[10]_3_434 ;
wire \ff_noise[9]_3_435 ;
wire \ff_noise[8]_3_436 ;
wire \ff_noise[7]_3_437 ;
wire \ff_noise[6]_3_438 ;
wire \ff_noise[5]_3_439 ;
wire \ff_noise[4]_3_440 ;
wire \ff_noise[3]_3_441 ;
wire \ff_noise[2]_3_442 ;
wire \ff_noise[1]_3_443 ;
wire \ff_noise[0]_3_444 ;
wire \ff_counter[4]_3_447 ;
wire \ff_noise[17]_3_7 ;
wire \w_count_next[0]_1_9_423 ;
wire \w_count_next[1]_1_9_421 ;
wire \w_count_next[2]_1_9_419 ;
wire \w_count_next[3]_1_7_446 ;
wire w_noise_0_5_445;
wire n33_5_448;
wire \w_count_next[2]_1_11_450 ;
wire \w_count_next[3]_1_9_451 ;
wire \w_count_next[3]_1_11_452 ;
wire w_noise_0_7_453;
wire w_noise_0_9_455;
wire w_noise_0_11_456;
wire w_noise_0_13_457;
wire w_noise_0_15_458;
wire \w_count_next[1]_1_19_449 ;
wire \w_count_next[1]_1_21_460 ;
wire \w_count_next[1]_1_23_459 ;
wire \w_count_next[2]_1_15_454 ;
wire add_21_2_O0_13_425;
wire n33_7_428;
wire VCC;
wire GND;
DFFCE \ff_counter[3]_ins11557  (
.D(\w_count_next[2]_1_9_419 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[3]_3_420 ) 
);
DFFCE \ff_counter[2]_ins11558  (
.D(\w_count_next[1]_1_9_421 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[2]_3_422 ) 
);
DFFCE \ff_counter[1]_ins11559  (
.D(\w_count_next[0]_1_9_423 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[1]_3_424 ) 
);
DFFCE \ff_counter[0]_ins11560  (
.D(add_21_2_O0_13_425),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[0]_3_426 ) 
);
DFFPE \ff_noise[16]_ins11561  (
.D(\ff_noise[15]_3_427 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[16]_3_429 ) 
);
DFFPE \ff_noise[15]_ins11562  (
.D(\ff_noise[14]_3_430 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[15]_3_427 ) 
);
DFFPE \ff_noise[14]_ins11563  (
.D(\ff_noise[13]_3_431 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[14]_3_430 ) 
);
DFFPE \ff_noise[13]_ins11564  (
.D(\ff_noise[12]_3_432 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[13]_3_431 ) 
);
DFFPE \ff_noise[12]_ins11565  (
.D(\ff_noise[11]_3_433 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[12]_3_432 ) 
);
DFFPE \ff_noise[11]_ins11566  (
.D(\ff_noise[10]_3_434 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[11]_3_433 ) 
);
DFFPE \ff_noise[10]_ins11567  (
.D(\ff_noise[9]_3_435 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[10]_3_434 ) 
);
DFFPE \ff_noise[9]_ins11568  (
.D(\ff_noise[8]_3_436 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[9]_3_435 ) 
);
DFFPE \ff_noise[8]_ins11569  (
.D(\ff_noise[7]_3_437 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[8]_3_436 ) 
);
DFFPE \ff_noise[7]_ins11570  (
.D(\ff_noise[6]_3_438 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[7]_3_437 ) 
);
DFFPE \ff_noise[6]_ins11571  (
.D(\ff_noise[5]_3_439 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[6]_3_438 ) 
);
DFFPE \ff_noise[5]_ins11572  (
.D(\ff_noise[4]_3_440 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[5]_3_439 ) 
);
DFFPE \ff_noise[4]_ins11573  (
.D(\ff_noise[3]_3_441 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[4]_3_440 ) 
);
DFFPE \ff_noise[3]_ins11574  (
.D(\ff_noise[2]_3_442 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[3]_3_441 ) 
);
DFFPE \ff_noise[2]_ins11575  (
.D(\ff_noise[1]_3_443 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[2]_3_442 ) 
);
DFFPE \ff_noise[1]_ins11576  (
.D(\ff_noise[0]_3_444 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[1]_3_443 ) 
);
DFFPE \ff_noise[0]_ins11577  (
.D(w_noise_0_5_445),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[0]_3_444 ) 
);
DFFCE \ff_counter[4]_ins11578  (
.D(\w_count_next[3]_1_7_446 ),
.CLK(clk_3),
.CE(n4),
.CLEAR(n84),
.Q(\ff_counter[4]_3_447 ) 
);
DFFPE \ff_noise[17]_ins11579  (
.D(\ff_noise[16]_3_429 ),
.CLK(clk_3),
.CE(n33_7_428),
.PRESET(n84),
.Q(\ff_noise[17]_3_7 ) 
);
LUT4 \w_count_next[0]_1_ins16224  (
.I0(\reg_noise_frequency3[1] ),
.I1(n33_5_448),
.I2(\ff_counter[1]_3_424 ),
.I3(add_21_2_O0_13_425),
.F(\w_count_next[0]_1_9_423 ) 
);
defparam \w_count_next[0]_1_ins16224 .INIT=16'h07F8;
LUT4 \w_count_next[1]_1_ins16225  (
.I0(\ff_counter[2]_3_422 ),
.I1(\ff_counter[1]_3_424 ),
.I2(add_21_2_O0_13_425),
.I3(\w_count_next[1]_1_19_449 ),
.F(\w_count_next[1]_1_9_421 ) 
);
defparam \w_count_next[1]_1_ins16225 .INIT=16'hCF9A;
LUT4 \w_count_next[2]_1_ins16226  (
.I0(\reg_noise_frequency3[3] ),
.I1(n33_5_448),
.I2(\ff_counter[3]_3_420 ),
.I3(\w_count_next[2]_1_11_450 ),
.F(\w_count_next[2]_1_9_419 ) 
);
defparam \w_count_next[2]_1_ins16226 .INIT=16'h07F8;
LUT4 \w_count_next[3]_1_ins16227  (
.I0(\ff_counter[4]_3_447 ),
.I1(\reg_noise_frequency3[4] ),
.I2(\w_count_next[3]_1_9_451 ),
.I3(\w_count_next[3]_1_11_452 ),
.F(\w_count_next[3]_1_7_446 ) 
);
defparam \w_count_next[3]_1_ins16227 .INIT=16'h40BF;
LUT3 w_noise_0_ins16353 (
.I0(w_noise_0_7_453),
.I1(\ff_noise[17]_3_7 ),
.I2(\ff_noise[14]_3_430 ),
.F(w_noise_0_5_445) 
);
defparam w_noise_0_ins16353.INIT=8'h3E;
LUT2 n33_ins16519 (
.I0(\ff_counter[4]_3_447 ),
.I1(\w_count_next[3]_1_9_451 ),
.F(n33_5_448) 
);
defparam n33_ins16519.INIT=4'h4;
LUT4 \w_count_next[2]_1_ins16735  (
.I0(\w_count_next[2]_1_15_454 ),
.I1(\ff_counter[2]_3_422 ),
.I2(\ff_counter[1]_3_424 ),
.I3(add_21_2_O0_13_425),
.F(\w_count_next[2]_1_11_450 ) 
);
defparam \w_count_next[2]_1_ins16735 .INIT=16'h0100;
LUT4 \w_count_next[3]_1_ins16736  (
.I0(\ff_counter[3]_3_420 ),
.I1(\ff_counter[2]_3_422 ),
.I2(\ff_counter[1]_3_424 ),
.I3(\ff_counter[0]_3_426 ),
.F(\w_count_next[3]_1_9_451 ) 
);
defparam \w_count_next[3]_1_ins16736 .INIT=16'h0001;
LUT4 \w_count_next[3]_1_ins16737  (
.I0(\reg_noise_frequency3[3] ),
.I1(\ff_counter[3]_3_420 ),
.I2(\w_count_next[2]_1_11_450 ),
.I3(\ff_counter[4]_3_447 ),
.F(\w_count_next[3]_1_11_452 ) 
);
defparam \w_count_next[3]_1_ins16737 .INIT=16'h30EF;
LUT4 w_noise_0_ins16778 (
.I0(w_noise_0_9_455),
.I1(w_noise_0_11_456),
.I2(w_noise_0_13_457),
.I3(w_noise_0_15_458),
.F(w_noise_0_7_453) 
);
defparam w_noise_0_ins16778.INIT=16'h8000;
LUT4 w_noise_0_ins17033 (
.I0(\ff_noise[4]_3_440 ),
.I1(\ff_noise[5]_3_439 ),
.I2(\ff_noise[6]_3_438 ),
.I3(\ff_noise[7]_3_437 ),
.F(w_noise_0_9_455) 
);
defparam w_noise_0_ins17033.INIT=16'h0001;
LUT4 w_noise_0_ins17034 (
.I0(\ff_noise[0]_3_444 ),
.I1(\ff_noise[1]_3_443 ),
.I2(\ff_noise[2]_3_442 ),
.I3(\ff_noise[3]_3_441 ),
.F(w_noise_0_11_456) 
);
defparam w_noise_0_ins17034.INIT=16'h0001;
LUT4 w_noise_0_ins17035 (
.I0(\ff_noise[12]_3_432 ),
.I1(\ff_noise[13]_3_431 ),
.I2(\ff_noise[15]_3_427 ),
.I3(\ff_noise[16]_3_429 ),
.F(w_noise_0_13_457) 
);
defparam w_noise_0_ins17035.INIT=16'h0001;
LUT4 w_noise_0_ins17036 (
.I0(\ff_noise[8]_3_436 ),
.I1(\ff_noise[9]_3_435 ),
.I2(\ff_noise[10]_3_434 ),
.I3(\ff_noise[11]_3_433 ),
.F(w_noise_0_15_458) 
);
defparam w_noise_0_ins17036.INIT=16'h0001;
MUX2_LUT5 \w_count_next[1]_1_ins17623  (
.I0(\w_count_next[1]_1_23_459 ),
.I1(\w_count_next[1]_1_21_460 ),
.S0(\reg_noise_frequency3[1] ),
.O(\w_count_next[1]_1_19_449 ) 
);
LUT4 \w_count_next[1]_1_ins17955  (
.I0(\ff_counter[4]_3_447 ),
.I1(\w_count_next[3]_1_9_451 ),
.I2(\reg_noise_frequency3[2] ),
.I3(add_21_2_O0_13_425),
.F(\w_count_next[1]_1_21_460 ) 
);
defparam \w_count_next[1]_1_ins17955 .INIT=16'h0440;
LUT4 \w_count_next[1]_1_ins17956  (
.I0(\ff_counter[4]_3_447 ),
.I1(\w_count_next[3]_1_9_451 ),
.I2(\reg_noise_frequency3[2] ),
.I3(add_21_2_O0_13_425),
.F(\w_count_next[1]_1_23_459 ) 
);
defparam \w_count_next[1]_1_ins17956 .INIT=16'h4040;
LUT4 \w_count_next[2]_1_ins17957  (
.I0(\reg_noise_frequency3[1] ),
.I1(\reg_noise_frequency3[2] ),
.I2(\ff_counter[4]_3_447 ),
.I3(\w_count_next[3]_1_9_451 ),
.F(\w_count_next[2]_1_15_454 ) 
);
defparam \w_count_next[2]_1_ins17957 .INIT=16'h0E00;
LUT4 add_21_2_O0_ins17958 (
.I0(\ff_counter[4]_3_447 ),
.I1(\w_count_next[3]_1_9_451 ),
.I2(\reg_noise_frequency3[0] ),
.I3(\ff_counter[0]_3_426 ),
.F(add_21_2_O0_13_425) 
);
defparam add_21_2_O0_ins17958.INIT=16'h00BF;
LUT3 n33_ins17959 (
.I0(n4),
.I1(\ff_counter[4]_3_447 ),
.I2(\w_count_next[3]_1_9_451 ),
.F(n33_7_428) 
);
defparam n33_ins17959.INIT=8'h20;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector1  (\reg_noise_sel_d1[1] ,\reg_noise_sel_e1[1] ,\ff_active[0] ,\reg_noise_sel_d1[0] ,\reg_noise_sel_e1[0] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,o_605,\reg_noise_sel_a0[1] ,\ff_reg_noise_sel_a1[1] ,ff_reg_clone_noise_a1,\ff_active[1] ,\ff_active[2] ,n4_7,n2_7,o_5_461);
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_e1[1] ;
input \ff_active[0] ;
input \reg_noise_sel_d1[0] ;
input \reg_noise_sel_e1[0] ;
input \reg_noise_sel_b1[1] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input o_605;
input \reg_noise_sel_a0[1] ;
input \ff_reg_noise_sel_a1[1] ;
input ff_reg_clone_noise_a1;
input \ff_active[1] ;
input \ff_active[2] ;
output n4_7;
output n2_7;
output o_5_461;
wire n4_5_462;
wire n4_7;
wire n2_5;
wire n2_7;
wire o_5_461;
wire o_7_463;
wire o_9_464;
wire VCC;
wire GND;
MUX2_LUT5 n4_ins15581 (
.I0(\reg_noise_sel_d1[1] ),
.I1(\reg_noise_sel_e1[1] ),
.S0(\ff_active[0] ),
.O(n4_5_462) 
);
MUX2_LUT5 n4_ins15582 (
.I0(\reg_noise_sel_d1[0] ),
.I1(\reg_noise_sel_e1[0] ),
.S0(\ff_active[0] ),
.O(n4_7) 
);
MUX2_LUT5 n2_ins15680 (
.I0(\reg_noise_sel_b1[1] ),
.I1(\reg_noise_sel_c1[1] ),
.S0(\ff_active[0] ),
.O(n2_5) 
);
MUX2_LUT5 n2_ins15681 (
.I0(\reg_noise_sel_b1[0] ),
.I1(\reg_noise_sel_c1[0] ),
.S0(\ff_active[0] ),
.O(n2_7) 
);
LUT3 o_ins15789 (
.I0(o_605),
.I1(o_7_463),
.I2(o_9_464),
.F(o_5_461) 
);
defparam o_ins15789.INIT=8'h2F;
LUT3 o_ins16514 (
.I0(\reg_noise_sel_a0[1] ),
.I1(\ff_reg_noise_sel_a1[1] ),
.I2(ff_reg_clone_noise_a1),
.F(o_7_463) 
);
defparam o_ins16514.INIT=8'h53;
LUT4 o_ins16515 (
.I0(n4_5_462),
.I1(n2_5),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(o_9_464) 
);
defparam o_ins16515.INIT=16'hF53F;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector0  (\reg_noise_sel_a0[1] ,\reg_noise_sel_e0[1] ,\ff_active[2] ,\reg_noise_sel_d0[1] ,\ff_active[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_c0[1] ,\ff_active[0] ,o_19_465);
input \reg_noise_sel_a0[1] ;
input \reg_noise_sel_e0[1] ;
input \ff_active[2] ;
input \reg_noise_sel_d0[1] ;
input \ff_active[1] ;
input \reg_noise_sel_b0[1] ;
input \reg_noise_sel_c0[1] ;
input \ff_active[0] ;
output o_19_465;
wire o_7_466;
wire o_13;
wire o_15_467;
wire o_17_468;
wire o_19_465;
wire VCC;
wire GND;
LUT3 o_ins16512 (
.I0(\reg_noise_sel_a0[1] ),
.I1(\reg_noise_sel_e0[1] ),
.I2(\ff_active[2] ),
.F(o_7_466) 
);
defparam o_ins16512.INIT=8'h35;
LUT4 o_ins17573 (
.I0(\ff_active[2] ),
.I1(\reg_noise_sel_d0[1] ),
.I2(\ff_active[1] ),
.I3(\reg_noise_sel_b0[1] ),
.F(o_13) 
);
defparam o_ins17573.INIT=16'hA7F7;
LUT4 o_ins17574 (
.I0(\ff_active[2] ),
.I1(\reg_noise_sel_d0[1] ),
.I2(\ff_active[1] ),
.I3(\reg_noise_sel_c0[1] ),
.F(o_15_467) 
);
defparam o_ins17574.INIT=16'hAFFF;
MUX2_LUT5 o_ins17575 (
.I0(o_13),
.I1(o_15_467),
.S0(\ff_active[0] ),
.O(o_17_468) 
);
LUT4 o_ins17928 (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(o_7_466),
.I3(o_17_468),
.F(o_19_465) 
);
defparam o_ins17928.INIT=16'h04FF;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch  (\ff_active[1] ,\ff_active[2] ,o_605,\reg_noise_sel_d0[0] ,\reg_noise_sel_e0[0] ,\ff_active[0] ,\ff_reg_noise_sel_a1[0] ,\reg_noise_sel_a0[0] ,ff_reg_clone_noise_a1,\reg_noise_sel_b0[0] ,\reg_noise_sel_c0[0] ,clk_3,n84,\reg_noise_frequency0[1] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[0] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[0] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_e1[1] ,\reg_noise_sel_d1[0] ,\reg_noise_sel_e1[0] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,\reg_noise_sel_a0[1] ,\ff_reg_noise_sel_a1[1] ,\reg_noise_sel_e0[1] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_c0[1] ,o_5,o_7,n4_5,n4,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_6 ,\ff_noise[17]_3_7 );
input \ff_active[1] ;
input \ff_active[2] ;
input o_605;
input \reg_noise_sel_d0[0] ;
input \reg_noise_sel_e0[0] ;
input \ff_active[0] ;
input \ff_reg_noise_sel_a1[0] ;
input \reg_noise_sel_a0[0] ;
input ff_reg_clone_noise_a1;
input \reg_noise_sel_b0[0] ;
input \reg_noise_sel_c0[0] ;
input clk_3;
input n84;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[0] ;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[0] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[0] ;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[0] ;
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_e1[1] ;
input \reg_noise_sel_d1[0] ;
input \reg_noise_sel_e1[0] ;
input \reg_noise_sel_b1[1] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input \reg_noise_sel_a0[1] ;
input \ff_reg_noise_sel_a1[1] ;
input \reg_noise_sel_e0[1] ;
input \reg_noise_sel_d0[1] ;
input \reg_noise_sel_b0[1] ;
input \reg_noise_sel_c0[1] ;
output o_5;
output o_7;
output n4_5;
output n4;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_6 ;
output \ff_noise[17]_3_7 ;
wire o_5;
wire o_7;
wire n1_7;
wire n2_7_469;
wire n1_9;
wire n2_9;
wire n4_5;
wire n1_11;
wire n1_13;
wire n1_15;
wire n1_19_471;
wire n1_21_472;
wire n1_25_473;
wire n1_27_474;
wire n1_29_470;
wire n4;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_6 ;
wire \ff_noise[17]_3_7 ;
wire n4_7;
wire n2_7;
wire o_5_461;
wire o_19_465;
wire VCC;
wire GND;
MUX2_LUT5 o_ins15583 (
.I0(n1_7),
.I1(n2_7_469),
.S0(o_19_465),
.O(o_5) 
);
MUX2_LUT5 o_ins15584 (
.I0(n1_9),
.I1(n2_9),
.S0(o_5_461),
.O(o_7) 
);
LUT3 n1_ins15794 (
.I0(\ff_noise[17]_3 ),
.I1(\ff_noise[17] ),
.I2(n1_11),
.F(n1_7) 
);
defparam n1_ins15794.INIT=8'hCA;
LUT3 n2_ins15795 (
.I0(\ff_noise[17]_3_7 ),
.I1(\ff_noise[17]_3_6 ),
.I2(n1_11),
.F(n2_7_469) 
);
defparam n2_ins15795.INIT=8'hCA;
LUT3 n1_ins15796 (
.I0(\ff_noise[17]_3 ),
.I1(\ff_noise[17] ),
.I2(n1_13),
.F(n1_9) 
);
defparam n1_ins15796.INIT=8'hCA;
LUT3 n2_ins15797 (
.I0(\ff_noise[17]_3_7 ),
.I1(\ff_noise[17]_3_6 ),
.I2(n1_13),
.F(n2_9) 
);
defparam n2_ins15797.INIT=8'hCA;
LUT2 n4_ins16511 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.F(n4_5) 
);
defparam n4_ins16511.INIT=4'h1;
LUT4 n1_ins16520 (
.I0(\ff_active[1] ),
.I1(n1_15),
.I2(n1_29_470),
.I3(\ff_active[2] ),
.F(n1_11) 
);
defparam n1_ins16520.INIT=16'hEEF0;
LUT3 n1_ins16521 (
.I0(o_605),
.I1(n1_19_471),
.I2(n1_21_472),
.F(n1_13) 
);
defparam n1_ins16521.INIT=8'hD0;
LUT3 n1_ins16932 (
.I0(\reg_noise_sel_d0[0] ),
.I1(\reg_noise_sel_e0[0] ),
.I2(\ff_active[0] ),
.F(n1_15) 
);
defparam n1_ins16932.INIT=8'h35;
LUT3 n1_ins16934 (
.I0(\ff_reg_noise_sel_a1[0] ),
.I1(\reg_noise_sel_a0[0] ),
.I2(ff_reg_clone_noise_a1),
.F(n1_19_471) 
);
defparam n1_ins16934.INIT=8'h35;
LUT4 n1_ins16935 (
.I0(n4_7),
.I1(n2_7),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n1_21_472) 
);
defparam n1_ins16935.INIT=16'hF53F;
LUT3 n1_ins17684 (
.I0(\ff_active[1] ),
.I1(\reg_noise_sel_a0[0] ),
.I2(\reg_noise_sel_b0[0] ),
.F(n1_25_473) 
);
defparam n1_ins17684.INIT=8'h5F;
LUT3 n1_ins17685 (
.I0(\ff_active[1] ),
.I1(\reg_noise_sel_a0[0] ),
.I2(\reg_noise_sel_c0[0] ),
.F(n1_27_474) 
);
defparam n1_ins17685.INIT=8'h1B;
MUX2_LUT5 n1_ins17686 (
.I0(n1_25_473),
.I1(n1_27_474),
.S0(\ff_active[0] ),
.O(n1_29_470) 
);
LUT3 n4_ins17943 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(n4) 
);
defparam n4_ins17943.INIT=8'h01;
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0  u_noise_generator0 (
.clk_3(clk_3),
.n4(n4),
.n84(n84),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\ff_noise[17] (\ff_noise[17] ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1  u_noise_generator1 (
.clk_3(clk_3),
.n4(n4),
.n84(n84),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2  u_noise_generator2 (
.clk_3(clk_3),
.n4(n4),
.n84(n84),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\ff_noise[17]_3_6 (\ff_noise[17]_3_6 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3  u_noise_generator3 (
.clk_3(clk_3),
.n4(n4),
.n84(n84),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\ff_noise[17]_3_7 (\ff_noise[17]_3_7 ) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector1  u_noise_channel_selector1 (
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_e1[1] (\reg_noise_sel_e1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_noise_sel_e1[0] (\reg_noise_sel_e1[0] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.o_605(o_605),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\ff_reg_noise_sel_a1[1] (\ff_reg_noise_sel_a1[1] ),
.ff_reg_clone_noise_a1(ff_reg_clone_noise_a1),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.n4_7(n4_7),
.n2_7(n2_7),
.o_5_461(o_5_461) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_channel_selector0  u_noise_channel_selector0 (
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\ff_active[1] (\ff_active[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\ff_active[0] (\ff_active[0] ),
.o_19_465(o_19_465) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_channel_mixer  (\sram_id[2] ,clk_3,n84,\sram_id[1] ,\sram_id[0] ,sram_ce0,sram_ce1,\sram_a[6] ,\sram_a[5] ,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_we,sram_oe,\reg_timer1_channel[3] ,\ff_reg_wave_length_e0[1] ,n3,\ff_reg_enable_e0[0] ,\ff_reg_enable_e0[1] ,n3_9,\ff_reg_wave_length_e0[0] ,n3_7,n3_11,\ff_reg_enable_a1[0] ,\ff_reg_enable_b1[0] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_b1[1] ,\ff_reg_enable_a0[0] ,\ff_reg_enable_d0[0] ,\ff_reg_enable_b0[0] ,\ff_reg_enable_c0[0] ,\ff_reg_enable_a0[1] ,\ff_reg_enable_d0[1] ,\ff_reg_enable_b0[1] ,\ff_reg_enable_c0[1] ,\ff_reg_wave_length_e1[1] ,ff_reg_clone_wave_e1,\ff_reg_wave_length_e1[0] ,\ff_reg_enable_e1[0] ,\ff_reg_enable_c1[0] ,\ff_reg_enable_d1[0] ,\ff_reg_enable_e1[1] ,\ff_reg_enable_c1[1] ,\ff_reg_enable_d1[1] ,reg_wts_enable,\ff_reg_ar_a0[5] ,ff_ch0_key_on_5,ff_ch0_key_off,ff_ch0_key_on,ff_ch0_key_on_17,\ff_reg_rr_d0[1] ,\ff_reg_rr_e0[1] ,\ff_reg_ar_e0[5] ,\ff_reg_ar_b0[5] ,\ff_reg_ar_c0[5] ,\ff_reg_ar_c0[4] ,\ff_reg_ar_b0[4] ,\ff_reg_ar_e0[4] ,\ff_reg_ar_a0[4] ,\ff_reg_ar_e0[6] ,\ff_reg_dr_a0[3] ,\ff_reg_ar_a0[3] ,\ff_reg_dr_d0[7] ,\ff_reg_dr_a0[2] ,\ff_reg_dr_a0[5] ,\ff_reg_rr_d0[7] ,\ff_reg_rr_e0[7] ,\ff_reg_rr_d0[6] ,\ff_reg_rr_e0[6] ,\ff_reg_rr_b0[5] ,\ff_reg_rr_c0[5] ,\ff_reg_rr_d0[4] ,\ff_reg_rr_e0[4] ,\ff_reg_rr_b0[3] ,\ff_reg_rr_c0[3] ,\ff_reg_rr_d0[2] ,\ff_reg_rr_e0[2] ,\ff_reg_rr_d0[0] ,\ff_reg_rr_e0[0] ,\ff_reg_dr_a0[1] ,\ff_reg_dr_d0[1] ,\ff_reg_dr_e0[1] ,\ff_reg_sr_d0[1] ,\ff_reg_ar_a0[6] ,\ff_reg_ar_b0[6] ,\ff_reg_dr_b0[3] ,\ff_reg_dr_c0[3] ,\ff_reg_dr_d0[3] ,\ff_reg_dr_e0[3] ,\ff_reg_ar_e0[3] ,\ff_reg_ar_b0[3] ,\ff_reg_ar_c0[3] ,\ff_reg_dr_b0[7] ,\ff_reg_dr_c0[7] ,\ff_reg_dr_a0[7] ,\ff_reg_dr_e0[7] ,\ff_reg_dr_b0[2] ,\ff_reg_dr_c0[2] ,\ff_reg_dr_d0[2] ,\ff_reg_dr_e0[2] ,\ff_reg_dr_b0[5] ,\ff_reg_dr_c0[5] ,\ff_reg_dr_d0[5] ,\ff_reg_dr_e0[5] ,\ff_reg_dr_a0[0] ,\ff_reg_dr_d0[0] ,\ff_reg_dr_e0[0] ,\ff_reg_dr_a0[4] ,\ff_reg_dr_d0[4] ,\ff_reg_dr_e0[4] ,\ff_reg_dr_a0[6] ,\ff_reg_dr_d0[6] ,\ff_reg_dr_e0[6] ,\ff_reg_dr_b0[1] ,\ff_reg_dr_c0[1] ,\ff_reg_ar_b0[1] ,\ff_reg_ar_c0[1] ,\ff_reg_ar_a0[1] ,\ff_reg_ar_e0[1] ,\ff_reg_sr_b0[1] ,\ff_reg_sr_c0[1] ,\ff_reg_sr_a0[1] ,\ff_reg_sr_e0[1] ,\ff_reg_sl_d0[3] ,\ff_reg_sl_e0[3] ,\ff_reg_sl_b0[3] ,\ff_reg_sl_b0[0] ,\ff_reg_sl_c0[0] ,\ff_reg_sl_d0[0] ,\ff_reg_sl_d0[4] ,\ff_reg_sl_e0[4] ,\ff_reg_sl_b0[4] ,\ff_reg_sl_b0[2] ,\ff_reg_sl_c0[2] ,\ff_reg_sl_a0[2] ,\ff_reg_sl_e0[2] ,\ff_reg_sl_d0[2] ,\ff_reg_sl_d0[1] ,\ff_reg_sl_e0[1] ,\ff_reg_sl_b0[1] ,\ff_reg_sl_a0[5] ,\ff_reg_sl_e0[5] ,\ff_reg_sl_d0[5] ,\ff_reg_dr_b0[0] ,\ff_reg_dr_c0[0] ,\ff_reg_sr_a0[0] ,\ff_reg_sr_d0[0] ,\ff_reg_sr_e0[0] ,\ff_reg_dr_b0[4] ,\ff_reg_dr_c0[4] ,\ff_reg_dr_b0[6] ,\ff_reg_dr_c0[6] ,\ff_reg_sl_a0[3] ,\ff_reg_sl_c0[3] ,\ff_reg_sl_a0[0] ,\ff_reg_sl_e0[0] ,\ff_reg_sl_a0[4] ,\ff_reg_sl_c0[4] ,\ff_reg_sl_c0[1] ,\ff_reg_sl_a0[1] ,\ff_reg_sr_b0[0] ,\ff_reg_sr_c0[0] ,\ff_reg_rr_a0[1] ,\ff_reg_rr_b0[1] ,\ff_reg_rr_c0[1] ,\ff_reg_rr_a0[7] ,\ff_reg_rr_b0[7] ,\ff_reg_rr_c0[7] ,\ff_reg_rr_a0[6] ,\ff_reg_rr_b0[6] ,\ff_reg_rr_c0[6] ,\ff_reg_rr_d0[5] ,\ff_reg_rr_a0[5] ,\ff_reg_rr_e0[5] ,\ff_reg_rr_a0[4] ,\ff_reg_rr_b0[4] ,\ff_reg_rr_c0[4] ,\ff_reg_rr_d0[3] ,\ff_reg_rr_a0[3] ,\ff_reg_rr_e0[3] ,\ff_reg_rr_a0[2] ,\ff_reg_rr_b0[2] ,\ff_reg_rr_c0[2] ,\ff_reg_rr_a0[0] ,\ff_reg_rr_b0[0] ,\ff_reg_rr_c0[0] ,\ff_reg_ar_c0[6] ,\ff_ch0_key[1] ,ff_ch0_key_release,\ff_reg_sl_b0[5] ,\ff_reg_sl_c0[5] ,ff_ch1_key_on_5,ff_ch1_key_on,ff_reg_clone_adsr_a1,\ff_ch1_key[1] ,ff_ch1_key_release,ff_ch1_key_on_15,ff_reg_clone_key_b1,ff_reg_clone_key_a1,ff_reg_clone_key_c1,ff_ch1_key_off,\ff_reg_sr_c0[7] ,\ff_reg_sr_d1[7] ,\ff_reg_sr_e1[7] ,\ff_reg_sr_a1[7] ,\ff_reg_dr_c1[6] ,\ff_reg_sr_c0[5] ,\ff_reg_sr_d1[5] ,\ff_reg_sr_e1[5] ,\ff_reg_sr_a1[5] ,\ff_reg_sr_c0[4] ,\ff_reg_sr_d0[2] ,\ff_reg_ar_d1[7] ,\ff_reg_ar_e1[7] ,\ff_reg_ar_d1[6] ,\ff_reg_ar_e1[6] ,\ff_reg_ar_d1[5] ,\ff_reg_ar_e1[5] ,\ff_reg_ar_d1[4] ,\ff_reg_ar_e1[4] ,\ff_reg_ar_d1[3] ,\ff_reg_ar_e1[3] ,\ff_reg_ar_d1[2] ,\ff_reg_ar_e1[2] ,\ff_reg_ar_d1[1] ,\ff_reg_ar_e1[1] ,\ff_reg_ar_d1[0] ,\ff_reg_ar_e1[0] ,ff_reg_clone_key_d1,ff_reg_clone_key_e1,\ff_reg_sr_d1[0] ,\ff_reg_sr_e1[0] ,\ff_reg_sr_a1[0] ,\ff_reg_sr_a0[7] ,\ff_reg_sr_e0[7] ,\ff_reg_sr_d0[7] ,\ff_reg_sr_b0[7] ,\ff_reg_sr_b1[7] ,\ff_reg_sr_c1[7] ,\ff_reg_dr_a1[6] ,\ff_reg_dr_e1[6] ,\ff_reg_dr_d1[6] ,\ff_reg_dr_b1[6] ,\ff_reg_rr_a1[6] ,\ff_reg_rr_d1[6] ,\ff_reg_sr_b1[6] ,\ff_reg_sr_c1[6] ,\ff_reg_sr_a0[6] ,\ff_reg_sr_d0[6] ,\ff_reg_sr_e0[6] ,\ff_reg_sr_a0[5] ,\ff_reg_sr_e0[5] ,\ff_reg_sr_d0[5] ,\ff_reg_sr_b0[5] ,\ff_reg_sr_b1[5] ,\ff_reg_sr_c1[5] ,\ff_reg_dr_a1[4] ,\ff_reg_dr_e1[4] ,\ff_reg_sr_a1[4] ,\ff_reg_sr_e1[4] ,\ff_reg_sr_a0[4] ,\ff_reg_sr_e0[4] ,\ff_reg_sr_d0[4] ,\ff_reg_sr_b0[4] ,\ff_reg_dr_a1[3] ,\ff_reg_dr_e1[3] ,\ff_reg_rr_d1[3] ,\ff_reg_rr_e1[3] ,\ff_reg_sr_a1[3] ,\ff_reg_sr_e1[3] ,\ff_reg_sr_a0[3] ,\ff_reg_sr_d0[3] ,\ff_reg_sr_e0[3] ,\ff_reg_dr_a1[2] ,\ff_reg_dr_e1[2] ,\ff_reg_rr_d1[2] ,\ff_reg_rr_e1[2] ,\ff_reg_sr_a1[2] ,\ff_reg_sr_e1[2] ,\ff_reg_sr_b0[2] ,\ff_reg_sr_c0[2] ,\ff_reg_sr_a0[2] ,\ff_reg_sr_e0[2] ,\ff_reg_ar_c0[7] ,\ff_reg_ar_b0[7] ,\ff_reg_ar_e0[7] ,\ff_reg_ar_a0[7] ,\ff_reg_sr_a1[1] ,\ff_reg_sr_e1[1] ,\ff_reg_ar_a0[2] ,\ff_reg_ar_e0[2] ,\ff_reg_ar_c0[2] ,\ff_reg_ar_b0[2] ,\ff_reg_ar_a0[0] ,\ff_reg_ar_e0[0] ,\ff_reg_ar_c0[0] ,\ff_reg_ar_b0[0] ,\ff_reg_rr_d1[1] ,\ff_reg_sr_b1[0] ,\ff_reg_sr_c1[0] ,\ff_reg_dr_d1[0] ,\ff_reg_dr_b1[0] ,\ff_reg_dr_a1[7] ,\ff_reg_dr_e1[7] ,\ff_reg_sr_b0[6] ,\ff_reg_sr_c0[6] ,\ff_reg_rr_c1[5] ,\ff_reg_dr_a1[5] ,\ff_reg_dr_d1[5] ,\ff_reg_dr_e1[5] ,\ff_reg_rr_a1[4] ,\ff_reg_rr_e1[4] ,\ff_reg_sr_b0[3] ,\ff_reg_sr_c0[3] ,\ff_reg_sl_a1[1] ,\ff_reg_sl_a1[4] ,\ff_reg_sl_a1[3] ,\ff_reg_rr_c1[1] ,\ff_reg_rr_b1[1] ,\ff_reg_rr_a1[7] ,\ff_reg_rr_e1[7] ,\ff_reg_rr_a1[5] ,\ff_reg_rr_e1[5] ,\ff_reg_rr_d1[5] ,\ff_reg_rr_b1[5] ,\ff_reg_dr_b1[5] ,\ff_reg_dr_c1[5] ,\ff_reg_sl_b1[1] ,\ff_reg_sl_c1[1] ,\ff_reg_sl_d1[1] ,\ff_reg_sl_e1[1] ,\ff_reg_sl_d1[4] ,\ff_reg_sl_e1[4] ,\ff_reg_sl_b1[4] ,\ff_reg_sl_c1[4] ,\ff_reg_sl_d1[3] ,\ff_reg_sl_e1[3] ,\ff_reg_sl_b1[3] ,\ff_reg_sl_c1[3] ,\ff_reg_sl_b1[0] ,\ff_reg_sl_a1[0] ,\ff_reg_sl_c1[0] ,\ff_reg_sl_b1[2] ,\ff_reg_sl_c1[2] ,\ff_reg_sl_a1[2] ,\ff_reg_sl_d1[2] ,\ff_reg_sl_e1[2] ,\ff_reg_rr_a1[0] ,\ff_reg_rr_e1[0] ,\ff_reg_dr_a1[1] ,\ff_reg_dr_e1[1] ,\ff_reg_dr_c1[1] ,\ff_reg_sr_d1[6] ,\ff_reg_sr_a1[6] ,\ff_reg_sr_e1[6] ,\ff_reg_dr_b1[4] ,\ff_reg_dr_d1[4] ,\ff_reg_dr_c1[4] ,\ff_reg_sr_b1[4] ,\ff_reg_sr_d1[4] ,\ff_reg_sr_c1[4] ,\ff_reg_dr_d1[3] ,\ff_reg_dr_b1[3] ,\ff_reg_dr_c1[3] ,\ff_reg_sr_b1[3] ,\ff_reg_sr_d1[3] ,\ff_reg_sr_c1[3] ,\ff_reg_dr_b1[2] ,\ff_reg_dr_d1[2] ,\ff_reg_dr_c1[2] ,\ff_reg_sr_b1[2] ,\ff_reg_sr_d1[2] ,\ff_reg_sr_c1[2] ,\ff_reg_ar_b1[7] ,\ff_reg_ar_a1[7] ,\ff_reg_ar_c1[7] ,\ff_reg_ar_b1[6] ,\ff_reg_ar_a1[6] ,\ff_reg_ar_c1[6] ,\ff_reg_ar_b1[5] ,\ff_reg_ar_a1[5] ,\ff_reg_ar_c1[5] ,\ff_reg_ar_b1[4] ,\ff_reg_ar_a1[4] ,\ff_reg_ar_c1[4] ,\ff_reg_ar_b1[3] ,\ff_reg_ar_a1[3] ,\ff_reg_ar_c1[3] ,\ff_reg_ar_b1[2] ,\ff_reg_ar_a1[2] ,\ff_reg_ar_c1[2] ,\ff_reg_ar_b1[1] ,\ff_reg_ar_a1[1] ,\ff_reg_ar_c1[1] ,\ff_reg_ar_b1[0] ,\ff_reg_ar_a1[0] ,\ff_reg_ar_c1[0] ,\ff_reg_rr_a1[1] ,\ff_reg_rr_e1[1] ,\ff_reg_dr_b1[7] ,\ff_reg_dr_d1[7] ,\ff_reg_dr_c1[7] ,\ff_reg_rr_e1[6] ,\ff_reg_rr_c1[6] ,\ff_reg_rr_b1[6] ,\ff_reg_rr_b1[4] ,\ff_reg_rr_d1[4] ,\ff_reg_rr_c1[4] ,\ff_reg_rr_b1[3] ,\ff_reg_rr_c1[3] ,\ff_reg_rr_a1[3] ,\ff_reg_rr_b1[2] ,\ff_reg_rr_c1[2] ,\ff_reg_rr_a1[2] ,\ff_reg_sr_d1[1] ,\ff_reg_sr_b1[1] ,\ff_reg_sr_c1[1] ,\ff_reg_dr_a1[0] ,\ff_reg_dr_c1[0] ,\ff_reg_dr_e1[0] ,\ff_reg_rr_b1[7] ,\ff_reg_rr_d1[7] ,\ff_reg_rr_c1[7] ,\ff_reg_sl_d1[5] ,\ff_reg_sl_e1[5] ,\ff_reg_sl_a1[5] ,\ff_reg_sl_b1[5] ,\ff_reg_sl_c1[5] ,\ff_reg_sl_d1[0] ,\ff_reg_sl_e1[0] ,\ff_reg_dr_d1[1] ,\ff_reg_dr_b1[1] ,\ff_reg_rr_d1[0] ,\ff_reg_rr_b1[0] ,\ff_reg_rr_c1[0] ,\ff_reg_frequency_count_e0[10] ,n3_27,\ff_reg_frequency_count_e0[9] ,n3_29,\ff_reg_frequency_count_e0[7] ,n3_33,\ff_reg_frequency_count_e0[6] ,n3_35,\ff_reg_frequency_count_e0[5] ,n3_37,\ff_reg_frequency_count_e0[4] ,n3_39,\ff_reg_frequency_count_e0[3] ,n3_41,\ff_reg_frequency_count_e0[2] ,n3_43,\ff_reg_frequency_count_e0[1] ,n3_45,\ff_reg_frequency_count_e0[0] ,n3_47,n3_25,\ff_reg_frequency_count_e0[11] ,n3_31,\ff_reg_frequency_count_e0[8] ,n3_49,\ff_reg_frequency_count_e1[11] ,ff_reg_clone_frequency_e1,n3_51,\ff_reg_frequency_count_e1[10] ,n3_53,\ff_reg_frequency_count_e1[9] ,n3_55,\ff_reg_frequency_count_e1[8] ,n3_57,\ff_reg_frequency_count_e1[7] ,n3_59,\ff_reg_frequency_count_e1[6] ,n3_61,\ff_reg_frequency_count_e1[5] ,n3_63,\ff_reg_frequency_count_e1[4] ,n3_65,\ff_reg_frequency_count_e1[3] ,n3_67,\ff_reg_frequency_count_e1[2] ,n3_69,\ff_reg_frequency_count_e1[1] ,n3_71,\ff_reg_frequency_count_e1[0] ,o_15_8,o_47_9,o_41_10,o_9,reg_noise_enable_a0,reg_noise_enable_d0,reg_noise_enable_e0,reg_noise_enable_b0,reg_noise_enable_c0,o_63_11,o_57,o_51,o_45_12,ff_reg_noise_enable_a1,ff_reg_noise_enable_d1,ff_reg_noise_enable_e1,ff_reg_noise_enable_b1,ff_reg_noise_enable_c1,\reg_noise_sel_d0[0] ,\reg_noise_sel_e0[0] ,\ff_reg_noise_sel_a1[0] ,\reg_noise_sel_a0[0] ,ff_reg_clone_noise_a1,\reg_noise_sel_b0[0] ,\reg_noise_sel_c0[0] ,\reg_noise_frequency0[1] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[0] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[4] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[0] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_e1[1] ,\reg_noise_sel_d1[0] ,\reg_noise_sel_e1[0] ,\reg_noise_sel_b1[1] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[0] ,\reg_noise_sel_a0[1] ,\ff_reg_noise_sel_a1[1] ,\reg_noise_sel_e0[1] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_c0[1] ,ff_sram_ce1,ff_sram_q_en,\ff_active[2] ,\ff_active[1] ,\ff_active[0] ,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_right_out[11] ,\ff_right_out[10] ,\ff_right_out[9] ,\ff_right_out[8] ,\ff_right_out[7] ,\ff_right_out[6] ,\ff_right_out[5] ,\ff_right_out[4] ,\ff_right_out[3] ,\ff_right_out[2] ,\ff_right_out[1] ,\ff_right_out[0] ,\ff_left_out[11] ,\timer1_address[1]_3 ,\timer1_address[0]_3 ,n280,\timer1_address[1] ,\w_sram_a0[4] ,\w_sram_a1[4] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\timer1_address[1]_11 ,\timer1_address[0] ,\timer1_address[0]_11 ,\w_sram_a0[8] ,o,o_603,o_605,\w_state_out[2] ,\w_state_out[0] ,\counter_out[13] ,\counter_out[11] ,\counter_out[10] ,\w_state_out[2]_13 ,\counter_out[19] ,\counter_out[18] ,\counter_out[17] ,\counter_out[16] ,\counter_out[15] ,\counter_out[14] ,\counter_out[12] ,\counter_out[7] ,\level_out[6] ,n37,n37_37,n37_41,n37_45,n37_49,n37_53,n37_57,n37_61,\counter_out[7]_21 ,\counter_out[7]_23 ,\w_state_out[0]_25 ,n37_93,\w_state_out[0]_39 ,\w_state_out[0]_41 ,\w_state_out[0]_45 ,\w_state_out[0]_47 ,\w_state_out[0]_49 ,\w_state_out[0]_57 ,\w_state_out[0]_59 ,\w_state_out[0]_61 ,\w_state_out[0]_65 ,\w_state_out[1] ,\w_state_out[2]_23 ,\w_state_out[0]_87 ,o_15,o_17,o_19,o_21,o_23,o_25,o_27,\w_state_out[1]_5 ,\w_state_out[0]_5 ,\counter_out[19]_11 ,\w_state_out[1]_27 ,\counter_out[19]_27 ,\counter_out[18]_31 ,\counter_out[17]_23 ,\counter_out[16]_27 ,\counter_out[14]_27 ,\counter_out[13]_23 ,\counter_out[8] ,\counter_out[6] ,\counter_out[15]_43 ,\counter_out[15]_45 ,\w_state_out[2]_19 ,o_15_0,o_17_1,o_19_2,o_23_3,o_25_4,o_27_5,o_35,o_39,o_41,o_43,o_45,o_47,o_49,o_53,o_55,o_63,o_71,\wave_address_out[4] ,\wave_address_out[5] ,\wave_address_out[0] ,\wave_address_out[2] ,\wave_address_out[5]_7 ,\wave_address_out[6] ,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0,n4,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_6 ,\ff_noise[17]_3_7 );
input \sram_id[2] ;
input clk_3;
input n84;
input \sram_id[1] ;
input \sram_id[0] ;
input sram_ce0;
input sram_ce1;
input \sram_a[6] ;
input \sram_a[5] ;
input \sram_a[4] ;
input \sram_a[3] ;
input \sram_a[2] ;
input \sram_a[1] ;
input \sram_a[0] ;
input \sram_d[7] ;
input \sram_d[6] ;
input \sram_d[5] ;
input \sram_d[4] ;
input \sram_d[3] ;
input \sram_d[2] ;
input \sram_d[1] ;
input \sram_d[0] ;
input sram_we;
input sram_oe;
input \reg_timer1_channel[3] ;
input \ff_reg_wave_length_e0[1] ;
input n3;
input \ff_reg_enable_e0[0] ;
input \ff_reg_enable_e0[1] ;
input n3_9;
input \ff_reg_wave_length_e0[0] ;
input n3_7;
input n3_11;
input \ff_reg_enable_a1[0] ;
input \ff_reg_enable_b1[0] ;
input \ff_reg_enable_a1[1] ;
input \ff_reg_enable_b1[1] ;
input \ff_reg_enable_a0[0] ;
input \ff_reg_enable_d0[0] ;
input \ff_reg_enable_b0[0] ;
input \ff_reg_enable_c0[0] ;
input \ff_reg_enable_a0[1] ;
input \ff_reg_enable_d0[1] ;
input \ff_reg_enable_b0[1] ;
input \ff_reg_enable_c0[1] ;
input \ff_reg_wave_length_e1[1] ;
input ff_reg_clone_wave_e1;
input \ff_reg_wave_length_e1[0] ;
input \ff_reg_enable_e1[0] ;
input \ff_reg_enable_c1[0] ;
input \ff_reg_enable_d1[0] ;
input \ff_reg_enable_e1[1] ;
input \ff_reg_enable_c1[1] ;
input \ff_reg_enable_d1[1] ;
input reg_wts_enable;
input \ff_reg_ar_a0[5] ;
input ff_ch0_key_on_5;
input ff_ch0_key_off;
input ff_ch0_key_on;
input ff_ch0_key_on_17;
input \ff_reg_rr_d0[1] ;
input \ff_reg_rr_e0[1] ;
input \ff_reg_ar_e0[5] ;
input \ff_reg_ar_b0[5] ;
input \ff_reg_ar_c0[5] ;
input \ff_reg_ar_c0[4] ;
input \ff_reg_ar_b0[4] ;
input \ff_reg_ar_e0[4] ;
input \ff_reg_ar_a0[4] ;
input \ff_reg_ar_e0[6] ;
input \ff_reg_dr_a0[3] ;
input \ff_reg_ar_a0[3] ;
input \ff_reg_dr_d0[7] ;
input \ff_reg_dr_a0[2] ;
input \ff_reg_dr_a0[5] ;
input \ff_reg_rr_d0[7] ;
input \ff_reg_rr_e0[7] ;
input \ff_reg_rr_d0[6] ;
input \ff_reg_rr_e0[6] ;
input \ff_reg_rr_b0[5] ;
input \ff_reg_rr_c0[5] ;
input \ff_reg_rr_d0[4] ;
input \ff_reg_rr_e0[4] ;
input \ff_reg_rr_b0[3] ;
input \ff_reg_rr_c0[3] ;
input \ff_reg_rr_d0[2] ;
input \ff_reg_rr_e0[2] ;
input \ff_reg_rr_d0[0] ;
input \ff_reg_rr_e0[0] ;
input \ff_reg_dr_a0[1] ;
input \ff_reg_dr_d0[1] ;
input \ff_reg_dr_e0[1] ;
input \ff_reg_sr_d0[1] ;
input \ff_reg_ar_a0[6] ;
input \ff_reg_ar_b0[6] ;
input \ff_reg_dr_b0[3] ;
input \ff_reg_dr_c0[3] ;
input \ff_reg_dr_d0[3] ;
input \ff_reg_dr_e0[3] ;
input \ff_reg_ar_e0[3] ;
input \ff_reg_ar_b0[3] ;
input \ff_reg_ar_c0[3] ;
input \ff_reg_dr_b0[7] ;
input \ff_reg_dr_c0[7] ;
input \ff_reg_dr_a0[7] ;
input \ff_reg_dr_e0[7] ;
input \ff_reg_dr_b0[2] ;
input \ff_reg_dr_c0[2] ;
input \ff_reg_dr_d0[2] ;
input \ff_reg_dr_e0[2] ;
input \ff_reg_dr_b0[5] ;
input \ff_reg_dr_c0[5] ;
input \ff_reg_dr_d0[5] ;
input \ff_reg_dr_e0[5] ;
input \ff_reg_dr_a0[0] ;
input \ff_reg_dr_d0[0] ;
input \ff_reg_dr_e0[0] ;
input \ff_reg_dr_a0[4] ;
input \ff_reg_dr_d0[4] ;
input \ff_reg_dr_e0[4] ;
input \ff_reg_dr_a0[6] ;
input \ff_reg_dr_d0[6] ;
input \ff_reg_dr_e0[6] ;
input \ff_reg_dr_b0[1] ;
input \ff_reg_dr_c0[1] ;
input \ff_reg_ar_b0[1] ;
input \ff_reg_ar_c0[1] ;
input \ff_reg_ar_a0[1] ;
input \ff_reg_ar_e0[1] ;
input \ff_reg_sr_b0[1] ;
input \ff_reg_sr_c0[1] ;
input \ff_reg_sr_a0[1] ;
input \ff_reg_sr_e0[1] ;
input \ff_reg_sl_d0[3] ;
input \ff_reg_sl_e0[3] ;
input \ff_reg_sl_b0[3] ;
input \ff_reg_sl_b0[0] ;
input \ff_reg_sl_c0[0] ;
input \ff_reg_sl_d0[0] ;
input \ff_reg_sl_d0[4] ;
input \ff_reg_sl_e0[4] ;
input \ff_reg_sl_b0[4] ;
input \ff_reg_sl_b0[2] ;
input \ff_reg_sl_c0[2] ;
input \ff_reg_sl_a0[2] ;
input \ff_reg_sl_e0[2] ;
input \ff_reg_sl_d0[2] ;
input \ff_reg_sl_d0[1] ;
input \ff_reg_sl_e0[1] ;
input \ff_reg_sl_b0[1] ;
input \ff_reg_sl_a0[5] ;
input \ff_reg_sl_e0[5] ;
input \ff_reg_sl_d0[5] ;
input \ff_reg_dr_b0[0] ;
input \ff_reg_dr_c0[0] ;
input \ff_reg_sr_a0[0] ;
input \ff_reg_sr_d0[0] ;
input \ff_reg_sr_e0[0] ;
input \ff_reg_dr_b0[4] ;
input \ff_reg_dr_c0[4] ;
input \ff_reg_dr_b0[6] ;
input \ff_reg_dr_c0[6] ;
input \ff_reg_sl_a0[3] ;
input \ff_reg_sl_c0[3] ;
input \ff_reg_sl_a0[0] ;
input \ff_reg_sl_e0[0] ;
input \ff_reg_sl_a0[4] ;
input \ff_reg_sl_c0[4] ;
input \ff_reg_sl_c0[1] ;
input \ff_reg_sl_a0[1] ;
input \ff_reg_sr_b0[0] ;
input \ff_reg_sr_c0[0] ;
input \ff_reg_rr_a0[1] ;
input \ff_reg_rr_b0[1] ;
input \ff_reg_rr_c0[1] ;
input \ff_reg_rr_a0[7] ;
input \ff_reg_rr_b0[7] ;
input \ff_reg_rr_c0[7] ;
input \ff_reg_rr_a0[6] ;
input \ff_reg_rr_b0[6] ;
input \ff_reg_rr_c0[6] ;
input \ff_reg_rr_d0[5] ;
input \ff_reg_rr_a0[5] ;
input \ff_reg_rr_e0[5] ;
input \ff_reg_rr_a0[4] ;
input \ff_reg_rr_b0[4] ;
input \ff_reg_rr_c0[4] ;
input \ff_reg_rr_d0[3] ;
input \ff_reg_rr_a0[3] ;
input \ff_reg_rr_e0[3] ;
input \ff_reg_rr_a0[2] ;
input \ff_reg_rr_b0[2] ;
input \ff_reg_rr_c0[2] ;
input \ff_reg_rr_a0[0] ;
input \ff_reg_rr_b0[0] ;
input \ff_reg_rr_c0[0] ;
input \ff_reg_ar_c0[6] ;
input \ff_ch0_key[1] ;
input ff_ch0_key_release;
input \ff_reg_sl_b0[5] ;
input \ff_reg_sl_c0[5] ;
input ff_ch1_key_on_5;
input ff_ch1_key_on;
input ff_reg_clone_adsr_a1;
input \ff_ch1_key[1] ;
input ff_ch1_key_release;
input ff_ch1_key_on_15;
input ff_reg_clone_key_b1;
input ff_reg_clone_key_a1;
input ff_reg_clone_key_c1;
input ff_ch1_key_off;
input \ff_reg_sr_c0[7] ;
input \ff_reg_sr_d1[7] ;
input \ff_reg_sr_e1[7] ;
input \ff_reg_sr_a1[7] ;
input \ff_reg_dr_c1[6] ;
input \ff_reg_sr_c0[5] ;
input \ff_reg_sr_d1[5] ;
input \ff_reg_sr_e1[5] ;
input \ff_reg_sr_a1[5] ;
input \ff_reg_sr_c0[4] ;
input \ff_reg_sr_d0[2] ;
input \ff_reg_ar_d1[7] ;
input \ff_reg_ar_e1[7] ;
input \ff_reg_ar_d1[6] ;
input \ff_reg_ar_e1[6] ;
input \ff_reg_ar_d1[5] ;
input \ff_reg_ar_e1[5] ;
input \ff_reg_ar_d1[4] ;
input \ff_reg_ar_e1[4] ;
input \ff_reg_ar_d1[3] ;
input \ff_reg_ar_e1[3] ;
input \ff_reg_ar_d1[2] ;
input \ff_reg_ar_e1[2] ;
input \ff_reg_ar_d1[1] ;
input \ff_reg_ar_e1[1] ;
input \ff_reg_ar_d1[0] ;
input \ff_reg_ar_e1[0] ;
input ff_reg_clone_key_d1;
input ff_reg_clone_key_e1;
input \ff_reg_sr_d1[0] ;
input \ff_reg_sr_e1[0] ;
input \ff_reg_sr_a1[0] ;
input \ff_reg_sr_a0[7] ;
input \ff_reg_sr_e0[7] ;
input \ff_reg_sr_d0[7] ;
input \ff_reg_sr_b0[7] ;
input \ff_reg_sr_b1[7] ;
input \ff_reg_sr_c1[7] ;
input \ff_reg_dr_a1[6] ;
input \ff_reg_dr_e1[6] ;
input \ff_reg_dr_d1[6] ;
input \ff_reg_dr_b1[6] ;
input \ff_reg_rr_a1[6] ;
input \ff_reg_rr_d1[6] ;
input \ff_reg_sr_b1[6] ;
input \ff_reg_sr_c1[6] ;
input \ff_reg_sr_a0[6] ;
input \ff_reg_sr_d0[6] ;
input \ff_reg_sr_e0[6] ;
input \ff_reg_sr_a0[5] ;
input \ff_reg_sr_e0[5] ;
input \ff_reg_sr_d0[5] ;
input \ff_reg_sr_b0[5] ;
input \ff_reg_sr_b1[5] ;
input \ff_reg_sr_c1[5] ;
input \ff_reg_dr_a1[4] ;
input \ff_reg_dr_e1[4] ;
input \ff_reg_sr_a1[4] ;
input \ff_reg_sr_e1[4] ;
input \ff_reg_sr_a0[4] ;
input \ff_reg_sr_e0[4] ;
input \ff_reg_sr_d0[4] ;
input \ff_reg_sr_b0[4] ;
input \ff_reg_dr_a1[3] ;
input \ff_reg_dr_e1[3] ;
input \ff_reg_rr_d1[3] ;
input \ff_reg_rr_e1[3] ;
input \ff_reg_sr_a1[3] ;
input \ff_reg_sr_e1[3] ;
input \ff_reg_sr_a0[3] ;
input \ff_reg_sr_d0[3] ;
input \ff_reg_sr_e0[3] ;
input \ff_reg_dr_a1[2] ;
input \ff_reg_dr_e1[2] ;
input \ff_reg_rr_d1[2] ;
input \ff_reg_rr_e1[2] ;
input \ff_reg_sr_a1[2] ;
input \ff_reg_sr_e1[2] ;
input \ff_reg_sr_b0[2] ;
input \ff_reg_sr_c0[2] ;
input \ff_reg_sr_a0[2] ;
input \ff_reg_sr_e0[2] ;
input \ff_reg_ar_c0[7] ;
input \ff_reg_ar_b0[7] ;
input \ff_reg_ar_e0[7] ;
input \ff_reg_ar_a0[7] ;
input \ff_reg_sr_a1[1] ;
input \ff_reg_sr_e1[1] ;
input \ff_reg_ar_a0[2] ;
input \ff_reg_ar_e0[2] ;
input \ff_reg_ar_c0[2] ;
input \ff_reg_ar_b0[2] ;
input \ff_reg_ar_a0[0] ;
input \ff_reg_ar_e0[0] ;
input \ff_reg_ar_c0[0] ;
input \ff_reg_ar_b0[0] ;
input \ff_reg_rr_d1[1] ;
input \ff_reg_sr_b1[0] ;
input \ff_reg_sr_c1[0] ;
input \ff_reg_dr_d1[0] ;
input \ff_reg_dr_b1[0] ;
input \ff_reg_dr_a1[7] ;
input \ff_reg_dr_e1[7] ;
input \ff_reg_sr_b0[6] ;
input \ff_reg_sr_c0[6] ;
input \ff_reg_rr_c1[5] ;
input \ff_reg_dr_a1[5] ;
input \ff_reg_dr_d1[5] ;
input \ff_reg_dr_e1[5] ;
input \ff_reg_rr_a1[4] ;
input \ff_reg_rr_e1[4] ;
input \ff_reg_sr_b0[3] ;
input \ff_reg_sr_c0[3] ;
input \ff_reg_sl_a1[1] ;
input \ff_reg_sl_a1[4] ;
input \ff_reg_sl_a1[3] ;
input \ff_reg_rr_c1[1] ;
input \ff_reg_rr_b1[1] ;
input \ff_reg_rr_a1[7] ;
input \ff_reg_rr_e1[7] ;
input \ff_reg_rr_a1[5] ;
input \ff_reg_rr_e1[5] ;
input \ff_reg_rr_d1[5] ;
input \ff_reg_rr_b1[5] ;
input \ff_reg_dr_b1[5] ;
input \ff_reg_dr_c1[5] ;
input \ff_reg_sl_b1[1] ;
input \ff_reg_sl_c1[1] ;
input \ff_reg_sl_d1[1] ;
input \ff_reg_sl_e1[1] ;
input \ff_reg_sl_d1[4] ;
input \ff_reg_sl_e1[4] ;
input \ff_reg_sl_b1[4] ;
input \ff_reg_sl_c1[4] ;
input \ff_reg_sl_d1[3] ;
input \ff_reg_sl_e1[3] ;
input \ff_reg_sl_b1[3] ;
input \ff_reg_sl_c1[3] ;
input \ff_reg_sl_b1[0] ;
input \ff_reg_sl_a1[0] ;
input \ff_reg_sl_c1[0] ;
input \ff_reg_sl_b1[2] ;
input \ff_reg_sl_c1[2] ;
input \ff_reg_sl_a1[2] ;
input \ff_reg_sl_d1[2] ;
input \ff_reg_sl_e1[2] ;
input \ff_reg_rr_a1[0] ;
input \ff_reg_rr_e1[0] ;
input \ff_reg_dr_a1[1] ;
input \ff_reg_dr_e1[1] ;
input \ff_reg_dr_c1[1] ;
input \ff_reg_sr_d1[6] ;
input \ff_reg_sr_a1[6] ;
input \ff_reg_sr_e1[6] ;
input \ff_reg_dr_b1[4] ;
input \ff_reg_dr_d1[4] ;
input \ff_reg_dr_c1[4] ;
input \ff_reg_sr_b1[4] ;
input \ff_reg_sr_d1[4] ;
input \ff_reg_sr_c1[4] ;
input \ff_reg_dr_d1[3] ;
input \ff_reg_dr_b1[3] ;
input \ff_reg_dr_c1[3] ;
input \ff_reg_sr_b1[3] ;
input \ff_reg_sr_d1[3] ;
input \ff_reg_sr_c1[3] ;
input \ff_reg_dr_b1[2] ;
input \ff_reg_dr_d1[2] ;
input \ff_reg_dr_c1[2] ;
input \ff_reg_sr_b1[2] ;
input \ff_reg_sr_d1[2] ;
input \ff_reg_sr_c1[2] ;
input \ff_reg_ar_b1[7] ;
input \ff_reg_ar_a1[7] ;
input \ff_reg_ar_c1[7] ;
input \ff_reg_ar_b1[6] ;
input \ff_reg_ar_a1[6] ;
input \ff_reg_ar_c1[6] ;
input \ff_reg_ar_b1[5] ;
input \ff_reg_ar_a1[5] ;
input \ff_reg_ar_c1[5] ;
input \ff_reg_ar_b1[4] ;
input \ff_reg_ar_a1[4] ;
input \ff_reg_ar_c1[4] ;
input \ff_reg_ar_b1[3] ;
input \ff_reg_ar_a1[3] ;
input \ff_reg_ar_c1[3] ;
input \ff_reg_ar_b1[2] ;
input \ff_reg_ar_a1[2] ;
input \ff_reg_ar_c1[2] ;
input \ff_reg_ar_b1[1] ;
input \ff_reg_ar_a1[1] ;
input \ff_reg_ar_c1[1] ;
input \ff_reg_ar_b1[0] ;
input \ff_reg_ar_a1[0] ;
input \ff_reg_ar_c1[0] ;
input \ff_reg_rr_a1[1] ;
input \ff_reg_rr_e1[1] ;
input \ff_reg_dr_b1[7] ;
input \ff_reg_dr_d1[7] ;
input \ff_reg_dr_c1[7] ;
input \ff_reg_rr_e1[6] ;
input \ff_reg_rr_c1[6] ;
input \ff_reg_rr_b1[6] ;
input \ff_reg_rr_b1[4] ;
input \ff_reg_rr_d1[4] ;
input \ff_reg_rr_c1[4] ;
input \ff_reg_rr_b1[3] ;
input \ff_reg_rr_c1[3] ;
input \ff_reg_rr_a1[3] ;
input \ff_reg_rr_b1[2] ;
input \ff_reg_rr_c1[2] ;
input \ff_reg_rr_a1[2] ;
input \ff_reg_sr_d1[1] ;
input \ff_reg_sr_b1[1] ;
input \ff_reg_sr_c1[1] ;
input \ff_reg_dr_a1[0] ;
input \ff_reg_dr_c1[0] ;
input \ff_reg_dr_e1[0] ;
input \ff_reg_rr_b1[7] ;
input \ff_reg_rr_d1[7] ;
input \ff_reg_rr_c1[7] ;
input \ff_reg_sl_d1[5] ;
input \ff_reg_sl_e1[5] ;
input \ff_reg_sl_a1[5] ;
input \ff_reg_sl_b1[5] ;
input \ff_reg_sl_c1[5] ;
input \ff_reg_sl_d1[0] ;
input \ff_reg_sl_e1[0] ;
input \ff_reg_dr_d1[1] ;
input \ff_reg_dr_b1[1] ;
input \ff_reg_rr_d1[0] ;
input \ff_reg_rr_b1[0] ;
input \ff_reg_rr_c1[0] ;
input \ff_reg_frequency_count_e0[10] ;
input n3_27;
input \ff_reg_frequency_count_e0[9] ;
input n3_29;
input \ff_reg_frequency_count_e0[7] ;
input n3_33;
input \ff_reg_frequency_count_e0[6] ;
input n3_35;
input \ff_reg_frequency_count_e0[5] ;
input n3_37;
input \ff_reg_frequency_count_e0[4] ;
input n3_39;
input \ff_reg_frequency_count_e0[3] ;
input n3_41;
input \ff_reg_frequency_count_e0[2] ;
input n3_43;
input \ff_reg_frequency_count_e0[1] ;
input n3_45;
input \ff_reg_frequency_count_e0[0] ;
input n3_47;
input n3_25;
input \ff_reg_frequency_count_e0[11] ;
input n3_31;
input \ff_reg_frequency_count_e0[8] ;
input n3_49;
input \ff_reg_frequency_count_e1[11] ;
input ff_reg_clone_frequency_e1;
input n3_51;
input \ff_reg_frequency_count_e1[10] ;
input n3_53;
input \ff_reg_frequency_count_e1[9] ;
input n3_55;
input \ff_reg_frequency_count_e1[8] ;
input n3_57;
input \ff_reg_frequency_count_e1[7] ;
input n3_59;
input \ff_reg_frequency_count_e1[6] ;
input n3_61;
input \ff_reg_frequency_count_e1[5] ;
input n3_63;
input \ff_reg_frequency_count_e1[4] ;
input n3_65;
input \ff_reg_frequency_count_e1[3] ;
input n3_67;
input \ff_reg_frequency_count_e1[2] ;
input n3_69;
input \ff_reg_frequency_count_e1[1] ;
input n3_71;
input \ff_reg_frequency_count_e1[0] ;
input o_15_8;
input o_47_9;
input o_41_10;
input o_9;
input reg_noise_enable_a0;
input reg_noise_enable_d0;
input reg_noise_enable_e0;
input reg_noise_enable_b0;
input reg_noise_enable_c0;
input o_63_11;
input o_57;
input o_51;
input o_45_12;
input ff_reg_noise_enable_a1;
input ff_reg_noise_enable_d1;
input ff_reg_noise_enable_e1;
input ff_reg_noise_enable_b1;
input ff_reg_noise_enable_c1;
input \reg_noise_sel_d0[0] ;
input \reg_noise_sel_e0[0] ;
input \ff_reg_noise_sel_a1[0] ;
input \reg_noise_sel_a0[0] ;
input ff_reg_clone_noise_a1;
input \reg_noise_sel_b0[0] ;
input \reg_noise_sel_c0[0] ;
input \reg_noise_frequency0[1] ;
input \reg_noise_frequency0[3] ;
input \reg_noise_frequency0[4] ;
input \reg_noise_frequency0[2] ;
input \reg_noise_frequency0[0] ;
input \reg_noise_frequency1[1] ;
input \reg_noise_frequency1[0] ;
input \reg_noise_frequency1[2] ;
input \reg_noise_frequency1[3] ;
input \reg_noise_frequency1[4] ;
input \reg_noise_frequency2[1] ;
input \reg_noise_frequency2[3] ;
input \reg_noise_frequency2[4] ;
input \reg_noise_frequency2[2] ;
input \reg_noise_frequency2[0] ;
input \reg_noise_frequency3[1] ;
input \reg_noise_frequency3[3] ;
input \reg_noise_frequency3[4] ;
input \reg_noise_frequency3[2] ;
input \reg_noise_frequency3[0] ;
input \reg_noise_sel_d1[1] ;
input \reg_noise_sel_e1[1] ;
input \reg_noise_sel_d1[0] ;
input \reg_noise_sel_e1[0] ;
input \reg_noise_sel_b1[1] ;
input \reg_noise_sel_c1[1] ;
input \reg_noise_sel_b1[0] ;
input \reg_noise_sel_c1[0] ;
input \reg_noise_sel_a0[1] ;
input \ff_reg_noise_sel_a1[1] ;
input \reg_noise_sel_e0[1] ;
input \reg_noise_sel_d0[1] ;
input \reg_noise_sel_b0[1] ;
input \reg_noise_sel_c0[1] ;
output ff_sram_ce1;
output ff_sram_q_en;
output \ff_active[2] ;
output \ff_active[1] ;
output \ff_active[0] ;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_right_out[11] ;
output \ff_right_out[10] ;
output \ff_right_out[9] ;
output \ff_right_out[8] ;
output \ff_right_out[7] ;
output \ff_right_out[6] ;
output \ff_right_out[5] ;
output \ff_right_out[4] ;
output \ff_right_out[3] ;
output \ff_right_out[2] ;
output \ff_right_out[1] ;
output \ff_right_out[0] ;
output \ff_left_out[11] ;
output \timer1_address[1]_3 ;
output \timer1_address[0]_3 ;
output n280;
output \timer1_address[1] ;
output \w_sram_a0[4] ;
output \w_sram_a1[4] ;
output \w_sram_a1[3] ;
output \w_sram_a1[2] ;
output \timer1_address[1]_11 ;
output \timer1_address[0] ;
output \timer1_address[0]_11 ;
output \w_sram_a0[8] ;
output o;
output o_603;
output o_605;
output \w_state_out[2] ;
output \w_state_out[0] ;
output \counter_out[13] ;
output \counter_out[11] ;
output \counter_out[10] ;
output \w_state_out[2]_13 ;
output \counter_out[19] ;
output \counter_out[18] ;
output \counter_out[17] ;
output \counter_out[16] ;
output \counter_out[15] ;
output \counter_out[14] ;
output \counter_out[12] ;
output \counter_out[7] ;
output \level_out[6] ;
output n37;
output n37_37;
output n37_41;
output n37_45;
output n37_49;
output n37_53;
output n37_57;
output n37_61;
output \counter_out[7]_21 ;
output \counter_out[7]_23 ;
output \w_state_out[0]_25 ;
output n37_93;
output \w_state_out[0]_39 ;
output \w_state_out[0]_41 ;
output \w_state_out[0]_45 ;
output \w_state_out[0]_47 ;
output \w_state_out[0]_49 ;
output \w_state_out[0]_57 ;
output \w_state_out[0]_59 ;
output \w_state_out[0]_61 ;
output \w_state_out[0]_65 ;
output \w_state_out[1] ;
output \w_state_out[2]_23 ;
output \w_state_out[0]_87 ;
output o_15;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output \w_state_out[1]_5 ;
output \w_state_out[0]_5 ;
output \counter_out[19]_11 ;
output \w_state_out[1]_27 ;
output \counter_out[19]_27 ;
output \counter_out[18]_31 ;
output \counter_out[17]_23 ;
output \counter_out[16]_27 ;
output \counter_out[14]_27 ;
output \counter_out[13]_23 ;
output \counter_out[8] ;
output \counter_out[6] ;
output \counter_out[15]_43 ;
output \counter_out[15]_45 ;
output \w_state_out[2]_19 ;
output o_15_0;
output o_17_1;
output o_19_2;
output o_23_3;
output o_25_4;
output o_27_5;
output o_35;
output o_39;
output o_41;
output o_43;
output o_45;
output o_47;
output o_49;
output o_53;
output o_55;
output o_63;
output o_71;
output \wave_address_out[4] ;
output \wave_address_out[5] ;
output \wave_address_out[0] ;
output \wave_address_out[2] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6] ;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
output n4;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_6 ;
output \ff_noise[17]_3_7 ;
wire VCC;
wire \ff_sram_id[2] ;
wire \ff_sram_id[1] ;
wire \ff_sram_id[0] ;
wire ff_sram_ce0;
wire ff_sram_ce1;
wire ff_sram_q_en;
wire \ff_sram_a[6] ;
wire \ff_sram_a[5] ;
wire \ff_sram_a[4] ;
wire \ff_sram_a[3] ;
wire \ff_sram_a[2] ;
wire \ff_sram_a[1] ;
wire \ff_sram_a[0] ;
wire \ff_sram_d[7] ;
wire \ff_sram_d[6] ;
wire \ff_sram_d[5] ;
wire \ff_sram_d[4] ;
wire \ff_sram_d[3] ;
wire \ff_sram_d[2] ;
wire \ff_sram_d[1] ;
wire \ff_sram_d[0] ;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_integ[11] ;
wire \ff_left_integ[10] ;
wire \ff_left_integ[9] ;
wire \ff_left_integ[8] ;
wire \ff_left_integ[7] ;
wire \ff_left_integ[6] ;
wire \ff_left_integ[5] ;
wire \ff_left_integ[4] ;
wire \ff_left_integ[3] ;
wire \ff_left_integ[2] ;
wire \ff_left_integ[1] ;
wire \ff_left_integ[0] ;
wire \ff_right_integ[11] ;
wire \ff_right_integ[10] ;
wire \ff_right_integ[9] ;
wire \ff_right_integ[8] ;
wire \ff_right_integ[7] ;
wire \ff_right_integ[6] ;
wire \ff_right_integ[5] ;
wire \ff_right_integ[4] ;
wire \ff_right_integ[3] ;
wire \ff_right_integ[2] ;
wire \ff_right_integ[1] ;
wire \ff_right_integ[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire ff_sram_we_5;
wire ff_sram_oe_5;
wire n293;
wire n293_1_COUT;
wire n292;
wire n292_1_COUT;
wire n291;
wire n291_1_COUT;
wire n290;
wire n290_1_COUT;
wire n289;
wire n289_1_COUT;
wire n288;
wire n288_1_COUT;
wire n287;
wire n287_1_COUT;
wire n286;
wire n286_1_COUT;
wire n285;
wire n285_1_COUT;
wire n284;
wire n284_1_COUT;
wire n283;
wire n283_1_COUT;
wire n282;
wire n282_1_COUT;
wire n293_4;
wire n293_3_COUT;
wire n292_4;
wire n292_3_COUT;
wire n291_4;
wire n291_3_COUT;
wire n290_4;
wire n290_3_COUT;
wire n289_4;
wire n289_3_COUT;
wire n288_4;
wire n288_3_COUT;
wire n287_4;
wire n287_3_COUT;
wire n286_4;
wire n286_3_COUT;
wire n285_4;
wire n285_3_COUT;
wire n284_4;
wire n284_3_COUT;
wire n283_4;
wire n283_3_COUT;
wire n282_4;
wire n282_3_COUT;
wire n306;
wire n306_1_COUT;
wire n305;
wire n305_1_COUT;
wire n304;
wire n304_1_COUT;
wire n303;
wire n303_1_COUT;
wire n302;
wire n302_1_COUT;
wire n301;
wire n301_1_COUT;
wire n300;
wire n300_1_COUT;
wire n299;
wire n299_1_COUT;
wire n298;
wire n298_1_COUT;
wire n297;
wire n297_1_COUT;
wire n296;
wire n296_1_COUT;
wire n295;
wire n295_1_COUT;
wire n306_4;
wire n306_3_COUT;
wire n305_4;
wire n305_3_COUT;
wire n304_4;
wire n304_3_COUT;
wire n303_4;
wire n303_3_COUT;
wire n302_4;
wire n302_3_COUT;
wire n301_4;
wire n301_3_COUT;
wire n300_4;
wire n300_3_COUT;
wire n299_4;
wire n299_3_COUT;
wire n298_4;
wire n298_3_COUT;
wire n297_4;
wire n297_3_COUT;
wire n296_4;
wire n296_3_COUT;
wire n295_4;
wire n295_3_COUT;
wire \timer1_address[1]_3 ;
wire \timer1_address[0]_3 ;
wire n71;
wire \w_sram_a0[8]_3 ;
wire \w_sram_a0[6] ;
wire \w_sram_a0[5] ;
wire \w_sram_a0[4]_3 ;
wire \w_sram_a0[3]_3 ;
wire \w_sram_a0[2]_3 ;
wire \w_sram_a0[1]_3 ;
wire \w_sram_a0[0]_3 ;
wire \w_sram_a1[6] ;
wire \w_sram_a1[5] ;
wire \w_sram_a1[4]_3 ;
wire \w_sram_a1[3]_3 ;
wire \w_sram_a1[2]_3 ;
wire \w_sram_a1[1]_3 ;
wire \w_sram_a1[0]_3 ;
wire n280;
wire \w_right_channel1[0] ;
wire \w_right_channel1[1] ;
wire \w_right_channel1[2] ;
wire \w_right_channel1[3] ;
wire \w_right_channel1[4] ;
wire \w_right_channel1[5] ;
wire \w_right_channel1[6] ;
wire \w_right_channel1[7] ;
wire \w_left_channel1[0] ;
wire \w_left_channel1[1] ;
wire \w_left_channel1[2] ;
wire \w_left_channel1[3] ;
wire \w_left_channel1[4] ;
wire \w_left_channel1[5] ;
wire \w_left_channel1[6] ;
wire \w_left_channel1[7] ;
wire \w_right_channel0[0] ;
wire \w_right_channel0[1] ;
wire \w_right_channel0[2] ;
wire \w_right_channel0[3] ;
wire \w_right_channel0[4] ;
wire \w_right_channel0[5] ;
wire \w_right_channel0[6] ;
wire \w_right_channel0[7] ;
wire \w_left_channel0[0] ;
wire \w_left_channel0[1] ;
wire \w_left_channel0[2] ;
wire \w_left_channel0[3] ;
wire \w_left_channel0[4] ;
wire \w_left_channel0[5] ;
wire \w_left_channel0[6] ;
wire \w_left_channel0[7] ;
wire w_sram_we1;
wire w_sram_we0;
wire n113;
wire n112;
wire \timer1_address[1]_5 ;
wire \timer1_address[1] ;
wire \timer1_address[0]_5 ;
wire \timer1_address[0]_7 ;
wire \w_sram_a0[9] ;
wire \w_sram_a0[7] ;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a0[2] ;
wire \w_sram_a0[1] ;
wire \w_sram_a0[0] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \w_sram_a1[1] ;
wire \w_sram_a1[0] ;
wire \w_right_channel1[0]_7 ;
wire \w_left_channel1[0]_7 ;
wire \w_right_channel0[0]_7 ;
wire \w_left_channel0[0]_7 ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire \w_right_channel1[0]_9 ;
wire \w_left_channel1[0]_9 ;
wire \w_right_channel0[0]_9 ;
wire \w_right_channel0[0]_11 ;
wire \w_left_channel0[0]_9 ;
wire \w_left_channel0[0]_11 ;
wire \timer1_address[1]_13 ;
wire \timer1_address[0]_13 ;
wire \w_right_channel1[0]_15 ;
wire \w_right_channel1[0]_17 ;
wire \w_right_channel1[0]_19 ;
wire \w_left_channel1[0]_15 ;
wire \w_left_channel1[0]_17 ;
wire \w_left_channel1[0]_19 ;
wire n307;
wire n308;
wire n309;
wire n310;
wire n311;
wire n312;
wire n313;
wire n314;
wire n315;
wire n316;
wire n317;
wire n318;
wire n319;
wire n320;
wire n321;
wire n322;
wire n323;
wire n324;
wire n325;
wire n326;
wire n327;
wire n328;
wire n329;
wire n330;
wire \w_sram_a0[8] ;
wire \w_sram_a0[9]_7 ;
wire \w_sram_a0[7]_7 ;
wire \timer1_address[1]_15 ;
wire ff_sram_we;
wire ff_sram_oe;
wire n53;
wire n375;
wire n363;
wire n114;
wire o;
wire o_603;
wire o_605;
wire \w_state_out[2] ;
wire \w_state_out[0] ;
wire \counter_out[13] ;
wire \counter_out[11] ;
wire \counter_out[10] ;
wire \w_state_out[2]_13 ;
wire \counter_out[19] ;
wire \counter_out[18] ;
wire \counter_out[17] ;
wire \counter_out[16] ;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[12] ;
wire \counter_out[7] ;
wire \level_out[6] ;
wire n37;
wire n37_37;
wire n37_41;
wire n37_45;
wire n37_49;
wire n37_53;
wire n37_57;
wire n37_61;
wire \counter_out[7]_21 ;
wire \counter_out[7]_23 ;
wire \w_state_out[0]_25 ;
wire n37_93;
wire \w_state_out[0]_39 ;
wire \w_state_out[0]_41 ;
wire \w_state_out[0]_45 ;
wire \w_state_out[0]_47 ;
wire \w_state_out[0]_49 ;
wire \w_state_out[0]_57 ;
wire \w_state_out[0]_59 ;
wire \w_state_out[0]_61 ;
wire \w_state_out[0]_65 ;
wire \w_state_out[1] ;
wire \w_state_out[2]_23 ;
wire \w_state_out[0]_87 ;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire \w_state_out[1]_5 ;
wire \w_state_out[0]_5 ;
wire \counter_out[19]_11 ;
wire \w_state_out[1]_27 ;
wire \counter_out[19]_27 ;
wire \counter_out[18]_31 ;
wire \counter_out[17]_23 ;
wire \counter_out[16]_27 ;
wire \counter_out[14]_27 ;
wire \counter_out[13]_23 ;
wire \counter_out[8] ;
wire \counter_out[6] ;
wire \counter_out[15]_43 ;
wire \counter_out[15]_45 ;
wire \w_state_out[2]_19 ;
wire o_15_0;
wire o_17_1;
wire o_19_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_35;
wire o_39;
wire o_41;
wire o_43;
wire o_45;
wire o_47;
wire o_49;
wire o_53;
wire o_55;
wire o_63;
wire o_71;
wire \ff_wave_address_e[6] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire n3_15;
wire n3_19;
wire n3_21;
wire n3_23;
wire n3_25_251;
wire n3_27_252;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \wave_address_out[0] ;
wire \ff_wave_address_e[4]_3 ;
wire \ff_wave_address_e[3]_3 ;
wire \ff_wave_address_e[2]_3 ;
wire \ff_wave_address_e[1]_3 ;
wire \ff_wave_address_e[0]_3 ;
wire n3_19_267;
wire n3_21_268;
wire n3_23_269;
wire n3_25_270;
wire n3_27_271;
wire \wave_address_out[2] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7]_3 ;
wire \ff_channel[6]_3 ;
wire \ff_channel[5]_3 ;
wire \ff_channel[4]_3 ;
wire \ff_channel[3]_3 ;
wire \ff_channel[2]_3 ;
wire \ff_channel[1]_3 ;
wire \ff_channel[0]_3 ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire o_5;
wire o_7;
wire n4_5;
wire n4;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_6 ;
wire \ff_noise[17]_3_7 ;
wire GND;
VCC VCC_ins9873 (
.V(VCC) 
);
GSR VCC_ins9974 (
.GSRI(VCC) 
);
DFFCE \ff_sram_id[2]_ins11113  (
.D(\sram_id[2] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_id[2] ) 
);
DFFCE \ff_sram_id[1]_ins11114  (
.D(\sram_id[1] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_id[1] ) 
);
DFFCE \ff_sram_id[0]_ins11115  (
.D(\sram_id[0] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_id[0] ) 
);
DFFCE ff_sram_ce0_ins11116 (
.D(sram_ce0),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(ff_sram_ce0) 
);
DFFCE ff_sram_ce1_ins11117 (
.D(sram_ce1),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(ff_sram_ce1) 
);
DFFC ff_sram_q_en_ins11118 (
.D(n53),
.CLK(clk_3),
.CLEAR(n84),
.Q(ff_sram_q_en) 
);
DFFCE \ff_sram_a[6]_ins11119  (
.D(\sram_a[6] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[6] ) 
);
DFFCE \ff_sram_a[5]_ins11120  (
.D(\sram_a[5] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[5] ) 
);
DFFCE \ff_sram_a[4]_ins11121  (
.D(\sram_a[4] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[4] ) 
);
DFFCE \ff_sram_a[3]_ins11122  (
.D(\sram_a[3] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[3] ) 
);
DFFCE \ff_sram_a[2]_ins11123  (
.D(\sram_a[2] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[2] ) 
);
DFFCE \ff_sram_a[1]_ins11124  (
.D(\sram_a[1] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[1] ) 
);
DFFCE \ff_sram_a[0]_ins11125  (
.D(\sram_a[0] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_a[0] ) 
);
DFFCE \ff_sram_d[7]_ins11126  (
.D(\sram_d[7] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[7] ) 
);
DFFCE \ff_sram_d[6]_ins11127  (
.D(\sram_d[6] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[6] ) 
);
DFFCE \ff_sram_d[5]_ins11128  (
.D(\sram_d[5] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[5] ) 
);
DFFCE \ff_sram_d[4]_ins11129  (
.D(\sram_d[4] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[4] ) 
);
DFFCE \ff_sram_d[3]_ins11130  (
.D(\sram_d[3] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[3] ) 
);
DFFCE \ff_sram_d[2]_ins11131  (
.D(\sram_d[2] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[2] ) 
);
DFFCE \ff_sram_d[1]_ins11132  (
.D(\sram_d[1] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[1] ) 
);
DFFCE \ff_sram_d[0]_ins11133  (
.D(\sram_d[0] ),
.CLK(clk_3),
.CE(n71),
.CLEAR(n84),
.Q(\ff_sram_d[0] ) 
);
DFFC \ff_active[2]_ins11134  (
.D(n112),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[2] ) 
);
DFFC \ff_active[1]_ins11135  (
.D(n113),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[1] ) 
);
DFFC \ff_active[0]_ins11136  (
.D(n114),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_active[0] ) 
);
DFFC \ff_left_integ[11]_ins11137  (
.D(n307),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[11] ) 
);
DFFC \ff_left_integ[10]_ins11138  (
.D(n308),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[10] ) 
);
DFFC \ff_left_integ[9]_ins11139  (
.D(n309),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[9] ) 
);
DFFC \ff_left_integ[8]_ins11140  (
.D(n310),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[8] ) 
);
DFFC \ff_left_integ[7]_ins11141  (
.D(n311),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[7] ) 
);
DFFC \ff_left_integ[6]_ins11142  (
.D(n312),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[6] ) 
);
DFFC \ff_left_integ[5]_ins11143  (
.D(n313),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[5] ) 
);
DFFC \ff_left_integ[4]_ins11144  (
.D(n314),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[4] ) 
);
DFFC \ff_left_integ[3]_ins11145  (
.D(n315),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[3] ) 
);
DFFC \ff_left_integ[2]_ins11146  (
.D(n316),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[2] ) 
);
DFFC \ff_left_integ[1]_ins11147  (
.D(n317),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[1] ) 
);
DFFC \ff_left_integ[0]_ins11148  (
.D(n318),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_left_integ[0] ) 
);
DFFC \ff_right_integ[11]_ins11149  (
.D(n319),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[11] ) 
);
DFFC \ff_right_integ[10]_ins11150  (
.D(n320),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[10] ) 
);
DFFC \ff_right_integ[9]_ins11151  (
.D(n321),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[9] ) 
);
DFFC \ff_right_integ[8]_ins11152  (
.D(n322),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[8] ) 
);
DFFC \ff_right_integ[7]_ins11153  (
.D(n323),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[7] ) 
);
DFFC \ff_right_integ[6]_ins11154  (
.D(n324),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[6] ) 
);
DFFC \ff_right_integ[5]_ins11155  (
.D(n325),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[5] ) 
);
DFFC \ff_right_integ[4]_ins11156  (
.D(n326),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[4] ) 
);
DFFC \ff_right_integ[3]_ins11157  (
.D(n327),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[3] ) 
);
DFFC \ff_right_integ[2]_ins11158  (
.D(n328),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[2] ) 
);
DFFC \ff_right_integ[1]_ins11159  (
.D(n329),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[1] ) 
);
DFFC \ff_right_integ[0]_ins11160  (
.D(n330),
.CLK(clk_3),
.CLEAR(n84),
.Q(\ff_right_integ[0] ) 
);
DFFCE \ff_left_out[10]_ins11161  (
.D(\ff_left_integ[10] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[10] ) 
);
DFFCE \ff_left_out[9]_ins11162  (
.D(\ff_left_integ[9] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[9] ) 
);
DFFCE \ff_left_out[8]_ins11163  (
.D(\ff_left_integ[8] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[8] ) 
);
DFFCE \ff_left_out[7]_ins11164  (
.D(\ff_left_integ[7] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[7] ) 
);
DFFCE \ff_left_out[6]_ins11165  (
.D(\ff_left_integ[6] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[6] ) 
);
DFFCE \ff_left_out[5]_ins11166  (
.D(\ff_left_integ[5] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[5] ) 
);
DFFCE \ff_left_out[4]_ins11167  (
.D(\ff_left_integ[4] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[4] ) 
);
DFFCE \ff_left_out[3]_ins11168  (
.D(\ff_left_integ[3] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[3] ) 
);
DFFCE \ff_left_out[2]_ins11169  (
.D(\ff_left_integ[2] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[2] ) 
);
DFFCE \ff_left_out[1]_ins11170  (
.D(\ff_left_integ[1] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[1] ) 
);
DFFCE \ff_left_out[0]_ins11171  (
.D(\ff_left_integ[0] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_left_out[0] ) 
);
DFFPE \ff_right_out[11]_ins11172  (
.D(n375),
.CLK(clk_3),
.CE(n280),
.PRESET(n84),
.Q(\ff_right_out[11] ) 
);
DFFCE \ff_right_out[10]_ins11174  (
.D(\ff_right_integ[10] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[10] ) 
);
DFFCE \ff_right_out[9]_ins11175  (
.D(\ff_right_integ[9] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[9] ) 
);
DFFCE \ff_right_out[8]_ins11176  (
.D(\ff_right_integ[8] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[8] ) 
);
DFFCE \ff_right_out[7]_ins11177  (
.D(\ff_right_integ[7] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[7] ) 
);
DFFCE \ff_right_out[6]_ins11178  (
.D(\ff_right_integ[6] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[6] ) 
);
DFFCE \ff_right_out[5]_ins11179  (
.D(\ff_right_integ[5] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[5] ) 
);
DFFCE \ff_right_out[4]_ins11180  (
.D(\ff_right_integ[4] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[4] ) 
);
DFFCE \ff_right_out[3]_ins11181  (
.D(\ff_right_integ[3] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[3] ) 
);
DFFCE \ff_right_out[2]_ins11182  (
.D(\ff_right_integ[2] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[2] ) 
);
DFFCE \ff_right_out[1]_ins11183  (
.D(\ff_right_integ[1] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[1] ) 
);
DFFCE \ff_right_out[0]_ins11184  (
.D(\ff_right_integ[0] ),
.CLK(clk_3),
.CE(n280),
.CLEAR(n84),
.Q(\ff_right_out[0] ) 
);
DFFPE \ff_left_out[11]_ins11186  (
.D(n363),
.CLK(clk_3),
.CE(n280),
.PRESET(n84),
.Q(\ff_left_out[11] ) 
);
DFFCE ff_sram_we_ins12618 (
.D(sram_we),
.CLK(clk_3),
.CE(ff_sram_we),
.CLEAR(n84),
.Q(ff_sram_we_5) 
);
defparam ff_sram_we_ins12618.INIT=1'b0;
DFFCE ff_sram_oe_ins12621 (
.D(sram_oe),
.CLK(clk_3),
.CE(ff_sram_oe),
.CLEAR(n84),
.Q(ff_sram_oe_5) 
);
defparam ff_sram_oe_ins12621.INIT=1'b0;
ALU n293_ins13902 (
.I0(\ff_left_integ[0] ),
.I1(\w_left_channel0[0] ),
.I3(GND),
.CIN(GND),
.SUM(n293),
.COUT(n293_1_COUT) 
);
defparam n293_ins13902.ALU_MODE=0;
ALU n292_ins13903 (
.I0(\ff_left_integ[1] ),
.I1(\w_left_channel0[1] ),
.I3(GND),
.CIN(n293_1_COUT),
.SUM(n292),
.COUT(n292_1_COUT) 
);
defparam n292_ins13903.ALU_MODE=0;
ALU n291_ins13904 (
.I0(\ff_left_integ[2] ),
.I1(\w_left_channel0[2] ),
.I3(GND),
.CIN(n292_1_COUT),
.SUM(n291),
.COUT(n291_1_COUT) 
);
defparam n291_ins13904.ALU_MODE=0;
ALU n290_ins13905 (
.I0(\ff_left_integ[3] ),
.I1(\w_left_channel0[3] ),
.I3(GND),
.CIN(n291_1_COUT),
.SUM(n290),
.COUT(n290_1_COUT) 
);
defparam n290_ins13905.ALU_MODE=0;
ALU n289_ins13906 (
.I0(\ff_left_integ[4] ),
.I1(\w_left_channel0[4] ),
.I3(GND),
.CIN(n290_1_COUT),
.SUM(n289),
.COUT(n289_1_COUT) 
);
defparam n289_ins13906.ALU_MODE=0;
ALU n288_ins13907 (
.I0(\ff_left_integ[5] ),
.I1(\w_left_channel0[5] ),
.I3(GND),
.CIN(n289_1_COUT),
.SUM(n288),
.COUT(n288_1_COUT) 
);
defparam n288_ins13907.ALU_MODE=0;
ALU n287_ins13908 (
.I0(\ff_left_integ[6] ),
.I1(\w_left_channel0[6] ),
.I3(GND),
.CIN(n288_1_COUT),
.SUM(n287),
.COUT(n287_1_COUT) 
);
defparam n287_ins13908.ALU_MODE=0;
ALU n286_ins13909 (
.I0(\ff_left_integ[7] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n287_1_COUT),
.SUM(n286),
.COUT(n286_1_COUT) 
);
defparam n286_ins13909.ALU_MODE=0;
ALU n285_ins13910 (
.I0(\ff_left_integ[8] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n286_1_COUT),
.SUM(n285),
.COUT(n285_1_COUT) 
);
defparam n285_ins13910.ALU_MODE=0;
ALU n284_ins13911 (
.I0(\ff_left_integ[9] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n285_1_COUT),
.SUM(n284),
.COUT(n284_1_COUT) 
);
defparam n284_ins13911.ALU_MODE=0;
ALU n283_ins13912 (
.I0(\ff_left_integ[10] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n284_1_COUT),
.SUM(n283),
.COUT(n283_1_COUT) 
);
defparam n283_ins13912.ALU_MODE=0;
ALU n282_ins13913 (
.I0(\ff_left_integ[11] ),
.I1(\w_left_channel0[7] ),
.I3(GND),
.CIN(n283_1_COUT),
.SUM(n282),
.COUT(n282_1_COUT) 
);
defparam n282_ins13913.ALU_MODE=0;
ALU n293_ins13914 (
.I0(n293),
.I1(\w_left_channel1[0] ),
.I3(GND),
.CIN(GND),
.SUM(n293_4),
.COUT(n293_3_COUT) 
);
defparam n293_ins13914.ALU_MODE=0;
ALU n292_ins13915 (
.I0(n292),
.I1(\w_left_channel1[1] ),
.I3(GND),
.CIN(n293_3_COUT),
.SUM(n292_4),
.COUT(n292_3_COUT) 
);
defparam n292_ins13915.ALU_MODE=0;
ALU n291_ins13916 (
.I0(n291),
.I1(\w_left_channel1[2] ),
.I3(GND),
.CIN(n292_3_COUT),
.SUM(n291_4),
.COUT(n291_3_COUT) 
);
defparam n291_ins13916.ALU_MODE=0;
ALU n290_ins13917 (
.I0(n290),
.I1(\w_left_channel1[3] ),
.I3(GND),
.CIN(n291_3_COUT),
.SUM(n290_4),
.COUT(n290_3_COUT) 
);
defparam n290_ins13917.ALU_MODE=0;
ALU n289_ins13918 (
.I0(n289),
.I1(\w_left_channel1[4] ),
.I3(GND),
.CIN(n290_3_COUT),
.SUM(n289_4),
.COUT(n289_3_COUT) 
);
defparam n289_ins13918.ALU_MODE=0;
ALU n288_ins13919 (
.I0(n288),
.I1(\w_left_channel1[5] ),
.I3(GND),
.CIN(n289_3_COUT),
.SUM(n288_4),
.COUT(n288_3_COUT) 
);
defparam n288_ins13919.ALU_MODE=0;
ALU n287_ins13920 (
.I0(n287),
.I1(\w_left_channel1[6] ),
.I3(GND),
.CIN(n288_3_COUT),
.SUM(n287_4),
.COUT(n287_3_COUT) 
);
defparam n287_ins13920.ALU_MODE=0;
ALU n286_ins13921 (
.I0(n286),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n287_3_COUT),
.SUM(n286_4),
.COUT(n286_3_COUT) 
);
defparam n286_ins13921.ALU_MODE=0;
ALU n285_ins13922 (
.I0(n285),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n286_3_COUT),
.SUM(n285_4),
.COUT(n285_3_COUT) 
);
defparam n285_ins13922.ALU_MODE=0;
ALU n284_ins13923 (
.I0(n284),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n285_3_COUT),
.SUM(n284_4),
.COUT(n284_3_COUT) 
);
defparam n284_ins13923.ALU_MODE=0;
ALU n283_ins13924 (
.I0(n283),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n284_3_COUT),
.SUM(n283_4),
.COUT(n283_3_COUT) 
);
defparam n283_ins13924.ALU_MODE=0;
ALU n282_ins13925 (
.I0(n282),
.I1(\w_left_channel1[7] ),
.I3(GND),
.CIN(n283_3_COUT),
.SUM(n282_4),
.COUT(n282_3_COUT) 
);
defparam n282_ins13925.ALU_MODE=0;
ALU n306_ins13926 (
.I0(\ff_right_integ[0] ),
.I1(\w_right_channel0[0] ),
.I3(GND),
.CIN(GND),
.SUM(n306),
.COUT(n306_1_COUT) 
);
defparam n306_ins13926.ALU_MODE=0;
ALU n305_ins13927 (
.I0(\ff_right_integ[1] ),
.I1(\w_right_channel0[1] ),
.I3(GND),
.CIN(n306_1_COUT),
.SUM(n305),
.COUT(n305_1_COUT) 
);
defparam n305_ins13927.ALU_MODE=0;
ALU n304_ins13928 (
.I0(\ff_right_integ[2] ),
.I1(\w_right_channel0[2] ),
.I3(GND),
.CIN(n305_1_COUT),
.SUM(n304),
.COUT(n304_1_COUT) 
);
defparam n304_ins13928.ALU_MODE=0;
ALU n303_ins13929 (
.I0(\ff_right_integ[3] ),
.I1(\w_right_channel0[3] ),
.I3(GND),
.CIN(n304_1_COUT),
.SUM(n303),
.COUT(n303_1_COUT) 
);
defparam n303_ins13929.ALU_MODE=0;
ALU n302_ins13930 (
.I0(\ff_right_integ[4] ),
.I1(\w_right_channel0[4] ),
.I3(GND),
.CIN(n303_1_COUT),
.SUM(n302),
.COUT(n302_1_COUT) 
);
defparam n302_ins13930.ALU_MODE=0;
ALU n301_ins13931 (
.I0(\ff_right_integ[5] ),
.I1(\w_right_channel0[5] ),
.I3(GND),
.CIN(n302_1_COUT),
.SUM(n301),
.COUT(n301_1_COUT) 
);
defparam n301_ins13931.ALU_MODE=0;
ALU n300_ins13932 (
.I0(\ff_right_integ[6] ),
.I1(\w_right_channel0[6] ),
.I3(GND),
.CIN(n301_1_COUT),
.SUM(n300),
.COUT(n300_1_COUT) 
);
defparam n300_ins13932.ALU_MODE=0;
ALU n299_ins13933 (
.I0(\ff_right_integ[7] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n300_1_COUT),
.SUM(n299),
.COUT(n299_1_COUT) 
);
defparam n299_ins13933.ALU_MODE=0;
ALU n298_ins13934 (
.I0(\ff_right_integ[8] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n299_1_COUT),
.SUM(n298),
.COUT(n298_1_COUT) 
);
defparam n298_ins13934.ALU_MODE=0;
ALU n297_ins13935 (
.I0(\ff_right_integ[9] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n298_1_COUT),
.SUM(n297),
.COUT(n297_1_COUT) 
);
defparam n297_ins13935.ALU_MODE=0;
ALU n296_ins13936 (
.I0(\ff_right_integ[10] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n297_1_COUT),
.SUM(n296),
.COUT(n296_1_COUT) 
);
defparam n296_ins13936.ALU_MODE=0;
ALU n295_ins13937 (
.I0(\ff_right_integ[11] ),
.I1(\w_right_channel0[7] ),
.I3(GND),
.CIN(n296_1_COUT),
.SUM(n295),
.COUT(n295_1_COUT) 
);
defparam n295_ins13937.ALU_MODE=0;
ALU n306_ins13938 (
.I0(n306),
.I1(\w_right_channel1[0] ),
.I3(GND),
.CIN(GND),
.SUM(n306_4),
.COUT(n306_3_COUT) 
);
defparam n306_ins13938.ALU_MODE=0;
ALU n305_ins13939 (
.I0(n305),
.I1(\w_right_channel1[1] ),
.I3(GND),
.CIN(n306_3_COUT),
.SUM(n305_4),
.COUT(n305_3_COUT) 
);
defparam n305_ins13939.ALU_MODE=0;
ALU n304_ins13940 (
.I0(n304),
.I1(\w_right_channel1[2] ),
.I3(GND),
.CIN(n305_3_COUT),
.SUM(n304_4),
.COUT(n304_3_COUT) 
);
defparam n304_ins13940.ALU_MODE=0;
ALU n303_ins13941 (
.I0(n303),
.I1(\w_right_channel1[3] ),
.I3(GND),
.CIN(n304_3_COUT),
.SUM(n303_4),
.COUT(n303_3_COUT) 
);
defparam n303_ins13941.ALU_MODE=0;
ALU n302_ins13942 (
.I0(n302),
.I1(\w_right_channel1[4] ),
.I3(GND),
.CIN(n303_3_COUT),
.SUM(n302_4),
.COUT(n302_3_COUT) 
);
defparam n302_ins13942.ALU_MODE=0;
ALU n301_ins13943 (
.I0(n301),
.I1(\w_right_channel1[5] ),
.I3(GND),
.CIN(n302_3_COUT),
.SUM(n301_4),
.COUT(n301_3_COUT) 
);
defparam n301_ins13943.ALU_MODE=0;
ALU n300_ins13944 (
.I0(n300),
.I1(\w_right_channel1[6] ),
.I3(GND),
.CIN(n301_3_COUT),
.SUM(n300_4),
.COUT(n300_3_COUT) 
);
defparam n300_ins13944.ALU_MODE=0;
ALU n299_ins13945 (
.I0(n299),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n300_3_COUT),
.SUM(n299_4),
.COUT(n299_3_COUT) 
);
defparam n299_ins13945.ALU_MODE=0;
ALU n298_ins13946 (
.I0(n298),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n299_3_COUT),
.SUM(n298_4),
.COUT(n298_3_COUT) 
);
defparam n298_ins13946.ALU_MODE=0;
ALU n297_ins13947 (
.I0(n297),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n298_3_COUT),
.SUM(n297_4),
.COUT(n297_3_COUT) 
);
defparam n297_ins13947.ALU_MODE=0;
ALU n296_ins13948 (
.I0(n296),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n297_3_COUT),
.SUM(n296_4),
.COUT(n296_3_COUT) 
);
defparam n296_ins13948.ALU_MODE=0;
ALU n295_ins13949 (
.I0(n295),
.I1(\w_right_channel1[7] ),
.I3(GND),
.CIN(n296_3_COUT),
.SUM(n295_4),
.COUT(n295_3_COUT) 
);
defparam n295_ins13949.ALU_MODE=0;
LUT4 \timer1_address[1]_ins15722  (
.I0(\timer1_address[1]_5 ),
.I1(\timer1_address[1] ),
.I2(\timer1_address[1]_15 ),
.I3(\reg_timer1_channel[3] ),
.F(\timer1_address[1]_3 ) 
);
defparam \timer1_address[1]_ins15722 .INIT=16'hF011;
LUT3 \timer1_address[0]_ins15723  (
.I0(\timer1_address[0]_5 ),
.I1(\timer1_address[0]_7 ),
.I2(\reg_timer1_channel[3] ),
.F(\timer1_address[0]_3 ) 
);
defparam \timer1_address[0]_ins15723 .INIT=8'hCA;
LUT2 n71_ins15724 (
.I0(sram_oe),
.I1(sram_we),
.F(n71) 
);
defparam n71_ins15724.INIT=4'hE;
LUT3 \w_sram_a0[8]_ins15726  (
.I0(\ff_sram_id[1] ),
.I1(\w_sram_a0[8] ),
.I2(\ff_active[1] ),
.F(\w_sram_a0[8]_3 ) 
);
defparam \w_sram_a0[8]_ins15726 .INIT=8'hF8;
LUT4 \w_sram_a0[6]_ins15728  (
.I0(\timer1_address[1] ),
.I1(\timer1_address[1]_5 ),
.I2(\ff_sram_a[6] ),
.I3(\w_sram_a0[8] ),
.F(\w_sram_a0[6] ) 
);
defparam \w_sram_a0[6]_ins15728 .INIT=16'hF111;
LUT3 \w_sram_a0[5]_ins15729  (
.I0(\ff_sram_a[5] ),
.I1(\w_sram_a0[8] ),
.I2(\timer1_address[0]_5 ),
.F(\w_sram_a0[5] ) 
);
defparam \w_sram_a0[5]_ins15729 .INIT=8'hF8;
LUT3 \w_sram_a0[4]_ins15730  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[4] ),
.I2(\w_sram_a0[4] ),
.F(\w_sram_a0[4]_3 ) 
);
defparam \w_sram_a0[4]_ins15730 .INIT=8'h8F;
LUT3 \w_sram_a0[3]_ins15731  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[3] ),
.I2(\w_sram_a0[3] ),
.F(\w_sram_a0[3]_3 ) 
);
defparam \w_sram_a0[3]_ins15731 .INIT=8'h8F;
LUT3 \w_sram_a0[2]_ins15732  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[2] ),
.I2(\w_sram_a0[2] ),
.F(\w_sram_a0[2]_3 ) 
);
defparam \w_sram_a0[2]_ins15732 .INIT=8'h8F;
LUT3 \w_sram_a0[1]_ins15733  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[1] ),
.I2(\w_sram_a0[1] ),
.F(\w_sram_a0[1]_3 ) 
);
defparam \w_sram_a0[1]_ins15733 .INIT=8'h8F;
LUT3 \w_sram_a0[0]_ins15734  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[0] ),
.I2(\w_sram_a0[0] ),
.F(\w_sram_a0[0]_3 ) 
);
defparam \w_sram_a0[0]_ins15734 .INIT=8'h8F;
LUT3 \w_sram_a1[6]_ins15735  (
.I0(\ff_sram_a[6] ),
.I1(\w_sram_a0[8] ),
.I2(\timer1_address[1]_15 ),
.F(\w_sram_a1[6] ) 
);
defparam \w_sram_a1[6]_ins15735 .INIT=8'hF8;
LUT3 \w_sram_a1[5]_ins15736  (
.I0(\ff_sram_a[5] ),
.I1(\w_sram_a0[8] ),
.I2(\timer1_address[0]_7 ),
.F(\w_sram_a1[5] ) 
);
defparam \w_sram_a1[5]_ins15736 .INIT=8'hF8;
LUT3 \w_sram_a1[4]_ins15737  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[4] ),
.I2(\w_sram_a1[4] ),
.F(\w_sram_a1[4]_3 ) 
);
defparam \w_sram_a1[4]_ins15737 .INIT=8'h8F;
LUT3 \w_sram_a1[3]_ins15738  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[3] ),
.I2(\w_sram_a1[3] ),
.F(\w_sram_a1[3]_3 ) 
);
defparam \w_sram_a1[3]_ins15738 .INIT=8'h8F;
LUT3 \w_sram_a1[2]_ins15739  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[2] ),
.I2(\w_sram_a1[2] ),
.F(\w_sram_a1[2]_3 ) 
);
defparam \w_sram_a1[2]_ins15739 .INIT=8'h8F;
LUT3 \w_sram_a1[1]_ins15740  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[1] ),
.I2(\w_sram_a1[1] ),
.F(\w_sram_a1[1]_3 ) 
);
defparam \w_sram_a1[1]_ins15740 .INIT=8'h8F;
LUT3 \w_sram_a1[0]_ins15741  (
.I0(\w_sram_a0[8] ),
.I1(\ff_sram_a[0] ),
.I2(\w_sram_a1[0] ),
.F(\w_sram_a1[0]_3 ) 
);
defparam \w_sram_a1[0]_ins15741 .INIT=8'h8F;
LUT3 n280_ins15742 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n280) 
);
defparam n280_ins15742.INIT=8'h40;
LUT2 \w_right_channel1[0]_ins16306  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[0]_3 ),
.F(\w_right_channel1[0] ) 
);
defparam \w_right_channel1[0]_ins16306 .INIT=4'h4;
LUT2 \w_right_channel1[1]_ins16307  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[1]_3 ),
.F(\w_right_channel1[1] ) 
);
defparam \w_right_channel1[1]_ins16307 .INIT=4'h4;
LUT2 \w_right_channel1[2]_ins16308  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[2]_3 ),
.F(\w_right_channel1[2] ) 
);
defparam \w_right_channel1[2]_ins16308 .INIT=4'h4;
LUT2 \w_right_channel1[3]_ins16309  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[3]_3 ),
.F(\w_right_channel1[3] ) 
);
defparam \w_right_channel1[3]_ins16309 .INIT=4'h4;
LUT2 \w_right_channel1[4]_ins16310  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[4]_3 ),
.F(\w_right_channel1[4] ) 
);
defparam \w_right_channel1[4]_ins16310 .INIT=4'h4;
LUT2 \w_right_channel1[5]_ins16311  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[5]_3 ),
.F(\w_right_channel1[5] ) 
);
defparam \w_right_channel1[5]_ins16311 .INIT=4'h4;
LUT2 \w_right_channel1[6]_ins16312  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[6]_3 ),
.F(\w_right_channel1[6] ) 
);
defparam \w_right_channel1[6]_ins16312 .INIT=4'h4;
LUT2 \w_right_channel1[7]_ins16313  (
.I0(\w_right_channel1[0]_7 ),
.I1(\ff_channel[7]_3 ),
.F(\w_right_channel1[7] ) 
);
defparam \w_right_channel1[7]_ins16313 .INIT=4'h4;
LUT2 \w_left_channel1[0]_ins16314  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[0]_3 ),
.F(\w_left_channel1[0] ) 
);
defparam \w_left_channel1[0]_ins16314 .INIT=4'h4;
LUT2 \w_left_channel1[1]_ins16315  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[1]_3 ),
.F(\w_left_channel1[1] ) 
);
defparam \w_left_channel1[1]_ins16315 .INIT=4'h4;
LUT2 \w_left_channel1[2]_ins16316  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[2]_3 ),
.F(\w_left_channel1[2] ) 
);
defparam \w_left_channel1[2]_ins16316 .INIT=4'h4;
LUT2 \w_left_channel1[3]_ins16317  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[3]_3 ),
.F(\w_left_channel1[3] ) 
);
defparam \w_left_channel1[3]_ins16317 .INIT=4'h4;
LUT2 \w_left_channel1[4]_ins16318  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[4]_3 ),
.F(\w_left_channel1[4] ) 
);
defparam \w_left_channel1[4]_ins16318 .INIT=4'h4;
LUT2 \w_left_channel1[5]_ins16319  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[5]_3 ),
.F(\w_left_channel1[5] ) 
);
defparam \w_left_channel1[5]_ins16319 .INIT=4'h4;
LUT2 \w_left_channel1[6]_ins16320  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[6]_3 ),
.F(\w_left_channel1[6] ) 
);
defparam \w_left_channel1[6]_ins16320 .INIT=4'h4;
LUT2 \w_left_channel1[7]_ins16321  (
.I0(\w_left_channel1[0]_7 ),
.I1(\ff_channel[7]_3 ),
.F(\w_left_channel1[7] ) 
);
defparam \w_left_channel1[7]_ins16321 .INIT=4'h4;
LUT2 \w_right_channel0[0]_ins16322  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[0] ),
.F(\w_right_channel0[0] ) 
);
defparam \w_right_channel0[0]_ins16322 .INIT=4'h4;
LUT2 \w_right_channel0[1]_ins16323  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[1] ),
.F(\w_right_channel0[1] ) 
);
defparam \w_right_channel0[1]_ins16323 .INIT=4'h4;
LUT2 \w_right_channel0[2]_ins16324  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[2] ),
.F(\w_right_channel0[2] ) 
);
defparam \w_right_channel0[2]_ins16324 .INIT=4'h4;
LUT2 \w_right_channel0[3]_ins16325  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[3] ),
.F(\w_right_channel0[3] ) 
);
defparam \w_right_channel0[3]_ins16325 .INIT=4'h4;
LUT2 \w_right_channel0[4]_ins16326  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[4] ),
.F(\w_right_channel0[4] ) 
);
defparam \w_right_channel0[4]_ins16326 .INIT=4'h4;
LUT2 \w_right_channel0[5]_ins16327  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[5] ),
.F(\w_right_channel0[5] ) 
);
defparam \w_right_channel0[5]_ins16327 .INIT=4'h4;
LUT2 \w_right_channel0[6]_ins16328  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[6] ),
.F(\w_right_channel0[6] ) 
);
defparam \w_right_channel0[6]_ins16328 .INIT=4'h4;
LUT2 \w_right_channel0[7]_ins16329  (
.I0(\w_right_channel0[0]_7 ),
.I1(\ff_channel[7] ),
.F(\w_right_channel0[7] ) 
);
defparam \w_right_channel0[7]_ins16329 .INIT=4'h4;
LUT2 \w_left_channel0[0]_ins16330  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[0] ),
.F(\w_left_channel0[0] ) 
);
defparam \w_left_channel0[0]_ins16330 .INIT=4'h4;
LUT2 \w_left_channel0[1]_ins16331  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[1] ),
.F(\w_left_channel0[1] ) 
);
defparam \w_left_channel0[1]_ins16331 .INIT=4'h4;
LUT2 \w_left_channel0[2]_ins16332  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[2] ),
.F(\w_left_channel0[2] ) 
);
defparam \w_left_channel0[2]_ins16332 .INIT=4'h4;
LUT2 \w_left_channel0[3]_ins16333  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[3] ),
.F(\w_left_channel0[3] ) 
);
defparam \w_left_channel0[3]_ins16333 .INIT=4'h4;
LUT2 \w_left_channel0[4]_ins16334  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[4] ),
.F(\w_left_channel0[4] ) 
);
defparam \w_left_channel0[4]_ins16334 .INIT=4'h4;
LUT2 \w_left_channel0[5]_ins16335  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[5] ),
.F(\w_left_channel0[5] ) 
);
defparam \w_left_channel0[5]_ins16335 .INIT=4'h4;
LUT2 \w_left_channel0[6]_ins16336  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[6] ),
.F(\w_left_channel0[6] ) 
);
defparam \w_left_channel0[6]_ins16336 .INIT=4'h4;
LUT2 \w_left_channel0[7]_ins16337  (
.I0(\w_left_channel0[0]_7 ),
.I1(\ff_channel[7] ),
.F(\w_left_channel0[7] ) 
);
defparam \w_left_channel0[7]_ins16337 .INIT=4'h4;
LUT3 w_sram_we1_ins16338 (
.I0(ff_sram_ce1),
.I1(ff_sram_we_5),
.I2(\w_sram_a0[8] ),
.F(w_sram_we1) 
);
defparam w_sram_we1_ins16338.INIT=8'h80;
LUT3 w_sram_we0_ins16339 (
.I0(ff_sram_ce0),
.I1(ff_sram_we_5),
.I2(\w_sram_a0[8] ),
.F(w_sram_we0) 
);
defparam w_sram_we0_ins16339.INIT=8'h80;
LUT3 n113_ins16341 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n113) 
);
defparam n113_ins16341.INIT=8'h1C;
LUT3 n112_ins16342 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.F(n112) 
);
defparam n112_ins16342.INIT=8'h2C;
LUT4 \timer1_address[1]_ins16373  (
.I0(\ff_wave_address_e[6] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_15),
.F(\timer1_address[1]_5 ) 
);
defparam \timer1_address[1]_ins16373 .INIT=16'h7077;
LUT4 \timer1_address[1]_ins16374  (
.I0(\ff_reg_wave_length_e0[1] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3),
.F(\timer1_address[1] ) 
);
defparam \timer1_address[1]_ins16374 .INIT=16'h7077;
LUT3 \timer1_address[0]_ins16376  (
.I0(\timer1_address[0] ),
.I1(\timer1_address[1] ),
.I2(\wave_address_out[5] ),
.F(\timer1_address[0]_5 ) 
);
defparam \timer1_address[0]_ins16376 .INIT=8'h07;
LUT3 \timer1_address[0]_ins16377  (
.I0(\timer1_address[0]_11 ),
.I1(\timer1_address[1]_11 ),
.I2(\wave_address_out[5]_7 ),
.F(\timer1_address[0]_7 ) 
);
defparam \timer1_address[0]_ins16377 .INIT=8'h07;
LUT2 \w_sram_a0[9]_ins16378  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.F(\w_sram_a0[9] ) 
);
defparam \w_sram_a0[9]_ins16378 .INIT=4'h4;
LUT2 \w_sram_a0[7]_ins16380  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.F(\w_sram_a0[7] ) 
);
defparam \w_sram_a0[7]_ins16380 .INIT=4'h4;
LUT4 \w_sram_a0[4]_ins16381  (
.I0(\ff_wave_address_e[4] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_19),
.F(\w_sram_a0[4] ) 
);
defparam \w_sram_a0[4]_ins16381 .INIT=16'h7077;
LUT4 \w_sram_a0[3]_ins16382  (
.I0(\ff_wave_address_e[3] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_21),
.F(\w_sram_a0[3] ) 
);
defparam \w_sram_a0[3]_ins16382 .INIT=16'h7077;
LUT4 \w_sram_a0[2]_ins16383  (
.I0(\ff_wave_address_e[2] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_23),
.F(\w_sram_a0[2] ) 
);
defparam \w_sram_a0[2]_ins16383 .INIT=16'h7077;
LUT4 \w_sram_a0[1]_ins16384  (
.I0(\ff_wave_address_e[1] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25_251),
.F(\w_sram_a0[1] ) 
);
defparam \w_sram_a0[1]_ins16384 .INIT=16'h7077;
LUT4 \w_sram_a0[0]_ins16385  (
.I0(\ff_wave_address_e[0] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27_252),
.F(\w_sram_a0[0] ) 
);
defparam \w_sram_a0[0]_ins16385 .INIT=16'h7077;
LUT4 \w_sram_a1[4]_ins16386  (
.I0(\ff_wave_address_e[4]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_19_267),
.F(\w_sram_a1[4] ) 
);
defparam \w_sram_a1[4]_ins16386 .INIT=16'h7077;
LUT4 \w_sram_a1[3]_ins16387  (
.I0(\ff_wave_address_e[3]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_21_268),
.F(\w_sram_a1[3] ) 
);
defparam \w_sram_a1[3]_ins16387 .INIT=16'h7077;
LUT4 \w_sram_a1[2]_ins16388  (
.I0(\ff_wave_address_e[2]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_23_269),
.F(\w_sram_a1[2] ) 
);
defparam \w_sram_a1[2]_ins16388 .INIT=16'h7077;
LUT4 \w_sram_a1[1]_ins16389  (
.I0(\ff_wave_address_e[1]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_25_270),
.F(\w_sram_a1[1] ) 
);
defparam \w_sram_a1[1]_ins16389 .INIT=16'h7077;
LUT4 \w_sram_a1[0]_ins16390  (
.I0(\ff_wave_address_e[0]_3 ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_27_271),
.F(\w_sram_a1[0] ) 
);
defparam \w_sram_a1[0]_ins16390 .INIT=16'h7077;
LUT4 \w_right_channel1[0]_ins16769  (
.I0(\ff_active[1] ),
.I1(\w_right_channel1[0]_9 ),
.I2(\w_right_channel1[0]_19 ),
.I3(\ff_active[2] ),
.F(\w_right_channel1[0]_7 ) 
);
defparam \w_right_channel1[0]_ins16769 .INIT=16'hBBF0;
LUT4 \w_left_channel1[0]_ins16770  (
.I0(\ff_active[1] ),
.I1(\w_left_channel1[0]_9 ),
.I2(\w_left_channel1[0]_19 ),
.I3(\ff_active[2] ),
.F(\w_left_channel1[0]_7 ) 
);
defparam \w_left_channel1[0]_ins16770 .INIT=16'hBBF0;
LUT4 \w_right_channel0[0]_ins16771  (
.I0(o_603),
.I1(\ff_reg_enable_e0[0] ),
.I2(\w_right_channel0[0]_9 ),
.I3(\w_right_channel0[0]_11 ),
.F(\w_right_channel0[0]_7 ) 
);
defparam \w_right_channel0[0]_ins16771 .INIT=16'h7000;
LUT4 \w_left_channel0[0]_ins16772  (
.I0(o_603),
.I1(\ff_reg_enable_e0[1] ),
.I2(\w_left_channel0[0]_9 ),
.I3(\w_left_channel0[0]_11 ),
.F(\w_left_channel0[0]_7 ) 
);
defparam \w_left_channel0[0]_ins16772 .INIT=16'h7000;
LUT3 \timer1_address[1]_ins16808  (
.I0(n3_9),
.I1(\timer1_address[1]_13 ),
.I2(\ff_active[2] ),
.F(\timer1_address[1]_11 ) 
);
defparam \timer1_address[1]_ins16808 .INIT=8'h35;
LUT4 \timer1_address[0]_ins16809  (
.I0(\ff_reg_wave_length_e0[0] ),
.I1(o),
.I2(\ff_active[2] ),
.I3(n3_7),
.F(\timer1_address[0] ) 
);
defparam \timer1_address[0]_ins16809 .INIT=16'h7077;
LUT3 \timer1_address[0]_ins16810  (
.I0(n3_11),
.I1(\timer1_address[0]_13 ),
.I2(\ff_active[2] ),
.F(\timer1_address[0]_11 ) 
);
defparam \timer1_address[0]_ins16810 .INIT=8'h35;
LUT3 \w_right_channel1[0]_ins17023  (
.I0(\ff_reg_enable_a1[0] ),
.I1(\ff_reg_enable_b1[0] ),
.I2(\ff_active[0] ),
.F(\w_right_channel1[0]_9 ) 
);
defparam \w_right_channel1[0]_ins17023 .INIT=8'hCA;
LUT3 \w_left_channel1[0]_ins17025  (
.I0(\ff_reg_enable_a1[1] ),
.I1(\ff_reg_enable_b1[1] ),
.I2(\ff_active[0] ),
.F(\w_left_channel1[0]_9 ) 
);
defparam \w_left_channel1[0]_ins17025 .INIT=8'hCA;
LUT4 \w_right_channel0[0]_ins17027  (
.I0(o),
.I1(\ff_reg_enable_a0[0] ),
.I2(\ff_reg_enable_d0[0] ),
.I3(o_605),
.F(\w_right_channel0[0]_9 ) 
);
defparam \w_right_channel0[0]_ins17027 .INIT=16'h0777;
LUT4 \w_right_channel0[0]_ins17028  (
.I0(\w_sram_a0[8] ),
.I1(\ff_reg_enable_b0[0] ),
.I2(\ff_reg_enable_c0[0] ),
.I3(n4),
.F(\w_right_channel0[0]_11 ) 
);
defparam \w_right_channel0[0]_ins17028 .INIT=16'h0777;
LUT4 \w_left_channel0[0]_ins17029  (
.I0(o),
.I1(\ff_reg_enable_a0[1] ),
.I2(\ff_reg_enable_d0[1] ),
.I3(o_605),
.F(\w_left_channel0[0]_9 ) 
);
defparam \w_left_channel0[0]_ins17029 .INIT=16'h0777;
LUT4 \w_left_channel0[0]_ins17030  (
.I0(\w_sram_a0[8] ),
.I1(\ff_reg_enable_b0[1] ),
.I2(\ff_reg_enable_c0[1] ),
.I3(n4),
.F(\w_left_channel0[0]_11 ) 
);
defparam \w_left_channel0[0]_ins17030 .INIT=16'h0777;
LUT3 \timer1_address[1]_ins17088  (
.I0(\ff_reg_wave_length_e0[1] ),
.I1(\ff_reg_wave_length_e1[1] ),
.I2(ff_reg_clone_wave_e1),
.F(\timer1_address[1]_13 ) 
);
defparam \timer1_address[1]_ins17088 .INIT=8'hAC;
LUT3 \timer1_address[0]_ins17089  (
.I0(\ff_reg_wave_length_e1[0] ),
.I1(\ff_reg_wave_length_e0[0] ),
.I2(ff_reg_clone_wave_e1),
.F(\timer1_address[0]_13 ) 
);
defparam \timer1_address[0]_ins17089 .INIT=8'hCA;
LUT3 \w_right_channel1[0]_ins17690  (
.I0(\ff_active[1] ),
.I1(\ff_reg_enable_e1[0] ),
.I2(\ff_reg_enable_c1[0] ),
.F(\w_right_channel1[0]_15 ) 
);
defparam \w_right_channel1[0]_ins17690 .INIT=8'h27;
LUT3 \w_right_channel1[0]_ins17691  (
.I0(\ff_active[1] ),
.I1(\ff_reg_enable_e1[0] ),
.I2(\ff_reg_enable_d1[0] ),
.F(\w_right_channel1[0]_17 ) 
);
defparam \w_right_channel1[0]_ins17691 .INIT=8'hAF;
MUX2_LUT5 \w_right_channel1[0]_ins17692  (
.I0(\w_right_channel1[0]_15 ),
.I1(\w_right_channel1[0]_17 ),
.S0(\ff_active[0] ),
.O(\w_right_channel1[0]_19 ) 
);
LUT3 \w_left_channel1[0]_ins17693  (
.I0(\ff_active[1] ),
.I1(\ff_reg_enable_e1[1] ),
.I2(\ff_reg_enable_c1[1] ),
.F(\w_left_channel1[0]_15 ) 
);
defparam \w_left_channel1[0]_ins17693 .INIT=8'h27;
LUT3 \w_left_channel1[0]_ins17694  (
.I0(\ff_active[1] ),
.I1(\ff_reg_enable_e1[1] ),
.I2(\ff_reg_enable_d1[1] ),
.F(\w_left_channel1[0]_17 ) 
);
defparam \w_left_channel1[0]_ins17694 .INIT=8'hAF;
MUX2_LUT5 \w_left_channel1[0]_ins17695  (
.I0(\w_left_channel1[0]_15 ),
.I1(\w_left_channel1[0]_17 ),
.S0(\ff_active[0] ),
.O(\w_left_channel1[0]_19 ) 
);
LUT4 n307_ins17886 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n282_4),
.F(n307) 
);
defparam n307_ins17886.INIT=16'hBF00;
LUT4 n308_ins17887 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n283_4),
.F(n308) 
);
defparam n308_ins17887.INIT=16'hBF00;
LUT4 n309_ins17888 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n284_4),
.F(n309) 
);
defparam n309_ins17888.INIT=16'hBF00;
LUT4 n310_ins17889 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n285_4),
.F(n310) 
);
defparam n310_ins17889.INIT=16'hBF00;
LUT4 n311_ins17890 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n286_4),
.F(n311) 
);
defparam n311_ins17890.INIT=16'hBF00;
LUT4 n312_ins17891 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n287_4),
.F(n312) 
);
defparam n312_ins17891.INIT=16'hBF00;
LUT4 n313_ins17892 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n288_4),
.F(n313) 
);
defparam n313_ins17892.INIT=16'hBF00;
LUT4 n314_ins17893 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n289_4),
.F(n314) 
);
defparam n314_ins17893.INIT=16'hBF00;
LUT4 n315_ins17894 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n290_4),
.F(n315) 
);
defparam n315_ins17894.INIT=16'hBF00;
LUT4 n316_ins17895 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n291_4),
.F(n316) 
);
defparam n316_ins17895.INIT=16'hBF00;
LUT4 n317_ins17896 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n292_4),
.F(n317) 
);
defparam n317_ins17896.INIT=16'hBF00;
LUT4 n318_ins17897 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n293_4),
.F(n318) 
);
defparam n318_ins17897.INIT=16'hBF00;
LUT4 n319_ins17898 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n295_4),
.F(n319) 
);
defparam n319_ins17898.INIT=16'hBF00;
LUT4 n320_ins17899 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n296_4),
.F(n320) 
);
defparam n320_ins17899.INIT=16'hBF00;
LUT4 n321_ins17900 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n297_4),
.F(n321) 
);
defparam n321_ins17900.INIT=16'hBF00;
LUT4 n322_ins17901 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n298_4),
.F(n322) 
);
defparam n322_ins17901.INIT=16'hBF00;
LUT4 n323_ins17902 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n299_4),
.F(n323) 
);
defparam n323_ins17902.INIT=16'hBF00;
LUT4 n324_ins17903 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n300_4),
.F(n324) 
);
defparam n324_ins17903.INIT=16'hBF00;
LUT4 n325_ins17904 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n301_4),
.F(n325) 
);
defparam n325_ins17904.INIT=16'hBF00;
LUT4 n326_ins17905 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n302_4),
.F(n326) 
);
defparam n326_ins17905.INIT=16'hBF00;
LUT4 n327_ins17906 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n303_4),
.F(n327) 
);
defparam n327_ins17906.INIT=16'hBF00;
LUT4 n328_ins17907 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n304_4),
.F(n328) 
);
defparam n328_ins17907.INIT=16'hBF00;
LUT4 n329_ins17908 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n305_4),
.F(n329) 
);
defparam n329_ins17908.INIT=16'hBF00;
LUT4 n330_ins17909 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n306_4),
.F(n330) 
);
defparam n330_ins17909.INIT=16'hBF00;
LUT3 \w_sram_a0[8]_ins17927  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(\w_sram_a0[8] ) 
);
defparam \w_sram_a0[8]_ins17927 .INIT=8'h20;
LUT4 \w_sram_a0[9]_ins17929  (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.I2(\ff_sram_id[2] ),
.I3(\ff_active[2] ),
.F(\w_sram_a0[9]_7 ) 
);
defparam \w_sram_a0[9]_ins17929 .INIT=16'hFB00;
LUT4 \w_sram_a0[7]_ins17933  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_sram_id[0] ),
.I3(\ff_active[0] ),
.F(\w_sram_a0[7]_7 ) 
);
defparam \w_sram_a0[7]_ins17933 .INIT=16'hFB00;
LUT4 \timer1_address[1]_ins18031  (
.I0(\wave_address_out[6] ),
.I1(n3_9),
.I2(\timer1_address[1]_13 ),
.I3(\ff_active[2] ),
.F(\timer1_address[1]_15 ) 
);
defparam \timer1_address[1]_ins18031 .INIT=16'h5044;
LUT4 ff_sram_we_ins18075 (
.I0(sram_we),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(ff_sram_we) 
);
defparam ff_sram_we_ins18075.INIT=16'hAEAA;
LUT4 ff_sram_oe_ins18076 (
.I0(sram_oe),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(ff_sram_oe) 
);
defparam ff_sram_oe_ins18076.INIT=16'hAEAA;
LUT4 n53_ins18077 (
.I0(ff_sram_oe_5),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n53) 
);
defparam n53_ins18077.INIT=16'h0800;
INV n375_ins18107 (
.I(\ff_right_integ[11] ),
.O(n375) 
);
INV n363_ins18108 (
.I(\ff_left_integ[11] ),
.O(n363) 
);
INV n114_ins18109 (
.I(\ff_active[0] ),
.O(n114) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0  u_adsr_envelope_generator_5ch_0 (
.clk_3(clk_3),
.n4(n4),
.n84(n84),
.n280(n280),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.reg_wts_enable(reg_wts_enable),
.\ff_reg_ar_a0[5] (\ff_reg_ar_a0[5] ),
.ff_ch0_key_on_5(ff_ch0_key_on_5),
.ff_ch0_key_off(ff_ch0_key_off),
.ff_ch0_key_on(ff_ch0_key_on),
.ff_ch0_key_on_17(ff_ch0_key_on_17),
.\ff_reg_rr_d0[1] (\ff_reg_rr_d0[1] ),
.\ff_reg_rr_e0[1] (\ff_reg_rr_e0[1] ),
.\ff_reg_ar_e0[5] (\ff_reg_ar_e0[5] ),
.\ff_reg_ar_b0[5] (\ff_reg_ar_b0[5] ),
.\ff_reg_ar_c0[5] (\ff_reg_ar_c0[5] ),
.\ff_reg_ar_c0[4] (\ff_reg_ar_c0[4] ),
.\ff_reg_ar_b0[4] (\ff_reg_ar_b0[4] ),
.\ff_reg_ar_e0[4] (\ff_reg_ar_e0[4] ),
.\ff_reg_ar_a0[4] (\ff_reg_ar_a0[4] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.\counter_out[8] (\counter_out[8] ),
.\counter_out[13]_23 (\counter_out[13]_23 ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\ff_reg_ar_e0[6] (\ff_reg_ar_e0[6] ),
.\counter_out[6] (\counter_out[6] ),
.n4_5(n4_5),
.\ff_reg_dr_a0[3] (\ff_reg_dr_a0[3] ),
.\w_state_out[1]_27 (\w_state_out[1]_27 ),
.\ff_reg_ar_a0[3] (\ff_reg_ar_a0[3] ),
.\ff_reg_dr_d0[7] (\ff_reg_dr_d0[7] ),
.\counter_out[19]_27 (\counter_out[19]_27 ),
.\ff_reg_dr_a0[2] (\ff_reg_dr_a0[2] ),
.\counter_out[14]_27 (\counter_out[14]_27 ),
.\ff_reg_dr_a0[5] (\ff_reg_dr_a0[5] ),
.\counter_out[17]_23 (\counter_out[17]_23 ),
.\counter_out[16]_27 (\counter_out[16]_27 ),
.\counter_out[18]_31 (\counter_out[18]_31 ),
.\ff_reg_rr_d0[7] (\ff_reg_rr_d0[7] ),
.\ff_reg_rr_e0[7] (\ff_reg_rr_e0[7] ),
.\ff_reg_rr_d0[6] (\ff_reg_rr_d0[6] ),
.\ff_reg_rr_e0[6] (\ff_reg_rr_e0[6] ),
.\ff_reg_rr_b0[5] (\ff_reg_rr_b0[5] ),
.\ff_reg_rr_c0[5] (\ff_reg_rr_c0[5] ),
.\ff_reg_rr_d0[4] (\ff_reg_rr_d0[4] ),
.\ff_reg_rr_e0[4] (\ff_reg_rr_e0[4] ),
.\ff_reg_rr_b0[3] (\ff_reg_rr_b0[3] ),
.\ff_reg_rr_c0[3] (\ff_reg_rr_c0[3] ),
.\ff_reg_rr_d0[2] (\ff_reg_rr_d0[2] ),
.\ff_reg_rr_e0[2] (\ff_reg_rr_e0[2] ),
.\ff_reg_rr_d0[0] (\ff_reg_rr_d0[0] ),
.\ff_reg_rr_e0[0] (\ff_reg_rr_e0[0] ),
.\ff_reg_dr_a0[1] (\ff_reg_dr_a0[1] ),
.\ff_reg_dr_d0[1] (\ff_reg_dr_d0[1] ),
.\ff_reg_dr_e0[1] (\ff_reg_dr_e0[1] ),
.\ff_reg_sr_d0[1] (\ff_reg_sr_d0[1] ),
.\ff_reg_ar_a0[6] (\ff_reg_ar_a0[6] ),
.\ff_reg_ar_b0[6] (\ff_reg_ar_b0[6] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\ff_reg_dr_b0[3] (\ff_reg_dr_b0[3] ),
.\ff_reg_dr_c0[3] (\ff_reg_dr_c0[3] ),
.\ff_reg_dr_d0[3] (\ff_reg_dr_d0[3] ),
.\ff_reg_dr_e0[3] (\ff_reg_dr_e0[3] ),
.\ff_reg_ar_e0[3] (\ff_reg_ar_e0[3] ),
.\ff_reg_ar_b0[3] (\ff_reg_ar_b0[3] ),
.\ff_reg_ar_c0[3] (\ff_reg_ar_c0[3] ),
.\ff_reg_dr_b0[7] (\ff_reg_dr_b0[7] ),
.\ff_reg_dr_c0[7] (\ff_reg_dr_c0[7] ),
.\ff_reg_dr_a0[7] (\ff_reg_dr_a0[7] ),
.\ff_reg_dr_e0[7] (\ff_reg_dr_e0[7] ),
.\ff_reg_dr_b0[2] (\ff_reg_dr_b0[2] ),
.\ff_reg_dr_c0[2] (\ff_reg_dr_c0[2] ),
.\ff_reg_dr_d0[2] (\ff_reg_dr_d0[2] ),
.\ff_reg_dr_e0[2] (\ff_reg_dr_e0[2] ),
.\ff_reg_dr_b0[5] (\ff_reg_dr_b0[5] ),
.\ff_reg_dr_c0[5] (\ff_reg_dr_c0[5] ),
.\ff_reg_dr_d0[5] (\ff_reg_dr_d0[5] ),
.\ff_reg_dr_e0[5] (\ff_reg_dr_e0[5] ),
.\ff_reg_dr_a0[0] (\ff_reg_dr_a0[0] ),
.\ff_reg_dr_d0[0] (\ff_reg_dr_d0[0] ),
.\ff_reg_dr_e0[0] (\ff_reg_dr_e0[0] ),
.\ff_reg_dr_a0[4] (\ff_reg_dr_a0[4] ),
.\ff_reg_dr_d0[4] (\ff_reg_dr_d0[4] ),
.\ff_reg_dr_e0[4] (\ff_reg_dr_e0[4] ),
.\ff_reg_dr_a0[6] (\ff_reg_dr_a0[6] ),
.\ff_reg_dr_d0[6] (\ff_reg_dr_d0[6] ),
.\ff_reg_dr_e0[6] (\ff_reg_dr_e0[6] ),
.\ff_reg_dr_b0[1] (\ff_reg_dr_b0[1] ),
.\ff_reg_dr_c0[1] (\ff_reg_dr_c0[1] ),
.\ff_reg_ar_b0[1] (\ff_reg_ar_b0[1] ),
.\ff_reg_ar_c0[1] (\ff_reg_ar_c0[1] ),
.\ff_reg_ar_a0[1] (\ff_reg_ar_a0[1] ),
.\ff_reg_ar_e0[1] (\ff_reg_ar_e0[1] ),
.\ff_reg_sr_b0[1] (\ff_reg_sr_b0[1] ),
.\ff_reg_sr_c0[1] (\ff_reg_sr_c0[1] ),
.\ff_reg_sr_a0[1] (\ff_reg_sr_a0[1] ),
.\ff_reg_sr_e0[1] (\ff_reg_sr_e0[1] ),
.\ff_reg_sl_d0[3] (\ff_reg_sl_d0[3] ),
.\ff_reg_sl_e0[3] (\ff_reg_sl_e0[3] ),
.\ff_reg_sl_b0[3] (\ff_reg_sl_b0[3] ),
.\ff_reg_sl_b0[0] (\ff_reg_sl_b0[0] ),
.\ff_reg_sl_c0[0] (\ff_reg_sl_c0[0] ),
.\ff_reg_sl_d0[0] (\ff_reg_sl_d0[0] ),
.\ff_reg_sl_d0[4] (\ff_reg_sl_d0[4] ),
.\ff_reg_sl_e0[4] (\ff_reg_sl_e0[4] ),
.\ff_reg_sl_b0[4] (\ff_reg_sl_b0[4] ),
.\ff_reg_sl_b0[2] (\ff_reg_sl_b0[2] ),
.\ff_reg_sl_c0[2] (\ff_reg_sl_c0[2] ),
.\ff_reg_sl_a0[2] (\ff_reg_sl_a0[2] ),
.\ff_reg_sl_e0[2] (\ff_reg_sl_e0[2] ),
.\ff_reg_sl_d0[2] (\ff_reg_sl_d0[2] ),
.\ff_reg_sl_d0[1] (\ff_reg_sl_d0[1] ),
.\ff_reg_sl_e0[1] (\ff_reg_sl_e0[1] ),
.\ff_reg_sl_b0[1] (\ff_reg_sl_b0[1] ),
.\ff_reg_sl_a0[5] (\ff_reg_sl_a0[5] ),
.\ff_reg_sl_e0[5] (\ff_reg_sl_e0[5] ),
.\ff_reg_sl_d0[5] (\ff_reg_sl_d0[5] ),
.\ff_reg_dr_b0[0] (\ff_reg_dr_b0[0] ),
.\ff_reg_dr_c0[0] (\ff_reg_dr_c0[0] ),
.\ff_reg_sr_a0[0] (\ff_reg_sr_a0[0] ),
.\ff_reg_sr_d0[0] (\ff_reg_sr_d0[0] ),
.\ff_reg_sr_e0[0] (\ff_reg_sr_e0[0] ),
.\ff_reg_dr_b0[4] (\ff_reg_dr_b0[4] ),
.\ff_reg_dr_c0[4] (\ff_reg_dr_c0[4] ),
.\ff_reg_dr_b0[6] (\ff_reg_dr_b0[6] ),
.\ff_reg_dr_c0[6] (\ff_reg_dr_c0[6] ),
.\ff_reg_sl_a0[3] (\ff_reg_sl_a0[3] ),
.\ff_reg_sl_c0[3] (\ff_reg_sl_c0[3] ),
.\ff_reg_sl_a0[0] (\ff_reg_sl_a0[0] ),
.\ff_reg_sl_e0[0] (\ff_reg_sl_e0[0] ),
.\ff_reg_sl_a0[4] (\ff_reg_sl_a0[4] ),
.\ff_reg_sl_c0[4] (\ff_reg_sl_c0[4] ),
.\ff_reg_sl_c0[1] (\ff_reg_sl_c0[1] ),
.\ff_reg_sl_a0[1] (\ff_reg_sl_a0[1] ),
.\ff_reg_sr_b0[0] (\ff_reg_sr_b0[0] ),
.\ff_reg_sr_c0[0] (\ff_reg_sr_c0[0] ),
.\ff_reg_rr_a0[1] (\ff_reg_rr_a0[1] ),
.\ff_reg_rr_b0[1] (\ff_reg_rr_b0[1] ),
.\ff_reg_rr_c0[1] (\ff_reg_rr_c0[1] ),
.\ff_reg_rr_a0[7] (\ff_reg_rr_a0[7] ),
.\ff_reg_rr_b0[7] (\ff_reg_rr_b0[7] ),
.\ff_reg_rr_c0[7] (\ff_reg_rr_c0[7] ),
.\ff_reg_rr_a0[6] (\ff_reg_rr_a0[6] ),
.\ff_reg_rr_b0[6] (\ff_reg_rr_b0[6] ),
.\ff_reg_rr_c0[6] (\ff_reg_rr_c0[6] ),
.\ff_reg_rr_d0[5] (\ff_reg_rr_d0[5] ),
.\ff_reg_rr_a0[5] (\ff_reg_rr_a0[5] ),
.\ff_reg_rr_e0[5] (\ff_reg_rr_e0[5] ),
.\ff_reg_rr_a0[4] (\ff_reg_rr_a0[4] ),
.\ff_reg_rr_b0[4] (\ff_reg_rr_b0[4] ),
.\ff_reg_rr_c0[4] (\ff_reg_rr_c0[4] ),
.\ff_reg_rr_d0[3] (\ff_reg_rr_d0[3] ),
.\ff_reg_rr_a0[3] (\ff_reg_rr_a0[3] ),
.\ff_reg_rr_e0[3] (\ff_reg_rr_e0[3] ),
.\ff_reg_rr_a0[2] (\ff_reg_rr_a0[2] ),
.\ff_reg_rr_b0[2] (\ff_reg_rr_b0[2] ),
.\ff_reg_rr_c0[2] (\ff_reg_rr_c0[2] ),
.\ff_reg_rr_a0[0] (\ff_reg_rr_a0[0] ),
.\ff_reg_rr_b0[0] (\ff_reg_rr_b0[0] ),
.\ff_reg_rr_c0[0] (\ff_reg_rr_c0[0] ),
.\ff_reg_ar_c0[6] (\ff_reg_ar_c0[6] ),
.\ff_ch0_key[1] (\ff_ch0_key[1] ),
.ff_ch0_key_release(ff_ch0_key_release),
.\counter_out[15]_43 (\counter_out[15]_43 ),
.\counter_out[15]_45 (\counter_out[15]_45 ),
.\ff_reg_sl_b0[5] (\ff_reg_sl_b0[5] ),
.\ff_reg_sl_c0[5] (\ff_reg_sl_c0[5] ),
.o(o),
.o_603(o_603),
.o_605(o_605),
.\w_state_out[2] (\w_state_out[2] ),
.\w_state_out[0] (\w_state_out[0] ),
.\counter_out[13] (\counter_out[13] ),
.\counter_out[11] (\counter_out[11] ),
.\counter_out[10] (\counter_out[10] ),
.\w_state_out[2]_13 (\w_state_out[2]_13 ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[18] (\counter_out[18] ),
.\counter_out[17] (\counter_out[17] ),
.\counter_out[16] (\counter_out[16] ),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[12] (\counter_out[12] ),
.\counter_out[7] (\counter_out[7] ),
.\level_out[6] (\level_out[6] ),
.n37(n37),
.n37_37(n37_37),
.n37_41(n37_41),
.n37_45(n37_45),
.n37_49(n37_49),
.n37_53(n37_53),
.n37_57(n37_57),
.n37_61(n37_61),
.\counter_out[7]_21 (\counter_out[7]_21 ),
.\counter_out[7]_23 (\counter_out[7]_23 ),
.\w_state_out[0]_25 (\w_state_out[0]_25 ),
.n37_93(n37_93),
.\w_state_out[0]_39 (\w_state_out[0]_39 ),
.\w_state_out[0]_41 (\w_state_out[0]_41 ),
.\w_state_out[0]_45 (\w_state_out[0]_45 ),
.\w_state_out[0]_47 (\w_state_out[0]_47 ),
.\w_state_out[0]_49 (\w_state_out[0]_49 ),
.\w_state_out[0]_57 (\w_state_out[0]_57 ),
.\w_state_out[0]_59 (\w_state_out[0]_59 ),
.\w_state_out[0]_61 (\w_state_out[0]_61 ),
.\w_state_out[0]_65 (\w_state_out[0]_65 ),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2]_23 (\w_state_out[2]_23 ),
.\w_state_out[0]_87 (\w_state_out[0]_87 ),
.o_15(o_15),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27) 
);
\u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1  u_adsr_envelope_generator_5ch_1 (
.clk_3(clk_3),
.n4(n4),
.n84(n84),
.o_605(o_605),
.o_603(o_603),
.n280(n280),
.o(o),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.ff_ch1_key_on_5(ff_ch1_key_on_5),
.ff_ch1_key_on(ff_ch1_key_on),
.\wave_address_out[0] (\wave_address_out[0] ),
.reg_wts_enable(reg_wts_enable),
.\w_state_out[2]_13 (\w_state_out[2]_13 ),
.ff_reg_clone_adsr_a1(ff_reg_clone_adsr_a1),
.\ff_active[0] (\ff_active[0] ),
.n37_61(n37_61),
.n37_57(n37_57),
.n37(n37),
.n37_45(n37_45),
.\level_out[6] (\level_out[6] ),
.\counter_out[11] (\counter_out[11] ),
.\w_sram_a0[9] (\w_sram_a0[9] ),
.\counter_out[10] (\counter_out[10] ),
.n37_37(n37_37),
.\counter_out[7]_21 (\counter_out[7]_21 ),
.\ff_ch1_key[1] (\ff_ch1_key[1] ),
.ff_ch1_key_release(ff_ch1_key_release),
.ff_ch1_key_on_15(ff_ch1_key_on_15),
.\w_state_out[2]_23 (\w_state_out[2]_23 ),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.\w_state_out[1] (\w_state_out[1] ),
.ff_ch1_key_off(ff_ch1_key_off),
.n37_93(n37_93),
.\ff_reg_sr_c0[7] (\ff_reg_sr_c0[7] ),
.\ff_reg_sr_d1[7] (\ff_reg_sr_d1[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\ff_reg_sr_a1[7] (\ff_reg_sr_a1[7] ),
.\ff_reg_dr_c1[6] (\ff_reg_dr_c1[6] ),
.\ff_reg_sr_c0[5] (\ff_reg_sr_c0[5] ),
.\ff_reg_sr_d1[5] (\ff_reg_sr_d1[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\ff_reg_sr_a1[5] (\ff_reg_sr_a1[5] ),
.n37_49(n37_49),
.\ff_reg_sr_c0[4] (\ff_reg_sr_c0[4] ),
.\ff_reg_sr_d0[2] (\ff_reg_sr_d0[2] ),
.\ff_reg_ar_d1[7] (\ff_reg_ar_d1[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.\counter_out[7]_23 (\counter_out[7]_23 ),
.\ff_reg_ar_d1[6] (\ff_reg_ar_d1[6] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_ar_d1[5] (\ff_reg_ar_d1[5] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_ar_d1[4] (\ff_reg_ar_d1[4] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_ar_d1[3] (\ff_reg_ar_d1[3] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_ar_d1[2] (\ff_reg_ar_d1[2] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_ar_d1[1] (\ff_reg_ar_d1[1] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_ar_d1[0] (\ff_reg_ar_d1[0] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\counter_out[13] (\counter_out[13] ),
.\ff_reg_sr_d1[0] (\ff_reg_sr_d1[0] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\ff_reg_sr_a1[0] (\ff_reg_sr_a1[0] ),
.n37_53(n37_53),
.\ff_reg_sr_a0[7] (\ff_reg_sr_a0[7] ),
.\ff_reg_sr_e0[7] (\ff_reg_sr_e0[7] ),
.\ff_reg_sr_d0[7] (\ff_reg_sr_d0[7] ),
.\ff_reg_sr_b0[7] (\ff_reg_sr_b0[7] ),
.\ff_reg_sr_b1[7] (\ff_reg_sr_b1[7] ),
.\ff_reg_sr_c1[7] (\ff_reg_sr_c1[7] ),
.\counter_out[19] (\counter_out[19] ),
.\ff_reg_dr_a1[6] (\ff_reg_dr_a1[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\ff_reg_dr_d1[6] (\ff_reg_dr_d1[6] ),
.\ff_reg_dr_b1[6] (\ff_reg_dr_b1[6] ),
.\ff_reg_rr_a1[6] (\ff_reg_rr_a1[6] ),
.\ff_reg_rr_d1[6] (\ff_reg_rr_d1[6] ),
.\ff_reg_sr_b1[6] (\ff_reg_sr_b1[6] ),
.\ff_reg_sr_c1[6] (\ff_reg_sr_c1[6] ),
.\ff_reg_sr_a0[6] (\ff_reg_sr_a0[6] ),
.\ff_reg_sr_d0[6] (\ff_reg_sr_d0[6] ),
.\ff_reg_sr_e0[6] (\ff_reg_sr_e0[6] ),
.\ff_reg_sr_a0[5] (\ff_reg_sr_a0[5] ),
.\ff_reg_sr_e0[5] (\ff_reg_sr_e0[5] ),
.\ff_reg_sr_d0[5] (\ff_reg_sr_d0[5] ),
.\ff_reg_sr_b0[5] (\ff_reg_sr_b0[5] ),
.\ff_reg_sr_b1[5] (\ff_reg_sr_b1[5] ),
.\ff_reg_sr_c1[5] (\ff_reg_sr_c1[5] ),
.\ff_reg_dr_a1[4] (\ff_reg_dr_a1[4] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\ff_reg_sr_a1[4] (\ff_reg_sr_a1[4] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\ff_reg_sr_a0[4] (\ff_reg_sr_a0[4] ),
.\ff_reg_sr_e0[4] (\ff_reg_sr_e0[4] ),
.\ff_reg_sr_d0[4] (\ff_reg_sr_d0[4] ),
.\ff_reg_sr_b0[4] (\ff_reg_sr_b0[4] ),
.\ff_reg_dr_a1[3] (\ff_reg_dr_a1[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\ff_reg_rr_d1[3] (\ff_reg_rr_d1[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\ff_reg_sr_a1[3] (\ff_reg_sr_a1[3] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\ff_reg_sr_a0[3] (\ff_reg_sr_a0[3] ),
.\ff_reg_sr_d0[3] (\ff_reg_sr_d0[3] ),
.\ff_reg_sr_e0[3] (\ff_reg_sr_e0[3] ),
.\ff_reg_dr_a1[2] (\ff_reg_dr_a1[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\ff_reg_rr_d1[2] (\ff_reg_rr_d1[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\ff_reg_sr_a1[2] (\ff_reg_sr_a1[2] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\ff_reg_sr_b0[2] (\ff_reg_sr_b0[2] ),
.\ff_reg_sr_c0[2] (\ff_reg_sr_c0[2] ),
.\ff_reg_sr_a0[2] (\ff_reg_sr_a0[2] ),
.\ff_reg_sr_e0[2] (\ff_reg_sr_e0[2] ),
.\ff_reg_ar_c0[7] (\ff_reg_ar_c0[7] ),
.\ff_reg_ar_b0[7] (\ff_reg_ar_b0[7] ),
.\ff_reg_ar_e0[7] (\ff_reg_ar_e0[7] ),
.\ff_reg_ar_a0[7] (\ff_reg_ar_a0[7] ),
.\ff_reg_sr_a1[1] (\ff_reg_sr_a1[1] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\ff_reg_ar_a0[2] (\ff_reg_ar_a0[2] ),
.\ff_reg_ar_e0[2] (\ff_reg_ar_e0[2] ),
.\ff_reg_ar_c0[2] (\ff_reg_ar_c0[2] ),
.\ff_reg_ar_b0[2] (\ff_reg_ar_b0[2] ),
.\ff_reg_ar_a0[0] (\ff_reg_ar_a0[0] ),
.\ff_reg_ar_e0[0] (\ff_reg_ar_e0[0] ),
.\ff_reg_ar_c0[0] (\ff_reg_ar_c0[0] ),
.\ff_reg_ar_b0[0] (\ff_reg_ar_b0[0] ),
.\w_state_out[0]_87 (\w_state_out[0]_87 ),
.\w_state_out[0]_45 (\w_state_out[0]_45 ),
.\w_state_out[0]_25 (\w_state_out[0]_25 ),
.\ff_reg_rr_d1[1] (\ff_reg_rr_d1[1] ),
.\counter_out[7] (\counter_out[7] ),
.\ff_reg_sr_b1[0] (\ff_reg_sr_b1[0] ),
.\ff_reg_sr_c1[0] (\ff_reg_sr_c1[0] ),
.\ff_reg_dr_d1[0] (\ff_reg_dr_d1[0] ),
.\ff_reg_dr_b1[0] (\ff_reg_dr_b1[0] ),
.\ff_reg_dr_a1[7] (\ff_reg_dr_a1[7] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\ff_reg_sr_b0[6] (\ff_reg_sr_b0[6] ),
.\ff_reg_sr_c0[6] (\ff_reg_sr_c0[6] ),
.\ff_reg_rr_c1[5] (\ff_reg_rr_c1[5] ),
.\ff_reg_dr_a1[5] (\ff_reg_dr_a1[5] ),
.\ff_reg_dr_d1[5] (\ff_reg_dr_d1[5] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\ff_reg_rr_a1[4] (\ff_reg_rr_a1[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\ff_reg_sr_b0[3] (\ff_reg_sr_b0[3] ),
.\ff_reg_sr_c0[3] (\ff_reg_sr_c0[3] ),
.\ff_reg_sl_a1[1] (\ff_reg_sl_a1[1] ),
.\ff_reg_sl_a1[4] (\ff_reg_sl_a1[4] ),
.\w_state_out[0]_61 (\w_state_out[0]_61 ),
.\w_state_out[0]_65 (\w_state_out[0]_65 ),
.\ff_reg_sl_a1[3] (\ff_reg_sl_a1[3] ),
.\ff_reg_sl_b0[0] (\ff_reg_sl_b0[0] ),
.\ff_reg_sl_c0[0] (\ff_reg_sl_c0[0] ),
.\ff_reg_rr_c1[1] (\ff_reg_rr_c1[1] ),
.\ff_reg_rr_b1[1] (\ff_reg_rr_b1[1] ),
.\ff_reg_rr_a1[7] (\ff_reg_rr_a1[7] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\ff_reg_rr_a1[5] (\ff_reg_rr_a1[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\ff_reg_rr_d1[5] (\ff_reg_rr_d1[5] ),
.\ff_reg_rr_b1[5] (\ff_reg_rr_b1[5] ),
.\ff_reg_dr_b1[5] (\ff_reg_dr_b1[5] ),
.\ff_reg_dr_c1[5] (\ff_reg_dr_c1[5] ),
.\ff_reg_sl_b1[1] (\ff_reg_sl_b1[1] ),
.\ff_reg_sl_c1[1] (\ff_reg_sl_c1[1] ),
.\ff_reg_sl_d1[1] (\ff_reg_sl_d1[1] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\ff_reg_sl_d1[4] (\ff_reg_sl_d1[4] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\ff_reg_sl_b1[4] (\ff_reg_sl_b1[4] ),
.\ff_reg_sl_c1[4] (\ff_reg_sl_c1[4] ),
.\ff_reg_sl_d1[3] (\ff_reg_sl_d1[3] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\ff_reg_sl_b1[3] (\ff_reg_sl_b1[3] ),
.\ff_reg_sl_c1[3] (\ff_reg_sl_c1[3] ),
.\ff_reg_sl_b1[0] (\ff_reg_sl_b1[0] ),
.\ff_reg_sl_a1[0] (\ff_reg_sl_a1[0] ),
.\ff_reg_sl_c1[0] (\ff_reg_sl_c1[0] ),
.\ff_reg_sl_b1[2] (\ff_reg_sl_b1[2] ),
.\ff_reg_sl_c1[2] (\ff_reg_sl_c1[2] ),
.\ff_reg_sl_a1[2] (\ff_reg_sl_a1[2] ),
.\ff_reg_sl_d1[2] (\ff_reg_sl_d1[2] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\ff_reg_rr_a1[0] (\ff_reg_rr_a1[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\ff_reg_dr_a1[1] (\ff_reg_dr_a1[1] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\ff_reg_dr_c1[1] (\ff_reg_dr_c1[1] ),
.n37_41(n37_41),
.\ff_reg_sr_d1[6] (\ff_reg_sr_d1[6] ),
.\ff_reg_sr_a1[6] (\ff_reg_sr_a1[6] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\counter_out[17] (\counter_out[17] ),
.\ff_reg_dr_b1[4] (\ff_reg_dr_b1[4] ),
.\ff_reg_dr_d1[4] (\ff_reg_dr_d1[4] ),
.\ff_reg_dr_c1[4] (\ff_reg_dr_c1[4] ),
.\ff_reg_sr_b1[4] (\ff_reg_sr_b1[4] ),
.\ff_reg_sr_d1[4] (\ff_reg_sr_d1[4] ),
.\ff_reg_sr_c1[4] (\ff_reg_sr_c1[4] ),
.\ff_reg_dr_d1[3] (\ff_reg_dr_d1[3] ),
.\ff_reg_dr_b1[3] (\ff_reg_dr_b1[3] ),
.\ff_reg_dr_c1[3] (\ff_reg_dr_c1[3] ),
.\ff_reg_sr_b1[3] (\ff_reg_sr_b1[3] ),
.\ff_reg_sr_d1[3] (\ff_reg_sr_d1[3] ),
.\ff_reg_sr_c1[3] (\ff_reg_sr_c1[3] ),
.\ff_reg_dr_b1[2] (\ff_reg_dr_b1[2] ),
.\ff_reg_dr_d1[2] (\ff_reg_dr_d1[2] ),
.\ff_reg_dr_c1[2] (\ff_reg_dr_c1[2] ),
.\ff_reg_sr_b1[2] (\ff_reg_sr_b1[2] ),
.\ff_reg_sr_d1[2] (\ff_reg_sr_d1[2] ),
.\ff_reg_sr_c1[2] (\ff_reg_sr_c1[2] ),
.\ff_reg_ar_b1[7] (\ff_reg_ar_b1[7] ),
.\ff_reg_ar_a1[7] (\ff_reg_ar_a1[7] ),
.\ff_reg_ar_c1[7] (\ff_reg_ar_c1[7] ),
.\ff_reg_ar_b1[6] (\ff_reg_ar_b1[6] ),
.\ff_reg_ar_a1[6] (\ff_reg_ar_a1[6] ),
.\ff_reg_ar_c1[6] (\ff_reg_ar_c1[6] ),
.\ff_reg_ar_b1[5] (\ff_reg_ar_b1[5] ),
.\ff_reg_ar_a1[5] (\ff_reg_ar_a1[5] ),
.\ff_reg_ar_c1[5] (\ff_reg_ar_c1[5] ),
.\ff_reg_ar_b1[4] (\ff_reg_ar_b1[4] ),
.\ff_reg_ar_a1[4] (\ff_reg_ar_a1[4] ),
.\ff_reg_ar_c1[4] (\ff_reg_ar_c1[4] ),
.\ff_reg_ar_b1[3] (\ff_reg_ar_b1[3] ),
.\ff_reg_ar_a1[3] (\ff_reg_ar_a1[3] ),
.\ff_reg_ar_c1[3] (\ff_reg_ar_c1[3] ),
.\ff_reg_ar_b1[2] (\ff_reg_ar_b1[2] ),
.\ff_reg_ar_a1[2] (\ff_reg_ar_a1[2] ),
.\ff_reg_ar_c1[2] (\ff_reg_ar_c1[2] ),
.\ff_reg_ar_b1[1] (\ff_reg_ar_b1[1] ),
.\ff_reg_ar_a1[1] (\ff_reg_ar_a1[1] ),
.\ff_reg_ar_c1[1] (\ff_reg_ar_c1[1] ),
.\ff_reg_ar_b1[0] (\ff_reg_ar_b1[0] ),
.\ff_reg_ar_a1[0] (\ff_reg_ar_a1[0] ),
.\ff_reg_ar_c1[0] (\ff_reg_ar_c1[0] ),
.\ff_reg_rr_a1[1] (\ff_reg_rr_a1[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\counter_out[12] (\counter_out[12] ),
.\ff_reg_dr_b1[7] (\ff_reg_dr_b1[7] ),
.\ff_reg_dr_d1[7] (\ff_reg_dr_d1[7] ),
.\ff_reg_dr_c1[7] (\ff_reg_dr_c1[7] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\ff_reg_rr_c1[6] (\ff_reg_rr_c1[6] ),
.\ff_reg_rr_b1[6] (\ff_reg_rr_b1[6] ),
.\ff_reg_rr_b1[4] (\ff_reg_rr_b1[4] ),
.\ff_reg_rr_d1[4] (\ff_reg_rr_d1[4] ),
.\ff_reg_rr_c1[4] (\ff_reg_rr_c1[4] ),
.\ff_reg_rr_b1[3] (\ff_reg_rr_b1[3] ),
.\ff_reg_rr_c1[3] (\ff_reg_rr_c1[3] ),
.\ff_reg_rr_a1[3] (\ff_reg_rr_a1[3] ),
.\ff_reg_rr_b1[2] (\ff_reg_rr_b1[2] ),
.\ff_reg_rr_c1[2] (\ff_reg_rr_c1[2] ),
.\ff_reg_rr_a1[2] (\ff_reg_rr_a1[2] ),
.\ff_reg_sr_d1[1] (\ff_reg_sr_d1[1] ),
.\ff_reg_sr_b1[1] (\ff_reg_sr_b1[1] ),
.\ff_reg_sr_c1[1] (\ff_reg_sr_c1[1] ),
.\w_state_out[0]_59 (\w_state_out[0]_59 ),
.\w_state_out[0]_57 (\w_state_out[0]_57 ),
.\w_state_out[0]_49 (\w_state_out[0]_49 ),
.\w_state_out[0]_47 (\w_state_out[0]_47 ),
.\w_state_out[0]_41 (\w_state_out[0]_41 ),
.\w_state_out[0]_39 (\w_state_out[0]_39 ),
.\ff_reg_dr_a1[0] (\ff_reg_dr_a1[0] ),
.\ff_reg_dr_c1[0] (\ff_reg_dr_c1[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\ff_reg_rr_b1[7] (\ff_reg_rr_b1[7] ),
.\ff_reg_rr_d1[7] (\ff_reg_rr_d1[7] ),
.\ff_reg_rr_c1[7] (\ff_reg_rr_c1[7] ),
.\ff_reg_sl_d1[5] (\ff_reg_sl_d1[5] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\ff_reg_sl_a1[5] (\ff_reg_sl_a1[5] ),
.\ff_reg_sl_b1[5] (\ff_reg_sl_b1[5] ),
.\ff_reg_sl_c1[5] (\ff_reg_sl_c1[5] ),
.\ff_reg_sl_d1[0] (\ff_reg_sl_d1[0] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\ff_reg_dr_d1[1] (\ff_reg_dr_d1[1] ),
.\ff_reg_dr_b1[1] (\ff_reg_dr_b1[1] ),
.\ff_reg_rr_d1[0] (\ff_reg_rr_d1[0] ),
.\ff_reg_rr_b1[0] (\ff_reg_rr_b1[0] ),
.\ff_reg_rr_c1[0] (\ff_reg_rr_c1[0] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[16] (\counter_out[16] ),
.\counter_out[18] (\counter_out[18] ),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[19]_11 (\counter_out[19]_11 ),
.\w_state_out[1]_27 (\w_state_out[1]_27 ),
.\counter_out[19]_27 (\counter_out[19]_27 ),
.\counter_out[18]_31 (\counter_out[18]_31 ),
.\counter_out[17]_23 (\counter_out[17]_23 ),
.\counter_out[16]_27 (\counter_out[16]_27 ),
.\counter_out[14]_27 (\counter_out[14]_27 ),
.\counter_out[13]_23 (\counter_out[13]_23 ),
.\counter_out[8] (\counter_out[8] ),
.\counter_out[6] (\counter_out[6] ),
.\counter_out[15]_43 (\counter_out[15]_43 ),
.\counter_out[15]_45 (\counter_out[15]_45 ),
.\w_state_out[2]_19 (\w_state_out[2]_19 ),
.o_15_0(o_15_0),
.o_17_1(o_17_1),
.o_19_2(o_19_2),
.o_23_3(o_23_3),
.o_25_4(o_25_4),
.o_27_5(o_27_5),
.o_35(o_35),
.o_39(o_39),
.o_41(o_41),
.o_43(o_43),
.o_45(o_45),
.o_47(o_47),
.o_49(o_49),
.o_53(o_53),
.o_55(o_55),
.o_63(o_63),
.o_71(o_71) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_0  u_tone_generator_5ch_0 (
.clk_3(clk_3),
.n4(n4),
.n84(n84),
.o_605(o_605),
.o_603(o_603),
.n280(n280),
.o(o),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\timer1_address[1]_5 (\timer1_address[1]_5 ),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.n3_27(n3_27),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n3_29(n3_29),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.n3_33(n3_33),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.n3_35(n3_35),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.n3_37(n3_37),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_39(n3_39),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_41(n3_41),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_43(n3_43),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_45(n3_45),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.n3_47(n3_47),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.n3_25(n3_25),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.n3_31(n3_31),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_ch0_key[1] (\ff_ch0_key[1] ),
.ff_ch0_key_on_17(ff_ch0_key_on_17),
.ff_ch0_key_on_5(ff_ch0_key_on_5),
.\ff_wave_address_e[6] (\ff_wave_address_e[6] ),
.\ff_wave_address_e[4] (\ff_wave_address_e[4] ),
.\ff_wave_address_e[3] (\ff_wave_address_e[3] ),
.\ff_wave_address_e[2] (\ff_wave_address_e[2] ),
.\ff_wave_address_e[1] (\ff_wave_address_e[1] ),
.\ff_wave_address_e[0] (\ff_wave_address_e[0] ),
.n3_15(n3_15),
.n3_19(n3_19),
.n3_21(n3_21),
.n3_23(n3_23),
.n3_25_251(n3_25_251),
.n3_27_252(n3_27_252),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\wave_address_out[0] (\wave_address_out[0] ) 
);
\u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1  u_tone_generator_5ch_1 (
.clk_3(clk_3),
.n4(n4),
.n84(n84),
.o_605(o_605),
.o_603(o_603),
.n280(n280),
.o(o),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\w_sram_a1[0] (\w_sram_a1[0] ),
.\w_sram_a1[1] (\w_sram_a1[1] ),
.\counter_out[19]_11 (\counter_out[19]_11 ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\ff_active[2] (\ff_active[2] ),
.n3_49(n3_49),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.n3_51(n3_51),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.n3_53(n3_53),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n3_55(n3_55),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.n3_57(n3_57),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.n3_59(n3_59),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.n3_61(n3_61),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.n3_63(n3_63),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_65(n3_65),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_67(n3_67),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_69(n3_69),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_71(n3_71),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.\ff_wave_address_e[4]_3 (\ff_wave_address_e[4]_3 ),
.\ff_wave_address_e[3]_3 (\ff_wave_address_e[3]_3 ),
.\ff_wave_address_e[2]_3 (\ff_wave_address_e[2]_3 ),
.\ff_wave_address_e[1]_3 (\ff_wave_address_e[1]_3 ),
.\ff_wave_address_e[0]_3 (\ff_wave_address_e[0]_3 ),
.n3_19_267(n3_19_267),
.n3_21_268(n3_21_268),
.n3_23_269(n3_23_269),
.n3_25_270(n3_25_270),
.n3_27_271(n3_27_271),
.\wave_address_out[2] (\wave_address_out[2] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6] (\wave_address_out[6] ) 
);
\u_wts_core/u_wts_channel_mixer/u_channel_volume0  u_channel_volume0 (
.ram_array_4_DO6(ram_array_4_DO6),
.clk_3(clk_3),
.n84(n84),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array(ram_array),
.ram_array_4_DO7(ram_array_4_DO7),
.o_15_8(o_15_8),
.o_47_9(o_47_9),
.o_41_10(o_41_10),
.o_9(o_9),
.o_27(o_27),
.o_25(o_25),
.o_23(o_23),
.o_21(o_21),
.o_19(o_19),
.o_17(o_17),
.o_15(o_15),
.o_5(o_5),
.\ff_active[2] (\ff_active[2] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.\ff_active[1] (\ff_active[1] ),
.reg_noise_enable_d0(reg_noise_enable_d0),
.reg_noise_enable_e0(reg_noise_enable_e0),
.\ff_active[0] (\ff_active[0] ),
.reg_noise_enable_b0(reg_noise_enable_b0),
.reg_noise_enable_c0(reg_noise_enable_c0),
.\ff_channel[7] (\ff_channel[7] ),
.\ff_channel[6] (\ff_channel[6] ),
.\ff_channel[5] (\ff_channel[5] ),
.\ff_channel[4] (\ff_channel[4] ),
.\ff_channel[3] (\ff_channel[3] ),
.\ff_channel[2] (\ff_channel[2] ),
.\ff_channel[1] (\ff_channel[1] ),
.\ff_channel[0] (\ff_channel[0] ) 
);
\u_wts_core/u_wts_channel_mixer/u_channel_volume1  u_channel_volume1 (
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.clk_3(clk_3),
.n84(n84),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_5(ram_array_5),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.o_63_11(o_63_11),
.o_57(o_57),
.o_51(o_51),
.o_45_12(o_45_12),
.o_27_5(o_27_5),
.o_25_4(o_25_4),
.o_23_3(o_23_3),
.o_71(o_71),
.o_19_2(o_19_2),
.o_17_1(o_17_1),
.o_15_0(o_15_0),
.o_7(o_7),
.\ff_active[2] (\ff_active[2] ),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.\ff_active[1] (\ff_active[1] ),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.\ff_active[0] (\ff_active[0] ),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.\ff_channel[7]_3 (\ff_channel[7]_3 ),
.\ff_channel[6]_3 (\ff_channel[6]_3 ),
.\ff_channel[5]_3 (\ff_channel[5]_3 ),
.\ff_channel[4]_3 (\ff_channel[4]_3 ),
.\ff_channel[3]_3 (\ff_channel[3]_3 ),
.\ff_channel[2]_3 (\ff_channel[2]_3 ),
.\ff_channel[1]_3 (\ff_channel[1]_3 ),
.\ff_channel[0]_3 (\ff_channel[0]_3 ) 
);
\u_wts_core/u_wts_channel_mixer/u_ram00  u_ram00 (
.\ff_sram_d[0] (\ff_sram_d[0] ),
.\ff_sram_d[1] (\ff_sram_d[1] ),
.\ff_sram_d[2] (\ff_sram_d[2] ),
.\ff_sram_d[3] (\ff_sram_d[3] ),
.\ff_sram_d[4] (\ff_sram_d[4] ),
.\ff_sram_d[5] (\ff_sram_d[5] ),
.\ff_sram_d[6] (\ff_sram_d[6] ),
.\ff_sram_d[7] (\ff_sram_d[7] ),
.\w_sram_a0[0]_3 (\w_sram_a0[0]_3 ),
.\w_sram_a0[1]_3 (\w_sram_a0[1]_3 ),
.\w_sram_a0[2]_3 (\w_sram_a0[2]_3 ),
.\w_sram_a0[3]_3 (\w_sram_a0[3]_3 ),
.\w_sram_a0[4]_3 (\w_sram_a0[4]_3 ),
.\w_sram_a0[5] (\w_sram_a0[5] ),
.\w_sram_a0[6] (\w_sram_a0[6] ),
.\w_sram_a0[7]_7 (\w_sram_a0[7]_7 ),
.\w_sram_a0[8]_3 (\w_sram_a0[8]_3 ),
.\w_sram_a0[9]_7 (\w_sram_a0[9]_7 ),
.w_sram_we0(w_sram_we0),
.clk_3(clk_3),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
\u_wts_core/u_wts_channel_mixer/u_ram10  u_ram10 (
.\ff_sram_d[0] (\ff_sram_d[0] ),
.\ff_sram_d[1] (\ff_sram_d[1] ),
.\ff_sram_d[2] (\ff_sram_d[2] ),
.\ff_sram_d[3] (\ff_sram_d[3] ),
.\ff_sram_d[4] (\ff_sram_d[4] ),
.\ff_sram_d[5] (\ff_sram_d[5] ),
.\ff_sram_d[6] (\ff_sram_d[6] ),
.\ff_sram_d[7] (\ff_sram_d[7] ),
.\w_sram_a1[0]_3 (\w_sram_a1[0]_3 ),
.\w_sram_a1[1]_3 (\w_sram_a1[1]_3 ),
.\w_sram_a1[2]_3 (\w_sram_a1[2]_3 ),
.\w_sram_a1[3]_3 (\w_sram_a1[3]_3 ),
.\w_sram_a1[4]_3 (\w_sram_a1[4]_3 ),
.\w_sram_a1[5] (\w_sram_a1[5] ),
.\w_sram_a1[6] (\w_sram_a1[6] ),
.\w_sram_a0[7]_7 (\w_sram_a0[7]_7 ),
.\w_sram_a0[8]_3 (\w_sram_a0[8]_3 ),
.\w_sram_a0[9]_7 (\w_sram_a0[9]_7 ),
.w_sram_we1(w_sram_we1),
.clk_3(clk_3),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0) 
);
\u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch  u_wts_noise_generator_4ch (
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.o_605(o_605),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_noise_sel_a1[0] (\ff_reg_noise_sel_a1[0] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.ff_reg_clone_noise_a1(ff_reg_clone_noise_a1),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.clk_3(clk_3),
.n84(n84),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_e1[1] (\reg_noise_sel_e1[1] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_noise_sel_e1[0] (\reg_noise_sel_e1[0] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\ff_reg_noise_sel_a1[1] (\ff_reg_noise_sel_a1[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.o_5(o_5),
.o_7(o_7),
.n4_5(n4_5),
.n4(n4),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_6 (\ff_noise[17]_3_6 ),
.\ff_noise[17]_3_7 (\ff_noise[17]_3_7 ) 
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_timer  (\timer1_address[1]_3 ,clk_3,n84,\timer1_address[0]_3 ,reg_timer2_clear,reg_timer1_clear,\reg_timer1_channel[3] ,\ff_active[1] ,\reg_timer2_channel[1] ,reg_timer2_enable,\wave_address_out[4] ,\ff_active[0] ,\reg_timer1_channel[0] ,reg_timer1_enable,\reg_timer2_channel[0] ,\ff_active[2] ,\reg_timer2_channel[2] ,\wave_address_out[5] ,\timer1_address[1] ,\w_sram_a0[4] ,\timer1_address[0] ,\wave_address_out[5]_7 ,\timer1_address[1]_11 ,\timer1_address[0]_11 ,\w_sram_a1[4] ,\reg_timer1_channel[1] ,\reg_timer1_channel[2] ,\reg_timer2_channel[3] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\wave_address_out[2] ,\ff_timer1_address[1] ,\ff_timer1_address[0] ,ff_nint2,ff_nint1,nint);
input \timer1_address[1]_3 ;
input clk_3;
input n84;
input \timer1_address[0]_3 ;
input reg_timer2_clear;
input reg_timer1_clear;
input \reg_timer1_channel[3] ;
input \ff_active[1] ;
input \reg_timer2_channel[1] ;
input reg_timer2_enable;
input \wave_address_out[4] ;
input \ff_active[0] ;
input \reg_timer1_channel[0] ;
input reg_timer1_enable;
input \reg_timer2_channel[0] ;
input \ff_active[2] ;
input \reg_timer2_channel[2] ;
input \wave_address_out[5] ;
input \timer1_address[1] ;
input \w_sram_a0[4] ;
input \timer1_address[0] ;
input \wave_address_out[5]_7 ;
input \timer1_address[1]_11 ;
input \timer1_address[0]_11 ;
input \w_sram_a1[4] ;
input \reg_timer1_channel[1] ;
input \reg_timer1_channel[2] ;
input \reg_timer2_channel[3] ;
input \w_sram_a1[3] ;
input \w_sram_a1[2] ;
input \wave_address_out[2] ;
output \ff_timer1_address[1] ;
output \ff_timer1_address[0] ;
output ff_nint2;
output ff_nint1;
output nint;
wire \ff_timer1_address[1] ;
wire \ff_timer1_address[0] ;
wire ff_nint2;
wire ff_nint1;
wire n55;
wire nint;
wire ff_nint1_9;
wire n55_5;
wire ff_nint2_13;
wire n55_7;
wire n55_11;
wire ff_nint2_15;
wire n55_13;
wire n55_15;
wire n55_17;
wire ff_nint2_19;
wire ff_nint2_21;
wire n55_19;
wire ff_nint2_23;
wire VCC;
wire GND;
DFFCE \ff_timer1_address[1]_ins11864  (
.D(\timer1_address[1]_3 ),
.CLK(clk_3),
.CE(n55),
.CLEAR(n84),
.Q(\ff_timer1_address[1] ) 
);
DFFCE \ff_timer1_address[0]_ins11865  (
.D(\timer1_address[0]_3 ),
.CLK(clk_3),
.CE(n55),
.CLEAR(n84),
.Q(\ff_timer1_address[0] ) 
);
DFFPE ff_nint2_ins12624 (
.D(reg_timer2_clear),
.CLK(clk_3),
.CE(ff_nint2_21),
.PRESET(n84),
.Q(ff_nint2) 
);
defparam ff_nint2_ins12624.INIT=1'b1;
DFFPE ff_nint1_ins12627 (
.D(reg_timer1_clear),
.CLK(clk_3),
.CE(ff_nint1_9),
.PRESET(n84),
.Q(ff_nint1) 
);
defparam ff_nint1_ins12627.INIT=1'b1;
LUT2 n55_ins15930 (
.I0(reg_timer1_clear),
.I1(n55_5),
.F(n55) 
);
defparam n55_ins15930.INIT=4'h4;
LUT2 nint_ins15931 (
.I0(ff_nint1),
.I1(ff_nint2),
.F(nint) 
);
defparam nint_ins15931.INIT=4'h8;
LUT2 ff_nint1_ins16180 (
.I0(reg_timer1_clear),
.I1(n55_5),
.F(ff_nint1_9) 
);
defparam ff_nint1_ins16180.INIT=4'hE;
LUT4 n55_ins16619 (
.I0(n55_7),
.I1(n55_19),
.I2(\reg_timer1_channel[3] ),
.I3(n55_11),
.F(n55_5) 
);
defparam n55_ins16619.INIT=16'hCA00;
LUT4 ff_nint2_ins16693 (
.I0(\ff_active[1] ),
.I1(\reg_timer2_channel[1] ),
.I2(ff_nint2_15),
.I3(reg_timer2_enable),
.F(ff_nint2_13) 
);
defparam ff_nint2_ins16693.INIT=16'h9000;
LUT2 n55_ins16962 (
.I0(n55_13),
.I1(\wave_address_out[4] ),
.F(n55_7) 
);
defparam n55_ins16962.INIT=4'h4;
LUT4 n55_ins16964 (
.I0(\ff_active[0] ),
.I1(\reg_timer1_channel[0] ),
.I2(n55_17),
.I3(reg_timer1_enable),
.F(n55_11) 
);
defparam n55_ins16964.INIT=16'h9000;
LUT4 ff_nint2_ins16978 (
.I0(\ff_active[0] ),
.I1(\reg_timer2_channel[0] ),
.I2(\ff_active[2] ),
.I3(\reg_timer2_channel[2] ),
.F(ff_nint2_15) 
);
defparam ff_nint2_ins16978.INIT=16'h9009;
LUT4 n55_ins17226 (
.I0(\wave_address_out[5] ),
.I1(\timer1_address[1] ),
.I2(\w_sram_a0[4] ),
.I3(\timer1_address[0] ),
.F(n55_13) 
);
defparam n55_ins17226.INIT=16'h32F3;
LUT4 n55_ins17227 (
.I0(\wave_address_out[5]_7 ),
.I1(\timer1_address[1]_11 ),
.I2(\timer1_address[0]_11 ),
.I3(\w_sram_a1[4] ),
.F(n55_15) 
);
defparam n55_ins17227.INIT=16'h3F23;
LUT4 n55_ins17228 (
.I0(\ff_active[1] ),
.I1(\reg_timer1_channel[1] ),
.I2(\ff_active[2] ),
.I3(\reg_timer1_channel[2] ),
.F(n55_17) 
);
defparam n55_ins17228.INIT=16'h9009;
LUT3 ff_nint2_ins17565 (
.I0(reg_timer2_clear),
.I1(ff_nint2_13),
.I2(n55_19),
.F(ff_nint2_19) 
);
defparam ff_nint2_ins17565.INIT=8'hEA;
MUX2_LUT5 ff_nint2_ins17566 (
.I0(ff_nint2_23),
.I1(ff_nint2_19),
.S0(\reg_timer2_channel[3] ),
.O(ff_nint2_21) 
);
LUT4 n55_ins18024 (
.I0(n55_15),
.I1(\w_sram_a1[3] ),
.I2(\w_sram_a1[2] ),
.I3(\wave_address_out[2] ),
.F(n55_19) 
);
defparam n55_ins18024.INIT=16'h0100;
LUT4 ff_nint2_ins18044 (
.I0(reg_timer2_clear),
.I1(ff_nint2_13),
.I2(n55_13),
.I3(\wave_address_out[4] ),
.F(ff_nint2_23) 
);
defparam ff_nint2_ins18044.INIT=16'hAEAA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register/u_wave_length_selector0  (\ff_active[1] ,\ff_reg_wave_length_a0[1] ,\ff_reg_wave_length_b0[1] ,\ff_active[0] ,\ff_reg_wave_length_c0[1] ,\ff_reg_wave_length_d0[1] ,\ff_reg_wave_length_a0[0] ,\ff_reg_wave_length_b0[0] ,\ff_reg_wave_length_c0[0] ,\ff_reg_wave_length_d0[0] ,n3,n3_7);
input \ff_active[1] ;
input \ff_reg_wave_length_a0[1] ;
input \ff_reg_wave_length_b0[1] ;
input \ff_active[0] ;
input \ff_reg_wave_length_c0[1] ;
input \ff_reg_wave_length_d0[1] ;
input \ff_reg_wave_length_a0[0] ;
input \ff_reg_wave_length_b0[0] ;
input \ff_reg_wave_length_c0[0] ;
input \ff_reg_wave_length_d0[0] ;
output n3;
output n3_7;
wire n3;
wire n3_7;
wire n1_7_475;
wire n2_5_476;
wire n1_9_477;
wire n2_7_478;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15608 (
.I0(n1_7_475),
.I1(n2_5_476),
.S0(\ff_active[1] ),
.O(n3) 
);
MUX2_LUT5 n3_ins15609 (
.I0(n1_9_477),
.I1(n2_7_478),
.S0(\ff_active[1] ),
.O(n3_7) 
);
LUT3 n1_ins16133 (
.I0(\ff_reg_wave_length_a0[1] ),
.I1(\ff_reg_wave_length_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_7_475) 
);
defparam n1_ins16133.INIT=8'hCA;
LUT3 n2_ins16134 (
.I0(\ff_reg_wave_length_c0[1] ),
.I1(\ff_reg_wave_length_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_5_476) 
);
defparam n2_ins16134.INIT=8'hCA;
LUT3 n1_ins16135 (
.I0(\ff_reg_wave_length_a0[0] ),
.I1(\ff_reg_wave_length_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_9_477) 
);
defparam n1_ins16135.INIT=8'hCA;
LUT3 n2_ins16136 (
.I0(\ff_reg_wave_length_c0[0] ),
.I1(\ff_reg_wave_length_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_7_478) 
);
defparam n2_ins16136.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register/u_wave_length_selector1  (\w_reg_wave_length_a1[1] ,\w_reg_wave_length_b1[1] ,\ff_active[0] ,\w_reg_wave_length_c1[1] ,\w_reg_wave_length_d1[1] ,\w_reg_wave_length_a1[0] ,\w_reg_wave_length_b1[0] ,\w_reg_wave_length_c1[0] ,\w_reg_wave_length_d1[0] ,\ff_active[1] ,n3_9,n3_11);
input \w_reg_wave_length_a1[1] ;
input \w_reg_wave_length_b1[1] ;
input \ff_active[0] ;
input \w_reg_wave_length_c1[1] ;
input \w_reg_wave_length_d1[1] ;
input \w_reg_wave_length_a1[0] ;
input \w_reg_wave_length_b1[0] ;
input \w_reg_wave_length_c1[0] ;
input \w_reg_wave_length_d1[0] ;
input \ff_active[1] ;
output n3_9;
output n3_11;
wire n1_7_479;
wire n2_5_480;
wire n1_9_481;
wire n2_7_482;
wire n3_9;
wire n3_11;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15611 (
.I0(\w_reg_wave_length_a1[1] ),
.I1(\w_reg_wave_length_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_7_479) 
);
MUX2_LUT5 n2_ins15612 (
.I0(\w_reg_wave_length_c1[1] ),
.I1(\w_reg_wave_length_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_5_480) 
);
MUX2_LUT5 n1_ins15614 (
.I0(\w_reg_wave_length_a1[0] ),
.I1(\w_reg_wave_length_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_9_481) 
);
MUX2_LUT5 n2_ins15615 (
.I0(\w_reg_wave_length_c1[0] ),
.I1(\w_reg_wave_length_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_7_482) 
);
MUX2_LUT6 n3_ins15682 (
.I0(n1_7_479),
.I1(n2_5_480),
.S0(\ff_active[1] ),
.O(n3_9) 
);
MUX2_LUT6 n3_ins15683 (
.I0(n1_9_481),
.I1(n2_7_482),
.S0(\ff_active[1] ),
.O(n3_11) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register/u_wave_frequency_count_selector0  (\ff_active[1] ,\ff_reg_frequency_count_a0[11] ,\ff_reg_frequency_count_b0[11] ,\ff_active[0] ,\ff_reg_frequency_count_c0[11] ,\ff_reg_frequency_count_d0[11] ,\ff_reg_frequency_count_a0[10] ,\ff_reg_frequency_count_b0[10] ,\ff_reg_frequency_count_c0[10] ,\ff_reg_frequency_count_d0[10] ,\ff_reg_frequency_count_a0[9] ,\ff_reg_frequency_count_b0[9] ,\ff_reg_frequency_count_c0[9] ,\ff_reg_frequency_count_d0[9] ,\ff_reg_frequency_count_a0[8] ,\ff_reg_frequency_count_b0[8] ,\ff_reg_frequency_count_c0[8] ,\ff_reg_frequency_count_d0[8] ,\ff_reg_frequency_count_a0[7] ,\ff_reg_frequency_count_b0[7] ,\ff_reg_frequency_count_c0[7] ,\ff_reg_frequency_count_d0[7] ,\ff_reg_frequency_count_a0[6] ,\ff_reg_frequency_count_b0[6] ,\ff_reg_frequency_count_c0[6] ,\ff_reg_frequency_count_d0[6] ,\ff_reg_frequency_count_a0[5] ,\ff_reg_frequency_count_b0[5] ,\ff_reg_frequency_count_c0[5] ,\ff_reg_frequency_count_d0[5] ,\ff_reg_frequency_count_a0[4] ,\ff_reg_frequency_count_b0[4] ,\ff_reg_frequency_count_c0[4] ,\ff_reg_frequency_count_d0[4] ,\ff_reg_frequency_count_a0[3] ,\ff_reg_frequency_count_b0[3] ,\ff_reg_frequency_count_c0[3] ,\ff_reg_frequency_count_d0[3] ,\ff_reg_frequency_count_a0[2] ,\ff_reg_frequency_count_b0[2] ,\ff_reg_frequency_count_c0[2] ,\ff_reg_frequency_count_d0[2] ,\ff_reg_frequency_count_a0[1] ,\ff_reg_frequency_count_b0[1] ,\ff_reg_frequency_count_c0[1] ,\ff_reg_frequency_count_d0[1] ,\ff_reg_frequency_count_a0[0] ,\ff_reg_frequency_count_b0[0] ,\ff_reg_frequency_count_c0[0] ,\ff_reg_frequency_count_d0[0] ,n3_25,n3_27,n3_29,n3_31,n3_33,n3_35,n3_37,n3_39,n3_41,n3_43,n3_45,n3_47);
input \ff_active[1] ;
input \ff_reg_frequency_count_a0[11] ;
input \ff_reg_frequency_count_b0[11] ;
input \ff_active[0] ;
input \ff_reg_frequency_count_c0[11] ;
input \ff_reg_frequency_count_d0[11] ;
input \ff_reg_frequency_count_a0[10] ;
input \ff_reg_frequency_count_b0[10] ;
input \ff_reg_frequency_count_c0[10] ;
input \ff_reg_frequency_count_d0[10] ;
input \ff_reg_frequency_count_a0[9] ;
input \ff_reg_frequency_count_b0[9] ;
input \ff_reg_frequency_count_c0[9] ;
input \ff_reg_frequency_count_d0[9] ;
input \ff_reg_frequency_count_a0[8] ;
input \ff_reg_frequency_count_b0[8] ;
input \ff_reg_frequency_count_c0[8] ;
input \ff_reg_frequency_count_d0[8] ;
input \ff_reg_frequency_count_a0[7] ;
input \ff_reg_frequency_count_b0[7] ;
input \ff_reg_frequency_count_c0[7] ;
input \ff_reg_frequency_count_d0[7] ;
input \ff_reg_frequency_count_a0[6] ;
input \ff_reg_frequency_count_b0[6] ;
input \ff_reg_frequency_count_c0[6] ;
input \ff_reg_frequency_count_d0[6] ;
input \ff_reg_frequency_count_a0[5] ;
input \ff_reg_frequency_count_b0[5] ;
input \ff_reg_frequency_count_c0[5] ;
input \ff_reg_frequency_count_d0[5] ;
input \ff_reg_frequency_count_a0[4] ;
input \ff_reg_frequency_count_b0[4] ;
input \ff_reg_frequency_count_c0[4] ;
input \ff_reg_frequency_count_d0[4] ;
input \ff_reg_frequency_count_a0[3] ;
input \ff_reg_frequency_count_b0[3] ;
input \ff_reg_frequency_count_c0[3] ;
input \ff_reg_frequency_count_d0[3] ;
input \ff_reg_frequency_count_a0[2] ;
input \ff_reg_frequency_count_b0[2] ;
input \ff_reg_frequency_count_c0[2] ;
input \ff_reg_frequency_count_d0[2] ;
input \ff_reg_frequency_count_a0[1] ;
input \ff_reg_frequency_count_b0[1] ;
input \ff_reg_frequency_count_c0[1] ;
input \ff_reg_frequency_count_d0[1] ;
input \ff_reg_frequency_count_a0[0] ;
input \ff_reg_frequency_count_b0[0] ;
input \ff_reg_frequency_count_c0[0] ;
input \ff_reg_frequency_count_d0[0] ;
output n3_25;
output n3_27;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3_39;
output n3_41;
output n3_43;
output n3_45;
output n3_47;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n1_27_483;
wire n2_25_484;
wire n1_29_485;
wire n2_27_486;
wire n1_31_487;
wire n2_29_488;
wire n1_33_489;
wire n2_31_490;
wire n1_35_491;
wire n2_33_492;
wire n1_37_493;
wire n2_35_494;
wire n1_39_495;
wire n2_37_496;
wire n1_41_497;
wire n2_39_498;
wire n1_43_499;
wire n2_41_500;
wire n1_45_501;
wire n2_43_502;
wire n1_47_503;
wire n2_45_504;
wire n1_49_505;
wire n2_47_506;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins15632 (
.I0(n1_27_483),
.I1(n2_25_484),
.S0(\ff_active[1] ),
.O(n3_25) 
);
MUX2_LUT5 n3_ins15633 (
.I0(n1_29_485),
.I1(n2_27_486),
.S0(\ff_active[1] ),
.O(n3_27) 
);
MUX2_LUT5 n3_ins15634 (
.I0(n1_31_487),
.I1(n2_29_488),
.S0(\ff_active[1] ),
.O(n3_29) 
);
MUX2_LUT5 n3_ins15635 (
.I0(n1_33_489),
.I1(n2_31_490),
.S0(\ff_active[1] ),
.O(n3_31) 
);
MUX2_LUT5 n3_ins15636 (
.I0(n1_35_491),
.I1(n2_33_492),
.S0(\ff_active[1] ),
.O(n3_33) 
);
MUX2_LUT5 n3_ins15637 (
.I0(n1_37_493),
.I1(n2_35_494),
.S0(\ff_active[1] ),
.O(n3_35) 
);
MUX2_LUT5 n3_ins15638 (
.I0(n1_39_495),
.I1(n2_37_496),
.S0(\ff_active[1] ),
.O(n3_37) 
);
MUX2_LUT5 n3_ins15639 (
.I0(n1_41_497),
.I1(n2_39_498),
.S0(\ff_active[1] ),
.O(n3_39) 
);
MUX2_LUT5 n3_ins15640 (
.I0(n1_43_499),
.I1(n2_41_500),
.S0(\ff_active[1] ),
.O(n3_41) 
);
MUX2_LUT5 n3_ins15641 (
.I0(n1_45_501),
.I1(n2_43_502),
.S0(\ff_active[1] ),
.O(n3_43) 
);
MUX2_LUT5 n3_ins15642 (
.I0(n1_47_503),
.I1(n2_45_504),
.S0(\ff_active[1] ),
.O(n3_45) 
);
MUX2_LUT5 n3_ins15643 (
.I0(n1_49_505),
.I1(n2_47_506),
.S0(\ff_active[1] ),
.O(n3_47) 
);
LUT3 n1_ins16137 (
.I0(\ff_reg_frequency_count_a0[11] ),
.I1(\ff_reg_frequency_count_b0[11] ),
.I2(\ff_active[0] ),
.F(n1_27_483) 
);
defparam n1_ins16137.INIT=8'hCA;
LUT3 n2_ins16138 (
.I0(\ff_reg_frequency_count_c0[11] ),
.I1(\ff_reg_frequency_count_d0[11] ),
.I2(\ff_active[0] ),
.F(n2_25_484) 
);
defparam n2_ins16138.INIT=8'hCA;
LUT3 n1_ins16139 (
.I0(\ff_reg_frequency_count_a0[10] ),
.I1(\ff_reg_frequency_count_b0[10] ),
.I2(\ff_active[0] ),
.F(n1_29_485) 
);
defparam n1_ins16139.INIT=8'hCA;
LUT3 n2_ins16140 (
.I0(\ff_reg_frequency_count_c0[10] ),
.I1(\ff_reg_frequency_count_d0[10] ),
.I2(\ff_active[0] ),
.F(n2_27_486) 
);
defparam n2_ins16140.INIT=8'hCA;
LUT3 n1_ins16141 (
.I0(\ff_reg_frequency_count_a0[9] ),
.I1(\ff_reg_frequency_count_b0[9] ),
.I2(\ff_active[0] ),
.F(n1_31_487) 
);
defparam n1_ins16141.INIT=8'hCA;
LUT3 n2_ins16142 (
.I0(\ff_reg_frequency_count_c0[9] ),
.I1(\ff_reg_frequency_count_d0[9] ),
.I2(\ff_active[0] ),
.F(n2_29_488) 
);
defparam n2_ins16142.INIT=8'hCA;
LUT3 n1_ins16143 (
.I0(\ff_reg_frequency_count_a0[8] ),
.I1(\ff_reg_frequency_count_b0[8] ),
.I2(\ff_active[0] ),
.F(n1_33_489) 
);
defparam n1_ins16143.INIT=8'hCA;
LUT3 n2_ins16144 (
.I0(\ff_reg_frequency_count_c0[8] ),
.I1(\ff_reg_frequency_count_d0[8] ),
.I2(\ff_active[0] ),
.F(n2_31_490) 
);
defparam n2_ins16144.INIT=8'hCA;
LUT3 n1_ins16145 (
.I0(\ff_reg_frequency_count_a0[7] ),
.I1(\ff_reg_frequency_count_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_35_491) 
);
defparam n1_ins16145.INIT=8'hCA;
LUT3 n2_ins16146 (
.I0(\ff_reg_frequency_count_c0[7] ),
.I1(\ff_reg_frequency_count_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_33_492) 
);
defparam n2_ins16146.INIT=8'hCA;
LUT3 n1_ins16147 (
.I0(\ff_reg_frequency_count_a0[6] ),
.I1(\ff_reg_frequency_count_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_37_493) 
);
defparam n1_ins16147.INIT=8'hCA;
LUT3 n2_ins16148 (
.I0(\ff_reg_frequency_count_c0[6] ),
.I1(\ff_reg_frequency_count_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_35_494) 
);
defparam n2_ins16148.INIT=8'hCA;
LUT3 n1_ins16149 (
.I0(\ff_reg_frequency_count_a0[5] ),
.I1(\ff_reg_frequency_count_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_39_495) 
);
defparam n1_ins16149.INIT=8'hCA;
LUT3 n2_ins16150 (
.I0(\ff_reg_frequency_count_c0[5] ),
.I1(\ff_reg_frequency_count_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_37_496) 
);
defparam n2_ins16150.INIT=8'hCA;
LUT3 n1_ins16151 (
.I0(\ff_reg_frequency_count_a0[4] ),
.I1(\ff_reg_frequency_count_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_41_497) 
);
defparam n1_ins16151.INIT=8'hCA;
LUT3 n2_ins16152 (
.I0(\ff_reg_frequency_count_c0[4] ),
.I1(\ff_reg_frequency_count_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_39_498) 
);
defparam n2_ins16152.INIT=8'hCA;
LUT3 n1_ins16153 (
.I0(\ff_reg_frequency_count_a0[3] ),
.I1(\ff_reg_frequency_count_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_43_499) 
);
defparam n1_ins16153.INIT=8'hCA;
LUT3 n2_ins16154 (
.I0(\ff_reg_frequency_count_c0[3] ),
.I1(\ff_reg_frequency_count_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_41_500) 
);
defparam n2_ins16154.INIT=8'hCA;
LUT3 n1_ins16155 (
.I0(\ff_reg_frequency_count_a0[2] ),
.I1(\ff_reg_frequency_count_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_45_501) 
);
defparam n1_ins16155.INIT=8'hCA;
LUT3 n2_ins16156 (
.I0(\ff_reg_frequency_count_c0[2] ),
.I1(\ff_reg_frequency_count_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_43_502) 
);
defparam n2_ins16156.INIT=8'hCA;
LUT3 n1_ins16157 (
.I0(\ff_reg_frequency_count_a0[1] ),
.I1(\ff_reg_frequency_count_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_47_503) 
);
defparam n1_ins16157.INIT=8'hCA;
LUT3 n2_ins16158 (
.I0(\ff_reg_frequency_count_c0[1] ),
.I1(\ff_reg_frequency_count_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_45_504) 
);
defparam n2_ins16158.INIT=8'hCA;
LUT3 n1_ins16159 (
.I0(\ff_reg_frequency_count_a0[0] ),
.I1(\ff_reg_frequency_count_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_49_505) 
);
defparam n1_ins16159.INIT=8'hCA;
LUT3 n2_ins16160 (
.I0(\ff_reg_frequency_count_c0[0] ),
.I1(\ff_reg_frequency_count_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_47_506) 
);
defparam n2_ins16160.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register/u_wave_frequency_count_selector1  (\w_reg_frequency_count_a1[11] ,\w_reg_frequency_count_b1[11] ,\ff_active[0] ,\w_reg_frequency_count_c1[11] ,\w_reg_frequency_count_d1[11] ,\w_reg_frequency_count_a1[10] ,\w_reg_frequency_count_b1[10] ,\w_reg_frequency_count_c1[10] ,\w_reg_frequency_count_d1[10] ,\w_reg_frequency_count_a1[9] ,\w_reg_frequency_count_b1[9] ,\w_reg_frequency_count_c1[9] ,\w_reg_frequency_count_d1[9] ,\w_reg_frequency_count_a1[8] ,\w_reg_frequency_count_b1[8] ,\w_reg_frequency_count_c1[8] ,\w_reg_frequency_count_d1[8] ,\w_reg_frequency_count_a1[7] ,\w_reg_frequency_count_b1[7] ,\w_reg_frequency_count_c1[7] ,\w_reg_frequency_count_d1[7] ,\w_reg_frequency_count_a1[6] ,\w_reg_frequency_count_b1[6] ,\w_reg_frequency_count_c1[6] ,\w_reg_frequency_count_d1[6] ,\w_reg_frequency_count_a1[5] ,\w_reg_frequency_count_b1[5] ,\w_reg_frequency_count_c1[5] ,\w_reg_frequency_count_d1[5] ,\w_reg_frequency_count_a1[4] ,\w_reg_frequency_count_b1[4] ,\w_reg_frequency_count_c1[4] ,\w_reg_frequency_count_d1[4] ,\w_reg_frequency_count_a1[3] ,\w_reg_frequency_count_b1[3] ,\w_reg_frequency_count_c1[3] ,\w_reg_frequency_count_d1[3] ,\w_reg_frequency_count_a1[2] ,\w_reg_frequency_count_b1[2] ,\w_reg_frequency_count_c1[2] ,\w_reg_frequency_count_d1[2] ,\w_reg_frequency_count_a1[1] ,\w_reg_frequency_count_b1[1] ,\w_reg_frequency_count_c1[1] ,\w_reg_frequency_count_d1[1] ,\w_reg_frequency_count_a1[0] ,\w_reg_frequency_count_b1[0] ,\w_reg_frequency_count_c1[0] ,\w_reg_frequency_count_d1[0] ,\ff_active[1] ,n3_49,n3_51,n3_53,n3_55,n3_57,n3_59,n3_61,n3_63,n3_65,n3_67,n3_69,n3_71);
input \w_reg_frequency_count_a1[11] ;
input \w_reg_frequency_count_b1[11] ;
input \ff_active[0] ;
input \w_reg_frequency_count_c1[11] ;
input \w_reg_frequency_count_d1[11] ;
input \w_reg_frequency_count_a1[10] ;
input \w_reg_frequency_count_b1[10] ;
input \w_reg_frequency_count_c1[10] ;
input \w_reg_frequency_count_d1[10] ;
input \w_reg_frequency_count_a1[9] ;
input \w_reg_frequency_count_b1[9] ;
input \w_reg_frequency_count_c1[9] ;
input \w_reg_frequency_count_d1[9] ;
input \w_reg_frequency_count_a1[8] ;
input \w_reg_frequency_count_b1[8] ;
input \w_reg_frequency_count_c1[8] ;
input \w_reg_frequency_count_d1[8] ;
input \w_reg_frequency_count_a1[7] ;
input \w_reg_frequency_count_b1[7] ;
input \w_reg_frequency_count_c1[7] ;
input \w_reg_frequency_count_d1[7] ;
input \w_reg_frequency_count_a1[6] ;
input \w_reg_frequency_count_b1[6] ;
input \w_reg_frequency_count_c1[6] ;
input \w_reg_frequency_count_d1[6] ;
input \w_reg_frequency_count_a1[5] ;
input \w_reg_frequency_count_b1[5] ;
input \w_reg_frequency_count_c1[5] ;
input \w_reg_frequency_count_d1[5] ;
input \w_reg_frequency_count_a1[4] ;
input \w_reg_frequency_count_b1[4] ;
input \w_reg_frequency_count_c1[4] ;
input \w_reg_frequency_count_d1[4] ;
input \w_reg_frequency_count_a1[3] ;
input \w_reg_frequency_count_b1[3] ;
input \w_reg_frequency_count_c1[3] ;
input \w_reg_frequency_count_d1[3] ;
input \w_reg_frequency_count_a1[2] ;
input \w_reg_frequency_count_b1[2] ;
input \w_reg_frequency_count_c1[2] ;
input \w_reg_frequency_count_d1[2] ;
input \w_reg_frequency_count_a1[1] ;
input \w_reg_frequency_count_b1[1] ;
input \w_reg_frequency_count_c1[1] ;
input \w_reg_frequency_count_d1[1] ;
input \w_reg_frequency_count_a1[0] ;
input \w_reg_frequency_count_b1[0] ;
input \w_reg_frequency_count_c1[0] ;
input \w_reg_frequency_count_d1[0] ;
input \ff_active[1] ;
output n3_49;
output n3_51;
output n3_53;
output n3_55;
output n3_57;
output n3_59;
output n3_61;
output n3_63;
output n3_65;
output n3_67;
output n3_69;
output n3_71;
wire n1_27_507;
wire n2_25_508;
wire n1_29_509;
wire n2_27_510;
wire n1_31_511;
wire n2_29_512;
wire n1_33_513;
wire n2_31_514;
wire n1_35_515;
wire n2_33_516;
wire n1_37_517;
wire n2_35_518;
wire n1_39_519;
wire n2_37_520;
wire n1_41_521;
wire n2_39_522;
wire n1_43_523;
wire n2_41_524;
wire n1_45_525;
wire n2_43_526;
wire n1_47_527;
wire n2_45_528;
wire n1_49_529;
wire n2_47_530;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire n3_67;
wire n3_69;
wire n3_71;
wire VCC;
wire GND;
MUX2_LUT5 n1_ins15645 (
.I0(\w_reg_frequency_count_a1[11] ),
.I1(\w_reg_frequency_count_b1[11] ),
.S0(\ff_active[0] ),
.O(n1_27_507) 
);
MUX2_LUT5 n2_ins15646 (
.I0(\w_reg_frequency_count_c1[11] ),
.I1(\w_reg_frequency_count_d1[11] ),
.S0(\ff_active[0] ),
.O(n2_25_508) 
);
MUX2_LUT5 n1_ins15648 (
.I0(\w_reg_frequency_count_a1[10] ),
.I1(\w_reg_frequency_count_b1[10] ),
.S0(\ff_active[0] ),
.O(n1_29_509) 
);
MUX2_LUT5 n2_ins15649 (
.I0(\w_reg_frequency_count_c1[10] ),
.I1(\w_reg_frequency_count_d1[10] ),
.S0(\ff_active[0] ),
.O(n2_27_510) 
);
MUX2_LUT5 n1_ins15651 (
.I0(\w_reg_frequency_count_a1[9] ),
.I1(\w_reg_frequency_count_b1[9] ),
.S0(\ff_active[0] ),
.O(n1_31_511) 
);
MUX2_LUT5 n2_ins15652 (
.I0(\w_reg_frequency_count_c1[9] ),
.I1(\w_reg_frequency_count_d1[9] ),
.S0(\ff_active[0] ),
.O(n2_29_512) 
);
MUX2_LUT5 n1_ins15654 (
.I0(\w_reg_frequency_count_a1[8] ),
.I1(\w_reg_frequency_count_b1[8] ),
.S0(\ff_active[0] ),
.O(n1_33_513) 
);
MUX2_LUT5 n2_ins15655 (
.I0(\w_reg_frequency_count_c1[8] ),
.I1(\w_reg_frequency_count_d1[8] ),
.S0(\ff_active[0] ),
.O(n2_31_514) 
);
MUX2_LUT5 n1_ins15657 (
.I0(\w_reg_frequency_count_a1[7] ),
.I1(\w_reg_frequency_count_b1[7] ),
.S0(\ff_active[0] ),
.O(n1_35_515) 
);
MUX2_LUT5 n2_ins15658 (
.I0(\w_reg_frequency_count_c1[7] ),
.I1(\w_reg_frequency_count_d1[7] ),
.S0(\ff_active[0] ),
.O(n2_33_516) 
);
MUX2_LUT5 n1_ins15660 (
.I0(\w_reg_frequency_count_a1[6] ),
.I1(\w_reg_frequency_count_b1[6] ),
.S0(\ff_active[0] ),
.O(n1_37_517) 
);
MUX2_LUT5 n2_ins15661 (
.I0(\w_reg_frequency_count_c1[6] ),
.I1(\w_reg_frequency_count_d1[6] ),
.S0(\ff_active[0] ),
.O(n2_35_518) 
);
MUX2_LUT5 n1_ins15663 (
.I0(\w_reg_frequency_count_a1[5] ),
.I1(\w_reg_frequency_count_b1[5] ),
.S0(\ff_active[0] ),
.O(n1_39_519) 
);
MUX2_LUT5 n2_ins15664 (
.I0(\w_reg_frequency_count_c1[5] ),
.I1(\w_reg_frequency_count_d1[5] ),
.S0(\ff_active[0] ),
.O(n2_37_520) 
);
MUX2_LUT5 n1_ins15666 (
.I0(\w_reg_frequency_count_a1[4] ),
.I1(\w_reg_frequency_count_b1[4] ),
.S0(\ff_active[0] ),
.O(n1_41_521) 
);
MUX2_LUT5 n2_ins15667 (
.I0(\w_reg_frequency_count_c1[4] ),
.I1(\w_reg_frequency_count_d1[4] ),
.S0(\ff_active[0] ),
.O(n2_39_522) 
);
MUX2_LUT5 n1_ins15669 (
.I0(\w_reg_frequency_count_a1[3] ),
.I1(\w_reg_frequency_count_b1[3] ),
.S0(\ff_active[0] ),
.O(n1_43_523) 
);
MUX2_LUT5 n2_ins15670 (
.I0(\w_reg_frequency_count_c1[3] ),
.I1(\w_reg_frequency_count_d1[3] ),
.S0(\ff_active[0] ),
.O(n2_41_524) 
);
MUX2_LUT5 n1_ins15672 (
.I0(\w_reg_frequency_count_a1[2] ),
.I1(\w_reg_frequency_count_b1[2] ),
.S0(\ff_active[0] ),
.O(n1_45_525) 
);
MUX2_LUT5 n2_ins15673 (
.I0(\w_reg_frequency_count_c1[2] ),
.I1(\w_reg_frequency_count_d1[2] ),
.S0(\ff_active[0] ),
.O(n2_43_526) 
);
MUX2_LUT5 n1_ins15675 (
.I0(\w_reg_frequency_count_a1[1] ),
.I1(\w_reg_frequency_count_b1[1] ),
.S0(\ff_active[0] ),
.O(n1_47_527) 
);
MUX2_LUT5 n2_ins15676 (
.I0(\w_reg_frequency_count_c1[1] ),
.I1(\w_reg_frequency_count_d1[1] ),
.S0(\ff_active[0] ),
.O(n2_45_528) 
);
MUX2_LUT5 n1_ins15678 (
.I0(\w_reg_frequency_count_a1[0] ),
.I1(\w_reg_frequency_count_b1[0] ),
.S0(\ff_active[0] ),
.O(n1_49_529) 
);
MUX2_LUT5 n2_ins15679 (
.I0(\w_reg_frequency_count_c1[0] ),
.I1(\w_reg_frequency_count_d1[0] ),
.S0(\ff_active[0] ),
.O(n2_47_530) 
);
MUX2_LUT6 n3_ins15684 (
.I0(n1_27_507),
.I1(n2_25_508),
.S0(\ff_active[1] ),
.O(n3_49) 
);
MUX2_LUT6 n3_ins15685 (
.I0(n1_29_509),
.I1(n2_27_510),
.S0(\ff_active[1] ),
.O(n3_51) 
);
MUX2_LUT6 n3_ins15686 (
.I0(n1_31_511),
.I1(n2_29_512),
.S0(\ff_active[1] ),
.O(n3_53) 
);
MUX2_LUT6 n3_ins15687 (
.I0(n1_33_513),
.I1(n2_31_514),
.S0(\ff_active[1] ),
.O(n3_55) 
);
MUX2_LUT6 n3_ins15688 (
.I0(n1_35_515),
.I1(n2_33_516),
.S0(\ff_active[1] ),
.O(n3_57) 
);
MUX2_LUT6 n3_ins15689 (
.I0(n1_37_517),
.I1(n2_35_518),
.S0(\ff_active[1] ),
.O(n3_59) 
);
MUX2_LUT6 n3_ins15690 (
.I0(n1_39_519),
.I1(n2_37_520),
.S0(\ff_active[1] ),
.O(n3_61) 
);
MUX2_LUT6 n3_ins15691 (
.I0(n1_41_521),
.I1(n2_39_522),
.S0(\ff_active[1] ),
.O(n3_63) 
);
MUX2_LUT6 n3_ins15692 (
.I0(n1_43_523),
.I1(n2_41_524),
.S0(\ff_active[1] ),
.O(n3_65) 
);
MUX2_LUT6 n3_ins15693 (
.I0(n1_45_525),
.I1(n2_43_526),
.S0(\ff_active[1] ),
.O(n3_67) 
);
MUX2_LUT6 n3_ins15694 (
.I0(n1_47_527),
.I1(n2_45_528),
.S0(\ff_active[1] ),
.O(n3_69) 
);
MUX2_LUT6 n3_ins15695 (
.I0(n1_49_529),
.I1(n2_47_530),
.S0(\ff_active[1] ),
.O(n3_71) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register/u_volume_selector0  (n280,\ff_reg_volume_a0[3] ,\ff_reg_volume_a0[0] ,o,\ff_reg_volume_b0[3] ,\ff_reg_volume_e0[3] ,o_605,\w_sram_a0[8] ,\ff_reg_volume_c0[3] ,\ff_reg_volume_d0[3] ,n4,\ff_reg_volume_b0[2] ,\ff_reg_volume_c0[2] ,\ff_active[0] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_c0[1] ,\ff_reg_volume_b0[0] ,\ff_reg_volume_e0[0] ,\ff_reg_volume_c0[0] ,\ff_reg_volume_d0[0] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_e0[1] ,\ff_active[2] ,\ff_reg_volume_a0[2] ,\ff_active[1] ,\ff_reg_volume_a0[1] ,o_9,o_15_8,o_41_10,o_47_9);
input n280;
input \ff_reg_volume_a0[3] ;
input \ff_reg_volume_a0[0] ;
input o;
input \ff_reg_volume_b0[3] ;
input \ff_reg_volume_e0[3] ;
input o_605;
input \w_sram_a0[8] ;
input \ff_reg_volume_c0[3] ;
input \ff_reg_volume_d0[3] ;
input n4;
input \ff_reg_volume_b0[2] ;
input \ff_reg_volume_c0[2] ;
input \ff_active[0] ;
input \ff_reg_volume_b0[1] ;
input \ff_reg_volume_c0[1] ;
input \ff_reg_volume_b0[0] ;
input \ff_reg_volume_e0[0] ;
input \ff_reg_volume_c0[0] ;
input \ff_reg_volume_d0[0] ;
input \ff_reg_volume_d0[2] ;
input \ff_reg_volume_e0[2] ;
input \ff_reg_volume_d0[1] ;
input \ff_reg_volume_e0[1] ;
input \ff_active[2] ;
input \ff_reg_volume_a0[2] ;
input \ff_active[1] ;
input \ff_reg_volume_a0[1] ;
output o_9;
output o_15_8;
output o_41_10;
output o_47_9;
wire o_9;
wire o_15_8;
wire o_17_531;
wire o_19_532;
wire o_21_535;
wire o_25_536;
wire o_29_533;
wire o_31_534;
wire o_33_537;
wire o_35_538;
wire o_37_539;
wire o_39_540;
wire o_41_10;
wire o_43_541;
wire o_45_542;
wire o_47_9;
wire VCC;
wire GND;
LUT4 o_ins16161 (
.I0(n280),
.I1(\ff_reg_volume_a0[3] ),
.I2(o_17_531),
.I3(o_19_532),
.F(o_9) 
);
defparam o_ins16161.INIT=16'h8FFF;
LUT4 o_ins16164 (
.I0(n280),
.I1(\ff_reg_volume_a0[0] ),
.I2(o_29_533),
.I3(o_31_534),
.F(o_15_8) 
);
defparam o_ins16164.INIT=16'h8FFF;
LUT4 o_ins16675 (
.I0(o),
.I1(\ff_reg_volume_b0[3] ),
.I2(\ff_reg_volume_e0[3] ),
.I3(o_605),
.F(o_17_531) 
);
defparam o_ins16675.INIT=16'h0777;
LUT4 o_ins16676 (
.I0(\w_sram_a0[8] ),
.I1(\ff_reg_volume_c0[3] ),
.I2(\ff_reg_volume_d0[3] ),
.I3(n4),
.F(o_19_532) 
);
defparam o_ins16676.INIT=16'h0777;
LUT3 o_ins16677 (
.I0(\ff_reg_volume_b0[2] ),
.I1(\ff_reg_volume_c0[2] ),
.I2(\ff_active[0] ),
.F(o_21_535) 
);
defparam o_ins16677.INIT=8'h35;
LUT3 o_ins16679 (
.I0(\ff_reg_volume_b0[1] ),
.I1(\ff_reg_volume_c0[1] ),
.I2(\ff_active[0] ),
.F(o_25_536) 
);
defparam o_ins16679.INIT=8'h35;
LUT4 o_ins16681 (
.I0(o),
.I1(\ff_reg_volume_b0[0] ),
.I2(\ff_reg_volume_e0[0] ),
.I3(o_605),
.F(o_29_533) 
);
defparam o_ins16681.INIT=16'h0777;
LUT4 o_ins16682 (
.I0(\w_sram_a0[8] ),
.I1(\ff_reg_volume_c0[0] ),
.I2(\ff_reg_volume_d0[0] ),
.I3(n4),
.F(o_31_534) 
);
defparam o_ins16682.INIT=16'h0777;
LUT3 o_ins16973 (
.I0(\ff_reg_volume_d0[2] ),
.I1(\ff_reg_volume_e0[2] ),
.I2(\ff_active[0] ),
.F(o_33_537) 
);
defparam o_ins16973.INIT=8'h35;
LUT3 o_ins16974 (
.I0(\ff_reg_volume_d0[1] ),
.I1(\ff_reg_volume_e0[1] ),
.I2(\ff_active[0] ),
.F(o_35_538) 
);
defparam o_ins16974.INIT=8'h35;
LUT3 o_ins17546 (
.I0(\ff_active[2] ),
.I1(o_21_535),
.I2(o_33_537),
.F(o_37_539) 
);
defparam o_ins17546.INIT=8'h27;
LUT3 o_ins17547 (
.I0(\ff_active[2] ),
.I1(\ff_reg_volume_a0[2] ),
.I2(\ff_active[0] ),
.F(o_39_540) 
);
defparam o_ins17547.INIT=8'h40;
MUX2_LUT5 o_ins17548 (
.I0(o_37_539),
.I1(o_39_540),
.S0(\ff_active[1] ),
.O(o_41_10) 
);
LUT3 o_ins17549 (
.I0(\ff_active[2] ),
.I1(o_25_536),
.I2(o_35_538),
.F(o_43_541) 
);
defparam o_ins17549.INIT=8'h27;
LUT3 o_ins17550 (
.I0(\ff_active[2] ),
.I1(\ff_reg_volume_a0[1] ),
.I2(\ff_active[0] ),
.F(o_45_542) 
);
defparam o_ins17550.INIT=8'h40;
MUX2_LUT5 o_ins17551 (
.I0(o_43_541),
.I1(o_45_542),
.S0(\ff_active[1] ),
.O(o_47_9) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register/u_volume_selector1  (\ff_reg_volume_b1[3] ,\ff_reg_volume_c1[3] ,\ff_active[0] ,\ff_reg_volume_b1[2] ,\ff_reg_volume_c1[2] ,\ff_reg_volume_b1[1] ,\ff_reg_volume_c1[1] ,\ff_reg_volume_d1[0] ,\ff_reg_volume_e1[0] ,\ff_reg_volume_b1[0] ,\ff_reg_volume_c1[0] ,\ff_reg_volume_d1[3] ,\ff_reg_volume_e1[3] ,\ff_reg_volume_d1[2] ,\ff_reg_volume_e1[2] ,\ff_reg_volume_d1[1] ,\ff_reg_volume_e1[1] ,\ff_active[2] ,\ff_reg_volume_a1[3] ,\ff_active[1] ,\ff_reg_volume_a1[2] ,\ff_reg_volume_a1[1] ,\ff_reg_volume_a1[0] ,o_45_12,o_51,o_57,o_63_11);
input \ff_reg_volume_b1[3] ;
input \ff_reg_volume_c1[3] ;
input \ff_active[0] ;
input \ff_reg_volume_b1[2] ;
input \ff_reg_volume_c1[2] ;
input \ff_reg_volume_b1[1] ;
input \ff_reg_volume_c1[1] ;
input \ff_reg_volume_d1[0] ;
input \ff_reg_volume_e1[0] ;
input \ff_reg_volume_b1[0] ;
input \ff_reg_volume_c1[0] ;
input \ff_reg_volume_d1[3] ;
input \ff_reg_volume_e1[3] ;
input \ff_reg_volume_d1[2] ;
input \ff_reg_volume_e1[2] ;
input \ff_reg_volume_d1[1] ;
input \ff_reg_volume_e1[1] ;
input \ff_active[2] ;
input \ff_reg_volume_a1[3] ;
input \ff_active[1] ;
input \ff_reg_volume_a1[2] ;
input \ff_reg_volume_a1[1] ;
input \ff_reg_volume_a1[0] ;
output o_45_12;
output o_51;
output o_57;
output o_63_11;
wire o_17_543;
wire o_21_544;
wire o_25_545;
wire o_29_546;
wire o_31_547;
wire o_35_548;
wire o_37_549;
wire o_39_550;
wire o_41_551;
wire o_43_552;
wire o_45_12;
wire o_47_553;
wire o_49_554;
wire o_51;
wire o_53_555;
wire o_55_556;
wire o_57;
wire o_59_557;
wire o_61_558;
wire o_63_11;
wire VCC;
wire GND;
LUT3 o_ins16683 (
.I0(\ff_reg_volume_b1[3] ),
.I1(\ff_reg_volume_c1[3] ),
.I2(\ff_active[0] ),
.F(o_17_543) 
);
defparam o_ins16683.INIT=8'h35;
LUT3 o_ins16685 (
.I0(\ff_reg_volume_b1[2] ),
.I1(\ff_reg_volume_c1[2] ),
.I2(\ff_active[0] ),
.F(o_21_544) 
);
defparam o_ins16685.INIT=8'h35;
LUT3 o_ins16687 (
.I0(\ff_reg_volume_b1[1] ),
.I1(\ff_reg_volume_c1[1] ),
.I2(\ff_active[0] ),
.F(o_25_545) 
);
defparam o_ins16687.INIT=8'h35;
LUT3 o_ins16689 (
.I0(\ff_reg_volume_d1[0] ),
.I1(\ff_reg_volume_e1[0] ),
.I2(\ff_active[0] ),
.F(o_29_546) 
);
defparam o_ins16689.INIT=8'h35;
LUT3 o_ins16690 (
.I0(\ff_reg_volume_b1[0] ),
.I1(\ff_reg_volume_c1[0] ),
.I2(\ff_active[0] ),
.F(o_31_547) 
);
defparam o_ins16690.INIT=8'h35;
LUT3 o_ins16975 (
.I0(\ff_reg_volume_d1[3] ),
.I1(\ff_reg_volume_e1[3] ),
.I2(\ff_active[0] ),
.F(o_35_548) 
);
defparam o_ins16975.INIT=8'h35;
LUT3 o_ins16976 (
.I0(\ff_reg_volume_d1[2] ),
.I1(\ff_reg_volume_e1[2] ),
.I2(\ff_active[0] ),
.F(o_37_549) 
);
defparam o_ins16976.INIT=8'h35;
LUT3 o_ins16977 (
.I0(\ff_reg_volume_d1[1] ),
.I1(\ff_reg_volume_e1[1] ),
.I2(\ff_active[0] ),
.F(o_39_550) 
);
defparam o_ins16977.INIT=8'h35;
LUT3 o_ins17552 (
.I0(\ff_active[2] ),
.I1(o_17_543),
.I2(o_35_548),
.F(o_41_551) 
);
defparam o_ins17552.INIT=8'h27;
LUT3 o_ins17553 (
.I0(\ff_active[2] ),
.I1(\ff_reg_volume_a1[3] ),
.I2(\ff_active[0] ),
.F(o_43_552) 
);
defparam o_ins17553.INIT=8'h40;
MUX2_LUT5 o_ins17554 (
.I0(o_41_551),
.I1(o_43_552),
.S0(\ff_active[1] ),
.O(o_45_12) 
);
LUT3 o_ins17555 (
.I0(\ff_active[2] ),
.I1(o_21_544),
.I2(o_37_549),
.F(o_47_553) 
);
defparam o_ins17555.INIT=8'h27;
LUT3 o_ins17556 (
.I0(\ff_active[2] ),
.I1(\ff_reg_volume_a1[2] ),
.I2(\ff_active[0] ),
.F(o_49_554) 
);
defparam o_ins17556.INIT=8'h40;
MUX2_LUT5 o_ins17557 (
.I0(o_47_553),
.I1(o_49_554),
.S0(\ff_active[1] ),
.O(o_51) 
);
LUT3 o_ins17558 (
.I0(\ff_active[2] ),
.I1(o_25_545),
.I2(o_39_550),
.F(o_53_555) 
);
defparam o_ins17558.INIT=8'h27;
LUT3 o_ins17559 (
.I0(\ff_active[2] ),
.I1(\ff_reg_volume_a1[1] ),
.I2(\ff_active[0] ),
.F(o_55_556) 
);
defparam o_ins17559.INIT=8'h40;
MUX2_LUT5 o_ins17560 (
.I0(o_53_555),
.I1(o_55_556),
.S0(\ff_active[1] ),
.O(o_57) 
);
LUT3 o_ins17561 (
.I0(o_31_547),
.I1(o_29_546),
.I2(\ff_active[2] ),
.F(o_59_557) 
);
defparam o_ins17561.INIT=8'h53;
LUT3 o_ins17562 (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_reg_volume_a1[0] ),
.F(o_61_558) 
);
defparam o_ins17562.INIT=8'h51;
MUX2_LUT5 o_ins17563 (
.I0(o_59_557),
.I1(o_61_558),
.S0(\ff_active[1] ),
.O(o_63_11) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_wts_core/u_wts_register  (slot_d_14,clk_3,n84,slot_d_12,slot_d_10,slot_d_16,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,w_rdreq,slot_a_21,slot_a_29,slot_a_31,slot_a_13,slot_a_17,ff_nint1,\ff_timer1_address[1] ,\ff_timer1_address[0] ,ff_sram_q_en,slot_a_19,slot_a_23,slot_a_25,slot_a_15,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,ff_nwr2,slot_a_27,ram_array_4_DO7_0,ram_array_4_DO7,ff_sram_ce1,ram_array_4_DO5,ram_array_4_DO5_0,ram_array_4_DO4,ram_array_4_DO4_0,ram_array_4_DO6,ram_array_4_DO6_0,ram_array_4_DO3,ram_array_4_DO3_0,ram_array_4_DO2,ram_array_4_DO2_0,ram_array_4_DO1,ram_array_4_DO1_0,ram_array,ram_array_5,\ff_active[1] ,ff_nint2,ff_nrd2,\ff_active[0] ,\ff_active[2] ,n280,o,o_605,\w_sram_a0[8] ,n4,reg_wts_enable,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_oe,\ff_ch0_key[1] ,\ff_ch1_key[1] ,\ff_reg_ar_a0[7] ,\ff_reg_ar_a0[6] ,\ff_reg_ar_a0[5] ,\ff_reg_ar_a0[4] ,\ff_reg_ar_a0[3] ,\ff_reg_ar_a0[2] ,\ff_reg_ar_a0[1] ,\ff_reg_ar_a0[0] ,\ff_reg_dr_a0[7] ,\ff_reg_dr_a0[6] ,\ff_reg_dr_a0[5] ,\ff_reg_dr_a0[4] ,\ff_reg_dr_a0[3] ,\ff_reg_dr_a0[2] ,\ff_reg_dr_a0[1] ,\ff_reg_dr_a0[0] ,\ff_reg_sr_a0[7] ,\ff_reg_sr_a0[6] ,\ff_reg_sr_a0[5] ,\ff_reg_sr_a0[4] ,\ff_reg_sr_a0[3] ,\ff_reg_sr_a0[2] ,\ff_reg_sr_a0[1] ,\ff_reg_sr_a0[0] ,\ff_reg_rr_a0[7] ,\ff_reg_rr_a0[6] ,\ff_reg_rr_a0[5] ,\ff_reg_rr_a0[4] ,\ff_reg_rr_a0[3] ,\ff_reg_rr_a0[2] ,\ff_reg_rr_a0[1] ,\ff_reg_rr_a0[0] ,\ff_reg_sl_a0[5] ,\ff_reg_sl_a0[4] ,\ff_reg_sl_a0[3] ,\ff_reg_sl_a0[2] ,\ff_reg_sl_a0[1] ,\ff_reg_sl_a0[0] ,\ff_reg_ar_b0[7] ,\ff_reg_ar_b0[6] ,\ff_reg_ar_b0[5] ,\ff_reg_ar_b0[4] ,\ff_reg_ar_b0[3] ,\ff_reg_ar_b0[2] ,\ff_reg_ar_b0[1] ,\ff_reg_ar_b0[0] ,\ff_reg_dr_b0[7] ,\ff_reg_dr_b0[6] ,\ff_reg_dr_b0[5] ,\ff_reg_dr_b0[4] ,\ff_reg_dr_b0[3] ,\ff_reg_dr_b0[2] ,\ff_reg_dr_b0[1] ,\ff_reg_dr_b0[0] ,\ff_reg_sr_b0[7] ,\ff_reg_sr_b0[6] ,\ff_reg_sr_b0[5] ,\ff_reg_sr_b0[4] ,\ff_reg_sr_b0[3] ,\ff_reg_sr_b0[2] ,\ff_reg_sr_b0[1] ,\ff_reg_sr_b0[0] ,\ff_reg_rr_b0[7] ,\ff_reg_rr_b0[6] ,\ff_reg_rr_b0[5] ,\ff_reg_rr_b0[4] ,\ff_reg_rr_b0[3] ,\ff_reg_rr_b0[2] ,\ff_reg_rr_b0[1] ,\ff_reg_rr_b0[0] ,\ff_reg_sl_b0[5] ,\ff_reg_sl_b0[4] ,\ff_reg_sl_b0[3] ,\ff_reg_sl_b0[2] ,\ff_reg_sl_b0[1] ,\ff_reg_sl_b0[0] ,\ff_reg_ar_c0[7] ,\ff_reg_ar_c0[6] ,\ff_reg_ar_c0[5] ,\ff_reg_ar_c0[4] ,\ff_reg_ar_c0[3] ,\ff_reg_ar_c0[2] ,\ff_reg_ar_c0[1] ,\ff_reg_ar_c0[0] ,\ff_reg_dr_c0[7] ,\ff_reg_dr_c0[6] ,\ff_reg_dr_c0[5] ,\ff_reg_dr_c0[4] ,\ff_reg_dr_c0[3] ,\ff_reg_dr_c0[2] ,\ff_reg_dr_c0[1] ,\ff_reg_dr_c0[0] ,\ff_reg_sr_c0[7] ,\ff_reg_sr_c0[6] ,\ff_reg_sr_c0[5] ,\ff_reg_sr_c0[4] ,\ff_reg_sr_c0[3] ,\ff_reg_sr_c0[2] ,\ff_reg_sr_c0[1] ,\ff_reg_sr_c0[0] ,\ff_reg_rr_c0[7] ,\ff_reg_rr_c0[6] ,\ff_reg_rr_c0[5] ,\ff_reg_rr_c0[4] ,\ff_reg_rr_c0[3] ,\ff_reg_rr_c0[2] ,\ff_reg_rr_c0[1] ,\ff_reg_rr_c0[0] ,\ff_reg_sl_c0[5] ,\ff_reg_sl_c0[4] ,\ff_reg_sl_c0[3] ,\ff_reg_sl_c0[2] ,\ff_reg_sl_c0[1] ,\ff_reg_sl_c0[0] ,\ff_reg_dr_d0[7] ,\ff_reg_dr_d0[6] ,\ff_reg_dr_d0[5] ,\ff_reg_dr_d0[4] ,\ff_reg_dr_d0[3] ,\ff_reg_dr_d0[2] ,\ff_reg_dr_d0[1] ,\ff_reg_dr_d0[0] ,\ff_reg_sr_d0[7] ,\ff_reg_sr_d0[6] ,\ff_reg_sr_d0[5] ,\ff_reg_sr_d0[4] ,\ff_reg_sr_d0[3] ,\ff_reg_sr_d0[2] ,\ff_reg_sr_d0[1] ,\ff_reg_sr_d0[0] ,\ff_reg_rr_d0[7] ,\ff_reg_rr_d0[6] ,\ff_reg_rr_d0[5] ,\ff_reg_rr_d0[4] ,\ff_reg_rr_d0[3] ,\ff_reg_rr_d0[2] ,\ff_reg_rr_d0[1] ,\ff_reg_rr_d0[0] ,\ff_reg_sl_d0[5] ,\ff_reg_sl_d0[4] ,\ff_reg_sl_d0[3] ,\ff_reg_sl_d0[2] ,\ff_reg_sl_d0[1] ,\ff_reg_sl_d0[0] ,\ff_reg_ar_e0[7] ,\ff_reg_ar_e0[6] ,\ff_reg_ar_e0[5] ,\ff_reg_ar_e0[4] ,\ff_reg_ar_e0[3] ,\ff_reg_ar_e0[2] ,\ff_reg_ar_e0[1] ,\ff_reg_ar_e0[0] ,\ff_reg_dr_e0[7] ,\ff_reg_dr_e0[6] ,\ff_reg_dr_e0[5] ,\ff_reg_dr_e0[4] ,\ff_reg_dr_e0[3] ,\ff_reg_dr_e0[2] ,\ff_reg_dr_e0[1] ,\ff_reg_dr_e0[0] ,\ff_reg_sr_e0[7] ,\ff_reg_sr_e0[6] ,\ff_reg_sr_e0[5] ,\ff_reg_sr_e0[4] ,\ff_reg_sr_e0[3] ,\ff_reg_sr_e0[2] ,\ff_reg_sr_e0[1] ,\ff_reg_sr_e0[0] ,\ff_reg_rr_e0[7] ,\ff_reg_rr_e0[6] ,\ff_reg_rr_e0[5] ,\ff_reg_rr_e0[4] ,\ff_reg_rr_e0[3] ,\ff_reg_rr_e0[2] ,\ff_reg_rr_e0[1] ,\ff_reg_rr_e0[0] ,\ff_reg_sl_e0[5] ,\ff_reg_sl_e0[4] ,\ff_reg_sl_e0[3] ,\ff_reg_sl_e0[2] ,\ff_reg_sl_e0[1] ,\ff_reg_sl_e0[0] ,\ff_reg_ar_a1[7] ,\ff_reg_ar_a1[6] ,\ff_reg_ar_a1[5] ,\ff_reg_ar_a1[4] ,\ff_reg_ar_a1[3] ,\ff_reg_ar_a1[2] ,\ff_reg_ar_a1[1] ,\ff_reg_ar_a1[0] ,\ff_reg_dr_a1[7] ,\ff_reg_dr_a1[6] ,\ff_reg_dr_a1[5] ,\ff_reg_dr_a1[4] ,\ff_reg_dr_a1[3] ,\ff_reg_dr_a1[2] ,\ff_reg_dr_a1[1] ,\ff_reg_dr_a1[0] ,\ff_reg_sr_a1[7] ,\ff_reg_sr_a1[6] ,\ff_reg_sr_a1[5] ,\ff_reg_sr_a1[4] ,\ff_reg_sr_a1[3] ,\ff_reg_sr_a1[2] ,\ff_reg_sr_a1[1] ,\ff_reg_sr_a1[0] ,\ff_reg_rr_a1[7] ,\ff_reg_rr_a1[6] ,\ff_reg_rr_a1[5] ,\ff_reg_rr_a1[4] ,\ff_reg_rr_a1[3] ,\ff_reg_rr_a1[2] ,\ff_reg_rr_a1[1] ,\ff_reg_rr_a1[0] ,\ff_reg_sl_a1[5] ,\ff_reg_sl_a1[4] ,\ff_reg_sl_a1[3] ,\ff_reg_sl_a1[2] ,\ff_reg_sl_a1[1] ,\ff_reg_sl_a1[0] ,\ff_reg_ar_b1[7] ,\ff_reg_ar_b1[6] ,\ff_reg_ar_b1[5] ,\ff_reg_ar_b1[4] ,\ff_reg_ar_b1[3] ,\ff_reg_ar_b1[2] ,\ff_reg_ar_b1[1] ,\ff_reg_ar_b1[0] ,\ff_reg_dr_b1[7] ,\ff_reg_dr_b1[6] ,\ff_reg_dr_b1[5] ,\ff_reg_dr_b1[4] ,\ff_reg_dr_b1[3] ,\ff_reg_dr_b1[2] ,\ff_reg_dr_b1[1] ,\ff_reg_dr_b1[0] ,\ff_reg_sr_b1[7] ,\ff_reg_sr_b1[6] ,\ff_reg_sr_b1[5] ,\ff_reg_sr_b1[4] ,\ff_reg_sr_b1[3] ,\ff_reg_sr_b1[2] ,\ff_reg_sr_b1[1] ,\ff_reg_sr_b1[0] ,\ff_reg_rr_b1[7] ,\ff_reg_rr_b1[6] ,\ff_reg_rr_b1[5] ,\ff_reg_rr_b1[4] ,\ff_reg_rr_b1[3] ,\ff_reg_rr_b1[2] ,\ff_reg_rr_b1[1] ,\ff_reg_rr_b1[0] ,\ff_reg_sl_b1[5] ,\ff_reg_sl_b1[4] ,\ff_reg_sl_b1[3] ,\ff_reg_sl_b1[2] ,\ff_reg_sl_b1[1] ,\ff_reg_sl_b1[0] ,\ff_reg_ar_c1[7] ,\ff_reg_ar_c1[6] ,\ff_reg_ar_c1[5] ,\ff_reg_ar_c1[4] ,\ff_reg_ar_c1[3] ,\ff_reg_ar_c1[2] ,\ff_reg_ar_c1[1] ,\ff_reg_ar_c1[0] ,\ff_reg_dr_c1[7] ,\ff_reg_dr_c1[6] ,\ff_reg_dr_c1[5] ,\ff_reg_dr_c1[4] ,\ff_reg_dr_c1[3] ,\ff_reg_dr_c1[2] ,\ff_reg_dr_c1[1] ,\ff_reg_dr_c1[0] ,\ff_reg_sr_c1[7] ,\ff_reg_sr_c1[6] ,\ff_reg_sr_c1[5] ,\ff_reg_sr_c1[4] ,\ff_reg_sr_c1[3] ,\ff_reg_sr_c1[2] ,\ff_reg_sr_c1[1] ,\ff_reg_sr_c1[0] ,\ff_reg_rr_c1[7] ,\ff_reg_rr_c1[6] ,\ff_reg_rr_c1[5] ,\ff_reg_rr_c1[4] ,\ff_reg_rr_c1[3] ,\ff_reg_rr_c1[2] ,\ff_reg_rr_c1[1] ,\ff_reg_rr_c1[0] ,\ff_reg_sl_c1[5] ,\ff_reg_sl_c1[4] ,\ff_reg_sl_c1[3] ,\ff_reg_sl_c1[2] ,\ff_reg_sl_c1[1] ,\ff_reg_sl_c1[0] ,\ff_reg_ar_d1[7] ,\ff_reg_ar_d1[6] ,\ff_reg_ar_d1[5] ,\ff_reg_ar_d1[4] ,\ff_reg_ar_d1[3] ,\ff_reg_ar_d1[2] ,\ff_reg_ar_d1[1] ,\ff_reg_ar_d1[0] ,\ff_reg_dr_d1[7] ,\ff_reg_dr_d1[6] ,\ff_reg_dr_d1[5] ,\ff_reg_dr_d1[4] ,\ff_reg_dr_d1[3] ,\ff_reg_dr_d1[2] ,\ff_reg_dr_d1[1] ,\ff_reg_dr_d1[0] ,\ff_reg_sr_d1[7] ,\ff_reg_sr_d1[6] ,\ff_reg_sr_d1[5] ,\ff_reg_sr_d1[4] ,\ff_reg_sr_d1[3] ,\ff_reg_sr_d1[2] ,\ff_reg_sr_d1[1] ,\ff_reg_sr_d1[0] ,\ff_reg_rr_d1[7] ,\ff_reg_rr_d1[6] ,\ff_reg_rr_d1[5] ,\ff_reg_rr_d1[4] ,\ff_reg_rr_d1[3] ,\ff_reg_rr_d1[2] ,\ff_reg_rr_d1[1] ,\ff_reg_rr_d1[0] ,\ff_reg_sl_d1[5] ,\ff_reg_sl_d1[4] ,\ff_reg_sl_d1[3] ,\ff_reg_sl_d1[2] ,\ff_reg_sl_d1[1] ,\ff_reg_sl_d1[0] ,\ff_reg_ar_e1[7] ,\ff_reg_ar_e1[6] ,\ff_reg_ar_e1[5] ,\ff_reg_ar_e1[4] ,\ff_reg_ar_e1[3] ,\ff_reg_ar_e1[2] ,\ff_reg_ar_e1[1] ,\ff_reg_ar_e1[0] ,\ff_reg_dr_e1[7] ,\ff_reg_dr_e1[6] ,\ff_reg_dr_e1[5] ,\ff_reg_dr_e1[4] ,\ff_reg_dr_e1[3] ,\ff_reg_dr_e1[2] ,\ff_reg_dr_e1[1] ,\ff_reg_dr_e1[0] ,\ff_reg_sr_e1[7] ,\ff_reg_sr_e1[6] ,\ff_reg_sr_e1[5] ,\ff_reg_sr_e1[4] ,\ff_reg_sr_e1[3] ,\ff_reg_sr_e1[2] ,\ff_reg_sr_e1[1] ,\ff_reg_sr_e1[0] ,\ff_reg_rr_e1[7] ,\ff_reg_rr_e1[6] ,\ff_reg_rr_e1[5] ,\ff_reg_rr_e1[4] ,\ff_reg_rr_e1[3] ,\ff_reg_rr_e1[2] ,\ff_reg_rr_e1[1] ,\ff_reg_rr_e1[0] ,\ff_reg_sl_e1[5] ,\ff_reg_sl_e1[4] ,\ff_reg_sl_e1[3] ,\ff_reg_sl_e1[2] ,\ff_reg_sl_e1[1] ,\ff_reg_sl_e1[0] ,\ff_reg_enable_a0[1] ,\ff_reg_enable_a0[0] ,reg_noise_enable_a0,\reg_noise_sel_a0[1] ,\reg_noise_sel_a0[0] ,\ff_reg_enable_b0[1] ,\ff_reg_enable_b0[0] ,reg_noise_enable_b0,\reg_noise_sel_b0[1] ,\reg_noise_sel_b0[0] ,\ff_reg_enable_c0[1] ,\ff_reg_enable_c0[0] ,reg_noise_enable_c0,\reg_noise_sel_c0[1] ,\reg_noise_sel_c0[0] ,\ff_reg_enable_d0[1] ,\ff_reg_enable_d0[0] ,reg_noise_enable_d0,\reg_noise_sel_d0[1] ,\reg_noise_sel_d0[0] ,\ff_reg_enable_e0[1] ,\ff_reg_enable_e0[0] ,reg_noise_enable_e0,\reg_noise_sel_e0[1] ,\reg_noise_sel_e0[0] ,\ff_reg_wave_length_e0[1] ,\ff_reg_wave_length_e0[0] ,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e0[0] ,\ff_reg_enable_a1[1] ,\ff_reg_enable_a1[0] ,ff_reg_noise_enable_a1,\ff_reg_noise_sel_a1[1] ,\ff_reg_noise_sel_a1[0] ,ff_reg_clone_adsr_a1,ff_reg_clone_noise_a1,ff_reg_clone_key_a1,\ff_reg_enable_b1[1] ,\ff_reg_enable_b1[0] ,ff_reg_noise_enable_b1,ff_reg_clone_key_b1,\ff_reg_enable_c1[1] ,\ff_reg_enable_c1[0] ,ff_reg_noise_enable_c1,ff_reg_clone_key_c1,\ff_reg_enable_d1[1] ,\ff_reg_enable_d1[0] ,ff_reg_noise_enable_d1,ff_reg_clone_key_d1,\ff_reg_enable_e1[1] ,\ff_reg_enable_e1[0] ,ff_reg_noise_enable_e1,ff_reg_clone_frequency_e1,ff_reg_clone_wave_e1,ff_reg_clone_key_e1,\ff_reg_wave_length_e1[1] ,\ff_reg_wave_length_e1[0] ,\ff_reg_frequency_count_e1[11] ,\ff_reg_frequency_count_e1[10] ,\ff_reg_frequency_count_e1[9] ,\ff_reg_frequency_count_e1[8] ,\ff_reg_frequency_count_e1[7] ,\ff_reg_frequency_count_e1[6] ,\ff_reg_frequency_count_e1[5] ,\ff_reg_frequency_count_e1[4] ,\ff_reg_frequency_count_e1[3] ,\ff_reg_frequency_count_e1[2] ,\ff_reg_frequency_count_e1[1] ,\ff_reg_frequency_count_e1[0] ,\reg_noise_frequency0[4] ,\reg_noise_frequency0[3] ,\reg_noise_frequency0[2] ,\reg_noise_frequency0[1] ,\reg_noise_frequency0[0] ,\reg_noise_frequency1[4] ,\reg_noise_frequency1[3] ,\reg_noise_frequency1[2] ,\reg_noise_frequency1[1] ,\reg_noise_frequency1[0] ,\reg_noise_frequency2[4] ,\reg_noise_frequency2[3] ,\reg_noise_frequency2[2] ,\reg_noise_frequency2[1] ,\reg_noise_frequency2[0] ,\reg_noise_frequency3[4] ,\reg_noise_frequency3[3] ,\reg_noise_frequency3[2] ,\reg_noise_frequency3[1] ,\reg_noise_frequency3[0] ,\reg_timer1_channel[3] ,\reg_timer1_channel[2] ,\reg_timer1_channel[1] ,\reg_timer1_channel[0] ,reg_timer1_clear,\reg_timer2_channel[3] ,\reg_timer2_channel[2] ,\reg_timer2_channel[1] ,\reg_timer2_channel[0] ,reg_timer2_clear,\ff_rddata[6] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,sram_ce0,sram_ce1,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,\sram_a[6] ,\sram_a[5] ,sram_we,ff_ch0_key_on_5,ff_ch0_key_release,ff_ch0_key_off,ff_ch1_key_on_5,ff_ch1_key_release,ff_ch1_key_off,reg_timer1_enable,reg_timer2_enable,\ff_rddata[7] ,\ff_rddata[5] ,\ff_rddata[4] ,ext_memory_nactive,\reg_noise_sel_b1[1] ,\reg_noise_sel_b1[0] ,\reg_noise_sel_c1[1] ,\reg_noise_sel_c1[0] ,\reg_noise_sel_d1[1] ,\reg_noise_sel_d1[0] ,\reg_noise_sel_e1[1] ,\reg_noise_sel_e1[0] ,ff_ch1_key_on,ff_ch0_key_on,ff_ch0_key_on_17,ff_ch1_key_on_15,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] ,n3,n3_7,n3_9,n3_11,n3_25,n3_27,n3_29,n3_31,n3_33,n3_35,n3_37,n3_39,n3_41,n3_43,n3_45,n3_47,n3_49,n3_51,n3_53,n3_55,n3_57,n3_59,n3_61,n3_63,n3_65,n3_67,n3_69,n3_71,o_9,o_15_8,o_41_10,o_47_9,o_45_12,o_51,o_57,o_63_11);
input slot_d_14;
input clk_3;
input n84;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input w_rdreq;
input slot_a_21;
input slot_a_29;
input slot_a_31;
input slot_a_13;
input slot_a_17;
input ff_nint1;
input \ff_timer1_address[1] ;
input \ff_timer1_address[0] ;
input ff_sram_q_en;
input slot_a_19;
input slot_a_23;
input slot_a_25;
input slot_a_15;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input ff_nwr2;
input slot_a_27;
input ram_array_4_DO7_0;
input ram_array_4_DO7;
input ff_sram_ce1;
input ram_array_4_DO5;
input ram_array_4_DO5_0;
input ram_array_4_DO4;
input ram_array_4_DO4_0;
input ram_array_4_DO6;
input ram_array_4_DO6_0;
input ram_array_4_DO3;
input ram_array_4_DO3_0;
input ram_array_4_DO2;
input ram_array_4_DO2_0;
input ram_array_4_DO1;
input ram_array_4_DO1_0;
input ram_array;
input ram_array_5;
input \ff_active[1] ;
input ff_nint2;
input ff_nrd2;
input \ff_active[0] ;
input \ff_active[2] ;
input n280;
input o;
input o_605;
input \w_sram_a0[8] ;
input n4;
output reg_wts_enable;
output \sram_a[4] ;
output \sram_a[3] ;
output \sram_a[2] ;
output \sram_a[1] ;
output \sram_a[0] ;
output \sram_d[7] ;
output \sram_d[6] ;
output \sram_d[5] ;
output \sram_d[4] ;
output \sram_d[3] ;
output \sram_d[2] ;
output \sram_d[1] ;
output \sram_d[0] ;
output sram_oe;
output \ff_ch0_key[1] ;
output \ff_ch1_key[1] ;
output \ff_reg_ar_a0[7] ;
output \ff_reg_ar_a0[6] ;
output \ff_reg_ar_a0[5] ;
output \ff_reg_ar_a0[4] ;
output \ff_reg_ar_a0[3] ;
output \ff_reg_ar_a0[2] ;
output \ff_reg_ar_a0[1] ;
output \ff_reg_ar_a0[0] ;
output \ff_reg_dr_a0[7] ;
output \ff_reg_dr_a0[6] ;
output \ff_reg_dr_a0[5] ;
output \ff_reg_dr_a0[4] ;
output \ff_reg_dr_a0[3] ;
output \ff_reg_dr_a0[2] ;
output \ff_reg_dr_a0[1] ;
output \ff_reg_dr_a0[0] ;
output \ff_reg_sr_a0[7] ;
output \ff_reg_sr_a0[6] ;
output \ff_reg_sr_a0[5] ;
output \ff_reg_sr_a0[4] ;
output \ff_reg_sr_a0[3] ;
output \ff_reg_sr_a0[2] ;
output \ff_reg_sr_a0[1] ;
output \ff_reg_sr_a0[0] ;
output \ff_reg_rr_a0[7] ;
output \ff_reg_rr_a0[6] ;
output \ff_reg_rr_a0[5] ;
output \ff_reg_rr_a0[4] ;
output \ff_reg_rr_a0[3] ;
output \ff_reg_rr_a0[2] ;
output \ff_reg_rr_a0[1] ;
output \ff_reg_rr_a0[0] ;
output \ff_reg_sl_a0[5] ;
output \ff_reg_sl_a0[4] ;
output \ff_reg_sl_a0[3] ;
output \ff_reg_sl_a0[2] ;
output \ff_reg_sl_a0[1] ;
output \ff_reg_sl_a0[0] ;
output \ff_reg_ar_b0[7] ;
output \ff_reg_ar_b0[6] ;
output \ff_reg_ar_b0[5] ;
output \ff_reg_ar_b0[4] ;
output \ff_reg_ar_b0[3] ;
output \ff_reg_ar_b0[2] ;
output \ff_reg_ar_b0[1] ;
output \ff_reg_ar_b0[0] ;
output \ff_reg_dr_b0[7] ;
output \ff_reg_dr_b0[6] ;
output \ff_reg_dr_b0[5] ;
output \ff_reg_dr_b0[4] ;
output \ff_reg_dr_b0[3] ;
output \ff_reg_dr_b0[2] ;
output \ff_reg_dr_b0[1] ;
output \ff_reg_dr_b0[0] ;
output \ff_reg_sr_b0[7] ;
output \ff_reg_sr_b0[6] ;
output \ff_reg_sr_b0[5] ;
output \ff_reg_sr_b0[4] ;
output \ff_reg_sr_b0[3] ;
output \ff_reg_sr_b0[2] ;
output \ff_reg_sr_b0[1] ;
output \ff_reg_sr_b0[0] ;
output \ff_reg_rr_b0[7] ;
output \ff_reg_rr_b0[6] ;
output \ff_reg_rr_b0[5] ;
output \ff_reg_rr_b0[4] ;
output \ff_reg_rr_b0[3] ;
output \ff_reg_rr_b0[2] ;
output \ff_reg_rr_b0[1] ;
output \ff_reg_rr_b0[0] ;
output \ff_reg_sl_b0[5] ;
output \ff_reg_sl_b0[4] ;
output \ff_reg_sl_b0[3] ;
output \ff_reg_sl_b0[2] ;
output \ff_reg_sl_b0[1] ;
output \ff_reg_sl_b0[0] ;
output \ff_reg_ar_c0[7] ;
output \ff_reg_ar_c0[6] ;
output \ff_reg_ar_c0[5] ;
output \ff_reg_ar_c0[4] ;
output \ff_reg_ar_c0[3] ;
output \ff_reg_ar_c0[2] ;
output \ff_reg_ar_c0[1] ;
output \ff_reg_ar_c0[0] ;
output \ff_reg_dr_c0[7] ;
output \ff_reg_dr_c0[6] ;
output \ff_reg_dr_c0[5] ;
output \ff_reg_dr_c0[4] ;
output \ff_reg_dr_c0[3] ;
output \ff_reg_dr_c0[2] ;
output \ff_reg_dr_c0[1] ;
output \ff_reg_dr_c0[0] ;
output \ff_reg_sr_c0[7] ;
output \ff_reg_sr_c0[6] ;
output \ff_reg_sr_c0[5] ;
output \ff_reg_sr_c0[4] ;
output \ff_reg_sr_c0[3] ;
output \ff_reg_sr_c0[2] ;
output \ff_reg_sr_c0[1] ;
output \ff_reg_sr_c0[0] ;
output \ff_reg_rr_c0[7] ;
output \ff_reg_rr_c0[6] ;
output \ff_reg_rr_c0[5] ;
output \ff_reg_rr_c0[4] ;
output \ff_reg_rr_c0[3] ;
output \ff_reg_rr_c0[2] ;
output \ff_reg_rr_c0[1] ;
output \ff_reg_rr_c0[0] ;
output \ff_reg_sl_c0[5] ;
output \ff_reg_sl_c0[4] ;
output \ff_reg_sl_c0[3] ;
output \ff_reg_sl_c0[2] ;
output \ff_reg_sl_c0[1] ;
output \ff_reg_sl_c0[0] ;
output \ff_reg_dr_d0[7] ;
output \ff_reg_dr_d0[6] ;
output \ff_reg_dr_d0[5] ;
output \ff_reg_dr_d0[4] ;
output \ff_reg_dr_d0[3] ;
output \ff_reg_dr_d0[2] ;
output \ff_reg_dr_d0[1] ;
output \ff_reg_dr_d0[0] ;
output \ff_reg_sr_d0[7] ;
output \ff_reg_sr_d0[6] ;
output \ff_reg_sr_d0[5] ;
output \ff_reg_sr_d0[4] ;
output \ff_reg_sr_d0[3] ;
output \ff_reg_sr_d0[2] ;
output \ff_reg_sr_d0[1] ;
output \ff_reg_sr_d0[0] ;
output \ff_reg_rr_d0[7] ;
output \ff_reg_rr_d0[6] ;
output \ff_reg_rr_d0[5] ;
output \ff_reg_rr_d0[4] ;
output \ff_reg_rr_d0[3] ;
output \ff_reg_rr_d0[2] ;
output \ff_reg_rr_d0[1] ;
output \ff_reg_rr_d0[0] ;
output \ff_reg_sl_d0[5] ;
output \ff_reg_sl_d0[4] ;
output \ff_reg_sl_d0[3] ;
output \ff_reg_sl_d0[2] ;
output \ff_reg_sl_d0[1] ;
output \ff_reg_sl_d0[0] ;
output \ff_reg_ar_e0[7] ;
output \ff_reg_ar_e0[6] ;
output \ff_reg_ar_e0[5] ;
output \ff_reg_ar_e0[4] ;
output \ff_reg_ar_e0[3] ;
output \ff_reg_ar_e0[2] ;
output \ff_reg_ar_e0[1] ;
output \ff_reg_ar_e0[0] ;
output \ff_reg_dr_e0[7] ;
output \ff_reg_dr_e0[6] ;
output \ff_reg_dr_e0[5] ;
output \ff_reg_dr_e0[4] ;
output \ff_reg_dr_e0[3] ;
output \ff_reg_dr_e0[2] ;
output \ff_reg_dr_e0[1] ;
output \ff_reg_dr_e0[0] ;
output \ff_reg_sr_e0[7] ;
output \ff_reg_sr_e0[6] ;
output \ff_reg_sr_e0[5] ;
output \ff_reg_sr_e0[4] ;
output \ff_reg_sr_e0[3] ;
output \ff_reg_sr_e0[2] ;
output \ff_reg_sr_e0[1] ;
output \ff_reg_sr_e0[0] ;
output \ff_reg_rr_e0[7] ;
output \ff_reg_rr_e0[6] ;
output \ff_reg_rr_e0[5] ;
output \ff_reg_rr_e0[4] ;
output \ff_reg_rr_e0[3] ;
output \ff_reg_rr_e0[2] ;
output \ff_reg_rr_e0[1] ;
output \ff_reg_rr_e0[0] ;
output \ff_reg_sl_e0[5] ;
output \ff_reg_sl_e0[4] ;
output \ff_reg_sl_e0[3] ;
output \ff_reg_sl_e0[2] ;
output \ff_reg_sl_e0[1] ;
output \ff_reg_sl_e0[0] ;
output \ff_reg_ar_a1[7] ;
output \ff_reg_ar_a1[6] ;
output \ff_reg_ar_a1[5] ;
output \ff_reg_ar_a1[4] ;
output \ff_reg_ar_a1[3] ;
output \ff_reg_ar_a1[2] ;
output \ff_reg_ar_a1[1] ;
output \ff_reg_ar_a1[0] ;
output \ff_reg_dr_a1[7] ;
output \ff_reg_dr_a1[6] ;
output \ff_reg_dr_a1[5] ;
output \ff_reg_dr_a1[4] ;
output \ff_reg_dr_a1[3] ;
output \ff_reg_dr_a1[2] ;
output \ff_reg_dr_a1[1] ;
output \ff_reg_dr_a1[0] ;
output \ff_reg_sr_a1[7] ;
output \ff_reg_sr_a1[6] ;
output \ff_reg_sr_a1[5] ;
output \ff_reg_sr_a1[4] ;
output \ff_reg_sr_a1[3] ;
output \ff_reg_sr_a1[2] ;
output \ff_reg_sr_a1[1] ;
output \ff_reg_sr_a1[0] ;
output \ff_reg_rr_a1[7] ;
output \ff_reg_rr_a1[6] ;
output \ff_reg_rr_a1[5] ;
output \ff_reg_rr_a1[4] ;
output \ff_reg_rr_a1[3] ;
output \ff_reg_rr_a1[2] ;
output \ff_reg_rr_a1[1] ;
output \ff_reg_rr_a1[0] ;
output \ff_reg_sl_a1[5] ;
output \ff_reg_sl_a1[4] ;
output \ff_reg_sl_a1[3] ;
output \ff_reg_sl_a1[2] ;
output \ff_reg_sl_a1[1] ;
output \ff_reg_sl_a1[0] ;
output \ff_reg_ar_b1[7] ;
output \ff_reg_ar_b1[6] ;
output \ff_reg_ar_b1[5] ;
output \ff_reg_ar_b1[4] ;
output \ff_reg_ar_b1[3] ;
output \ff_reg_ar_b1[2] ;
output \ff_reg_ar_b1[1] ;
output \ff_reg_ar_b1[0] ;
output \ff_reg_dr_b1[7] ;
output \ff_reg_dr_b1[6] ;
output \ff_reg_dr_b1[5] ;
output \ff_reg_dr_b1[4] ;
output \ff_reg_dr_b1[3] ;
output \ff_reg_dr_b1[2] ;
output \ff_reg_dr_b1[1] ;
output \ff_reg_dr_b1[0] ;
output \ff_reg_sr_b1[7] ;
output \ff_reg_sr_b1[6] ;
output \ff_reg_sr_b1[5] ;
output \ff_reg_sr_b1[4] ;
output \ff_reg_sr_b1[3] ;
output \ff_reg_sr_b1[2] ;
output \ff_reg_sr_b1[1] ;
output \ff_reg_sr_b1[0] ;
output \ff_reg_rr_b1[7] ;
output \ff_reg_rr_b1[6] ;
output \ff_reg_rr_b1[5] ;
output \ff_reg_rr_b1[4] ;
output \ff_reg_rr_b1[3] ;
output \ff_reg_rr_b1[2] ;
output \ff_reg_rr_b1[1] ;
output \ff_reg_rr_b1[0] ;
output \ff_reg_sl_b1[5] ;
output \ff_reg_sl_b1[4] ;
output \ff_reg_sl_b1[3] ;
output \ff_reg_sl_b1[2] ;
output \ff_reg_sl_b1[1] ;
output \ff_reg_sl_b1[0] ;
output \ff_reg_ar_c1[7] ;
output \ff_reg_ar_c1[6] ;
output \ff_reg_ar_c1[5] ;
output \ff_reg_ar_c1[4] ;
output \ff_reg_ar_c1[3] ;
output \ff_reg_ar_c1[2] ;
output \ff_reg_ar_c1[1] ;
output \ff_reg_ar_c1[0] ;
output \ff_reg_dr_c1[7] ;
output \ff_reg_dr_c1[6] ;
output \ff_reg_dr_c1[5] ;
output \ff_reg_dr_c1[4] ;
output \ff_reg_dr_c1[3] ;
output \ff_reg_dr_c1[2] ;
output \ff_reg_dr_c1[1] ;
output \ff_reg_dr_c1[0] ;
output \ff_reg_sr_c1[7] ;
output \ff_reg_sr_c1[6] ;
output \ff_reg_sr_c1[5] ;
output \ff_reg_sr_c1[4] ;
output \ff_reg_sr_c1[3] ;
output \ff_reg_sr_c1[2] ;
output \ff_reg_sr_c1[1] ;
output \ff_reg_sr_c1[0] ;
output \ff_reg_rr_c1[7] ;
output \ff_reg_rr_c1[6] ;
output \ff_reg_rr_c1[5] ;
output \ff_reg_rr_c1[4] ;
output \ff_reg_rr_c1[3] ;
output \ff_reg_rr_c1[2] ;
output \ff_reg_rr_c1[1] ;
output \ff_reg_rr_c1[0] ;
output \ff_reg_sl_c1[5] ;
output \ff_reg_sl_c1[4] ;
output \ff_reg_sl_c1[3] ;
output \ff_reg_sl_c1[2] ;
output \ff_reg_sl_c1[1] ;
output \ff_reg_sl_c1[0] ;
output \ff_reg_ar_d1[7] ;
output \ff_reg_ar_d1[6] ;
output \ff_reg_ar_d1[5] ;
output \ff_reg_ar_d1[4] ;
output \ff_reg_ar_d1[3] ;
output \ff_reg_ar_d1[2] ;
output \ff_reg_ar_d1[1] ;
output \ff_reg_ar_d1[0] ;
output \ff_reg_dr_d1[7] ;
output \ff_reg_dr_d1[6] ;
output \ff_reg_dr_d1[5] ;
output \ff_reg_dr_d1[4] ;
output \ff_reg_dr_d1[3] ;
output \ff_reg_dr_d1[2] ;
output \ff_reg_dr_d1[1] ;
output \ff_reg_dr_d1[0] ;
output \ff_reg_sr_d1[7] ;
output \ff_reg_sr_d1[6] ;
output \ff_reg_sr_d1[5] ;
output \ff_reg_sr_d1[4] ;
output \ff_reg_sr_d1[3] ;
output \ff_reg_sr_d1[2] ;
output \ff_reg_sr_d1[1] ;
output \ff_reg_sr_d1[0] ;
output \ff_reg_rr_d1[7] ;
output \ff_reg_rr_d1[6] ;
output \ff_reg_rr_d1[5] ;
output \ff_reg_rr_d1[4] ;
output \ff_reg_rr_d1[3] ;
output \ff_reg_rr_d1[2] ;
output \ff_reg_rr_d1[1] ;
output \ff_reg_rr_d1[0] ;
output \ff_reg_sl_d1[5] ;
output \ff_reg_sl_d1[4] ;
output \ff_reg_sl_d1[3] ;
output \ff_reg_sl_d1[2] ;
output \ff_reg_sl_d1[1] ;
output \ff_reg_sl_d1[0] ;
output \ff_reg_ar_e1[7] ;
output \ff_reg_ar_e1[6] ;
output \ff_reg_ar_e1[5] ;
output \ff_reg_ar_e1[4] ;
output \ff_reg_ar_e1[3] ;
output \ff_reg_ar_e1[2] ;
output \ff_reg_ar_e1[1] ;
output \ff_reg_ar_e1[0] ;
output \ff_reg_dr_e1[7] ;
output \ff_reg_dr_e1[6] ;
output \ff_reg_dr_e1[5] ;
output \ff_reg_dr_e1[4] ;
output \ff_reg_dr_e1[3] ;
output \ff_reg_dr_e1[2] ;
output \ff_reg_dr_e1[1] ;
output \ff_reg_dr_e1[0] ;
output \ff_reg_sr_e1[7] ;
output \ff_reg_sr_e1[6] ;
output \ff_reg_sr_e1[5] ;
output \ff_reg_sr_e1[4] ;
output \ff_reg_sr_e1[3] ;
output \ff_reg_sr_e1[2] ;
output \ff_reg_sr_e1[1] ;
output \ff_reg_sr_e1[0] ;
output \ff_reg_rr_e1[7] ;
output \ff_reg_rr_e1[6] ;
output \ff_reg_rr_e1[5] ;
output \ff_reg_rr_e1[4] ;
output \ff_reg_rr_e1[3] ;
output \ff_reg_rr_e1[2] ;
output \ff_reg_rr_e1[1] ;
output \ff_reg_rr_e1[0] ;
output \ff_reg_sl_e1[5] ;
output \ff_reg_sl_e1[4] ;
output \ff_reg_sl_e1[3] ;
output \ff_reg_sl_e1[2] ;
output \ff_reg_sl_e1[1] ;
output \ff_reg_sl_e1[0] ;
output \ff_reg_enable_a0[1] ;
output \ff_reg_enable_a0[0] ;
output reg_noise_enable_a0;
output \reg_noise_sel_a0[1] ;
output \reg_noise_sel_a0[0] ;
output \ff_reg_enable_b0[1] ;
output \ff_reg_enable_b0[0] ;
output reg_noise_enable_b0;
output \reg_noise_sel_b0[1] ;
output \reg_noise_sel_b0[0] ;
output \ff_reg_enable_c0[1] ;
output \ff_reg_enable_c0[0] ;
output reg_noise_enable_c0;
output \reg_noise_sel_c0[1] ;
output \reg_noise_sel_c0[0] ;
output \ff_reg_enable_d0[1] ;
output \ff_reg_enable_d0[0] ;
output reg_noise_enable_d0;
output \reg_noise_sel_d0[1] ;
output \reg_noise_sel_d0[0] ;
output \ff_reg_enable_e0[1] ;
output \ff_reg_enable_e0[0] ;
output reg_noise_enable_e0;
output \reg_noise_sel_e0[1] ;
output \reg_noise_sel_e0[0] ;
output \ff_reg_wave_length_e0[1] ;
output \ff_reg_wave_length_e0[0] ;
output \ff_reg_frequency_count_e0[11] ;
output \ff_reg_frequency_count_e0[10] ;
output \ff_reg_frequency_count_e0[9] ;
output \ff_reg_frequency_count_e0[8] ;
output \ff_reg_frequency_count_e0[7] ;
output \ff_reg_frequency_count_e0[6] ;
output \ff_reg_frequency_count_e0[5] ;
output \ff_reg_frequency_count_e0[4] ;
output \ff_reg_frequency_count_e0[3] ;
output \ff_reg_frequency_count_e0[2] ;
output \ff_reg_frequency_count_e0[1] ;
output \ff_reg_frequency_count_e0[0] ;
output \ff_reg_enable_a1[1] ;
output \ff_reg_enable_a1[0] ;
output ff_reg_noise_enable_a1;
output \ff_reg_noise_sel_a1[1] ;
output \ff_reg_noise_sel_a1[0] ;
output ff_reg_clone_adsr_a1;
output ff_reg_clone_noise_a1;
output ff_reg_clone_key_a1;
output \ff_reg_enable_b1[1] ;
output \ff_reg_enable_b1[0] ;
output ff_reg_noise_enable_b1;
output ff_reg_clone_key_b1;
output \ff_reg_enable_c1[1] ;
output \ff_reg_enable_c1[0] ;
output ff_reg_noise_enable_c1;
output ff_reg_clone_key_c1;
output \ff_reg_enable_d1[1] ;
output \ff_reg_enable_d1[0] ;
output ff_reg_noise_enable_d1;
output ff_reg_clone_key_d1;
output \ff_reg_enable_e1[1] ;
output \ff_reg_enable_e1[0] ;
output ff_reg_noise_enable_e1;
output ff_reg_clone_frequency_e1;
output ff_reg_clone_wave_e1;
output ff_reg_clone_key_e1;
output \ff_reg_wave_length_e1[1] ;
output \ff_reg_wave_length_e1[0] ;
output \ff_reg_frequency_count_e1[11] ;
output \ff_reg_frequency_count_e1[10] ;
output \ff_reg_frequency_count_e1[9] ;
output \ff_reg_frequency_count_e1[8] ;
output \ff_reg_frequency_count_e1[7] ;
output \ff_reg_frequency_count_e1[6] ;
output \ff_reg_frequency_count_e1[5] ;
output \ff_reg_frequency_count_e1[4] ;
output \ff_reg_frequency_count_e1[3] ;
output \ff_reg_frequency_count_e1[2] ;
output \ff_reg_frequency_count_e1[1] ;
output \ff_reg_frequency_count_e1[0] ;
output \reg_noise_frequency0[4] ;
output \reg_noise_frequency0[3] ;
output \reg_noise_frequency0[2] ;
output \reg_noise_frequency0[1] ;
output \reg_noise_frequency0[0] ;
output \reg_noise_frequency1[4] ;
output \reg_noise_frequency1[3] ;
output \reg_noise_frequency1[2] ;
output \reg_noise_frequency1[1] ;
output \reg_noise_frequency1[0] ;
output \reg_noise_frequency2[4] ;
output \reg_noise_frequency2[3] ;
output \reg_noise_frequency2[2] ;
output \reg_noise_frequency2[1] ;
output \reg_noise_frequency2[0] ;
output \reg_noise_frequency3[4] ;
output \reg_noise_frequency3[3] ;
output \reg_noise_frequency3[2] ;
output \reg_noise_frequency3[1] ;
output \reg_noise_frequency3[0] ;
output \reg_timer1_channel[3] ;
output \reg_timer1_channel[2] ;
output \reg_timer1_channel[1] ;
output \reg_timer1_channel[0] ;
output reg_timer1_clear;
output \reg_timer2_channel[3] ;
output \reg_timer2_channel[2] ;
output \reg_timer2_channel[1] ;
output \reg_timer2_channel[0] ;
output reg_timer2_clear;
output \ff_rddata[6] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output sram_ce0;
output sram_ce1;
output \sram_id[2] ;
output \sram_id[1] ;
output \sram_id[0] ;
output \sram_a[6] ;
output \sram_a[5] ;
output sram_we;
output ff_ch0_key_on_5;
output ff_ch0_key_release;
output ff_ch0_key_off;
output ff_ch1_key_on_5;
output ff_ch1_key_release;
output ff_ch1_key_off;
output reg_timer1_enable;
output reg_timer2_enable;
output \ff_rddata[7] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output ext_memory_nactive;
output \reg_noise_sel_b1[1] ;
output \reg_noise_sel_b1[0] ;
output \reg_noise_sel_c1[1] ;
output \reg_noise_sel_c1[0] ;
output \reg_noise_sel_d1[1] ;
output \reg_noise_sel_d1[0] ;
output \reg_noise_sel_e1[1] ;
output \reg_noise_sel_e1[0] ;
output ff_ch1_key_on;
output ff_ch0_key_on;
output ff_ch0_key_on_17;
output ff_ch1_key_on_15;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
output n3;
output n3_7;
output n3_9;
output n3_11;
output n3_25;
output n3_27;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3_39;
output n3_41;
output n3_43;
output n3_45;
output n3_47;
output n3_49;
output n3_51;
output n3_53;
output n3_55;
output n3_57;
output n3_59;
output n3_61;
output n3_63;
output n3_65;
output n3_67;
output n3_69;
output n3_71;
output o_9;
output o_15_8;
output o_41_10;
output o_47_9;
output o_45_12;
output o_51;
output o_57;
output o_63_11;
wire reg_wts_enable;
wire reg_scci_enable;
wire reg_ram_mode0;
wire reg_ram_mode1;
wire reg_ram_mode2;
wire reg_ram_mode3;
wire \reg_bank0[7] ;
wire \reg_bank0[6] ;
wire \reg_bank0[5] ;
wire \reg_bank0[4] ;
wire \reg_bank0[3] ;
wire \reg_bank0[2] ;
wire \reg_bank0[1] ;
wire \reg_bank0[0] ;
wire \reg_bank1[7] ;
wire \reg_bank1[6] ;
wire \reg_bank1[5] ;
wire \reg_bank1[4] ;
wire \reg_bank1[3] ;
wire \reg_bank1[2] ;
wire \reg_bank1[1] ;
wire \reg_bank1[0] ;
wire \reg_bank2[7] ;
wire \reg_bank2[6] ;
wire \reg_bank2[5] ;
wire \reg_bank2[4] ;
wire \reg_bank2[3] ;
wire \reg_bank2[2] ;
wire \reg_bank2[1] ;
wire \reg_bank2[0] ;
wire \reg_bank3[7] ;
wire \reg_bank3[6] ;
wire \reg_bank3[5] ;
wire \reg_bank3[4] ;
wire \reg_bank3[3] ;
wire \reg_bank3[2] ;
wire \reg_bank3[1] ;
wire \reg_bank3[0] ;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire \ff_ch0_key[2]_3 ;
wire \ff_ch0_key[1] ;
wire \ff_ch0_key[0] ;
wire \ff_ch1_key[2]_3 ;
wire \ff_ch1_key[1] ;
wire \ff_ch1_key[0] ;
wire \ff_reg_ar_a0[7] ;
wire \ff_reg_ar_a0[6] ;
wire \ff_reg_ar_a0[5] ;
wire \ff_reg_ar_a0[4] ;
wire \ff_reg_ar_a0[3] ;
wire \ff_reg_ar_a0[2] ;
wire \ff_reg_ar_a0[1] ;
wire \ff_reg_ar_a0[0] ;
wire \ff_reg_dr_a0[7] ;
wire \ff_reg_dr_a0[6] ;
wire \ff_reg_dr_a0[5] ;
wire \ff_reg_dr_a0[4] ;
wire \ff_reg_dr_a0[3] ;
wire \ff_reg_dr_a0[2] ;
wire \ff_reg_dr_a0[1] ;
wire \ff_reg_dr_a0[0] ;
wire \ff_reg_sr_a0[7] ;
wire \ff_reg_sr_a0[6] ;
wire \ff_reg_sr_a0[5] ;
wire \ff_reg_sr_a0[4] ;
wire \ff_reg_sr_a0[3] ;
wire \ff_reg_sr_a0[2] ;
wire \ff_reg_sr_a0[1] ;
wire \ff_reg_sr_a0[0] ;
wire \ff_reg_rr_a0[7] ;
wire \ff_reg_rr_a0[6] ;
wire \ff_reg_rr_a0[5] ;
wire \ff_reg_rr_a0[4] ;
wire \ff_reg_rr_a0[3] ;
wire \ff_reg_rr_a0[2] ;
wire \ff_reg_rr_a0[1] ;
wire \ff_reg_rr_a0[0] ;
wire \ff_reg_sl_a0[5] ;
wire \ff_reg_sl_a0[4] ;
wire \ff_reg_sl_a0[3] ;
wire \ff_reg_sl_a0[2] ;
wire \ff_reg_sl_a0[1] ;
wire \ff_reg_sl_a0[0] ;
wire \ff_reg_ar_b0[7] ;
wire \ff_reg_ar_b0[6] ;
wire \ff_reg_ar_b0[5] ;
wire \ff_reg_ar_b0[4] ;
wire \ff_reg_ar_b0[3] ;
wire \ff_reg_ar_b0[2] ;
wire \ff_reg_ar_b0[1] ;
wire \ff_reg_ar_b0[0] ;
wire \ff_reg_dr_b0[7] ;
wire \ff_reg_dr_b0[6] ;
wire \ff_reg_dr_b0[5] ;
wire \ff_reg_dr_b0[4] ;
wire \ff_reg_dr_b0[3] ;
wire \ff_reg_dr_b0[2] ;
wire \ff_reg_dr_b0[1] ;
wire \ff_reg_dr_b0[0] ;
wire \ff_reg_sr_b0[7] ;
wire \ff_reg_sr_b0[6] ;
wire \ff_reg_sr_b0[5] ;
wire \ff_reg_sr_b0[4] ;
wire \ff_reg_sr_b0[3] ;
wire \ff_reg_sr_b0[2] ;
wire \ff_reg_sr_b0[1] ;
wire \ff_reg_sr_b0[0] ;
wire \ff_reg_rr_b0[7] ;
wire \ff_reg_rr_b0[6] ;
wire \ff_reg_rr_b0[5] ;
wire \ff_reg_rr_b0[4] ;
wire \ff_reg_rr_b0[3] ;
wire \ff_reg_rr_b0[2] ;
wire \ff_reg_rr_b0[1] ;
wire \ff_reg_rr_b0[0] ;
wire \ff_reg_sl_b0[5] ;
wire \ff_reg_sl_b0[4] ;
wire \ff_reg_sl_b0[3] ;
wire \ff_reg_sl_b0[2] ;
wire \ff_reg_sl_b0[1] ;
wire \ff_reg_sl_b0[0] ;
wire \ff_reg_ar_c0[7] ;
wire \ff_reg_ar_c0[6] ;
wire \ff_reg_ar_c0[5] ;
wire \ff_reg_ar_c0[4] ;
wire \ff_reg_ar_c0[3] ;
wire \ff_reg_ar_c0[2] ;
wire \ff_reg_ar_c0[1] ;
wire \ff_reg_ar_c0[0] ;
wire \ff_reg_dr_c0[7] ;
wire \ff_reg_dr_c0[6] ;
wire \ff_reg_dr_c0[5] ;
wire \ff_reg_dr_c0[4] ;
wire \ff_reg_dr_c0[3] ;
wire \ff_reg_dr_c0[2] ;
wire \ff_reg_dr_c0[1] ;
wire \ff_reg_dr_c0[0] ;
wire \ff_reg_sr_c0[7] ;
wire \ff_reg_sr_c0[6] ;
wire \ff_reg_sr_c0[5] ;
wire \ff_reg_sr_c0[4] ;
wire \ff_reg_sr_c0[3] ;
wire \ff_reg_sr_c0[2] ;
wire \ff_reg_sr_c0[1] ;
wire \ff_reg_sr_c0[0] ;
wire \ff_reg_rr_c0[7] ;
wire \ff_reg_rr_c0[6] ;
wire \ff_reg_rr_c0[5] ;
wire \ff_reg_rr_c0[4] ;
wire \ff_reg_rr_c0[3] ;
wire \ff_reg_rr_c0[2] ;
wire \ff_reg_rr_c0[1] ;
wire \ff_reg_rr_c0[0] ;
wire \ff_reg_sl_c0[5] ;
wire \ff_reg_sl_c0[4] ;
wire \ff_reg_sl_c0[3] ;
wire \ff_reg_sl_c0[2] ;
wire \ff_reg_sl_c0[1] ;
wire \ff_reg_sl_c0[0] ;
wire \ff_reg_dr_d0[7] ;
wire \ff_reg_dr_d0[6] ;
wire \ff_reg_dr_d0[5] ;
wire \ff_reg_dr_d0[4] ;
wire \ff_reg_dr_d0[3] ;
wire \ff_reg_dr_d0[2] ;
wire \ff_reg_dr_d0[1] ;
wire \ff_reg_dr_d0[0] ;
wire \ff_reg_sr_d0[7] ;
wire \ff_reg_sr_d0[6] ;
wire \ff_reg_sr_d0[5] ;
wire \ff_reg_sr_d0[4] ;
wire \ff_reg_sr_d0[3] ;
wire \ff_reg_sr_d0[2] ;
wire \ff_reg_sr_d0[1] ;
wire \ff_reg_sr_d0[0] ;
wire \ff_reg_rr_d0[7] ;
wire \ff_reg_rr_d0[6] ;
wire \ff_reg_rr_d0[5] ;
wire \ff_reg_rr_d0[4] ;
wire \ff_reg_rr_d0[3] ;
wire \ff_reg_rr_d0[2] ;
wire \ff_reg_rr_d0[1] ;
wire \ff_reg_rr_d0[0] ;
wire \ff_reg_sl_d0[5] ;
wire \ff_reg_sl_d0[4] ;
wire \ff_reg_sl_d0[3] ;
wire \ff_reg_sl_d0[2] ;
wire \ff_reg_sl_d0[1] ;
wire \ff_reg_sl_d0[0] ;
wire \ff_reg_ar_e0[7] ;
wire \ff_reg_ar_e0[6] ;
wire \ff_reg_ar_e0[5] ;
wire \ff_reg_ar_e0[4] ;
wire \ff_reg_ar_e0[3] ;
wire \ff_reg_ar_e0[2] ;
wire \ff_reg_ar_e0[1] ;
wire \ff_reg_ar_e0[0] ;
wire \ff_reg_dr_e0[7] ;
wire \ff_reg_dr_e0[6] ;
wire \ff_reg_dr_e0[5] ;
wire \ff_reg_dr_e0[4] ;
wire \ff_reg_dr_e0[3] ;
wire \ff_reg_dr_e0[2] ;
wire \ff_reg_dr_e0[1] ;
wire \ff_reg_dr_e0[0] ;
wire \ff_reg_sr_e0[7] ;
wire \ff_reg_sr_e0[6] ;
wire \ff_reg_sr_e0[5] ;
wire \ff_reg_sr_e0[4] ;
wire \ff_reg_sr_e0[3] ;
wire \ff_reg_sr_e0[2] ;
wire \ff_reg_sr_e0[1] ;
wire \ff_reg_sr_e0[0] ;
wire \ff_reg_rr_e0[7] ;
wire \ff_reg_rr_e0[6] ;
wire \ff_reg_rr_e0[5] ;
wire \ff_reg_rr_e0[4] ;
wire \ff_reg_rr_e0[3] ;
wire \ff_reg_rr_e0[2] ;
wire \ff_reg_rr_e0[1] ;
wire \ff_reg_rr_e0[0] ;
wire \ff_reg_sl_e0[5] ;
wire \ff_reg_sl_e0[4] ;
wire \ff_reg_sl_e0[3] ;
wire \ff_reg_sl_e0[2] ;
wire \ff_reg_sl_e0[1] ;
wire \ff_reg_sl_e0[0] ;
wire \ff_reg_ar_a1[7] ;
wire \ff_reg_ar_a1[6] ;
wire \ff_reg_ar_a1[5] ;
wire \ff_reg_ar_a1[4] ;
wire \ff_reg_ar_a1[3] ;
wire \ff_reg_ar_a1[2] ;
wire \ff_reg_ar_a1[1] ;
wire \ff_reg_ar_a1[0] ;
wire \ff_reg_dr_a1[7] ;
wire \ff_reg_dr_a1[6] ;
wire \ff_reg_dr_a1[5] ;
wire \ff_reg_dr_a1[4] ;
wire \ff_reg_dr_a1[3] ;
wire \ff_reg_dr_a1[2] ;
wire \ff_reg_dr_a1[1] ;
wire \ff_reg_dr_a1[0] ;
wire \ff_reg_sr_a1[7] ;
wire \ff_reg_sr_a1[6] ;
wire \ff_reg_sr_a1[5] ;
wire \ff_reg_sr_a1[4] ;
wire \ff_reg_sr_a1[3] ;
wire \ff_reg_sr_a1[2] ;
wire \ff_reg_sr_a1[1] ;
wire \ff_reg_sr_a1[0] ;
wire \ff_reg_rr_a1[7] ;
wire \ff_reg_rr_a1[6] ;
wire \ff_reg_rr_a1[5] ;
wire \ff_reg_rr_a1[4] ;
wire \ff_reg_rr_a1[3] ;
wire \ff_reg_rr_a1[2] ;
wire \ff_reg_rr_a1[1] ;
wire \ff_reg_rr_a1[0] ;
wire \ff_reg_sl_a1[5] ;
wire \ff_reg_sl_a1[4] ;
wire \ff_reg_sl_a1[3] ;
wire \ff_reg_sl_a1[2] ;
wire \ff_reg_sl_a1[1] ;
wire \ff_reg_sl_a1[0] ;
wire \ff_reg_ar_b1[7] ;
wire \ff_reg_ar_b1[6] ;
wire \ff_reg_ar_b1[5] ;
wire \ff_reg_ar_b1[4] ;
wire \ff_reg_ar_b1[3] ;
wire \ff_reg_ar_b1[2] ;
wire \ff_reg_ar_b1[1] ;
wire \ff_reg_ar_b1[0] ;
wire \ff_reg_dr_b1[7] ;
wire \ff_reg_dr_b1[6] ;
wire \ff_reg_dr_b1[5] ;
wire \ff_reg_dr_b1[4] ;
wire \ff_reg_dr_b1[3] ;
wire \ff_reg_dr_b1[2] ;
wire \ff_reg_dr_b1[1] ;
wire \ff_reg_dr_b1[0] ;
wire \ff_reg_sr_b1[7] ;
wire \ff_reg_sr_b1[6] ;
wire \ff_reg_sr_b1[5] ;
wire \ff_reg_sr_b1[4] ;
wire \ff_reg_sr_b1[3] ;
wire \ff_reg_sr_b1[2] ;
wire \ff_reg_sr_b1[1] ;
wire \ff_reg_sr_b1[0] ;
wire \ff_reg_rr_b1[7] ;
wire \ff_reg_rr_b1[6] ;
wire \ff_reg_rr_b1[5] ;
wire \ff_reg_rr_b1[4] ;
wire \ff_reg_rr_b1[3] ;
wire \ff_reg_rr_b1[2] ;
wire \ff_reg_rr_b1[1] ;
wire \ff_reg_rr_b1[0] ;
wire \ff_reg_sl_b1[5] ;
wire \ff_reg_sl_b1[4] ;
wire \ff_reg_sl_b1[3] ;
wire \ff_reg_sl_b1[2] ;
wire \ff_reg_sl_b1[1] ;
wire \ff_reg_sl_b1[0] ;
wire \ff_reg_ar_c1[7] ;
wire \ff_reg_ar_c1[6] ;
wire \ff_reg_ar_c1[5] ;
wire \ff_reg_ar_c1[4] ;
wire \ff_reg_ar_c1[3] ;
wire \ff_reg_ar_c1[2] ;
wire \ff_reg_ar_c1[1] ;
wire \ff_reg_ar_c1[0] ;
wire \ff_reg_dr_c1[7] ;
wire \ff_reg_dr_c1[6] ;
wire \ff_reg_dr_c1[5] ;
wire \ff_reg_dr_c1[4] ;
wire \ff_reg_dr_c1[3] ;
wire \ff_reg_dr_c1[2] ;
wire \ff_reg_dr_c1[1] ;
wire \ff_reg_dr_c1[0] ;
wire \ff_reg_sr_c1[7] ;
wire \ff_reg_sr_c1[6] ;
wire \ff_reg_sr_c1[5] ;
wire \ff_reg_sr_c1[4] ;
wire \ff_reg_sr_c1[3] ;
wire \ff_reg_sr_c1[2] ;
wire \ff_reg_sr_c1[1] ;
wire \ff_reg_sr_c1[0] ;
wire \ff_reg_rr_c1[7] ;
wire \ff_reg_rr_c1[6] ;
wire \ff_reg_rr_c1[5] ;
wire \ff_reg_rr_c1[4] ;
wire \ff_reg_rr_c1[3] ;
wire \ff_reg_rr_c1[2] ;
wire \ff_reg_rr_c1[1] ;
wire \ff_reg_rr_c1[0] ;
wire \ff_reg_sl_c1[5] ;
wire \ff_reg_sl_c1[4] ;
wire \ff_reg_sl_c1[3] ;
wire \ff_reg_sl_c1[2] ;
wire \ff_reg_sl_c1[1] ;
wire \ff_reg_sl_c1[0] ;
wire \ff_reg_ar_d1[7] ;
wire \ff_reg_ar_d1[6] ;
wire \ff_reg_ar_d1[5] ;
wire \ff_reg_ar_d1[4] ;
wire \ff_reg_ar_d1[3] ;
wire \ff_reg_ar_d1[2] ;
wire \ff_reg_ar_d1[1] ;
wire \ff_reg_ar_d1[0] ;
wire \ff_reg_dr_d1[7] ;
wire \ff_reg_dr_d1[6] ;
wire \ff_reg_dr_d1[5] ;
wire \ff_reg_dr_d1[4] ;
wire \ff_reg_dr_d1[3] ;
wire \ff_reg_dr_d1[2] ;
wire \ff_reg_dr_d1[1] ;
wire \ff_reg_dr_d1[0] ;
wire \ff_reg_sr_d1[7] ;
wire \ff_reg_sr_d1[6] ;
wire \ff_reg_sr_d1[5] ;
wire \ff_reg_sr_d1[4] ;
wire \ff_reg_sr_d1[3] ;
wire \ff_reg_sr_d1[2] ;
wire \ff_reg_sr_d1[1] ;
wire \ff_reg_sr_d1[0] ;
wire \ff_reg_rr_d1[7] ;
wire \ff_reg_rr_d1[6] ;
wire \ff_reg_rr_d1[5] ;
wire \ff_reg_rr_d1[4] ;
wire \ff_reg_rr_d1[3] ;
wire \ff_reg_rr_d1[2] ;
wire \ff_reg_rr_d1[1] ;
wire \ff_reg_rr_d1[0] ;
wire \ff_reg_sl_d1[5] ;
wire \ff_reg_sl_d1[4] ;
wire \ff_reg_sl_d1[3] ;
wire \ff_reg_sl_d1[2] ;
wire \ff_reg_sl_d1[1] ;
wire \ff_reg_sl_d1[0] ;
wire \ff_reg_ar_e1[7] ;
wire \ff_reg_ar_e1[6] ;
wire \ff_reg_ar_e1[5] ;
wire \ff_reg_ar_e1[4] ;
wire \ff_reg_ar_e1[3] ;
wire \ff_reg_ar_e1[2] ;
wire \ff_reg_ar_e1[1] ;
wire \ff_reg_ar_e1[0] ;
wire \ff_reg_dr_e1[7] ;
wire \ff_reg_dr_e1[6] ;
wire \ff_reg_dr_e1[5] ;
wire \ff_reg_dr_e1[4] ;
wire \ff_reg_dr_e1[3] ;
wire \ff_reg_dr_e1[2] ;
wire \ff_reg_dr_e1[1] ;
wire \ff_reg_dr_e1[0] ;
wire \ff_reg_sr_e1[7] ;
wire \ff_reg_sr_e1[6] ;
wire \ff_reg_sr_e1[5] ;
wire \ff_reg_sr_e1[4] ;
wire \ff_reg_sr_e1[3] ;
wire \ff_reg_sr_e1[2] ;
wire \ff_reg_sr_e1[1] ;
wire \ff_reg_sr_e1[0] ;
wire \ff_reg_rr_e1[7] ;
wire \ff_reg_rr_e1[6] ;
wire \ff_reg_rr_e1[5] ;
wire \ff_reg_rr_e1[4] ;
wire \ff_reg_rr_e1[3] ;
wire \ff_reg_rr_e1[2] ;
wire \ff_reg_rr_e1[1] ;
wire \ff_reg_rr_e1[0] ;
wire \ff_reg_sl_e1[5] ;
wire \ff_reg_sl_e1[4] ;
wire \ff_reg_sl_e1[3] ;
wire \ff_reg_sl_e1[2] ;
wire \ff_reg_sl_e1[1] ;
wire \ff_reg_sl_e1[0] ;
wire \ff_reg_volume_a0[3] ;
wire \ff_reg_volume_a0[2] ;
wire \ff_reg_volume_a0[1] ;
wire \ff_reg_volume_a0[0] ;
wire \ff_reg_enable_a0[1] ;
wire \ff_reg_enable_a0[0] ;
wire reg_noise_enable_a0;
wire \reg_noise_sel_a0[1] ;
wire \reg_noise_sel_a0[0] ;
wire \ff_reg_wave_length_a0[1] ;
wire \ff_reg_wave_length_a0[0] ;
wire \ff_reg_frequency_count_a0[11] ;
wire \ff_reg_frequency_count_a0[10] ;
wire \ff_reg_frequency_count_a0[9] ;
wire \ff_reg_frequency_count_a0[8] ;
wire \ff_reg_frequency_count_a0[7] ;
wire \ff_reg_frequency_count_a0[6] ;
wire \ff_reg_frequency_count_a0[5] ;
wire \ff_reg_frequency_count_a0[4] ;
wire \ff_reg_frequency_count_a0[3] ;
wire \ff_reg_frequency_count_a0[2] ;
wire \ff_reg_frequency_count_a0[1] ;
wire \ff_reg_frequency_count_a0[0] ;
wire \ff_reg_volume_b0[3] ;
wire \ff_reg_volume_b0[2] ;
wire \ff_reg_volume_b0[1] ;
wire \ff_reg_volume_b0[0] ;
wire \ff_reg_enable_b0[1] ;
wire \ff_reg_enable_b0[0] ;
wire reg_noise_enable_b0;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \ff_reg_wave_length_b0[1] ;
wire \ff_reg_wave_length_b0[0] ;
wire \ff_reg_frequency_count_b0[11] ;
wire \ff_reg_frequency_count_b0[10] ;
wire \ff_reg_frequency_count_b0[9] ;
wire \ff_reg_frequency_count_b0[8] ;
wire \ff_reg_frequency_count_b0[7] ;
wire \ff_reg_frequency_count_b0[6] ;
wire \ff_reg_frequency_count_b0[5] ;
wire \ff_reg_frequency_count_b0[4] ;
wire \ff_reg_frequency_count_b0[3] ;
wire \ff_reg_frequency_count_b0[2] ;
wire \ff_reg_frequency_count_b0[1] ;
wire \ff_reg_frequency_count_b0[0] ;
wire \ff_reg_volume_c0[3] ;
wire \ff_reg_volume_c0[2] ;
wire \ff_reg_volume_c0[1] ;
wire \ff_reg_volume_c0[0] ;
wire \ff_reg_enable_c0[1] ;
wire \ff_reg_enable_c0[0] ;
wire reg_noise_enable_c0;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \ff_reg_wave_length_c0[1] ;
wire \ff_reg_wave_length_c0[0] ;
wire \ff_reg_frequency_count_c0[11] ;
wire \ff_reg_frequency_count_c0[10] ;
wire \ff_reg_frequency_count_c0[9] ;
wire \ff_reg_frequency_count_c0[8] ;
wire \ff_reg_frequency_count_c0[7] ;
wire \ff_reg_frequency_count_c0[6] ;
wire \ff_reg_frequency_count_c0[5] ;
wire \ff_reg_frequency_count_c0[4] ;
wire \ff_reg_frequency_count_c0[3] ;
wire \ff_reg_frequency_count_c0[2] ;
wire \ff_reg_frequency_count_c0[1] ;
wire \ff_reg_frequency_count_c0[0] ;
wire \ff_reg_volume_d0[3] ;
wire \ff_reg_volume_d0[2] ;
wire \ff_reg_volume_d0[1] ;
wire \ff_reg_volume_d0[0] ;
wire \ff_reg_enable_d0[1] ;
wire \ff_reg_enable_d0[0] ;
wire reg_noise_enable_d0;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \ff_reg_wave_length_d0[1] ;
wire \ff_reg_wave_length_d0[0] ;
wire \ff_reg_frequency_count_d0[11] ;
wire \ff_reg_frequency_count_d0[10] ;
wire \ff_reg_frequency_count_d0[9] ;
wire \ff_reg_frequency_count_d0[8] ;
wire \ff_reg_frequency_count_d0[7] ;
wire \ff_reg_frequency_count_d0[6] ;
wire \ff_reg_frequency_count_d0[5] ;
wire \ff_reg_frequency_count_d0[4] ;
wire \ff_reg_frequency_count_d0[3] ;
wire \ff_reg_frequency_count_d0[2] ;
wire \ff_reg_frequency_count_d0[1] ;
wire \ff_reg_frequency_count_d0[0] ;
wire \ff_reg_volume_e0[3] ;
wire \ff_reg_volume_e0[2] ;
wire \ff_reg_volume_e0[1] ;
wire \ff_reg_volume_e0[0] ;
wire \ff_reg_enable_e0[1] ;
wire \ff_reg_enable_e0[0] ;
wire reg_noise_enable_e0;
wire \reg_noise_sel_e0[1] ;
wire \reg_noise_sel_e0[0] ;
wire \ff_reg_wave_length_e0[1] ;
wire \ff_reg_wave_length_e0[0] ;
wire \ff_reg_frequency_count_e0[11] ;
wire \ff_reg_frequency_count_e0[10] ;
wire \ff_reg_frequency_count_e0[9] ;
wire \ff_reg_frequency_count_e0[8] ;
wire \ff_reg_frequency_count_e0[7] ;
wire \ff_reg_frequency_count_e0[6] ;
wire \ff_reg_frequency_count_e0[5] ;
wire \ff_reg_frequency_count_e0[4] ;
wire \ff_reg_frequency_count_e0[3] ;
wire \ff_reg_frequency_count_e0[2] ;
wire \ff_reg_frequency_count_e0[1] ;
wire \ff_reg_frequency_count_e0[0] ;
wire \ff_reg_volume_a1[3] ;
wire \ff_reg_volume_a1[2] ;
wire \ff_reg_volume_a1[1] ;
wire \ff_reg_volume_a1[0] ;
wire \ff_reg_enable_a1[1] ;
wire \ff_reg_enable_a1[0] ;
wire ff_reg_noise_enable_a1;
wire \ff_reg_noise_sel_a1[1] ;
wire \ff_reg_noise_sel_a1[0] ;
wire ff_reg_clone_frequency_a1;
wire ff_reg_clone_adsr_a1;
wire ff_reg_clone_noise_a1;
wire ff_reg_clone_wave_a1;
wire ff_reg_clone_key_a1;
wire \ff_reg_wave_length_a1[1] ;
wire \ff_reg_wave_length_a1[0] ;
wire \ff_reg_frequency_count_a1[11] ;
wire \ff_reg_frequency_count_a1[10] ;
wire \ff_reg_frequency_count_a1[9] ;
wire \ff_reg_frequency_count_a1[8] ;
wire \ff_reg_frequency_count_a1[7] ;
wire \ff_reg_frequency_count_a1[6] ;
wire \ff_reg_frequency_count_a1[5] ;
wire \ff_reg_frequency_count_a1[4] ;
wire \ff_reg_frequency_count_a1[3] ;
wire \ff_reg_frequency_count_a1[2] ;
wire \ff_reg_frequency_count_a1[1] ;
wire \ff_reg_frequency_count_a1[0] ;
wire \ff_reg_volume_b1[3] ;
wire \ff_reg_volume_b1[2] ;
wire \ff_reg_volume_b1[1] ;
wire \ff_reg_volume_b1[0] ;
wire \ff_reg_enable_b1[1] ;
wire \ff_reg_enable_b1[0] ;
wire ff_reg_noise_enable_b1;
wire \ff_reg_noise_sel_b1[1] ;
wire \ff_reg_noise_sel_b1[0] ;
wire ff_reg_clone_frequency_b1;
wire ff_reg_clone_noise_b1;
wire ff_reg_clone_wave_b1;
wire ff_reg_clone_key_b1;
wire \ff_reg_wave_length_b1[1] ;
wire \ff_reg_wave_length_b1[0] ;
wire \ff_reg_frequency_count_b1[11] ;
wire \ff_reg_frequency_count_b1[10] ;
wire \ff_reg_frequency_count_b1[9] ;
wire \ff_reg_frequency_count_b1[8] ;
wire \ff_reg_frequency_count_b1[7] ;
wire \ff_reg_frequency_count_b1[6] ;
wire \ff_reg_frequency_count_b1[5] ;
wire \ff_reg_frequency_count_b1[4] ;
wire \ff_reg_frequency_count_b1[3] ;
wire \ff_reg_frequency_count_b1[2] ;
wire \ff_reg_frequency_count_b1[1] ;
wire \ff_reg_frequency_count_b1[0] ;
wire \ff_reg_volume_c1[3] ;
wire \ff_reg_volume_c1[2] ;
wire \ff_reg_volume_c1[1] ;
wire \ff_reg_volume_c1[0] ;
wire \ff_reg_enable_c1[1] ;
wire \ff_reg_enable_c1[0] ;
wire ff_reg_noise_enable_c1;
wire \ff_reg_noise_sel_c1[1] ;
wire \ff_reg_noise_sel_c1[0] ;
wire ff_reg_clone_frequency_c1;
wire ff_reg_clone_noise_c1;
wire ff_reg_clone_wave_c1;
wire ff_reg_clone_key_c1;
wire \ff_reg_wave_length_c1[1] ;
wire \ff_reg_wave_length_c1[0] ;
wire \ff_reg_frequency_count_c1[11] ;
wire \ff_reg_frequency_count_c1[10] ;
wire \ff_reg_frequency_count_c1[9] ;
wire \ff_reg_frequency_count_c1[8] ;
wire \ff_reg_frequency_count_c1[7] ;
wire \ff_reg_frequency_count_c1[6] ;
wire \ff_reg_frequency_count_c1[5] ;
wire \ff_reg_frequency_count_c1[4] ;
wire \ff_reg_frequency_count_c1[3] ;
wire \ff_reg_frequency_count_c1[2] ;
wire \ff_reg_frequency_count_c1[1] ;
wire \ff_reg_frequency_count_c1[0] ;
wire \ff_reg_volume_d1[3] ;
wire \ff_reg_volume_d1[2] ;
wire \ff_reg_volume_d1[1] ;
wire \ff_reg_volume_d1[0] ;
wire \ff_reg_enable_d1[1] ;
wire \ff_reg_enable_d1[0] ;
wire ff_reg_noise_enable_d1;
wire \ff_reg_noise_sel_d1[1] ;
wire \ff_reg_noise_sel_d1[0] ;
wire ff_reg_clone_frequency_d1;
wire ff_reg_clone_noise_d1;
wire ff_reg_clone_wave_d1;
wire ff_reg_clone_key_d1;
wire \ff_reg_wave_length_d1[1] ;
wire \ff_reg_wave_length_d1[0] ;
wire \ff_reg_frequency_count_d1[11]_3 ;
wire \ff_reg_frequency_count_d1[10] ;
wire \ff_reg_frequency_count_d1[9] ;
wire \ff_reg_frequency_count_d1[8] ;
wire \ff_reg_frequency_count_d1[7]_3 ;
wire \ff_reg_frequency_count_d1[6] ;
wire \ff_reg_frequency_count_d1[5] ;
wire \ff_reg_frequency_count_d1[4] ;
wire \ff_reg_frequency_count_d1[3] ;
wire \ff_reg_frequency_count_d1[2] ;
wire \ff_reg_frequency_count_d1[1] ;
wire \ff_reg_frequency_count_d1[0] ;
wire \ff_reg_volume_e1[3] ;
wire \ff_reg_volume_e1[2] ;
wire \ff_reg_volume_e1[1] ;
wire \ff_reg_volume_e1[0] ;
wire \ff_reg_enable_e1[1] ;
wire \ff_reg_enable_e1[0] ;
wire ff_reg_noise_enable_e1;
wire \ff_reg_noise_sel_e1[1] ;
wire \ff_reg_noise_sel_e1[0] ;
wire ff_reg_clone_frequency_e1;
wire ff_reg_clone_noise_e1;
wire ff_reg_clone_wave_e1;
wire ff_reg_clone_key_e1;
wire \ff_reg_wave_length_e1[1] ;
wire \ff_reg_wave_length_e1[0] ;
wire \ff_reg_frequency_count_e1[11] ;
wire \ff_reg_frequency_count_e1[10] ;
wire \ff_reg_frequency_count_e1[9] ;
wire \ff_reg_frequency_count_e1[8] ;
wire \ff_reg_frequency_count_e1[7] ;
wire \ff_reg_frequency_count_e1[6] ;
wire \ff_reg_frequency_count_e1[5] ;
wire \ff_reg_frequency_count_e1[4] ;
wire \ff_reg_frequency_count_e1[3] ;
wire \ff_reg_frequency_count_e1[2] ;
wire \ff_reg_frequency_count_e1[1] ;
wire \ff_reg_frequency_count_e1[0] ;
wire \reg_noise_frequency0[4] ;
wire \reg_noise_frequency0[3] ;
wire \reg_noise_frequency0[2] ;
wire \reg_noise_frequency0[1] ;
wire \reg_noise_frequency0[0] ;
wire \reg_noise_frequency1[4] ;
wire \reg_noise_frequency1[3] ;
wire \reg_noise_frequency1[2] ;
wire \reg_noise_frequency1[1] ;
wire \reg_noise_frequency1[0] ;
wire \reg_noise_frequency2[4] ;
wire \reg_noise_frequency2[3] ;
wire \reg_noise_frequency2[2] ;
wire \reg_noise_frequency2[1] ;
wire \reg_noise_frequency2[0] ;
wire \reg_noise_frequency3[4] ;
wire \reg_noise_frequency3[3] ;
wire \reg_noise_frequency3[2] ;
wire \reg_noise_frequency3[1] ;
wire \reg_noise_frequency3[0] ;
wire \reg_timer1_channel[3] ;
wire \reg_timer1_channel[2] ;
wire \reg_timer1_channel[1] ;
wire \reg_timer1_channel[0] ;
wire reg_timer1_oneshot;
wire reg_timer1_clear;
wire \reg_timer2_channel[3] ;
wire \reg_timer2_channel[2] ;
wire \reg_timer2_channel[1] ;
wire \reg_timer2_channel[0] ;
wire reg_timer2_oneshot;
wire reg_timer2_clear;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire sram_ce0;
wire sram_ce1;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire \sram_a[6] ;
wire \sram_a[5] ;
wire sram_we;
wire ff_ch0_key_on_5;
wire ff_ch0_key_release;
wire ff_ch0_key_off;
wire ff_ch1_key_on_5;
wire ff_ch1_key_release;
wire ff_ch1_key_off;
wire reg_timer1_enable;
wire reg_timer2_enable;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire n3_17_561;
wire n116;
wire n117;
wire n118;
wire n119;
wire n6794;
wire n6807;
wire n6810;
wire n6895;
wire n1447;
wire n1775;
wire n9960;
wire n9963;
wire n9965;
wire n10006;
wire n10009;
wire n10011;
wire n10035;
wire n10043;
wire n10062;
wire n10093;
wire n10101;
wire n10105;
wire n10107;
wire n10115;
wire n10123;
wire n10131;
wire n10139;
wire n10145;
wire n10148;
wire n10150;
wire n10154;
wire n10162;
wire n10166;
wire n10173;
wire n10181;
wire n10189;
wire n10197;
wire n10205;
wire n10211;
wire n10214;
wire n10216;
wire n10223;
wire n10231;
wire n10235;
wire n10242;
wire n10250;
wire n10258;
wire n10266;
wire n10274;
wire n10289;
wire n10297;
wire n10301;
wire n10364;
wire n10372;
wire n10380;
wire n10388;
wire n10394;
wire n10397;
wire n10399;
wire n10403;
wire n10411;
wire n10415;
wire n10422;
wire n10430;
wire n10438;
wire n10446;
wire n10454;
wire n10460;
wire n10463;
wire n10465;
wire n10490;
wire n10495;
wire \w_reg_wave_length_a1[1] ;
wire \w_reg_wave_length_a1[0] ;
wire \w_reg_frequency_count_a1[11] ;
wire \w_reg_frequency_count_a1[10] ;
wire \w_reg_frequency_count_a1[9] ;
wire \w_reg_frequency_count_a1[8] ;
wire \w_reg_frequency_count_a1[7] ;
wire \w_reg_frequency_count_a1[6] ;
wire \w_reg_frequency_count_a1[5] ;
wire \w_reg_frequency_count_a1[4] ;
wire \w_reg_frequency_count_a1[3] ;
wire \w_reg_frequency_count_a1[2] ;
wire \w_reg_frequency_count_a1[1] ;
wire \w_reg_frequency_count_a1[0] ;
wire \w_reg_wave_length_b1[1] ;
wire \w_reg_wave_length_b1[0] ;
wire \w_reg_frequency_count_b1[11] ;
wire \w_reg_frequency_count_b1[10] ;
wire \w_reg_frequency_count_b1[9] ;
wire \w_reg_frequency_count_b1[8] ;
wire \w_reg_frequency_count_b1[7] ;
wire \w_reg_frequency_count_b1[6] ;
wire \w_reg_frequency_count_b1[5] ;
wire \w_reg_frequency_count_b1[4] ;
wire \w_reg_frequency_count_b1[3] ;
wire \w_reg_frequency_count_b1[2] ;
wire \w_reg_frequency_count_b1[1] ;
wire \w_reg_frequency_count_b1[0] ;
wire \reg_noise_sel_b1[1] ;
wire \reg_noise_sel_b1[0] ;
wire \w_reg_wave_length_c1[1] ;
wire \w_reg_wave_length_c1[0] ;
wire \w_reg_frequency_count_c1[11] ;
wire \w_reg_frequency_count_c1[10] ;
wire \w_reg_frequency_count_c1[9] ;
wire \w_reg_frequency_count_c1[8] ;
wire \w_reg_frequency_count_c1[7] ;
wire \w_reg_frequency_count_c1[6] ;
wire \w_reg_frequency_count_c1[5] ;
wire \w_reg_frequency_count_c1[4] ;
wire \w_reg_frequency_count_c1[3] ;
wire \w_reg_frequency_count_c1[2] ;
wire \w_reg_frequency_count_c1[1] ;
wire \w_reg_frequency_count_c1[0] ;
wire \reg_noise_sel_c1[1] ;
wire \reg_noise_sel_c1[0] ;
wire \w_reg_wave_length_d1[1] ;
wire \w_reg_wave_length_d1[0] ;
wire \w_reg_frequency_count_d1[11] ;
wire \w_reg_frequency_count_d1[10] ;
wire \w_reg_frequency_count_d1[9] ;
wire \w_reg_frequency_count_d1[8] ;
wire \w_reg_frequency_count_d1[7] ;
wire \w_reg_frequency_count_d1[6] ;
wire \w_reg_frequency_count_d1[5] ;
wire \w_reg_frequency_count_d1[4] ;
wire \w_reg_frequency_count_d1[3] ;
wire \w_reg_frequency_count_d1[2] ;
wire \w_reg_frequency_count_d1[1] ;
wire \w_reg_frequency_count_d1[0] ;
wire \reg_noise_sel_d1[1] ;
wire \reg_noise_sel_d1[0] ;
wire \reg_noise_sel_e1[1] ;
wire \reg_noise_sel_e1[0] ;
wire n5640;
wire n5642;
wire n5643;
wire n5673;
wire n5676;
wire n5677;
wire n5678;
wire n5679;
wire n1_19_559;
wire n2_19_560;
wire sram_oe_7;
wire reg_timer1_clear_9;
wire reg_timer2_clear_9;
wire ff_ch1_key_on_11;
wire \ff_reg_volume_a0[3]_11 ;
wire \ff_reg_frequency_count_a0[11]_11 ;
wire \ff_reg_frequency_count_a0[7]_11 ;
wire \ff_reg_volume_b0[3]_11 ;
wire \ff_reg_frequency_count_b0[11]_11 ;
wire \ff_reg_frequency_count_b0[7]_11 ;
wire \ff_reg_volume_c0[3]_11 ;
wire \ff_reg_frequency_count_c0[11]_11 ;
wire \ff_reg_frequency_count_c0[7]_11 ;
wire \ff_reg_volume_d0[3]_11 ;
wire \ff_reg_frequency_count_d0[11]_11 ;
wire \ff_reg_frequency_count_d0[7]_11 ;
wire \ff_reg_volume_d1[3]_11 ;
wire \ff_reg_enable_d1[1]_11 ;
wire \ff_reg_frequency_count_d1[11] ;
wire \ff_reg_frequency_count_d1[7] ;
wire \sram_id[2]_13 ;
wire reg_timer2_enable_13;
wire \ff_ch0_key[2] ;
wire \ff_ch1_key[2] ;
wire n402;
wire n4092;
wire n343;
wire n3814;
wire n3813;
wire n3812;
wire n327_5;
wire n374;
wire n373;
wire n393;
wire n348;
wire n116_5;
wire n116_7;
wire n6794_5;
wire n6825_5;
wire n6895_5;
wire n6895_7;
wire n6895_9;
wire n2096_9;
wire n1447_5;
wire n1447_7;
wire n1447_9;
wire n1775_5;
wire n9930_5;
wire n9930_7;
wire n9930_9;
wire n9938_5;
wire n9946_5;
wire n9954_5;
wire n9960_5;
wire n9963_5;
wire n9965_5;
wire n9976_5;
wire n10006_5;
wire n10019_5;
wire n10062_5;
wire n10093_5;
wire n10470_5;
wire n10490_5;
wire n5640_5;
wire n5640_7;
wire n5642_5;
wire n5643_5;
wire n5673_5;
wire n5676_5;
wire n5677_5;
wire n5678_5;
wire n5679_5;
wire ff_ch0_key_on_13;
wire ff_ch1_key_on;
wire \ff_reg_enable_a0[1]_13 ;
wire \ff_reg_enable_a0[1]_15 ;
wire \ff_reg_frequency_count_a0[11]_13 ;
wire \ff_reg_enable_b0[1]_13 ;
wire \ff_reg_frequency_count_b0[11]_13 ;
wire \ff_reg_volume_c0[3]_13 ;
wire \ff_reg_enable_c0[1]_13 ;
wire \ff_reg_frequency_count_c0[11]_15 ;
wire \ff_reg_frequency_count_c0[7]_15 ;
wire \ff_reg_enable_d0[1]_13 ;
wire \ff_reg_frequency_count_d0[11]_13 ;
wire \ff_reg_frequency_count_d0[7]_13 ;
wire \ff_reg_volume_d1[3]_13 ;
wire \ff_reg_enable_d1[1]_13 ;
wire \ff_reg_frequency_count_d1[11]_13 ;
wire reg_timer1_enable_15;
wire reg_timer2_enable_15;
wire \ff_ch0_key[2]_9 ;
wire n327_7;
wire n374_11;
wire n373_11;
wire n393_11;
wire n74_11;
wire n116_9;
wire n116_11;
wire n6895_11;
wire n6895_13;
wire n6895_17;
wire n2096_11;
wire ext_memory_nactive_13;
wire ff_ch0_key_on;
wire ff_ch0_key_on_17;
wire ff_ch1_key_on_15;
wire \ff_reg_volume_a0[3]_17 ;
wire \ff_reg_frequency_count_a0[11]_15 ;
wire \ff_reg_frequency_count_b0[11]_15 ;
wire \ff_reg_frequency_count_c0[11]_19 ;
wire n393_13;
wire n74_13;
wire n116_13;
wire n6895_19;
wire n6895_21;
wire n6895_23;
wire n1440_9;
wire n1440_11;
wire n1440;
wire n1444_7;
wire n1444_9;
wire n1444;
wire \ext_memory_address[20]_7 ;
wire \ext_memory_address[20]_9 ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19]_7 ;
wire \ext_memory_address[19]_9 ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18]_7 ;
wire \ext_memory_address[18]_9 ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17]_7 ;
wire \ext_memory_address[17]_9 ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16]_7 ;
wire \ext_memory_address[16]_9 ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15]_7 ;
wire \ext_memory_address[15]_9 ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14]_7 ;
wire \ext_memory_address[14]_9 ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13]_7 ;
wire \ext_memory_address[13]_9 ;
wire \ext_memory_address[13] ;
wire ext_memory_nactive_19;
wire ext_memory_nactive_21;
wire ext_memory_nactive_23;
wire n74_15;
wire n74_17;
wire n74_19;
wire ext_memory_nactive_25;
wire ext_memory_nactive_27;
wire ext_memory_nactive_29;
wire reg_timer1_enable_17;
wire n6825;
wire \ff_reg_frequency_count_c0[11]_21 ;
wire n6895_25;
wire n10364_7;
wire n10356_9;
wire n1768;
wire \ff_reg_enable_d0[1]_15 ;
wire \ff_reg_enable_c0[1]_15 ;
wire \ff_reg_enable_b0[1]_15 ;
wire \ff_reg_enable_a0[1]_17 ;
wire n2604;
wire n2603;
wire n2286;
wire n2285;
wire n2225;
wire n2224;
wire n2164;
wire n2096;
wire n10470_9;
wire n10266_7;
wire n1772;
wire \ff_reg_volume_b0[3]_15 ;
wire n1440_15;
wire n10485;
wire n10308;
wire \ff_reg_volume_a0[3]_19 ;
wire n10285;
wire n10283;
wire n10280;
wire n10054;
wire n10052;
wire n10049;
wire n10316;
wire n10324;
wire n10332;
wire n10340;
wire \ff_reg_frequency_count_c0[7]_17 ;
wire n10470;
wire \ff_reg_frequency_count_c0[11]_23 ;
wire n10475;
wire n10495_7;
wire n10480;
wire n10351;
wire n10349;
wire n10346;
wire n10089;
wire n10087;
wire n10084;
wire n10308_9;
wire \ff_rddata[7]_11 ;
wire \ff_reg_volume_a0[3]_21 ;
wire n10356_11;
wire \ff_reg_frequency_count_b0[7]_15 ;
wire n327_13;
wire n10035_7;
wire n10078;
wire n10070;
wire n10027;
wire n10019;
wire n10000;
wire n9992;
wire n9984;
wire n9976;
wire n9954;
wire n9946;
wire n9938;
wire n9930;
wire ff_ch0_key_on_19;
wire n326_7;
wire \ff_reg_volume_c0[3]_17 ;
wire n10356;
wire n3;
wire n3_7;
wire n3_9;
wire n3_11;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire n3_67;
wire n3_69;
wire n3_71;
wire o_9;
wire o_15_8;
wire o_41_10;
wire o_47_9;
wire o_45_12;
wire o_51;
wire o_57;
wire o_63_11;
wire VCC;
wire GND;
DFFCE reg_wts_enable_ins11868 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_wts_enable) 
);
DFFCE reg_scci_enable_ins11869 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_scci_enable) 
);
DFFCE reg_ram_mode0_ins11870 (
.D(n117),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode0) 
);
DFFCE reg_ram_mode1_ins11871 (
.D(n118),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode1) 
);
DFFCE reg_ram_mode2_ins11872 (
.D(n119),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode2) 
);
DFFCE reg_ram_mode3_ins11873 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n116),
.CLEAR(n84),
.Q(reg_ram_mode3) 
);
DFFCE \reg_bank0[7]_ins11874  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6794),
.CLEAR(n84),
.Q(\reg_bank0[7] ) 
);
DFFCE \reg_bank0[6]_ins11875  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6794),
.CLEAR(n84),
.Q(\reg_bank0[6] ) 
);
DFFCE \reg_bank0[5]_ins11876  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6794),
.CLEAR(n84),
.Q(\reg_bank0[5] ) 
);
DFFCE \reg_bank0[4]_ins11877  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6794),
.CLEAR(n84),
.Q(\reg_bank0[4] ) 
);
DFFCE \reg_bank0[3]_ins11878  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6794),
.CLEAR(n84),
.Q(\reg_bank0[3] ) 
);
DFFCE \reg_bank0[2]_ins11879  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6794),
.CLEAR(n84),
.Q(\reg_bank0[2] ) 
);
DFFCE \reg_bank0[1]_ins11880  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6794),
.CLEAR(n84),
.Q(\reg_bank0[1] ) 
);
DFFCE \reg_bank0[0]_ins11881  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6794),
.CLEAR(n84),
.Q(\reg_bank0[0] ) 
);
DFFCE \reg_bank1[7]_ins11882  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6807),
.CLEAR(n84),
.Q(\reg_bank1[7] ) 
);
DFFCE \reg_bank1[6]_ins11883  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6807),
.CLEAR(n84),
.Q(\reg_bank1[6] ) 
);
DFFCE \reg_bank1[5]_ins11884  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6807),
.CLEAR(n84),
.Q(\reg_bank1[5] ) 
);
DFFCE \reg_bank1[4]_ins11885  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6807),
.CLEAR(n84),
.Q(\reg_bank1[4] ) 
);
DFFCE \reg_bank1[3]_ins11886  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6807),
.CLEAR(n84),
.Q(\reg_bank1[3] ) 
);
DFFCE \reg_bank1[2]_ins11887  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6807),
.CLEAR(n84),
.Q(\reg_bank1[2] ) 
);
DFFCE \reg_bank1[1]_ins11888  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6807),
.CLEAR(n84),
.Q(\reg_bank1[1] ) 
);
DFFPE \reg_bank1[0]_ins11889  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6807),
.PRESET(n84),
.Q(\reg_bank1[0] ) 
);
DFFCE \reg_bank2[7]_ins11890  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6810),
.CLEAR(n84),
.Q(\reg_bank2[7] ) 
);
DFFCE \reg_bank2[6]_ins11891  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6810),
.CLEAR(n84),
.Q(\reg_bank2[6] ) 
);
DFFCE \reg_bank2[5]_ins11892  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6810),
.CLEAR(n84),
.Q(\reg_bank2[5] ) 
);
DFFCE \reg_bank2[4]_ins11893  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6810),
.CLEAR(n84),
.Q(\reg_bank2[4] ) 
);
DFFCE \reg_bank2[3]_ins11894  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6810),
.CLEAR(n84),
.Q(\reg_bank2[3] ) 
);
DFFCE \reg_bank2[2]_ins11895  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6810),
.CLEAR(n84),
.Q(\reg_bank2[2] ) 
);
DFFPE \reg_bank2[1]_ins11896  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6810),
.PRESET(n84),
.Q(\reg_bank2[1] ) 
);
DFFCE \reg_bank2[0]_ins11897  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6810),
.CLEAR(n84),
.Q(\reg_bank2[0] ) 
);
DFFCE \reg_bank3[7]_ins11898  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6825),
.CLEAR(n84),
.Q(\reg_bank3[7] ) 
);
DFFCE \reg_bank3[6]_ins11899  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6825),
.CLEAR(n84),
.Q(\reg_bank3[6] ) 
);
DFFCE \reg_bank3[5]_ins11900  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6825),
.CLEAR(n84),
.Q(\reg_bank3[5] ) 
);
DFFCE \reg_bank3[4]_ins11901  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6825),
.CLEAR(n84),
.Q(\reg_bank3[4] ) 
);
DFFCE \reg_bank3[3]_ins11902  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6825),
.CLEAR(n84),
.Q(\reg_bank3[3] ) 
);
DFFCE \reg_bank3[2]_ins11903  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6825),
.CLEAR(n84),
.Q(\reg_bank3[2] ) 
);
DFFPE \reg_bank3[1]_ins11904  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6825),
.PRESET(n84),
.Q(\reg_bank3[1] ) 
);
DFFPE \reg_bank3[0]_ins11905  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6825),
.PRESET(n84),
.Q(\reg_bank3[0] ) 
);
DFFCE \sram_a[4]_ins11913  (
.D(slot_a_11),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_a[4] ) 
);
DFFCE \sram_a[3]_ins11914  (
.D(slot_a_9),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_a[3] ) 
);
DFFCE \sram_a[2]_ins11915  (
.D(slot_a_7),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_a[2] ) 
);
DFFCE \sram_a[1]_ins11916  (
.D(slot_a_5),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_a[1] ) 
);
DFFCE \sram_a[0]_ins11917  (
.D(slot_a_3),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_a[0] ) 
);
DFFCE \sram_d[7]_ins11918  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_d[7] ) 
);
DFFCE \sram_d[6]_ins11919  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_d[6] ) 
);
DFFCE \sram_d[5]_ins11920  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_d[5] ) 
);
DFFCE \sram_d[4]_ins11921  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_d[4] ) 
);
DFFCE \sram_d[3]_ins11922  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_d[3] ) 
);
DFFCE \sram_d[2]_ins11923  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_d[2] ) 
);
DFFCE \sram_d[1]_ins11924  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_d[1] ) 
);
DFFCE \sram_d[0]_ins11925  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_d[0] ) 
);
DFFCE sram_oe_ins11926 (
.D(w_rdreq),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_oe) 
);
DFFCE \ff_ch0_key[2]_ins11929  (
.D(n1440),
.CLK(clk_3),
.CE(\ff_ch0_key[2] ),
.CLEAR(n84),
.Q(\ff_ch0_key[2]_3 ) 
);
DFFCE \ff_ch0_key[1]_ins11930  (
.D(n1444),
.CLK(clk_3),
.CE(\ff_ch0_key[2] ),
.CLEAR(n84),
.Q(\ff_ch0_key[1] ) 
);
DFFCE \ff_ch0_key[0]_ins11931  (
.D(n1447),
.CLK(clk_3),
.CE(\ff_ch0_key[2] ),
.CLEAR(n84),
.Q(\ff_ch0_key[0] ) 
);
DFFCE \ff_ch1_key[2]_ins11935  (
.D(n1768),
.CLK(clk_3),
.CE(\ff_ch1_key[2] ),
.CLEAR(n84),
.Q(\ff_ch1_key[2]_3 ) 
);
DFFCE \ff_ch1_key[1]_ins11936  (
.D(n1772),
.CLK(clk_3),
.CE(\ff_ch1_key[2] ),
.CLEAR(n84),
.Q(\ff_ch1_key[1] ) 
);
DFFCE \ff_ch1_key[0]_ins11937  (
.D(n1775),
.CLK(clk_3),
.CE(\ff_ch1_key[2] ),
.CLEAR(n84),
.Q(\ff_ch1_key[0] ) 
);
DFFCE \ff_reg_ar_a0[7]_ins11941  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n9930),
.CLEAR(n84),
.Q(\ff_reg_ar_a0[7] ) 
);
DFFCE \ff_reg_ar_a0[6]_ins11942  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n9930),
.CLEAR(n84),
.Q(\ff_reg_ar_a0[6] ) 
);
DFFCE \ff_reg_ar_a0[5]_ins11943  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n9930),
.CLEAR(n84),
.Q(\ff_reg_ar_a0[5] ) 
);
DFFCE \ff_reg_ar_a0[4]_ins11944  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n9930),
.CLEAR(n84),
.Q(\ff_reg_ar_a0[4] ) 
);
DFFCE \ff_reg_ar_a0[3]_ins11945  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n9930),
.CLEAR(n84),
.Q(\ff_reg_ar_a0[3] ) 
);
DFFCE \ff_reg_ar_a0[2]_ins11946  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n9930),
.CLEAR(n84),
.Q(\ff_reg_ar_a0[2] ) 
);
DFFCE \ff_reg_ar_a0[1]_ins11947  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9930),
.CLEAR(n84),
.Q(\ff_reg_ar_a0[1] ) 
);
DFFCE \ff_reg_ar_a0[0]_ins11948  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9930),
.CLEAR(n84),
.Q(\ff_reg_ar_a0[0] ) 
);
DFFCE \ff_reg_dr_a0[7]_ins11949  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n9938),
.CLEAR(n84),
.Q(\ff_reg_dr_a0[7] ) 
);
DFFCE \ff_reg_dr_a0[6]_ins11950  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n9938),
.CLEAR(n84),
.Q(\ff_reg_dr_a0[6] ) 
);
DFFCE \ff_reg_dr_a0[5]_ins11951  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n9938),
.CLEAR(n84),
.Q(\ff_reg_dr_a0[5] ) 
);
DFFCE \ff_reg_dr_a0[4]_ins11952  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n9938),
.CLEAR(n84),
.Q(\ff_reg_dr_a0[4] ) 
);
DFFCE \ff_reg_dr_a0[3]_ins11953  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n9938),
.CLEAR(n84),
.Q(\ff_reg_dr_a0[3] ) 
);
DFFCE \ff_reg_dr_a0[2]_ins11954  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n9938),
.CLEAR(n84),
.Q(\ff_reg_dr_a0[2] ) 
);
DFFCE \ff_reg_dr_a0[1]_ins11955  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9938),
.CLEAR(n84),
.Q(\ff_reg_dr_a0[1] ) 
);
DFFCE \ff_reg_dr_a0[0]_ins11956  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9938),
.CLEAR(n84),
.Q(\ff_reg_dr_a0[0] ) 
);
DFFCE \ff_reg_sr_a0[7]_ins11957  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n9946),
.CLEAR(n84),
.Q(\ff_reg_sr_a0[7] ) 
);
DFFCE \ff_reg_sr_a0[6]_ins11958  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n9946),
.CLEAR(n84),
.Q(\ff_reg_sr_a0[6] ) 
);
DFFCE \ff_reg_sr_a0[5]_ins11959  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n9946),
.CLEAR(n84),
.Q(\ff_reg_sr_a0[5] ) 
);
DFFCE \ff_reg_sr_a0[4]_ins11960  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n9946),
.CLEAR(n84),
.Q(\ff_reg_sr_a0[4] ) 
);
DFFCE \ff_reg_sr_a0[3]_ins11961  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n9946),
.CLEAR(n84),
.Q(\ff_reg_sr_a0[3] ) 
);
DFFCE \ff_reg_sr_a0[2]_ins11962  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n9946),
.CLEAR(n84),
.Q(\ff_reg_sr_a0[2] ) 
);
DFFCE \ff_reg_sr_a0[1]_ins11963  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9946),
.CLEAR(n84),
.Q(\ff_reg_sr_a0[1] ) 
);
DFFCE \ff_reg_sr_a0[0]_ins11964  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9946),
.CLEAR(n84),
.Q(\ff_reg_sr_a0[0] ) 
);
DFFCE \ff_reg_rr_a0[7]_ins11965  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n9954),
.CLEAR(n84),
.Q(\ff_reg_rr_a0[7] ) 
);
DFFCE \ff_reg_rr_a0[6]_ins11966  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n9954),
.CLEAR(n84),
.Q(\ff_reg_rr_a0[6] ) 
);
DFFCE \ff_reg_rr_a0[5]_ins11967  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n9954),
.CLEAR(n84),
.Q(\ff_reg_rr_a0[5] ) 
);
DFFCE \ff_reg_rr_a0[4]_ins11968  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n9954),
.CLEAR(n84),
.Q(\ff_reg_rr_a0[4] ) 
);
DFFCE \ff_reg_rr_a0[3]_ins11969  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n9954),
.CLEAR(n84),
.Q(\ff_reg_rr_a0[3] ) 
);
DFFCE \ff_reg_rr_a0[2]_ins11970  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n9954),
.CLEAR(n84),
.Q(\ff_reg_rr_a0[2] ) 
);
DFFCE \ff_reg_rr_a0[1]_ins11971  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9954),
.CLEAR(n84),
.Q(\ff_reg_rr_a0[1] ) 
);
DFFCE \ff_reg_rr_a0[0]_ins11972  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9954),
.CLEAR(n84),
.Q(\ff_reg_rr_a0[0] ) 
);
DFFCE \ff_reg_sl_a0[5]_ins11973  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n9960),
.CLEAR(n84),
.Q(\ff_reg_sl_a0[5] ) 
);
DFFCE \ff_reg_sl_a0[4]_ins11974  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n9960),
.CLEAR(n84),
.Q(\ff_reg_sl_a0[4] ) 
);
DFFCE \ff_reg_sl_a0[3]_ins11975  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n9960),
.CLEAR(n84),
.Q(\ff_reg_sl_a0[3] ) 
);
DFFCE \ff_reg_sl_a0[2]_ins11976  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n9960),
.CLEAR(n84),
.Q(\ff_reg_sl_a0[2] ) 
);
DFFCE \ff_reg_sl_a0[1]_ins11977  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9960),
.CLEAR(n84),
.Q(\ff_reg_sl_a0[1] ) 
);
DFFCE \ff_reg_sl_a0[0]_ins11978  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9960),
.CLEAR(n84),
.Q(\ff_reg_sl_a0[0] ) 
);
DFFCE \ff_reg_ar_b0[7]_ins11979  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n9976),
.CLEAR(n84),
.Q(\ff_reg_ar_b0[7] ) 
);
DFFCE \ff_reg_ar_b0[6]_ins11980  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n9976),
.CLEAR(n84),
.Q(\ff_reg_ar_b0[6] ) 
);
DFFCE \ff_reg_ar_b0[5]_ins11981  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n9976),
.CLEAR(n84),
.Q(\ff_reg_ar_b0[5] ) 
);
DFFCE \ff_reg_ar_b0[4]_ins11982  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n9976),
.CLEAR(n84),
.Q(\ff_reg_ar_b0[4] ) 
);
DFFCE \ff_reg_ar_b0[3]_ins11983  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n9976),
.CLEAR(n84),
.Q(\ff_reg_ar_b0[3] ) 
);
DFFCE \ff_reg_ar_b0[2]_ins11984  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n9976),
.CLEAR(n84),
.Q(\ff_reg_ar_b0[2] ) 
);
DFFCE \ff_reg_ar_b0[1]_ins11985  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9976),
.CLEAR(n84),
.Q(\ff_reg_ar_b0[1] ) 
);
DFFCE \ff_reg_ar_b0[0]_ins11986  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9976),
.CLEAR(n84),
.Q(\ff_reg_ar_b0[0] ) 
);
DFFCE \ff_reg_dr_b0[7]_ins11987  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n9984),
.CLEAR(n84),
.Q(\ff_reg_dr_b0[7] ) 
);
DFFCE \ff_reg_dr_b0[6]_ins11988  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n9984),
.CLEAR(n84),
.Q(\ff_reg_dr_b0[6] ) 
);
DFFCE \ff_reg_dr_b0[5]_ins11989  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n9984),
.CLEAR(n84),
.Q(\ff_reg_dr_b0[5] ) 
);
DFFCE \ff_reg_dr_b0[4]_ins11990  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n9984),
.CLEAR(n84),
.Q(\ff_reg_dr_b0[4] ) 
);
DFFCE \ff_reg_dr_b0[3]_ins11991  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n9984),
.CLEAR(n84),
.Q(\ff_reg_dr_b0[3] ) 
);
DFFCE \ff_reg_dr_b0[2]_ins11992  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n9984),
.CLEAR(n84),
.Q(\ff_reg_dr_b0[2] ) 
);
DFFCE \ff_reg_dr_b0[1]_ins11993  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9984),
.CLEAR(n84),
.Q(\ff_reg_dr_b0[1] ) 
);
DFFCE \ff_reg_dr_b0[0]_ins11994  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9984),
.CLEAR(n84),
.Q(\ff_reg_dr_b0[0] ) 
);
DFFCE \ff_reg_sr_b0[7]_ins11995  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n9992),
.CLEAR(n84),
.Q(\ff_reg_sr_b0[7] ) 
);
DFFCE \ff_reg_sr_b0[6]_ins11996  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n9992),
.CLEAR(n84),
.Q(\ff_reg_sr_b0[6] ) 
);
DFFCE \ff_reg_sr_b0[5]_ins11997  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n9992),
.CLEAR(n84),
.Q(\ff_reg_sr_b0[5] ) 
);
DFFCE \ff_reg_sr_b0[4]_ins11998  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n9992),
.CLEAR(n84),
.Q(\ff_reg_sr_b0[4] ) 
);
DFFCE \ff_reg_sr_b0[3]_ins11999  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n9992),
.CLEAR(n84),
.Q(\ff_reg_sr_b0[3] ) 
);
DFFCE \ff_reg_sr_b0[2]_ins12000  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n9992),
.CLEAR(n84),
.Q(\ff_reg_sr_b0[2] ) 
);
DFFCE \ff_reg_sr_b0[1]_ins12001  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9992),
.CLEAR(n84),
.Q(\ff_reg_sr_b0[1] ) 
);
DFFCE \ff_reg_sr_b0[0]_ins12002  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9992),
.CLEAR(n84),
.Q(\ff_reg_sr_b0[0] ) 
);
DFFCE \ff_reg_rr_b0[7]_ins12003  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10000),
.CLEAR(n84),
.Q(\ff_reg_rr_b0[7] ) 
);
DFFCE \ff_reg_rr_b0[6]_ins12004  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10000),
.CLEAR(n84),
.Q(\ff_reg_rr_b0[6] ) 
);
DFFCE \ff_reg_rr_b0[5]_ins12005  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10000),
.CLEAR(n84),
.Q(\ff_reg_rr_b0[5] ) 
);
DFFCE \ff_reg_rr_b0[4]_ins12006  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10000),
.CLEAR(n84),
.Q(\ff_reg_rr_b0[4] ) 
);
DFFCE \ff_reg_rr_b0[3]_ins12007  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10000),
.CLEAR(n84),
.Q(\ff_reg_rr_b0[3] ) 
);
DFFCE \ff_reg_rr_b0[2]_ins12008  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10000),
.CLEAR(n84),
.Q(\ff_reg_rr_b0[2] ) 
);
DFFCE \ff_reg_rr_b0[1]_ins12009  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10000),
.CLEAR(n84),
.Q(\ff_reg_rr_b0[1] ) 
);
DFFCE \ff_reg_rr_b0[0]_ins12010  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10000),
.CLEAR(n84),
.Q(\ff_reg_rr_b0[0] ) 
);
DFFCE \ff_reg_sl_b0[5]_ins12011  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10006),
.CLEAR(n84),
.Q(\ff_reg_sl_b0[5] ) 
);
DFFCE \ff_reg_sl_b0[4]_ins12012  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10006),
.CLEAR(n84),
.Q(\ff_reg_sl_b0[4] ) 
);
DFFCE \ff_reg_sl_b0[3]_ins12013  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10006),
.CLEAR(n84),
.Q(\ff_reg_sl_b0[3] ) 
);
DFFCE \ff_reg_sl_b0[2]_ins12014  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10006),
.CLEAR(n84),
.Q(\ff_reg_sl_b0[2] ) 
);
DFFCE \ff_reg_sl_b0[1]_ins12015  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10006),
.CLEAR(n84),
.Q(\ff_reg_sl_b0[1] ) 
);
DFFCE \ff_reg_sl_b0[0]_ins12016  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10006),
.CLEAR(n84),
.Q(\ff_reg_sl_b0[0] ) 
);
DFFCE \ff_reg_ar_c0[7]_ins12017  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10019),
.CLEAR(n84),
.Q(\ff_reg_ar_c0[7] ) 
);
DFFCE \ff_reg_ar_c0[6]_ins12018  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10019),
.CLEAR(n84),
.Q(\ff_reg_ar_c0[6] ) 
);
DFFCE \ff_reg_ar_c0[5]_ins12019  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10019),
.CLEAR(n84),
.Q(\ff_reg_ar_c0[5] ) 
);
DFFCE \ff_reg_ar_c0[4]_ins12020  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10019),
.CLEAR(n84),
.Q(\ff_reg_ar_c0[4] ) 
);
DFFCE \ff_reg_ar_c0[3]_ins12021  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10019),
.CLEAR(n84),
.Q(\ff_reg_ar_c0[3] ) 
);
DFFCE \ff_reg_ar_c0[2]_ins12022  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10019),
.CLEAR(n84),
.Q(\ff_reg_ar_c0[2] ) 
);
DFFCE \ff_reg_ar_c0[1]_ins12023  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10019),
.CLEAR(n84),
.Q(\ff_reg_ar_c0[1] ) 
);
DFFCE \ff_reg_ar_c0[0]_ins12024  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10019),
.CLEAR(n84),
.Q(\ff_reg_ar_c0[0] ) 
);
DFFCE \ff_reg_dr_c0[7]_ins12025  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10027),
.CLEAR(n84),
.Q(\ff_reg_dr_c0[7] ) 
);
DFFCE \ff_reg_dr_c0[6]_ins12026  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10027),
.CLEAR(n84),
.Q(\ff_reg_dr_c0[6] ) 
);
DFFCE \ff_reg_dr_c0[5]_ins12027  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10027),
.CLEAR(n84),
.Q(\ff_reg_dr_c0[5] ) 
);
DFFCE \ff_reg_dr_c0[4]_ins12028  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10027),
.CLEAR(n84),
.Q(\ff_reg_dr_c0[4] ) 
);
DFFCE \ff_reg_dr_c0[3]_ins12029  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10027),
.CLEAR(n84),
.Q(\ff_reg_dr_c0[3] ) 
);
DFFCE \ff_reg_dr_c0[2]_ins12030  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10027),
.CLEAR(n84),
.Q(\ff_reg_dr_c0[2] ) 
);
DFFCE \ff_reg_dr_c0[1]_ins12031  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10027),
.CLEAR(n84),
.Q(\ff_reg_dr_c0[1] ) 
);
DFFCE \ff_reg_dr_c0[0]_ins12032  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10027),
.CLEAR(n84),
.Q(\ff_reg_dr_c0[0] ) 
);
DFFCE \ff_reg_sr_c0[7]_ins12033  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10035),
.CLEAR(n84),
.Q(\ff_reg_sr_c0[7] ) 
);
DFFCE \ff_reg_sr_c0[6]_ins12034  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10035),
.CLEAR(n84),
.Q(\ff_reg_sr_c0[6] ) 
);
DFFCE \ff_reg_sr_c0[5]_ins12035  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10035),
.CLEAR(n84),
.Q(\ff_reg_sr_c0[5] ) 
);
DFFCE \ff_reg_sr_c0[4]_ins12036  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10035),
.CLEAR(n84),
.Q(\ff_reg_sr_c0[4] ) 
);
DFFCE \ff_reg_sr_c0[3]_ins12037  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10035),
.CLEAR(n84),
.Q(\ff_reg_sr_c0[3] ) 
);
DFFCE \ff_reg_sr_c0[2]_ins12038  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10035),
.CLEAR(n84),
.Q(\ff_reg_sr_c0[2] ) 
);
DFFCE \ff_reg_sr_c0[1]_ins12039  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10035),
.CLEAR(n84),
.Q(\ff_reg_sr_c0[1] ) 
);
DFFCE \ff_reg_sr_c0[0]_ins12040  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10035),
.CLEAR(n84),
.Q(\ff_reg_sr_c0[0] ) 
);
DFFCE \ff_reg_rr_c0[7]_ins12041  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10043),
.CLEAR(n84),
.Q(\ff_reg_rr_c0[7] ) 
);
DFFCE \ff_reg_rr_c0[6]_ins12042  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10043),
.CLEAR(n84),
.Q(\ff_reg_rr_c0[6] ) 
);
DFFCE \ff_reg_rr_c0[5]_ins12043  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10043),
.CLEAR(n84),
.Q(\ff_reg_rr_c0[5] ) 
);
DFFCE \ff_reg_rr_c0[4]_ins12044  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10043),
.CLEAR(n84),
.Q(\ff_reg_rr_c0[4] ) 
);
DFFCE \ff_reg_rr_c0[3]_ins12045  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10043),
.CLEAR(n84),
.Q(\ff_reg_rr_c0[3] ) 
);
DFFCE \ff_reg_rr_c0[2]_ins12046  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10043),
.CLEAR(n84),
.Q(\ff_reg_rr_c0[2] ) 
);
DFFCE \ff_reg_rr_c0[1]_ins12047  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10043),
.CLEAR(n84),
.Q(\ff_reg_rr_c0[1] ) 
);
DFFCE \ff_reg_rr_c0[0]_ins12048  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10043),
.CLEAR(n84),
.Q(\ff_reg_rr_c0[0] ) 
);
DFFCE \ff_reg_sl_c0[5]_ins12049  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10049),
.CLEAR(n84),
.Q(\ff_reg_sl_c0[5] ) 
);
DFFCE \ff_reg_sl_c0[4]_ins12050  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10049),
.CLEAR(n84),
.Q(\ff_reg_sl_c0[4] ) 
);
DFFCE \ff_reg_sl_c0[3]_ins12051  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10049),
.CLEAR(n84),
.Q(\ff_reg_sl_c0[3] ) 
);
DFFCE \ff_reg_sl_c0[2]_ins12052  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10049),
.CLEAR(n84),
.Q(\ff_reg_sl_c0[2] ) 
);
DFFCE \ff_reg_sl_c0[1]_ins12053  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10049),
.CLEAR(n84),
.Q(\ff_reg_sl_c0[1] ) 
);
DFFCE \ff_reg_sl_c0[0]_ins12054  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10049),
.CLEAR(n84),
.Q(\ff_reg_sl_c0[0] ) 
);
DFFCE \ff_reg_dr_d0[7]_ins12063  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10062),
.CLEAR(n84),
.Q(\ff_reg_dr_d0[7] ) 
);
DFFCE \ff_reg_dr_d0[6]_ins12064  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10062),
.CLEAR(n84),
.Q(\ff_reg_dr_d0[6] ) 
);
DFFCE \ff_reg_dr_d0[5]_ins12065  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10062),
.CLEAR(n84),
.Q(\ff_reg_dr_d0[5] ) 
);
DFFCE \ff_reg_dr_d0[4]_ins12066  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10062),
.CLEAR(n84),
.Q(\ff_reg_dr_d0[4] ) 
);
DFFCE \ff_reg_dr_d0[3]_ins12067  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10062),
.CLEAR(n84),
.Q(\ff_reg_dr_d0[3] ) 
);
DFFCE \ff_reg_dr_d0[2]_ins12068  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10062),
.CLEAR(n84),
.Q(\ff_reg_dr_d0[2] ) 
);
DFFCE \ff_reg_dr_d0[1]_ins12069  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10062),
.CLEAR(n84),
.Q(\ff_reg_dr_d0[1] ) 
);
DFFCE \ff_reg_dr_d0[0]_ins12070  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10062),
.CLEAR(n84),
.Q(\ff_reg_dr_d0[0] ) 
);
DFFCE \ff_reg_sr_d0[7]_ins12071  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10070),
.CLEAR(n84),
.Q(\ff_reg_sr_d0[7] ) 
);
DFFCE \ff_reg_sr_d0[6]_ins12072  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10070),
.CLEAR(n84),
.Q(\ff_reg_sr_d0[6] ) 
);
DFFCE \ff_reg_sr_d0[5]_ins12073  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10070),
.CLEAR(n84),
.Q(\ff_reg_sr_d0[5] ) 
);
DFFCE \ff_reg_sr_d0[4]_ins12074  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10070),
.CLEAR(n84),
.Q(\ff_reg_sr_d0[4] ) 
);
DFFCE \ff_reg_sr_d0[3]_ins12075  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10070),
.CLEAR(n84),
.Q(\ff_reg_sr_d0[3] ) 
);
DFFCE \ff_reg_sr_d0[2]_ins12076  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10070),
.CLEAR(n84),
.Q(\ff_reg_sr_d0[2] ) 
);
DFFCE \ff_reg_sr_d0[1]_ins12077  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10070),
.CLEAR(n84),
.Q(\ff_reg_sr_d0[1] ) 
);
DFFCE \ff_reg_sr_d0[0]_ins12078  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10070),
.CLEAR(n84),
.Q(\ff_reg_sr_d0[0] ) 
);
DFFCE \ff_reg_rr_d0[7]_ins12079  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10078),
.CLEAR(n84),
.Q(\ff_reg_rr_d0[7] ) 
);
DFFCE \ff_reg_rr_d0[6]_ins12080  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10078),
.CLEAR(n84),
.Q(\ff_reg_rr_d0[6] ) 
);
DFFCE \ff_reg_rr_d0[5]_ins12081  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10078),
.CLEAR(n84),
.Q(\ff_reg_rr_d0[5] ) 
);
DFFCE \ff_reg_rr_d0[4]_ins12082  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10078),
.CLEAR(n84),
.Q(\ff_reg_rr_d0[4] ) 
);
DFFCE \ff_reg_rr_d0[3]_ins12083  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10078),
.CLEAR(n84),
.Q(\ff_reg_rr_d0[3] ) 
);
DFFCE \ff_reg_rr_d0[2]_ins12084  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10078),
.CLEAR(n84),
.Q(\ff_reg_rr_d0[2] ) 
);
DFFCE \ff_reg_rr_d0[1]_ins12085  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10078),
.CLEAR(n84),
.Q(\ff_reg_rr_d0[1] ) 
);
DFFCE \ff_reg_rr_d0[0]_ins12086  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10078),
.CLEAR(n84),
.Q(\ff_reg_rr_d0[0] ) 
);
DFFCE \ff_reg_sl_d0[5]_ins12087  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10084),
.CLEAR(n84),
.Q(\ff_reg_sl_d0[5] ) 
);
DFFCE \ff_reg_sl_d0[4]_ins12088  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10084),
.CLEAR(n84),
.Q(\ff_reg_sl_d0[4] ) 
);
DFFCE \ff_reg_sl_d0[3]_ins12089  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10084),
.CLEAR(n84),
.Q(\ff_reg_sl_d0[3] ) 
);
DFFCE \ff_reg_sl_d0[2]_ins12090  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10084),
.CLEAR(n84),
.Q(\ff_reg_sl_d0[2] ) 
);
DFFCE \ff_reg_sl_d0[1]_ins12091  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10084),
.CLEAR(n84),
.Q(\ff_reg_sl_d0[1] ) 
);
DFFCE \ff_reg_sl_d0[0]_ins12092  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10084),
.CLEAR(n84),
.Q(\ff_reg_sl_d0[0] ) 
);
DFFCE \ff_reg_ar_e0[7]_ins12093  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10115),
.CLEAR(n84),
.Q(\ff_reg_ar_e0[7] ) 
);
DFFCE \ff_reg_ar_e0[6]_ins12094  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10115),
.CLEAR(n84),
.Q(\ff_reg_ar_e0[6] ) 
);
DFFCE \ff_reg_ar_e0[5]_ins12095  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10115),
.CLEAR(n84),
.Q(\ff_reg_ar_e0[5] ) 
);
DFFCE \ff_reg_ar_e0[4]_ins12096  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10115),
.CLEAR(n84),
.Q(\ff_reg_ar_e0[4] ) 
);
DFFCE \ff_reg_ar_e0[3]_ins12097  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10115),
.CLEAR(n84),
.Q(\ff_reg_ar_e0[3] ) 
);
DFFCE \ff_reg_ar_e0[2]_ins12098  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10115),
.CLEAR(n84),
.Q(\ff_reg_ar_e0[2] ) 
);
DFFCE \ff_reg_ar_e0[1]_ins12099  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10115),
.CLEAR(n84),
.Q(\ff_reg_ar_e0[1] ) 
);
DFFCE \ff_reg_ar_e0[0]_ins12100  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10115),
.CLEAR(n84),
.Q(\ff_reg_ar_e0[0] ) 
);
DFFCE \ff_reg_dr_e0[7]_ins12101  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10123),
.CLEAR(n84),
.Q(\ff_reg_dr_e0[7] ) 
);
DFFCE \ff_reg_dr_e0[6]_ins12102  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10123),
.CLEAR(n84),
.Q(\ff_reg_dr_e0[6] ) 
);
DFFCE \ff_reg_dr_e0[5]_ins12103  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10123),
.CLEAR(n84),
.Q(\ff_reg_dr_e0[5] ) 
);
DFFCE \ff_reg_dr_e0[4]_ins12104  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10123),
.CLEAR(n84),
.Q(\ff_reg_dr_e0[4] ) 
);
DFFCE \ff_reg_dr_e0[3]_ins12105  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10123),
.CLEAR(n84),
.Q(\ff_reg_dr_e0[3] ) 
);
DFFCE \ff_reg_dr_e0[2]_ins12106  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10123),
.CLEAR(n84),
.Q(\ff_reg_dr_e0[2] ) 
);
DFFCE \ff_reg_dr_e0[1]_ins12107  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10123),
.CLEAR(n84),
.Q(\ff_reg_dr_e0[1] ) 
);
DFFCE \ff_reg_dr_e0[0]_ins12108  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10123),
.CLEAR(n84),
.Q(\ff_reg_dr_e0[0] ) 
);
DFFCE \ff_reg_sr_e0[7]_ins12109  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10131),
.CLEAR(n84),
.Q(\ff_reg_sr_e0[7] ) 
);
DFFCE \ff_reg_sr_e0[6]_ins12110  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10131),
.CLEAR(n84),
.Q(\ff_reg_sr_e0[6] ) 
);
DFFCE \ff_reg_sr_e0[5]_ins12111  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10131),
.CLEAR(n84),
.Q(\ff_reg_sr_e0[5] ) 
);
DFFCE \ff_reg_sr_e0[4]_ins12112  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10131),
.CLEAR(n84),
.Q(\ff_reg_sr_e0[4] ) 
);
DFFCE \ff_reg_sr_e0[3]_ins12113  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10131),
.CLEAR(n84),
.Q(\ff_reg_sr_e0[3] ) 
);
DFFCE \ff_reg_sr_e0[2]_ins12114  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10131),
.CLEAR(n84),
.Q(\ff_reg_sr_e0[2] ) 
);
DFFCE \ff_reg_sr_e0[1]_ins12115  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10131),
.CLEAR(n84),
.Q(\ff_reg_sr_e0[1] ) 
);
DFFCE \ff_reg_sr_e0[0]_ins12116  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10131),
.CLEAR(n84),
.Q(\ff_reg_sr_e0[0] ) 
);
DFFCE \ff_reg_rr_e0[7]_ins12117  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\ff_reg_rr_e0[7] ) 
);
DFFCE \ff_reg_rr_e0[6]_ins12118  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\ff_reg_rr_e0[6] ) 
);
DFFCE \ff_reg_rr_e0[5]_ins12119  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\ff_reg_rr_e0[5] ) 
);
DFFCE \ff_reg_rr_e0[4]_ins12120  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\ff_reg_rr_e0[4] ) 
);
DFFCE \ff_reg_rr_e0[3]_ins12121  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\ff_reg_rr_e0[3] ) 
);
DFFCE \ff_reg_rr_e0[2]_ins12122  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\ff_reg_rr_e0[2] ) 
);
DFFCE \ff_reg_rr_e0[1]_ins12123  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\ff_reg_rr_e0[1] ) 
);
DFFCE \ff_reg_rr_e0[0]_ins12124  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10139),
.CLEAR(n84),
.Q(\ff_reg_rr_e0[0] ) 
);
DFFCE \ff_reg_sl_e0[5]_ins12125  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10145),
.CLEAR(n84),
.Q(\ff_reg_sl_e0[5] ) 
);
DFFCE \ff_reg_sl_e0[4]_ins12126  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10145),
.CLEAR(n84),
.Q(\ff_reg_sl_e0[4] ) 
);
DFFCE \ff_reg_sl_e0[3]_ins12127  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10145),
.CLEAR(n84),
.Q(\ff_reg_sl_e0[3] ) 
);
DFFCE \ff_reg_sl_e0[2]_ins12128  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10145),
.CLEAR(n84),
.Q(\ff_reg_sl_e0[2] ) 
);
DFFCE \ff_reg_sl_e0[1]_ins12129  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10145),
.CLEAR(n84),
.Q(\ff_reg_sl_e0[1] ) 
);
DFFCE \ff_reg_sl_e0[0]_ins12130  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10145),
.CLEAR(n84),
.Q(\ff_reg_sl_e0[0] ) 
);
DFFCE \ff_reg_ar_a1[7]_ins12131  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10181),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[7] ) 
);
DFFCE \ff_reg_ar_a1[6]_ins12132  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10181),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[6] ) 
);
DFFCE \ff_reg_ar_a1[5]_ins12133  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10181),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[5] ) 
);
DFFCE \ff_reg_ar_a1[4]_ins12134  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10181),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[4] ) 
);
DFFCE \ff_reg_ar_a1[3]_ins12135  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10181),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[3] ) 
);
DFFCE \ff_reg_ar_a1[2]_ins12136  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10181),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[2] ) 
);
DFFCE \ff_reg_ar_a1[1]_ins12137  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10181),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[1] ) 
);
DFFCE \ff_reg_ar_a1[0]_ins12138  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10181),
.CLEAR(n84),
.Q(\ff_reg_ar_a1[0] ) 
);
DFFCE \ff_reg_dr_a1[7]_ins12139  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10189),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[7] ) 
);
DFFCE \ff_reg_dr_a1[6]_ins12140  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10189),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[6] ) 
);
DFFCE \ff_reg_dr_a1[5]_ins12141  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10189),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[5] ) 
);
DFFCE \ff_reg_dr_a1[4]_ins12142  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10189),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[4] ) 
);
DFFCE \ff_reg_dr_a1[3]_ins12143  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10189),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[3] ) 
);
DFFCE \ff_reg_dr_a1[2]_ins12144  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10189),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[2] ) 
);
DFFCE \ff_reg_dr_a1[1]_ins12145  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10189),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[1] ) 
);
DFFCE \ff_reg_dr_a1[0]_ins12146  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10189),
.CLEAR(n84),
.Q(\ff_reg_dr_a1[0] ) 
);
DFFCE \ff_reg_sr_a1[7]_ins12147  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[7] ) 
);
DFFCE \ff_reg_sr_a1[6]_ins12148  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[6] ) 
);
DFFCE \ff_reg_sr_a1[5]_ins12149  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[5] ) 
);
DFFCE \ff_reg_sr_a1[4]_ins12150  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[4] ) 
);
DFFCE \ff_reg_sr_a1[3]_ins12151  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[3] ) 
);
DFFCE \ff_reg_sr_a1[2]_ins12152  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[2] ) 
);
DFFCE \ff_reg_sr_a1[1]_ins12153  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[1] ) 
);
DFFCE \ff_reg_sr_a1[0]_ins12154  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10197),
.CLEAR(n84),
.Q(\ff_reg_sr_a1[0] ) 
);
DFFCE \ff_reg_rr_a1[7]_ins12155  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[7] ) 
);
DFFCE \ff_reg_rr_a1[6]_ins12156  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[6] ) 
);
DFFCE \ff_reg_rr_a1[5]_ins12157  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[5] ) 
);
DFFCE \ff_reg_rr_a1[4]_ins12158  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[4] ) 
);
DFFCE \ff_reg_rr_a1[3]_ins12159  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[3] ) 
);
DFFCE \ff_reg_rr_a1[2]_ins12160  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[2] ) 
);
DFFCE \ff_reg_rr_a1[1]_ins12161  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[1] ) 
);
DFFCE \ff_reg_rr_a1[0]_ins12162  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10205),
.CLEAR(n84),
.Q(\ff_reg_rr_a1[0] ) 
);
DFFCE \ff_reg_sl_a1[5]_ins12163  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10211),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[5] ) 
);
DFFCE \ff_reg_sl_a1[4]_ins12164  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10211),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[4] ) 
);
DFFCE \ff_reg_sl_a1[3]_ins12165  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10211),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[3] ) 
);
DFFCE \ff_reg_sl_a1[2]_ins12166  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10211),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[2] ) 
);
DFFCE \ff_reg_sl_a1[1]_ins12167  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10211),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[1] ) 
);
DFFCE \ff_reg_sl_a1[0]_ins12168  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10211),
.CLEAR(n84),
.Q(\ff_reg_sl_a1[0] ) 
);
DFFCE \ff_reg_ar_b1[7]_ins12169  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10250),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[7] ) 
);
DFFCE \ff_reg_ar_b1[6]_ins12170  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10250),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[6] ) 
);
DFFCE \ff_reg_ar_b1[5]_ins12171  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10250),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[5] ) 
);
DFFCE \ff_reg_ar_b1[4]_ins12172  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10250),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[4] ) 
);
DFFCE \ff_reg_ar_b1[3]_ins12173  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10250),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[3] ) 
);
DFFCE \ff_reg_ar_b1[2]_ins12174  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10250),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[2] ) 
);
DFFCE \ff_reg_ar_b1[1]_ins12175  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10250),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[1] ) 
);
DFFCE \ff_reg_ar_b1[0]_ins12176  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10250),
.CLEAR(n84),
.Q(\ff_reg_ar_b1[0] ) 
);
DFFCE \ff_reg_dr_b1[7]_ins12177  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10258),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[7] ) 
);
DFFCE \ff_reg_dr_b1[6]_ins12178  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10258),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[6] ) 
);
DFFCE \ff_reg_dr_b1[5]_ins12179  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10258),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[5] ) 
);
DFFCE \ff_reg_dr_b1[4]_ins12180  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10258),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[4] ) 
);
DFFCE \ff_reg_dr_b1[3]_ins12181  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10258),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[3] ) 
);
DFFCE \ff_reg_dr_b1[2]_ins12182  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10258),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[2] ) 
);
DFFCE \ff_reg_dr_b1[1]_ins12183  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10258),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[1] ) 
);
DFFCE \ff_reg_dr_b1[0]_ins12184  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10258),
.CLEAR(n84),
.Q(\ff_reg_dr_b1[0] ) 
);
DFFCE \ff_reg_sr_b1[7]_ins12185  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10266),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[7] ) 
);
DFFCE \ff_reg_sr_b1[6]_ins12186  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10266),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[6] ) 
);
DFFCE \ff_reg_sr_b1[5]_ins12187  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10266),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[5] ) 
);
DFFCE \ff_reg_sr_b1[4]_ins12188  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10266),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[4] ) 
);
DFFCE \ff_reg_sr_b1[3]_ins12189  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10266),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[3] ) 
);
DFFCE \ff_reg_sr_b1[2]_ins12190  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10266),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[2] ) 
);
DFFCE \ff_reg_sr_b1[1]_ins12191  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10266),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[1] ) 
);
DFFCE \ff_reg_sr_b1[0]_ins12192  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10266),
.CLEAR(n84),
.Q(\ff_reg_sr_b1[0] ) 
);
DFFCE \ff_reg_rr_b1[7]_ins12193  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[7] ) 
);
DFFCE \ff_reg_rr_b1[6]_ins12194  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[6] ) 
);
DFFCE \ff_reg_rr_b1[5]_ins12195  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[5] ) 
);
DFFCE \ff_reg_rr_b1[4]_ins12196  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[4] ) 
);
DFFCE \ff_reg_rr_b1[3]_ins12197  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[3] ) 
);
DFFCE \ff_reg_rr_b1[2]_ins12198  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[2] ) 
);
DFFCE \ff_reg_rr_b1[1]_ins12199  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[1] ) 
);
DFFCE \ff_reg_rr_b1[0]_ins12200  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10274),
.CLEAR(n84),
.Q(\ff_reg_rr_b1[0] ) 
);
DFFCE \ff_reg_sl_b1[5]_ins12201  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[5] ) 
);
DFFCE \ff_reg_sl_b1[4]_ins12202  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[4] ) 
);
DFFCE \ff_reg_sl_b1[3]_ins12203  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[3] ) 
);
DFFCE \ff_reg_sl_b1[2]_ins12204  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[2] ) 
);
DFFCE \ff_reg_sl_b1[1]_ins12205  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[1] ) 
);
DFFCE \ff_reg_sl_b1[0]_ins12206  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10280),
.CLEAR(n84),
.Q(\ff_reg_sl_b1[0] ) 
);
DFFCE \ff_reg_ar_c1[7]_ins12207  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10316),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[7] ) 
);
DFFCE \ff_reg_ar_c1[6]_ins12208  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10316),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[6] ) 
);
DFFCE \ff_reg_ar_c1[5]_ins12209  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10316),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[5] ) 
);
DFFCE \ff_reg_ar_c1[4]_ins12210  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10316),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[4] ) 
);
DFFCE \ff_reg_ar_c1[3]_ins12211  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10316),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[3] ) 
);
DFFCE \ff_reg_ar_c1[2]_ins12212  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10316),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[2] ) 
);
DFFCE \ff_reg_ar_c1[1]_ins12213  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10316),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[1] ) 
);
DFFCE \ff_reg_ar_c1[0]_ins12214  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10316),
.CLEAR(n84),
.Q(\ff_reg_ar_c1[0] ) 
);
DFFCE \ff_reg_dr_c1[7]_ins12215  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10324),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[7] ) 
);
DFFCE \ff_reg_dr_c1[6]_ins12216  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10324),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[6] ) 
);
DFFCE \ff_reg_dr_c1[5]_ins12217  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10324),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[5] ) 
);
DFFCE \ff_reg_dr_c1[4]_ins12218  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10324),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[4] ) 
);
DFFCE \ff_reg_dr_c1[3]_ins12219  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10324),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[3] ) 
);
DFFCE \ff_reg_dr_c1[2]_ins12220  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10324),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[2] ) 
);
DFFCE \ff_reg_dr_c1[1]_ins12221  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10324),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[1] ) 
);
DFFCE \ff_reg_dr_c1[0]_ins12222  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10324),
.CLEAR(n84),
.Q(\ff_reg_dr_c1[0] ) 
);
DFFCE \ff_reg_sr_c1[7]_ins12223  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[7] ) 
);
DFFCE \ff_reg_sr_c1[6]_ins12224  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[6] ) 
);
DFFCE \ff_reg_sr_c1[5]_ins12225  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[5] ) 
);
DFFCE \ff_reg_sr_c1[4]_ins12226  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[4] ) 
);
DFFCE \ff_reg_sr_c1[3]_ins12227  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[3] ) 
);
DFFCE \ff_reg_sr_c1[2]_ins12228  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[2] ) 
);
DFFCE \ff_reg_sr_c1[1]_ins12229  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[1] ) 
);
DFFCE \ff_reg_sr_c1[0]_ins12230  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10332),
.CLEAR(n84),
.Q(\ff_reg_sr_c1[0] ) 
);
DFFCE \ff_reg_rr_c1[7]_ins12231  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10340),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[7] ) 
);
DFFCE \ff_reg_rr_c1[6]_ins12232  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10340),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[6] ) 
);
DFFCE \ff_reg_rr_c1[5]_ins12233  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10340),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[5] ) 
);
DFFCE \ff_reg_rr_c1[4]_ins12234  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10340),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[4] ) 
);
DFFCE \ff_reg_rr_c1[3]_ins12235  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10340),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[3] ) 
);
DFFCE \ff_reg_rr_c1[2]_ins12236  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10340),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[2] ) 
);
DFFCE \ff_reg_rr_c1[1]_ins12237  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10340),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[1] ) 
);
DFFCE \ff_reg_rr_c1[0]_ins12238  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10340),
.CLEAR(n84),
.Q(\ff_reg_rr_c1[0] ) 
);
DFFCE \ff_reg_sl_c1[5]_ins12239  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10346),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[5] ) 
);
DFFCE \ff_reg_sl_c1[4]_ins12240  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10346),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[4] ) 
);
DFFCE \ff_reg_sl_c1[3]_ins12241  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10346),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[3] ) 
);
DFFCE \ff_reg_sl_c1[2]_ins12242  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10346),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[2] ) 
);
DFFCE \ff_reg_sl_c1[1]_ins12243  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10346),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[1] ) 
);
DFFCE \ff_reg_sl_c1[0]_ins12244  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10346),
.CLEAR(n84),
.Q(\ff_reg_sl_c1[0] ) 
);
DFFCE \ff_reg_ar_d1[7]_ins12245  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[7] ) 
);
DFFCE \ff_reg_ar_d1[6]_ins12246  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[6] ) 
);
DFFCE \ff_reg_ar_d1[5]_ins12247  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[5] ) 
);
DFFCE \ff_reg_ar_d1[4]_ins12248  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[4] ) 
);
DFFCE \ff_reg_ar_d1[3]_ins12249  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[3] ) 
);
DFFCE \ff_reg_ar_d1[2]_ins12250  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[2] ) 
);
DFFCE \ff_reg_ar_d1[1]_ins12251  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[1] ) 
);
DFFCE \ff_reg_ar_d1[0]_ins12252  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10364),
.CLEAR(n84),
.Q(\ff_reg_ar_d1[0] ) 
);
DFFCE \ff_reg_dr_d1[7]_ins12253  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[7] ) 
);
DFFCE \ff_reg_dr_d1[6]_ins12254  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[6] ) 
);
DFFCE \ff_reg_dr_d1[5]_ins12255  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[5] ) 
);
DFFCE \ff_reg_dr_d1[4]_ins12256  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[4] ) 
);
DFFCE \ff_reg_dr_d1[3]_ins12257  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[3] ) 
);
DFFCE \ff_reg_dr_d1[2]_ins12258  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[2] ) 
);
DFFCE \ff_reg_dr_d1[1]_ins12259  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[1] ) 
);
DFFCE \ff_reg_dr_d1[0]_ins12260  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10372),
.CLEAR(n84),
.Q(\ff_reg_dr_d1[0] ) 
);
DFFCE \ff_reg_sr_d1[7]_ins12261  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[7] ) 
);
DFFCE \ff_reg_sr_d1[6]_ins12262  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[6] ) 
);
DFFCE \ff_reg_sr_d1[5]_ins12263  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[5] ) 
);
DFFCE \ff_reg_sr_d1[4]_ins12264  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[4] ) 
);
DFFCE \ff_reg_sr_d1[3]_ins12265  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[3] ) 
);
DFFCE \ff_reg_sr_d1[2]_ins12266  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[2] ) 
);
DFFCE \ff_reg_sr_d1[1]_ins12267  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[1] ) 
);
DFFCE \ff_reg_sr_d1[0]_ins12268  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10380),
.CLEAR(n84),
.Q(\ff_reg_sr_d1[0] ) 
);
DFFCE \ff_reg_rr_d1[7]_ins12269  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[7] ) 
);
DFFCE \ff_reg_rr_d1[6]_ins12270  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[6] ) 
);
DFFCE \ff_reg_rr_d1[5]_ins12271  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[5] ) 
);
DFFCE \ff_reg_rr_d1[4]_ins12272  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[4] ) 
);
DFFCE \ff_reg_rr_d1[3]_ins12273  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[3] ) 
);
DFFCE \ff_reg_rr_d1[2]_ins12274  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[2] ) 
);
DFFCE \ff_reg_rr_d1[1]_ins12275  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[1] ) 
);
DFFCE \ff_reg_rr_d1[0]_ins12276  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10388),
.CLEAR(n84),
.Q(\ff_reg_rr_d1[0] ) 
);
DFFCE \ff_reg_sl_d1[5]_ins12277  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10394),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[5] ) 
);
DFFCE \ff_reg_sl_d1[4]_ins12278  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10394),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[4] ) 
);
DFFCE \ff_reg_sl_d1[3]_ins12279  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10394),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[3] ) 
);
DFFCE \ff_reg_sl_d1[2]_ins12280  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10394),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[2] ) 
);
DFFCE \ff_reg_sl_d1[1]_ins12281  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10394),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[1] ) 
);
DFFCE \ff_reg_sl_d1[0]_ins12282  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10394),
.CLEAR(n84),
.Q(\ff_reg_sl_d1[0] ) 
);
DFFCE \ff_reg_ar_e1[7]_ins12283  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10430),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[7] ) 
);
DFFCE \ff_reg_ar_e1[6]_ins12284  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10430),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[6] ) 
);
DFFCE \ff_reg_ar_e1[5]_ins12285  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10430),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[5] ) 
);
DFFCE \ff_reg_ar_e1[4]_ins12286  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10430),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[4] ) 
);
DFFCE \ff_reg_ar_e1[3]_ins12287  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10430),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[3] ) 
);
DFFCE \ff_reg_ar_e1[2]_ins12288  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10430),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[2] ) 
);
DFFCE \ff_reg_ar_e1[1]_ins12289  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10430),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[1] ) 
);
DFFCE \ff_reg_ar_e1[0]_ins12290  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10430),
.CLEAR(n84),
.Q(\ff_reg_ar_e1[0] ) 
);
DFFCE \ff_reg_dr_e1[7]_ins12291  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[7] ) 
);
DFFCE \ff_reg_dr_e1[6]_ins12292  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[6] ) 
);
DFFCE \ff_reg_dr_e1[5]_ins12293  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[5] ) 
);
DFFCE \ff_reg_dr_e1[4]_ins12294  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[4] ) 
);
DFFCE \ff_reg_dr_e1[3]_ins12295  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[3] ) 
);
DFFCE \ff_reg_dr_e1[2]_ins12296  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[2] ) 
);
DFFCE \ff_reg_dr_e1[1]_ins12297  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[1] ) 
);
DFFCE \ff_reg_dr_e1[0]_ins12298  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10438),
.CLEAR(n84),
.Q(\ff_reg_dr_e1[0] ) 
);
DFFCE \ff_reg_sr_e1[7]_ins12299  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10446),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[7] ) 
);
DFFCE \ff_reg_sr_e1[6]_ins12300  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10446),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[6] ) 
);
DFFCE \ff_reg_sr_e1[5]_ins12301  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10446),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[5] ) 
);
DFFCE \ff_reg_sr_e1[4]_ins12302  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10446),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[4] ) 
);
DFFCE \ff_reg_sr_e1[3]_ins12303  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10446),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[3] ) 
);
DFFCE \ff_reg_sr_e1[2]_ins12304  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10446),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[2] ) 
);
DFFCE \ff_reg_sr_e1[1]_ins12305  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10446),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[1] ) 
);
DFFCE \ff_reg_sr_e1[0]_ins12306  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10446),
.CLEAR(n84),
.Q(\ff_reg_sr_e1[0] ) 
);
DFFCE \ff_reg_rr_e1[7]_ins12307  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10454),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[7] ) 
);
DFFCE \ff_reg_rr_e1[6]_ins12308  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10454),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[6] ) 
);
DFFCE \ff_reg_rr_e1[5]_ins12309  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10454),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[5] ) 
);
DFFCE \ff_reg_rr_e1[4]_ins12310  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10454),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[4] ) 
);
DFFCE \ff_reg_rr_e1[3]_ins12311  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10454),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[3] ) 
);
DFFCE \ff_reg_rr_e1[2]_ins12312  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10454),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[2] ) 
);
DFFCE \ff_reg_rr_e1[1]_ins12313  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10454),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[1] ) 
);
DFFCE \ff_reg_rr_e1[0]_ins12314  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10454),
.CLEAR(n84),
.Q(\ff_reg_rr_e1[0] ) 
);
DFFCE \ff_reg_sl_e1[5]_ins12315  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10460),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[5] ) 
);
DFFCE \ff_reg_sl_e1[4]_ins12316  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10460),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[4] ) 
);
DFFCE \ff_reg_sl_e1[3]_ins12317  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10460),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[3] ) 
);
DFFCE \ff_reg_sl_e1[2]_ins12318  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10460),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[2] ) 
);
DFFCE \ff_reg_sl_e1[1]_ins12319  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10460),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[1] ) 
);
DFFCE \ff_reg_sl_e1[0]_ins12320  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10460),
.CLEAR(n84),
.Q(\ff_reg_sl_e1[0] ) 
);
DFFCE \ff_reg_volume_a0[3]_ins12321  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_a0[3] ) 
);
DFFCE \ff_reg_volume_a0[2]_ins12322  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_a0[2] ) 
);
DFFCE \ff_reg_volume_a0[1]_ins12323  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_a0[1] ) 
);
DFFCE \ff_reg_volume_a0[0]_ins12324  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_volume_a0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_a0[0] ) 
);
DFFCE \ff_reg_enable_a0[1]_ins12325  (
.D(n2096),
.CLK(clk_3),
.CE(\ff_reg_enable_a0[1]_17 ),
.CLEAR(n84),
.Q(\ff_reg_enable_a0[1] ) 
);
DFFCE \ff_reg_enable_a0[0]_ins12326  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_enable_a0[1]_17 ),
.CLEAR(n84),
.Q(\ff_reg_enable_a0[0] ) 
);
DFFCE reg_noise_enable_a0_ins12327 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n9963),
.CLEAR(n84),
.Q(reg_noise_enable_a0) 
);
DFFCE \reg_noise_sel_a0[1]_ins12328  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9963),
.CLEAR(n84),
.Q(\reg_noise_sel_a0[1] ) 
);
DFFCE \reg_noise_sel_a0[0]_ins12329  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9963),
.CLEAR(n84),
.Q(\reg_noise_sel_a0[0] ) 
);
DFFCE \ff_reg_wave_length_a0[1]_ins12330  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n9965),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a0[1] ) 
);
DFFCE \ff_reg_wave_length_a0[0]_ins12331  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n9965),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a0[0] ) 
);
DFFCE \ff_reg_frequency_count_a0[11]_ins12332  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[11] ) 
);
DFFCE \ff_reg_frequency_count_a0[10]_ins12333  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[10] ) 
);
DFFCE \ff_reg_frequency_count_a0[9]_ins12334  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[9] ) 
);
DFFCE \ff_reg_frequency_count_a0[8]_ins12335  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[8] ) 
);
DFFCE \ff_reg_frequency_count_a0[7]_ins12336  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[7] ) 
);
DFFCE \ff_reg_frequency_count_a0[6]_ins12337  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[6] ) 
);
DFFCE \ff_reg_frequency_count_a0[5]_ins12338  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[5] ) 
);
DFFCE \ff_reg_frequency_count_a0[4]_ins12339  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[4] ) 
);
DFFCE \ff_reg_frequency_count_a0[3]_ins12340  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[3] ) 
);
DFFCE \ff_reg_frequency_count_a0[2]_ins12341  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[2] ) 
);
DFFCE \ff_reg_frequency_count_a0[1]_ins12342  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[1] ) 
);
DFFCE \ff_reg_frequency_count_a0[0]_ins12343  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_a0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a0[0] ) 
);
DFFCE \ff_reg_volume_b0[3]_ins12344  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_b0[3] ) 
);
DFFCE \ff_reg_volume_b0[2]_ins12345  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_b0[2] ) 
);
DFFCE \ff_reg_volume_b0[1]_ins12346  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_b0[1] ) 
);
DFFCE \ff_reg_volume_b0[0]_ins12347  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_volume_b0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_b0[0] ) 
);
DFFCE \ff_reg_enable_b0[1]_ins12348  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_enable_b0[1]_15 ),
.CLEAR(n84),
.Q(\ff_reg_enable_b0[1] ) 
);
DFFCE \ff_reg_enable_b0[0]_ins12349  (
.D(n2164),
.CLK(clk_3),
.CE(\ff_reg_enable_b0[1]_15 ),
.CLEAR(n84),
.Q(\ff_reg_enable_b0[0] ) 
);
DFFCE reg_noise_enable_b0_ins12350 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10009),
.CLEAR(n84),
.Q(reg_noise_enable_b0) 
);
DFFCE \reg_noise_sel_b0[1]_ins12351  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10009),
.CLEAR(n84),
.Q(\reg_noise_sel_b0[1] ) 
);
DFFCE \reg_noise_sel_b0[0]_ins12352  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10009),
.CLEAR(n84),
.Q(\reg_noise_sel_b0[0] ) 
);
DFFCE \ff_reg_wave_length_b0[1]_ins12353  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10011),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b0[1] ) 
);
DFFCE \ff_reg_wave_length_b0[0]_ins12354  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10011),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b0[0] ) 
);
DFFCE \ff_reg_frequency_count_b0[11]_ins12355  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[11] ) 
);
DFFCE \ff_reg_frequency_count_b0[10]_ins12356  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[10] ) 
);
DFFCE \ff_reg_frequency_count_b0[9]_ins12357  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[9] ) 
);
DFFCE \ff_reg_frequency_count_b0[8]_ins12358  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[8] ) 
);
DFFCE \ff_reg_frequency_count_b0[7]_ins12359  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[7] ) 
);
DFFCE \ff_reg_frequency_count_b0[6]_ins12360  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[6] ) 
);
DFFCE \ff_reg_frequency_count_b0[5]_ins12361  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[5] ) 
);
DFFCE \ff_reg_frequency_count_b0[4]_ins12362  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[4] ) 
);
DFFCE \ff_reg_frequency_count_b0[3]_ins12363  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[3] ) 
);
DFFCE \ff_reg_frequency_count_b0[2]_ins12364  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[2] ) 
);
DFFCE \ff_reg_frequency_count_b0[1]_ins12365  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[1] ) 
);
DFFCE \ff_reg_frequency_count_b0[0]_ins12366  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_b0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b0[0] ) 
);
DFFCE \ff_reg_volume_c0[3]_ins12367  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_c0[3] ) 
);
DFFCE \ff_reg_volume_c0[2]_ins12368  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_c0[2] ) 
);
DFFCE \ff_reg_volume_c0[1]_ins12369  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_c0[1] ) 
);
DFFCE \ff_reg_volume_c0[0]_ins12370  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_volume_c0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_c0[0] ) 
);
DFFCE \ff_reg_enable_c0[1]_ins12371  (
.D(n2224),
.CLK(clk_3),
.CE(\ff_reg_enable_c0[1]_15 ),
.CLEAR(n84),
.Q(\ff_reg_enable_c0[1] ) 
);
DFFCE \ff_reg_enable_c0[0]_ins12372  (
.D(n2225),
.CLK(clk_3),
.CE(\ff_reg_enable_c0[1]_15 ),
.CLEAR(n84),
.Q(\ff_reg_enable_c0[0] ) 
);
DFFCE reg_noise_enable_c0_ins12373 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10052),
.CLEAR(n84),
.Q(reg_noise_enable_c0) 
);
DFFCE \reg_noise_sel_c0[1]_ins12374  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10052),
.CLEAR(n84),
.Q(\reg_noise_sel_c0[1] ) 
);
DFFCE \reg_noise_sel_c0[0]_ins12375  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10052),
.CLEAR(n84),
.Q(\reg_noise_sel_c0[0] ) 
);
DFFCE \ff_reg_wave_length_c0[1]_ins12376  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10054),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c0[1] ) 
);
DFFCE \ff_reg_wave_length_c0[0]_ins12377  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10054),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c0[0] ) 
);
DFFCE \ff_reg_frequency_count_c0[11]_ins12378  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[11] ) 
);
DFFCE \ff_reg_frequency_count_c0[10]_ins12379  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[10] ) 
);
DFFCE \ff_reg_frequency_count_c0[9]_ins12380  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[9] ) 
);
DFFCE \ff_reg_frequency_count_c0[8]_ins12381  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[8] ) 
);
DFFCE \ff_reg_frequency_count_c0[7]_ins12382  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[7] ) 
);
DFFCE \ff_reg_frequency_count_c0[6]_ins12383  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[6] ) 
);
DFFCE \ff_reg_frequency_count_c0[5]_ins12384  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[5] ) 
);
DFFCE \ff_reg_frequency_count_c0[4]_ins12385  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[4] ) 
);
DFFCE \ff_reg_frequency_count_c0[3]_ins12386  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[3] ) 
);
DFFCE \ff_reg_frequency_count_c0[2]_ins12387  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[2] ) 
);
DFFCE \ff_reg_frequency_count_c0[1]_ins12388  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[1] ) 
);
DFFCE \ff_reg_frequency_count_c0[0]_ins12389  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_c0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c0[0] ) 
);
DFFCE \ff_reg_volume_d0[3]_ins12390  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d0[3] ) 
);
DFFCE \ff_reg_volume_d0[2]_ins12391  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d0[2] ) 
);
DFFCE \ff_reg_volume_d0[1]_ins12392  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d0[1] ) 
);
DFFCE \ff_reg_volume_d0[0]_ins12393  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_volume_d0[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d0[0] ) 
);
DFFCE \ff_reg_enable_d0[1]_ins12394  (
.D(n2285),
.CLK(clk_3),
.CE(\ff_reg_enable_d0[1]_15 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d0[1] ) 
);
DFFCE \ff_reg_enable_d0[0]_ins12395  (
.D(n2286),
.CLK(clk_3),
.CE(\ff_reg_enable_d0[1]_15 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d0[0] ) 
);
DFFCE reg_noise_enable_d0_ins12396 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10087),
.CLEAR(n84),
.Q(reg_noise_enable_d0) 
);
DFFCE \reg_noise_sel_d0[1]_ins12397  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10087),
.CLEAR(n84),
.Q(\reg_noise_sel_d0[1] ) 
);
DFFCE \reg_noise_sel_d0[0]_ins12398  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10087),
.CLEAR(n84),
.Q(\reg_noise_sel_d0[0] ) 
);
DFFCE \ff_reg_wave_length_d0[1]_ins12399  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10089),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d0[1] ) 
);
DFFCE \ff_reg_wave_length_d0[0]_ins12400  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10089),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d0[0] ) 
);
DFFCE \ff_reg_frequency_count_d0[11]_ins12401  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[11] ) 
);
DFFCE \ff_reg_frequency_count_d0[10]_ins12402  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[10] ) 
);
DFFCE \ff_reg_frequency_count_d0[9]_ins12403  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[9] ) 
);
DFFCE \ff_reg_frequency_count_d0[8]_ins12404  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[11]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[8] ) 
);
DFFCE \ff_reg_frequency_count_d0[7]_ins12405  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[7] ) 
);
DFFCE \ff_reg_frequency_count_d0[6]_ins12406  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[6] ) 
);
DFFCE \ff_reg_frequency_count_d0[5]_ins12407  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[5] ) 
);
DFFCE \ff_reg_frequency_count_d0[4]_ins12408  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[4] ) 
);
DFFCE \ff_reg_frequency_count_d0[3]_ins12409  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[3] ) 
);
DFFCE \ff_reg_frequency_count_d0[2]_ins12410  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[2] ) 
);
DFFCE \ff_reg_frequency_count_d0[1]_ins12411  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[1] ) 
);
DFFCE \ff_reg_frequency_count_d0[0]_ins12412  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d0[7]_11 ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d0[0] ) 
);
DFFCE \ff_reg_volume_e0[3]_ins12413  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10105),
.CLEAR(n84),
.Q(\ff_reg_volume_e0[3] ) 
);
DFFCE \ff_reg_volume_e0[2]_ins12414  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10105),
.CLEAR(n84),
.Q(\ff_reg_volume_e0[2] ) 
);
DFFCE \ff_reg_volume_e0[1]_ins12415  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10105),
.CLEAR(n84),
.Q(\ff_reg_volume_e0[1] ) 
);
DFFCE \ff_reg_volume_e0[0]_ins12416  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10105),
.CLEAR(n84),
.Q(\ff_reg_volume_e0[0] ) 
);
DFFCE \ff_reg_enable_e0[1]_ins12417  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10107),
.CLEAR(n84),
.Q(\ff_reg_enable_e0[1] ) 
);
DFFCE \ff_reg_enable_e0[0]_ins12418  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10107),
.CLEAR(n84),
.Q(\ff_reg_enable_e0[0] ) 
);
DFFCE reg_noise_enable_e0_ins12419 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10148),
.CLEAR(n84),
.Q(reg_noise_enable_e0) 
);
DFFCE \reg_noise_sel_e0[1]_ins12420  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10148),
.CLEAR(n84),
.Q(\reg_noise_sel_e0[1] ) 
);
DFFCE \reg_noise_sel_e0[0]_ins12421  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10148),
.CLEAR(n84),
.Q(\reg_noise_sel_e0[0] ) 
);
DFFCE \ff_reg_wave_length_e0[1]_ins12422  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e0[1] ) 
);
DFFCE \ff_reg_wave_length_e0[0]_ins12423  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10150),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e0[0] ) 
);
DFFCE \ff_reg_frequency_count_e0[11]_ins12424  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10093),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[11] ) 
);
DFFCE \ff_reg_frequency_count_e0[10]_ins12425  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10093),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[10] ) 
);
DFFCE \ff_reg_frequency_count_e0[9]_ins12426  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10093),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[9] ) 
);
DFFCE \ff_reg_frequency_count_e0[8]_ins12427  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10093),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[8] ) 
);
DFFCE \ff_reg_frequency_count_e0[7]_ins12428  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[7] ) 
);
DFFCE \ff_reg_frequency_count_e0[6]_ins12429  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[6] ) 
);
DFFCE \ff_reg_frequency_count_e0[5]_ins12430  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[5] ) 
);
DFFCE \ff_reg_frequency_count_e0[4]_ins12431  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[4] ) 
);
DFFCE \ff_reg_frequency_count_e0[3]_ins12432  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[3] ) 
);
DFFCE \ff_reg_frequency_count_e0[2]_ins12433  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[2] ) 
);
DFFCE \ff_reg_frequency_count_e0[1]_ins12434  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[1] ) 
);
DFFCE \ff_reg_frequency_count_e0[0]_ins12435  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10101),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e0[0] ) 
);
DFFCE \ff_reg_volume_a1[3]_ins12436  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10166),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[3] ) 
);
DFFCE \ff_reg_volume_a1[2]_ins12437  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10166),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[2] ) 
);
DFFCE \ff_reg_volume_a1[1]_ins12438  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10166),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[1] ) 
);
DFFCE \ff_reg_volume_a1[0]_ins12439  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10166),
.CLEAR(n84),
.Q(\ff_reg_volume_a1[0] ) 
);
DFFCE \ff_reg_enable_a1[1]_ins12440  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10173),
.CLEAR(n84),
.Q(\ff_reg_enable_a1[1] ) 
);
DFFCE \ff_reg_enable_a1[0]_ins12441  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10173),
.CLEAR(n84),
.Q(\ff_reg_enable_a1[0] ) 
);
DFFCE ff_reg_noise_enable_a1_ins12442 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(ff_reg_noise_enable_a1) 
);
DFFCE \ff_reg_noise_sel_a1[1]_ins12443  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_a1[1] ) 
);
DFFCE \ff_reg_noise_sel_a1[0]_ins12444  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10214),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_a1[0] ) 
);
DFFPE ff_reg_clone_frequency_a1_ins12445 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10173),
.PRESET(n84),
.Q(ff_reg_clone_frequency_a1) 
);
DFFPE ff_reg_clone_adsr_a1_ins12446 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10173),
.PRESET(n84),
.Q(ff_reg_clone_adsr_a1) 
);
DFFPE ff_reg_clone_noise_a1_ins12447 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10173),
.PRESET(n84),
.Q(ff_reg_clone_noise_a1) 
);
DFFPE ff_reg_clone_wave_a1_ins12448 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10173),
.PRESET(n84),
.Q(ff_reg_clone_wave_a1) 
);
DFFPE ff_reg_clone_key_a1_ins12449 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10173),
.PRESET(n84),
.Q(ff_reg_clone_key_a1) 
);
DFFCE \ff_reg_wave_length_a1[1]_ins12450  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10216),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a1[1] ) 
);
DFFCE \ff_reg_wave_length_a1[0]_ins12451  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10216),
.CLEAR(n84),
.Q(\ff_reg_wave_length_a1[0] ) 
);
DFFCE \ff_reg_frequency_count_a1[11]_ins12452  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10154),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[11] ) 
);
DFFCE \ff_reg_frequency_count_a1[10]_ins12453  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10154),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[10] ) 
);
DFFCE \ff_reg_frequency_count_a1[9]_ins12454  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10154),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[9] ) 
);
DFFCE \ff_reg_frequency_count_a1[8]_ins12455  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10154),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[8] ) 
);
DFFCE \ff_reg_frequency_count_a1[7]_ins12456  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10162),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[7] ) 
);
DFFCE \ff_reg_frequency_count_a1[6]_ins12457  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10162),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[6] ) 
);
DFFCE \ff_reg_frequency_count_a1[5]_ins12458  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10162),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[5] ) 
);
DFFCE \ff_reg_frequency_count_a1[4]_ins12459  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10162),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[4] ) 
);
DFFCE \ff_reg_frequency_count_a1[3]_ins12460  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10162),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[3] ) 
);
DFFCE \ff_reg_frequency_count_a1[2]_ins12461  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10162),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[2] ) 
);
DFFCE \ff_reg_frequency_count_a1[1]_ins12462  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10162),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[1] ) 
);
DFFCE \ff_reg_frequency_count_a1[0]_ins12463  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10162),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_a1[0] ) 
);
DFFCE \ff_reg_volume_b1[3]_ins12464  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[3] ) 
);
DFFCE \ff_reg_volume_b1[2]_ins12465  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[2] ) 
);
DFFCE \ff_reg_volume_b1[1]_ins12466  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[1] ) 
);
DFFCE \ff_reg_volume_b1[0]_ins12467  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10235),
.CLEAR(n84),
.Q(\ff_reg_volume_b1[0] ) 
);
DFFCE \ff_reg_enable_b1[1]_ins12468  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10242),
.CLEAR(n84),
.Q(\ff_reg_enable_b1[1] ) 
);
DFFCE \ff_reg_enable_b1[0]_ins12469  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10242),
.CLEAR(n84),
.Q(\ff_reg_enable_b1[0] ) 
);
DFFCE ff_reg_noise_enable_b1_ins12470 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10283),
.CLEAR(n84),
.Q(ff_reg_noise_enable_b1) 
);
DFFCE \ff_reg_noise_sel_b1[1]_ins12471  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10283),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_b1[1] ) 
);
DFFCE \ff_reg_noise_sel_b1[0]_ins12472  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10283),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_b1[0] ) 
);
DFFPE ff_reg_clone_frequency_b1_ins12473 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10242),
.PRESET(n84),
.Q(ff_reg_clone_frequency_b1) 
);
DFFPE ff_reg_clone_noise_b1_ins12474 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10242),
.PRESET(n84),
.Q(ff_reg_clone_noise_b1) 
);
DFFPE ff_reg_clone_wave_b1_ins12475 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10242),
.PRESET(n84),
.Q(ff_reg_clone_wave_b1) 
);
DFFPE ff_reg_clone_key_b1_ins12476 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10242),
.PRESET(n84),
.Q(ff_reg_clone_key_b1) 
);
DFFCE \ff_reg_wave_length_b1[1]_ins12477  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10285),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b1[1] ) 
);
DFFCE \ff_reg_wave_length_b1[0]_ins12478  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10285),
.CLEAR(n84),
.Q(\ff_reg_wave_length_b1[0] ) 
);
DFFCE \ff_reg_frequency_count_b1[11]_ins12479  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[11] ) 
);
DFFCE \ff_reg_frequency_count_b1[10]_ins12480  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[10] ) 
);
DFFCE \ff_reg_frequency_count_b1[9]_ins12481  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[9] ) 
);
DFFCE \ff_reg_frequency_count_b1[8]_ins12482  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10223),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[8] ) 
);
DFFCE \ff_reg_frequency_count_b1[7]_ins12483  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[7] ) 
);
DFFCE \ff_reg_frequency_count_b1[6]_ins12484  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[6] ) 
);
DFFCE \ff_reg_frequency_count_b1[5]_ins12485  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[5] ) 
);
DFFCE \ff_reg_frequency_count_b1[4]_ins12486  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[4] ) 
);
DFFCE \ff_reg_frequency_count_b1[3]_ins12487  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[3] ) 
);
DFFCE \ff_reg_frequency_count_b1[2]_ins12488  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[2] ) 
);
DFFCE \ff_reg_frequency_count_b1[1]_ins12489  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[1] ) 
);
DFFCE \ff_reg_frequency_count_b1[0]_ins12490  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10231),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_b1[0] ) 
);
DFFCE \ff_reg_volume_c1[3]_ins12491  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[3] ) 
);
DFFCE \ff_reg_volume_c1[2]_ins12492  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[2] ) 
);
DFFCE \ff_reg_volume_c1[1]_ins12493  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[1] ) 
);
DFFCE \ff_reg_volume_c1[0]_ins12494  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10301),
.CLEAR(n84),
.Q(\ff_reg_volume_c1[0] ) 
);
DFFCE \ff_reg_enable_c1[1]_ins12495  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10308),
.CLEAR(n84),
.Q(\ff_reg_enable_c1[1] ) 
);
DFFCE \ff_reg_enable_c1[0]_ins12496  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10308),
.CLEAR(n84),
.Q(\ff_reg_enable_c1[0] ) 
);
DFFCE ff_reg_noise_enable_c1_ins12497 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(ff_reg_noise_enable_c1) 
);
DFFCE \ff_reg_noise_sel_c1[1]_ins12498  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_c1[1] ) 
);
DFFCE \ff_reg_noise_sel_c1[0]_ins12499  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10349),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_c1[0] ) 
);
DFFPE ff_reg_clone_frequency_c1_ins12500 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10308),
.PRESET(n84),
.Q(ff_reg_clone_frequency_c1) 
);
DFFPE ff_reg_clone_noise_c1_ins12501 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10308),
.PRESET(n84),
.Q(ff_reg_clone_noise_c1) 
);
DFFPE ff_reg_clone_wave_c1_ins12502 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10308),
.PRESET(n84),
.Q(ff_reg_clone_wave_c1) 
);
DFFPE ff_reg_clone_key_c1_ins12503 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10308),
.PRESET(n84),
.Q(ff_reg_clone_key_c1) 
);
DFFCE \ff_reg_wave_length_c1[1]_ins12504  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10351),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c1[1] ) 
);
DFFCE \ff_reg_wave_length_c1[0]_ins12505  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10351),
.CLEAR(n84),
.Q(\ff_reg_wave_length_c1[0] ) 
);
DFFCE \ff_reg_frequency_count_c1[11]_ins12506  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10289),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[11] ) 
);
DFFCE \ff_reg_frequency_count_c1[10]_ins12507  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10289),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[10] ) 
);
DFFCE \ff_reg_frequency_count_c1[9]_ins12508  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10289),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[9] ) 
);
DFFCE \ff_reg_frequency_count_c1[8]_ins12509  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10289),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[8] ) 
);
DFFCE \ff_reg_frequency_count_c1[7]_ins12510  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[7] ) 
);
DFFCE \ff_reg_frequency_count_c1[6]_ins12511  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[6] ) 
);
DFFCE \ff_reg_frequency_count_c1[5]_ins12512  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[5] ) 
);
DFFCE \ff_reg_frequency_count_c1[4]_ins12513  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[4] ) 
);
DFFCE \ff_reg_frequency_count_c1[3]_ins12514  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[3] ) 
);
DFFCE \ff_reg_frequency_count_c1[2]_ins12515  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[2] ) 
);
DFFCE \ff_reg_frequency_count_c1[1]_ins12516  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[1] ) 
);
DFFCE \ff_reg_frequency_count_c1[0]_ins12517  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10297),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_c1[0] ) 
);
DFFCE \ff_reg_volume_d1[3]_ins12518  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[3] ) 
);
DFFCE \ff_reg_volume_d1[2]_ins12519  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[2] ) 
);
DFFCE \ff_reg_volume_d1[1]_ins12520  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[1] ) 
);
DFFCE \ff_reg_volume_d1[0]_ins12521  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_volume_d1[3]_11 ),
.CLEAR(n84),
.Q(\ff_reg_volume_d1[0] ) 
);
DFFCE \ff_reg_enable_d1[1]_ins12522  (
.D(n2603),
.CLK(clk_3),
.CE(\ff_reg_enable_d1[1]_11 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d1[1] ) 
);
DFFCE \ff_reg_enable_d1[0]_ins12523  (
.D(n2604),
.CLK(clk_3),
.CE(\ff_reg_enable_d1[1]_11 ),
.CLEAR(n84),
.Q(\ff_reg_enable_d1[0] ) 
);
DFFCE ff_reg_noise_enable_d1_ins12524 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10397),
.CLEAR(n84),
.Q(ff_reg_noise_enable_d1) 
);
DFFCE \ff_reg_noise_sel_d1[1]_ins12525  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10397),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_d1[1] ) 
);
DFFCE \ff_reg_noise_sel_d1[0]_ins12526  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10397),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_d1[0] ) 
);
DFFPE ff_reg_clone_frequency_d1_ins12527 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10356),
.PRESET(n84),
.Q(ff_reg_clone_frequency_d1) 
);
DFFPE ff_reg_clone_noise_d1_ins12528 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10356),
.PRESET(n84),
.Q(ff_reg_clone_noise_d1) 
);
DFFPE ff_reg_clone_wave_d1_ins12529 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10356),
.PRESET(n84),
.Q(ff_reg_clone_wave_d1) 
);
DFFPE ff_reg_clone_key_d1_ins12530 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10356),
.PRESET(n84),
.Q(ff_reg_clone_key_d1) 
);
DFFCE \ff_reg_wave_length_d1[1]_ins12531  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10399),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d1[1] ) 
);
DFFCE \ff_reg_wave_length_d1[0]_ins12532  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10399),
.CLEAR(n84),
.Q(\ff_reg_wave_length_d1[0] ) 
);
DFFCE \ff_reg_frequency_count_d1[11]_ins12533  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[11]_3 ) 
);
DFFCE \ff_reg_frequency_count_d1[10]_ins12534  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[10] ) 
);
DFFCE \ff_reg_frequency_count_d1[9]_ins12535  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[9] ) 
);
DFFCE \ff_reg_frequency_count_d1[8]_ins12536  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[11] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[8] ) 
);
DFFCE \ff_reg_frequency_count_d1[7]_ins12537  (
.D(slot_d_16),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[7]_3 ) 
);
DFFCE \ff_reg_frequency_count_d1[6]_ins12538  (
.D(slot_d_14),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[6] ) 
);
DFFCE \ff_reg_frequency_count_d1[5]_ins12539  (
.D(slot_d_12),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[5] ) 
);
DFFCE \ff_reg_frequency_count_d1[4]_ins12540  (
.D(slot_d_10),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[4] ) 
);
DFFCE \ff_reg_frequency_count_d1[3]_ins12541  (
.D(slot_d_8),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[3] ) 
);
DFFCE \ff_reg_frequency_count_d1[2]_ins12542  (
.D(slot_d_6),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[2] ) 
);
DFFCE \ff_reg_frequency_count_d1[1]_ins12543  (
.D(slot_d_4),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[1] ) 
);
DFFCE \ff_reg_frequency_count_d1[0]_ins12544  (
.D(slot_d_2),
.CLK(clk_3),
.CE(\ff_reg_frequency_count_d1[7] ),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_d1[0] ) 
);
DFFCE \ff_reg_volume_e1[3]_ins12545  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[3] ) 
);
DFFCE \ff_reg_volume_e1[2]_ins12546  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[2] ) 
);
DFFCE \ff_reg_volume_e1[1]_ins12547  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[1] ) 
);
DFFCE \ff_reg_volume_e1[0]_ins12548  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10415),
.CLEAR(n84),
.Q(\ff_reg_volume_e1[0] ) 
);
DFFCE \ff_reg_enable_e1[1]_ins12549  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10422),
.CLEAR(n84),
.Q(\ff_reg_enable_e1[1] ) 
);
DFFCE \ff_reg_enable_e1[0]_ins12550  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10422),
.CLEAR(n84),
.Q(\ff_reg_enable_e1[0] ) 
);
DFFCE ff_reg_noise_enable_e1_ins12551 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(ff_reg_noise_enable_e1) 
);
DFFCE \ff_reg_noise_sel_e1[1]_ins12552  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_e1[1] ) 
);
DFFCE \ff_reg_noise_sel_e1[0]_ins12553  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10463),
.CLEAR(n84),
.Q(\ff_reg_noise_sel_e1[0] ) 
);
DFFPE ff_reg_clone_frequency_e1_ins12554 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10422),
.PRESET(n84),
.Q(ff_reg_clone_frequency_e1) 
);
DFFPE ff_reg_clone_noise_e1_ins12555 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10422),
.PRESET(n84),
.Q(ff_reg_clone_noise_e1) 
);
DFFPE ff_reg_clone_wave_e1_ins12556 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10422),
.PRESET(n84),
.Q(ff_reg_clone_wave_e1) 
);
DFFPE ff_reg_clone_key_e1_ins12557 (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10422),
.PRESET(n84),
.Q(ff_reg_clone_key_e1) 
);
DFFCE \ff_reg_wave_length_e1[1]_ins12558  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10465),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e1[1] ) 
);
DFFCE \ff_reg_wave_length_e1[0]_ins12559  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10465),
.CLEAR(n84),
.Q(\ff_reg_wave_length_e1[0] ) 
);
DFFCE \ff_reg_frequency_count_e1[11]_ins12560  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[11] ) 
);
DFFCE \ff_reg_frequency_count_e1[10]_ins12561  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[10] ) 
);
DFFCE \ff_reg_frequency_count_e1[9]_ins12562  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[9] ) 
);
DFFCE \ff_reg_frequency_count_e1[8]_ins12563  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10403),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[8] ) 
);
DFFCE \ff_reg_frequency_count_e1[7]_ins12564  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[7] ) 
);
DFFCE \ff_reg_frequency_count_e1[6]_ins12565  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[6] ) 
);
DFFCE \ff_reg_frequency_count_e1[5]_ins12566  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[5] ) 
);
DFFCE \ff_reg_frequency_count_e1[4]_ins12567  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[4] ) 
);
DFFCE \ff_reg_frequency_count_e1[3]_ins12568  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[3] ) 
);
DFFCE \ff_reg_frequency_count_e1[2]_ins12569  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[2] ) 
);
DFFCE \ff_reg_frequency_count_e1[1]_ins12570  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[1] ) 
);
DFFCE \ff_reg_frequency_count_e1[0]_ins12571  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10411),
.CLEAR(n84),
.Q(\ff_reg_frequency_count_e1[0] ) 
);
DFFCE \reg_noise_frequency0[4]_ins12572  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\reg_noise_frequency0[4] ) 
);
DFFCE \reg_noise_frequency0[3]_ins12573  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\reg_noise_frequency0[3] ) 
);
DFFCE \reg_noise_frequency0[2]_ins12574  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\reg_noise_frequency0[2] ) 
);
DFFCE \reg_noise_frequency0[1]_ins12575  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\reg_noise_frequency0[1] ) 
);
DFFCE \reg_noise_frequency0[0]_ins12576  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10470),
.CLEAR(n84),
.Q(\reg_noise_frequency0[0] ) 
);
DFFCE \reg_noise_frequency1[4]_ins12577  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\reg_noise_frequency1[4] ) 
);
DFFCE \reg_noise_frequency1[3]_ins12578  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\reg_noise_frequency1[3] ) 
);
DFFCE \reg_noise_frequency1[2]_ins12579  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\reg_noise_frequency1[2] ) 
);
DFFCE \reg_noise_frequency1[1]_ins12580  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\reg_noise_frequency1[1] ) 
);
DFFCE \reg_noise_frequency1[0]_ins12581  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10475),
.CLEAR(n84),
.Q(\reg_noise_frequency1[0] ) 
);
DFFCE \reg_noise_frequency2[4]_ins12582  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10480),
.CLEAR(n84),
.Q(\reg_noise_frequency2[4] ) 
);
DFFCE \reg_noise_frequency2[3]_ins12583  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10480),
.CLEAR(n84),
.Q(\reg_noise_frequency2[3] ) 
);
DFFCE \reg_noise_frequency2[2]_ins12584  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10480),
.CLEAR(n84),
.Q(\reg_noise_frequency2[2] ) 
);
DFFCE \reg_noise_frequency2[1]_ins12585  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10480),
.CLEAR(n84),
.Q(\reg_noise_frequency2[1] ) 
);
DFFCE \reg_noise_frequency2[0]_ins12586  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10480),
.CLEAR(n84),
.Q(\reg_noise_frequency2[0] ) 
);
DFFCE \reg_noise_frequency3[4]_ins12587  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\reg_noise_frequency3[4] ) 
);
DFFCE \reg_noise_frequency3[3]_ins12588  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\reg_noise_frequency3[3] ) 
);
DFFCE \reg_noise_frequency3[2]_ins12589  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\reg_noise_frequency3[2] ) 
);
DFFCE \reg_noise_frequency3[1]_ins12590  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\reg_noise_frequency3[1] ) 
);
DFFCE \reg_noise_frequency3[0]_ins12591  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10485),
.CLEAR(n84),
.Q(\reg_noise_frequency3[0] ) 
);
DFFCE \reg_timer1_channel[3]_ins12592  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(\reg_timer1_channel[3] ) 
);
DFFCE \reg_timer1_channel[2]_ins12593  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(\reg_timer1_channel[2] ) 
);
DFFCE \reg_timer1_channel[1]_ins12594  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(\reg_timer1_channel[1] ) 
);
DFFCE \reg_timer1_channel[0]_ins12595  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(\reg_timer1_channel[0] ) 
);
DFFCE reg_timer1_oneshot_ins12596 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10490),
.CLEAR(n84),
.Q(reg_timer1_oneshot) 
);
DFFCE reg_timer1_clear_ins12598 (
.D(w_rdreq),
.CLK(clk_3),
.CE(reg_timer1_clear_9),
.CLEAR(n84),
.Q(reg_timer1_clear) 
);
DFFCE \reg_timer2_channel[3]_ins12600  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n10495),
.CLEAR(n84),
.Q(\reg_timer2_channel[3] ) 
);
DFFCE \reg_timer2_channel[2]_ins12601  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n10495),
.CLEAR(n84),
.Q(\reg_timer2_channel[2] ) 
);
DFFCE \reg_timer2_channel[1]_ins12602  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n10495),
.CLEAR(n84),
.Q(\reg_timer2_channel[1] ) 
);
DFFCE \reg_timer2_channel[0]_ins12603  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n10495),
.CLEAR(n84),
.Q(\reg_timer2_channel[0] ) 
);
DFFCE reg_timer2_oneshot_ins12604 (
.D(slot_d_14),
.CLK(clk_3),
.CE(n10495),
.CLEAR(n84),
.Q(reg_timer2_oneshot) 
);
DFFCE reg_timer2_clear_ins12606 (
.D(w_rdreq),
.CLK(clk_3),
.CE(reg_timer2_clear_9),
.CLEAR(n84),
.Q(reg_timer2_clear) 
);
DFF \ff_rddata[6]_ins12609  (
.D(n5673),
.CLK(clk_3),
.Q(\ff_rddata[6] ) 
);
DFF \ff_rddata[3]_ins12612  (
.D(n5676),
.CLK(clk_3),
.Q(\ff_rddata[3] ) 
);
DFF \ff_rddata[2]_ins12613  (
.D(n5677),
.CLK(clk_3),
.Q(\ff_rddata[2] ) 
);
DFF \ff_rddata[1]_ins12614  (
.D(n5678),
.CLK(clk_3),
.Q(\ff_rddata[1] ) 
);
DFF \ff_rddata[0]_ins12615  (
.D(n5679),
.CLK(clk_3),
.Q(\ff_rddata[0] ) 
);
DFFCE sram_ce0_ins12632 (
.D(n348),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_ce0) 
);
defparam sram_ce0_ins12632.INIT=1'b0;
DFFCE sram_ce1_ins12638 (
.D(n393),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_ce1) 
);
defparam sram_ce1_ins12638.INIT=1'b0;
DFFCE \sram_id[2]_ins12641  (
.D(n343),
.CLK(clk_3),
.CE(\sram_id[2]_13 ),
.CLEAR(n84),
.Q(\sram_id[2] ) 
);
defparam \sram_id[2]_ins12641 .INIT=1'b0;
DFFCE \sram_id[1]_ins12645  (
.D(n373),
.CLK(clk_3),
.CE(\sram_id[2]_13 ),
.CLEAR(n84),
.Q(\sram_id[1] ) 
);
defparam \sram_id[1]_ins12645 .INIT=1'b0;
DFFCE \sram_id[0]_ins12649  (
.D(n374),
.CLK(clk_3),
.CE(\sram_id[2]_13 ),
.CLEAR(n84),
.Q(\sram_id[0] ) 
);
defparam \sram_id[0]_ins12649 .INIT=1'b0;
DFFCE \sram_a[6]_ins12652  (
.D(n326_7),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_a[6] ) 
);
defparam \sram_a[6]_ins12652 .INIT=1'b0;
DFFCE \sram_a[5]_ins12655  (
.D(n327_5),
.CLK(clk_3),
.CE(n6895),
.CLEAR(n84),
.Q(\sram_a[5] ) 
);
defparam \sram_a[5]_ins12655 .INIT=1'b0;
DFFCE sram_we_ins12659 (
.D(n402),
.CLK(clk_3),
.CE(sram_oe_7),
.CLEAR(n84),
.Q(sram_we) 
);
defparam sram_we_ins12659.INIT=1'b0;
DFFCE ff_ch0_key_on_ins12662 (
.D(n3812),
.CLK(clk_3),
.CE(ff_ch0_key_on_19),
.CLEAR(n84),
.Q(ff_ch0_key_on_5) 
);
defparam ff_ch0_key_on_ins12662.INIT=1'b0;
DFFCE ff_ch0_key_release_ins12665 (
.D(n3813),
.CLK(clk_3),
.CE(ff_ch0_key_on_19),
.CLEAR(n84),
.Q(ff_ch0_key_release) 
);
defparam ff_ch0_key_release_ins12665.INIT=1'b0;
DFFCE ff_ch0_key_off_ins12668 (
.D(n3814),
.CLK(clk_3),
.CE(ff_ch0_key_on_19),
.CLEAR(n84),
.Q(ff_ch0_key_off) 
);
defparam ff_ch0_key_off_ins12668.INIT=1'b0;
DFFCE ff_ch1_key_on_ins12671 (
.D(n3812),
.CLK(clk_3),
.CE(ff_ch1_key_on_11),
.CLEAR(n84),
.Q(ff_ch1_key_on_5) 
);
defparam ff_ch1_key_on_ins12671.INIT=1'b0;
DFFCE ff_ch1_key_release_ins12674 (
.D(n3813),
.CLK(clk_3),
.CE(ff_ch1_key_on_11),
.CLEAR(n84),
.Q(ff_ch1_key_release) 
);
defparam ff_ch1_key_release_ins12674.INIT=1'b0;
DFFCE ff_ch1_key_off_ins12677 (
.D(n3814),
.CLK(clk_3),
.CE(ff_ch1_key_on_11),
.CLEAR(n84),
.Q(ff_ch1_key_off) 
);
defparam ff_ch1_key_off_ins12677.INIT=1'b0;
DFFCE reg_timer1_enable_ins12860 (
.D(n4092),
.CLK(clk_3),
.CE(reg_timer1_enable_17),
.CLEAR(n84),
.Q(reg_timer1_enable) 
);
defparam reg_timer1_enable_ins12860.INIT=1'b0;
DFFCE reg_timer2_enable_ins12865 (
.D(n4092),
.CLK(clk_3),
.CE(reg_timer2_enable_13),
.CLEAR(n84),
.Q(reg_timer2_enable) 
);
defparam reg_timer2_enable_ins12865.INIT=1'b0;
DFFE \ff_rddata[7]_ins12870  (
.D(n5640),
.CLK(clk_3),
.CE(\ff_rddata[7]_11 ),
.Q(\ff_rddata[7] ) 
);
defparam \ff_rddata[7]_ins12870 .INIT=1'b0;
DFFE \ff_rddata[5]_ins12873  (
.D(n5642),
.CLK(clk_3),
.CE(\ff_rddata[7]_11 ),
.Q(\ff_rddata[5] ) 
);
defparam \ff_rddata[5]_ins12873 .INIT=1'b0;
DFFE \ff_rddata[4]_ins12876  (
.D(n5643),
.CLK(clk_3),
.CE(\ff_rddata[7]_11 ),
.Q(\ff_rddata[4] ) 
);
defparam \ff_rddata[4]_ins12876 .INIT=1'b0;
DFFPE ext_memory_nactive_ins12883 (
.D(n74_19),
.CLK(clk_3),
.CE(ext_memory_nactive_23),
.PRESET(n84),
.Q(ext_memory_nactive) 
);
defparam ext_memory_nactive_ins12883.INIT=1'b1;
MUX2_LUT5 n3_ins15607 (
.I0(n1_19_559),
.I1(n2_19_560),
.S0(slot_a_21),
.O(n3_17_561) 
);
LUT2 n116_ins15932 (
.I0(n116_5),
.I1(n116_7),
.F(n116) 
);
defparam n116_ins15932.INIT=4'h8;
LUT2 n117_ins15933 (
.I0(slot_d_10),
.I1(slot_d_2),
.F(n117) 
);
defparam n117_ins15933.INIT=4'hE;
LUT2 n118_ins15934 (
.I0(slot_d_10),
.I1(slot_d_4),
.F(n118) 
);
defparam n118_ins15934.INIT=4'hE;
LUT2 n119_ins15935 (
.I0(slot_d_10),
.I1(slot_d_6),
.F(n119) 
);
defparam n119_ins15935.INIT=4'hE;
LUT4 n6794_ins15936 (
.I0(reg_ram_mode0),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6794_5),
.F(n6794) 
);
defparam n6794_ins15936.INIT=16'h1000;
LUT4 n6807_ins15937 (
.I0(reg_ram_mode1),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6794_5),
.F(n6807) 
);
defparam n6807_ins15937.INIT=16'h4000;
LUT4 n6810_ins15938 (
.I0(reg_ram_mode2),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n6794_5),
.F(n6810) 
);
defparam n6810_ins15938.INIT=16'h0100;
LUT4 n6895_ins15940 (
.I0(n6895_5),
.I1(n6895_7),
.I2(slot_a_13),
.I3(n6895_9),
.F(n6895) 
);
defparam n6895_ins15940.INIT=16'h80FF;
LUT4 n1447_ins15944 (
.I0(slot_a_17),
.I1(n1447_5),
.I2(n1447_7),
.I3(n1447_9),
.F(n1447) 
);
defparam n1447_ins15944.INIT=16'h1000;
LUT3 n1775_ins15952 (
.I0(slot_a_11),
.I1(n1440_15),
.I2(n1775_5),
.F(n1775) 
);
defparam n1775_ins15952.INIT=8'h08;
LUT4 n9960_ins15959 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9930_5),
.I3(n9960_5),
.F(n9960) 
);
defparam n9960_ins15959.INIT=16'h4000;
LUT4 n9963_ins15960 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9930_5),
.I3(n9963_5),
.F(n9963) 
);
defparam n9963_ins15960.INIT=16'h4000;
LUT4 n9965_ins15961 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9930_5),
.I3(n9965_5),
.F(n9965) 
);
defparam n9965_ins15961.INIT=16'h4000;
LUT4 n10006_ins15966 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9930_5),
.I3(n9960_5),
.F(n10006) 
);
defparam n10006_ins15966.INIT=16'h4000;
LUT4 n10009_ins15967 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9930_5),
.I3(n9963_5),
.F(n10009) 
);
defparam n10009_ins15967.INIT=16'h4000;
LUT4 n10011_ins15968 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9930_5),
.I3(n9965_5),
.F(n10011) 
);
defparam n10011_ins15968.INIT=16'h4000;
LUT4 n10035_ins15971 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9946_5),
.I3(n10035_7),
.F(n10035) 
);
defparam n10035_ins15971.INIT=16'h1000;
LUT4 n10043_ins15972 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9954_5),
.I3(n10035_7),
.F(n10043) 
);
defparam n10043_ins15972.INIT=16'h1000;
LUT4 n10062_ins15976 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n9930_5),
.I3(n10062_5),
.F(n10062) 
);
defparam n10062_ins15976.INIT=16'h4000;
LUT3 n10093_ins15982 (
.I0(n9930_7),
.I1(n9963_5),
.I2(n10093_5),
.F(n10093) 
);
defparam n10093_ins15982.INIT=8'h80;
LUT3 n10101_ins15983 (
.I0(n9930_7),
.I1(n9960_5),
.I2(n10093_5),
.F(n10101) 
);
defparam n10101_ins15983.INIT=8'h80;
LUT3 n10105_ins15984 (
.I0(n9930_7),
.I1(n9965_5),
.I2(n10093_5),
.F(n10105) 
);
defparam n10105_ins15984.INIT=8'h80;
LUT3 n10107_ins15985 (
.I0(n1447_7),
.I1(n9930_7),
.I2(n10093_5),
.F(n10107) 
);
defparam n10107_ins15985.INIT=8'h80;
LUT3 n10115_ins15986 (
.I0(n9930_7),
.I1(n9930_9),
.I2(n10093_5),
.F(n10115) 
);
defparam n10115_ins15986.INIT=8'h80;
LUT3 n10123_ins15987 (
.I0(n9930_7),
.I1(n9938_5),
.I2(n10093_5),
.F(n10123) 
);
defparam n10123_ins15987.INIT=8'h80;
LUT3 n10131_ins15988 (
.I0(n9930_7),
.I1(n9946_5),
.I2(n10093_5),
.F(n10131) 
);
defparam n10131_ins15988.INIT=8'h80;
LUT3 n10139_ins15989 (
.I0(n9930_7),
.I1(n9954_5),
.I2(n10093_5),
.F(n10139) 
);
defparam n10139_ins15989.INIT=8'h80;
LUT4 n10145_ins15990 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9960_5),
.I3(n10093_5),
.F(n10145) 
);
defparam n10145_ins15990.INIT=16'h4000;
LUT4 n10148_ins15991 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9963_5),
.I3(n10093_5),
.F(n10148) 
);
defparam n10148_ins15991.INIT=16'h4000;
LUT4 n10150_ins15992 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9965_5),
.I3(n10093_5),
.F(n10150) 
);
defparam n10150_ins15992.INIT=16'h4000;
LUT3 n10154_ins15993 (
.I0(n9963_5),
.I1(n9976_5),
.I2(n10093_5),
.F(n10154) 
);
defparam n10154_ins15993.INIT=8'h80;
LUT3 n10162_ins15994 (
.I0(n9960_5),
.I1(n9976_5),
.I2(n10093_5),
.F(n10162) 
);
defparam n10162_ins15994.INIT=8'h80;
LUT3 n10166_ins15995 (
.I0(n9965_5),
.I1(n9976_5),
.I2(n10093_5),
.F(n10166) 
);
defparam n10166_ins15995.INIT=8'h80;
LUT3 n10173_ins15996 (
.I0(n1447_7),
.I1(n9976_5),
.I2(n10093_5),
.F(n10173) 
);
defparam n10173_ins15996.INIT=8'h80;
LUT3 n10181_ins15997 (
.I0(n9930_9),
.I1(n9976_5),
.I2(n10093_5),
.F(n10181) 
);
defparam n10181_ins15997.INIT=8'h80;
LUT3 n10189_ins15998 (
.I0(n9938_5),
.I1(n9976_5),
.I2(n10093_5),
.F(n10189) 
);
defparam n10189_ins15998.INIT=8'h80;
LUT3 n10197_ins15999 (
.I0(n9946_5),
.I1(n9976_5),
.I2(n10093_5),
.F(n10197) 
);
defparam n10197_ins15999.INIT=8'h80;
LUT3 n10205_ins16000 (
.I0(n9954_5),
.I1(n9976_5),
.I2(n10093_5),
.F(n10205) 
);
defparam n10205_ins16000.INIT=8'h80;
LUT4 n10211_ins16001 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9960_5),
.I3(n10093_5),
.F(n10211) 
);
defparam n10211_ins16001.INIT=16'h4000;
LUT4 n10214_ins16002 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9963_5),
.I3(n10093_5),
.F(n10214) 
);
defparam n10214_ins16002.INIT=16'h4000;
LUT4 n10216_ins16003 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9965_5),
.I3(n10093_5),
.F(n10216) 
);
defparam n10216_ins16003.INIT=16'h4000;
LUT3 n10223_ins16004 (
.I0(n9963_5),
.I1(n10019_5),
.I2(n10093_5),
.F(n10223) 
);
defparam n10223_ins16004.INIT=8'h80;
LUT3 n10231_ins16005 (
.I0(n9960_5),
.I1(n10019_5),
.I2(n10093_5),
.F(n10231) 
);
defparam n10231_ins16005.INIT=8'h80;
LUT3 n10235_ins16006 (
.I0(n9965_5),
.I1(n10019_5),
.I2(n10093_5),
.F(n10235) 
);
defparam n10235_ins16006.INIT=8'h80;
LUT3 n10242_ins16007 (
.I0(n1447_7),
.I1(n10019_5),
.I2(n10093_5),
.F(n10242) 
);
defparam n10242_ins16007.INIT=8'h80;
LUT3 n10250_ins16008 (
.I0(n9930_9),
.I1(n10019_5),
.I2(n10093_5),
.F(n10250) 
);
defparam n10250_ins16008.INIT=8'h80;
LUT3 n10258_ins16009 (
.I0(n9938_5),
.I1(n10019_5),
.I2(n10093_5),
.F(n10258) 
);
defparam n10258_ins16009.INIT=8'h80;
LUT4 n10266_ins16010 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9946_5),
.I3(n10266_7),
.F(n10266) 
);
defparam n10266_ins16010.INIT=16'h1000;
LUT4 n10274_ins16011 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9954_5),
.I3(n10266_7),
.F(n10274) 
);
defparam n10274_ins16011.INIT=16'h1000;
LUT3 n10289_ins16015 (
.I0(n9963_5),
.I1(n10062_5),
.I2(n10093_5),
.F(n10289) 
);
defparam n10289_ins16015.INIT=8'h80;
LUT3 n10297_ins16016 (
.I0(n9960_5),
.I1(n10062_5),
.I2(n10093_5),
.F(n10297) 
);
defparam n10297_ins16016.INIT=8'h80;
LUT3 n10301_ins16017 (
.I0(n9965_5),
.I1(n10062_5),
.I2(n10093_5),
.F(n10301) 
);
defparam n10301_ins16017.INIT=8'h80;
LUT3 n10364_ins16027 (
.I0(n9930_7),
.I1(n9930_9),
.I2(n10364_7),
.F(n10364) 
);
defparam n10364_ins16027.INIT=8'h80;
LUT3 n10372_ins16028 (
.I0(n9930_7),
.I1(n9938_5),
.I2(n10364_7),
.F(n10372) 
);
defparam n10372_ins16028.INIT=8'h80;
LUT3 n10380_ins16029 (
.I0(n9930_7),
.I1(n9946_5),
.I2(n10364_7),
.F(n10380) 
);
defparam n10380_ins16029.INIT=8'h80;
LUT3 n10388_ins16030 (
.I0(n9930_7),
.I1(n9954_5),
.I2(n10364_7),
.F(n10388) 
);
defparam n10388_ins16030.INIT=8'h80;
LUT4 n10394_ins16031 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9960_5),
.I3(n10364_7),
.F(n10394) 
);
defparam n10394_ins16031.INIT=16'h4000;
LUT4 n10397_ins16032 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9963_5),
.I3(n10364_7),
.F(n10397) 
);
defparam n10397_ins16032.INIT=16'h4000;
LUT4 n10399_ins16033 (
.I0(slot_a_13),
.I1(n1447_9),
.I2(n9965_5),
.I3(n10364_7),
.F(n10399) 
);
defparam n10399_ins16033.INIT=16'h4000;
LUT3 n10403_ins16034 (
.I0(n9963_5),
.I1(n9976_5),
.I2(n10364_7),
.F(n10403) 
);
defparam n10403_ins16034.INIT=8'h80;
LUT3 n10411_ins16035 (
.I0(n9960_5),
.I1(n9976_5),
.I2(n10364_7),
.F(n10411) 
);
defparam n10411_ins16035.INIT=8'h80;
LUT3 n10415_ins16036 (
.I0(n9965_5),
.I1(n9976_5),
.I2(n10364_7),
.F(n10415) 
);
defparam n10415_ins16036.INIT=8'h80;
LUT3 n10422_ins16037 (
.I0(n1447_7),
.I1(n9976_5),
.I2(n10364_7),
.F(n10422) 
);
defparam n10422_ins16037.INIT=8'h80;
LUT3 n10430_ins16038 (
.I0(n9930_9),
.I1(n9976_5),
.I2(n10364_7),
.F(n10430) 
);
defparam n10430_ins16038.INIT=8'h80;
LUT3 n10438_ins16039 (
.I0(n9938_5),
.I1(n9976_5),
.I2(n10364_7),
.F(n10438) 
);
defparam n10438_ins16039.INIT=8'h80;
LUT3 n10446_ins16040 (
.I0(n9946_5),
.I1(n9976_5),
.I2(n10364_7),
.F(n10446) 
);
defparam n10446_ins16040.INIT=8'h80;
LUT3 n10454_ins16041 (
.I0(n9954_5),
.I1(n9976_5),
.I2(n10364_7),
.F(n10454) 
);
defparam n10454_ins16041.INIT=8'h80;
LUT4 n10460_ins16042 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9960_5),
.I3(n10364_7),
.F(n10460) 
);
defparam n10460_ins16042.INIT=16'h4000;
LUT4 n10463_ins16043 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9963_5),
.I3(n10364_7),
.F(n10463) 
);
defparam n10463_ins16043.INIT=16'h4000;
LUT4 n10465_ins16044 (
.I0(slot_a_13),
.I1(n10006_5),
.I2(n9965_5),
.I3(n10364_7),
.F(n10465) 
);
defparam n10465_ins16044.INIT=16'h4000;
LUT3 n10490_ins16049 (
.I0(n116_5),
.I1(n9960_5),
.I2(n10490_5),
.F(n10490) 
);
defparam n10490_ins16049.INIT=8'h80;
LUT2 n10495_ins16050 (
.I0(n10490_5),
.I1(n10495_7),
.F(n10495) 
);
defparam n10495_ins16050.INIT=4'h8;
LUT3 \w_reg_wave_length_a1[1]_ins16051  (
.I0(\ff_reg_wave_length_a0[1] ),
.I1(\ff_reg_wave_length_a1[1] ),
.I2(ff_reg_clone_wave_a1),
.F(\w_reg_wave_length_a1[1] ) 
);
defparam \w_reg_wave_length_a1[1]_ins16051 .INIT=8'hAC;
LUT3 \w_reg_wave_length_a1[0]_ins16052  (
.I0(\ff_reg_wave_length_a1[0] ),
.I1(\ff_reg_wave_length_a0[0] ),
.I2(ff_reg_clone_wave_a1),
.F(\w_reg_wave_length_a1[0] ) 
);
defparam \w_reg_wave_length_a1[0]_ins16052 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[11]_ins16053  (
.I0(\ff_reg_frequency_count_a0[11] ),
.I1(\ff_reg_frequency_count_a1[11] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[11] ) 
);
defparam \w_reg_frequency_count_a1[11]_ins16053 .INIT=8'hAC;
LUT3 \w_reg_frequency_count_a1[10]_ins16054  (
.I0(\ff_reg_frequency_count_a1[10] ),
.I1(\ff_reg_frequency_count_a0[10] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[10] ) 
);
defparam \w_reg_frequency_count_a1[10]_ins16054 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[9]_ins16055  (
.I0(\ff_reg_frequency_count_a1[9] ),
.I1(\ff_reg_frequency_count_a0[9] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[9] ) 
);
defparam \w_reg_frequency_count_a1[9]_ins16055 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[8]_ins16056  (
.I0(\ff_reg_frequency_count_a1[8] ),
.I1(\ff_reg_frequency_count_a0[8] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[8] ) 
);
defparam \w_reg_frequency_count_a1[8]_ins16056 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[7]_ins16057  (
.I0(\ff_reg_frequency_count_a1[7] ),
.I1(\ff_reg_frequency_count_a0[7] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[7] ) 
);
defparam \w_reg_frequency_count_a1[7]_ins16057 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[6]_ins16058  (
.I0(\ff_reg_frequency_count_a1[6] ),
.I1(\ff_reg_frequency_count_a0[6] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[6] ) 
);
defparam \w_reg_frequency_count_a1[6]_ins16058 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[5]_ins16059  (
.I0(\ff_reg_frequency_count_a1[5] ),
.I1(\ff_reg_frequency_count_a0[5] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[5] ) 
);
defparam \w_reg_frequency_count_a1[5]_ins16059 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[4]_ins16060  (
.I0(\ff_reg_frequency_count_a1[4] ),
.I1(\ff_reg_frequency_count_a0[4] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[4] ) 
);
defparam \w_reg_frequency_count_a1[4]_ins16060 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[3]_ins16061  (
.I0(\ff_reg_frequency_count_a1[3] ),
.I1(\ff_reg_frequency_count_a0[3] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[3] ) 
);
defparam \w_reg_frequency_count_a1[3]_ins16061 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[2]_ins16062  (
.I0(\ff_reg_frequency_count_a1[2] ),
.I1(\ff_reg_frequency_count_a0[2] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[2] ) 
);
defparam \w_reg_frequency_count_a1[2]_ins16062 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[1]_ins16063  (
.I0(\ff_reg_frequency_count_a1[1] ),
.I1(\ff_reg_frequency_count_a0[1] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[1] ) 
);
defparam \w_reg_frequency_count_a1[1]_ins16063 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_a1[0]_ins16064  (
.I0(\ff_reg_frequency_count_a1[0] ),
.I1(\ff_reg_frequency_count_a0[0] ),
.I2(ff_reg_clone_frequency_a1),
.F(\w_reg_frequency_count_a1[0] ) 
);
defparam \w_reg_frequency_count_a1[0]_ins16064 .INIT=8'hCA;
LUT3 \w_reg_wave_length_b1[1]_ins16065  (
.I0(\ff_reg_wave_length_b0[1] ),
.I1(\ff_reg_wave_length_b1[1] ),
.I2(ff_reg_clone_wave_b1),
.F(\w_reg_wave_length_b1[1] ) 
);
defparam \w_reg_wave_length_b1[1]_ins16065 .INIT=8'hAC;
LUT3 \w_reg_wave_length_b1[0]_ins16066  (
.I0(\ff_reg_wave_length_b1[0] ),
.I1(\ff_reg_wave_length_b0[0] ),
.I2(ff_reg_clone_wave_b1),
.F(\w_reg_wave_length_b1[0] ) 
);
defparam \w_reg_wave_length_b1[0]_ins16066 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[11]_ins16067  (
.I0(\ff_reg_frequency_count_b0[11] ),
.I1(\ff_reg_frequency_count_b1[11] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[11] ) 
);
defparam \w_reg_frequency_count_b1[11]_ins16067 .INIT=8'hAC;
LUT3 \w_reg_frequency_count_b1[10]_ins16068  (
.I0(\ff_reg_frequency_count_b1[10] ),
.I1(\ff_reg_frequency_count_b0[10] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[10] ) 
);
defparam \w_reg_frequency_count_b1[10]_ins16068 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[9]_ins16069  (
.I0(\ff_reg_frequency_count_b1[9] ),
.I1(\ff_reg_frequency_count_b0[9] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[9] ) 
);
defparam \w_reg_frequency_count_b1[9]_ins16069 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[8]_ins16070  (
.I0(\ff_reg_frequency_count_b1[8] ),
.I1(\ff_reg_frequency_count_b0[8] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[8] ) 
);
defparam \w_reg_frequency_count_b1[8]_ins16070 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[7]_ins16071  (
.I0(\ff_reg_frequency_count_b1[7] ),
.I1(\ff_reg_frequency_count_b0[7] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[7] ) 
);
defparam \w_reg_frequency_count_b1[7]_ins16071 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[6]_ins16072  (
.I0(\ff_reg_frequency_count_b1[6] ),
.I1(\ff_reg_frequency_count_b0[6] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[6] ) 
);
defparam \w_reg_frequency_count_b1[6]_ins16072 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[5]_ins16073  (
.I0(\ff_reg_frequency_count_b1[5] ),
.I1(\ff_reg_frequency_count_b0[5] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[5] ) 
);
defparam \w_reg_frequency_count_b1[5]_ins16073 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[4]_ins16074  (
.I0(\ff_reg_frequency_count_b1[4] ),
.I1(\ff_reg_frequency_count_b0[4] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[4] ) 
);
defparam \w_reg_frequency_count_b1[4]_ins16074 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[3]_ins16075  (
.I0(\ff_reg_frequency_count_b1[3] ),
.I1(\ff_reg_frequency_count_b0[3] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[3] ) 
);
defparam \w_reg_frequency_count_b1[3]_ins16075 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[2]_ins16076  (
.I0(\ff_reg_frequency_count_b1[2] ),
.I1(\ff_reg_frequency_count_b0[2] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[2] ) 
);
defparam \w_reg_frequency_count_b1[2]_ins16076 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[1]_ins16077  (
.I0(\ff_reg_frequency_count_b1[1] ),
.I1(\ff_reg_frequency_count_b0[1] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[1] ) 
);
defparam \w_reg_frequency_count_b1[1]_ins16077 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_b1[0]_ins16078  (
.I0(\ff_reg_frequency_count_b1[0] ),
.I1(\ff_reg_frequency_count_b0[0] ),
.I2(ff_reg_clone_frequency_b1),
.F(\w_reg_frequency_count_b1[0] ) 
);
defparam \w_reg_frequency_count_b1[0]_ins16078 .INIT=8'hCA;
LUT3 \reg_noise_sel_b1[1]_ins16079  (
.I0(\ff_reg_noise_sel_b1[1] ),
.I1(\reg_noise_sel_b0[1] ),
.I2(ff_reg_clone_noise_b1),
.F(\reg_noise_sel_b1[1] ) 
);
defparam \reg_noise_sel_b1[1]_ins16079 .INIT=8'hCA;
LUT3 \reg_noise_sel_b1[0]_ins16080  (
.I0(\ff_reg_noise_sel_b1[0] ),
.I1(\reg_noise_sel_b0[0] ),
.I2(ff_reg_clone_noise_b1),
.F(\reg_noise_sel_b1[0] ) 
);
defparam \reg_noise_sel_b1[0]_ins16080 .INIT=8'hCA;
LUT3 \w_reg_wave_length_c1[1]_ins16081  (
.I0(\ff_reg_wave_length_c0[1] ),
.I1(\ff_reg_wave_length_c1[1] ),
.I2(ff_reg_clone_wave_c1),
.F(\w_reg_wave_length_c1[1] ) 
);
defparam \w_reg_wave_length_c1[1]_ins16081 .INIT=8'hAC;
LUT3 \w_reg_wave_length_c1[0]_ins16082  (
.I0(\ff_reg_wave_length_c1[0] ),
.I1(\ff_reg_wave_length_c0[0] ),
.I2(ff_reg_clone_wave_c1),
.F(\w_reg_wave_length_c1[0] ) 
);
defparam \w_reg_wave_length_c1[0]_ins16082 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[11]_ins16083  (
.I0(\ff_reg_frequency_count_c0[11] ),
.I1(\ff_reg_frequency_count_c1[11] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[11] ) 
);
defparam \w_reg_frequency_count_c1[11]_ins16083 .INIT=8'hAC;
LUT3 \w_reg_frequency_count_c1[10]_ins16084  (
.I0(\ff_reg_frequency_count_c1[10] ),
.I1(\ff_reg_frequency_count_c0[10] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[10] ) 
);
defparam \w_reg_frequency_count_c1[10]_ins16084 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[9]_ins16085  (
.I0(\ff_reg_frequency_count_c1[9] ),
.I1(\ff_reg_frequency_count_c0[9] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[9] ) 
);
defparam \w_reg_frequency_count_c1[9]_ins16085 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[8]_ins16086  (
.I0(\ff_reg_frequency_count_c1[8] ),
.I1(\ff_reg_frequency_count_c0[8] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[8] ) 
);
defparam \w_reg_frequency_count_c1[8]_ins16086 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[7]_ins16087  (
.I0(\ff_reg_frequency_count_c1[7] ),
.I1(\ff_reg_frequency_count_c0[7] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[7] ) 
);
defparam \w_reg_frequency_count_c1[7]_ins16087 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[6]_ins16088  (
.I0(\ff_reg_frequency_count_c1[6] ),
.I1(\ff_reg_frequency_count_c0[6] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[6] ) 
);
defparam \w_reg_frequency_count_c1[6]_ins16088 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[5]_ins16089  (
.I0(\ff_reg_frequency_count_c1[5] ),
.I1(\ff_reg_frequency_count_c0[5] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[5] ) 
);
defparam \w_reg_frequency_count_c1[5]_ins16089 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[4]_ins16090  (
.I0(\ff_reg_frequency_count_c1[4] ),
.I1(\ff_reg_frequency_count_c0[4] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[4] ) 
);
defparam \w_reg_frequency_count_c1[4]_ins16090 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[3]_ins16091  (
.I0(\ff_reg_frequency_count_c1[3] ),
.I1(\ff_reg_frequency_count_c0[3] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[3] ) 
);
defparam \w_reg_frequency_count_c1[3]_ins16091 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[2]_ins16092  (
.I0(\ff_reg_frequency_count_c1[2] ),
.I1(\ff_reg_frequency_count_c0[2] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[2] ) 
);
defparam \w_reg_frequency_count_c1[2]_ins16092 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[1]_ins16093  (
.I0(\ff_reg_frequency_count_c1[1] ),
.I1(\ff_reg_frequency_count_c0[1] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[1] ) 
);
defparam \w_reg_frequency_count_c1[1]_ins16093 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_c1[0]_ins16094  (
.I0(\ff_reg_frequency_count_c1[0] ),
.I1(\ff_reg_frequency_count_c0[0] ),
.I2(ff_reg_clone_frequency_c1),
.F(\w_reg_frequency_count_c1[0] ) 
);
defparam \w_reg_frequency_count_c1[0]_ins16094 .INIT=8'hCA;
LUT3 \reg_noise_sel_c1[1]_ins16095  (
.I0(\ff_reg_noise_sel_c1[1] ),
.I1(\reg_noise_sel_c0[1] ),
.I2(ff_reg_clone_noise_c1),
.F(\reg_noise_sel_c1[1] ) 
);
defparam \reg_noise_sel_c1[1]_ins16095 .INIT=8'hCA;
LUT3 \reg_noise_sel_c1[0]_ins16096  (
.I0(\ff_reg_noise_sel_c1[0] ),
.I1(\reg_noise_sel_c0[0] ),
.I2(ff_reg_clone_noise_c1),
.F(\reg_noise_sel_c1[0] ) 
);
defparam \reg_noise_sel_c1[0]_ins16096 .INIT=8'hCA;
LUT3 \w_reg_wave_length_d1[1]_ins16097  (
.I0(\ff_reg_wave_length_d0[1] ),
.I1(\ff_reg_wave_length_d1[1] ),
.I2(ff_reg_clone_wave_d1),
.F(\w_reg_wave_length_d1[1] ) 
);
defparam \w_reg_wave_length_d1[1]_ins16097 .INIT=8'hAC;
LUT3 \w_reg_wave_length_d1[0]_ins16098  (
.I0(\ff_reg_wave_length_d1[0] ),
.I1(\ff_reg_wave_length_d0[0] ),
.I2(ff_reg_clone_wave_d1),
.F(\w_reg_wave_length_d1[0] ) 
);
defparam \w_reg_wave_length_d1[0]_ins16098 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[11]_ins16099  (
.I0(\ff_reg_frequency_count_d0[11] ),
.I1(\ff_reg_frequency_count_d1[11]_3 ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[11] ) 
);
defparam \w_reg_frequency_count_d1[11]_ins16099 .INIT=8'hAC;
LUT3 \w_reg_frequency_count_d1[10]_ins16100  (
.I0(\ff_reg_frequency_count_d1[10] ),
.I1(\ff_reg_frequency_count_d0[10] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[10] ) 
);
defparam \w_reg_frequency_count_d1[10]_ins16100 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[9]_ins16101  (
.I0(\ff_reg_frequency_count_d1[9] ),
.I1(\ff_reg_frequency_count_d0[9] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[9] ) 
);
defparam \w_reg_frequency_count_d1[9]_ins16101 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[8]_ins16102  (
.I0(\ff_reg_frequency_count_d1[8] ),
.I1(\ff_reg_frequency_count_d0[8] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[8] ) 
);
defparam \w_reg_frequency_count_d1[8]_ins16102 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[7]_ins16103  (
.I0(\ff_reg_frequency_count_d1[7]_3 ),
.I1(\ff_reg_frequency_count_d0[7] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[7] ) 
);
defparam \w_reg_frequency_count_d1[7]_ins16103 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[6]_ins16104  (
.I0(\ff_reg_frequency_count_d1[6] ),
.I1(\ff_reg_frequency_count_d0[6] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[6] ) 
);
defparam \w_reg_frequency_count_d1[6]_ins16104 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[5]_ins16105  (
.I0(\ff_reg_frequency_count_d1[5] ),
.I1(\ff_reg_frequency_count_d0[5] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[5] ) 
);
defparam \w_reg_frequency_count_d1[5]_ins16105 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[4]_ins16106  (
.I0(\ff_reg_frequency_count_d1[4] ),
.I1(\ff_reg_frequency_count_d0[4] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[4] ) 
);
defparam \w_reg_frequency_count_d1[4]_ins16106 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[3]_ins16107  (
.I0(\ff_reg_frequency_count_d1[3] ),
.I1(\ff_reg_frequency_count_d0[3] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[3] ) 
);
defparam \w_reg_frequency_count_d1[3]_ins16107 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[2]_ins16108  (
.I0(\ff_reg_frequency_count_d1[2] ),
.I1(\ff_reg_frequency_count_d0[2] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[2] ) 
);
defparam \w_reg_frequency_count_d1[2]_ins16108 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[1]_ins16109  (
.I0(\ff_reg_frequency_count_d1[1] ),
.I1(\ff_reg_frequency_count_d0[1] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[1] ) 
);
defparam \w_reg_frequency_count_d1[1]_ins16109 .INIT=8'hCA;
LUT3 \w_reg_frequency_count_d1[0]_ins16110  (
.I0(\ff_reg_frequency_count_d1[0] ),
.I1(\ff_reg_frequency_count_d0[0] ),
.I2(ff_reg_clone_frequency_d1),
.F(\w_reg_frequency_count_d1[0] ) 
);
defparam \w_reg_frequency_count_d1[0]_ins16110 .INIT=8'hCA;
LUT3 \reg_noise_sel_d1[1]_ins16111  (
.I0(\ff_reg_noise_sel_d1[1] ),
.I1(\reg_noise_sel_d0[1] ),
.I2(ff_reg_clone_noise_d1),
.F(\reg_noise_sel_d1[1] ) 
);
defparam \reg_noise_sel_d1[1]_ins16111 .INIT=8'hCA;
LUT3 \reg_noise_sel_d1[0]_ins16112  (
.I0(\ff_reg_noise_sel_d1[0] ),
.I1(\reg_noise_sel_d0[0] ),
.I2(ff_reg_clone_noise_d1),
.F(\reg_noise_sel_d1[0] ) 
);
defparam \reg_noise_sel_d1[0]_ins16112 .INIT=8'hCA;
LUT3 \reg_noise_sel_e1[1]_ins16113  (
.I0(\ff_reg_noise_sel_e1[1] ),
.I1(\reg_noise_sel_e0[1] ),
.I2(ff_reg_clone_noise_e1),
.F(\reg_noise_sel_e1[1] ) 
);
defparam \reg_noise_sel_e1[1]_ins16113 .INIT=8'hCA;
LUT3 \reg_noise_sel_e1[0]_ins16114  (
.I0(\ff_reg_noise_sel_e1[0] ),
.I1(\reg_noise_sel_e0[0] ),
.I2(ff_reg_clone_noise_e1),
.F(\reg_noise_sel_e1[0] ) 
);
defparam \reg_noise_sel_e1[0]_ins16114 .INIT=8'hCA;
LUT3 n5640_ins16123 (
.I0(ff_nint1),
.I1(n5640_5),
.I2(n5640_7),
.F(n5640) 
);
defparam n5640_ins16123.INIT=8'hA3;
LUT3 n5642_ins16124 (
.I0(\ff_timer1_address[1] ),
.I1(n5642_5),
.I2(n5640_7),
.F(n5642) 
);
defparam n5642_ins16124.INIT=8'hA3;
LUT3 n5643_ins16125 (
.I0(\ff_timer1_address[0] ),
.I1(n5643_5),
.I2(n5640_7),
.F(n5643) 
);
defparam n5643_ins16125.INIT=8'hA3;
LUT4 n5673_ins16126 (
.I0(\ff_rddata[6] ),
.I1(n5673_5),
.I2(n5640_7),
.I3(ff_sram_q_en),
.F(n5673) 
);
defparam n5673_ins16126.INIT=16'h030A;
LUT4 n5676_ins16127 (
.I0(\ff_rddata[3] ),
.I1(n5676_5),
.I2(n5640_7),
.I3(ff_sram_q_en),
.F(n5676) 
);
defparam n5676_ins16127.INIT=16'h030A;
LUT4 n5677_ins16128 (
.I0(\ff_rddata[2] ),
.I1(n5677_5),
.I2(n5640_7),
.I3(ff_sram_q_en),
.F(n5677) 
);
defparam n5677_ins16128.INIT=16'h030A;
LUT4 n5678_ins16129 (
.I0(\ff_rddata[1] ),
.I1(n5678_5),
.I2(n5640_7),
.I3(ff_sram_q_en),
.F(n5678) 
);
defparam n5678_ins16129.INIT=16'h030A;
LUT4 n5679_ins16130 (
.I0(\ff_rddata[0] ),
.I1(n5679_5),
.I2(n5640_7),
.I3(ff_sram_q_en),
.F(n5679) 
);
defparam n5679_ins16130.INIT=16'h030A;
LUT3 n1_ins16131 (
.I0(ff_reg_clone_wave_a1),
.I1(ff_reg_clone_wave_b1),
.I2(slot_a_19),
.F(n1_19_559) 
);
defparam n1_ins16131.INIT=8'hCA;
LUT3 n2_ins16132 (
.I0(ff_reg_clone_wave_c1),
.I1(ff_reg_clone_wave_d1),
.I2(slot_a_19),
.F(n2_19_560) 
);
defparam n2_ins16132.INIT=8'hCA;
LUT4 sram_oe_ins16176 (
.I0(slot_a_23),
.I1(slot_a_21),
.I2(slot_a_25),
.I3(n6895),
.F(sram_oe_7) 
);
defparam sram_oe_ins16176.INIT=16'h1F00;
LUT4 reg_timer1_clear_ins16181 (
.I0(n9963_5),
.I1(n10490_5),
.I2(w_rdreq),
.I3(n116_5),
.F(reg_timer1_clear_9) 
);
defparam reg_timer1_clear_ins16181.INIT=16'h008F;
LUT4 reg_timer2_clear_ins16182 (
.I0(n1447_7),
.I1(n10490_5),
.I2(w_rdreq),
.I3(n116_5),
.F(reg_timer2_clear_9) 
);
defparam reg_timer2_clear_ins16182.INIT=16'h008F;
LUT4 ff_ch1_key_on_ins16186 (
.I0(n116_5),
.I1(w_rdreq),
.I2(ff_ch1_key_on),
.I3(\ff_ch1_key[2] ),
.F(ff_ch1_key_on_11) 
);
defparam ff_ch1_key_on_ins16186.INIT=16'hFF10;
LUT4 \ff_reg_volume_a0[3]_ins16187  (
.I0(n9930_7),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(\ff_reg_volume_a0[3]_19 ),
.I3(n10495_7),
.F(\ff_reg_volume_a0[3]_11 ) 
);
defparam \ff_reg_volume_a0[3]_ins16187 .INIT=16'hF800;
LUT3 \ff_reg_frequency_count_a0[11]_ins16189  (
.I0(\ff_reg_frequency_count_a0[11]_13 ),
.I1(n9963_5),
.I2(n116_5),
.F(\ff_reg_frequency_count_a0[11]_11 ) 
);
defparam \ff_reg_frequency_count_a0[11]_ins16189 .INIT=8'h40;
LUT3 \ff_reg_frequency_count_a0[7]_ins16190  (
.I0(\ff_reg_frequency_count_a0[11]_13 ),
.I1(n9960_5),
.I2(n116_5),
.F(\ff_reg_frequency_count_a0[7]_11 ) 
);
defparam \ff_reg_frequency_count_a0[7]_ins16190 .INIT=8'h40;
LUT4 \ff_reg_volume_b0[3]_ins16191  (
.I0(n9965_5),
.I1(n9976_5),
.I2(n9930_5),
.I3(\ff_reg_volume_b0[3]_15 ),
.F(\ff_reg_volume_b0[3]_11 ) 
);
defparam \ff_reg_volume_b0[3]_ins16191 .INIT=16'hFF80;
LUT4 \ff_reg_frequency_count_b0[11]_ins16193  (
.I0(n10356_9),
.I1(\ff_reg_frequency_count_b0[11]_13 ),
.I2(n6895_7),
.I3(n116_5),
.F(\ff_reg_frequency_count_b0[11]_11 ) 
);
defparam \ff_reg_frequency_count_b0[11]_ins16193 .INIT=16'hA300;
LUT4 \ff_reg_frequency_count_b0[7]_ins16194  (
.I0(n9930_5),
.I1(n9960_5),
.I2(n9976_5),
.I3(\ff_reg_frequency_count_b0[7]_15 ),
.F(\ff_reg_frequency_count_b0[7]_11 ) 
);
defparam \ff_reg_frequency_count_b0[7]_ins16194 .INIT=16'hFF80;
LUT4 \ff_reg_volume_c0[3]_ins16195  (
.I0(n10019_5),
.I1(\ff_reg_volume_c0[3]_13 ),
.I2(n9930_9),
.I3(\ff_reg_volume_c0[3]_17 ),
.F(\ff_reg_volume_c0[3]_11 ) 
);
defparam \ff_reg_volume_c0[3]_ins16195 .INIT=16'hF888;
LUT4 \ff_reg_frequency_count_c0[11]_ins16197  (
.I0(n10019_5),
.I1(\ff_reg_frequency_count_c0[11]_23 ),
.I2(\ff_reg_frequency_count_c0[11]_15 ),
.I3(n116_5),
.F(\ff_reg_frequency_count_c0[11]_11 ) 
);
defparam \ff_reg_frequency_count_c0[11]_ins16197 .INIT=16'hF800;
LUT4 \ff_reg_frequency_count_c0[7]_ins16198  (
.I0(n10019_5),
.I1(\ff_reg_frequency_count_c0[7]_17 ),
.I2(\ff_reg_frequency_count_c0[7]_15 ),
.I3(n116_5),
.F(\ff_reg_frequency_count_c0[7]_11 ) 
);
defparam \ff_reg_frequency_count_c0[7]_ins16198 .INIT=16'hF800;
LUT4 \ff_reg_volume_d0[3]_ins16199  (
.I0(n10062_5),
.I1(\ff_reg_volume_c0[3]_13 ),
.I2(n9938_5),
.I3(\ff_reg_volume_c0[3]_17 ),
.F(\ff_reg_volume_d0[3]_11 ) 
);
defparam \ff_reg_volume_d0[3]_ins16199 .INIT=16'hF888;
LUT4 \ff_reg_frequency_count_d0[11]_ins16201  (
.I0(n10062_5),
.I1(\ff_reg_frequency_count_c0[11]_23 ),
.I2(\ff_reg_frequency_count_d0[11]_13 ),
.I3(n116_5),
.F(\ff_reg_frequency_count_d0[11]_11 ) 
);
defparam \ff_reg_frequency_count_d0[11]_ins16201 .INIT=16'hF800;
LUT4 \ff_reg_frequency_count_d0[7]_ins16202  (
.I0(n10062_5),
.I1(\ff_reg_frequency_count_c0[7]_17 ),
.I2(\ff_reg_frequency_count_d0[7]_13 ),
.I3(n116_5),
.F(\ff_reg_frequency_count_d0[7]_11 ) 
);
defparam \ff_reg_frequency_count_d0[7]_ins16202 .INIT=16'hF800;
LUT3 \ff_reg_volume_d1[3]_ins16203  (
.I0(n9946_5),
.I1(\ff_reg_volume_c0[3]_17 ),
.I2(\ff_reg_volume_d1[3]_13 ),
.F(\ff_reg_volume_d1[3]_11 ) 
);
defparam \ff_reg_volume_d1[3]_ins16203 .INIT=8'hF8;
LUT4 \ff_reg_enable_d1[1]_ins16204  (
.I0(\ff_reg_enable_d1[1]_13 ),
.I1(n10356_9),
.I2(n2096_9),
.I3(\ff_reg_enable_a0[1]_15 ),
.F(\ff_reg_enable_d1[1]_11 ) 
);
defparam \ff_reg_enable_d1[1]_ins16204 .INIT=16'h8F00;
LUT3 \ff_reg_frequency_count_d1[11]_ins16205  (
.I0(\ff_reg_frequency_count_d1[11]_13 ),
.I1(n9963_5),
.I2(n116_5),
.F(\ff_reg_frequency_count_d1[11] ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins16205 .INIT=8'h40;
LUT3 \ff_reg_frequency_count_d1[7]_ins16206  (
.I0(\ff_reg_frequency_count_d1[11]_13 ),
.I1(n9960_5),
.I2(n116_5),
.F(\ff_reg_frequency_count_d1[7] ) 
);
defparam \ff_reg_frequency_count_d1[7]_ins16206 .INIT=8'h40;
LUT4 \sram_id[2]_ins16207  (
.I0(slot_a_23),
.I1(slot_a_21),
.I2(slot_a_25),
.I3(n6895_9),
.F(\sram_id[2]_13 ) 
);
defparam \sram_id[2]_ins16207 .INIT=16'h001F;
LUT4 reg_timer2_enable_ins16209 (
.I0(n9965_5),
.I1(reg_timer2_enable_15),
.I2(n116_5),
.I3(n10490_5),
.F(reg_timer2_enable_13) 
);
defparam reg_timer2_enable_ins16209.INIT=16'hAC00;
LUT3 \ff_ch0_key[2]_ins16210  (
.I0(n1447),
.I1(\ff_ch0_key[2]_9 ),
.I2(n10356_11),
.F(\ff_ch0_key[2] ) 
);
defparam \ff_ch0_key[2]_ins16210 .INIT=8'hE0;
LUT4 \ff_ch1_key[2]_ins16211  (
.I0(n1775_5),
.I1(slot_a_9),
.I2(n1447_7),
.I3(n10356_11),
.F(\ff_ch1_key[2] ) 
);
defparam \ff_ch1_key[2]_ins16211 .INIT=16'h4000;
LUT4 n402_ins16228 (
.I0(slot_a_13),
.I1(n6895_5),
.I2(n6895_7),
.I3(n116_5),
.F(n402) 
);
defparam n402_ins16228.INIT=16'h7F00;
LUT2 n4092_ins16229 (
.I0(slot_d_16),
.I1(n116_5),
.F(n4092) 
);
defparam n4092_ins16229.INIT=4'h8;
LUT4 n343_ins16230 (
.I0(slot_a_21),
.I1(slot_a_23),
.I2(slot_a_19),
.I3(slot_a_25),
.F(n343) 
);
defparam n343_ins16230.INIT=16'hF004;
LUT2 n3814_ins16231 (
.I0(slot_d_6),
.I1(n116_5),
.F(n3814) 
);
defparam n3814_ins16231.INIT=4'h8;
LUT2 n3813_ins16232 (
.I0(slot_d_4),
.I1(n116_5),
.F(n3813) 
);
defparam n3813_ins16232.INIT=4'h8;
LUT2 n3812_ins16233 (
.I0(slot_d_2),
.I1(n116_5),
.F(n3812) 
);
defparam n3812_ins16233.INIT=4'h8;
LUT4 n327_ins16234 (
.I0(n6895_7),
.I1(n6895_5),
.I2(n327_7),
.I3(slot_a_13),
.F(n327_5) 
);
defparam n327_ins16234.INIT=16'h0700;
LUT3 n374_ins16348 (
.I0(n327_7),
.I1(slot_a_13),
.I2(n374_11),
.F(n374) 
);
defparam n374_ins16348.INIT=8'h0D;
LUT3 n373_ins16349 (
.I0(n327_7),
.I1(slot_a_15),
.I2(n373_11),
.F(n373) 
);
defparam n373_ins16349.INIT=8'hD0;
LUT4 n393_ins16350 (
.I0(n327_7),
.I1(n393_11),
.I2(n1447_5),
.I3(n6895_7),
.F(n393) 
);
defparam n393_ins16350.INIT=16'hF111;
LUT4 n348_ins16351 (
.I0(slot_a_23),
.I1(slot_a_25),
.I2(n327_7),
.I3(n343),
.F(n348) 
);
defparam n348_ins16351.INIT=16'hF3F1;
LUT4 n116_ins16620 (
.I0(slot_nsltsl_3),
.I1(ff_nwr1),
.I2(slot_nmerq_3),
.I3(ff_nwr2),
.F(n116_5) 
);
defparam n116_ins16620.INIT=16'h0100;
LUT4 n116_ins16621 (
.I0(n116_9),
.I1(n10006_5),
.I2(n1447_5),
.I3(n116_11),
.F(n116_7) 
);
defparam n116_ins16621.INIT=16'h8000;
LUT3 n6794_ins16622 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n116_5),
.F(n6794_5) 
);
defparam n6794_ins16622.INIT=8'h40;
LUT2 n6825_ins16623 (
.I0(slot_a_31),
.I1(slot_a_29),
.F(n6825_5) 
);
defparam n6825_ins16623.INIT=4'h4;
LUT2 n6895_ins16624 (
.I0(slot_a_15),
.I1(slot_a_17),
.F(n6895_5) 
);
defparam n6895_ins16624.INIT=4'h4;
LUT4 n6895_ins16625 (
.I0(n6895_11),
.I1(\reg_bank2[0] ),
.I2(\reg_bank2[1] ),
.I3(n6895_13),
.F(n6895_7) 
);
defparam n6895_ins16625.INIT=16'h8000;
LUT3 n6895_ins16626 (
.I0(n6895_25),
.I1(n6895_17),
.I2(n327_7),
.F(n6895_9) 
);
defparam n6895_ins16626.INIT=8'h01;
LUT2 n2096_ins16627 (
.I0(n2096_11),
.I1(n6895_7),
.F(n2096_9) 
);
defparam n2096_ins16627.INIT=4'h1;
LUT2 n1447_ins16631 (
.I0(slot_a_13),
.I1(slot_a_15),
.F(n1447_5) 
);
defparam n1447_ins16631.INIT=4'h8;
LUT3 n1447_ins16632 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.F(n1447_7) 
);
defparam n1447_ins16632.INIT=8'h40;
LUT2 n1447_ins16633 (
.I0(slot_a_11),
.I1(slot_a_9),
.F(n1447_9) 
);
defparam n1447_ins16633.INIT=4'h4;
LUT4 n1775_ins16634 (
.I0(slot_a_11),
.I1(slot_a_13),
.I2(slot_a_15),
.I3(slot_a_17),
.F(n1775_5) 
);
defparam n1775_ins16634.INIT=16'hFC1F;
LUT2 n9930_ins16635 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.F(n9930_5) 
);
defparam n9930_ins16635.INIT=4'h8;
LUT3 n9930_ins16636 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.F(n9930_7) 
);
defparam n9930_ins16636.INIT=8'h01;
LUT3 n9930_ins16637 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.F(n9930_9) 
);
defparam n9930_ins16637.INIT=8'h10;
LUT3 n9938_ins16638 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n9938_5) 
);
defparam n9938_ins16638.INIT=8'h40;
LUT3 n9946_ins16639 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.F(n9946_5) 
);
defparam n9946_ins16639.INIT=8'h40;
LUT3 n9954_ins16640 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n9954_5) 
);
defparam n9954_ins16640.INIT=8'h80;
LUT3 n9960_ins16641 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n9960_5) 
);
defparam n9960_ins16641.INIT=8'h01;
LUT3 n9963_ins16642 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.F(n9963_5) 
);
defparam n9963_ins16642.INIT=8'h10;
LUT3 n9965_ins16643 (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(slot_a_5),
.F(n9965_5) 
);
defparam n9965_ins16643.INIT=8'h10;
LUT3 n9976_ins16644 (
.I0(slot_a_9),
.I1(slot_a_13),
.I2(slot_a_11),
.F(n9976_5) 
);
defparam n9976_ins16644.INIT=8'h10;
LUT2 n10006_ins16645 (
.I0(slot_a_9),
.I1(slot_a_11),
.F(n10006_5) 
);
defparam n10006_ins16645.INIT=4'h8;
LUT3 n10019_ins16646 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.F(n10019_5) 
);
defparam n10019_ins16646.INIT=8'h10;
LUT3 n10062_ins16648 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.F(n10062_5) 
);
defparam n10062_ins16648.INIT=8'h40;
LUT3 n10093_ins16649 (
.I0(slot_a_17),
.I1(slot_a_15),
.I2(n10356_11),
.F(n10093_5) 
);
defparam n10093_ins16649.INIT=8'h40;
LUT4 n10470_ins16655 (
.I0(slot_a_9),
.I1(n10470_9),
.I2(slot_a_11),
.I3(n10356_11),
.F(n10470_5) 
);
defparam n10470_ins16655.INIT=16'h4000;
LUT4 n10490_ins16656 (
.I0(slot_a_17),
.I1(n10006_5),
.I2(n1447_5),
.I3(\ff_reg_enable_d1[1]_13 ),
.F(n10490_5) 
);
defparam n10490_ins16656.INIT=16'h8000;
LUT3 n5640_ins16666 (
.I0(ram_array_4_DO7_0),
.I1(ram_array_4_DO7),
.I2(ff_sram_ce1),
.F(n5640_5) 
);
defparam n5640_ins16666.INIT=8'h53;
LUT3 n5640_ins16667 (
.I0(w_rdreq),
.I1(n9963_5),
.I2(n10490_5),
.F(n5640_7) 
);
defparam n5640_ins16667.INIT=8'h80;
LUT3 n5642_ins16668 (
.I0(ram_array_4_DO5),
.I1(ram_array_4_DO5_0),
.I2(ff_sram_ce1),
.F(n5642_5) 
);
defparam n5642_ins16668.INIT=8'h35;
LUT3 n5643_ins16669 (
.I0(ram_array_4_DO4),
.I1(ram_array_4_DO4_0),
.I2(ff_sram_ce1),
.F(n5643_5) 
);
defparam n5643_ins16669.INIT=8'h35;
LUT3 n5673_ins16670 (
.I0(ram_array_4_DO6),
.I1(ram_array_4_DO6_0),
.I2(ff_sram_ce1),
.F(n5673_5) 
);
defparam n5673_ins16670.INIT=8'h35;
LUT3 n5676_ins16671 (
.I0(ram_array_4_DO3),
.I1(ram_array_4_DO3_0),
.I2(ff_sram_ce1),
.F(n5676_5) 
);
defparam n5676_ins16671.INIT=8'h35;
LUT3 n5677_ins16672 (
.I0(ram_array_4_DO2),
.I1(ram_array_4_DO2_0),
.I2(ff_sram_ce1),
.F(n5677_5) 
);
defparam n5677_ins16672.INIT=8'h35;
LUT3 n5678_ins16673 (
.I0(ram_array_4_DO1),
.I1(ram_array_4_DO1_0),
.I2(ff_sram_ce1),
.F(n5678_5) 
);
defparam n5678_ins16673.INIT=8'h35;
LUT3 n5679_ins16674 (
.I0(ram_array),
.I1(ram_array_5),
.I2(ff_sram_ce1),
.F(n5679_5) 
);
defparam n5679_ins16674.INIT=8'h35;
LUT4 ff_ch0_key_on_ins16695 (
.I0(w_rdreq),
.I1(ff_ch0_key_on),
.I2(n116_5),
.I3(ff_ch0_key_on_17),
.F(ff_ch0_key_on_13) 
);
defparam ff_ch0_key_on_ins16695.INIT=16'h0400;
LUT3 ff_ch1_key_on_ins16696 (
.I0(\ff_active[1] ),
.I1(\ff_ch1_key[1] ),
.I2(ff_ch1_key_on_15),
.F(ff_ch1_key_on) 
);
defparam ff_ch1_key_on_ins16696.INIT=8'h90;
LUT3 \ff_reg_enable_a0[1]_ins16699  (
.I0(n1447_7),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9930_7),
.F(\ff_reg_enable_a0[1]_13 ) 
);
defparam \ff_reg_enable_a0[1]_ins16699 .INIT=8'h80;
LUT4 \ff_reg_enable_a0[1]_ins16700  (
.I0(n9954_5),
.I1(n2096_9),
.I2(n116_5),
.I3(\ff_reg_volume_a0[3]_19 ),
.F(\ff_reg_enable_a0[1]_15 ) 
);
defparam \ff_reg_enable_a0[1]_ins16700 .INIT=16'hE0C0;
LUT3 \ff_reg_frequency_count_a0[11]_ins16701  (
.I0(n9930_7),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(\ff_reg_frequency_count_a0[11]_15 ),
.F(\ff_reg_frequency_count_a0[11]_13 ) 
);
defparam \ff_reg_frequency_count_a0[11]_ins16701 .INIT=8'h70;
LUT3 \ff_reg_enable_b0[1]_ins16703  (
.I0(n1447_7),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9976_5),
.F(\ff_reg_enable_b0[1]_13 ) 
);
defparam \ff_reg_enable_b0[1]_ins16703 .INIT=8'h80;
LUT4 \ff_reg_frequency_count_b0[11]_ins16704  (
.I0(n9963_5),
.I1(n9976_5),
.I2(\ff_reg_volume_a0[3]_21 ),
.I3(\ff_reg_frequency_count_b0[11]_15 ),
.F(\ff_reg_frequency_count_b0[11]_13 ) 
);
defparam \ff_reg_frequency_count_b0[11]_ins16704 .INIT=16'h007F;
LUT2 \ff_reg_volume_c0[3]_ins16706  (
.I0(\ff_reg_volume_a0[3]_21 ),
.I1(n10495_7),
.F(\ff_reg_volume_c0[3]_13 ) 
);
defparam \ff_reg_volume_c0[3]_ins16706 .INIT=4'h8;
LUT3 \ff_reg_enable_c0[1]_ins16708  (
.I0(n1447_7),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n10019_5),
.F(\ff_reg_enable_c0[1]_13 ) 
);
defparam \ff_reg_enable_c0[1]_ins16708 .INIT=8'h80;
LUT4 \ff_reg_frequency_count_c0[11]_ins16710  (
.I0(\ff_reg_frequency_count_c0[11]_21 ),
.I1(n10019_5),
.I2(\ff_reg_frequency_count_c0[11]_19 ),
.I3(n9938_5),
.F(\ff_reg_frequency_count_c0[11]_15 ) 
);
defparam \ff_reg_frequency_count_c0[11]_ins16710 .INIT=16'hF800;
LUT4 \ff_reg_frequency_count_c0[7]_ins16712  (
.I0(\ff_reg_frequency_count_c0[11]_21 ),
.I1(n10019_5),
.I2(\ff_reg_frequency_count_c0[11]_19 ),
.I3(n9930_9),
.F(\ff_reg_frequency_count_c0[7]_15 ) 
);
defparam \ff_reg_frequency_count_c0[7]_ins16712 .INIT=16'hF800;
LUT3 \ff_reg_enable_d0[1]_ins16713  (
.I0(n1447_7),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n10062_5),
.F(\ff_reg_enable_d0[1]_13 ) 
);
defparam \ff_reg_enable_d0[1]_ins16713 .INIT=8'h80;
LUT4 \ff_reg_frequency_count_d0[11]_ins16714  (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9954_5),
.I3(\ff_reg_volume_a0[3]_17 ),
.F(\ff_reg_frequency_count_d0[11]_13 ) 
);
defparam \ff_reg_frequency_count_d0[11]_ins16714 .INIT=16'h1000;
LUT4 \ff_reg_frequency_count_d0[7]_ins16715  (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9946_5),
.I3(\ff_reg_volume_a0[3]_17 ),
.F(\ff_reg_frequency_count_d0[7]_13 ) 
);
defparam \ff_reg_frequency_count_d0[7]_ins16715 .INIT=16'h1000;
LUT4 \ff_reg_volume_d1[3]_ins16716  (
.I0(n6895_5),
.I1(\ff_reg_enable_d1[1]_13 ),
.I2(n9930_7),
.I3(n10495_7),
.F(\ff_reg_volume_d1[3]_13 ) 
);
defparam \ff_reg_volume_d1[3]_ins16716 .INIT=16'h8000;
LUT2 \ff_reg_enable_d1[1]_ins16717  (
.I0(n116_9),
.I1(n6895_17),
.F(\ff_reg_enable_d1[1]_13 ) 
);
defparam \ff_reg_enable_d1[1]_ins16717 .INIT=4'h8;
LUT4 \ff_reg_frequency_count_d1[11]_ins16718  (
.I0(\ff_reg_enable_d1[1]_13 ),
.I1(n9930_7),
.I2(n6895_5),
.I3(\ff_reg_volume_a0[3]_19 ),
.F(\ff_reg_frequency_count_d1[11]_13 ) 
);
defparam \ff_reg_frequency_count_d1[11]_ins16718 .INIT=16'h007F;
LUT4 reg_timer1_enable_ins16719 (
.I0(ff_nint1),
.I1(n116_5),
.I2(reg_timer1_oneshot),
.I3(n5640_7),
.F(reg_timer1_enable_15) 
);
defparam reg_timer1_enable_ins16719.INIT=16'h1000;
LUT4 reg_timer2_enable_ins16720 (
.I0(ff_nint2),
.I1(reg_timer2_oneshot),
.I2(w_rdreq),
.I3(n1447_7),
.F(reg_timer2_enable_15) 
);
defparam reg_timer2_enable_ins16720.INIT=16'h4000;
LUT4 \ff_ch0_key[2]_ins16721  (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10006_5),
.I3(n1447_7),
.F(\ff_ch0_key[2]_9 ) 
);
defparam \ff_ch0_key[2]_ins16721 .INIT=16'h1000;
LUT3 n327_ins16738 (
.I0(n6895_7),
.I1(n327_13),
.I2(slot_a_17),
.F(n327_7) 
);
defparam n327_ins16738.INIT=8'h0E;
LUT4 n374_ins16773 (
.I0(slot_a_21),
.I1(slot_a_25),
.I2(slot_a_23),
.I3(slot_a_19),
.F(n374_11) 
);
defparam n374_ins16773.INIT=16'hFC13;
LUT4 n373_ins16774 (
.I0(slot_a_23),
.I1(slot_a_19),
.I2(slot_a_21),
.I3(slot_a_25),
.F(n373_11) 
);
defparam n373_ins16774.INIT=16'h33D0;
LUT4 n393_ins16775 (
.I0(n3_17_561),
.I1(n393_13),
.I2(slot_a_25),
.I3(slot_a_23),
.F(n393_11) 
);
defparam n393_ins16775.INIT=16'h0C05;
LUT4 n74_ins16777 (
.I0(n6895_17),
.I1(ext_memory_nactive_13),
.I2(n74_13),
.I3(n2096_11),
.F(n74_11) 
);
defparam n74_ins16777.INIT=16'h0FEE;
LUT4 n116_ins16965 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.I3(slot_a_25),
.F(n116_9) 
);
defparam n116_ins16965.INIT=16'h8000;
LUT4 n116_ins16966 (
.I0(n116_13),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(n6825_5),
.F(n116_11) 
);
defparam n116_ins16966.INIT=16'h8000;
LUT3 n6895_ins16967 (
.I0(n6895_19),
.I1(n6895_21),
.I2(n6895_23),
.F(n6895_11) 
);
defparam n6895_ins16967.INIT=8'h80;
LUT2 n6895_ins16968 (
.I0(slot_a_25),
.I1(slot_a_27),
.F(n6895_13) 
);
defparam n6895_ins16968.INIT=4'h8;
LUT4 n6895_ins16970 (
.I0(slot_a_27),
.I1(\reg_bank3[7] ),
.I2(reg_wts_enable),
.I3(n6825_5),
.F(n6895_17) 
);
defparam n6895_ins16970.INIT=16'h4000;
LUT4 n2096_ins16971 (
.I0(reg_scci_enable),
.I1(\reg_bank3[7] ),
.I2(n6825_5),
.I3(n6895_13),
.F(n2096_11) 
);
defparam n2096_ins16971.INIT=16'h8000;
LUT2 ext_memory_nactive_ins16979 (
.I0(ext_memory_nactive_29),
.I1(ff_nrd2),
.F(ext_memory_nactive_13) 
);
defparam ext_memory_nactive_ins16979.INIT=4'h8;
LUT2 ff_ch0_key_on_ins16980 (
.I0(\ff_active[1] ),
.I1(\ff_ch0_key[1] ),
.F(ff_ch0_key_on) 
);
defparam ff_ch0_key_on_ins16980.INIT=4'h9;
LUT4 ff_ch0_key_on_ins16981 (
.I0(\ff_active[0] ),
.I1(\ff_ch0_key[0] ),
.I2(\ff_active[2] ),
.I3(\ff_ch0_key[2]_3 ),
.F(ff_ch0_key_on_17) 
);
defparam ff_ch0_key_on_ins16981.INIT=16'h9009;
LUT4 ff_ch1_key_on_ins16982 (
.I0(\ff_active[0] ),
.I1(\ff_ch1_key[0] ),
.I2(\ff_active[2] ),
.I3(\ff_ch1_key[2]_3 ),
.F(ff_ch1_key_on_15) 
);
defparam ff_ch1_key_on_ins16982.INIT=16'h9009;
LUT4 \ff_reg_volume_a0[3]_ins16983  (
.I0(n6895_7),
.I1(n2096_11),
.I2(slot_a_13),
.I3(n6895_5),
.F(\ff_reg_volume_a0[3]_17 ) 
);
defparam \ff_reg_volume_a0[3]_ins16983 .INIT=16'hCA00;
LUT3 \ff_reg_frequency_count_a0[11]_ins16984  (
.I0(\ff_reg_frequency_count_c0[11]_21 ),
.I1(n10019_5),
.I2(\ff_reg_frequency_count_c0[11]_19 ),
.F(\ff_reg_frequency_count_a0[11]_15 ) 
);
defparam \ff_reg_frequency_count_a0[11]_ins16984 .INIT=8'h07;
LUT3 \ff_reg_frequency_count_b0[11]_ins16985  (
.I0(n1447_7),
.I1(n10019_5),
.I2(\ff_reg_frequency_count_c0[11]_21 ),
.F(\ff_reg_frequency_count_b0[11]_15 ) 
);
defparam \ff_reg_frequency_count_b0[11]_ins16985 .INIT=8'h80;
LUT4 \ff_reg_frequency_count_c0[11]_ins16987  (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n6895_7),
.I3(n9930_7),
.F(\ff_reg_frequency_count_c0[11]_19 ) 
);
defparam \ff_reg_frequency_count_c0[11]_ins16987 .INIT=16'h4000;
LUT3 n393_ins17031 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(ff_reg_clone_wave_e1),
.F(n393_13) 
);
defparam n393_ins17031.INIT=8'h01;
LUT4 n74_ins17032 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(slot_a_17),
.I3(w_rdreq),
.F(n74_13) 
);
defparam n74_ins17032.INIT=16'hE000;
LUT2 n116_ins17229 (
.I0(slot_a_17),
.I1(slot_a_27),
.F(n116_13) 
);
defparam n116_ins17229.INIT=4'h8;
LUT4 n6895_ins17230 (
.I0(\reg_bank2[6] ),
.I1(\reg_bank2[7] ),
.I2(reg_scci_enable),
.I3(slot_a_29),
.F(n6895_19) 
);
defparam n6895_ins17230.INIT=16'h0001;
LUT4 n6895_ins17231 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(\reg_bank2[2] ),
.I3(\reg_bank2[3] ),
.F(n6895_21) 
);
defparam n6895_ins17231.INIT=16'h1000;
LUT4 n6895_ins17232 (
.I0(slot_a_23),
.I1(slot_a_31),
.I2(\reg_bank2[5] ),
.I3(\reg_bank2[4] ),
.F(n6895_23) 
);
defparam n6895_ins17232.INIT=16'h1000;
LUT4 n1440_ins17516 (
.I0(n1440_15),
.I1(slot_a_17),
.I2(slot_a_15),
.I3(slot_a_13),
.F(n1440_9) 
);
defparam n1440_ins17516.INIT=16'h0020;
LUT4 n1440_ins17517 (
.I0(n1440_15),
.I1(slot_a_17),
.I2(slot_a_15),
.I3(slot_a_13),
.F(n1440_11) 
);
defparam n1440_ins17517.INIT=16'h0200;
MUX2_LUT5 n1440_ins17518 (
.I0(n1440_9),
.I1(n1440_11),
.S0(slot_a_11),
.O(n1440) 
);
LUT4 n1444_ins17519 (
.I0(n1440_15),
.I1(slot_a_17),
.I2(slot_a_15),
.I3(slot_a_13),
.F(n1444_7) 
);
defparam n1444_ins17519.INIT=16'h0200;
LUT4 n1444_ins17520 (
.I0(n1440_15),
.I1(slot_a_17),
.I2(slot_a_15),
.I3(slot_a_13),
.F(n1444_9) 
);
defparam n1444_ins17520.INIT=16'h0002;
MUX2_LUT5 n1444_ins17521 (
.I0(n1444_7),
.I1(n1444_9),
.S0(slot_a_11),
.O(n1444) 
);
LUT3 \ext_memory_address[20]_ins17522  (
.I0(slot_a_31),
.I1(\reg_bank2[7] ),
.I2(\reg_bank0[7] ),
.F(\ext_memory_address[20]_7 ) 
);
defparam \ext_memory_address[20]_ins17522 .INIT=8'hE4;
LUT3 \ext_memory_address[20]_ins17523  (
.I0(\reg_bank3[7] ),
.I1(\reg_bank1[7] ),
.I2(slot_a_31),
.F(\ext_memory_address[20]_9 ) 
);
defparam \ext_memory_address[20]_ins17523 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[20]_ins17524  (
.I0(\ext_memory_address[20]_7 ),
.I1(\ext_memory_address[20]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[20] ) 
);
LUT3 \ext_memory_address[19]_ins17525  (
.I0(slot_a_31),
.I1(\reg_bank2[6] ),
.I2(\reg_bank0[6] ),
.F(\ext_memory_address[19]_7 ) 
);
defparam \ext_memory_address[19]_ins17525 .INIT=8'hE4;
LUT3 \ext_memory_address[19]_ins17526  (
.I0(\reg_bank3[6] ),
.I1(\reg_bank1[6] ),
.I2(slot_a_31),
.F(\ext_memory_address[19]_9 ) 
);
defparam \ext_memory_address[19]_ins17526 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[19]_ins17527  (
.I0(\ext_memory_address[19]_7 ),
.I1(\ext_memory_address[19]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[19] ) 
);
LUT3 \ext_memory_address[18]_ins17528  (
.I0(slot_a_31),
.I1(\reg_bank2[5] ),
.I2(\reg_bank0[5] ),
.F(\ext_memory_address[18]_7 ) 
);
defparam \ext_memory_address[18]_ins17528 .INIT=8'hE4;
LUT3 \ext_memory_address[18]_ins17529  (
.I0(\reg_bank3[5] ),
.I1(\reg_bank1[5] ),
.I2(slot_a_31),
.F(\ext_memory_address[18]_9 ) 
);
defparam \ext_memory_address[18]_ins17529 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[18]_ins17530  (
.I0(\ext_memory_address[18]_7 ),
.I1(\ext_memory_address[18]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[18] ) 
);
LUT3 \ext_memory_address[17]_ins17531  (
.I0(slot_a_31),
.I1(\reg_bank2[4] ),
.I2(\reg_bank0[4] ),
.F(\ext_memory_address[17]_7 ) 
);
defparam \ext_memory_address[17]_ins17531 .INIT=8'hE4;
LUT3 \ext_memory_address[17]_ins17532  (
.I0(\reg_bank3[4] ),
.I1(\reg_bank1[4] ),
.I2(slot_a_31),
.F(\ext_memory_address[17]_9 ) 
);
defparam \ext_memory_address[17]_ins17532 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[17]_ins17533  (
.I0(\ext_memory_address[17]_7 ),
.I1(\ext_memory_address[17]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[17] ) 
);
LUT3 \ext_memory_address[16]_ins17534  (
.I0(slot_a_31),
.I1(\reg_bank2[3] ),
.I2(\reg_bank0[3] ),
.F(\ext_memory_address[16]_7 ) 
);
defparam \ext_memory_address[16]_ins17534 .INIT=8'hE4;
LUT3 \ext_memory_address[16]_ins17535  (
.I0(\reg_bank3[3] ),
.I1(\reg_bank1[3] ),
.I2(slot_a_31),
.F(\ext_memory_address[16]_9 ) 
);
defparam \ext_memory_address[16]_ins17535 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[16]_ins17536  (
.I0(\ext_memory_address[16]_7 ),
.I1(\ext_memory_address[16]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[16] ) 
);
LUT3 \ext_memory_address[15]_ins17537  (
.I0(slot_a_31),
.I1(\reg_bank2[2] ),
.I2(\reg_bank0[2] ),
.F(\ext_memory_address[15]_7 ) 
);
defparam \ext_memory_address[15]_ins17537 .INIT=8'hE4;
LUT3 \ext_memory_address[15]_ins17538  (
.I0(\reg_bank3[2] ),
.I1(\reg_bank1[2] ),
.I2(slot_a_31),
.F(\ext_memory_address[15]_9 ) 
);
defparam \ext_memory_address[15]_ins17538 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[15]_ins17539  (
.I0(\ext_memory_address[15]_7 ),
.I1(\ext_memory_address[15]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[15] ) 
);
LUT3 \ext_memory_address[14]_ins17540  (
.I0(slot_a_31),
.I1(\reg_bank2[1] ),
.I2(\reg_bank0[1] ),
.F(\ext_memory_address[14]_7 ) 
);
defparam \ext_memory_address[14]_ins17540 .INIT=8'hE4;
LUT3 \ext_memory_address[14]_ins17541  (
.I0(\reg_bank3[1] ),
.I1(\reg_bank1[1] ),
.I2(slot_a_31),
.F(\ext_memory_address[14]_9 ) 
);
defparam \ext_memory_address[14]_ins17541 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[14]_ins17542  (
.I0(\ext_memory_address[14]_7 ),
.I1(\ext_memory_address[14]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[14] ) 
);
LUT3 \ext_memory_address[13]_ins17543  (
.I0(slot_a_31),
.I1(\reg_bank2[0] ),
.I2(\reg_bank0[0] ),
.F(\ext_memory_address[13]_7 ) 
);
defparam \ext_memory_address[13]_ins17543 .INIT=8'hE4;
LUT3 \ext_memory_address[13]_ins17544  (
.I0(\reg_bank3[0] ),
.I1(\reg_bank1[0] ),
.I2(slot_a_31),
.F(\ext_memory_address[13]_9 ) 
);
defparam \ext_memory_address[13]_ins17544 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[13]_ins17545  (
.I0(\ext_memory_address[13]_7 ),
.I1(\ext_memory_address[13]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[13] ) 
);
LUT4 ext_memory_nactive_ins17567 (
.I0(n2096_9),
.I1(n116_7),
.I2(ff_nwr2),
.I3(ext_memory_nactive_13),
.F(ext_memory_nactive_19) 
);
defparam ext_memory_nactive_ins17567.INIT=16'hFDFF;
LUT4 ext_memory_nactive_ins17568 (
.I0(n2096_9),
.I1(n116_7),
.I2(ff_nwr2),
.I3(ext_memory_nactive_13),
.F(ext_memory_nactive_21) 
);
defparam ext_memory_nactive_ins17568.INIT=16'hFFFF;
MUX2_LUT5 ext_memory_nactive_ins17569 (
.I0(ext_memory_nactive_19),
.I1(ext_memory_nactive_21),
.S0(n6895_17),
.O(ext_memory_nactive_23) 
);
LUT3 n74_ins17570 (
.I0(n74_11),
.I1(ff_nrd2),
.I2(n116_7),
.F(n74_15) 
);
defparam n74_ins17570.INIT=8'hEA;
LUT3 n74_ins17571 (
.I0(ff_nrd2),
.I1(slot_a_17),
.I2(n116_7),
.F(n74_17) 
);
defparam n74_ins17571.INIT=8'hBB;
MUX2_LUT5 n74_ins17572 (
.I0(n74_15),
.I1(n74_17),
.S0(n6895_7),
.O(n74_19) 
);
LUT3 ext_memory_nactive_ins17828 (
.I0(slot_a_29),
.I1(reg_ram_mode2),
.I2(reg_ram_mode3),
.F(ext_memory_nactive_25) 
);
defparam ext_memory_nactive_ins17828.INIT=8'h1B;
LUT3 ext_memory_nactive_ins17829 (
.I0(reg_ram_mode1),
.I1(reg_ram_mode0),
.I2(slot_a_29),
.F(ext_memory_nactive_27) 
);
defparam ext_memory_nactive_ins17829.INIT=8'h53;
MUX2_LUT5 ext_memory_nactive_ins17830 (
.I0(ext_memory_nactive_25),
.I1(ext_memory_nactive_27),
.S0(slot_a_31),
.O(ext_memory_nactive_29) 
);
LUT4 reg_timer1_enable_ins17910 (
.I0(reg_timer1_enable_15),
.I1(n116_5),
.I2(n9960_5),
.I3(n10490_5),
.F(reg_timer1_enable_17) 
);
defparam reg_timer1_enable_ins17910.INIT=16'hEAAA;
LUT4 n6825_ins17970 (
.I0(reg_ram_mode3),
.I1(slot_a_31),
.I2(slot_a_29),
.I3(n6794_5),
.F(n6825) 
);
defparam n6825_ins17970.INIT=16'h1000;
LUT3 \ff_reg_frequency_count_c0[11]_ins17971  (
.I0(n2096_11),
.I1(slot_a_15),
.I2(slot_a_17),
.F(\ff_reg_frequency_count_c0[11]_21 ) 
);
defparam \ff_reg_frequency_count_c0[11]_ins17971 .INIT=8'h20;
LUT4 n6895_ins17972 (
.I0(slot_a_13),
.I1(n327_13),
.I2(slot_a_15),
.I3(slot_a_17),
.F(n6895_25) 
);
defparam n6895_ins17972.INIT=16'h0400;
LUT3 n10364_ins17973 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n10356_11),
.F(n10364_7) 
);
defparam n10364_ins17973.INIT=8'h40;
LUT4 n10356_ins17974 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n1447_7),
.I3(n9930_7),
.F(n10356_9) 
);
defparam n10356_ins17974.INIT=16'h4000;
LUT4 n1768_ins17975 (
.I0(slot_a_13),
.I1(slot_a_15),
.I2(slot_a_17),
.I3(n1440_15),
.F(n1768) 
);
defparam n1768_ins17975.INIT=16'h1000;
LUT4 \ff_reg_enable_d0[1]_ins17976  (
.I0(n2096_11),
.I1(n6895_7),
.I2(\ff_reg_enable_d0[1]_13 ),
.I3(\ff_reg_enable_a0[1]_15 ),
.F(\ff_reg_enable_d0[1]_15 ) 
);
defparam \ff_reg_enable_d0[1]_ins17976 .INIT=16'hFE00;
LUT4 \ff_reg_enable_c0[1]_ins17977  (
.I0(n2096_11),
.I1(n6895_7),
.I2(\ff_reg_enable_c0[1]_13 ),
.I3(\ff_reg_enable_a0[1]_15 ),
.F(\ff_reg_enable_c0[1]_15 ) 
);
defparam \ff_reg_enable_c0[1]_ins17977 .INIT=16'hFE00;
LUT4 \ff_reg_enable_b0[1]_ins17978  (
.I0(n2096_11),
.I1(n6895_7),
.I2(\ff_reg_enable_b0[1]_13 ),
.I3(\ff_reg_enable_a0[1]_15 ),
.F(\ff_reg_enable_b0[1]_15 ) 
);
defparam \ff_reg_enable_b0[1]_ins17978 .INIT=16'hFE00;
LUT4 \ff_reg_enable_a0[1]_ins17979  (
.I0(n2096_11),
.I1(n6895_7),
.I2(\ff_reg_enable_a0[1]_13 ),
.I3(\ff_reg_enable_a0[1]_15 ),
.F(\ff_reg_enable_a0[1]_17 ) 
);
defparam \ff_reg_enable_a0[1]_ins17979 .INIT=16'hFE00;
LUT4 n2604_ins17980 (
.I0(slot_d_2),
.I1(slot_d_10),
.I2(n2096_11),
.I3(n6895_7),
.F(n2604) 
);
defparam n2604_ins17980.INIT=16'hCCCA;
LUT4 n2603_ins17981 (
.I0(slot_d_4),
.I1(slot_d_10),
.I2(n2096_11),
.I3(n6895_7),
.F(n2603) 
);
defparam n2603_ins17981.INIT=16'hCCCA;
LUT4 n2286_ins17982 (
.I0(slot_d_8),
.I1(slot_d_2),
.I2(n2096_11),
.I3(n6895_7),
.F(n2286) 
);
defparam n2286_ins17982.INIT=16'hAAAC;
LUT4 n2285_ins17983 (
.I0(slot_d_8),
.I1(slot_d_4),
.I2(n2096_11),
.I3(n6895_7),
.F(n2285) 
);
defparam n2285_ins17983.INIT=16'hAAAC;
LUT4 n2225_ins17984 (
.I0(slot_d_6),
.I1(slot_d_2),
.I2(n2096_11),
.I3(n6895_7),
.F(n2225) 
);
defparam n2225_ins17984.INIT=16'hAAAC;
LUT4 n2224_ins17985 (
.I0(slot_d_6),
.I1(slot_d_4),
.I2(n2096_11),
.I3(n6895_7),
.F(n2224) 
);
defparam n2224_ins17985.INIT=16'hAAAC;
LUT4 n2164_ins17986 (
.I0(slot_d_4),
.I1(slot_d_2),
.I2(n2096_11),
.I3(n6895_7),
.F(n2164) 
);
defparam n2164_ins17986.INIT=16'hAAAC;
LUT4 n2096_ins17987 (
.I0(slot_d_4),
.I1(slot_d_2),
.I2(n2096_11),
.I3(n6895_7),
.F(n2096) 
);
defparam n2096_ins17987.INIT=16'hCCCA;
LUT3 n10470_ins17988 (
.I0(slot_a_17),
.I1(slot_a_13),
.I2(slot_a_15),
.F(n10470_9) 
);
defparam n10470_ins17988.INIT=8'h80;
LUT4 n10266_ins17989 (
.I0(slot_a_17),
.I1(slot_a_13),
.I2(slot_a_15),
.I3(n10356_11),
.F(n10266_7) 
);
defparam n10266_ins17989.INIT=16'h4000;
LUT4 n1772_ins17990 (
.I0(slot_a_17),
.I1(slot_a_13),
.I2(slot_a_15),
.I3(n1440_15),
.F(n1772) 
);
defparam n1772_ins17990.INIT=16'h4000;
LUT4 \ff_reg_volume_b0[3]_ins17991  (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.I3(\ff_reg_volume_c0[3]_17 ),
.F(\ff_reg_volume_b0[3]_15 ) 
);
defparam \ff_reg_volume_b0[3]_ins17991 .INIT=16'h4000;
LUT4 n1440_ins17992 (
.I0(slot_a_9),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(slot_a_3),
.F(n1440_15) 
);
defparam n1440_ins17992.INIT=16'h2000;
LUT4 n10485_ins17993 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.I3(n10470_5),
.F(n10485) 
);
defparam n10485_ins17993.INIT=16'h4000;
LUT4 n10308_ins17994 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(slot_a_3),
.I3(n10308_9),
.F(n10308) 
);
defparam n10308_ins17994.INIT=16'h4000;
LUT3 \ff_reg_volume_a0[3]_ins17995  (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(\ff_reg_volume_a0[3]_17 ),
.F(\ff_reg_volume_a0[3]_19 ) 
);
defparam \ff_reg_volume_a0[3]_ins17995 .INIT=8'h40;
LUT4 n10285_ins17996 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n9965_5),
.I3(n10266_7),
.F(n10285) 
);
defparam n10285_ins17996.INIT=16'h4000;
LUT4 n10283_ins17997 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n9963_5),
.I3(n10266_7),
.F(n10283) 
);
defparam n10283_ins17997.INIT=16'h4000;
LUT4 n10280_ins17998 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n9960_5),
.I3(n10266_7),
.F(n10280) 
);
defparam n10280_ins17998.INIT=16'h4000;
LUT4 n10054_ins17999 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n9965_5),
.I3(n10035_7),
.F(n10054) 
);
defparam n10054_ins17999.INIT=16'h4000;
LUT4 n10052_ins18000 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n9963_5),
.I3(n10035_7),
.F(n10052) 
);
defparam n10052_ins18000.INIT=16'h4000;
LUT4 n10049_ins18001 (
.I0(slot_a_11),
.I1(slot_a_9),
.I2(n9960_5),
.I3(n10035_7),
.F(n10049) 
);
defparam n10049_ins18001.INIT=16'h4000;
LUT4 n10316_ins18002 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(slot_a_7),
.I3(n10308_9),
.F(n10316) 
);
defparam n10316_ins18002.INIT=16'h1000;
LUT4 n10324_ins18003 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10308_9),
.F(n10324) 
);
defparam n10324_ins18003.INIT=16'h4000;
LUT4 n10332_ins18004 (
.I0(slot_a_3),
.I1(slot_a_7),
.I2(slot_a_5),
.I3(n10308_9),
.F(n10332) 
);
defparam n10332_ins18004.INIT=16'h4000;
LUT4 n10340_ins18005 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10308_9),
.F(n10340) 
);
defparam n10340_ins18005.INIT=16'h8000;
LUT4 \ff_reg_frequency_count_c0[7]_ins18006  (
.I0(\ff_reg_volume_a0[3]_21 ),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(\ff_reg_frequency_count_c0[7]_17 ) 
);
defparam \ff_reg_frequency_count_c0[7]_ins18006 .INIT=16'h0002;
LUT4 n10470_ins18007 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10470_5),
.F(n10470) 
);
defparam n10470_ins18007.INIT=16'h0100;
LUT4 \ff_reg_frequency_count_c0[11]_ins18008  (
.I0(\ff_reg_volume_a0[3]_21 ),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(slot_a_3),
.F(\ff_reg_frequency_count_c0[11]_23 ) 
);
defparam \ff_reg_frequency_count_c0[11]_ins18008 .INIT=16'h0200;
LUT4 n10475_ins18009 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(n10470_5),
.F(n10475) 
);
defparam n10475_ins18009.INIT=16'h1000;
LUT4 n10495_ins18010 (
.I0(n116_5),
.I1(slot_a_7),
.I2(slot_a_3),
.I3(slot_a_5),
.F(n10495_7) 
);
defparam n10495_ins18010.INIT=16'h0200;
LUT4 n10480_ins18011 (
.I0(slot_a_7),
.I1(slot_a_3),
.I2(slot_a_5),
.I3(n10470_5),
.F(n10480) 
);
defparam n10480_ins18011.INIT=16'h1000;
LUT4 n10351_ins18012 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9965_5),
.I3(n10266_7),
.F(n10351) 
);
defparam n10351_ins18012.INIT=16'h8000;
LUT4 n10349_ins18013 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9963_5),
.I3(n10266_7),
.F(n10349) 
);
defparam n10349_ins18013.INIT=16'h8000;
LUT4 n10346_ins18014 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9960_5),
.I3(n10266_7),
.F(n10346) 
);
defparam n10346_ins18014.INIT=16'h8000;
LUT4 n10089_ins18015 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9965_5),
.I3(n10035_7),
.F(n10089) 
);
defparam n10089_ins18015.INIT=16'h8000;
LUT4 n10087_ins18016 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9963_5),
.I3(n10035_7),
.F(n10087) 
);
defparam n10087_ins18016.INIT=16'h8000;
LUT4 n10084_ins18017 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(n9960_5),
.I3(n10035_7),
.F(n10084) 
);
defparam n10084_ins18017.INIT=16'h8000;
LUT4 n10308_ins18018 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(n10093_5),
.F(n10308_9) 
);
defparam n10308_ins18018.INIT=16'h4000;
LUT4 \ff_rddata[7]_ins18019  (
.I0(ff_sram_q_en),
.I1(w_rdreq),
.I2(n9963_5),
.I3(n10490_5),
.F(\ff_rddata[7]_11 ) 
);
defparam \ff_rddata[7]_ins18019 .INIT=16'hEAAA;
LUT4 \ff_reg_volume_a0[3]_ins18020  (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n116_9),
.I3(n6895_17),
.F(\ff_reg_volume_a0[3]_21 ) 
);
defparam \ff_reg_volume_a0[3]_ins18020 .INIT=16'h1000;
LUT3 n10356_ins18021 (
.I0(n116_5),
.I1(n116_9),
.I2(n6895_17),
.F(n10356_11) 
);
defparam n10356_ins18021.INIT=8'h80;
LUT4 \ff_reg_frequency_count_b0[7]_ins18048  (
.I0(\ff_reg_frequency_count_c0[11]_21 ),
.I1(n10019_5),
.I2(\ff_reg_frequency_count_c0[11]_19 ),
.I3(n10495_7),
.F(\ff_reg_frequency_count_b0[7]_15 ) 
);
defparam \ff_reg_frequency_count_b0[7]_ins18048 .INIT=16'hF800;
LUT4 n327_ins18055 (
.I0(n2096_11),
.I1(slot_a_19),
.I2(slot_a_21),
.I3(slot_a_23),
.F(n327_13) 
);
defparam n327_ins18055.INIT=16'h0002;
LUT3 n10035_ins18057 (
.I0(slot_a_13),
.I1(n116_5),
.I2(\ff_reg_volume_a0[3]_21 ),
.F(n10035_7) 
);
defparam n10035_ins18057.INIT=8'h80;
LUT4 n10078_ins18058 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9954_5),
.I3(n10062_5),
.F(n10078) 
);
defparam n10078_ins18058.INIT=16'h8000;
LUT4 n10070_ins18059 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9946_5),
.I3(n10062_5),
.F(n10070) 
);
defparam n10070_ins18059.INIT=16'h8000;
LUT4 n10027_ins18060 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9938_5),
.I3(n10019_5),
.F(n10027) 
);
defparam n10027_ins18060.INIT=16'h8000;
LUT4 n10019_ins18061 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9930_9),
.I3(n10019_5),
.F(n10019) 
);
defparam n10019_ins18061.INIT=16'h8000;
LUT4 n10000_ins18062 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9954_5),
.I3(n9976_5),
.F(n10000) 
);
defparam n10000_ins18062.INIT=16'h8000;
LUT4 n9992_ins18063 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9946_5),
.I3(n9976_5),
.F(n9992) 
);
defparam n9992_ins18063.INIT=16'h8000;
LUT4 n9984_ins18064 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9938_5),
.I3(n9976_5),
.F(n9984) 
);
defparam n9984_ins18064.INIT=16'h8000;
LUT4 n9976_ins18065 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9930_9),
.I3(n9976_5),
.F(n9976) 
);
defparam n9976_ins18065.INIT=16'h8000;
LUT4 n9954_ins18066 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9930_7),
.I3(n9954_5),
.F(n9954) 
);
defparam n9954_ins18066.INIT=16'h8000;
LUT4 n9946_ins18067 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9930_7),
.I3(n9946_5),
.F(n9946) 
);
defparam n9946_ins18067.INIT=16'h8000;
LUT4 n9938_ins18068 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9930_7),
.I3(n9938_5),
.F(n9938) 
);
defparam n9938_ins18068.INIT=16'h8000;
LUT4 n9930_ins18069 (
.I0(n116_5),
.I1(\ff_reg_volume_a0[3]_21 ),
.I2(n9930_7),
.I3(n9930_9),
.F(n9930) 
);
defparam n9930_ins18069.INIT=16'h8000;
LUT4 ff_ch0_key_on_ins18070 (
.I0(ff_ch0_key_on_13),
.I1(n1447),
.I2(\ff_ch0_key[2]_9 ),
.I3(n10356_11),
.F(ff_ch0_key_on_19) 
);
defparam ff_ch0_key_on_ins18070.INIT=16'hFEAA;
LUT4 n326_ins18071 (
.I0(n6895_7),
.I1(n327_13),
.I2(slot_a_17),
.I3(slot_a_15),
.F(n326_7) 
);
defparam n326_ins18071.INIT=16'hF100;
LUT4 \ff_reg_volume_c0[3]_ins18094  (
.I0(n116_5),
.I1(slot_a_11),
.I2(slot_a_9),
.I3(\ff_reg_volume_a0[3]_17 ),
.F(\ff_reg_volume_c0[3]_17 ) 
);
defparam \ff_reg_volume_c0[3]_ins18094 .INIT=16'h2000;
LUT4 n10356_ins18095 (
.I0(n116_5),
.I1(n116_9),
.I2(n6895_17),
.I3(n10356_9),
.F(n10356) 
);
defparam n10356_ins18095.INIT=16'h8000;
\u_wts_core/u_wts_register/u_wave_length_selector0  u_wave_length_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_wave_length_a0[1] (\ff_reg_wave_length_a0[1] ),
.\ff_reg_wave_length_b0[1] (\ff_reg_wave_length_b0[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_wave_length_c0[1] (\ff_reg_wave_length_c0[1] ),
.\ff_reg_wave_length_d0[1] (\ff_reg_wave_length_d0[1] ),
.\ff_reg_wave_length_a0[0] (\ff_reg_wave_length_a0[0] ),
.\ff_reg_wave_length_b0[0] (\ff_reg_wave_length_b0[0] ),
.\ff_reg_wave_length_c0[0] (\ff_reg_wave_length_c0[0] ),
.\ff_reg_wave_length_d0[0] (\ff_reg_wave_length_d0[0] ),
.n3(n3),
.n3_7(n3_7) 
);
\u_wts_core/u_wts_register/u_wave_length_selector1  u_wave_length_selector1 (
.\w_reg_wave_length_a1[1] (\w_reg_wave_length_a1[1] ),
.\w_reg_wave_length_b1[1] (\w_reg_wave_length_b1[1] ),
.\ff_active[0] (\ff_active[0] ),
.\w_reg_wave_length_c1[1] (\w_reg_wave_length_c1[1] ),
.\w_reg_wave_length_d1[1] (\w_reg_wave_length_d1[1] ),
.\w_reg_wave_length_a1[0] (\w_reg_wave_length_a1[0] ),
.\w_reg_wave_length_b1[0] (\w_reg_wave_length_b1[0] ),
.\w_reg_wave_length_c1[0] (\w_reg_wave_length_c1[0] ),
.\w_reg_wave_length_d1[0] (\w_reg_wave_length_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_9(n3_9),
.n3_11(n3_11) 
);
\u_wts_core/u_wts_register/u_wave_frequency_count_selector0  u_wave_frequency_count_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_frequency_count_a0[11] (\ff_reg_frequency_count_a0[11] ),
.\ff_reg_frequency_count_b0[11] (\ff_reg_frequency_count_b0[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_frequency_count_c0[11] (\ff_reg_frequency_count_c0[11] ),
.\ff_reg_frequency_count_d0[11] (\ff_reg_frequency_count_d0[11] ),
.\ff_reg_frequency_count_a0[10] (\ff_reg_frequency_count_a0[10] ),
.\ff_reg_frequency_count_b0[10] (\ff_reg_frequency_count_b0[10] ),
.\ff_reg_frequency_count_c0[10] (\ff_reg_frequency_count_c0[10] ),
.\ff_reg_frequency_count_d0[10] (\ff_reg_frequency_count_d0[10] ),
.\ff_reg_frequency_count_a0[9] (\ff_reg_frequency_count_a0[9] ),
.\ff_reg_frequency_count_b0[9] (\ff_reg_frequency_count_b0[9] ),
.\ff_reg_frequency_count_c0[9] (\ff_reg_frequency_count_c0[9] ),
.\ff_reg_frequency_count_d0[9] (\ff_reg_frequency_count_d0[9] ),
.\ff_reg_frequency_count_a0[8] (\ff_reg_frequency_count_a0[8] ),
.\ff_reg_frequency_count_b0[8] (\ff_reg_frequency_count_b0[8] ),
.\ff_reg_frequency_count_c0[8] (\ff_reg_frequency_count_c0[8] ),
.\ff_reg_frequency_count_d0[8] (\ff_reg_frequency_count_d0[8] ),
.\ff_reg_frequency_count_a0[7] (\ff_reg_frequency_count_a0[7] ),
.\ff_reg_frequency_count_b0[7] (\ff_reg_frequency_count_b0[7] ),
.\ff_reg_frequency_count_c0[7] (\ff_reg_frequency_count_c0[7] ),
.\ff_reg_frequency_count_d0[7] (\ff_reg_frequency_count_d0[7] ),
.\ff_reg_frequency_count_a0[6] (\ff_reg_frequency_count_a0[6] ),
.\ff_reg_frequency_count_b0[6] (\ff_reg_frequency_count_b0[6] ),
.\ff_reg_frequency_count_c0[6] (\ff_reg_frequency_count_c0[6] ),
.\ff_reg_frequency_count_d0[6] (\ff_reg_frequency_count_d0[6] ),
.\ff_reg_frequency_count_a0[5] (\ff_reg_frequency_count_a0[5] ),
.\ff_reg_frequency_count_b0[5] (\ff_reg_frequency_count_b0[5] ),
.\ff_reg_frequency_count_c0[5] (\ff_reg_frequency_count_c0[5] ),
.\ff_reg_frequency_count_d0[5] (\ff_reg_frequency_count_d0[5] ),
.\ff_reg_frequency_count_a0[4] (\ff_reg_frequency_count_a0[4] ),
.\ff_reg_frequency_count_b0[4] (\ff_reg_frequency_count_b0[4] ),
.\ff_reg_frequency_count_c0[4] (\ff_reg_frequency_count_c0[4] ),
.\ff_reg_frequency_count_d0[4] (\ff_reg_frequency_count_d0[4] ),
.\ff_reg_frequency_count_a0[3] (\ff_reg_frequency_count_a0[3] ),
.\ff_reg_frequency_count_b0[3] (\ff_reg_frequency_count_b0[3] ),
.\ff_reg_frequency_count_c0[3] (\ff_reg_frequency_count_c0[3] ),
.\ff_reg_frequency_count_d0[3] (\ff_reg_frequency_count_d0[3] ),
.\ff_reg_frequency_count_a0[2] (\ff_reg_frequency_count_a0[2] ),
.\ff_reg_frequency_count_b0[2] (\ff_reg_frequency_count_b0[2] ),
.\ff_reg_frequency_count_c0[2] (\ff_reg_frequency_count_c0[2] ),
.\ff_reg_frequency_count_d0[2] (\ff_reg_frequency_count_d0[2] ),
.\ff_reg_frequency_count_a0[1] (\ff_reg_frequency_count_a0[1] ),
.\ff_reg_frequency_count_b0[1] (\ff_reg_frequency_count_b0[1] ),
.\ff_reg_frequency_count_c0[1] (\ff_reg_frequency_count_c0[1] ),
.\ff_reg_frequency_count_d0[1] (\ff_reg_frequency_count_d0[1] ),
.\ff_reg_frequency_count_a0[0] (\ff_reg_frequency_count_a0[0] ),
.\ff_reg_frequency_count_b0[0] (\ff_reg_frequency_count_b0[0] ),
.\ff_reg_frequency_count_c0[0] (\ff_reg_frequency_count_c0[0] ),
.\ff_reg_frequency_count_d0[0] (\ff_reg_frequency_count_d0[0] ),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3_47(n3_47) 
);
\u_wts_core/u_wts_register/u_wave_frequency_count_selector1  u_wave_frequency_count_selector1 (
.\w_reg_frequency_count_a1[11] (\w_reg_frequency_count_a1[11] ),
.\w_reg_frequency_count_b1[11] (\w_reg_frequency_count_b1[11] ),
.\ff_active[0] (\ff_active[0] ),
.\w_reg_frequency_count_c1[11] (\w_reg_frequency_count_c1[11] ),
.\w_reg_frequency_count_d1[11] (\w_reg_frequency_count_d1[11] ),
.\w_reg_frequency_count_a1[10] (\w_reg_frequency_count_a1[10] ),
.\w_reg_frequency_count_b1[10] (\w_reg_frequency_count_b1[10] ),
.\w_reg_frequency_count_c1[10] (\w_reg_frequency_count_c1[10] ),
.\w_reg_frequency_count_d1[10] (\w_reg_frequency_count_d1[10] ),
.\w_reg_frequency_count_a1[9] (\w_reg_frequency_count_a1[9] ),
.\w_reg_frequency_count_b1[9] (\w_reg_frequency_count_b1[9] ),
.\w_reg_frequency_count_c1[9] (\w_reg_frequency_count_c1[9] ),
.\w_reg_frequency_count_d1[9] (\w_reg_frequency_count_d1[9] ),
.\w_reg_frequency_count_a1[8] (\w_reg_frequency_count_a1[8] ),
.\w_reg_frequency_count_b1[8] (\w_reg_frequency_count_b1[8] ),
.\w_reg_frequency_count_c1[8] (\w_reg_frequency_count_c1[8] ),
.\w_reg_frequency_count_d1[8] (\w_reg_frequency_count_d1[8] ),
.\w_reg_frequency_count_a1[7] (\w_reg_frequency_count_a1[7] ),
.\w_reg_frequency_count_b1[7] (\w_reg_frequency_count_b1[7] ),
.\w_reg_frequency_count_c1[7] (\w_reg_frequency_count_c1[7] ),
.\w_reg_frequency_count_d1[7] (\w_reg_frequency_count_d1[7] ),
.\w_reg_frequency_count_a1[6] (\w_reg_frequency_count_a1[6] ),
.\w_reg_frequency_count_b1[6] (\w_reg_frequency_count_b1[6] ),
.\w_reg_frequency_count_c1[6] (\w_reg_frequency_count_c1[6] ),
.\w_reg_frequency_count_d1[6] (\w_reg_frequency_count_d1[6] ),
.\w_reg_frequency_count_a1[5] (\w_reg_frequency_count_a1[5] ),
.\w_reg_frequency_count_b1[5] (\w_reg_frequency_count_b1[5] ),
.\w_reg_frequency_count_c1[5] (\w_reg_frequency_count_c1[5] ),
.\w_reg_frequency_count_d1[5] (\w_reg_frequency_count_d1[5] ),
.\w_reg_frequency_count_a1[4] (\w_reg_frequency_count_a1[4] ),
.\w_reg_frequency_count_b1[4] (\w_reg_frequency_count_b1[4] ),
.\w_reg_frequency_count_c1[4] (\w_reg_frequency_count_c1[4] ),
.\w_reg_frequency_count_d1[4] (\w_reg_frequency_count_d1[4] ),
.\w_reg_frequency_count_a1[3] (\w_reg_frequency_count_a1[3] ),
.\w_reg_frequency_count_b1[3] (\w_reg_frequency_count_b1[3] ),
.\w_reg_frequency_count_c1[3] (\w_reg_frequency_count_c1[3] ),
.\w_reg_frequency_count_d1[3] (\w_reg_frequency_count_d1[3] ),
.\w_reg_frequency_count_a1[2] (\w_reg_frequency_count_a1[2] ),
.\w_reg_frequency_count_b1[2] (\w_reg_frequency_count_b1[2] ),
.\w_reg_frequency_count_c1[2] (\w_reg_frequency_count_c1[2] ),
.\w_reg_frequency_count_d1[2] (\w_reg_frequency_count_d1[2] ),
.\w_reg_frequency_count_a1[1] (\w_reg_frequency_count_a1[1] ),
.\w_reg_frequency_count_b1[1] (\w_reg_frequency_count_b1[1] ),
.\w_reg_frequency_count_c1[1] (\w_reg_frequency_count_c1[1] ),
.\w_reg_frequency_count_d1[1] (\w_reg_frequency_count_d1[1] ),
.\w_reg_frequency_count_a1[0] (\w_reg_frequency_count_a1[0] ),
.\w_reg_frequency_count_b1[0] (\w_reg_frequency_count_b1[0] ),
.\w_reg_frequency_count_c1[0] (\w_reg_frequency_count_c1[0] ),
.\w_reg_frequency_count_d1[0] (\w_reg_frequency_count_d1[0] ),
.\ff_active[1] (\ff_active[1] ),
.n3_49(n3_49),
.n3_51(n3_51),
.n3_53(n3_53),
.n3_55(n3_55),
.n3_57(n3_57),
.n3_59(n3_59),
.n3_61(n3_61),
.n3_63(n3_63),
.n3_65(n3_65),
.n3_67(n3_67),
.n3_69(n3_69),
.n3_71(n3_71) 
);
\u_wts_core/u_wts_register/u_volume_selector0  u_volume_selector0 (
.n280(n280),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.o(o),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.o_605(o_605),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.n4(n4),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.o_9(o_9),
.o_15_8(o_15_8),
.o_41_10(o_41_10),
.o_47_9(o_47_9) 
);
\u_wts_core/u_wts_register/u_volume_selector1  u_volume_selector1 (
.\ff_reg_volume_b1[3] (\ff_reg_volume_b1[3] ),
.\ff_reg_volume_c1[3] (\ff_reg_volume_c1[3] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_volume_b1[2] (\ff_reg_volume_b1[2] ),
.\ff_reg_volume_c1[2] (\ff_reg_volume_c1[2] ),
.\ff_reg_volume_b1[1] (\ff_reg_volume_b1[1] ),
.\ff_reg_volume_c1[1] (\ff_reg_volume_c1[1] ),
.\ff_reg_volume_d1[0] (\ff_reg_volume_d1[0] ),
.\ff_reg_volume_e1[0] (\ff_reg_volume_e1[0] ),
.\ff_reg_volume_b1[0] (\ff_reg_volume_b1[0] ),
.\ff_reg_volume_c1[0] (\ff_reg_volume_c1[0] ),
.\ff_reg_volume_d1[3] (\ff_reg_volume_d1[3] ),
.\ff_reg_volume_e1[3] (\ff_reg_volume_e1[3] ),
.\ff_reg_volume_d1[2] (\ff_reg_volume_d1[2] ),
.\ff_reg_volume_e1[2] (\ff_reg_volume_e1[2] ),
.\ff_reg_volume_d1[1] (\ff_reg_volume_d1[1] ),
.\ff_reg_volume_e1[1] (\ff_reg_volume_e1[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_volume_a1[3] (\ff_reg_volume_a1[3] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_volume_a1[2] (\ff_reg_volume_a1[2] ),
.\ff_reg_volume_a1[1] (\ff_reg_volume_a1[1] ),
.\ff_reg_volume_a1[0] (\ff_reg_volume_a1[0] ),
.o_45_12(o_45_12),
.o_51(o_51),
.o_57(o_57),
.o_63_11(o_63_11) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module u_wts_core (clk_3,n84,slot_d_14,slot_d_12,slot_d_10,slot_d_16,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,w_rdreq,slot_a_21,slot_a_29,slot_a_31,slot_a_13,slot_a_17,slot_a_19,slot_a_23,slot_a_25,slot_a_15,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,ff_nwr2,slot_a_27,ff_nrd2,ff_sram_ce1,\ff_active[2] ,\ff_active[1] ,\ff_active[0] ,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_right_out[11] ,\ff_right_out[10] ,\ff_right_out[9] ,\ff_right_out[8] ,\ff_right_out[7] ,\ff_right_out[6] ,\ff_right_out[5] ,\ff_right_out[4] ,\ff_right_out[3] ,\ff_right_out[2] ,\ff_right_out[1] ,\ff_right_out[0] ,\ff_left_out[11] ,n280,\timer1_address[1] ,\w_sram_a0[4] ,\w_sram_a1[4] ,\w_sram_a1[3] ,\w_sram_a1[2] ,\timer1_address[1]_11 ,\timer1_address[0] ,\timer1_address[0]_11 ,\w_sram_a0[8] ,o,o_603,o_605,\w_state_out[2] ,\w_state_out[0] ,\counter_out[13] ,\counter_out[11] ,\counter_out[10] ,\w_state_out[2]_13 ,\counter_out[19] ,\counter_out[18] ,\counter_out[17] ,\counter_out[16] ,\counter_out[15] ,\counter_out[14] ,\counter_out[12] ,\counter_out[7] ,\level_out[6] ,n37,n37_37,n37_41,n37_45,n37_49,n37_53,n37_57,n37_61,\counter_out[7]_21 ,\counter_out[7]_23 ,\w_state_out[0]_25 ,n37_93,\w_state_out[0]_39 ,\w_state_out[0]_41 ,\w_state_out[0]_45 ,\w_state_out[0]_47 ,\w_state_out[0]_49 ,\w_state_out[0]_57 ,\w_state_out[0]_59 ,\w_state_out[0]_61 ,\w_state_out[0]_65 ,\w_state_out[1] ,\w_state_out[2]_23 ,\w_state_out[0]_87 ,o_15,o_17,o_19,o_21,o_23,o_25,o_27,\w_state_out[1]_5 ,\w_state_out[0]_5 ,\counter_out[19]_11 ,\w_state_out[1]_27 ,\counter_out[19]_27 ,\counter_out[18]_31 ,\counter_out[17]_23 ,\counter_out[16]_27 ,\counter_out[14]_27 ,\counter_out[13]_23 ,\counter_out[8] ,\counter_out[6] ,\counter_out[15]_43 ,\counter_out[15]_45 ,\w_state_out[2]_19 ,o_15_0,o_17_1,o_19_2,o_23_3,o_25_4,o_27_5,o_35,o_39,o_41,o_43,o_45,o_47,o_49,o_53,o_55,o_63,o_71,\wave_address_out[4] ,\wave_address_out[5] ,\wave_address_out[0] ,\wave_address_out[2] ,\wave_address_out[5]_7 ,\wave_address_out[6] ,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,ram_array_5,ram_array_4_DO1_0,ram_array_4_DO2_0,ram_array_4_DO3_0,ram_array_4_DO4_0,ram_array_4_DO5_0,ram_array_4_DO6_0,ram_array_4_DO7_0,n4,\ff_noise[17] ,\ff_noise[17]_3 ,\ff_noise[17]_3_6 ,\ff_noise[17]_3_7 ,ff_nint2,ff_nint1,nint,reg_wts_enable,\ff_ch0_key[1] ,\ff_ch1_key[1] ,\reg_noise_sel_b0[1] ,\reg_noise_sel_b0[0] ,\reg_noise_sel_c0[1] ,\reg_noise_sel_c0[0] ,\reg_noise_sel_d0[1] ,\reg_noise_sel_d0[0] ,\reg_noise_sel_e0[1] ,\reg_noise_sel_e0[0] ,ff_reg_clone_wave_e1,\ff_rddata[6] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,\ff_rddata[7] ,\ff_rddata[5] ,\ff_rddata[4] ,ext_memory_nactive,ff_ch1_key_on,ff_ch0_key_on,ff_ch0_key_on_17,ff_ch1_key_on_15,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input clk_3;
input n84;
input slot_d_14;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input w_rdreq;
input slot_a_21;
input slot_a_29;
input slot_a_31;
input slot_a_13;
input slot_a_17;
input slot_a_19;
input slot_a_23;
input slot_a_25;
input slot_a_15;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input ff_nwr2;
input slot_a_27;
input ff_nrd2;
output ff_sram_ce1;
output \ff_active[2] ;
output \ff_active[1] ;
output \ff_active[0] ;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_right_out[11] ;
output \ff_right_out[10] ;
output \ff_right_out[9] ;
output \ff_right_out[8] ;
output \ff_right_out[7] ;
output \ff_right_out[6] ;
output \ff_right_out[5] ;
output \ff_right_out[4] ;
output \ff_right_out[3] ;
output \ff_right_out[2] ;
output \ff_right_out[1] ;
output \ff_right_out[0] ;
output \ff_left_out[11] ;
output n280;
output \timer1_address[1] ;
output \w_sram_a0[4] ;
output \w_sram_a1[4] ;
output \w_sram_a1[3] ;
output \w_sram_a1[2] ;
output \timer1_address[1]_11 ;
output \timer1_address[0] ;
output \timer1_address[0]_11 ;
output \w_sram_a0[8] ;
output o;
output o_603;
output o_605;
output \w_state_out[2] ;
output \w_state_out[0] ;
output \counter_out[13] ;
output \counter_out[11] ;
output \counter_out[10] ;
output \w_state_out[2]_13 ;
output \counter_out[19] ;
output \counter_out[18] ;
output \counter_out[17] ;
output \counter_out[16] ;
output \counter_out[15] ;
output \counter_out[14] ;
output \counter_out[12] ;
output \counter_out[7] ;
output \level_out[6] ;
output n37;
output n37_37;
output n37_41;
output n37_45;
output n37_49;
output n37_53;
output n37_57;
output n37_61;
output \counter_out[7]_21 ;
output \counter_out[7]_23 ;
output \w_state_out[0]_25 ;
output n37_93;
output \w_state_out[0]_39 ;
output \w_state_out[0]_41 ;
output \w_state_out[0]_45 ;
output \w_state_out[0]_47 ;
output \w_state_out[0]_49 ;
output \w_state_out[0]_57 ;
output \w_state_out[0]_59 ;
output \w_state_out[0]_61 ;
output \w_state_out[0]_65 ;
output \w_state_out[1] ;
output \w_state_out[2]_23 ;
output \w_state_out[0]_87 ;
output o_15;
output o_17;
output o_19;
output o_21;
output o_23;
output o_25;
output o_27;
output \w_state_out[1]_5 ;
output \w_state_out[0]_5 ;
output \counter_out[19]_11 ;
output \w_state_out[1]_27 ;
output \counter_out[19]_27 ;
output \counter_out[18]_31 ;
output \counter_out[17]_23 ;
output \counter_out[16]_27 ;
output \counter_out[14]_27 ;
output \counter_out[13]_23 ;
output \counter_out[8] ;
output \counter_out[6] ;
output \counter_out[15]_43 ;
output \counter_out[15]_45 ;
output \w_state_out[2]_19 ;
output o_15_0;
output o_17_1;
output o_19_2;
output o_23_3;
output o_25_4;
output o_27_5;
output o_35;
output o_39;
output o_41;
output o_43;
output o_45;
output o_47;
output o_49;
output o_53;
output o_55;
output o_63;
output o_71;
output \wave_address_out[4] ;
output \wave_address_out[5] ;
output \wave_address_out[0] ;
output \wave_address_out[2] ;
output \wave_address_out[5]_7 ;
output \wave_address_out[6] ;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output ram_array_5;
output ram_array_4_DO1_0;
output ram_array_4_DO2_0;
output ram_array_4_DO3_0;
output ram_array_4_DO4_0;
output ram_array_4_DO5_0;
output ram_array_4_DO6_0;
output ram_array_4_DO7_0;
output n4;
output \ff_noise[17] ;
output \ff_noise[17]_3 ;
output \ff_noise[17]_3_6 ;
output \ff_noise[17]_3_7 ;
output ff_nint2;
output ff_nint1;
output nint;
output reg_wts_enable;
output \ff_ch0_key[1] ;
output \ff_ch1_key[1] ;
output \reg_noise_sel_b0[1] ;
output \reg_noise_sel_b0[0] ;
output \reg_noise_sel_c0[1] ;
output \reg_noise_sel_c0[0] ;
output \reg_noise_sel_d0[1] ;
output \reg_noise_sel_d0[0] ;
output \reg_noise_sel_e0[1] ;
output \reg_noise_sel_e0[0] ;
output ff_reg_clone_wave_e1;
output \ff_rddata[6] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output \ff_rddata[7] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output ext_memory_nactive;
output ff_ch1_key_on;
output ff_ch0_key_on;
output ff_ch0_key_on_17;
output ff_ch1_key_on_15;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire ff_sram_ce1;
wire ff_sram_q_en;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire \timer1_address[1]_3 ;
wire \timer1_address[0]_3 ;
wire n280;
wire \timer1_address[1] ;
wire \w_sram_a0[4] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire \w_sram_a0[8] ;
wire o;
wire o_603;
wire o_605;
wire \w_state_out[2] ;
wire \w_state_out[0] ;
wire \counter_out[13] ;
wire \counter_out[11] ;
wire \counter_out[10] ;
wire \w_state_out[2]_13 ;
wire \counter_out[19] ;
wire \counter_out[18] ;
wire \counter_out[17] ;
wire \counter_out[16] ;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[12] ;
wire \counter_out[7] ;
wire \level_out[6] ;
wire n37;
wire n37_37;
wire n37_41;
wire n37_45;
wire n37_49;
wire n37_53;
wire n37_57;
wire n37_61;
wire \counter_out[7]_21 ;
wire \counter_out[7]_23 ;
wire \w_state_out[0]_25 ;
wire n37_93;
wire \w_state_out[0]_39 ;
wire \w_state_out[0]_41 ;
wire \w_state_out[0]_45 ;
wire \w_state_out[0]_47 ;
wire \w_state_out[0]_49 ;
wire \w_state_out[0]_57 ;
wire \w_state_out[0]_59 ;
wire \w_state_out[0]_61 ;
wire \w_state_out[0]_65 ;
wire \w_state_out[1] ;
wire \w_state_out[2]_23 ;
wire \w_state_out[0]_87 ;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire \w_state_out[1]_5 ;
wire \w_state_out[0]_5 ;
wire \counter_out[19]_11 ;
wire \w_state_out[1]_27 ;
wire \counter_out[19]_27 ;
wire \counter_out[18]_31 ;
wire \counter_out[17]_23 ;
wire \counter_out[16]_27 ;
wire \counter_out[14]_27 ;
wire \counter_out[13]_23 ;
wire \counter_out[8] ;
wire \counter_out[6] ;
wire \counter_out[15]_43 ;
wire \counter_out[15]_45 ;
wire \w_state_out[2]_19 ;
wire o_15_0;
wire o_17_1;
wire o_19_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_35;
wire o_39;
wire o_41;
wire o_43;
wire o_45;
wire o_47;
wire o_49;
wire o_53;
wire o_55;
wire o_63;
wire o_71;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \wave_address_out[0] ;
wire \wave_address_out[2] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire n4;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_6 ;
wire \ff_noise[17]_3_7 ;
wire \ff_timer1_address[1] ;
wire \ff_timer1_address[0] ;
wire ff_nint2;
wire ff_nint1;
wire nint;
wire reg_wts_enable;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire \ff_ch0_key[1] ;
wire \ff_ch1_key[1] ;
wire \ff_reg_ar_a0[7] ;
wire \ff_reg_ar_a0[6] ;
wire \ff_reg_ar_a0[5] ;
wire \ff_reg_ar_a0[4] ;
wire \ff_reg_ar_a0[3] ;
wire \ff_reg_ar_a0[2] ;
wire \ff_reg_ar_a0[1] ;
wire \ff_reg_ar_a0[0] ;
wire \ff_reg_dr_a0[7] ;
wire \ff_reg_dr_a0[6] ;
wire \ff_reg_dr_a0[5] ;
wire \ff_reg_dr_a0[4] ;
wire \ff_reg_dr_a0[3] ;
wire \ff_reg_dr_a0[2] ;
wire \ff_reg_dr_a0[1] ;
wire \ff_reg_dr_a0[0] ;
wire \ff_reg_sr_a0[7] ;
wire \ff_reg_sr_a0[6] ;
wire \ff_reg_sr_a0[5] ;
wire \ff_reg_sr_a0[4] ;
wire \ff_reg_sr_a0[3] ;
wire \ff_reg_sr_a0[2] ;
wire \ff_reg_sr_a0[1] ;
wire \ff_reg_sr_a0[0] ;
wire \ff_reg_rr_a0[7] ;
wire \ff_reg_rr_a0[6] ;
wire \ff_reg_rr_a0[5] ;
wire \ff_reg_rr_a0[4] ;
wire \ff_reg_rr_a0[3] ;
wire \ff_reg_rr_a0[2] ;
wire \ff_reg_rr_a0[1] ;
wire \ff_reg_rr_a0[0] ;
wire \ff_reg_sl_a0[5] ;
wire \ff_reg_sl_a0[4] ;
wire \ff_reg_sl_a0[3] ;
wire \ff_reg_sl_a0[2] ;
wire \ff_reg_sl_a0[1] ;
wire \ff_reg_sl_a0[0] ;
wire \ff_reg_ar_b0[7] ;
wire \ff_reg_ar_b0[6] ;
wire \ff_reg_ar_b0[5] ;
wire \ff_reg_ar_b0[4] ;
wire \ff_reg_ar_b0[3] ;
wire \ff_reg_ar_b0[2] ;
wire \ff_reg_ar_b0[1] ;
wire \ff_reg_ar_b0[0] ;
wire \ff_reg_dr_b0[7] ;
wire \ff_reg_dr_b0[6] ;
wire \ff_reg_dr_b0[5] ;
wire \ff_reg_dr_b0[4] ;
wire \ff_reg_dr_b0[3] ;
wire \ff_reg_dr_b0[2] ;
wire \ff_reg_dr_b0[1] ;
wire \ff_reg_dr_b0[0] ;
wire \ff_reg_sr_b0[7] ;
wire \ff_reg_sr_b0[6] ;
wire \ff_reg_sr_b0[5] ;
wire \ff_reg_sr_b0[4] ;
wire \ff_reg_sr_b0[3] ;
wire \ff_reg_sr_b0[2] ;
wire \ff_reg_sr_b0[1] ;
wire \ff_reg_sr_b0[0] ;
wire \ff_reg_rr_b0[7] ;
wire \ff_reg_rr_b0[6] ;
wire \ff_reg_rr_b0[5] ;
wire \ff_reg_rr_b0[4] ;
wire \ff_reg_rr_b0[3] ;
wire \ff_reg_rr_b0[2] ;
wire \ff_reg_rr_b0[1] ;
wire \ff_reg_rr_b0[0] ;
wire \ff_reg_sl_b0[5] ;
wire \ff_reg_sl_b0[4] ;
wire \ff_reg_sl_b0[3] ;
wire \ff_reg_sl_b0[2] ;
wire \ff_reg_sl_b0[1] ;
wire \ff_reg_sl_b0[0] ;
wire \ff_reg_ar_c0[7] ;
wire \ff_reg_ar_c0[6] ;
wire \ff_reg_ar_c0[5] ;
wire \ff_reg_ar_c0[4] ;
wire \ff_reg_ar_c0[3] ;
wire \ff_reg_ar_c0[2] ;
wire \ff_reg_ar_c0[1] ;
wire \ff_reg_ar_c0[0] ;
wire \ff_reg_dr_c0[7] ;
wire \ff_reg_dr_c0[6] ;
wire \ff_reg_dr_c0[5] ;
wire \ff_reg_dr_c0[4] ;
wire \ff_reg_dr_c0[3] ;
wire \ff_reg_dr_c0[2] ;
wire \ff_reg_dr_c0[1] ;
wire \ff_reg_dr_c0[0] ;
wire \ff_reg_sr_c0[7] ;
wire \ff_reg_sr_c0[6] ;
wire \ff_reg_sr_c0[5] ;
wire \ff_reg_sr_c0[4] ;
wire \ff_reg_sr_c0[3] ;
wire \ff_reg_sr_c0[2] ;
wire \ff_reg_sr_c0[1] ;
wire \ff_reg_sr_c0[0] ;
wire \ff_reg_rr_c0[7] ;
wire \ff_reg_rr_c0[6] ;
wire \ff_reg_rr_c0[5] ;
wire \ff_reg_rr_c0[4] ;
wire \ff_reg_rr_c0[3] ;
wire \ff_reg_rr_c0[2] ;
wire \ff_reg_rr_c0[1] ;
wire \ff_reg_rr_c0[0] ;
wire \ff_reg_sl_c0[5] ;
wire \ff_reg_sl_c0[4] ;
wire \ff_reg_sl_c0[3] ;
wire \ff_reg_sl_c0[2] ;
wire \ff_reg_sl_c0[1] ;
wire \ff_reg_sl_c0[0] ;
wire \ff_reg_dr_d0[7] ;
wire \ff_reg_dr_d0[6] ;
wire \ff_reg_dr_d0[5] ;
wire \ff_reg_dr_d0[4] ;
wire \ff_reg_dr_d0[3] ;
wire \ff_reg_dr_d0[2] ;
wire \ff_reg_dr_d0[1] ;
wire \ff_reg_dr_d0[0] ;
wire \ff_reg_sr_d0[7] ;
wire \ff_reg_sr_d0[6] ;
wire \ff_reg_sr_d0[5] ;
wire \ff_reg_sr_d0[4] ;
wire \ff_reg_sr_d0[3] ;
wire \ff_reg_sr_d0[2] ;
wire \ff_reg_sr_d0[1] ;
wire \ff_reg_sr_d0[0] ;
wire \ff_reg_rr_d0[7] ;
wire \ff_reg_rr_d0[6] ;
wire \ff_reg_rr_d0[5] ;
wire \ff_reg_rr_d0[4] ;
wire \ff_reg_rr_d0[3] ;
wire \ff_reg_rr_d0[2] ;
wire \ff_reg_rr_d0[1] ;
wire \ff_reg_rr_d0[0] ;
wire \ff_reg_sl_d0[5] ;
wire \ff_reg_sl_d0[4] ;
wire \ff_reg_sl_d0[3] ;
wire \ff_reg_sl_d0[2] ;
wire \ff_reg_sl_d0[1] ;
wire \ff_reg_sl_d0[0] ;
wire \ff_reg_ar_e0[7] ;
wire \ff_reg_ar_e0[6] ;
wire \ff_reg_ar_e0[5] ;
wire \ff_reg_ar_e0[4] ;
wire \ff_reg_ar_e0[3] ;
wire \ff_reg_ar_e0[2] ;
wire \ff_reg_ar_e0[1] ;
wire \ff_reg_ar_e0[0] ;
wire \ff_reg_dr_e0[7] ;
wire \ff_reg_dr_e0[6] ;
wire \ff_reg_dr_e0[5] ;
wire \ff_reg_dr_e0[4] ;
wire \ff_reg_dr_e0[3] ;
wire \ff_reg_dr_e0[2] ;
wire \ff_reg_dr_e0[1] ;
wire \ff_reg_dr_e0[0] ;
wire \ff_reg_sr_e0[7] ;
wire \ff_reg_sr_e0[6] ;
wire \ff_reg_sr_e0[5] ;
wire \ff_reg_sr_e0[4] ;
wire \ff_reg_sr_e0[3] ;
wire \ff_reg_sr_e0[2] ;
wire \ff_reg_sr_e0[1] ;
wire \ff_reg_sr_e0[0] ;
wire \ff_reg_rr_e0[7] ;
wire \ff_reg_rr_e0[6] ;
wire \ff_reg_rr_e0[5] ;
wire \ff_reg_rr_e0[4] ;
wire \ff_reg_rr_e0[3] ;
wire \ff_reg_rr_e0[2] ;
wire \ff_reg_rr_e0[1] ;
wire \ff_reg_rr_e0[0] ;
wire \ff_reg_sl_e0[5] ;
wire \ff_reg_sl_e0[4] ;
wire \ff_reg_sl_e0[3] ;
wire \ff_reg_sl_e0[2] ;
wire \ff_reg_sl_e0[1] ;
wire \ff_reg_sl_e0[0] ;
wire \ff_reg_ar_a1[7] ;
wire \ff_reg_ar_a1[6] ;
wire \ff_reg_ar_a1[5] ;
wire \ff_reg_ar_a1[4] ;
wire \ff_reg_ar_a1[3] ;
wire \ff_reg_ar_a1[2] ;
wire \ff_reg_ar_a1[1] ;
wire \ff_reg_ar_a1[0] ;
wire \ff_reg_dr_a1[7] ;
wire \ff_reg_dr_a1[6] ;
wire \ff_reg_dr_a1[5] ;
wire \ff_reg_dr_a1[4] ;
wire \ff_reg_dr_a1[3] ;
wire \ff_reg_dr_a1[2] ;
wire \ff_reg_dr_a1[1] ;
wire \ff_reg_dr_a1[0] ;
wire \ff_reg_sr_a1[7] ;
wire \ff_reg_sr_a1[6] ;
wire \ff_reg_sr_a1[5] ;
wire \ff_reg_sr_a1[4] ;
wire \ff_reg_sr_a1[3] ;
wire \ff_reg_sr_a1[2] ;
wire \ff_reg_sr_a1[1] ;
wire \ff_reg_sr_a1[0] ;
wire \ff_reg_rr_a1[7] ;
wire \ff_reg_rr_a1[6] ;
wire \ff_reg_rr_a1[5] ;
wire \ff_reg_rr_a1[4] ;
wire \ff_reg_rr_a1[3] ;
wire \ff_reg_rr_a1[2] ;
wire \ff_reg_rr_a1[1] ;
wire \ff_reg_rr_a1[0] ;
wire \ff_reg_sl_a1[5] ;
wire \ff_reg_sl_a1[4] ;
wire \ff_reg_sl_a1[3] ;
wire \ff_reg_sl_a1[2] ;
wire \ff_reg_sl_a1[1] ;
wire \ff_reg_sl_a1[0] ;
wire \ff_reg_ar_b1[7] ;
wire \ff_reg_ar_b1[6] ;
wire \ff_reg_ar_b1[5] ;
wire \ff_reg_ar_b1[4] ;
wire \ff_reg_ar_b1[3] ;
wire \ff_reg_ar_b1[2] ;
wire \ff_reg_ar_b1[1] ;
wire \ff_reg_ar_b1[0] ;
wire \ff_reg_dr_b1[7] ;
wire \ff_reg_dr_b1[6] ;
wire \ff_reg_dr_b1[5] ;
wire \ff_reg_dr_b1[4] ;
wire \ff_reg_dr_b1[3] ;
wire \ff_reg_dr_b1[2] ;
wire \ff_reg_dr_b1[1] ;
wire \ff_reg_dr_b1[0] ;
wire \ff_reg_sr_b1[7] ;
wire \ff_reg_sr_b1[6] ;
wire \ff_reg_sr_b1[5] ;
wire \ff_reg_sr_b1[4] ;
wire \ff_reg_sr_b1[3] ;
wire \ff_reg_sr_b1[2] ;
wire \ff_reg_sr_b1[1] ;
wire \ff_reg_sr_b1[0] ;
wire \ff_reg_rr_b1[7] ;
wire \ff_reg_rr_b1[6] ;
wire \ff_reg_rr_b1[5] ;
wire \ff_reg_rr_b1[4] ;
wire \ff_reg_rr_b1[3] ;
wire \ff_reg_rr_b1[2] ;
wire \ff_reg_rr_b1[1] ;
wire \ff_reg_rr_b1[0] ;
wire \ff_reg_sl_b1[5] ;
wire \ff_reg_sl_b1[4] ;
wire \ff_reg_sl_b1[3] ;
wire \ff_reg_sl_b1[2] ;
wire \ff_reg_sl_b1[1] ;
wire \ff_reg_sl_b1[0] ;
wire \ff_reg_ar_c1[7] ;
wire \ff_reg_ar_c1[6] ;
wire \ff_reg_ar_c1[5] ;
wire \ff_reg_ar_c1[4] ;
wire \ff_reg_ar_c1[3] ;
wire \ff_reg_ar_c1[2] ;
wire \ff_reg_ar_c1[1] ;
wire \ff_reg_ar_c1[0] ;
wire \ff_reg_dr_c1[7] ;
wire \ff_reg_dr_c1[6] ;
wire \ff_reg_dr_c1[5] ;
wire \ff_reg_dr_c1[4] ;
wire \ff_reg_dr_c1[3] ;
wire \ff_reg_dr_c1[2] ;
wire \ff_reg_dr_c1[1] ;
wire \ff_reg_dr_c1[0] ;
wire \ff_reg_sr_c1[7] ;
wire \ff_reg_sr_c1[6] ;
wire \ff_reg_sr_c1[5] ;
wire \ff_reg_sr_c1[4] ;
wire \ff_reg_sr_c1[3] ;
wire \ff_reg_sr_c1[2] ;
wire \ff_reg_sr_c1[1] ;
wire \ff_reg_sr_c1[0] ;
wire \ff_reg_rr_c1[7] ;
wire \ff_reg_rr_c1[6] ;
wire \ff_reg_rr_c1[5] ;
wire \ff_reg_rr_c1[4] ;
wire \ff_reg_rr_c1[3] ;
wire \ff_reg_rr_c1[2] ;
wire \ff_reg_rr_c1[1] ;
wire \ff_reg_rr_c1[0] ;
wire \ff_reg_sl_c1[5] ;
wire \ff_reg_sl_c1[4] ;
wire \ff_reg_sl_c1[3] ;
wire \ff_reg_sl_c1[2] ;
wire \ff_reg_sl_c1[1] ;
wire \ff_reg_sl_c1[0] ;
wire \ff_reg_ar_d1[7] ;
wire \ff_reg_ar_d1[6] ;
wire \ff_reg_ar_d1[5] ;
wire \ff_reg_ar_d1[4] ;
wire \ff_reg_ar_d1[3] ;
wire \ff_reg_ar_d1[2] ;
wire \ff_reg_ar_d1[1] ;
wire \ff_reg_ar_d1[0] ;
wire \ff_reg_dr_d1[7] ;
wire \ff_reg_dr_d1[6] ;
wire \ff_reg_dr_d1[5] ;
wire \ff_reg_dr_d1[4] ;
wire \ff_reg_dr_d1[3] ;
wire \ff_reg_dr_d1[2] ;
wire \ff_reg_dr_d1[1] ;
wire \ff_reg_dr_d1[0] ;
wire \ff_reg_sr_d1[7] ;
wire \ff_reg_sr_d1[6] ;
wire \ff_reg_sr_d1[5] ;
wire \ff_reg_sr_d1[4] ;
wire \ff_reg_sr_d1[3] ;
wire \ff_reg_sr_d1[2] ;
wire \ff_reg_sr_d1[1] ;
wire \ff_reg_sr_d1[0] ;
wire \ff_reg_rr_d1[7] ;
wire \ff_reg_rr_d1[6] ;
wire \ff_reg_rr_d1[5] ;
wire \ff_reg_rr_d1[4] ;
wire \ff_reg_rr_d1[3] ;
wire \ff_reg_rr_d1[2] ;
wire \ff_reg_rr_d1[1] ;
wire \ff_reg_rr_d1[0] ;
wire \ff_reg_sl_d1[5] ;
wire \ff_reg_sl_d1[4] ;
wire \ff_reg_sl_d1[3] ;
wire \ff_reg_sl_d1[2] ;
wire \ff_reg_sl_d1[1] ;
wire \ff_reg_sl_d1[0] ;
wire \ff_reg_ar_e1[7] ;
wire \ff_reg_ar_e1[6] ;
wire \ff_reg_ar_e1[5] ;
wire \ff_reg_ar_e1[4] ;
wire \ff_reg_ar_e1[3] ;
wire \ff_reg_ar_e1[2] ;
wire \ff_reg_ar_e1[1] ;
wire \ff_reg_ar_e1[0] ;
wire \ff_reg_dr_e1[7] ;
wire \ff_reg_dr_e1[6] ;
wire \ff_reg_dr_e1[5] ;
wire \ff_reg_dr_e1[4] ;
wire \ff_reg_dr_e1[3] ;
wire \ff_reg_dr_e1[2] ;
wire \ff_reg_dr_e1[1] ;
wire \ff_reg_dr_e1[0] ;
wire \ff_reg_sr_e1[7] ;
wire \ff_reg_sr_e1[6] ;
wire \ff_reg_sr_e1[5] ;
wire \ff_reg_sr_e1[4] ;
wire \ff_reg_sr_e1[3] ;
wire \ff_reg_sr_e1[2] ;
wire \ff_reg_sr_e1[1] ;
wire \ff_reg_sr_e1[0] ;
wire \ff_reg_rr_e1[7] ;
wire \ff_reg_rr_e1[6] ;
wire \ff_reg_rr_e1[5] ;
wire \ff_reg_rr_e1[4] ;
wire \ff_reg_rr_e1[3] ;
wire \ff_reg_rr_e1[2] ;
wire \ff_reg_rr_e1[1] ;
wire \ff_reg_rr_e1[0] ;
wire \ff_reg_sl_e1[5] ;
wire \ff_reg_sl_e1[4] ;
wire \ff_reg_sl_e1[3] ;
wire \ff_reg_sl_e1[2] ;
wire \ff_reg_sl_e1[1] ;
wire \ff_reg_sl_e1[0] ;
wire \ff_reg_enable_a0[1] ;
wire \ff_reg_enable_a0[0] ;
wire reg_noise_enable_a0;
wire \reg_noise_sel_a0[1] ;
wire \reg_noise_sel_a0[0] ;
wire \ff_reg_enable_b0[1] ;
wire \ff_reg_enable_b0[0] ;
wire reg_noise_enable_b0;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \ff_reg_enable_c0[1] ;
wire \ff_reg_enable_c0[0] ;
wire reg_noise_enable_c0;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \ff_reg_enable_d0[1] ;
wire \ff_reg_enable_d0[0] ;
wire reg_noise_enable_d0;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \ff_reg_enable_e0[1] ;
wire \ff_reg_enable_e0[0] ;
wire reg_noise_enable_e0;
wire \reg_noise_sel_e0[1] ;
wire \reg_noise_sel_e0[0] ;
wire \ff_reg_wave_length_e0[1] ;
wire \ff_reg_wave_length_e0[0] ;
wire \ff_reg_frequency_count_e0[11] ;
wire \ff_reg_frequency_count_e0[10] ;
wire \ff_reg_frequency_count_e0[9] ;
wire \ff_reg_frequency_count_e0[8] ;
wire \ff_reg_frequency_count_e0[7] ;
wire \ff_reg_frequency_count_e0[6] ;
wire \ff_reg_frequency_count_e0[5] ;
wire \ff_reg_frequency_count_e0[4] ;
wire \ff_reg_frequency_count_e0[3] ;
wire \ff_reg_frequency_count_e0[2] ;
wire \ff_reg_frequency_count_e0[1] ;
wire \ff_reg_frequency_count_e0[0] ;
wire \ff_reg_enable_a1[1] ;
wire \ff_reg_enable_a1[0] ;
wire ff_reg_noise_enable_a1;
wire \ff_reg_noise_sel_a1[1] ;
wire \ff_reg_noise_sel_a1[0] ;
wire ff_reg_clone_adsr_a1;
wire ff_reg_clone_noise_a1;
wire ff_reg_clone_key_a1;
wire \ff_reg_enable_b1[1] ;
wire \ff_reg_enable_b1[0] ;
wire ff_reg_noise_enable_b1;
wire ff_reg_clone_key_b1;
wire \ff_reg_enable_c1[1] ;
wire \ff_reg_enable_c1[0] ;
wire ff_reg_noise_enable_c1;
wire ff_reg_clone_key_c1;
wire \ff_reg_enable_d1[1] ;
wire \ff_reg_enable_d1[0] ;
wire ff_reg_noise_enable_d1;
wire ff_reg_clone_key_d1;
wire \ff_reg_enable_e1[1] ;
wire \ff_reg_enable_e1[0] ;
wire ff_reg_noise_enable_e1;
wire ff_reg_clone_frequency_e1;
wire ff_reg_clone_wave_e1;
wire ff_reg_clone_key_e1;
wire \ff_reg_wave_length_e1[1] ;
wire \ff_reg_wave_length_e1[0] ;
wire \ff_reg_frequency_count_e1[11] ;
wire \ff_reg_frequency_count_e1[10] ;
wire \ff_reg_frequency_count_e1[9] ;
wire \ff_reg_frequency_count_e1[8] ;
wire \ff_reg_frequency_count_e1[7] ;
wire \ff_reg_frequency_count_e1[6] ;
wire \ff_reg_frequency_count_e1[5] ;
wire \ff_reg_frequency_count_e1[4] ;
wire \ff_reg_frequency_count_e1[3] ;
wire \ff_reg_frequency_count_e1[2] ;
wire \ff_reg_frequency_count_e1[1] ;
wire \ff_reg_frequency_count_e1[0] ;
wire \reg_noise_frequency0[4] ;
wire \reg_noise_frequency0[3] ;
wire \reg_noise_frequency0[2] ;
wire \reg_noise_frequency0[1] ;
wire \reg_noise_frequency0[0] ;
wire \reg_noise_frequency1[4] ;
wire \reg_noise_frequency1[3] ;
wire \reg_noise_frequency1[2] ;
wire \reg_noise_frequency1[1] ;
wire \reg_noise_frequency1[0] ;
wire \reg_noise_frequency2[4] ;
wire \reg_noise_frequency2[3] ;
wire \reg_noise_frequency2[2] ;
wire \reg_noise_frequency2[1] ;
wire \reg_noise_frequency2[0] ;
wire \reg_noise_frequency3[4] ;
wire \reg_noise_frequency3[3] ;
wire \reg_noise_frequency3[2] ;
wire \reg_noise_frequency3[1] ;
wire \reg_noise_frequency3[0] ;
wire \reg_timer1_channel[3] ;
wire \reg_timer1_channel[2] ;
wire \reg_timer1_channel[1] ;
wire \reg_timer1_channel[0] ;
wire reg_timer1_clear;
wire \reg_timer2_channel[3] ;
wire \reg_timer2_channel[2] ;
wire \reg_timer2_channel[1] ;
wire \reg_timer2_channel[0] ;
wire reg_timer2_clear;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire sram_ce0;
wire sram_ce1;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire \sram_a[6] ;
wire \sram_a[5] ;
wire sram_we;
wire ff_ch0_key_on_5;
wire ff_ch0_key_release;
wire ff_ch0_key_off;
wire ff_ch1_key_on_5;
wire ff_ch1_key_release;
wire ff_ch1_key_off;
wire reg_timer1_enable;
wire reg_timer2_enable;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire \reg_noise_sel_b1[1] ;
wire \reg_noise_sel_b1[0] ;
wire \reg_noise_sel_c1[1] ;
wire \reg_noise_sel_c1[0] ;
wire \reg_noise_sel_d1[1] ;
wire \reg_noise_sel_d1[0] ;
wire \reg_noise_sel_e1[1] ;
wire \reg_noise_sel_e1[0] ;
wire ff_ch1_key_on;
wire ff_ch0_key_on;
wire ff_ch0_key_on_17;
wire ff_ch1_key_on_15;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire n3;
wire n3_7;
wire n3_9;
wire n3_11;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n3_49;
wire n3_51;
wire n3_53;
wire n3_55;
wire n3_57;
wire n3_59;
wire n3_61;
wire n3_63;
wire n3_65;
wire n3_67;
wire n3_69;
wire n3_71;
wire o_9;
wire o_15_8;
wire o_41_10;
wire o_47_9;
wire o_45_12;
wire o_51;
wire o_57;
wire o_63_11;
wire VCC;
wire GND;
\u_wts_core/u_wts_channel_mixer  u_wts_channel_mixer (
.\sram_id[2] (\sram_id[2] ),
.clk_3(clk_3),
.n84(n84),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.sram_ce0(sram_ce0),
.sram_ce1(sram_ce1),
.\sram_a[6] (\sram_a[6] ),
.\sram_a[5] (\sram_a[5] ),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_we(sram_we),
.sram_oe(sram_oe),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\ff_reg_wave_length_e0[1] (\ff_reg_wave_length_e0[1] ),
.n3(n3),
.\ff_reg_enable_e0[0] (\ff_reg_enable_e0[0] ),
.\ff_reg_enable_e0[1] (\ff_reg_enable_e0[1] ),
.n3_9(n3_9),
.\ff_reg_wave_length_e0[0] (\ff_reg_wave_length_e0[0] ),
.n3_7(n3_7),
.n3_11(n3_11),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\ff_reg_enable_a0[0] (\ff_reg_enable_a0[0] ),
.\ff_reg_enable_d0[0] (\ff_reg_enable_d0[0] ),
.\ff_reg_enable_b0[0] (\ff_reg_enable_b0[0] ),
.\ff_reg_enable_c0[0] (\ff_reg_enable_c0[0] ),
.\ff_reg_enable_a0[1] (\ff_reg_enable_a0[1] ),
.\ff_reg_enable_d0[1] (\ff_reg_enable_d0[1] ),
.\ff_reg_enable_b0[1] (\ff_reg_enable_b0[1] ),
.\ff_reg_enable_c0[1] (\ff_reg_enable_c0[1] ),
.\ff_reg_wave_length_e1[1] (\ff_reg_wave_length_e1[1] ),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.\ff_reg_wave_length_e1[0] (\ff_reg_wave_length_e1[0] ),
.\ff_reg_enable_e1[0] (\ff_reg_enable_e1[0] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.\ff_reg_enable_e1[1] (\ff_reg_enable_e1[1] ),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.reg_wts_enable(reg_wts_enable),
.\ff_reg_ar_a0[5] (\ff_reg_ar_a0[5] ),
.ff_ch0_key_on_5(ff_ch0_key_on_5),
.ff_ch0_key_off(ff_ch0_key_off),
.ff_ch0_key_on(ff_ch0_key_on),
.ff_ch0_key_on_17(ff_ch0_key_on_17),
.\ff_reg_rr_d0[1] (\ff_reg_rr_d0[1] ),
.\ff_reg_rr_e0[1] (\ff_reg_rr_e0[1] ),
.\ff_reg_ar_e0[5] (\ff_reg_ar_e0[5] ),
.\ff_reg_ar_b0[5] (\ff_reg_ar_b0[5] ),
.\ff_reg_ar_c0[5] (\ff_reg_ar_c0[5] ),
.\ff_reg_ar_c0[4] (\ff_reg_ar_c0[4] ),
.\ff_reg_ar_b0[4] (\ff_reg_ar_b0[4] ),
.\ff_reg_ar_e0[4] (\ff_reg_ar_e0[4] ),
.\ff_reg_ar_a0[4] (\ff_reg_ar_a0[4] ),
.\ff_reg_ar_e0[6] (\ff_reg_ar_e0[6] ),
.\ff_reg_dr_a0[3] (\ff_reg_dr_a0[3] ),
.\ff_reg_ar_a0[3] (\ff_reg_ar_a0[3] ),
.\ff_reg_dr_d0[7] (\ff_reg_dr_d0[7] ),
.\ff_reg_dr_a0[2] (\ff_reg_dr_a0[2] ),
.\ff_reg_dr_a0[5] (\ff_reg_dr_a0[5] ),
.\ff_reg_rr_d0[7] (\ff_reg_rr_d0[7] ),
.\ff_reg_rr_e0[7] (\ff_reg_rr_e0[7] ),
.\ff_reg_rr_d0[6] (\ff_reg_rr_d0[6] ),
.\ff_reg_rr_e0[6] (\ff_reg_rr_e0[6] ),
.\ff_reg_rr_b0[5] (\ff_reg_rr_b0[5] ),
.\ff_reg_rr_c0[5] (\ff_reg_rr_c0[5] ),
.\ff_reg_rr_d0[4] (\ff_reg_rr_d0[4] ),
.\ff_reg_rr_e0[4] (\ff_reg_rr_e0[4] ),
.\ff_reg_rr_b0[3] (\ff_reg_rr_b0[3] ),
.\ff_reg_rr_c0[3] (\ff_reg_rr_c0[3] ),
.\ff_reg_rr_d0[2] (\ff_reg_rr_d0[2] ),
.\ff_reg_rr_e0[2] (\ff_reg_rr_e0[2] ),
.\ff_reg_rr_d0[0] (\ff_reg_rr_d0[0] ),
.\ff_reg_rr_e0[0] (\ff_reg_rr_e0[0] ),
.\ff_reg_dr_a0[1] (\ff_reg_dr_a0[1] ),
.\ff_reg_dr_d0[1] (\ff_reg_dr_d0[1] ),
.\ff_reg_dr_e0[1] (\ff_reg_dr_e0[1] ),
.\ff_reg_sr_d0[1] (\ff_reg_sr_d0[1] ),
.\ff_reg_ar_a0[6] (\ff_reg_ar_a0[6] ),
.\ff_reg_ar_b0[6] (\ff_reg_ar_b0[6] ),
.\ff_reg_dr_b0[3] (\ff_reg_dr_b0[3] ),
.\ff_reg_dr_c0[3] (\ff_reg_dr_c0[3] ),
.\ff_reg_dr_d0[3] (\ff_reg_dr_d0[3] ),
.\ff_reg_dr_e0[3] (\ff_reg_dr_e0[3] ),
.\ff_reg_ar_e0[3] (\ff_reg_ar_e0[3] ),
.\ff_reg_ar_b0[3] (\ff_reg_ar_b0[3] ),
.\ff_reg_ar_c0[3] (\ff_reg_ar_c0[3] ),
.\ff_reg_dr_b0[7] (\ff_reg_dr_b0[7] ),
.\ff_reg_dr_c0[7] (\ff_reg_dr_c0[7] ),
.\ff_reg_dr_a0[7] (\ff_reg_dr_a0[7] ),
.\ff_reg_dr_e0[7] (\ff_reg_dr_e0[7] ),
.\ff_reg_dr_b0[2] (\ff_reg_dr_b0[2] ),
.\ff_reg_dr_c0[2] (\ff_reg_dr_c0[2] ),
.\ff_reg_dr_d0[2] (\ff_reg_dr_d0[2] ),
.\ff_reg_dr_e0[2] (\ff_reg_dr_e0[2] ),
.\ff_reg_dr_b0[5] (\ff_reg_dr_b0[5] ),
.\ff_reg_dr_c0[5] (\ff_reg_dr_c0[5] ),
.\ff_reg_dr_d0[5] (\ff_reg_dr_d0[5] ),
.\ff_reg_dr_e0[5] (\ff_reg_dr_e0[5] ),
.\ff_reg_dr_a0[0] (\ff_reg_dr_a0[0] ),
.\ff_reg_dr_d0[0] (\ff_reg_dr_d0[0] ),
.\ff_reg_dr_e0[0] (\ff_reg_dr_e0[0] ),
.\ff_reg_dr_a0[4] (\ff_reg_dr_a0[4] ),
.\ff_reg_dr_d0[4] (\ff_reg_dr_d0[4] ),
.\ff_reg_dr_e0[4] (\ff_reg_dr_e0[4] ),
.\ff_reg_dr_a0[6] (\ff_reg_dr_a0[6] ),
.\ff_reg_dr_d0[6] (\ff_reg_dr_d0[6] ),
.\ff_reg_dr_e0[6] (\ff_reg_dr_e0[6] ),
.\ff_reg_dr_b0[1] (\ff_reg_dr_b0[1] ),
.\ff_reg_dr_c0[1] (\ff_reg_dr_c0[1] ),
.\ff_reg_ar_b0[1] (\ff_reg_ar_b0[1] ),
.\ff_reg_ar_c0[1] (\ff_reg_ar_c0[1] ),
.\ff_reg_ar_a0[1] (\ff_reg_ar_a0[1] ),
.\ff_reg_ar_e0[1] (\ff_reg_ar_e0[1] ),
.\ff_reg_sr_b0[1] (\ff_reg_sr_b0[1] ),
.\ff_reg_sr_c0[1] (\ff_reg_sr_c0[1] ),
.\ff_reg_sr_a0[1] (\ff_reg_sr_a0[1] ),
.\ff_reg_sr_e0[1] (\ff_reg_sr_e0[1] ),
.\ff_reg_sl_d0[3] (\ff_reg_sl_d0[3] ),
.\ff_reg_sl_e0[3] (\ff_reg_sl_e0[3] ),
.\ff_reg_sl_b0[3] (\ff_reg_sl_b0[3] ),
.\ff_reg_sl_b0[0] (\ff_reg_sl_b0[0] ),
.\ff_reg_sl_c0[0] (\ff_reg_sl_c0[0] ),
.\ff_reg_sl_d0[0] (\ff_reg_sl_d0[0] ),
.\ff_reg_sl_d0[4] (\ff_reg_sl_d0[4] ),
.\ff_reg_sl_e0[4] (\ff_reg_sl_e0[4] ),
.\ff_reg_sl_b0[4] (\ff_reg_sl_b0[4] ),
.\ff_reg_sl_b0[2] (\ff_reg_sl_b0[2] ),
.\ff_reg_sl_c0[2] (\ff_reg_sl_c0[2] ),
.\ff_reg_sl_a0[2] (\ff_reg_sl_a0[2] ),
.\ff_reg_sl_e0[2] (\ff_reg_sl_e0[2] ),
.\ff_reg_sl_d0[2] (\ff_reg_sl_d0[2] ),
.\ff_reg_sl_d0[1] (\ff_reg_sl_d0[1] ),
.\ff_reg_sl_e0[1] (\ff_reg_sl_e0[1] ),
.\ff_reg_sl_b0[1] (\ff_reg_sl_b0[1] ),
.\ff_reg_sl_a0[5] (\ff_reg_sl_a0[5] ),
.\ff_reg_sl_e0[5] (\ff_reg_sl_e0[5] ),
.\ff_reg_sl_d0[5] (\ff_reg_sl_d0[5] ),
.\ff_reg_dr_b0[0] (\ff_reg_dr_b0[0] ),
.\ff_reg_dr_c0[0] (\ff_reg_dr_c0[0] ),
.\ff_reg_sr_a0[0] (\ff_reg_sr_a0[0] ),
.\ff_reg_sr_d0[0] (\ff_reg_sr_d0[0] ),
.\ff_reg_sr_e0[0] (\ff_reg_sr_e0[0] ),
.\ff_reg_dr_b0[4] (\ff_reg_dr_b0[4] ),
.\ff_reg_dr_c0[4] (\ff_reg_dr_c0[4] ),
.\ff_reg_dr_b0[6] (\ff_reg_dr_b0[6] ),
.\ff_reg_dr_c0[6] (\ff_reg_dr_c0[6] ),
.\ff_reg_sl_a0[3] (\ff_reg_sl_a0[3] ),
.\ff_reg_sl_c0[3] (\ff_reg_sl_c0[3] ),
.\ff_reg_sl_a0[0] (\ff_reg_sl_a0[0] ),
.\ff_reg_sl_e0[0] (\ff_reg_sl_e0[0] ),
.\ff_reg_sl_a0[4] (\ff_reg_sl_a0[4] ),
.\ff_reg_sl_c0[4] (\ff_reg_sl_c0[4] ),
.\ff_reg_sl_c0[1] (\ff_reg_sl_c0[1] ),
.\ff_reg_sl_a0[1] (\ff_reg_sl_a0[1] ),
.\ff_reg_sr_b0[0] (\ff_reg_sr_b0[0] ),
.\ff_reg_sr_c0[0] (\ff_reg_sr_c0[0] ),
.\ff_reg_rr_a0[1] (\ff_reg_rr_a0[1] ),
.\ff_reg_rr_b0[1] (\ff_reg_rr_b0[1] ),
.\ff_reg_rr_c0[1] (\ff_reg_rr_c0[1] ),
.\ff_reg_rr_a0[7] (\ff_reg_rr_a0[7] ),
.\ff_reg_rr_b0[7] (\ff_reg_rr_b0[7] ),
.\ff_reg_rr_c0[7] (\ff_reg_rr_c0[7] ),
.\ff_reg_rr_a0[6] (\ff_reg_rr_a0[6] ),
.\ff_reg_rr_b0[6] (\ff_reg_rr_b0[6] ),
.\ff_reg_rr_c0[6] (\ff_reg_rr_c0[6] ),
.\ff_reg_rr_d0[5] (\ff_reg_rr_d0[5] ),
.\ff_reg_rr_a0[5] (\ff_reg_rr_a0[5] ),
.\ff_reg_rr_e0[5] (\ff_reg_rr_e0[5] ),
.\ff_reg_rr_a0[4] (\ff_reg_rr_a0[4] ),
.\ff_reg_rr_b0[4] (\ff_reg_rr_b0[4] ),
.\ff_reg_rr_c0[4] (\ff_reg_rr_c0[4] ),
.\ff_reg_rr_d0[3] (\ff_reg_rr_d0[3] ),
.\ff_reg_rr_a0[3] (\ff_reg_rr_a0[3] ),
.\ff_reg_rr_e0[3] (\ff_reg_rr_e0[3] ),
.\ff_reg_rr_a0[2] (\ff_reg_rr_a0[2] ),
.\ff_reg_rr_b0[2] (\ff_reg_rr_b0[2] ),
.\ff_reg_rr_c0[2] (\ff_reg_rr_c0[2] ),
.\ff_reg_rr_a0[0] (\ff_reg_rr_a0[0] ),
.\ff_reg_rr_b0[0] (\ff_reg_rr_b0[0] ),
.\ff_reg_rr_c0[0] (\ff_reg_rr_c0[0] ),
.\ff_reg_ar_c0[6] (\ff_reg_ar_c0[6] ),
.\ff_ch0_key[1] (\ff_ch0_key[1] ),
.ff_ch0_key_release(ff_ch0_key_release),
.\ff_reg_sl_b0[5] (\ff_reg_sl_b0[5] ),
.\ff_reg_sl_c0[5] (\ff_reg_sl_c0[5] ),
.ff_ch1_key_on_5(ff_ch1_key_on_5),
.ff_ch1_key_on(ff_ch1_key_on),
.ff_reg_clone_adsr_a1(ff_reg_clone_adsr_a1),
.\ff_ch1_key[1] (\ff_ch1_key[1] ),
.ff_ch1_key_release(ff_ch1_key_release),
.ff_ch1_key_on_15(ff_ch1_key_on_15),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.ff_ch1_key_off(ff_ch1_key_off),
.\ff_reg_sr_c0[7] (\ff_reg_sr_c0[7] ),
.\ff_reg_sr_d1[7] (\ff_reg_sr_d1[7] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\ff_reg_sr_a1[7] (\ff_reg_sr_a1[7] ),
.\ff_reg_dr_c1[6] (\ff_reg_dr_c1[6] ),
.\ff_reg_sr_c0[5] (\ff_reg_sr_c0[5] ),
.\ff_reg_sr_d1[5] (\ff_reg_sr_d1[5] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\ff_reg_sr_a1[5] (\ff_reg_sr_a1[5] ),
.\ff_reg_sr_c0[4] (\ff_reg_sr_c0[4] ),
.\ff_reg_sr_d0[2] (\ff_reg_sr_d0[2] ),
.\ff_reg_ar_d1[7] (\ff_reg_ar_d1[7] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_ar_d1[6] (\ff_reg_ar_d1[6] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_ar_d1[5] (\ff_reg_ar_d1[5] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_ar_d1[4] (\ff_reg_ar_d1[4] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_ar_d1[3] (\ff_reg_ar_d1[3] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_ar_d1[2] (\ff_reg_ar_d1[2] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_ar_d1[1] (\ff_reg_ar_d1[1] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_ar_d1[0] (\ff_reg_ar_d1[0] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\ff_reg_sr_d1[0] (\ff_reg_sr_d1[0] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\ff_reg_sr_a1[0] (\ff_reg_sr_a1[0] ),
.\ff_reg_sr_a0[7] (\ff_reg_sr_a0[7] ),
.\ff_reg_sr_e0[7] (\ff_reg_sr_e0[7] ),
.\ff_reg_sr_d0[7] (\ff_reg_sr_d0[7] ),
.\ff_reg_sr_b0[7] (\ff_reg_sr_b0[7] ),
.\ff_reg_sr_b1[7] (\ff_reg_sr_b1[7] ),
.\ff_reg_sr_c1[7] (\ff_reg_sr_c1[7] ),
.\ff_reg_dr_a1[6] (\ff_reg_dr_a1[6] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\ff_reg_dr_d1[6] (\ff_reg_dr_d1[6] ),
.\ff_reg_dr_b1[6] (\ff_reg_dr_b1[6] ),
.\ff_reg_rr_a1[6] (\ff_reg_rr_a1[6] ),
.\ff_reg_rr_d1[6] (\ff_reg_rr_d1[6] ),
.\ff_reg_sr_b1[6] (\ff_reg_sr_b1[6] ),
.\ff_reg_sr_c1[6] (\ff_reg_sr_c1[6] ),
.\ff_reg_sr_a0[6] (\ff_reg_sr_a0[6] ),
.\ff_reg_sr_d0[6] (\ff_reg_sr_d0[6] ),
.\ff_reg_sr_e0[6] (\ff_reg_sr_e0[6] ),
.\ff_reg_sr_a0[5] (\ff_reg_sr_a0[5] ),
.\ff_reg_sr_e0[5] (\ff_reg_sr_e0[5] ),
.\ff_reg_sr_d0[5] (\ff_reg_sr_d0[5] ),
.\ff_reg_sr_b0[5] (\ff_reg_sr_b0[5] ),
.\ff_reg_sr_b1[5] (\ff_reg_sr_b1[5] ),
.\ff_reg_sr_c1[5] (\ff_reg_sr_c1[5] ),
.\ff_reg_dr_a1[4] (\ff_reg_dr_a1[4] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\ff_reg_sr_a1[4] (\ff_reg_sr_a1[4] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\ff_reg_sr_a0[4] (\ff_reg_sr_a0[4] ),
.\ff_reg_sr_e0[4] (\ff_reg_sr_e0[4] ),
.\ff_reg_sr_d0[4] (\ff_reg_sr_d0[4] ),
.\ff_reg_sr_b0[4] (\ff_reg_sr_b0[4] ),
.\ff_reg_dr_a1[3] (\ff_reg_dr_a1[3] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\ff_reg_rr_d1[3] (\ff_reg_rr_d1[3] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\ff_reg_sr_a1[3] (\ff_reg_sr_a1[3] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\ff_reg_sr_a0[3] (\ff_reg_sr_a0[3] ),
.\ff_reg_sr_d0[3] (\ff_reg_sr_d0[3] ),
.\ff_reg_sr_e0[3] (\ff_reg_sr_e0[3] ),
.\ff_reg_dr_a1[2] (\ff_reg_dr_a1[2] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\ff_reg_rr_d1[2] (\ff_reg_rr_d1[2] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\ff_reg_sr_a1[2] (\ff_reg_sr_a1[2] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\ff_reg_sr_b0[2] (\ff_reg_sr_b0[2] ),
.\ff_reg_sr_c0[2] (\ff_reg_sr_c0[2] ),
.\ff_reg_sr_a0[2] (\ff_reg_sr_a0[2] ),
.\ff_reg_sr_e0[2] (\ff_reg_sr_e0[2] ),
.\ff_reg_ar_c0[7] (\ff_reg_ar_c0[7] ),
.\ff_reg_ar_b0[7] (\ff_reg_ar_b0[7] ),
.\ff_reg_ar_e0[7] (\ff_reg_ar_e0[7] ),
.\ff_reg_ar_a0[7] (\ff_reg_ar_a0[7] ),
.\ff_reg_sr_a1[1] (\ff_reg_sr_a1[1] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\ff_reg_ar_a0[2] (\ff_reg_ar_a0[2] ),
.\ff_reg_ar_e0[2] (\ff_reg_ar_e0[2] ),
.\ff_reg_ar_c0[2] (\ff_reg_ar_c0[2] ),
.\ff_reg_ar_b0[2] (\ff_reg_ar_b0[2] ),
.\ff_reg_ar_a0[0] (\ff_reg_ar_a0[0] ),
.\ff_reg_ar_e0[0] (\ff_reg_ar_e0[0] ),
.\ff_reg_ar_c0[0] (\ff_reg_ar_c0[0] ),
.\ff_reg_ar_b0[0] (\ff_reg_ar_b0[0] ),
.\ff_reg_rr_d1[1] (\ff_reg_rr_d1[1] ),
.\ff_reg_sr_b1[0] (\ff_reg_sr_b1[0] ),
.\ff_reg_sr_c1[0] (\ff_reg_sr_c1[0] ),
.\ff_reg_dr_d1[0] (\ff_reg_dr_d1[0] ),
.\ff_reg_dr_b1[0] (\ff_reg_dr_b1[0] ),
.\ff_reg_dr_a1[7] (\ff_reg_dr_a1[7] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\ff_reg_sr_b0[6] (\ff_reg_sr_b0[6] ),
.\ff_reg_sr_c0[6] (\ff_reg_sr_c0[6] ),
.\ff_reg_rr_c1[5] (\ff_reg_rr_c1[5] ),
.\ff_reg_dr_a1[5] (\ff_reg_dr_a1[5] ),
.\ff_reg_dr_d1[5] (\ff_reg_dr_d1[5] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\ff_reg_rr_a1[4] (\ff_reg_rr_a1[4] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\ff_reg_sr_b0[3] (\ff_reg_sr_b0[3] ),
.\ff_reg_sr_c0[3] (\ff_reg_sr_c0[3] ),
.\ff_reg_sl_a1[1] (\ff_reg_sl_a1[1] ),
.\ff_reg_sl_a1[4] (\ff_reg_sl_a1[4] ),
.\ff_reg_sl_a1[3] (\ff_reg_sl_a1[3] ),
.\ff_reg_rr_c1[1] (\ff_reg_rr_c1[1] ),
.\ff_reg_rr_b1[1] (\ff_reg_rr_b1[1] ),
.\ff_reg_rr_a1[7] (\ff_reg_rr_a1[7] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\ff_reg_rr_a1[5] (\ff_reg_rr_a1[5] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\ff_reg_rr_d1[5] (\ff_reg_rr_d1[5] ),
.\ff_reg_rr_b1[5] (\ff_reg_rr_b1[5] ),
.\ff_reg_dr_b1[5] (\ff_reg_dr_b1[5] ),
.\ff_reg_dr_c1[5] (\ff_reg_dr_c1[5] ),
.\ff_reg_sl_b1[1] (\ff_reg_sl_b1[1] ),
.\ff_reg_sl_c1[1] (\ff_reg_sl_c1[1] ),
.\ff_reg_sl_d1[1] (\ff_reg_sl_d1[1] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\ff_reg_sl_d1[4] (\ff_reg_sl_d1[4] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\ff_reg_sl_b1[4] (\ff_reg_sl_b1[4] ),
.\ff_reg_sl_c1[4] (\ff_reg_sl_c1[4] ),
.\ff_reg_sl_d1[3] (\ff_reg_sl_d1[3] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\ff_reg_sl_b1[3] (\ff_reg_sl_b1[3] ),
.\ff_reg_sl_c1[3] (\ff_reg_sl_c1[3] ),
.\ff_reg_sl_b1[0] (\ff_reg_sl_b1[0] ),
.\ff_reg_sl_a1[0] (\ff_reg_sl_a1[0] ),
.\ff_reg_sl_c1[0] (\ff_reg_sl_c1[0] ),
.\ff_reg_sl_b1[2] (\ff_reg_sl_b1[2] ),
.\ff_reg_sl_c1[2] (\ff_reg_sl_c1[2] ),
.\ff_reg_sl_a1[2] (\ff_reg_sl_a1[2] ),
.\ff_reg_sl_d1[2] (\ff_reg_sl_d1[2] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\ff_reg_rr_a1[0] (\ff_reg_rr_a1[0] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\ff_reg_dr_a1[1] (\ff_reg_dr_a1[1] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\ff_reg_dr_c1[1] (\ff_reg_dr_c1[1] ),
.\ff_reg_sr_d1[6] (\ff_reg_sr_d1[6] ),
.\ff_reg_sr_a1[6] (\ff_reg_sr_a1[6] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\ff_reg_dr_b1[4] (\ff_reg_dr_b1[4] ),
.\ff_reg_dr_d1[4] (\ff_reg_dr_d1[4] ),
.\ff_reg_dr_c1[4] (\ff_reg_dr_c1[4] ),
.\ff_reg_sr_b1[4] (\ff_reg_sr_b1[4] ),
.\ff_reg_sr_d1[4] (\ff_reg_sr_d1[4] ),
.\ff_reg_sr_c1[4] (\ff_reg_sr_c1[4] ),
.\ff_reg_dr_d1[3] (\ff_reg_dr_d1[3] ),
.\ff_reg_dr_b1[3] (\ff_reg_dr_b1[3] ),
.\ff_reg_dr_c1[3] (\ff_reg_dr_c1[3] ),
.\ff_reg_sr_b1[3] (\ff_reg_sr_b1[3] ),
.\ff_reg_sr_d1[3] (\ff_reg_sr_d1[3] ),
.\ff_reg_sr_c1[3] (\ff_reg_sr_c1[3] ),
.\ff_reg_dr_b1[2] (\ff_reg_dr_b1[2] ),
.\ff_reg_dr_d1[2] (\ff_reg_dr_d1[2] ),
.\ff_reg_dr_c1[2] (\ff_reg_dr_c1[2] ),
.\ff_reg_sr_b1[2] (\ff_reg_sr_b1[2] ),
.\ff_reg_sr_d1[2] (\ff_reg_sr_d1[2] ),
.\ff_reg_sr_c1[2] (\ff_reg_sr_c1[2] ),
.\ff_reg_ar_b1[7] (\ff_reg_ar_b1[7] ),
.\ff_reg_ar_a1[7] (\ff_reg_ar_a1[7] ),
.\ff_reg_ar_c1[7] (\ff_reg_ar_c1[7] ),
.\ff_reg_ar_b1[6] (\ff_reg_ar_b1[6] ),
.\ff_reg_ar_a1[6] (\ff_reg_ar_a1[6] ),
.\ff_reg_ar_c1[6] (\ff_reg_ar_c1[6] ),
.\ff_reg_ar_b1[5] (\ff_reg_ar_b1[5] ),
.\ff_reg_ar_a1[5] (\ff_reg_ar_a1[5] ),
.\ff_reg_ar_c1[5] (\ff_reg_ar_c1[5] ),
.\ff_reg_ar_b1[4] (\ff_reg_ar_b1[4] ),
.\ff_reg_ar_a1[4] (\ff_reg_ar_a1[4] ),
.\ff_reg_ar_c1[4] (\ff_reg_ar_c1[4] ),
.\ff_reg_ar_b1[3] (\ff_reg_ar_b1[3] ),
.\ff_reg_ar_a1[3] (\ff_reg_ar_a1[3] ),
.\ff_reg_ar_c1[3] (\ff_reg_ar_c1[3] ),
.\ff_reg_ar_b1[2] (\ff_reg_ar_b1[2] ),
.\ff_reg_ar_a1[2] (\ff_reg_ar_a1[2] ),
.\ff_reg_ar_c1[2] (\ff_reg_ar_c1[2] ),
.\ff_reg_ar_b1[1] (\ff_reg_ar_b1[1] ),
.\ff_reg_ar_a1[1] (\ff_reg_ar_a1[1] ),
.\ff_reg_ar_c1[1] (\ff_reg_ar_c1[1] ),
.\ff_reg_ar_b1[0] (\ff_reg_ar_b1[0] ),
.\ff_reg_ar_a1[0] (\ff_reg_ar_a1[0] ),
.\ff_reg_ar_c1[0] (\ff_reg_ar_c1[0] ),
.\ff_reg_rr_a1[1] (\ff_reg_rr_a1[1] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\ff_reg_dr_b1[7] (\ff_reg_dr_b1[7] ),
.\ff_reg_dr_d1[7] (\ff_reg_dr_d1[7] ),
.\ff_reg_dr_c1[7] (\ff_reg_dr_c1[7] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\ff_reg_rr_c1[6] (\ff_reg_rr_c1[6] ),
.\ff_reg_rr_b1[6] (\ff_reg_rr_b1[6] ),
.\ff_reg_rr_b1[4] (\ff_reg_rr_b1[4] ),
.\ff_reg_rr_d1[4] (\ff_reg_rr_d1[4] ),
.\ff_reg_rr_c1[4] (\ff_reg_rr_c1[4] ),
.\ff_reg_rr_b1[3] (\ff_reg_rr_b1[3] ),
.\ff_reg_rr_c1[3] (\ff_reg_rr_c1[3] ),
.\ff_reg_rr_a1[3] (\ff_reg_rr_a1[3] ),
.\ff_reg_rr_b1[2] (\ff_reg_rr_b1[2] ),
.\ff_reg_rr_c1[2] (\ff_reg_rr_c1[2] ),
.\ff_reg_rr_a1[2] (\ff_reg_rr_a1[2] ),
.\ff_reg_sr_d1[1] (\ff_reg_sr_d1[1] ),
.\ff_reg_sr_b1[1] (\ff_reg_sr_b1[1] ),
.\ff_reg_sr_c1[1] (\ff_reg_sr_c1[1] ),
.\ff_reg_dr_a1[0] (\ff_reg_dr_a1[0] ),
.\ff_reg_dr_c1[0] (\ff_reg_dr_c1[0] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\ff_reg_rr_b1[7] (\ff_reg_rr_b1[7] ),
.\ff_reg_rr_d1[7] (\ff_reg_rr_d1[7] ),
.\ff_reg_rr_c1[7] (\ff_reg_rr_c1[7] ),
.\ff_reg_sl_d1[5] (\ff_reg_sl_d1[5] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\ff_reg_sl_a1[5] (\ff_reg_sl_a1[5] ),
.\ff_reg_sl_b1[5] (\ff_reg_sl_b1[5] ),
.\ff_reg_sl_c1[5] (\ff_reg_sl_c1[5] ),
.\ff_reg_sl_d1[0] (\ff_reg_sl_d1[0] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\ff_reg_dr_d1[1] (\ff_reg_dr_d1[1] ),
.\ff_reg_dr_b1[1] (\ff_reg_dr_b1[1] ),
.\ff_reg_rr_d1[0] (\ff_reg_rr_d1[0] ),
.\ff_reg_rr_b1[0] (\ff_reg_rr_b1[0] ),
.\ff_reg_rr_c1[0] (\ff_reg_rr_c1[0] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.n3_27(n3_27),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n3_29(n3_29),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.n3_33(n3_33),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.n3_35(n3_35),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.n3_37(n3_37),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_39(n3_39),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_41(n3_41),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_43(n3_43),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_45(n3_45),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.n3_47(n3_47),
.n3_25(n3_25),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.n3_31(n3_31),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.n3_49(n3_49),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.n3_51(n3_51),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.n3_53(n3_53),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.n3_55(n3_55),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.n3_57(n3_57),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.n3_59(n3_59),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.n3_61(n3_61),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.n3_63(n3_63),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.n3_65(n3_65),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.n3_67(n3_67),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.n3_69(n3_69),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.n3_71(n3_71),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.o_15_8(o_15_8),
.o_47_9(o_47_9),
.o_41_10(o_41_10),
.o_9(o_9),
.reg_noise_enable_a0(reg_noise_enable_a0),
.reg_noise_enable_d0(reg_noise_enable_d0),
.reg_noise_enable_e0(reg_noise_enable_e0),
.reg_noise_enable_b0(reg_noise_enable_b0),
.reg_noise_enable_c0(reg_noise_enable_c0),
.o_63_11(o_63_11),
.o_57(o_57),
.o_51(o_51),
.o_45_12(o_45_12),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\ff_reg_noise_sel_a1[0] (\ff_reg_noise_sel_a1[0] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.ff_reg_clone_noise_a1(ff_reg_clone_noise_a1),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_e1[1] (\reg_noise_sel_e1[1] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_noise_sel_e1[0] (\reg_noise_sel_e1[0] ),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\ff_reg_noise_sel_a1[1] (\ff_reg_noise_sel_a1[1] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.ff_sram_ce1(ff_sram_ce1),
.ff_sram_q_en(ff_sram_q_en),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_right_out[11] (\ff_right_out[11] ),
.\ff_right_out[10] (\ff_right_out[10] ),
.\ff_right_out[9] (\ff_right_out[9] ),
.\ff_right_out[8] (\ff_right_out[8] ),
.\ff_right_out[7] (\ff_right_out[7] ),
.\ff_right_out[6] (\ff_right_out[6] ),
.\ff_right_out[5] (\ff_right_out[5] ),
.\ff_right_out[4] (\ff_right_out[4] ),
.\ff_right_out[3] (\ff_right_out[3] ),
.\ff_right_out[2] (\ff_right_out[2] ),
.\ff_right_out[1] (\ff_right_out[1] ),
.\ff_right_out[0] (\ff_right_out[0] ),
.\ff_left_out[11] (\ff_left_out[11] ),
.\timer1_address[1]_3 (\timer1_address[1]_3 ),
.\timer1_address[0]_3 (\timer1_address[0]_3 ),
.n280(n280),
.\timer1_address[1] (\timer1_address[1] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\timer1_address[0] (\timer1_address[0] ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.o(o),
.o_603(o_603),
.o_605(o_605),
.\w_state_out[2] (\w_state_out[2] ),
.\w_state_out[0] (\w_state_out[0] ),
.\counter_out[13] (\counter_out[13] ),
.\counter_out[11] (\counter_out[11] ),
.\counter_out[10] (\counter_out[10] ),
.\w_state_out[2]_13 (\w_state_out[2]_13 ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[18] (\counter_out[18] ),
.\counter_out[17] (\counter_out[17] ),
.\counter_out[16] (\counter_out[16] ),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[12] (\counter_out[12] ),
.\counter_out[7] (\counter_out[7] ),
.\level_out[6] (\level_out[6] ),
.n37(n37),
.n37_37(n37_37),
.n37_41(n37_41),
.n37_45(n37_45),
.n37_49(n37_49),
.n37_53(n37_53),
.n37_57(n37_57),
.n37_61(n37_61),
.\counter_out[7]_21 (\counter_out[7]_21 ),
.\counter_out[7]_23 (\counter_out[7]_23 ),
.\w_state_out[0]_25 (\w_state_out[0]_25 ),
.n37_93(n37_93),
.\w_state_out[0]_39 (\w_state_out[0]_39 ),
.\w_state_out[0]_41 (\w_state_out[0]_41 ),
.\w_state_out[0]_45 (\w_state_out[0]_45 ),
.\w_state_out[0]_47 (\w_state_out[0]_47 ),
.\w_state_out[0]_49 (\w_state_out[0]_49 ),
.\w_state_out[0]_57 (\w_state_out[0]_57 ),
.\w_state_out[0]_59 (\w_state_out[0]_59 ),
.\w_state_out[0]_61 (\w_state_out[0]_61 ),
.\w_state_out[0]_65 (\w_state_out[0]_65 ),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2]_23 (\w_state_out[2]_23 ),
.\w_state_out[0]_87 (\w_state_out[0]_87 ),
.o_15(o_15),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[19]_11 (\counter_out[19]_11 ),
.\w_state_out[1]_27 (\w_state_out[1]_27 ),
.\counter_out[19]_27 (\counter_out[19]_27 ),
.\counter_out[18]_31 (\counter_out[18]_31 ),
.\counter_out[17]_23 (\counter_out[17]_23 ),
.\counter_out[16]_27 (\counter_out[16]_27 ),
.\counter_out[14]_27 (\counter_out[14]_27 ),
.\counter_out[13]_23 (\counter_out[13]_23 ),
.\counter_out[8] (\counter_out[8] ),
.\counter_out[6] (\counter_out[6] ),
.\counter_out[15]_43 (\counter_out[15]_43 ),
.\counter_out[15]_45 (\counter_out[15]_45 ),
.\w_state_out[2]_19 (\w_state_out[2]_19 ),
.o_15_0(o_15_0),
.o_17_1(o_17_1),
.o_19_2(o_19_2),
.o_23_3(o_23_3),
.o_25_4(o_25_4),
.o_27_5(o_27_5),
.o_35(o_35),
.o_39(o_39),
.o_41(o_41),
.o_43(o_43),
.o_45(o_45),
.o_47(o_47),
.o_49(o_49),
.o_53(o_53),
.o_55(o_55),
.o_63(o_63),
.o_71(o_71),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[2] (\wave_address_out[2] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6] (\wave_address_out[6] ),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.n4(n4),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_6 (\ff_noise[17]_3_6 ),
.\ff_noise[17]_3_7 (\ff_noise[17]_3_7 ) 
);
\u_wts_core/u_wts_timer  u_wts_timer (
.\timer1_address[1]_3 (\timer1_address[1]_3 ),
.clk_3(clk_3),
.n84(n84),
.\timer1_address[0]_3 (\timer1_address[0]_3 ),
.reg_timer2_clear(reg_timer2_clear),
.reg_timer1_clear(reg_timer1_clear),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\ff_active[1] (\ff_active[1] ),
.\reg_timer2_channel[1] (\reg_timer2_channel[1] ),
.reg_timer2_enable(reg_timer2_enable),
.\wave_address_out[4] (\wave_address_out[4] ),
.\ff_active[0] (\ff_active[0] ),
.\reg_timer1_channel[0] (\reg_timer1_channel[0] ),
.reg_timer1_enable(reg_timer1_enable),
.\reg_timer2_channel[0] (\reg_timer2_channel[0] ),
.\ff_active[2] (\ff_active[2] ),
.\reg_timer2_channel[2] (\reg_timer2_channel[2] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\timer1_address[1] (\timer1_address[1] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\timer1_address[0] (\timer1_address[0] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\reg_timer1_channel[1] (\reg_timer1_channel[1] ),
.\reg_timer1_channel[2] (\reg_timer1_channel[2] ),
.\reg_timer2_channel[3] (\reg_timer2_channel[3] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\wave_address_out[2] (\wave_address_out[2] ),
.\ff_timer1_address[1] (\ff_timer1_address[1] ),
.\ff_timer1_address[0] (\ff_timer1_address[0] ),
.ff_nint2(ff_nint2),
.ff_nint1(ff_nint1),
.nint(nint) 
);
\u_wts_core/u_wts_register  u_wts_register (
.slot_d_14(slot_d_14),
.clk_3(clk_3),
.n84(n84),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.w_rdreq(w_rdreq),
.slot_a_21(slot_a_21),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_13(slot_a_13),
.slot_a_17(slot_a_17),
.ff_nint1(ff_nint1),
.\ff_timer1_address[1] (\ff_timer1_address[1] ),
.\ff_timer1_address[0] (\ff_timer1_address[0] ),
.ff_sram_q_en(ff_sram_q_en),
.slot_a_19(slot_a_19),
.slot_a_23(slot_a_23),
.slot_a_25(slot_a_25),
.slot_a_15(slot_a_15),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.ff_nwr2(ff_nwr2),
.slot_a_27(slot_a_27),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.ram_array_4_DO7(ram_array_4_DO7),
.ff_sram_ce1(ff_sram_ce1),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array(ram_array),
.ram_array_5(ram_array_5),
.\ff_active[1] (\ff_active[1] ),
.ff_nint2(ff_nint2),
.ff_nrd2(ff_nrd2),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[2] (\ff_active[2] ),
.n280(n280),
.o(o),
.o_605(o_605),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.n4(n4),
.reg_wts_enable(reg_wts_enable),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_oe(sram_oe),
.\ff_ch0_key[1] (\ff_ch0_key[1] ),
.\ff_ch1_key[1] (\ff_ch1_key[1] ),
.\ff_reg_ar_a0[7] (\ff_reg_ar_a0[7] ),
.\ff_reg_ar_a0[6] (\ff_reg_ar_a0[6] ),
.\ff_reg_ar_a0[5] (\ff_reg_ar_a0[5] ),
.\ff_reg_ar_a0[4] (\ff_reg_ar_a0[4] ),
.\ff_reg_ar_a0[3] (\ff_reg_ar_a0[3] ),
.\ff_reg_ar_a0[2] (\ff_reg_ar_a0[2] ),
.\ff_reg_ar_a0[1] (\ff_reg_ar_a0[1] ),
.\ff_reg_ar_a0[0] (\ff_reg_ar_a0[0] ),
.\ff_reg_dr_a0[7] (\ff_reg_dr_a0[7] ),
.\ff_reg_dr_a0[6] (\ff_reg_dr_a0[6] ),
.\ff_reg_dr_a0[5] (\ff_reg_dr_a0[5] ),
.\ff_reg_dr_a0[4] (\ff_reg_dr_a0[4] ),
.\ff_reg_dr_a0[3] (\ff_reg_dr_a0[3] ),
.\ff_reg_dr_a0[2] (\ff_reg_dr_a0[2] ),
.\ff_reg_dr_a0[1] (\ff_reg_dr_a0[1] ),
.\ff_reg_dr_a0[0] (\ff_reg_dr_a0[0] ),
.\ff_reg_sr_a0[7] (\ff_reg_sr_a0[7] ),
.\ff_reg_sr_a0[6] (\ff_reg_sr_a0[6] ),
.\ff_reg_sr_a0[5] (\ff_reg_sr_a0[5] ),
.\ff_reg_sr_a0[4] (\ff_reg_sr_a0[4] ),
.\ff_reg_sr_a0[3] (\ff_reg_sr_a0[3] ),
.\ff_reg_sr_a0[2] (\ff_reg_sr_a0[2] ),
.\ff_reg_sr_a0[1] (\ff_reg_sr_a0[1] ),
.\ff_reg_sr_a0[0] (\ff_reg_sr_a0[0] ),
.\ff_reg_rr_a0[7] (\ff_reg_rr_a0[7] ),
.\ff_reg_rr_a0[6] (\ff_reg_rr_a0[6] ),
.\ff_reg_rr_a0[5] (\ff_reg_rr_a0[5] ),
.\ff_reg_rr_a0[4] (\ff_reg_rr_a0[4] ),
.\ff_reg_rr_a0[3] (\ff_reg_rr_a0[3] ),
.\ff_reg_rr_a0[2] (\ff_reg_rr_a0[2] ),
.\ff_reg_rr_a0[1] (\ff_reg_rr_a0[1] ),
.\ff_reg_rr_a0[0] (\ff_reg_rr_a0[0] ),
.\ff_reg_sl_a0[5] (\ff_reg_sl_a0[5] ),
.\ff_reg_sl_a0[4] (\ff_reg_sl_a0[4] ),
.\ff_reg_sl_a0[3] (\ff_reg_sl_a0[3] ),
.\ff_reg_sl_a0[2] (\ff_reg_sl_a0[2] ),
.\ff_reg_sl_a0[1] (\ff_reg_sl_a0[1] ),
.\ff_reg_sl_a0[0] (\ff_reg_sl_a0[0] ),
.\ff_reg_ar_b0[7] (\ff_reg_ar_b0[7] ),
.\ff_reg_ar_b0[6] (\ff_reg_ar_b0[6] ),
.\ff_reg_ar_b0[5] (\ff_reg_ar_b0[5] ),
.\ff_reg_ar_b0[4] (\ff_reg_ar_b0[4] ),
.\ff_reg_ar_b0[3] (\ff_reg_ar_b0[3] ),
.\ff_reg_ar_b0[2] (\ff_reg_ar_b0[2] ),
.\ff_reg_ar_b0[1] (\ff_reg_ar_b0[1] ),
.\ff_reg_ar_b0[0] (\ff_reg_ar_b0[0] ),
.\ff_reg_dr_b0[7] (\ff_reg_dr_b0[7] ),
.\ff_reg_dr_b0[6] (\ff_reg_dr_b0[6] ),
.\ff_reg_dr_b0[5] (\ff_reg_dr_b0[5] ),
.\ff_reg_dr_b0[4] (\ff_reg_dr_b0[4] ),
.\ff_reg_dr_b0[3] (\ff_reg_dr_b0[3] ),
.\ff_reg_dr_b0[2] (\ff_reg_dr_b0[2] ),
.\ff_reg_dr_b0[1] (\ff_reg_dr_b0[1] ),
.\ff_reg_dr_b0[0] (\ff_reg_dr_b0[0] ),
.\ff_reg_sr_b0[7] (\ff_reg_sr_b0[7] ),
.\ff_reg_sr_b0[6] (\ff_reg_sr_b0[6] ),
.\ff_reg_sr_b0[5] (\ff_reg_sr_b0[5] ),
.\ff_reg_sr_b0[4] (\ff_reg_sr_b0[4] ),
.\ff_reg_sr_b0[3] (\ff_reg_sr_b0[3] ),
.\ff_reg_sr_b0[2] (\ff_reg_sr_b0[2] ),
.\ff_reg_sr_b0[1] (\ff_reg_sr_b0[1] ),
.\ff_reg_sr_b0[0] (\ff_reg_sr_b0[0] ),
.\ff_reg_rr_b0[7] (\ff_reg_rr_b0[7] ),
.\ff_reg_rr_b0[6] (\ff_reg_rr_b0[6] ),
.\ff_reg_rr_b0[5] (\ff_reg_rr_b0[5] ),
.\ff_reg_rr_b0[4] (\ff_reg_rr_b0[4] ),
.\ff_reg_rr_b0[3] (\ff_reg_rr_b0[3] ),
.\ff_reg_rr_b0[2] (\ff_reg_rr_b0[2] ),
.\ff_reg_rr_b0[1] (\ff_reg_rr_b0[1] ),
.\ff_reg_rr_b0[0] (\ff_reg_rr_b0[0] ),
.\ff_reg_sl_b0[5] (\ff_reg_sl_b0[5] ),
.\ff_reg_sl_b0[4] (\ff_reg_sl_b0[4] ),
.\ff_reg_sl_b0[3] (\ff_reg_sl_b0[3] ),
.\ff_reg_sl_b0[2] (\ff_reg_sl_b0[2] ),
.\ff_reg_sl_b0[1] (\ff_reg_sl_b0[1] ),
.\ff_reg_sl_b0[0] (\ff_reg_sl_b0[0] ),
.\ff_reg_ar_c0[7] (\ff_reg_ar_c0[7] ),
.\ff_reg_ar_c0[6] (\ff_reg_ar_c0[6] ),
.\ff_reg_ar_c0[5] (\ff_reg_ar_c0[5] ),
.\ff_reg_ar_c0[4] (\ff_reg_ar_c0[4] ),
.\ff_reg_ar_c0[3] (\ff_reg_ar_c0[3] ),
.\ff_reg_ar_c0[2] (\ff_reg_ar_c0[2] ),
.\ff_reg_ar_c0[1] (\ff_reg_ar_c0[1] ),
.\ff_reg_ar_c0[0] (\ff_reg_ar_c0[0] ),
.\ff_reg_dr_c0[7] (\ff_reg_dr_c0[7] ),
.\ff_reg_dr_c0[6] (\ff_reg_dr_c0[6] ),
.\ff_reg_dr_c0[5] (\ff_reg_dr_c0[5] ),
.\ff_reg_dr_c0[4] (\ff_reg_dr_c0[4] ),
.\ff_reg_dr_c0[3] (\ff_reg_dr_c0[3] ),
.\ff_reg_dr_c0[2] (\ff_reg_dr_c0[2] ),
.\ff_reg_dr_c0[1] (\ff_reg_dr_c0[1] ),
.\ff_reg_dr_c0[0] (\ff_reg_dr_c0[0] ),
.\ff_reg_sr_c0[7] (\ff_reg_sr_c0[7] ),
.\ff_reg_sr_c0[6] (\ff_reg_sr_c0[6] ),
.\ff_reg_sr_c0[5] (\ff_reg_sr_c0[5] ),
.\ff_reg_sr_c0[4] (\ff_reg_sr_c0[4] ),
.\ff_reg_sr_c0[3] (\ff_reg_sr_c0[3] ),
.\ff_reg_sr_c0[2] (\ff_reg_sr_c0[2] ),
.\ff_reg_sr_c0[1] (\ff_reg_sr_c0[1] ),
.\ff_reg_sr_c0[0] (\ff_reg_sr_c0[0] ),
.\ff_reg_rr_c0[7] (\ff_reg_rr_c0[7] ),
.\ff_reg_rr_c0[6] (\ff_reg_rr_c0[6] ),
.\ff_reg_rr_c0[5] (\ff_reg_rr_c0[5] ),
.\ff_reg_rr_c0[4] (\ff_reg_rr_c0[4] ),
.\ff_reg_rr_c0[3] (\ff_reg_rr_c0[3] ),
.\ff_reg_rr_c0[2] (\ff_reg_rr_c0[2] ),
.\ff_reg_rr_c0[1] (\ff_reg_rr_c0[1] ),
.\ff_reg_rr_c0[0] (\ff_reg_rr_c0[0] ),
.\ff_reg_sl_c0[5] (\ff_reg_sl_c0[5] ),
.\ff_reg_sl_c0[4] (\ff_reg_sl_c0[4] ),
.\ff_reg_sl_c0[3] (\ff_reg_sl_c0[3] ),
.\ff_reg_sl_c0[2] (\ff_reg_sl_c0[2] ),
.\ff_reg_sl_c0[1] (\ff_reg_sl_c0[1] ),
.\ff_reg_sl_c0[0] (\ff_reg_sl_c0[0] ),
.\ff_reg_dr_d0[7] (\ff_reg_dr_d0[7] ),
.\ff_reg_dr_d0[6] (\ff_reg_dr_d0[6] ),
.\ff_reg_dr_d0[5] (\ff_reg_dr_d0[5] ),
.\ff_reg_dr_d0[4] (\ff_reg_dr_d0[4] ),
.\ff_reg_dr_d0[3] (\ff_reg_dr_d0[3] ),
.\ff_reg_dr_d0[2] (\ff_reg_dr_d0[2] ),
.\ff_reg_dr_d0[1] (\ff_reg_dr_d0[1] ),
.\ff_reg_dr_d0[0] (\ff_reg_dr_d0[0] ),
.\ff_reg_sr_d0[7] (\ff_reg_sr_d0[7] ),
.\ff_reg_sr_d0[6] (\ff_reg_sr_d0[6] ),
.\ff_reg_sr_d0[5] (\ff_reg_sr_d0[5] ),
.\ff_reg_sr_d0[4] (\ff_reg_sr_d0[4] ),
.\ff_reg_sr_d0[3] (\ff_reg_sr_d0[3] ),
.\ff_reg_sr_d0[2] (\ff_reg_sr_d0[2] ),
.\ff_reg_sr_d0[1] (\ff_reg_sr_d0[1] ),
.\ff_reg_sr_d0[0] (\ff_reg_sr_d0[0] ),
.\ff_reg_rr_d0[7] (\ff_reg_rr_d0[7] ),
.\ff_reg_rr_d0[6] (\ff_reg_rr_d0[6] ),
.\ff_reg_rr_d0[5] (\ff_reg_rr_d0[5] ),
.\ff_reg_rr_d0[4] (\ff_reg_rr_d0[4] ),
.\ff_reg_rr_d0[3] (\ff_reg_rr_d0[3] ),
.\ff_reg_rr_d0[2] (\ff_reg_rr_d0[2] ),
.\ff_reg_rr_d0[1] (\ff_reg_rr_d0[1] ),
.\ff_reg_rr_d0[0] (\ff_reg_rr_d0[0] ),
.\ff_reg_sl_d0[5] (\ff_reg_sl_d0[5] ),
.\ff_reg_sl_d0[4] (\ff_reg_sl_d0[4] ),
.\ff_reg_sl_d0[3] (\ff_reg_sl_d0[3] ),
.\ff_reg_sl_d0[2] (\ff_reg_sl_d0[2] ),
.\ff_reg_sl_d0[1] (\ff_reg_sl_d0[1] ),
.\ff_reg_sl_d0[0] (\ff_reg_sl_d0[0] ),
.\ff_reg_ar_e0[7] (\ff_reg_ar_e0[7] ),
.\ff_reg_ar_e0[6] (\ff_reg_ar_e0[6] ),
.\ff_reg_ar_e0[5] (\ff_reg_ar_e0[5] ),
.\ff_reg_ar_e0[4] (\ff_reg_ar_e0[4] ),
.\ff_reg_ar_e0[3] (\ff_reg_ar_e0[3] ),
.\ff_reg_ar_e0[2] (\ff_reg_ar_e0[2] ),
.\ff_reg_ar_e0[1] (\ff_reg_ar_e0[1] ),
.\ff_reg_ar_e0[0] (\ff_reg_ar_e0[0] ),
.\ff_reg_dr_e0[7] (\ff_reg_dr_e0[7] ),
.\ff_reg_dr_e0[6] (\ff_reg_dr_e0[6] ),
.\ff_reg_dr_e0[5] (\ff_reg_dr_e0[5] ),
.\ff_reg_dr_e0[4] (\ff_reg_dr_e0[4] ),
.\ff_reg_dr_e0[3] (\ff_reg_dr_e0[3] ),
.\ff_reg_dr_e0[2] (\ff_reg_dr_e0[2] ),
.\ff_reg_dr_e0[1] (\ff_reg_dr_e0[1] ),
.\ff_reg_dr_e0[0] (\ff_reg_dr_e0[0] ),
.\ff_reg_sr_e0[7] (\ff_reg_sr_e0[7] ),
.\ff_reg_sr_e0[6] (\ff_reg_sr_e0[6] ),
.\ff_reg_sr_e0[5] (\ff_reg_sr_e0[5] ),
.\ff_reg_sr_e0[4] (\ff_reg_sr_e0[4] ),
.\ff_reg_sr_e0[3] (\ff_reg_sr_e0[3] ),
.\ff_reg_sr_e0[2] (\ff_reg_sr_e0[2] ),
.\ff_reg_sr_e0[1] (\ff_reg_sr_e0[1] ),
.\ff_reg_sr_e0[0] (\ff_reg_sr_e0[0] ),
.\ff_reg_rr_e0[7] (\ff_reg_rr_e0[7] ),
.\ff_reg_rr_e0[6] (\ff_reg_rr_e0[6] ),
.\ff_reg_rr_e0[5] (\ff_reg_rr_e0[5] ),
.\ff_reg_rr_e0[4] (\ff_reg_rr_e0[4] ),
.\ff_reg_rr_e0[3] (\ff_reg_rr_e0[3] ),
.\ff_reg_rr_e0[2] (\ff_reg_rr_e0[2] ),
.\ff_reg_rr_e0[1] (\ff_reg_rr_e0[1] ),
.\ff_reg_rr_e0[0] (\ff_reg_rr_e0[0] ),
.\ff_reg_sl_e0[5] (\ff_reg_sl_e0[5] ),
.\ff_reg_sl_e0[4] (\ff_reg_sl_e0[4] ),
.\ff_reg_sl_e0[3] (\ff_reg_sl_e0[3] ),
.\ff_reg_sl_e0[2] (\ff_reg_sl_e0[2] ),
.\ff_reg_sl_e0[1] (\ff_reg_sl_e0[1] ),
.\ff_reg_sl_e0[0] (\ff_reg_sl_e0[0] ),
.\ff_reg_ar_a1[7] (\ff_reg_ar_a1[7] ),
.\ff_reg_ar_a1[6] (\ff_reg_ar_a1[6] ),
.\ff_reg_ar_a1[5] (\ff_reg_ar_a1[5] ),
.\ff_reg_ar_a1[4] (\ff_reg_ar_a1[4] ),
.\ff_reg_ar_a1[3] (\ff_reg_ar_a1[3] ),
.\ff_reg_ar_a1[2] (\ff_reg_ar_a1[2] ),
.\ff_reg_ar_a1[1] (\ff_reg_ar_a1[1] ),
.\ff_reg_ar_a1[0] (\ff_reg_ar_a1[0] ),
.\ff_reg_dr_a1[7] (\ff_reg_dr_a1[7] ),
.\ff_reg_dr_a1[6] (\ff_reg_dr_a1[6] ),
.\ff_reg_dr_a1[5] (\ff_reg_dr_a1[5] ),
.\ff_reg_dr_a1[4] (\ff_reg_dr_a1[4] ),
.\ff_reg_dr_a1[3] (\ff_reg_dr_a1[3] ),
.\ff_reg_dr_a1[2] (\ff_reg_dr_a1[2] ),
.\ff_reg_dr_a1[1] (\ff_reg_dr_a1[1] ),
.\ff_reg_dr_a1[0] (\ff_reg_dr_a1[0] ),
.\ff_reg_sr_a1[7] (\ff_reg_sr_a1[7] ),
.\ff_reg_sr_a1[6] (\ff_reg_sr_a1[6] ),
.\ff_reg_sr_a1[5] (\ff_reg_sr_a1[5] ),
.\ff_reg_sr_a1[4] (\ff_reg_sr_a1[4] ),
.\ff_reg_sr_a1[3] (\ff_reg_sr_a1[3] ),
.\ff_reg_sr_a1[2] (\ff_reg_sr_a1[2] ),
.\ff_reg_sr_a1[1] (\ff_reg_sr_a1[1] ),
.\ff_reg_sr_a1[0] (\ff_reg_sr_a1[0] ),
.\ff_reg_rr_a1[7] (\ff_reg_rr_a1[7] ),
.\ff_reg_rr_a1[6] (\ff_reg_rr_a1[6] ),
.\ff_reg_rr_a1[5] (\ff_reg_rr_a1[5] ),
.\ff_reg_rr_a1[4] (\ff_reg_rr_a1[4] ),
.\ff_reg_rr_a1[3] (\ff_reg_rr_a1[3] ),
.\ff_reg_rr_a1[2] (\ff_reg_rr_a1[2] ),
.\ff_reg_rr_a1[1] (\ff_reg_rr_a1[1] ),
.\ff_reg_rr_a1[0] (\ff_reg_rr_a1[0] ),
.\ff_reg_sl_a1[5] (\ff_reg_sl_a1[5] ),
.\ff_reg_sl_a1[4] (\ff_reg_sl_a1[4] ),
.\ff_reg_sl_a1[3] (\ff_reg_sl_a1[3] ),
.\ff_reg_sl_a1[2] (\ff_reg_sl_a1[2] ),
.\ff_reg_sl_a1[1] (\ff_reg_sl_a1[1] ),
.\ff_reg_sl_a1[0] (\ff_reg_sl_a1[0] ),
.\ff_reg_ar_b1[7] (\ff_reg_ar_b1[7] ),
.\ff_reg_ar_b1[6] (\ff_reg_ar_b1[6] ),
.\ff_reg_ar_b1[5] (\ff_reg_ar_b1[5] ),
.\ff_reg_ar_b1[4] (\ff_reg_ar_b1[4] ),
.\ff_reg_ar_b1[3] (\ff_reg_ar_b1[3] ),
.\ff_reg_ar_b1[2] (\ff_reg_ar_b1[2] ),
.\ff_reg_ar_b1[1] (\ff_reg_ar_b1[1] ),
.\ff_reg_ar_b1[0] (\ff_reg_ar_b1[0] ),
.\ff_reg_dr_b1[7] (\ff_reg_dr_b1[7] ),
.\ff_reg_dr_b1[6] (\ff_reg_dr_b1[6] ),
.\ff_reg_dr_b1[5] (\ff_reg_dr_b1[5] ),
.\ff_reg_dr_b1[4] (\ff_reg_dr_b1[4] ),
.\ff_reg_dr_b1[3] (\ff_reg_dr_b1[3] ),
.\ff_reg_dr_b1[2] (\ff_reg_dr_b1[2] ),
.\ff_reg_dr_b1[1] (\ff_reg_dr_b1[1] ),
.\ff_reg_dr_b1[0] (\ff_reg_dr_b1[0] ),
.\ff_reg_sr_b1[7] (\ff_reg_sr_b1[7] ),
.\ff_reg_sr_b1[6] (\ff_reg_sr_b1[6] ),
.\ff_reg_sr_b1[5] (\ff_reg_sr_b1[5] ),
.\ff_reg_sr_b1[4] (\ff_reg_sr_b1[4] ),
.\ff_reg_sr_b1[3] (\ff_reg_sr_b1[3] ),
.\ff_reg_sr_b1[2] (\ff_reg_sr_b1[2] ),
.\ff_reg_sr_b1[1] (\ff_reg_sr_b1[1] ),
.\ff_reg_sr_b1[0] (\ff_reg_sr_b1[0] ),
.\ff_reg_rr_b1[7] (\ff_reg_rr_b1[7] ),
.\ff_reg_rr_b1[6] (\ff_reg_rr_b1[6] ),
.\ff_reg_rr_b1[5] (\ff_reg_rr_b1[5] ),
.\ff_reg_rr_b1[4] (\ff_reg_rr_b1[4] ),
.\ff_reg_rr_b1[3] (\ff_reg_rr_b1[3] ),
.\ff_reg_rr_b1[2] (\ff_reg_rr_b1[2] ),
.\ff_reg_rr_b1[1] (\ff_reg_rr_b1[1] ),
.\ff_reg_rr_b1[0] (\ff_reg_rr_b1[0] ),
.\ff_reg_sl_b1[5] (\ff_reg_sl_b1[5] ),
.\ff_reg_sl_b1[4] (\ff_reg_sl_b1[4] ),
.\ff_reg_sl_b1[3] (\ff_reg_sl_b1[3] ),
.\ff_reg_sl_b1[2] (\ff_reg_sl_b1[2] ),
.\ff_reg_sl_b1[1] (\ff_reg_sl_b1[1] ),
.\ff_reg_sl_b1[0] (\ff_reg_sl_b1[0] ),
.\ff_reg_ar_c1[7] (\ff_reg_ar_c1[7] ),
.\ff_reg_ar_c1[6] (\ff_reg_ar_c1[6] ),
.\ff_reg_ar_c1[5] (\ff_reg_ar_c1[5] ),
.\ff_reg_ar_c1[4] (\ff_reg_ar_c1[4] ),
.\ff_reg_ar_c1[3] (\ff_reg_ar_c1[3] ),
.\ff_reg_ar_c1[2] (\ff_reg_ar_c1[2] ),
.\ff_reg_ar_c1[1] (\ff_reg_ar_c1[1] ),
.\ff_reg_ar_c1[0] (\ff_reg_ar_c1[0] ),
.\ff_reg_dr_c1[7] (\ff_reg_dr_c1[7] ),
.\ff_reg_dr_c1[6] (\ff_reg_dr_c1[6] ),
.\ff_reg_dr_c1[5] (\ff_reg_dr_c1[5] ),
.\ff_reg_dr_c1[4] (\ff_reg_dr_c1[4] ),
.\ff_reg_dr_c1[3] (\ff_reg_dr_c1[3] ),
.\ff_reg_dr_c1[2] (\ff_reg_dr_c1[2] ),
.\ff_reg_dr_c1[1] (\ff_reg_dr_c1[1] ),
.\ff_reg_dr_c1[0] (\ff_reg_dr_c1[0] ),
.\ff_reg_sr_c1[7] (\ff_reg_sr_c1[7] ),
.\ff_reg_sr_c1[6] (\ff_reg_sr_c1[6] ),
.\ff_reg_sr_c1[5] (\ff_reg_sr_c1[5] ),
.\ff_reg_sr_c1[4] (\ff_reg_sr_c1[4] ),
.\ff_reg_sr_c1[3] (\ff_reg_sr_c1[3] ),
.\ff_reg_sr_c1[2] (\ff_reg_sr_c1[2] ),
.\ff_reg_sr_c1[1] (\ff_reg_sr_c1[1] ),
.\ff_reg_sr_c1[0] (\ff_reg_sr_c1[0] ),
.\ff_reg_rr_c1[7] (\ff_reg_rr_c1[7] ),
.\ff_reg_rr_c1[6] (\ff_reg_rr_c1[6] ),
.\ff_reg_rr_c1[5] (\ff_reg_rr_c1[5] ),
.\ff_reg_rr_c1[4] (\ff_reg_rr_c1[4] ),
.\ff_reg_rr_c1[3] (\ff_reg_rr_c1[3] ),
.\ff_reg_rr_c1[2] (\ff_reg_rr_c1[2] ),
.\ff_reg_rr_c1[1] (\ff_reg_rr_c1[1] ),
.\ff_reg_rr_c1[0] (\ff_reg_rr_c1[0] ),
.\ff_reg_sl_c1[5] (\ff_reg_sl_c1[5] ),
.\ff_reg_sl_c1[4] (\ff_reg_sl_c1[4] ),
.\ff_reg_sl_c1[3] (\ff_reg_sl_c1[3] ),
.\ff_reg_sl_c1[2] (\ff_reg_sl_c1[2] ),
.\ff_reg_sl_c1[1] (\ff_reg_sl_c1[1] ),
.\ff_reg_sl_c1[0] (\ff_reg_sl_c1[0] ),
.\ff_reg_ar_d1[7] (\ff_reg_ar_d1[7] ),
.\ff_reg_ar_d1[6] (\ff_reg_ar_d1[6] ),
.\ff_reg_ar_d1[5] (\ff_reg_ar_d1[5] ),
.\ff_reg_ar_d1[4] (\ff_reg_ar_d1[4] ),
.\ff_reg_ar_d1[3] (\ff_reg_ar_d1[3] ),
.\ff_reg_ar_d1[2] (\ff_reg_ar_d1[2] ),
.\ff_reg_ar_d1[1] (\ff_reg_ar_d1[1] ),
.\ff_reg_ar_d1[0] (\ff_reg_ar_d1[0] ),
.\ff_reg_dr_d1[7] (\ff_reg_dr_d1[7] ),
.\ff_reg_dr_d1[6] (\ff_reg_dr_d1[6] ),
.\ff_reg_dr_d1[5] (\ff_reg_dr_d1[5] ),
.\ff_reg_dr_d1[4] (\ff_reg_dr_d1[4] ),
.\ff_reg_dr_d1[3] (\ff_reg_dr_d1[3] ),
.\ff_reg_dr_d1[2] (\ff_reg_dr_d1[2] ),
.\ff_reg_dr_d1[1] (\ff_reg_dr_d1[1] ),
.\ff_reg_dr_d1[0] (\ff_reg_dr_d1[0] ),
.\ff_reg_sr_d1[7] (\ff_reg_sr_d1[7] ),
.\ff_reg_sr_d1[6] (\ff_reg_sr_d1[6] ),
.\ff_reg_sr_d1[5] (\ff_reg_sr_d1[5] ),
.\ff_reg_sr_d1[4] (\ff_reg_sr_d1[4] ),
.\ff_reg_sr_d1[3] (\ff_reg_sr_d1[3] ),
.\ff_reg_sr_d1[2] (\ff_reg_sr_d1[2] ),
.\ff_reg_sr_d1[1] (\ff_reg_sr_d1[1] ),
.\ff_reg_sr_d1[0] (\ff_reg_sr_d1[0] ),
.\ff_reg_rr_d1[7] (\ff_reg_rr_d1[7] ),
.\ff_reg_rr_d1[6] (\ff_reg_rr_d1[6] ),
.\ff_reg_rr_d1[5] (\ff_reg_rr_d1[5] ),
.\ff_reg_rr_d1[4] (\ff_reg_rr_d1[4] ),
.\ff_reg_rr_d1[3] (\ff_reg_rr_d1[3] ),
.\ff_reg_rr_d1[2] (\ff_reg_rr_d1[2] ),
.\ff_reg_rr_d1[1] (\ff_reg_rr_d1[1] ),
.\ff_reg_rr_d1[0] (\ff_reg_rr_d1[0] ),
.\ff_reg_sl_d1[5] (\ff_reg_sl_d1[5] ),
.\ff_reg_sl_d1[4] (\ff_reg_sl_d1[4] ),
.\ff_reg_sl_d1[3] (\ff_reg_sl_d1[3] ),
.\ff_reg_sl_d1[2] (\ff_reg_sl_d1[2] ),
.\ff_reg_sl_d1[1] (\ff_reg_sl_d1[1] ),
.\ff_reg_sl_d1[0] (\ff_reg_sl_d1[0] ),
.\ff_reg_ar_e1[7] (\ff_reg_ar_e1[7] ),
.\ff_reg_ar_e1[6] (\ff_reg_ar_e1[6] ),
.\ff_reg_ar_e1[5] (\ff_reg_ar_e1[5] ),
.\ff_reg_ar_e1[4] (\ff_reg_ar_e1[4] ),
.\ff_reg_ar_e1[3] (\ff_reg_ar_e1[3] ),
.\ff_reg_ar_e1[2] (\ff_reg_ar_e1[2] ),
.\ff_reg_ar_e1[1] (\ff_reg_ar_e1[1] ),
.\ff_reg_ar_e1[0] (\ff_reg_ar_e1[0] ),
.\ff_reg_dr_e1[7] (\ff_reg_dr_e1[7] ),
.\ff_reg_dr_e1[6] (\ff_reg_dr_e1[6] ),
.\ff_reg_dr_e1[5] (\ff_reg_dr_e1[5] ),
.\ff_reg_dr_e1[4] (\ff_reg_dr_e1[4] ),
.\ff_reg_dr_e1[3] (\ff_reg_dr_e1[3] ),
.\ff_reg_dr_e1[2] (\ff_reg_dr_e1[2] ),
.\ff_reg_dr_e1[1] (\ff_reg_dr_e1[1] ),
.\ff_reg_dr_e1[0] (\ff_reg_dr_e1[0] ),
.\ff_reg_sr_e1[7] (\ff_reg_sr_e1[7] ),
.\ff_reg_sr_e1[6] (\ff_reg_sr_e1[6] ),
.\ff_reg_sr_e1[5] (\ff_reg_sr_e1[5] ),
.\ff_reg_sr_e1[4] (\ff_reg_sr_e1[4] ),
.\ff_reg_sr_e1[3] (\ff_reg_sr_e1[3] ),
.\ff_reg_sr_e1[2] (\ff_reg_sr_e1[2] ),
.\ff_reg_sr_e1[1] (\ff_reg_sr_e1[1] ),
.\ff_reg_sr_e1[0] (\ff_reg_sr_e1[0] ),
.\ff_reg_rr_e1[7] (\ff_reg_rr_e1[7] ),
.\ff_reg_rr_e1[6] (\ff_reg_rr_e1[6] ),
.\ff_reg_rr_e1[5] (\ff_reg_rr_e1[5] ),
.\ff_reg_rr_e1[4] (\ff_reg_rr_e1[4] ),
.\ff_reg_rr_e1[3] (\ff_reg_rr_e1[3] ),
.\ff_reg_rr_e1[2] (\ff_reg_rr_e1[2] ),
.\ff_reg_rr_e1[1] (\ff_reg_rr_e1[1] ),
.\ff_reg_rr_e1[0] (\ff_reg_rr_e1[0] ),
.\ff_reg_sl_e1[5] (\ff_reg_sl_e1[5] ),
.\ff_reg_sl_e1[4] (\ff_reg_sl_e1[4] ),
.\ff_reg_sl_e1[3] (\ff_reg_sl_e1[3] ),
.\ff_reg_sl_e1[2] (\ff_reg_sl_e1[2] ),
.\ff_reg_sl_e1[1] (\ff_reg_sl_e1[1] ),
.\ff_reg_sl_e1[0] (\ff_reg_sl_e1[0] ),
.\ff_reg_enable_a0[1] (\ff_reg_enable_a0[1] ),
.\ff_reg_enable_a0[0] (\ff_reg_enable_a0[0] ),
.reg_noise_enable_a0(reg_noise_enable_a0),
.\reg_noise_sel_a0[1] (\reg_noise_sel_a0[1] ),
.\reg_noise_sel_a0[0] (\reg_noise_sel_a0[0] ),
.\ff_reg_enable_b0[1] (\ff_reg_enable_b0[1] ),
.\ff_reg_enable_b0[0] (\ff_reg_enable_b0[0] ),
.reg_noise_enable_b0(reg_noise_enable_b0),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\ff_reg_enable_c0[1] (\ff_reg_enable_c0[1] ),
.\ff_reg_enable_c0[0] (\ff_reg_enable_c0[0] ),
.reg_noise_enable_c0(reg_noise_enable_c0),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\ff_reg_enable_d0[1] (\ff_reg_enable_d0[1] ),
.\ff_reg_enable_d0[0] (\ff_reg_enable_d0[0] ),
.reg_noise_enable_d0(reg_noise_enable_d0),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\ff_reg_enable_e0[1] (\ff_reg_enable_e0[1] ),
.\ff_reg_enable_e0[0] (\ff_reg_enable_e0[0] ),
.reg_noise_enable_e0(reg_noise_enable_e0),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.\ff_reg_wave_length_e0[1] (\ff_reg_wave_length_e0[1] ),
.\ff_reg_wave_length_e0[0] (\ff_reg_wave_length_e0[0] ),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.\ff_reg_enable_a1[1] (\ff_reg_enable_a1[1] ),
.\ff_reg_enable_a1[0] (\ff_reg_enable_a1[0] ),
.ff_reg_noise_enable_a1(ff_reg_noise_enable_a1),
.\ff_reg_noise_sel_a1[1] (\ff_reg_noise_sel_a1[1] ),
.\ff_reg_noise_sel_a1[0] (\ff_reg_noise_sel_a1[0] ),
.ff_reg_clone_adsr_a1(ff_reg_clone_adsr_a1),
.ff_reg_clone_noise_a1(ff_reg_clone_noise_a1),
.ff_reg_clone_key_a1(ff_reg_clone_key_a1),
.\ff_reg_enable_b1[1] (\ff_reg_enable_b1[1] ),
.\ff_reg_enable_b1[0] (\ff_reg_enable_b1[0] ),
.ff_reg_noise_enable_b1(ff_reg_noise_enable_b1),
.ff_reg_clone_key_b1(ff_reg_clone_key_b1),
.\ff_reg_enable_c1[1] (\ff_reg_enable_c1[1] ),
.\ff_reg_enable_c1[0] (\ff_reg_enable_c1[0] ),
.ff_reg_noise_enable_c1(ff_reg_noise_enable_c1),
.ff_reg_clone_key_c1(ff_reg_clone_key_c1),
.\ff_reg_enable_d1[1] (\ff_reg_enable_d1[1] ),
.\ff_reg_enable_d1[0] (\ff_reg_enable_d1[0] ),
.ff_reg_noise_enable_d1(ff_reg_noise_enable_d1),
.ff_reg_clone_key_d1(ff_reg_clone_key_d1),
.\ff_reg_enable_e1[1] (\ff_reg_enable_e1[1] ),
.\ff_reg_enable_e1[0] (\ff_reg_enable_e1[0] ),
.ff_reg_noise_enable_e1(ff_reg_noise_enable_e1),
.ff_reg_clone_frequency_e1(ff_reg_clone_frequency_e1),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.ff_reg_clone_key_e1(ff_reg_clone_key_e1),
.\ff_reg_wave_length_e1[1] (\ff_reg_wave_length_e1[1] ),
.\ff_reg_wave_length_e1[0] (\ff_reg_wave_length_e1[0] ),
.\ff_reg_frequency_count_e1[11] (\ff_reg_frequency_count_e1[11] ),
.\ff_reg_frequency_count_e1[10] (\ff_reg_frequency_count_e1[10] ),
.\ff_reg_frequency_count_e1[9] (\ff_reg_frequency_count_e1[9] ),
.\ff_reg_frequency_count_e1[8] (\ff_reg_frequency_count_e1[8] ),
.\ff_reg_frequency_count_e1[7] (\ff_reg_frequency_count_e1[7] ),
.\ff_reg_frequency_count_e1[6] (\ff_reg_frequency_count_e1[6] ),
.\ff_reg_frequency_count_e1[5] (\ff_reg_frequency_count_e1[5] ),
.\ff_reg_frequency_count_e1[4] (\ff_reg_frequency_count_e1[4] ),
.\ff_reg_frequency_count_e1[3] (\ff_reg_frequency_count_e1[3] ),
.\ff_reg_frequency_count_e1[2] (\ff_reg_frequency_count_e1[2] ),
.\ff_reg_frequency_count_e1[1] (\ff_reg_frequency_count_e1[1] ),
.\ff_reg_frequency_count_e1[0] (\ff_reg_frequency_count_e1[0] ),
.\reg_noise_frequency0[4] (\reg_noise_frequency0[4] ),
.\reg_noise_frequency0[3] (\reg_noise_frequency0[3] ),
.\reg_noise_frequency0[2] (\reg_noise_frequency0[2] ),
.\reg_noise_frequency0[1] (\reg_noise_frequency0[1] ),
.\reg_noise_frequency0[0] (\reg_noise_frequency0[0] ),
.\reg_noise_frequency1[4] (\reg_noise_frequency1[4] ),
.\reg_noise_frequency1[3] (\reg_noise_frequency1[3] ),
.\reg_noise_frequency1[2] (\reg_noise_frequency1[2] ),
.\reg_noise_frequency1[1] (\reg_noise_frequency1[1] ),
.\reg_noise_frequency1[0] (\reg_noise_frequency1[0] ),
.\reg_noise_frequency2[4] (\reg_noise_frequency2[4] ),
.\reg_noise_frequency2[3] (\reg_noise_frequency2[3] ),
.\reg_noise_frequency2[2] (\reg_noise_frequency2[2] ),
.\reg_noise_frequency2[1] (\reg_noise_frequency2[1] ),
.\reg_noise_frequency2[0] (\reg_noise_frequency2[0] ),
.\reg_noise_frequency3[4] (\reg_noise_frequency3[4] ),
.\reg_noise_frequency3[3] (\reg_noise_frequency3[3] ),
.\reg_noise_frequency3[2] (\reg_noise_frequency3[2] ),
.\reg_noise_frequency3[1] (\reg_noise_frequency3[1] ),
.\reg_noise_frequency3[0] (\reg_noise_frequency3[0] ),
.\reg_timer1_channel[3] (\reg_timer1_channel[3] ),
.\reg_timer1_channel[2] (\reg_timer1_channel[2] ),
.\reg_timer1_channel[1] (\reg_timer1_channel[1] ),
.\reg_timer1_channel[0] (\reg_timer1_channel[0] ),
.reg_timer1_clear(reg_timer1_clear),
.\reg_timer2_channel[3] (\reg_timer2_channel[3] ),
.\reg_timer2_channel[2] (\reg_timer2_channel[2] ),
.\reg_timer2_channel[1] (\reg_timer2_channel[1] ),
.\reg_timer2_channel[0] (\reg_timer2_channel[0] ),
.reg_timer2_clear(reg_timer2_clear),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.sram_ce0(sram_ce0),
.sram_ce1(sram_ce1),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.\sram_a[6] (\sram_a[6] ),
.\sram_a[5] (\sram_a[5] ),
.sram_we(sram_we),
.ff_ch0_key_on_5(ff_ch0_key_on_5),
.ff_ch0_key_release(ff_ch0_key_release),
.ff_ch0_key_off(ff_ch0_key_off),
.ff_ch1_key_on_5(ff_ch1_key_on_5),
.ff_ch1_key_release(ff_ch1_key_release),
.ff_ch1_key_off(ff_ch1_key_off),
.reg_timer1_enable(reg_timer1_enable),
.reg_timer2_enable(reg_timer2_enable),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.ext_memory_nactive(ext_memory_nactive),
.\reg_noise_sel_b1[1] (\reg_noise_sel_b1[1] ),
.\reg_noise_sel_b1[0] (\reg_noise_sel_b1[0] ),
.\reg_noise_sel_c1[1] (\reg_noise_sel_c1[1] ),
.\reg_noise_sel_c1[0] (\reg_noise_sel_c1[0] ),
.\reg_noise_sel_d1[1] (\reg_noise_sel_d1[1] ),
.\reg_noise_sel_d1[0] (\reg_noise_sel_d1[0] ),
.\reg_noise_sel_e1[1] (\reg_noise_sel_e1[1] ),
.\reg_noise_sel_e1[0] (\reg_noise_sel_e1[0] ),
.ff_ch1_key_on(ff_ch1_key_on),
.ff_ch0_key_on(ff_ch0_key_on),
.ff_ch0_key_on_17(ff_ch0_key_on_17),
.ff_ch1_key_on_15(ff_ch1_key_on_15),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ),
.n3(n3),
.n3_7(n3_7),
.n3_9(n3_9),
.n3_11(n3_11),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3_47(n3_47),
.n3_49(n3_49),
.n3_51(n3_51),
.n3_53(n3_53),
.n3_55(n3_55),
.n3_57(n3_57),
.n3_59(n3_59),
.n3_61(n3_61),
.n3_63(n3_63),
.n3_65(n3_65),
.n3_67(n3_67),
.n3_69(n3_69),
.n3_71(n3_71),
.o_9(o_9),
.o_15_8(o_15_8),
.o_41_10(o_41_10),
.o_47_9(o_47_9),
.o_45_12(o_45_12),
.o_51(o_51),
.o_57(o_57),
.o_63_11(o_63_11) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module wts_for_cartridge ( slot_a,clk,slot_nreset,slot_nsltsl,slot_nmerq,slot_nrd,slot_nwr,sw_mono,mem_a,left_out,right_out,slot_nint,mem_ncs,slot_d);
input [14:0] slot_a;
input clk;
input slot_nreset;
input slot_nsltsl;
input slot_nmerq;
input slot_nrd;
input slot_nwr;
input sw_mono;
output [7:0] mem_a;
output [11:0] left_out;
output [11:0] right_out;
output slot_nint;
output mem_ncs;
inout [7:0] slot_d;
wire slot_a_3;
wire slot_a_5;
wire slot_a_7;
wire slot_a_9;
wire slot_a_11;
wire slot_a_13;
wire slot_a_15;
wire slot_a_17;
wire slot_a_19;
wire slot_a_21;
wire slot_a_23;
wire slot_a_25;
wire slot_a_27;
wire slot_a_29;
wire slot_a_31;
wire clk_3;
wire slot_nreset_3;
wire slot_nsltsl_3;
wire slot_nmerq_3;
wire slot_nrd_3;
wire slot_nwr_3;
wire sw_mono_3;
wire slot_d_2;
wire slot_d_4;
wire slot_d_6;
wire slot_d_8;
wire slot_d_10;
wire slot_d_12;
wire slot_d_14;
wire slot_d_16;
wire GND;
wire ff_nwr1;
wire ff_nrd2;
wire ff_nwr2;
wire ff_nrd1;
wire \w_mono_out[0]_1 ;
wire \w_mono_out[0]_1_0_COUT ;
wire \w_mono_out[1]_1 ;
wire \w_mono_out[1]_1_0_COUT ;
wire \w_mono_out[2]_1 ;
wire \w_mono_out[2]_1_0_COUT ;
wire \w_mono_out[3]_1 ;
wire \w_mono_out[3]_1_0_COUT ;
wire \w_mono_out[4]_1 ;
wire \w_mono_out[4]_1_0_COUT ;
wire \w_mono_out[5]_1 ;
wire \w_mono_out[5]_1_0_COUT ;
wire \w_mono_out[6]_1 ;
wire \w_mono_out[6]_1_0_COUT ;
wire \w_mono_out[7]_1 ;
wire \w_mono_out[7]_1_0_COUT ;
wire \w_mono_out[8]_1 ;
wire \w_mono_out[8]_1_0_COUT ;
wire \w_mono_out[9]_1 ;
wire \w_mono_out[9]_1_0_COUT ;
wire \w_mono_out[10]_1 ;
wire \w_mono_out[10]_1_0_COUT ;
wire \w_mono_out[11]_1 ;
wire \w_mono_out[11]_1_0_COUT ;
wire \left_out[11]_3 ;
wire \left_out[10]_3 ;
wire \left_out[9]_3 ;
wire \left_out[8]_3 ;
wire \left_out[7]_3 ;
wire \left_out[6]_3 ;
wire \left_out[5]_3 ;
wire \left_out[4]_3 ;
wire \left_out[3]_3 ;
wire \left_out[2]_3 ;
wire \left_out[1]_3 ;
wire \left_out[0]_3 ;
wire \right_out[11]_3 ;
wire \right_out[10]_3 ;
wire \right_out[9]_3 ;
wire \right_out[8]_3 ;
wire \right_out[7]_3 ;
wire \right_out[6]_3 ;
wire \right_out[5]_3 ;
wire \right_out[4]_3 ;
wire \right_out[3]_3 ;
wire \right_out[2]_3 ;
wire \right_out[1]_3 ;
wire \right_out[0]_3 ;
wire w_rdreq;
wire mem_ncs_6;
wire \slot_d[0] ;
wire n84;
wire ff_sram_ce1;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_right_out[11] ;
wire \ff_right_out[10] ;
wire \ff_right_out[9] ;
wire \ff_right_out[8] ;
wire \ff_right_out[7] ;
wire \ff_right_out[6] ;
wire \ff_right_out[5] ;
wire \ff_right_out[4] ;
wire \ff_right_out[3] ;
wire \ff_right_out[2] ;
wire \ff_right_out[1] ;
wire \ff_right_out[0] ;
wire \ff_left_out[11] ;
wire n280;
wire \timer1_address[1] ;
wire \w_sram_a0[4] ;
wire \w_sram_a1[4] ;
wire \w_sram_a1[3] ;
wire \w_sram_a1[2] ;
wire \timer1_address[1]_11 ;
wire \timer1_address[0] ;
wire \timer1_address[0]_11 ;
wire \w_sram_a0[8] ;
wire o;
wire o_603;
wire o_605;
wire \w_state_out[2] ;
wire \w_state_out[0] ;
wire \counter_out[13] ;
wire \counter_out[11] ;
wire \counter_out[10] ;
wire \w_state_out[2]_13 ;
wire \counter_out[19] ;
wire \counter_out[18] ;
wire \counter_out[17] ;
wire \counter_out[16] ;
wire \counter_out[15] ;
wire \counter_out[14] ;
wire \counter_out[12] ;
wire \counter_out[7] ;
wire \level_out[6] ;
wire n37;
wire n37_37;
wire n37_41;
wire n37_45;
wire n37_49;
wire n37_53;
wire n37_57;
wire n37_61;
wire \counter_out[7]_21 ;
wire \counter_out[7]_23 ;
wire \w_state_out[0]_25 ;
wire n37_93;
wire \w_state_out[0]_39 ;
wire \w_state_out[0]_41 ;
wire \w_state_out[0]_45 ;
wire \w_state_out[0]_47 ;
wire \w_state_out[0]_49 ;
wire \w_state_out[0]_57 ;
wire \w_state_out[0]_59 ;
wire \w_state_out[0]_61 ;
wire \w_state_out[0]_65 ;
wire \w_state_out[1] ;
wire \w_state_out[2]_23 ;
wire \w_state_out[0]_87 ;
wire o_15;
wire o_17;
wire o_19;
wire o_21;
wire o_23;
wire o_25;
wire o_27;
wire \w_state_out[1]_5 ;
wire \w_state_out[0]_5 ;
wire \counter_out[19]_11 ;
wire \w_state_out[1]_27 ;
wire \counter_out[19]_27 ;
wire \counter_out[18]_31 ;
wire \counter_out[17]_23 ;
wire \counter_out[16]_27 ;
wire \counter_out[14]_27 ;
wire \counter_out[13]_23 ;
wire \counter_out[8] ;
wire \counter_out[6] ;
wire \counter_out[15]_43 ;
wire \counter_out[15]_45 ;
wire \w_state_out[2]_19 ;
wire o_15_0;
wire o_17_1;
wire o_19_2;
wire o_23_3;
wire o_25_4;
wire o_27_5;
wire o_35;
wire o_39;
wire o_41;
wire o_43;
wire o_45;
wire o_47;
wire o_49;
wire o_53;
wire o_55;
wire o_63;
wire o_71;
wire \wave_address_out[4] ;
wire \wave_address_out[5] ;
wire \wave_address_out[0] ;
wire \wave_address_out[2] ;
wire \wave_address_out[5]_7 ;
wire \wave_address_out[6] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire ram_array_5;
wire ram_array_4_DO1_0;
wire ram_array_4_DO2_0;
wire ram_array_4_DO3_0;
wire ram_array_4_DO4_0;
wire ram_array_4_DO5_0;
wire ram_array_4_DO6_0;
wire ram_array_4_DO7_0;
wire n4;
wire \ff_noise[17] ;
wire \ff_noise[17]_3 ;
wire \ff_noise[17]_3_6 ;
wire \ff_noise[17]_3_7 ;
wire ff_nint2;
wire ff_nint1;
wire nint;
wire reg_wts_enable;
wire \ff_ch0_key[1] ;
wire \ff_ch1_key[1] ;
wire \reg_noise_sel_b0[1] ;
wire \reg_noise_sel_b0[0] ;
wire \reg_noise_sel_c0[1] ;
wire \reg_noise_sel_c0[0] ;
wire \reg_noise_sel_d0[1] ;
wire \reg_noise_sel_d0[0] ;
wire \reg_noise_sel_e0[1] ;
wire \reg_noise_sel_e0[0] ;
wire ff_reg_clone_wave_e1;
wire \ff_rddata[6] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \ff_rddata[7] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire ext_memory_nactive;
wire ff_ch1_key_on;
wire ff_ch0_key_on;
wire ff_ch0_key_on_17;
wire ff_ch1_key_on_15;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
IBUF slot_a_ibuf9831 (
.I(slot_a[0]),
.O(slot_a_3) 
);
IBUF slot_a_ibuf9832 (
.I(slot_a[1]),
.O(slot_a_5) 
);
IBUF slot_a_ibuf9833 (
.I(slot_a[2]),
.O(slot_a_7) 
);
IBUF slot_a_ibuf9834 (
.I(slot_a[3]),
.O(slot_a_9) 
);
IBUF slot_a_ibuf9835 (
.I(slot_a[4]),
.O(slot_a_11) 
);
IBUF slot_a_ibuf9836 (
.I(slot_a[5]),
.O(slot_a_13) 
);
IBUF slot_a_ibuf9837 (
.I(slot_a[6]),
.O(slot_a_15) 
);
IBUF slot_a_ibuf9838 (
.I(slot_a[7]),
.O(slot_a_17) 
);
IBUF slot_a_ibuf9839 (
.I(slot_a[8]),
.O(slot_a_19) 
);
IBUF slot_a_ibuf9840 (
.I(slot_a[9]),
.O(slot_a_21) 
);
IBUF slot_a_ibuf9841 (
.I(slot_a[10]),
.O(slot_a_23) 
);
IBUF slot_a_ibuf9842 (
.I(slot_a[11]),
.O(slot_a_25) 
);
IBUF slot_a_ibuf9843 (
.I(slot_a[12]),
.O(slot_a_27) 
);
IBUF slot_a_ibuf9844 (
.I(slot_a[13]),
.O(slot_a_29) 
);
IBUF slot_a_ibuf9845 (
.I(slot_a[14]),
.O(slot_a_31) 
);
IBUF clk_ibuf9846 (
.I(clk),
.O(clk_3) 
);
IBUF slot_nreset_ibuf9847 (
.I(slot_nreset),
.O(slot_nreset_3) 
);
IBUF slot_nsltsl_ibuf9848 (
.I(slot_nsltsl),
.O(slot_nsltsl_3) 
);
IBUF slot_nmerq_ibuf9849 (
.I(slot_nmerq),
.O(slot_nmerq_3) 
);
IBUF slot_nrd_ibuf9850 (
.I(slot_nrd),
.O(slot_nrd_3) 
);
IBUF slot_nwr_ibuf9851 (
.I(slot_nwr),
.O(slot_nwr_3) 
);
IBUF sw_mono_ibuf9852 (
.I(sw_mono),
.O(sw_mono_3) 
);
IOBUF slot_d_iobuf9853 (
.I(\ff_rddata[0] ),
.OEN(\slot_d[0] ),
.O(slot_d_2),
.IO(slot_d[0]) 
);
IOBUF slot_d_iobuf9855 (
.I(\ff_rddata[1] ),
.OEN(\slot_d[0] ),
.O(slot_d_4),
.IO(slot_d[1]) 
);
IOBUF slot_d_iobuf9857 (
.I(\ff_rddata[2] ),
.OEN(\slot_d[0] ),
.O(slot_d_6),
.IO(slot_d[2]) 
);
IOBUF slot_d_iobuf9859 (
.I(\ff_rddata[3] ),
.OEN(\slot_d[0] ),
.O(slot_d_8),
.IO(slot_d[3]) 
);
IOBUF slot_d_iobuf9861 (
.I(\ff_rddata[4] ),
.OEN(\slot_d[0] ),
.O(slot_d_10),
.IO(slot_d[4]) 
);
IOBUF slot_d_iobuf9863 (
.I(\ff_rddata[5] ),
.OEN(\slot_d[0] ),
.O(slot_d_12),
.IO(slot_d[5]) 
);
IOBUF slot_d_iobuf9865 (
.I(\ff_rddata[6] ),
.OEN(\slot_d[0] ),
.O(slot_d_14),
.IO(slot_d[6]) 
);
IOBUF slot_d_iobuf9867 (
.I(\ff_rddata[7] ),
.OEN(\slot_d[0] ),
.O(slot_d_16),
.IO(slot_d[7]) 
);
GND GND_ins9869 (
.G(GND) 
);
TBUF slot_nint_ins9870 (
.I(GND),
.OEN(nint),
.O(slot_nint) 
);
OBUF mem_a_obuf9941 (
.I(\ext_memory_address[13] ),
.O(mem_a[0]) 
);
OBUF mem_a_obuf9942 (
.I(\ext_memory_address[14] ),
.O(mem_a[1]) 
);
OBUF mem_a_obuf9943 (
.I(\ext_memory_address[15] ),
.O(mem_a[2]) 
);
OBUF mem_a_obuf9944 (
.I(\ext_memory_address[16] ),
.O(mem_a[3]) 
);
OBUF mem_a_obuf9945 (
.I(\ext_memory_address[17] ),
.O(mem_a[4]) 
);
OBUF mem_a_obuf9946 (
.I(\ext_memory_address[18] ),
.O(mem_a[5]) 
);
OBUF mem_a_obuf9947 (
.I(\ext_memory_address[19] ),
.O(mem_a[6]) 
);
OBUF mem_a_obuf9948 (
.I(\ext_memory_address[20] ),
.O(mem_a[7]) 
);
OBUF left_out_obuf9949 (
.I(\left_out[0]_3 ),
.O(left_out[0]) 
);
OBUF left_out_obuf9950 (
.I(\left_out[1]_3 ),
.O(left_out[1]) 
);
OBUF left_out_obuf9951 (
.I(\left_out[2]_3 ),
.O(left_out[2]) 
);
OBUF left_out_obuf9952 (
.I(\left_out[3]_3 ),
.O(left_out[3]) 
);
OBUF left_out_obuf9953 (
.I(\left_out[4]_3 ),
.O(left_out[4]) 
);
OBUF left_out_obuf9954 (
.I(\left_out[5]_3 ),
.O(left_out[5]) 
);
OBUF left_out_obuf9955 (
.I(\left_out[6]_3 ),
.O(left_out[6]) 
);
OBUF left_out_obuf9956 (
.I(\left_out[7]_3 ),
.O(left_out[7]) 
);
OBUF left_out_obuf9957 (
.I(\left_out[8]_3 ),
.O(left_out[8]) 
);
OBUF left_out_obuf9958 (
.I(\left_out[9]_3 ),
.O(left_out[9]) 
);
OBUF left_out_obuf9959 (
.I(\left_out[10]_3 ),
.O(left_out[10]) 
);
OBUF left_out_obuf9960 (
.I(\left_out[11]_3 ),
.O(left_out[11]) 
);
OBUF right_out_obuf9961 (
.I(\right_out[0]_3 ),
.O(right_out[0]) 
);
OBUF right_out_obuf9962 (
.I(\right_out[1]_3 ),
.O(right_out[1]) 
);
OBUF right_out_obuf9963 (
.I(\right_out[2]_3 ),
.O(right_out[2]) 
);
OBUF right_out_obuf9964 (
.I(\right_out[3]_3 ),
.O(right_out[3]) 
);
OBUF right_out_obuf9965 (
.I(\right_out[4]_3 ),
.O(right_out[4]) 
);
OBUF right_out_obuf9966 (
.I(\right_out[5]_3 ),
.O(right_out[5]) 
);
OBUF right_out_obuf9967 (
.I(\right_out[6]_3 ),
.O(right_out[6]) 
);
OBUF right_out_obuf9968 (
.I(\right_out[7]_3 ),
.O(right_out[7]) 
);
OBUF right_out_obuf9969 (
.I(\right_out[8]_3 ),
.O(right_out[8]) 
);
OBUF right_out_obuf9970 (
.I(\right_out[9]_3 ),
.O(right_out[9]) 
);
OBUF right_out_obuf9971 (
.I(\right_out[10]_3 ),
.O(right_out[10]) 
);
OBUF right_out_obuf9972 (
.I(\right_out[11]_3 ),
.O(right_out[11]) 
);
OBUF mem_ncs_obuf9973 (
.I(mem_ncs_6),
.O(mem_ncs) 
);
DFFP ff_nwr1_ins11108 (
.D(slot_nwr_3),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nwr1) 
);
DFFP ff_nrd2_ins11109 (
.D(ff_nrd1),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nrd2) 
);
DFFP ff_nwr2_ins11110 (
.D(ff_nwr1),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nwr2) 
);
DFFP ff_nrd1_ins11111 (
.D(slot_nrd_3),
.CLK(clk_3),
.PRESET(n84),
.Q(ff_nrd1) 
);
ALU \w_mono_out[0]_1_ins14354  (
.I0(\ff_left_out[0] ),
.I1(\ff_right_out[0] ),
.I3(GND),
.CIN(GND),
.SUM(\w_mono_out[0]_1 ),
.COUT(\w_mono_out[0]_1_0_COUT ) 
);
defparam \w_mono_out[0]_1_ins14354 .ALU_MODE=0;
ALU \w_mono_out[1]_1_ins14355  (
.I0(\ff_left_out[1] ),
.I1(\ff_right_out[1] ),
.I3(GND),
.CIN(\w_mono_out[0]_1_0_COUT ),
.SUM(\w_mono_out[1]_1 ),
.COUT(\w_mono_out[1]_1_0_COUT ) 
);
defparam \w_mono_out[1]_1_ins14355 .ALU_MODE=0;
ALU \w_mono_out[2]_1_ins14356  (
.I0(\ff_left_out[2] ),
.I1(\ff_right_out[2] ),
.I3(GND),
.CIN(\w_mono_out[1]_1_0_COUT ),
.SUM(\w_mono_out[2]_1 ),
.COUT(\w_mono_out[2]_1_0_COUT ) 
);
defparam \w_mono_out[2]_1_ins14356 .ALU_MODE=0;
ALU \w_mono_out[3]_1_ins14357  (
.I0(\ff_left_out[3] ),
.I1(\ff_right_out[3] ),
.I3(GND),
.CIN(\w_mono_out[2]_1_0_COUT ),
.SUM(\w_mono_out[3]_1 ),
.COUT(\w_mono_out[3]_1_0_COUT ) 
);
defparam \w_mono_out[3]_1_ins14357 .ALU_MODE=0;
ALU \w_mono_out[4]_1_ins14358  (
.I0(\ff_left_out[4] ),
.I1(\ff_right_out[4] ),
.I3(GND),
.CIN(\w_mono_out[3]_1_0_COUT ),
.SUM(\w_mono_out[4]_1 ),
.COUT(\w_mono_out[4]_1_0_COUT ) 
);
defparam \w_mono_out[4]_1_ins14358 .ALU_MODE=0;
ALU \w_mono_out[5]_1_ins14359  (
.I0(\ff_left_out[5] ),
.I1(\ff_right_out[5] ),
.I3(GND),
.CIN(\w_mono_out[4]_1_0_COUT ),
.SUM(\w_mono_out[5]_1 ),
.COUT(\w_mono_out[5]_1_0_COUT ) 
);
defparam \w_mono_out[5]_1_ins14359 .ALU_MODE=0;
ALU \w_mono_out[6]_1_ins14360  (
.I0(\ff_left_out[6] ),
.I1(\ff_right_out[6] ),
.I3(GND),
.CIN(\w_mono_out[5]_1_0_COUT ),
.SUM(\w_mono_out[6]_1 ),
.COUT(\w_mono_out[6]_1_0_COUT ) 
);
defparam \w_mono_out[6]_1_ins14360 .ALU_MODE=0;
ALU \w_mono_out[7]_1_ins14361  (
.I0(\ff_left_out[7] ),
.I1(\ff_right_out[7] ),
.I3(GND),
.CIN(\w_mono_out[6]_1_0_COUT ),
.SUM(\w_mono_out[7]_1 ),
.COUT(\w_mono_out[7]_1_0_COUT ) 
);
defparam \w_mono_out[7]_1_ins14361 .ALU_MODE=0;
ALU \w_mono_out[8]_1_ins14362  (
.I0(\ff_left_out[8] ),
.I1(\ff_right_out[8] ),
.I3(GND),
.CIN(\w_mono_out[7]_1_0_COUT ),
.SUM(\w_mono_out[8]_1 ),
.COUT(\w_mono_out[8]_1_0_COUT ) 
);
defparam \w_mono_out[8]_1_ins14362 .ALU_MODE=0;
ALU \w_mono_out[9]_1_ins14363  (
.I0(\ff_left_out[9] ),
.I1(\ff_right_out[9] ),
.I3(GND),
.CIN(\w_mono_out[8]_1_0_COUT ),
.SUM(\w_mono_out[9]_1 ),
.COUT(\w_mono_out[9]_1_0_COUT ) 
);
defparam \w_mono_out[9]_1_ins14363 .ALU_MODE=0;
ALU \w_mono_out[10]_1_ins14364  (
.I0(\ff_left_out[10] ),
.I1(\ff_right_out[10] ),
.I3(GND),
.CIN(\w_mono_out[9]_1_0_COUT ),
.SUM(\w_mono_out[10]_1 ),
.COUT(\w_mono_out[10]_1_0_COUT ) 
);
defparam \w_mono_out[10]_1_ins14364 .ALU_MODE=0;
ALU \w_mono_out[11]_1_ins14365  (
.I0(\ff_left_out[11] ),
.I1(\ff_right_out[11] ),
.I3(GND),
.CIN(\w_mono_out[10]_1_0_COUT ),
.SUM(\w_mono_out[11]_1 ),
.COUT(\w_mono_out[11]_1_0_COUT ) 
);
defparam \w_mono_out[11]_1_ins14365 .ALU_MODE=0;
LUT3 \left_out[11]_ins15696  (
.I0(\w_mono_out[11]_1_0_COUT ),
.I1(\ff_left_out[11] ),
.I2(sw_mono_3),
.F(\left_out[11]_3 ) 
);
defparam \left_out[11]_ins15696 .INIT=8'hAC;
LUT3 \left_out[10]_ins15697  (
.I0(\ff_left_out[10] ),
.I1(\w_mono_out[11]_1 ),
.I2(sw_mono_3),
.F(\left_out[10]_3 ) 
);
defparam \left_out[10]_ins15697 .INIT=8'hCA;
LUT3 \left_out[9]_ins15698  (
.I0(\ff_left_out[9] ),
.I1(\w_mono_out[10]_1 ),
.I2(sw_mono_3),
.F(\left_out[9]_3 ) 
);
defparam \left_out[9]_ins15698 .INIT=8'hCA;
LUT3 \left_out[8]_ins15699  (
.I0(\ff_left_out[8] ),
.I1(\w_mono_out[9]_1 ),
.I2(sw_mono_3),
.F(\left_out[8]_3 ) 
);
defparam \left_out[8]_ins15699 .INIT=8'hCA;
LUT3 \left_out[7]_ins15700  (
.I0(\ff_left_out[7] ),
.I1(\w_mono_out[8]_1 ),
.I2(sw_mono_3),
.F(\left_out[7]_3 ) 
);
defparam \left_out[7]_ins15700 .INIT=8'hCA;
LUT3 \left_out[6]_ins15701  (
.I0(\ff_left_out[6] ),
.I1(\w_mono_out[7]_1 ),
.I2(sw_mono_3),
.F(\left_out[6]_3 ) 
);
defparam \left_out[6]_ins15701 .INIT=8'hCA;
LUT3 \left_out[5]_ins15702  (
.I0(\ff_left_out[5] ),
.I1(\w_mono_out[6]_1 ),
.I2(sw_mono_3),
.F(\left_out[5]_3 ) 
);
defparam \left_out[5]_ins15702 .INIT=8'hCA;
LUT3 \left_out[4]_ins15703  (
.I0(\ff_left_out[4] ),
.I1(\w_mono_out[5]_1 ),
.I2(sw_mono_3),
.F(\left_out[4]_3 ) 
);
defparam \left_out[4]_ins15703 .INIT=8'hCA;
LUT3 \left_out[3]_ins15704  (
.I0(\ff_left_out[3] ),
.I1(\w_mono_out[4]_1 ),
.I2(sw_mono_3),
.F(\left_out[3]_3 ) 
);
defparam \left_out[3]_ins15704 .INIT=8'hCA;
LUT3 \left_out[2]_ins15705  (
.I0(\ff_left_out[2] ),
.I1(\w_mono_out[3]_1 ),
.I2(sw_mono_3),
.F(\left_out[2]_3 ) 
);
defparam \left_out[2]_ins15705 .INIT=8'hCA;
LUT3 \left_out[1]_ins15706  (
.I0(\ff_left_out[1] ),
.I1(\w_mono_out[2]_1 ),
.I2(sw_mono_3),
.F(\left_out[1]_3 ) 
);
defparam \left_out[1]_ins15706 .INIT=8'hCA;
LUT3 \left_out[0]_ins15707  (
.I0(\ff_left_out[0] ),
.I1(\w_mono_out[1]_1 ),
.I2(sw_mono_3),
.F(\left_out[0]_3 ) 
);
defparam \left_out[0]_ins15707 .INIT=8'hCA;
LUT3 \right_out[11]_ins15708  (
.I0(\ff_right_out[11] ),
.I1(\w_mono_out[11]_1_0_COUT ),
.I2(sw_mono_3),
.F(\right_out[11]_3 ) 
);
defparam \right_out[11]_ins15708 .INIT=8'hCA;
LUT3 \right_out[10]_ins15709  (
.I0(\ff_right_out[10] ),
.I1(\w_mono_out[11]_1 ),
.I2(sw_mono_3),
.F(\right_out[10]_3 ) 
);
defparam \right_out[10]_ins15709 .INIT=8'hCA;
LUT3 \right_out[9]_ins15710  (
.I0(\ff_right_out[9] ),
.I1(\w_mono_out[10]_1 ),
.I2(sw_mono_3),
.F(\right_out[9]_3 ) 
);
defparam \right_out[9]_ins15710 .INIT=8'hCA;
LUT3 \right_out[8]_ins15711  (
.I0(\ff_right_out[8] ),
.I1(\w_mono_out[9]_1 ),
.I2(sw_mono_3),
.F(\right_out[8]_3 ) 
);
defparam \right_out[8]_ins15711 .INIT=8'hCA;
LUT3 \right_out[7]_ins15712  (
.I0(\ff_right_out[7] ),
.I1(\w_mono_out[8]_1 ),
.I2(sw_mono_3),
.F(\right_out[7]_3 ) 
);
defparam \right_out[7]_ins15712 .INIT=8'hCA;
LUT3 \right_out[6]_ins15713  (
.I0(\ff_right_out[6] ),
.I1(\w_mono_out[7]_1 ),
.I2(sw_mono_3),
.F(\right_out[6]_3 ) 
);
defparam \right_out[6]_ins15713 .INIT=8'hCA;
LUT3 \right_out[5]_ins15714  (
.I0(\ff_right_out[5] ),
.I1(\w_mono_out[6]_1 ),
.I2(sw_mono_3),
.F(\right_out[5]_3 ) 
);
defparam \right_out[5]_ins15714 .INIT=8'hCA;
LUT3 \right_out[4]_ins15715  (
.I0(\ff_right_out[4] ),
.I1(\w_mono_out[5]_1 ),
.I2(sw_mono_3),
.F(\right_out[4]_3 ) 
);
defparam \right_out[4]_ins15715 .INIT=8'hCA;
LUT3 \right_out[3]_ins15716  (
.I0(\ff_right_out[3] ),
.I1(\w_mono_out[4]_1 ),
.I2(sw_mono_3),
.F(\right_out[3]_3 ) 
);
defparam \right_out[3]_ins15716 .INIT=8'hCA;
LUT3 \right_out[2]_ins15717  (
.I0(\ff_right_out[2] ),
.I1(\w_mono_out[3]_1 ),
.I2(sw_mono_3),
.F(\right_out[2]_3 ) 
);
defparam \right_out[2]_ins15717 .INIT=8'hCA;
LUT3 \right_out[1]_ins15718  (
.I0(\ff_right_out[1] ),
.I1(\w_mono_out[2]_1 ),
.I2(sw_mono_3),
.F(\right_out[1]_3 ) 
);
defparam \right_out[1]_ins15718 .INIT=8'hCA;
LUT3 \right_out[0]_ins15719  (
.I0(\ff_right_out[0] ),
.I1(\w_mono_out[1]_1 ),
.I2(sw_mono_3),
.F(\right_out[0]_3 ) 
);
defparam \right_out[0]_ins15719 .INIT=8'hCA;
LUT4 w_rdreq_ins15720 (
.I0(slot_nsltsl_3),
.I1(slot_nmerq_3),
.I2(ff_nrd1),
.I3(ff_nrd2),
.F(w_rdreq) 
);
defparam w_rdreq_ins15720.INIT=16'h0100;
LUT2 mem_ncs_ins15721 (
.I0(slot_nsltsl_3),
.I1(ext_memory_nactive),
.F(mem_ncs_6) 
);
defparam mem_ncs_ins15721.INIT=4'hE;
LUT3 \slot_d[0]_ins16170  (
.I0(slot_nsltsl_3),
.I1(slot_nrd_3),
.I2(ext_memory_nactive),
.F(\slot_d[0] ) 
);
defparam \slot_d[0]_ins16170 .INIT=8'hEF;
INV n84_ins18106 (
.I(slot_nreset_3),
.O(n84) 
);
u_wts_core u_wts_core (
.clk_3(clk_3),
.n84(n84),
.slot_d_14(slot_d_14),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.w_rdreq(w_rdreq),
.slot_a_21(slot_a_21),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_13(slot_a_13),
.slot_a_17(slot_a_17),
.slot_a_19(slot_a_19),
.slot_a_23(slot_a_23),
.slot_a_25(slot_a_25),
.slot_a_15(slot_a_15),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.ff_nwr2(ff_nwr2),
.slot_a_27(slot_a_27),
.ff_nrd2(ff_nrd2),
.ff_sram_ce1(ff_sram_ce1),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_right_out[11] (\ff_right_out[11] ),
.\ff_right_out[10] (\ff_right_out[10] ),
.\ff_right_out[9] (\ff_right_out[9] ),
.\ff_right_out[8] (\ff_right_out[8] ),
.\ff_right_out[7] (\ff_right_out[7] ),
.\ff_right_out[6] (\ff_right_out[6] ),
.\ff_right_out[5] (\ff_right_out[5] ),
.\ff_right_out[4] (\ff_right_out[4] ),
.\ff_right_out[3] (\ff_right_out[3] ),
.\ff_right_out[2] (\ff_right_out[2] ),
.\ff_right_out[1] (\ff_right_out[1] ),
.\ff_right_out[0] (\ff_right_out[0] ),
.\ff_left_out[11] (\ff_left_out[11] ),
.n280(n280),
.\timer1_address[1] (\timer1_address[1] ),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a1[4] (\w_sram_a1[4] ),
.\w_sram_a1[3] (\w_sram_a1[3] ),
.\w_sram_a1[2] (\w_sram_a1[2] ),
.\timer1_address[1]_11 (\timer1_address[1]_11 ),
.\timer1_address[0] (\timer1_address[0] ),
.\timer1_address[0]_11 (\timer1_address[0]_11 ),
.\w_sram_a0[8] (\w_sram_a0[8] ),
.o(o),
.o_603(o_603),
.o_605(o_605),
.\w_state_out[2] (\w_state_out[2] ),
.\w_state_out[0] (\w_state_out[0] ),
.\counter_out[13] (\counter_out[13] ),
.\counter_out[11] (\counter_out[11] ),
.\counter_out[10] (\counter_out[10] ),
.\w_state_out[2]_13 (\w_state_out[2]_13 ),
.\counter_out[19] (\counter_out[19] ),
.\counter_out[18] (\counter_out[18] ),
.\counter_out[17] (\counter_out[17] ),
.\counter_out[16] (\counter_out[16] ),
.\counter_out[15] (\counter_out[15] ),
.\counter_out[14] (\counter_out[14] ),
.\counter_out[12] (\counter_out[12] ),
.\counter_out[7] (\counter_out[7] ),
.\level_out[6] (\level_out[6] ),
.n37(n37),
.n37_37(n37_37),
.n37_41(n37_41),
.n37_45(n37_45),
.n37_49(n37_49),
.n37_53(n37_53),
.n37_57(n37_57),
.n37_61(n37_61),
.\counter_out[7]_21 (\counter_out[7]_21 ),
.\counter_out[7]_23 (\counter_out[7]_23 ),
.\w_state_out[0]_25 (\w_state_out[0]_25 ),
.n37_93(n37_93),
.\w_state_out[0]_39 (\w_state_out[0]_39 ),
.\w_state_out[0]_41 (\w_state_out[0]_41 ),
.\w_state_out[0]_45 (\w_state_out[0]_45 ),
.\w_state_out[0]_47 (\w_state_out[0]_47 ),
.\w_state_out[0]_49 (\w_state_out[0]_49 ),
.\w_state_out[0]_57 (\w_state_out[0]_57 ),
.\w_state_out[0]_59 (\w_state_out[0]_59 ),
.\w_state_out[0]_61 (\w_state_out[0]_61 ),
.\w_state_out[0]_65 (\w_state_out[0]_65 ),
.\w_state_out[1] (\w_state_out[1] ),
.\w_state_out[2]_23 (\w_state_out[2]_23 ),
.\w_state_out[0]_87 (\w_state_out[0]_87 ),
.o_15(o_15),
.o_17(o_17),
.o_19(o_19),
.o_21(o_21),
.o_23(o_23),
.o_25(o_25),
.o_27(o_27),
.\w_state_out[1]_5 (\w_state_out[1]_5 ),
.\w_state_out[0]_5 (\w_state_out[0]_5 ),
.\counter_out[19]_11 (\counter_out[19]_11 ),
.\w_state_out[1]_27 (\w_state_out[1]_27 ),
.\counter_out[19]_27 (\counter_out[19]_27 ),
.\counter_out[18]_31 (\counter_out[18]_31 ),
.\counter_out[17]_23 (\counter_out[17]_23 ),
.\counter_out[16]_27 (\counter_out[16]_27 ),
.\counter_out[14]_27 (\counter_out[14]_27 ),
.\counter_out[13]_23 (\counter_out[13]_23 ),
.\counter_out[8] (\counter_out[8] ),
.\counter_out[6] (\counter_out[6] ),
.\counter_out[15]_43 (\counter_out[15]_43 ),
.\counter_out[15]_45 (\counter_out[15]_45 ),
.\w_state_out[2]_19 (\w_state_out[2]_19 ),
.o_15_0(o_15_0),
.o_17_1(o_17_1),
.o_19_2(o_19_2),
.o_23_3(o_23_3),
.o_25_4(o_25_4),
.o_27_5(o_27_5),
.o_35(o_35),
.o_39(o_39),
.o_41(o_41),
.o_43(o_43),
.o_45(o_45),
.o_47(o_47),
.o_49(o_49),
.o_53(o_53),
.o_55(o_55),
.o_63(o_63),
.o_71(o_71),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[5] (\wave_address_out[5] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[2] (\wave_address_out[2] ),
.\wave_address_out[5]_7 (\wave_address_out[5]_7 ),
.\wave_address_out[6] (\wave_address_out[6] ),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.ram_array_5(ram_array_5),
.ram_array_4_DO1_0(ram_array_4_DO1_0),
.ram_array_4_DO2_0(ram_array_4_DO2_0),
.ram_array_4_DO3_0(ram_array_4_DO3_0),
.ram_array_4_DO4_0(ram_array_4_DO4_0),
.ram_array_4_DO5_0(ram_array_4_DO5_0),
.ram_array_4_DO6_0(ram_array_4_DO6_0),
.ram_array_4_DO7_0(ram_array_4_DO7_0),
.n4(n4),
.\ff_noise[17] (\ff_noise[17] ),
.\ff_noise[17]_3 (\ff_noise[17]_3 ),
.\ff_noise[17]_3_6 (\ff_noise[17]_3_6 ),
.\ff_noise[17]_3_7 (\ff_noise[17]_3_7 ),
.ff_nint2(ff_nint2),
.ff_nint1(ff_nint1),
.nint(nint),
.reg_wts_enable(reg_wts_enable),
.\ff_ch0_key[1] (\ff_ch0_key[1] ),
.\ff_ch1_key[1] (\ff_ch1_key[1] ),
.\reg_noise_sel_b0[1] (\reg_noise_sel_b0[1] ),
.\reg_noise_sel_b0[0] (\reg_noise_sel_b0[0] ),
.\reg_noise_sel_c0[1] (\reg_noise_sel_c0[1] ),
.\reg_noise_sel_c0[0] (\reg_noise_sel_c0[0] ),
.\reg_noise_sel_d0[1] (\reg_noise_sel_d0[1] ),
.\reg_noise_sel_d0[0] (\reg_noise_sel_d0[0] ),
.\reg_noise_sel_e0[1] (\reg_noise_sel_e0[1] ),
.\reg_noise_sel_e0[0] (\reg_noise_sel_e0[0] ),
.ff_reg_clone_wave_e1(ff_reg_clone_wave_e1),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.ext_memory_nactive(ext_memory_nactive),
.ff_ch1_key_on(ff_ch1_key_on),
.ff_ch0_key_on(ff_ch0_key_on),
.ff_ch0_key_on_17(ff_ch0_key_on_17),
.ff_ch1_key_on_15(ff_ch1_key_on_15),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
endmodule
