// Generated register defines for alsaqr_periph_padframe_periphs_config

// Licensing information found in source file:

#ifndef _ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_REG_DEFS_
#define _ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PARAM_REG_WIDTH 32

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_REG_OFFSET 0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_00. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_REG_OFFSET \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_PORT_GPIO_B_GPIO0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_PAD_GPIO_B_00_MUX_SEL_VALUE_PORT_SPI0_SPI_CS0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_REG_OFFSET 0x8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_01. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_REG_OFFSET \
  0xc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_PORT_GPIO_B_GPIO1 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_PAD_GPIO_B_01_MUX_SEL_VALUE_PORT_SPI0_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_REG_OFFSET 0x10
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_02. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_REG_OFFSET \
  0x14
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_PORT_GPIO_B_GPIO2 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_PAD_GPIO_B_02_MUX_SEL_VALUE_PORT_SPI0_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_REG_OFFSET 0x18
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_03. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_REG_OFFSET \
  0x1c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_PORT_GPIO_B_GPIO3 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_PAD_GPIO_B_03_MUX_SEL_VALUE_PORT_SPI0_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_REG_OFFSET 0x20
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_04. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_REG_OFFSET \
  0x24
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_VALUE_PORT_GPIO_B_GPIO4 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_PAD_GPIO_B_04_MUX_SEL_VALUE_PORT_SPI1_SPI_CS0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_REG_OFFSET 0x28
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_05. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_REG_OFFSET \
  0x2c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_VALUE_PORT_GPIO_B_GPIO5 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_PAD_GPIO_B_05_MUX_SEL_VALUE_PORT_SPI1_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_REG_OFFSET 0x30
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_06. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_REG_OFFSET \
  0x34
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_VALUE_PORT_GPIO_B_GPIO6 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_PAD_GPIO_B_06_MUX_SEL_VALUE_PORT_SPI1_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_REG_OFFSET 0x38
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_07. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_REG_OFFSET \
  0x3c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_VALUE_PORT_GPIO_B_GPIO7 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_PAD_GPIO_B_07_MUX_SEL_VALUE_PORT_SPI1_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_REG_OFFSET 0x40
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_08. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_REG_OFFSET \
  0x44
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_VALUE_PORT_GPIO_B_GPIO8 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_PAD_GPIO_B_08_MUX_SEL_VALUE_PORT_SPI2_SPI_CS0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_REG_OFFSET 0x48
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_09. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_REG_OFFSET \
  0x4c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_VALUE_PORT_GPIO_B_GPIO9 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_PAD_GPIO_B_09_MUX_SEL_VALUE_PORT_SPI2_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_REG_OFFSET 0x50
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_10. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_REG_OFFSET \
  0x54
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_VALUE_PORT_GPIO_B_GPIO10 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_PAD_GPIO_B_10_MUX_SEL_VALUE_PORT_SPI2_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_REG_OFFSET 0x58
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_11. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_REG_OFFSET \
  0x5c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_VALUE_PORT_GPIO_B_GPIO11 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_PAD_GPIO_B_11_MUX_SEL_VALUE_PORT_SPI2_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_REG_OFFSET 0x60
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_12. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_REG_OFFSET \
  0x64
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_VALUE_PORT_GPIO_B_GPIO12 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_PAD_GPIO_B_12_MUX_SEL_VALUE_PORT_SPI3_SPI_CS0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_REG_OFFSET 0x68
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_13. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_REG_OFFSET \
  0x6c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_VALUE_PORT_GPIO_B_GPIO13 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_PAD_GPIO_B_13_MUX_SEL_VALUE_PORT_SPI3_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_REG_OFFSET 0x70
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_14. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_REG_OFFSET \
  0x74
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_VALUE_PORT_GPIO_B_GPIO14 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_14_MUX_SEL_PAD_GPIO_B_14_MUX_SEL_VALUE_PORT_SPI3_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_REG_OFFSET 0x78
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_15. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_REG_OFFSET \
  0x7c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_PAD_GPIO_B_15_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_PAD_GPIO_B_15_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_PAD_GPIO_B_15_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_PAD_GPIO_B_15_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_PAD_GPIO_B_15_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_PAD_GPIO_B_15_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_PAD_GPIO_B_15_MUX_SEL_VALUE_PORT_GPIO_B_GPIO15 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_15_MUX_SEL_PAD_GPIO_B_15_MUX_SEL_VALUE_PORT_SPI3_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_REG_OFFSET 0x80
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_16. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_REG_OFFSET \
  0x84
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_PAD_GPIO_B_16_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_PAD_GPIO_B_16_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_PAD_GPIO_B_16_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_PAD_GPIO_B_16_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_PAD_GPIO_B_16_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_PAD_GPIO_B_16_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_PAD_GPIO_B_16_MUX_SEL_VALUE_PORT_GPIO_B_GPIO16 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_16_MUX_SEL_PAD_GPIO_B_16_MUX_SEL_VALUE_PORT_SPI4_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_REG_OFFSET 0x88
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_17. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_REG_OFFSET \
  0x8c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_PAD_GPIO_B_17_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_PAD_GPIO_B_17_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_PAD_GPIO_B_17_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_PAD_GPIO_B_17_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_PAD_GPIO_B_17_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_PAD_GPIO_B_17_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_PAD_GPIO_B_17_MUX_SEL_VALUE_PORT_GPIO_B_GPIO17 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_17_MUX_SEL_PAD_GPIO_B_17_MUX_SEL_VALUE_PORT_SPI4_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_REG_OFFSET 0x90
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_18. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_REG_OFFSET \
  0x94
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_PAD_GPIO_B_18_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_PAD_GPIO_B_18_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_PAD_GPIO_B_18_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_PAD_GPIO_B_18_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_PAD_GPIO_B_18_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_PAD_GPIO_B_18_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_PAD_GPIO_B_18_MUX_SEL_VALUE_PORT_GPIO_B_GPIO18 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_18_MUX_SEL_PAD_GPIO_B_18_MUX_SEL_VALUE_PORT_SPI4_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_REG_OFFSET 0x98
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_19. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_REG_OFFSET \
  0x9c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_PAD_GPIO_B_19_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_PAD_GPIO_B_19_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_PAD_GPIO_B_19_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_PAD_GPIO_B_19_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_PAD_GPIO_B_19_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_PAD_GPIO_B_19_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_PAD_GPIO_B_19_MUX_SEL_VALUE_PORT_GPIO_B_GPIO19 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_19_MUX_SEL_PAD_GPIO_B_19_MUX_SEL_VALUE_PORT_SPI4_SPI_CS0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_REG_OFFSET 0xa0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_20. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_REG_OFFSET \
  0xa4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_PAD_GPIO_B_20_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_PAD_GPIO_B_20_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_PAD_GPIO_B_20_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_PAD_GPIO_B_20_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_PAD_GPIO_B_20_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_PAD_GPIO_B_20_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_PAD_GPIO_B_20_MUX_SEL_VALUE_PORT_GPIO_B_GPIO20 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_20_MUX_SEL_PAD_GPIO_B_20_MUX_SEL_VALUE_PORT_SPI5_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_REG_OFFSET 0xa8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_21. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_REG_OFFSET \
  0xac
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_PAD_GPIO_B_21_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_PAD_GPIO_B_21_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_PAD_GPIO_B_21_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_PAD_GPIO_B_21_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_PAD_GPIO_B_21_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_PAD_GPIO_B_21_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_PAD_GPIO_B_21_MUX_SEL_VALUE_PORT_GPIO_B_GPIO21 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_21_MUX_SEL_PAD_GPIO_B_21_MUX_SEL_VALUE_PORT_SPI5_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_REG_OFFSET 0xb0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_22. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_REG_OFFSET \
  0xb4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_PAD_GPIO_B_22_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_PAD_GPIO_B_22_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_PAD_GPIO_B_22_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_PAD_GPIO_B_22_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_PAD_GPIO_B_22_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_PAD_GPIO_B_22_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_PAD_GPIO_B_22_MUX_SEL_VALUE_PORT_GPIO_B_GPIO22 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_22_MUX_SEL_PAD_GPIO_B_22_MUX_SEL_VALUE_PORT_SPI5_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_REG_OFFSET 0xb8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_23. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_REG_OFFSET \
  0xbc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_PAD_GPIO_B_23_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_PAD_GPIO_B_23_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_PAD_GPIO_B_23_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_PAD_GPIO_B_23_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_PAD_GPIO_B_23_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_PAD_GPIO_B_23_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_PAD_GPIO_B_23_MUX_SEL_VALUE_PORT_GPIO_B_GPIO23 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_23_MUX_SEL_PAD_GPIO_B_23_MUX_SEL_VALUE_PORT_SPI5_SPI_CS0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_REG_OFFSET 0xc0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_24. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_REG_OFFSET \
  0xc4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_PAD_GPIO_B_24_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_PAD_GPIO_B_24_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_PAD_GPIO_B_24_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_PAD_GPIO_B_24_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_PAD_GPIO_B_24_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_PAD_GPIO_B_24_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_PAD_GPIO_B_24_MUX_SEL_VALUE_PORT_GPIO_B_GPIO24 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_24_MUX_SEL_PAD_GPIO_B_24_MUX_SEL_VALUE_PORT_SPI6_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_REG_OFFSET 0xc8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_25. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_REG_OFFSET \
  0xcc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_PAD_GPIO_B_25_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_PAD_GPIO_B_25_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_PAD_GPIO_B_25_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_PAD_GPIO_B_25_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_PAD_GPIO_B_25_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_PAD_GPIO_B_25_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_PAD_GPIO_B_25_MUX_SEL_VALUE_PORT_GPIO_B_GPIO25 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_25_MUX_SEL_PAD_GPIO_B_25_MUX_SEL_VALUE_PORT_SPI6_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_REG_OFFSET 0xd0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_26. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_REG_OFFSET \
  0xd4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_PAD_GPIO_B_26_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_PAD_GPIO_B_26_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_PAD_GPIO_B_26_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_PAD_GPIO_B_26_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_PAD_GPIO_B_26_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_PAD_GPIO_B_26_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_PAD_GPIO_B_26_MUX_SEL_VALUE_PORT_GPIO_B_GPIO26 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_26_MUX_SEL_PAD_GPIO_B_26_MUX_SEL_VALUE_PORT_SPI6_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_REG_OFFSET 0xd8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_27. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_REG_OFFSET \
  0xdc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_PAD_GPIO_B_27_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_PAD_GPIO_B_27_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_PAD_GPIO_B_27_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_PAD_GPIO_B_27_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_PAD_GPIO_B_27_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_PAD_GPIO_B_27_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_PAD_GPIO_B_27_MUX_SEL_VALUE_PORT_GPIO_B_GPIO27 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_27_MUX_SEL_PAD_GPIO_B_27_MUX_SEL_VALUE_PORT_SPI6_SPI_CS0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_REG_OFFSET 0xe0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_28. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_REG_OFFSET \
  0xe4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_PAD_GPIO_B_28_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_PAD_GPIO_B_28_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_PAD_GPIO_B_28_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_PAD_GPIO_B_28_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_PAD_GPIO_B_28_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_PAD_GPIO_B_28_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_PAD_GPIO_B_28_MUX_SEL_VALUE_PORT_GPIO_B_GPIO28 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_28_MUX_SEL_PAD_GPIO_B_28_MUX_SEL_VALUE_PORT_QSPI_QSPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_REG_OFFSET 0xe8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_29. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_REG_OFFSET \
  0xec
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_PAD_GPIO_B_29_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_PAD_GPIO_B_29_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_PAD_GPIO_B_29_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_PAD_GPIO_B_29_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_PAD_GPIO_B_29_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_PAD_GPIO_B_29_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_PAD_GPIO_B_29_MUX_SEL_VALUE_PORT_GPIO_B_GPIO29 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_29_MUX_SEL_PAD_GPIO_B_29_MUX_SEL_VALUE_PORT_QSPI_QSPI_CSN \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_REG_OFFSET 0xf0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_30. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_REG_OFFSET \
  0xf4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_PAD_GPIO_B_30_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_PAD_GPIO_B_30_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_PAD_GPIO_B_30_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_PAD_GPIO_B_30_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_PAD_GPIO_B_30_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_PAD_GPIO_B_30_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_PAD_GPIO_B_30_MUX_SEL_VALUE_PORT_GPIO_B_GPIO30 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_30_MUX_SEL_PAD_GPIO_B_30_MUX_SEL_VALUE_PORT_QSPI_QSPI_SD0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_REG_OFFSET 0xf8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_31. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_REG_OFFSET \
  0xfc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_PAD_GPIO_B_31_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_PAD_GPIO_B_31_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_PAD_GPIO_B_31_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_PAD_GPIO_B_31_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_PAD_GPIO_B_31_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_PAD_GPIO_B_31_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_PAD_GPIO_B_31_MUX_SEL_VALUE_PORT_GPIO_B_GPIO31 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_31_MUX_SEL_PAD_GPIO_B_31_MUX_SEL_VALUE_PORT_QSPI_QSPI_SD1 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_REG_OFFSET 0x100
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_32. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_REG_OFFSET \
  0x104
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_PAD_GPIO_B_32_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_PAD_GPIO_B_32_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_PAD_GPIO_B_32_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_PAD_GPIO_B_32_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_PAD_GPIO_B_32_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_PAD_GPIO_B_32_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_PAD_GPIO_B_32_MUX_SEL_VALUE_PORT_GPIO_B_GPIO32 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_32_MUX_SEL_PAD_GPIO_B_32_MUX_SEL_VALUE_PORT_QSPI_QSPI_SD2 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_REG_OFFSET 0x108
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_33. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_REG_OFFSET \
  0x10c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_PAD_GPIO_B_33_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_PAD_GPIO_B_33_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_PAD_GPIO_B_33_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_PAD_GPIO_B_33_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_PAD_GPIO_B_33_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_PAD_GPIO_B_33_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_PAD_GPIO_B_33_MUX_SEL_VALUE_PORT_GPIO_B_GPIO33 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_33_MUX_SEL_PAD_GPIO_B_33_MUX_SEL_VALUE_PORT_QSPI_QSPI_SD3 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_REG_OFFSET 0x110
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_34. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_REG_OFFSET \
  0x114
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_PAD_GPIO_B_34_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_PAD_GPIO_B_34_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_PAD_GPIO_B_34_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_PAD_GPIO_B_34_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_PAD_GPIO_B_34_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_PAD_GPIO_B_34_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_PAD_GPIO_B_34_MUX_SEL_VALUE_PORT_GPIO_B_GPIO34 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_34_MUX_SEL_PAD_GPIO_B_34_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_REG_OFFSET 0x118
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_35. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_REG_OFFSET \
  0x11c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_PAD_GPIO_B_35_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_PAD_GPIO_B_35_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_PAD_GPIO_B_35_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_PAD_GPIO_B_35_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_PAD_GPIO_B_35_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_PAD_GPIO_B_35_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_PAD_GPIO_B_35_MUX_SEL_VALUE_PORT_GPIO_B_GPIO35 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_35_MUX_SEL_PAD_GPIO_B_35_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA1 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_REG_OFFSET 0x120
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_36. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_REG_OFFSET \
  0x124
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_PAD_GPIO_B_36_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_PAD_GPIO_B_36_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_PAD_GPIO_B_36_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_PAD_GPIO_B_36_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_PAD_GPIO_B_36_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_PAD_GPIO_B_36_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_PAD_GPIO_B_36_MUX_SEL_VALUE_PORT_GPIO_B_GPIO36 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_36_MUX_SEL_PAD_GPIO_B_36_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA2 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_REG_OFFSET 0x128
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_37. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_REG_OFFSET \
  0x12c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_PAD_GPIO_B_37_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_PAD_GPIO_B_37_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_PAD_GPIO_B_37_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_PAD_GPIO_B_37_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_PAD_GPIO_B_37_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_PAD_GPIO_B_37_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_PAD_GPIO_B_37_MUX_SEL_VALUE_PORT_GPIO_B_GPIO37 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_37_MUX_SEL_PAD_GPIO_B_37_MUX_SEL_VALUE_PORT_SDIO0_SDIO_DATA3 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_REG_OFFSET 0x130
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_38. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_REG_OFFSET \
  0x134
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_PAD_GPIO_B_38_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_PAD_GPIO_B_38_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_PAD_GPIO_B_38_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_PAD_GPIO_B_38_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_PAD_GPIO_B_38_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_PAD_GPIO_B_38_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_PAD_GPIO_B_38_MUX_SEL_VALUE_PORT_GPIO_B_GPIO38 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_38_MUX_SEL_PAD_GPIO_B_38_MUX_SEL_VALUE_PORT_SDIO0_SDIO_CLK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_REG_OFFSET 0x138
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_39. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_REG_OFFSET \
  0x13c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_PAD_GPIO_B_39_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_PAD_GPIO_B_39_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_PAD_GPIO_B_39_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_PAD_GPIO_B_39_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_PAD_GPIO_B_39_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_PAD_GPIO_B_39_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_PAD_GPIO_B_39_MUX_SEL_VALUE_PORT_GPIO_B_GPIO39 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_39_MUX_SEL_PAD_GPIO_B_39_MUX_SEL_VALUE_PORT_SDIO0_SDIO_CMD \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_REG_OFFSET 0x140
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_40. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_REG_OFFSET \
  0x144
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_PAD_GPIO_B_40_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_PAD_GPIO_B_40_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_PAD_GPIO_B_40_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_PAD_GPIO_B_40_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_PAD_GPIO_B_40_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_PAD_GPIO_B_40_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_PAD_GPIO_B_40_MUX_SEL_VALUE_PORT_GPIO_B_GPIO40 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_40_MUX_SEL_PAD_GPIO_B_40_MUX_SEL_VALUE_PORT_UART0_UART_TX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_REG_OFFSET 0x148
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_41. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_REG_OFFSET \
  0x14c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_PAD_GPIO_B_41_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_PAD_GPIO_B_41_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_PAD_GPIO_B_41_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_PAD_GPIO_B_41_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_PAD_GPIO_B_41_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_PAD_GPIO_B_41_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_PAD_GPIO_B_41_MUX_SEL_VALUE_PORT_GPIO_B_GPIO41 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_41_MUX_SEL_PAD_GPIO_B_41_MUX_SEL_VALUE_PORT_UART0_UART_RX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_REG_OFFSET 0x150
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_42. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_REG_OFFSET \
  0x154
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_PAD_GPIO_B_42_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_PAD_GPIO_B_42_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_PAD_GPIO_B_42_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_PAD_GPIO_B_42_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_PAD_GPIO_B_42_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_PAD_GPIO_B_42_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_PAD_GPIO_B_42_MUX_SEL_VALUE_PORT_GPIO_B_GPIO42 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_42_MUX_SEL_PAD_GPIO_B_42_MUX_SEL_VALUE_PORT_UART1_UART_TX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_REG_OFFSET 0x158
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_43. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_REG_OFFSET \
  0x15c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_PAD_GPIO_B_43_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_PAD_GPIO_B_43_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_PAD_GPIO_B_43_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_PAD_GPIO_B_43_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_PAD_GPIO_B_43_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_PAD_GPIO_B_43_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_PAD_GPIO_B_43_MUX_SEL_VALUE_PORT_GPIO_B_GPIO43 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_43_MUX_SEL_PAD_GPIO_B_43_MUX_SEL_VALUE_PORT_UART1_UART_RX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_REG_OFFSET 0x160
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_44. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_REG_OFFSET \
  0x164
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_PAD_GPIO_B_44_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_PAD_GPIO_B_44_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_PAD_GPIO_B_44_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_PAD_GPIO_B_44_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_PAD_GPIO_B_44_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_PAD_GPIO_B_44_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_PAD_GPIO_B_44_MUX_SEL_VALUE_PORT_GPIO_B_GPIO44 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_44_MUX_SEL_PAD_GPIO_B_44_MUX_SEL_VALUE_PORT_UART2_UART_TX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_REG_OFFSET 0x168
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_45. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_REG_OFFSET \
  0x16c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_PAD_GPIO_B_45_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_PAD_GPIO_B_45_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_PAD_GPIO_B_45_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_PAD_GPIO_B_45_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_PAD_GPIO_B_45_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_PAD_GPIO_B_45_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_PAD_GPIO_B_45_MUX_SEL_VALUE_PORT_GPIO_B_GPIO45 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_45_MUX_SEL_PAD_GPIO_B_45_MUX_SEL_VALUE_PORT_UART2_UART_RX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_REG_OFFSET 0x170
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_46. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_REG_OFFSET \
  0x174
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_PAD_GPIO_B_46_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_PAD_GPIO_B_46_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_PAD_GPIO_B_46_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_PAD_GPIO_B_46_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_PAD_GPIO_B_46_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_PAD_GPIO_B_46_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_PAD_GPIO_B_46_MUX_SEL_VALUE_PORT_GPIO_B_GPIO46 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_46_MUX_SEL_PAD_GPIO_B_46_MUX_SEL_VALUE_PORT_UART3_UART_TX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_REG_OFFSET 0x178
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_47. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_REG_OFFSET \
  0x17c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_PAD_GPIO_B_47_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_PAD_GPIO_B_47_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_PAD_GPIO_B_47_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_PAD_GPIO_B_47_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_PAD_GPIO_B_47_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_PAD_GPIO_B_47_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_PAD_GPIO_B_47_MUX_SEL_VALUE_PORT_GPIO_B_GPIO47 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_47_MUX_SEL_PAD_GPIO_B_47_MUX_SEL_VALUE_PORT_UART3_UART_RX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_REG_OFFSET 0x180
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_48. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_REG_OFFSET \
  0x184
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_PAD_GPIO_B_48_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_PAD_GPIO_B_48_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_PAD_GPIO_B_48_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_PAD_GPIO_B_48_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_PAD_GPIO_B_48_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_PAD_GPIO_B_48_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_PAD_GPIO_B_48_MUX_SEL_VALUE_PORT_GPIO_B_GPIO48 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_48_MUX_SEL_PAD_GPIO_B_48_MUX_SEL_VALUE_PORT_UART4_UART_TX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_REG_OFFSET 0x188
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_49. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_REG_OFFSET \
  0x18c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_PAD_GPIO_B_49_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_PAD_GPIO_B_49_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_PAD_GPIO_B_49_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_PAD_GPIO_B_49_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_PAD_GPIO_B_49_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_PAD_GPIO_B_49_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_PAD_GPIO_B_49_MUX_SEL_VALUE_PORT_GPIO_B_GPIO49 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_49_MUX_SEL_PAD_GPIO_B_49_MUX_SEL_VALUE_PORT_UART4_UART_RX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_REG_OFFSET 0x190
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_50. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_REG_OFFSET \
  0x194
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_PAD_GPIO_B_50_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_PAD_GPIO_B_50_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_PAD_GPIO_B_50_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_PAD_GPIO_B_50_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_PAD_GPIO_B_50_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_PAD_GPIO_B_50_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_PAD_GPIO_B_50_MUX_SEL_VALUE_PORT_GPIO_B_GPIO50 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_50_MUX_SEL_PAD_GPIO_B_50_MUX_SEL_VALUE_PORT_I2C0_I2C_SCL \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_REG_OFFSET 0x198
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_51. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_REG_OFFSET \
  0x19c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_PAD_GPIO_B_51_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_PAD_GPIO_B_51_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_PAD_GPIO_B_51_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_PAD_GPIO_B_51_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_PAD_GPIO_B_51_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_PAD_GPIO_B_51_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_PAD_GPIO_B_51_MUX_SEL_VALUE_PORT_GPIO_B_GPIO51 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_51_MUX_SEL_PAD_GPIO_B_51_MUX_SEL_VALUE_PORT_I2C0_I2C_SDA \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_REG_OFFSET 0x1a0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_52. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_REG_OFFSET \
  0x1a4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_PAD_GPIO_B_52_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_PAD_GPIO_B_52_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_PAD_GPIO_B_52_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_PAD_GPIO_B_52_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_PAD_GPIO_B_52_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_PAD_GPIO_B_52_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_PAD_GPIO_B_52_MUX_SEL_VALUE_PORT_GPIO_B_GPIO52 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_52_MUX_SEL_PAD_GPIO_B_52_MUX_SEL_VALUE_PORT_I2C4_I2C_SCL \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_REG_OFFSET 0x1a8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_53. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_REG_OFFSET \
  0x1ac
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_PAD_GPIO_B_53_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_PAD_GPIO_B_53_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_PAD_GPIO_B_53_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_PAD_GPIO_B_53_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_PAD_GPIO_B_53_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_PAD_GPIO_B_53_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_PAD_GPIO_B_53_MUX_SEL_VALUE_PORT_GPIO_B_GPIO53 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_53_MUX_SEL_PAD_GPIO_B_53_MUX_SEL_VALUE_PORT_I2C4_I2C_SDA \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_REG_OFFSET 0x1b0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_54. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_REG_OFFSET \
  0x1b4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_PAD_GPIO_B_54_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_PAD_GPIO_B_54_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_PAD_GPIO_B_54_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_PAD_GPIO_B_54_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_PAD_GPIO_B_54_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_PAD_GPIO_B_54_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_PAD_GPIO_B_54_MUX_SEL_VALUE_PORT_GPIO_B_GPIO54 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_54_MUX_SEL_PAD_GPIO_B_54_MUX_SEL_VALUE_PORT_I2C5_I2C_SCL \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_REG_OFFSET 0x1b8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_55. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_REG_OFFSET \
  0x1bc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_PAD_GPIO_B_55_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_PAD_GPIO_B_55_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_PAD_GPIO_B_55_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_PAD_GPIO_B_55_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_PAD_GPIO_B_55_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_PAD_GPIO_B_55_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_PAD_GPIO_B_55_MUX_SEL_VALUE_PORT_GPIO_B_GPIO55 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_55_MUX_SEL_PAD_GPIO_B_55_MUX_SEL_VALUE_PORT_I2C5_I2C_SDA \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_REG_OFFSET 0x1c0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_56. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_MUX_SEL_REG_OFFSET \
  0x1c4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_56_MUX_SEL_PAD_GPIO_B_56_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_REG_OFFSET 0x1c8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_b_57. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_MUX_SEL_REG_OFFSET \
  0x1cc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_57_MUX_SEL_PAD_GPIO_B_57_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_REG_OFFSET 0x1d0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_c_00. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_REG_OFFSET \
  0x1d4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_PAD_GPIO_C_00_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_PAD_GPIO_C_00_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_PAD_GPIO_C_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_PAD_GPIO_C_00_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_PAD_GPIO_C_00_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_PAD_GPIO_C_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_PAD_GPIO_C_00_MUX_SEL_VALUE_PORT_CAN0_CAN_TX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_00_MUX_SEL_PAD_GPIO_C_00_MUX_SEL_VALUE_PORT_SPI7_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_REG_OFFSET 0x1d8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_c_01. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_REG_OFFSET \
  0x1dc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_PAD_GPIO_C_01_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_PAD_GPIO_C_01_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_PAD_GPIO_C_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_PAD_GPIO_C_01_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_PAD_GPIO_C_01_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_PAD_GPIO_C_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_PAD_GPIO_C_01_MUX_SEL_VALUE_PORT_CAN0_CAN_RX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_01_MUX_SEL_PAD_GPIO_C_01_MUX_SEL_VALUE_PORT_SPI7_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_REG_OFFSET 0x1e0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_c_02. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_REG_OFFSET \
  0x1e4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_PAD_GPIO_C_02_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_PAD_GPIO_C_02_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_PAD_GPIO_C_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_PAD_GPIO_C_02_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_PAD_GPIO_C_02_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_PAD_GPIO_C_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_PAD_GPIO_C_02_MUX_SEL_VALUE_PORT_CAN1_CAN_TX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_02_MUX_SEL_PAD_GPIO_C_02_MUX_SEL_VALUE_PORT_SPI7_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_REG_OFFSET 0x1e8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_c_03. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_REG_OFFSET \
  0x1ec
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_PAD_GPIO_C_03_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_PAD_GPIO_C_03_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_PAD_GPIO_C_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_PAD_GPIO_C_03_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_PAD_GPIO_C_03_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_PAD_GPIO_C_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_PAD_GPIO_C_03_MUX_SEL_VALUE_PORT_CAN1_CAN_RX \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_C_03_MUX_SEL_PAD_GPIO_C_03_MUX_SEL_VALUE_PORT_SPI7_SPI_CS0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_REG_OFFSET 0x1f0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_00. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_REG_OFFSET \
  0x1f4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_PAD_GPIO_D_00_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_PAD_GPIO_D_00_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_PAD_GPIO_D_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_PAD_GPIO_D_00_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_PAD_GPIO_D_00_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_PAD_GPIO_D_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_PAD_GPIO_D_00_MUX_SEL_VALUE_PORT_CAM0_CAM_PCLK \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_00_MUX_SEL_PAD_GPIO_D_00_MUX_SEL_VALUE_PORT_I2C1_I2C_SCL \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_REG_OFFSET 0x1f8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_01. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_REG_OFFSET \
  0x1fc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_PAD_GPIO_D_01_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_PAD_GPIO_D_01_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_PAD_GPIO_D_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_PAD_GPIO_D_01_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_PAD_GPIO_D_01_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_PAD_GPIO_D_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_PAD_GPIO_D_01_MUX_SEL_VALUE_PORT_CAM0_CAM_HSYNC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_01_MUX_SEL_PAD_GPIO_D_01_MUX_SEL_VALUE_PORT_I2C1_I2C_SDA \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_REG_OFFSET 0x200
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_02. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_REG_OFFSET \
  0x204
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_PAD_GPIO_D_02_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_PAD_GPIO_D_02_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_PAD_GPIO_D_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_PAD_GPIO_D_02_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_PAD_GPIO_D_02_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_PAD_GPIO_D_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_PAD_GPIO_D_02_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA0_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_02_MUX_SEL_PAD_GPIO_D_02_MUX_SEL_VALUE_PORT_I2C2_I2C_SCL \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_REG_OFFSET 0x208
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_03. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_REG_OFFSET \
  0x20c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_PAD_GPIO_D_03_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_PAD_GPIO_D_03_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_PAD_GPIO_D_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_PAD_GPIO_D_03_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_PAD_GPIO_D_03_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_PAD_GPIO_D_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_PAD_GPIO_D_03_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA1_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_03_MUX_SEL_PAD_GPIO_D_03_MUX_SEL_VALUE_PORT_I2C2_I2C_SDA \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_REG_OFFSET 0x210
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_04. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_REG_OFFSET \
  0x214
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_PAD_GPIO_D_04_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_PAD_GPIO_D_04_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_PAD_GPIO_D_04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_PAD_GPIO_D_04_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_PAD_GPIO_D_04_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_PAD_GPIO_D_04_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_PAD_GPIO_D_04_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA2_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_04_MUX_SEL_PAD_GPIO_D_04_MUX_SEL_VALUE_PORT_I2C3_I2C_SCL \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_REG_OFFSET 0x218
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_05. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_REG_OFFSET \
  0x21c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_PAD_GPIO_D_05_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_PAD_GPIO_D_05_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_PAD_GPIO_D_05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_PAD_GPIO_D_05_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_PAD_GPIO_D_05_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_PAD_GPIO_D_05_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_PAD_GPIO_D_05_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA3_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_05_MUX_SEL_PAD_GPIO_D_05_MUX_SEL_VALUE_PORT_I2C3_I2C_SDA \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_REG_OFFSET 0x220
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_06. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_REG_OFFSET \
  0x224
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_PAD_GPIO_D_06_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_PAD_GPIO_D_06_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_PAD_GPIO_D_06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_PAD_GPIO_D_06_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_PAD_GPIO_D_06_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_PAD_GPIO_D_06_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_PAD_GPIO_D_06_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA4_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_06_MUX_SEL_PAD_GPIO_D_06_MUX_SEL_VALUE_PORT_UART7_UART_TX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_REG_OFFSET 0x228
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_07. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_REG_OFFSET \
  0x22c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_PAD_GPIO_D_07_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_PAD_GPIO_D_07_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_PAD_GPIO_D_07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_PAD_GPIO_D_07_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_PAD_GPIO_D_07_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_PAD_GPIO_D_07_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_PAD_GPIO_D_07_MUX_SEL_VALUE_PORT_CAM0_CAM_DATA5_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_07_MUX_SEL_PAD_GPIO_D_07_MUX_SEL_VALUE_PORT_UART7_UART_RX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_REG_OFFSET 0x230
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_08. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_MUX_SEL_REG_OFFSET \
  0x234
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_08_MUX_SEL_PAD_GPIO_D_08_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_REG_OFFSET 0x238
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_09. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_MUX_SEL_REG_OFFSET \
  0x23c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_09_MUX_SEL_PAD_GPIO_D_09_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_REG_OFFSET 0x240
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_d_10. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_MUX_SEL_REG_OFFSET \
  0x244
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_D_10_MUX_SEL_PAD_GPIO_D_10_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_REG_OFFSET 0x248
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_00. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_REG_OFFSET \
  0x24c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_VALUE_PORT_CAM1_CAM_PCLK \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_VALUE_PORT_SPI8_SPI_SCK \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_00_MUX_SEL_PAD_GPIO_E_00_MUX_SEL_VALUE_PORT_SPI9_SPI_SCK \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_REG_OFFSET 0x250
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_01. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_REG_OFFSET \
  0x254
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_VALUE_PORT_CAM1_CAM_HSYNC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_VALUE_PORT_SPI8_SPI_CS0 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_01_MUX_SEL_PAD_GPIO_E_01_MUX_SEL_VALUE_PORT_SPI9_SPI_CS0 \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_REG_OFFSET 0x258
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_02. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_REG_OFFSET \
  0x25c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA0_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_VALUE_PORT_SPI8_SPI_MISO \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_02_MUX_SEL_PAD_GPIO_E_02_MUX_SEL_VALUE_PORT_SPI9_SPI_MISO \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_REG_OFFSET 0x260
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_03. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_REG_OFFSET \
  0x264
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA1_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_VALUE_PORT_SPI8_SPI_MOSI \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_03_MUX_SEL_PAD_GPIO_E_03_MUX_SEL_VALUE_PORT_SPI9_SPI_MOSI \
  0x3

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_REG_OFFSET 0x268
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_04. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_MUX_SEL_REG_OFFSET \
  0x26c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_04_MUX_SEL_PAD_GPIO_E_04_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_REG_OFFSET 0x270
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_05. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_MUX_SEL_REG_OFFSET \
  0x274
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_05_MUX_SEL_PAD_GPIO_E_05_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_REG_OFFSET 0x278
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_06. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_MUX_SEL_REG_OFFSET \
  0x27c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_06_MUX_SEL_PAD_GPIO_E_06_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_REG_OFFSET 0x280
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_07. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_MUX_SEL_REG_OFFSET \
  0x284
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_07_MUX_SEL_PAD_GPIO_E_07_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_REG_OFFSET 0x288
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_08. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_REG_OFFSET \
  0x28c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_PAD_GPIO_E_08_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_PAD_GPIO_E_08_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_PAD_GPIO_E_08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_PAD_GPIO_E_08_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_PAD_GPIO_E_08_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_PAD_GPIO_E_08_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_PAD_GPIO_E_08_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA6_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_08_MUX_SEL_PAD_GPIO_E_08_MUX_SEL_VALUE_PORT_SPI10_SPI_SCK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_REG_OFFSET 0x290
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_09. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_REG_OFFSET \
  0x294
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_PAD_GPIO_E_09_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_PAD_GPIO_E_09_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_PAD_GPIO_E_09_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_PAD_GPIO_E_09_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_PAD_GPIO_E_09_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_PAD_GPIO_E_09_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_PAD_GPIO_E_09_MUX_SEL_VALUE_PORT_CAM1_CAM_DATA7_I \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_09_MUX_SEL_PAD_GPIO_E_09_MUX_SEL_VALUE_PORT_SPI10_SPI_MISO \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_REG_OFFSET 0x298
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_10. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_REG_OFFSET \
  0x29c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_PAD_GPIO_E_10_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_PAD_GPIO_E_10_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_PAD_GPIO_E_10_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_PAD_GPIO_E_10_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_PAD_GPIO_E_10_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_PAD_GPIO_E_10_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_PAD_GPIO_E_10_MUX_SEL_VALUE_PORT_CAM1_CAM_VSYNC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_10_MUX_SEL_PAD_GPIO_E_10_MUX_SEL_VALUE_PORT_SPI10_SPI_MOSI \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_REG_OFFSET 0x2a0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_11. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_MUX_SEL_REG_OFFSET \
  0x2a4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_11_MUX_SEL_PAD_GPIO_E_11_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_REG_OFFSET 0x2a8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_e_12. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_MUX_SEL_REG_OFFSET \
  0x2ac
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_E_12_MUX_SEL_PAD_GPIO_E_12_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_REG_OFFSET 0x2b0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_00. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_MUX_SEL_REG_OFFSET \
  0x2b4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_00_MUX_SEL_PAD_GPIO_F_00_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_REG_OFFSET 0x2b8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_01. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_REG_OFFSET \
  0x2bc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_PAD_GPIO_F_01_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_PAD_GPIO_F_01_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_PAD_GPIO_F_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_PAD_GPIO_F_01_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_PAD_GPIO_F_01_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_PAD_GPIO_F_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_PAD_GPIO_F_01_MUX_SEL_VALUE_PORT_ETH_ETH_TXCK \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_01_MUX_SEL_PAD_GPIO_F_01_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA0 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_REG_OFFSET 0x2c0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_02. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_REG_OFFSET \
  0x2c4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_PAD_GPIO_F_02_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_PAD_GPIO_F_02_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_PAD_GPIO_F_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_PAD_GPIO_F_02_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_PAD_GPIO_F_02_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_PAD_GPIO_F_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_PAD_GPIO_F_02_MUX_SEL_VALUE_PORT_ETH_ETH_TXCTL \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_02_MUX_SEL_PAD_GPIO_F_02_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA1 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_REG_OFFSET 0x2c8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_03. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_REG_OFFSET \
  0x2cc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_PAD_GPIO_F_03_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_PAD_GPIO_F_03_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_PAD_GPIO_F_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_PAD_GPIO_F_03_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_PAD_GPIO_F_03_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_PAD_GPIO_F_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_PAD_GPIO_F_03_MUX_SEL_VALUE_PORT_ETH_ETH_TXD0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_03_MUX_SEL_PAD_GPIO_F_03_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA2 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_REG_OFFSET 0x2d0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_04. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_REG_OFFSET \
  0x2d4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_PAD_GPIO_F_04_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_PAD_GPIO_F_04_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_PAD_GPIO_F_04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_PAD_GPIO_F_04_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_PAD_GPIO_F_04_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_PAD_GPIO_F_04_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_PAD_GPIO_F_04_MUX_SEL_VALUE_PORT_ETH_ETH_TXD1 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_04_MUX_SEL_PAD_GPIO_F_04_MUX_SEL_VALUE_PORT_SDIO1_SDIO_DATA3 \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_REG_OFFSET 0x2d8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_05. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_REG_OFFSET \
  0x2dc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_PAD_GPIO_F_05_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_PAD_GPIO_F_05_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_PAD_GPIO_F_05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_PAD_GPIO_F_05_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_PAD_GPIO_F_05_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_PAD_GPIO_F_05_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_PAD_GPIO_F_05_MUX_SEL_VALUE_PORT_ETH_ETH_TXD2 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_05_MUX_SEL_PAD_GPIO_F_05_MUX_SEL_VALUE_PORT_SDIO1_SDIO_CLK \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_REG_OFFSET 0x2e0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_06. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_REG_OFFSET \
  0x2e4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_PAD_GPIO_F_06_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_PAD_GPIO_F_06_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_PAD_GPIO_F_06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_PAD_GPIO_F_06_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_PAD_GPIO_F_06_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_PAD_GPIO_F_06_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_PAD_GPIO_F_06_MUX_SEL_VALUE_PORT_ETH_ETH_TXD3 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_06_MUX_SEL_PAD_GPIO_F_06_MUX_SEL_VALUE_PORT_SDIO1_SDIO_CMD \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_REG_OFFSET 0x2e8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_07. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_REG_OFFSET \
  0x2ec
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_PAD_GPIO_F_07_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_PAD_GPIO_F_07_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_PAD_GPIO_F_07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_PAD_GPIO_F_07_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_PAD_GPIO_F_07_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_PAD_GPIO_F_07_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_PAD_GPIO_F_07_MUX_SEL_VALUE_PORT_ETH_ETH_MDC \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_07_MUX_SEL_PAD_GPIO_F_07_MUX_SEL_VALUE_PORT_UART6_UART_TX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_REG_OFFSET 0x2f0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_08. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_REG_OFFSET \
  0x2f4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_PAD_GPIO_F_08_MUX_SEL_MASK \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_PAD_GPIO_F_08_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_PAD_GPIO_F_08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_PAD_GPIO_F_08_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_PAD_GPIO_F_08_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_PAD_GPIO_F_08_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_PAD_GPIO_F_08_MUX_SEL_VALUE_PORT_ETH_ETH_MDIO \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_08_MUX_SEL_PAD_GPIO_F_08_MUX_SEL_VALUE_PORT_UART6_UART_RX \
  0x2

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_REG_OFFSET 0x2f8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_09. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_MUX_SEL_REG_OFFSET \
  0x2fc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_09_MUX_SEL_PAD_GPIO_F_09_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_REG_OFFSET 0x300
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_10. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_MUX_SEL_REG_OFFSET \
  0x304
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_10_MUX_SEL_PAD_GPIO_F_10_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_REG_OFFSET 0x308
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_11. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_MUX_SEL_REG_OFFSET \
  0x30c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_11_MUX_SEL_PAD_GPIO_F_11_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_REG_OFFSET 0x310
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_12. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_MUX_SEL_REG_OFFSET \
  0x314
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_12_MUX_SEL_PAD_GPIO_F_12_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_REG_OFFSET 0x318
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_13. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_MUX_SEL_REG_OFFSET \
  0x31c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_13_MUX_SEL_PAD_GPIO_F_13_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_REG_OFFSET 0x320
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_14. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_MUX_SEL_REG_OFFSET \
  0x324
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_14_MUX_SEL_PAD_GPIO_F_14_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_REG_OFFSET 0x328
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_15. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_MUX_SEL_REG_OFFSET \
  0x32c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_15_MUX_SEL_PAD_GPIO_F_15_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_REG_OFFSET 0x330
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_16. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_MUX_SEL_REG_OFFSET \
  0x334
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_16_MUX_SEL_PAD_GPIO_F_16_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_REG_OFFSET 0x338
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_17. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_MUX_SEL_REG_OFFSET \
  0x33c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_17_MUX_SEL_PAD_GPIO_F_17_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_REG_OFFSET 0x340
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_18. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_MUX_SEL_REG_OFFSET \
  0x344
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_18_MUX_SEL_PAD_GPIO_F_18_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_REG_OFFSET 0x348
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_19. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_MUX_SEL_REG_OFFSET \
  0x34c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_19_MUX_SEL_PAD_GPIO_F_19_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_REG_OFFSET 0x350
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_20. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_MUX_SEL_REG_OFFSET \
  0x354
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_20_MUX_SEL_PAD_GPIO_F_20_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_REG_OFFSET 0x358
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_21. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_MUX_SEL_REG_OFFSET \
  0x35c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_21_MUX_SEL_PAD_GPIO_F_21_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_REG_OFFSET 0x360
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_22. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_MUX_SEL_REG_OFFSET \
  0x364
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_22_MUX_SEL_PAD_GPIO_F_22_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_REG_OFFSET 0x368
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_23. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_MUX_SEL_REG_OFFSET \
  0x36c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_23_MUX_SEL_PAD_GPIO_F_23_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_REG_OFFSET 0x370
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_24. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_MUX_SEL_REG_OFFSET \
  0x374
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_24_MUX_SEL_PAD_GPIO_F_24_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_REG_OFFSET 0x378
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_f_25. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_MUX_SEL_REG_OFFSET \
  0x37c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_F_25_MUX_SEL_PAD_GPIO_F_25_MUX_SEL_BIT \
  0

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_REG_OFFSET 0x380
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_pwm0. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_REG_OFFSET \
  0x384
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_MASK \
  0xf
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_PORT_PWM_PWM0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_PORT_PWM_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_PORT_PWM_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_PORT_PWM_PWM3 \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_PORT_PWM_PWM4 \
  0x5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_PORT_PWM_PWM5 \
  0x6
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_PORT_PWM_PWM6 \
  0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM0_MUX_SEL_PAD_GPIO_PWM0_MUX_SEL_VALUE_PORT_PWM_PWM7 \
  0x8

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_REG_OFFSET 0x388
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_pwm1. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_REG_OFFSET \
  0x38c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_MASK \
  0xf
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_PORT_PWM_PWM0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_PORT_PWM_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_PORT_PWM_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_PORT_PWM_PWM3 \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_PORT_PWM_PWM4 \
  0x5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_PORT_PWM_PWM5 \
  0x6
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_PORT_PWM_PWM6 \
  0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM1_MUX_SEL_PAD_GPIO_PWM1_MUX_SEL_VALUE_PORT_PWM_PWM7 \
  0x8

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_REG_OFFSET 0x390
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_pwm2. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_REG_OFFSET \
  0x394
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_MASK \
  0xf
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_PORT_PWM_PWM0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_PORT_PWM_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_PORT_PWM_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_PORT_PWM_PWM3 \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_PORT_PWM_PWM4 \
  0x5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_PORT_PWM_PWM5 \
  0x6
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_PORT_PWM_PWM6 \
  0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM2_MUX_SEL_PAD_GPIO_PWM2_MUX_SEL_VALUE_PORT_PWM_PWM7 \
  0x8

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_REG_OFFSET 0x398
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_pwm3. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_REG_OFFSET \
  0x39c
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_MASK \
  0xf
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_PORT_PWM_PWM0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_PORT_PWM_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_PORT_PWM_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_PORT_PWM_PWM3 \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_PORT_PWM_PWM4 \
  0x5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_PORT_PWM_PWM5 \
  0x6
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_PORT_PWM_PWM6 \
  0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM3_MUX_SEL_PAD_GPIO_PWM3_MUX_SEL_VALUE_PORT_PWM_PWM7 \
  0x8

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_REG_OFFSET 0x3a0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_pwm4. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_REG_OFFSET \
  0x3a4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_MASK \
  0xf
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_PORT_PWM_PWM0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_PORT_PWM_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_PORT_PWM_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_PORT_PWM_PWM3 \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_PORT_PWM_PWM4 \
  0x5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_PORT_PWM_PWM5 \
  0x6
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_PORT_PWM_PWM6 \
  0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM4_MUX_SEL_PAD_GPIO_PWM4_MUX_SEL_VALUE_PORT_PWM_PWM7 \
  0x8

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_REG_OFFSET 0x3a8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_pwm5. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_REG_OFFSET \
  0x3ac
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_MASK \
  0xf
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_PORT_PWM_PWM0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_PORT_PWM_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_PORT_PWM_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_PORT_PWM_PWM3 \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_PORT_PWM_PWM4 \
  0x5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_PORT_PWM_PWM5 \
  0x6
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_PORT_PWM_PWM6 \
  0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM5_MUX_SEL_PAD_GPIO_PWM5_MUX_SEL_VALUE_PORT_PWM_PWM7 \
  0x8

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_REG_OFFSET 0x3b0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_pwm6. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_REG_OFFSET \
  0x3b4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_MASK \
  0xf
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_PORT_PWM_PWM0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_PORT_PWM_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_PORT_PWM_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_PORT_PWM_PWM3 \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_PORT_PWM_PWM4 \
  0x5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_PORT_PWM_PWM5 \
  0x6
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_PORT_PWM_PWM6 \
  0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM6_MUX_SEL_PAD_GPIO_PWM6_MUX_SEL_VALUE_PORT_PWM_PWM7 \
  0x8

// Pad signal configuration.
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_REG_OFFSET 0x3b8
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_CHIP2PAD_BIT 0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_DRV_MASK 0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_DRV_OFFSET 1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_DRV_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_DRV_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_DRV_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_OEN_BIT 3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_PUEN_BIT 4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_SLW_BIT 5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_CFG_SMT_BIT 6

// Pad signal port multiplex selection for pad pad_gpio_pwm7. The programmed
// value defines which port
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_REG_OFFSET \
  0x3bc
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_MASK \
  0xf
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_OFFSET \
  0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_MASK, .index = ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_OFFSET })
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_REGISTER \
  0x0
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_PORT_PWM_PWM0 \
  0x1
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_PORT_PWM_PWM1 \
  0x2
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_PORT_PWM_PWM2 \
  0x3
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_PORT_PWM_PWM3 \
  0x4
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_PORT_PWM_PWM4 \
  0x5
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_PORT_PWM_PWM5 \
  0x6
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_PORT_PWM_PWM6 \
  0x7
#define ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_PWM7_MUX_SEL_PAD_GPIO_PWM7_MUX_SEL_VALUE_PORT_PWM_PWM7 \
  0x8

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_REG_DEFS_
// End generated register defines for alsaqr_periph_padframe_periphs_config