INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sim_1/imports/lab10_final/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3248] data object 'instr' is already declared [C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sim_1/imports/lab10_final/testbench.v:48]
WARNING: [VRFC 10-3703] second declaration of 'instr' ignored [C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sim_1/imports/lab10_final/testbench.v:48]
