Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 22:31:14 2020
| Host         : hyz running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file firtop_control_sets_placed.rpt
| Design       : firtop
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      5 |            1 |
|     10 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           41 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              68 |           18 |
| Yes          | No                    | No                     |              70 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+--------------------------------------------------------+---------------------------------------------+------------------+----------------+
|               Clock Signal               |                      Enable Signal                     |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------------------+--------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  Driver_ADC0/inst/Freq_Cal0/Signal_Pulse |                                                        | Driver_ADC0/inst/Freq_Cal0/Delta_Clear_Flag |                1 |              1 |
|  clk_division/inst/clk_out1              | Driver_DAC0/DAC_Din_i_1_n_0                            |                                             |                1 |              1 |
|  clk_division/inst/clk_out1              | Driver_DAC0/DAC_Sync_i_1_n_0                           |                                             |                1 |              1 |
|  clk_division/inst/clk_out1              |                                                        | Driver_DAC0/DAC_Cnt[4]_i_1_n_0              |                2 |              5 |
|  clk_division/inst/clk_out3              |                                                        |                                             |                4 |             10 |
|  Driver_ADC0/inst/Clk_Division_ADC/CLK   |                                                        |                                             |                3 |             16 |
|  Driver_ADC0/inst/Freq_Cal0/Signal_Pulse | Driver_ADC0/inst/Freq_Cal0/Period[17]_i_1_n_0          |                                             |                8 |             16 |
|  clk_100MHz_IBUF_BUFG                    |                                                        | fir0/clk_div_0                              |                8 |             31 |
|  clk_100MHz_IBUF_BUFG                    |                                                        | Driver_ADC0/inst/Clk_Division_ADC/Count0    |                8 |             32 |
|  clk_100MHz_IBUF_BUFG                    |                                                        |                                             |               12 |             36 |
|  Driver_ADC0/inst/Freq_Cal0/Signal_Pulse | Driver_ADC0/inst/Freq_Cal0/Measure_Num_Cnt[19]_i_1_n_0 |                                             |               12 |             52 |
|  clk_div_BUFG                            |                                                        |                                             |               22 |             72 |
+------------------------------------------+--------------------------------------------------------+---------------------------------------------+------------------+----------------+


