
nrf24RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b44  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08004d24  08004d24  00005d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e34  08004e34  00006064  2**0
                  CONTENTS
  4 .ARM          00000008  08004e34  08004e34  00005e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e3c  08004e3c  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e3c  08004e3c  00005e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e40  08004e40  00005e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004e44  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000064  08004ea8  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08004ea8  0000634c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e75e  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a5  00000000  00000000  000147f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  00016898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000966  00000000  00000000  000174d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d9a0  00000000  00000000  00017e36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef80  00000000  00000000  000357d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b992f  00000000  00000000  00044756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe085  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036d0  00000000  00000000  000fe0c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00101798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000064 	.word	0x20000064
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004d0c 	.word	0x08004d0c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000068 	.word	0x20000068
 800021c:	08004d0c 	.word	0x08004d0c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b96a 	b.w	80005bc <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	460c      	mov	r4, r1
 8000308:	2b00      	cmp	r3, #0
 800030a:	d14e      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030c:	4694      	mov	ip, r2
 800030e:	458c      	cmp	ip, r1
 8000310:	4686      	mov	lr, r0
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	d962      	bls.n	80003de <__udivmoddi4+0xde>
 8000318:	b14a      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031a:	f1c2 0320 	rsb	r3, r2, #32
 800031e:	4091      	lsls	r1, r2
 8000320:	fa20 f303 	lsr.w	r3, r0, r3
 8000324:	fa0c fc02 	lsl.w	ip, ip, r2
 8000328:	4319      	orrs	r1, r3
 800032a:	fa00 fe02 	lsl.w	lr, r0, r2
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f f68c 	uxth.w	r6, ip
 8000336:	fbb1 f4f7 	udiv	r4, r1, r7
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb07 1114 	mls	r1, r7, r4, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb04 f106 	mul.w	r1, r4, r6
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f104 30ff 	add.w	r0, r4, #4294967295
 8000356:	f080 8112 	bcs.w	800057e <__udivmoddi4+0x27e>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 810f 	bls.w	800057e <__udivmoddi4+0x27e>
 8000360:	3c02      	subs	r4, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb1 f0f7 	udiv	r0, r1, r7
 800036e:	fb07 1110 	mls	r1, r7, r0, r1
 8000372:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000376:	fb00 f606 	mul.w	r6, r0, r6
 800037a:	429e      	cmp	r6, r3
 800037c:	d90a      	bls.n	8000394 <__udivmoddi4+0x94>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 31ff 	add.w	r1, r0, #4294967295
 8000386:	f080 80fc 	bcs.w	8000582 <__udivmoddi4+0x282>
 800038a:	429e      	cmp	r6, r3
 800038c:	f240 80f9 	bls.w	8000582 <__udivmoddi4+0x282>
 8000390:	4463      	add	r3, ip
 8000392:	3802      	subs	r0, #2
 8000394:	1b9b      	subs	r3, r3, r6
 8000396:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039a:	2100      	movs	r1, #0
 800039c:	b11d      	cbz	r5, 80003a6 <__udivmoddi4+0xa6>
 800039e:	40d3      	lsrs	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	e9c5 3200 	strd	r3, r2, [r5]
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d905      	bls.n	80003ba <__udivmoddi4+0xba>
 80003ae:	b10d      	cbz	r5, 80003b4 <__udivmoddi4+0xb4>
 80003b0:	e9c5 0100 	strd	r0, r1, [r5]
 80003b4:	2100      	movs	r1, #0
 80003b6:	4608      	mov	r0, r1
 80003b8:	e7f5      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003ba:	fab3 f183 	clz	r1, r3
 80003be:	2900      	cmp	r1, #0
 80003c0:	d146      	bne.n	8000450 <__udivmoddi4+0x150>
 80003c2:	42a3      	cmp	r3, r4
 80003c4:	d302      	bcc.n	80003cc <__udivmoddi4+0xcc>
 80003c6:	4290      	cmp	r0, r2
 80003c8:	f0c0 80f0 	bcc.w	80005ac <__udivmoddi4+0x2ac>
 80003cc:	1a86      	subs	r6, r0, r2
 80003ce:	eb64 0303 	sbc.w	r3, r4, r3
 80003d2:	2001      	movs	r0, #1
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d0e6      	beq.n	80003a6 <__udivmoddi4+0xa6>
 80003d8:	e9c5 6300 	strd	r6, r3, [r5]
 80003dc:	e7e3      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003de:	2a00      	cmp	r2, #0
 80003e0:	f040 8090 	bne.w	8000504 <__udivmoddi4+0x204>
 80003e4:	eba1 040c 	sub.w	r4, r1, ip
 80003e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ec:	fa1f f78c 	uxth.w	r7, ip
 80003f0:	2101      	movs	r1, #1
 80003f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fa:	fb08 4416 	mls	r4, r8, r6, r4
 80003fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000402:	fb07 f006 	mul.w	r0, r7, r6
 8000406:	4298      	cmp	r0, r3
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x11c>
 800040a:	eb1c 0303 	adds.w	r3, ip, r3
 800040e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x11a>
 8000414:	4298      	cmp	r0, r3
 8000416:	f200 80cd 	bhi.w	80005b4 <__udivmoddi4+0x2b4>
 800041a:	4626      	mov	r6, r4
 800041c:	1a1c      	subs	r4, r3, r0
 800041e:	fa1f f38e 	uxth.w	r3, lr
 8000422:	fbb4 f0f8 	udiv	r0, r4, r8
 8000426:	fb08 4410 	mls	r4, r8, r0, r4
 800042a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800042e:	fb00 f707 	mul.w	r7, r0, r7
 8000432:	429f      	cmp	r7, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x148>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 34ff 	add.w	r4, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x146>
 8000440:	429f      	cmp	r7, r3
 8000442:	f200 80b0 	bhi.w	80005a6 <__udivmoddi4+0x2a6>
 8000446:	4620      	mov	r0, r4
 8000448:	1bdb      	subs	r3, r3, r7
 800044a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044e:	e7a5      	b.n	800039c <__udivmoddi4+0x9c>
 8000450:	f1c1 0620 	rsb	r6, r1, #32
 8000454:	408b      	lsls	r3, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	431f      	orrs	r7, r3
 800045c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000460:	fa04 f301 	lsl.w	r3, r4, r1
 8000464:	ea43 030c 	orr.w	r3, r3, ip
 8000468:	40f4      	lsrs	r4, r6
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	0c38      	lsrs	r0, r7, #16
 8000470:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000474:	fbb4 fef0 	udiv	lr, r4, r0
 8000478:	fa1f fc87 	uxth.w	ip, r7
 800047c:	fb00 441e 	mls	r4, r0, lr, r4
 8000480:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000484:	fb0e f90c 	mul.w	r9, lr, ip
 8000488:	45a1      	cmp	r9, r4
 800048a:	fa02 f201 	lsl.w	r2, r2, r1
 800048e:	d90a      	bls.n	80004a6 <__udivmoddi4+0x1a6>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000496:	f080 8084 	bcs.w	80005a2 <__udivmoddi4+0x2a2>
 800049a:	45a1      	cmp	r9, r4
 800049c:	f240 8081 	bls.w	80005a2 <__udivmoddi4+0x2a2>
 80004a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a4:	443c      	add	r4, r7
 80004a6:	eba4 0409 	sub.w	r4, r4, r9
 80004aa:	fa1f f983 	uxth.w	r9, r3
 80004ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b2:	fb00 4413 	mls	r4, r0, r3, r4
 80004b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80004be:	45a4      	cmp	ip, r4
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x1d2>
 80004c2:	193c      	adds	r4, r7, r4
 80004c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004c8:	d267      	bcs.n	800059a <__udivmoddi4+0x29a>
 80004ca:	45a4      	cmp	ip, r4
 80004cc:	d965      	bls.n	800059a <__udivmoddi4+0x29a>
 80004ce:	3b02      	subs	r3, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004d6:	fba0 9302 	umull	r9, r3, r0, r2
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	429c      	cmp	r4, r3
 80004e0:	46ce      	mov	lr, r9
 80004e2:	469c      	mov	ip, r3
 80004e4:	d351      	bcc.n	800058a <__udivmoddi4+0x28a>
 80004e6:	d04e      	beq.n	8000586 <__udivmoddi4+0x286>
 80004e8:	b155      	cbz	r5, 8000500 <__udivmoddi4+0x200>
 80004ea:	ebb8 030e 	subs.w	r3, r8, lr
 80004ee:	eb64 040c 	sbc.w	r4, r4, ip
 80004f2:	fa04 f606 	lsl.w	r6, r4, r6
 80004f6:	40cb      	lsrs	r3, r1
 80004f8:	431e      	orrs	r6, r3
 80004fa:	40cc      	lsrs	r4, r1
 80004fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	e750      	b.n	80003a6 <__udivmoddi4+0xa6>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f103 	lsr.w	r1, r0, r3
 800050c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000510:	fa24 f303 	lsr.w	r3, r4, r3
 8000514:	4094      	lsls	r4, r2
 8000516:	430c      	orrs	r4, r1
 8000518:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800051c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000520:	fa1f f78c 	uxth.w	r7, ip
 8000524:	fbb3 f0f8 	udiv	r0, r3, r8
 8000528:	fb08 3110 	mls	r1, r8, r0, r3
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000532:	fb00 f107 	mul.w	r1, r0, r7
 8000536:	4299      	cmp	r1, r3
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x24c>
 800053a:	eb1c 0303 	adds.w	r3, ip, r3
 800053e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000542:	d22c      	bcs.n	800059e <__udivmoddi4+0x29e>
 8000544:	4299      	cmp	r1, r3
 8000546:	d92a      	bls.n	800059e <__udivmoddi4+0x29e>
 8000548:	3802      	subs	r0, #2
 800054a:	4463      	add	r3, ip
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b2a4      	uxth	r4, r4
 8000550:	fbb3 f1f8 	udiv	r1, r3, r8
 8000554:	fb08 3311 	mls	r3, r8, r1, r3
 8000558:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800055c:	fb01 f307 	mul.w	r3, r1, r7
 8000560:	42a3      	cmp	r3, r4
 8000562:	d908      	bls.n	8000576 <__udivmoddi4+0x276>
 8000564:	eb1c 0404 	adds.w	r4, ip, r4
 8000568:	f101 36ff 	add.w	r6, r1, #4294967295
 800056c:	d213      	bcs.n	8000596 <__udivmoddi4+0x296>
 800056e:	42a3      	cmp	r3, r4
 8000570:	d911      	bls.n	8000596 <__udivmoddi4+0x296>
 8000572:	3902      	subs	r1, #2
 8000574:	4464      	add	r4, ip
 8000576:	1ae4      	subs	r4, r4, r3
 8000578:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800057c:	e739      	b.n	80003f2 <__udivmoddi4+0xf2>
 800057e:	4604      	mov	r4, r0
 8000580:	e6f0      	b.n	8000364 <__udivmoddi4+0x64>
 8000582:	4608      	mov	r0, r1
 8000584:	e706      	b.n	8000394 <__udivmoddi4+0x94>
 8000586:	45c8      	cmp	r8, r9
 8000588:	d2ae      	bcs.n	80004e8 <__udivmoddi4+0x1e8>
 800058a:	ebb9 0e02 	subs.w	lr, r9, r2
 800058e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000592:	3801      	subs	r0, #1
 8000594:	e7a8      	b.n	80004e8 <__udivmoddi4+0x1e8>
 8000596:	4631      	mov	r1, r6
 8000598:	e7ed      	b.n	8000576 <__udivmoddi4+0x276>
 800059a:	4603      	mov	r3, r0
 800059c:	e799      	b.n	80004d2 <__udivmoddi4+0x1d2>
 800059e:	4630      	mov	r0, r6
 80005a0:	e7d4      	b.n	800054c <__udivmoddi4+0x24c>
 80005a2:	46d6      	mov	lr, sl
 80005a4:	e77f      	b.n	80004a6 <__udivmoddi4+0x1a6>
 80005a6:	4463      	add	r3, ip
 80005a8:	3802      	subs	r0, #2
 80005aa:	e74d      	b.n	8000448 <__udivmoddi4+0x148>
 80005ac:	4606      	mov	r6, r0
 80005ae:	4623      	mov	r3, r4
 80005b0:	4608      	mov	r0, r1
 80005b2:	e70f      	b.n	80003d4 <__udivmoddi4+0xd4>
 80005b4:	3e02      	subs	r6, #2
 80005b6:	4463      	add	r3, ip
 80005b8:	e730      	b.n	800041c <__udivmoddi4+0x11c>
 80005ba:	bf00      	nop

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <print>:
void printPayload(float *data, uint8_t size);
void floatToString(float value, char *buffer);
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void print(const char *uart_buffer) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
    sprintf(uart_msg, "%s\n\r", uart_buffer);
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	4909      	ldr	r1, [pc, #36]	@ (80005f0 <print+0x30>)
 80005cc:	4809      	ldr	r0, [pc, #36]	@ (80005f4 <print+0x34>)
 80005ce:	f003 fefd 	bl	80043cc <siprintf>
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 80005d2:	4808      	ldr	r0, [pc, #32]	@ (80005f4 <print+0x34>)
 80005d4:	f7ff fe24 	bl	8000220 <strlen>
 80005d8:	4603      	mov	r3, r0
 80005da:	b29a      	uxth	r2, r3
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295
 80005e0:	4904      	ldr	r1, [pc, #16]	@ (80005f4 <print+0x34>)
 80005e2:	4805      	ldr	r0, [pc, #20]	@ (80005f8 <print+0x38>)
 80005e4:	f003 f876 	bl	80036d4 <HAL_UART_Transmit>
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	08004d24 	.word	0x08004d24
 80005f4:	20000178 	.word	0x20000178
 80005f8:	20000080 	.word	0x20000080

080005fc <printHex>:

void printHex(uint8_t value) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
    sprintf(uart_msg, "%02X ", value);
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	461a      	mov	r2, r3
 800060a:	4909      	ldr	r1, [pc, #36]	@ (8000630 <printHex+0x34>)
 800060c:	4809      	ldr	r0, [pc, #36]	@ (8000634 <printHex+0x38>)
 800060e:	f003 fedd 	bl	80043cc <siprintf>
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8000612:	4808      	ldr	r0, [pc, #32]	@ (8000634 <printHex+0x38>)
 8000614:	f7ff fe04 	bl	8000220 <strlen>
 8000618:	4603      	mov	r3, r0
 800061a:	b29a      	uxth	r2, r3
 800061c:	f04f 33ff 	mov.w	r3, #4294967295
 8000620:	4904      	ldr	r1, [pc, #16]	@ (8000634 <printHex+0x38>)
 8000622:	4805      	ldr	r0, [pc, #20]	@ (8000638 <printHex+0x3c>)
 8000624:	f003 f856 	bl	80036d4 <HAL_UART_Transmit>
}
 8000628:	bf00      	nop
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	08004d2c 	.word	0x08004d2c
 8000634:	20000178 	.word	0x20000178
 8000638:	20000080 	.word	0x20000080

0800063c <printAddress>:

void printAddress(uint8_t *address, uint8_t size) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	460b      	mov	r3, r1
 8000646:	70fb      	strb	r3, [r7, #3]
    for (uint8_t i = 0; i < size; i++) {
 8000648:	2300      	movs	r3, #0
 800064a:	73fb      	strb	r3, [r7, #15]
 800064c:	e009      	b.n	8000662 <printAddress+0x26>
        printHex(address[i]);
 800064e:	7bfb      	ldrb	r3, [r7, #15]
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	4413      	add	r3, r2
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	4618      	mov	r0, r3
 8000658:	f7ff ffd0 	bl	80005fc <printHex>
    for (uint8_t i = 0; i < size; i++) {
 800065c:	7bfb      	ldrb	r3, [r7, #15]
 800065e:	3301      	adds	r3, #1
 8000660:	73fb      	strb	r3, [r7, #15]
 8000662:	7bfa      	ldrb	r2, [r7, #15]
 8000664:	78fb      	ldrb	r3, [r7, #3]
 8000666:	429a      	cmp	r2, r3
 8000668:	d3f1      	bcc.n	800064e <printAddress+0x12>
    }
    print(""); // Salto de línea
 800066a:	4803      	ldr	r0, [pc, #12]	@ (8000678 <printAddress+0x3c>)
 800066c:	f7ff ffa8 	bl	80005c0 <print>
}
 8000670:	bf00      	nop
 8000672:	3710      	adds	r7, #16
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	08004d34 	.word	0x08004d34

0800067c <floatToString>:

/* Función auxiliar para convertir un float a cadena sin usar %.2f */
void floatToString(float value, char *buffer) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	ed87 0a01 	vstr	s0, [r7, #4]
 8000686:	6038      	str	r0, [r7, #0]
    /* Separamos la parte entera y la fracción (dos decimales) */
    if(value < 0) {
 8000688:	edd7 7a01 	vldr	s15, [r7, #4]
 800068c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000694:	d50a      	bpl.n	80006ac <floatToString+0x30>
        *buffer++ = '-';
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	1c5a      	adds	r2, r3, #1
 800069a:	603a      	str	r2, [r7, #0]
 800069c:	222d      	movs	r2, #45	@ 0x2d
 800069e:	701a      	strb	r2, [r3, #0]
        value = -value;
 80006a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80006a4:	eef1 7a67 	vneg.f32	s15, s15
 80006a8:	edc7 7a01 	vstr	s15, [r7, #4]
    }
    int intPart = (int)value;
 80006ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80006b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80006b4:	ee17 3a90 	vmov	r3, s15
 80006b8:	60fb      	str	r3, [r7, #12]
    int fracPart = (int)((value - intPart) * 100); // dos decimales
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	ee07 3a90 	vmov	s15, r3
 80006c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80006c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006cc:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80006f4 <floatToString+0x78>
 80006d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80006d8:	ee17 3a90 	vmov	r3, s15
 80006dc:	60bb      	str	r3, [r7, #8]
    sprintf(buffer, "%d.%02d", intPart, fracPart);
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	68fa      	ldr	r2, [r7, #12]
 80006e2:	4905      	ldr	r1, [pc, #20]	@ (80006f8 <floatToString+0x7c>)
 80006e4:	6838      	ldr	r0, [r7, #0]
 80006e6:	f003 fe71 	bl	80043cc <siprintf>
}
 80006ea:	bf00      	nop
 80006ec:	3710      	adds	r7, #16
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	42c80000 	.word	0x42c80000
 80006f8:	08004d38 	.word	0x08004d38

080006fc <printPayload>:

void printPayload(float *data, uint8_t size) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	460b      	mov	r3, r1
 8000706:	70fb      	strb	r3, [r7, #3]
    char floatStr[20];
    for (uint8_t i = 0; i < size; i++) {
 8000708:	2300      	movs	r3, #0
 800070a:	77fb      	strb	r3, [r7, #31]
 800070c:	e021      	b.n	8000752 <printPayload+0x56>
        floatToString(data[i], floatStr);
 800070e:	7ffb      	ldrb	r3, [r7, #31]
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	4413      	add	r3, r2
 8000716:	edd3 7a00 	vldr	s15, [r3]
 800071a:	f107 0308 	add.w	r3, r7, #8
 800071e:	4618      	mov	r0, r3
 8000720:	eeb0 0a67 	vmov.f32	s0, s15
 8000724:	f7ff ffaa 	bl	800067c <floatToString>
        sprintf(uart_msg, "Data[%d]: %s\n\r", i, floatStr);
 8000728:	7ffa      	ldrb	r2, [r7, #31]
 800072a:	f107 0308 	add.w	r3, r7, #8
 800072e:	490d      	ldr	r1, [pc, #52]	@ (8000764 <printPayload+0x68>)
 8000730:	480d      	ldr	r0, [pc, #52]	@ (8000768 <printPayload+0x6c>)
 8000732:	f003 fe4b 	bl	80043cc <siprintf>
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 8000736:	480c      	ldr	r0, [pc, #48]	@ (8000768 <printPayload+0x6c>)
 8000738:	f7ff fd72 	bl	8000220 <strlen>
 800073c:	4603      	mov	r3, r0
 800073e:	b29a      	uxth	r2, r3
 8000740:	f04f 33ff 	mov.w	r3, #4294967295
 8000744:	4908      	ldr	r1, [pc, #32]	@ (8000768 <printPayload+0x6c>)
 8000746:	4809      	ldr	r0, [pc, #36]	@ (800076c <printPayload+0x70>)
 8000748:	f002 ffc4 	bl	80036d4 <HAL_UART_Transmit>
    for (uint8_t i = 0; i < size; i++) {
 800074c:	7ffb      	ldrb	r3, [r7, #31]
 800074e:	3301      	adds	r3, #1
 8000750:	77fb      	strb	r3, [r7, #31]
 8000752:	7ffa      	ldrb	r2, [r7, #31]
 8000754:	78fb      	ldrb	r3, [r7, #3]
 8000756:	429a      	cmp	r2, r3
 8000758:	d3d9      	bcc.n	800070e <printPayload+0x12>
    }
}
 800075a:	bf00      	nop
 800075c:	bf00      	nop
 800075e:	3720      	adds	r7, #32
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	08004d40 	.word	0x08004d40
 8000768:	20000178 	.word	0x20000178
 800076c:	20000080 	.word	0x20000080

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
  /* MCU Configuration */
  HAL_Init();
 8000776:	f000 fd46 	bl	8001206 <HAL_Init>
  SystemClock_Config();
 800077a:	f000 f86f 	bl	800085c <SystemClock_Config>
  MX_GPIO_Init();
 800077e:	f000 f941 	bl	8000a04 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000782:	f000 f8b7 	bl	80008f4 <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8000786:	f000 f8ff 	bl	8000988 <MX_SPI2_Init>

  /* NRF24 Inicialización */
  NRF24_Init();
 800078a:	f000 fb1b 	bl	8000dc4 <NRF24_Init>
  // Configuramos el receptor en canal 100.
  // (Nota: en NRF24_RxMode se configura el payload para el pipe 2).
  NRF24_RxMode(RxAddress, 100);
 800078e:	2164      	movs	r1, #100	@ 0x64
 8000790:	4829      	ldr	r0, [pc, #164]	@ (8000838 <main+0xc8>)
 8000792:	f000 fb4e 	bl	8000e32 <NRF24_RxMode>

  /* Depuración: Imprime la dirección del receptor */
  print("Receiver Address:");
 8000796:	4829      	ldr	r0, [pc, #164]	@ (800083c <main+0xcc>)
 8000798:	f7ff ff12 	bl	80005c0 <print>
  printAddress(RxAddress, 5);
 800079c:	2105      	movs	r1, #5
 800079e:	4826      	ldr	r0, [pc, #152]	@ (8000838 <main+0xc8>)
 80007a0:	f7ff ff4c 	bl	800063c <printAddress>

  /* Bucle principal */
  while (1)
  {
    // Leer el registro STATUS
    uint8_t status = nrf24_ReadReg(STATUS);
 80007a4:	2007      	movs	r0, #7
 80007a6:	f000 fa31 	bl	8000c0c <nrf24_ReadReg>
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
    sprintf(uart_msg, "Status: %02X\n\r", status);
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	461a      	mov	r2, r3
 80007b2:	4923      	ldr	r1, [pc, #140]	@ (8000840 <main+0xd0>)
 80007b4:	4823      	ldr	r0, [pc, #140]	@ (8000844 <main+0xd4>)
 80007b6:	f003 fe09 	bl	80043cc <siprintf>
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 80007ba:	4822      	ldr	r0, [pc, #136]	@ (8000844 <main+0xd4>)
 80007bc:	f7ff fd30 	bl	8000220 <strlen>
 80007c0:	4603      	mov	r3, r0
 80007c2:	b29a      	uxth	r2, r3
 80007c4:	f04f 33ff 	mov.w	r3, #4294967295
 80007c8:	491e      	ldr	r1, [pc, #120]	@ (8000844 <main+0xd4>)
 80007ca:	481f      	ldr	r0, [pc, #124]	@ (8000848 <main+0xd8>)
 80007cc:	f002 ff82 	bl	80036d4 <HAL_UART_Transmit>

    // Extraer el número de pipe de los bits 3:1 del registro STATUS
    uint8_t pipe_number = (status >> 1) & 0x07;
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	085b      	lsrs	r3, r3, #1
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	f003 0307 	and.w	r3, r3, #7
 80007da:	71bb      	strb	r3, [r7, #6]
    sprintf(uart_msg, "Pipe number: %d\n\r", pipe_number);
 80007dc:	79bb      	ldrb	r3, [r7, #6]
 80007de:	461a      	mov	r2, r3
 80007e0:	491a      	ldr	r1, [pc, #104]	@ (800084c <main+0xdc>)
 80007e2:	4818      	ldr	r0, [pc, #96]	@ (8000844 <main+0xd4>)
 80007e4:	f003 fdf2 	bl	80043cc <siprintf>
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), HAL_MAX_DELAY);
 80007e8:	4816      	ldr	r0, [pc, #88]	@ (8000844 <main+0xd4>)
 80007ea:	f7ff fd19 	bl	8000220 <strlen>
 80007ee:	4603      	mov	r3, r0
 80007f0:	b29a      	uxth	r2, r3
 80007f2:	f04f 33ff 	mov.w	r3, #4294967295
 80007f6:	4913      	ldr	r1, [pc, #76]	@ (8000844 <main+0xd4>)
 80007f8:	4813      	ldr	r0, [pc, #76]	@ (8000848 <main+0xd8>)
 80007fa:	f002 ff6b 	bl	80036d4 <HAL_UART_Transmit>

    // Verificar si hay datos disponibles en el pipe 2 (ya que en NRF24_RxMode se configuró el pipe 2)
    if (isDataAvailable(2))
 80007fe:	2002      	movs	r0, #2
 8000800:	f000 fb56 	bl	8000eb0 <isDataAvailable>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d00e      	beq.n	8000828 <main+0xb8>
    {
        // Recibir la carga útil
        NRF24_Receive((uint8_t*)receivedData);
 800080a:	4811      	ldr	r0, [pc, #68]	@ (8000850 <main+0xe0>)
 800080c:	f000 fb70 	bl	8000ef0 <NRF24_Receive>

        print("Received Payload:");
 8000810:	4810      	ldr	r0, [pc, #64]	@ (8000854 <main+0xe4>)
 8000812:	f7ff fed5 	bl	80005c0 <print>
        printPayload(receivedData, 8);
 8000816:	2108      	movs	r1, #8
 8000818:	480d      	ldr	r0, [pc, #52]	@ (8000850 <main+0xe0>)
 800081a:	f7ff ff6f 	bl	80006fc <printPayload>

        // Se limpia el bit RX_DR del registro STATUS
        nrf24_WriteReg(STATUS, (1 << 6));
 800081e:	2140      	movs	r1, #64	@ 0x40
 8000820:	2007      	movs	r0, #7
 8000822:	f000 f9ab 	bl	8000b7c <nrf24_WriteReg>
 8000826:	e002      	b.n	800082e <main+0xbe>
    }
    else
    {
        print("No data available");
 8000828:	480b      	ldr	r0, [pc, #44]	@ (8000858 <main+0xe8>)
 800082a:	f7ff fec9 	bl	80005c0 <print>
    }

    // Pequeño retardo para evitar saturar la UART
    HAL_Delay(100);
 800082e:	2064      	movs	r0, #100	@ 0x64
 8000830:	f000 fd5a 	bl	80012e8 <HAL_Delay>
  {
 8000834:	e7b6      	b.n	80007a4 <main+0x34>
 8000836:	bf00      	nop
 8000838:	20000000 	.word	0x20000000
 800083c:	08004d50 	.word	0x08004d50
 8000840:	08004d64 	.word	0x08004d64
 8000844:	20000178 	.word	0x20000178
 8000848:	20000080 	.word	0x20000080
 800084c:	08004d74 	.word	0x08004d74
 8000850:	200001dc 	.word	0x200001dc
 8000854:	08004d88 	.word	0x08004d88
 8000858:	08004d9c 	.word	0x08004d9c

0800085c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b094      	sub	sp, #80	@ 0x50
 8000860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000862:	f107 0318 	add.w	r3, r7, #24
 8000866:	2238      	movs	r2, #56	@ 0x38
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f003 fdce 	bl	800440c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
 800087c:	611a      	str	r2, [r3, #16]

  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800087e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000882:	f000 ffd1 	bl	8001828 <HAL_PWREx_ControlVoltageScaling>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000886:	2302      	movs	r3, #2
 8000888:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800088a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800088e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000890:	2340      	movs	r3, #64	@ 0x40
 8000892:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000894:	2302      	movs	r3, #2
 8000896:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000898:	2302      	movs	r3, #2
 800089a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800089c:	2301      	movs	r3, #1
 800089e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 16;
 80008a0:	2310      	movs	r3, #16
 80008a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008a4:	2302      	movs	r3, #2
 80008a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008a8:	2302      	movs	r3, #2
 80008aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008ac:	2302      	movs	r3, #2
 80008ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b0:	f107 0318 	add.w	r3, r7, #24
 80008b4:	4618      	mov	r0, r3
 80008b6:	f001 f86b 	bl	8001990 <HAL_RCC_OscConfig>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80008c0:	f000 f926 	bl	8000b10 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK |
 80008c4:	230f      	movs	r3, #15
 80008c6:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008c8:	2303      	movs	r3, #3
 80008ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008cc:	2300      	movs	r3, #0
 80008ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008d0:	2300      	movs	r3, #0
 80008d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	2104      	movs	r1, #4
 80008dc:	4618      	mov	r0, r3
 80008de:	f001 fb69 	bl	8001fb4 <HAL_RCC_ClockConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <SystemClock_Config+0x90>
  {
    Error_Handler();
 80008e8:	f000 f912 	bl	8000b10 <Error_Handler>
  }
}
 80008ec:	bf00      	nop
 80008ee:	3750      	adds	r7, #80	@ 0x50
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <MX_LPUART1_UART_Init>:
/**
  * @brief LPUART1 Initialization Function
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  hlpuart1.Instance = LPUART1;
 80008f8:	4b21      	ldr	r3, [pc, #132]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 80008fa:	4a22      	ldr	r2, [pc, #136]	@ (8000984 <MX_LPUART1_UART_Init+0x90>)
 80008fc:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80008fe:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 8000900:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000904:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b1e      	ldr	r3, [pc, #120]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000912:	4b1b      	ldr	r3, [pc, #108]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b19      	ldr	r3, [pc, #100]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b18      	ldr	r3, [pc, #96]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000924:	4b16      	ldr	r3, [pc, #88]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 8000926:	2200      	movs	r2, #0
 8000928:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800092a:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 800092c:	2200      	movs	r2, #0
 800092e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000930:	4b13      	ldr	r3, [pc, #76]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 8000932:	2200      	movs	r2, #0
 8000934:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000936:	4812      	ldr	r0, [pc, #72]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 8000938:	f002 fe7c 	bl	8003634 <HAL_UART_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000942:	f000 f8e5 	bl	8000b10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000946:	2100      	movs	r1, #0
 8000948:	480d      	ldr	r0, [pc, #52]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 800094a:	f003 fc75 	bl	8004238 <HAL_UARTEx_SetTxFifoThreshold>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000954:	f000 f8dc 	bl	8000b10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000958:	2100      	movs	r1, #0
 800095a:	4809      	ldr	r0, [pc, #36]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 800095c:	f003 fcaa 	bl	80042b4 <HAL_UARTEx_SetRxFifoThreshold>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000966:	f000 f8d3 	bl	8000b10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800096a:	4805      	ldr	r0, [pc, #20]	@ (8000980 <MX_LPUART1_UART_Init+0x8c>)
 800096c:	f003 fc2b 	bl	80041c6 <HAL_UARTEx_DisableFifoMode>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000976:	f000 f8cb 	bl	8000b10 <Error_Handler>
  }
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	20000080 	.word	0x20000080
 8000984:	40008000 	.word	0x40008000

08000988 <MX_SPI2_Init>:
/**
  * @brief SPI2 Initialization Function
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 800098c:	4b1b      	ldr	r3, [pc, #108]	@ (80009fc <MX_SPI2_Init+0x74>)
 800098e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a00 <MX_SPI2_Init+0x78>)
 8000990:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000992:	4b1a      	ldr	r3, [pc, #104]	@ (80009fc <MX_SPI2_Init+0x74>)
 8000994:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000998:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800099a:	4b18      	ldr	r3, [pc, #96]	@ (80009fc <MX_SPI2_Init+0x74>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009a0:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009a2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80009a6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009a8:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009ae:	4b13      	ldr	r3, [pc, #76]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009b4:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ba:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80009bc:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009be:	2218      	movs	r2, #24
 80009c0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c2:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009c8:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ce:	4b0b      	ldr	r3, [pc, #44]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009d4:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009d6:	2207      	movs	r2, #7
 80009d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009da:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009dc:	2200      	movs	r2, #0
 80009de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80009e0:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009e6:	4805      	ldr	r0, [pc, #20]	@ (80009fc <MX_SPI2_Init+0x74>)
 80009e8:	f001 fef0 	bl	80027cc <HAL_SPI_Init>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80009f2:	f000 f88d 	bl	8000b10 <Error_Handler>
  }
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000114 	.word	0x20000114
 8000a00:	40003800 	.word	0x40003800

08000a04 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08a      	sub	sp, #40	@ 0x28
 8000a08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0a:	f107 0314 	add.w	r3, r7, #20
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	609a      	str	r2, [r3, #8]
 8000a16:	60da      	str	r2, [r3, #12]
 8000a18:	611a      	str	r2, [r3, #16]

  /* Habilitar relojes de los puertos */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	4a3a      	ldr	r2, [pc, #232]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a20:	f043 0304 	orr.w	r3, r3, #4
 8000a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a26:	4b38      	ldr	r3, [pc, #224]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	f003 0304 	and.w	r3, r3, #4
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a32:	4b35      	ldr	r3, [pc, #212]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a36:	4a34      	ldr	r2, [pc, #208]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a38:	f043 0320 	orr.w	r3, r3, #32
 8000a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a3e:	4b32      	ldr	r3, [pc, #200]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a42:	f003 0320 	and.w	r3, r3, #32
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4e:	4a2e      	ldr	r2, [pc, #184]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a56:	4b2c      	ldr	r3, [pc, #176]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	60bb      	str	r3, [r7, #8]
 8000a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a62:	4b29      	ldr	r3, [pc, #164]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a66:	4a28      	ldr	r2, [pc, #160]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a68:	f043 0302 	orr.w	r3, r3, #2
 8000a6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a6e:	4b26      	ldr	r3, [pc, #152]	@ (8000b08 <MX_GPIO_Init+0x104>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a72:	f003 0302 	and.w	r3, r3, #2
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]

  /* Configurar pines para CSN y CE (NRF24) */
  HAL_GPIO_WritePin(GPIOC, CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	210c      	movs	r1, #12
 8000a7e:	4823      	ldr	r0, [pc, #140]	@ (8000b0c <MX_GPIO_Init+0x108>)
 8000a80:	f000 feba 	bl	80017f8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2120      	movs	r1, #32
 8000a88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a8c:	f000 feb4 	bl	80017f8 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = B1_Pin;
 8000a90:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a96:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4819      	ldr	r0, [pc, #100]	@ (8000b0c <MX_GPIO_Init+0x108>)
 8000aa8:	f000 fd24 	bl	80014f4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 8000aac:	2301      	movs	r3, #1
 8000aae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ab0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000aba:	f107 0314 	add.w	r3, r7, #20
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4812      	ldr	r0, [pc, #72]	@ (8000b0c <MX_GPIO_Init+0x108>)
 8000ac2:	f000 fd17 	bl	80014f4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 8000ac6:	230c      	movs	r3, #12
 8000ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	2301      	movs	r3, #1
 8000acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	4619      	mov	r1, r3
 8000adc:	480b      	ldr	r0, [pc, #44]	@ (8000b0c <MX_GPIO_Init+0x108>)
 8000ade:	f000 fd09 	bl	80014f4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LD2_Pin;
 8000ae2:	2320      	movs	r3, #32
 8000ae4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000afc:	f000 fcfa 	bl	80014f4 <HAL_GPIO_Init>
}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	@ 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	48000800 	.word	0x48000800

08000b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b14:	b672      	cpsid	i
}
 8000b16:	bf00      	nop
  __disable_irq();
  while (1)
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <Error_Handler+0x8>

08000b1c <CS_Select>:
#define NRF24_CSN_PORT   GPIOC
#define NRF24_CSN_PIN    GPIO_PIN_2


void CS_Select (void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	2104      	movs	r1, #4
 8000b24:	4802      	ldr	r0, [pc, #8]	@ (8000b30 <CS_Select+0x14>)
 8000b26:	f000 fe67 	bl	80017f8 <HAL_GPIO_WritePin>
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	48000800 	.word	0x48000800

08000b34 <CS_UnSelect>:

void CS_UnSelect (void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_PORT, NRF24_CSN_PIN, GPIO_PIN_SET);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2104      	movs	r1, #4
 8000b3c:	4802      	ldr	r0, [pc, #8]	@ (8000b48 <CS_UnSelect+0x14>)
 8000b3e:	f000 fe5b 	bl	80017f8 <HAL_GPIO_WritePin>
}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	48000800 	.word	0x48000800

08000b4c <CE_Enable>:


void CE_Enable (void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_SET);
 8000b50:	2201      	movs	r2, #1
 8000b52:	2108      	movs	r1, #8
 8000b54:	4802      	ldr	r0, [pc, #8]	@ (8000b60 <CE_Enable+0x14>)
 8000b56:	f000 fe4f 	bl	80017f8 <HAL_GPIO_WritePin>
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	48000800 	.word	0x48000800

08000b64 <CE_Disable>:

void CE_Disable (void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_PORT, NRF24_CE_PIN, GPIO_PIN_RESET);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2108      	movs	r1, #8
 8000b6c:	4802      	ldr	r0, [pc, #8]	@ (8000b78 <CE_Disable+0x14>)
 8000b6e:	f000 fe43 	bl	80017f8 <HAL_GPIO_WritePin>
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	48000800 	.word	0x48000800

08000b7c <nrf24_WriteReg>:



// write a single byte to the particular register
void nrf24_WriteReg (uint8_t Reg, uint8_t Data)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	460a      	mov	r2, r1
 8000b86:	71fb      	strb	r3, [r7, #7]
 8000b88:	4613      	mov	r3, r2
 8000b8a:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	f043 0320 	orr.w	r3, r3, #32
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	733b      	strb	r3, [r7, #12]
	buf[1] = Data;
 8000b96:	79bb      	ldrb	r3, [r7, #6]
 8000b98:	737b      	strb	r3, [r7, #13]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8000b9a:	f7ff ffbf 	bl	8000b1c <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 2, 1000);
 8000b9e:	f107 010c 	add.w	r1, r7, #12
 8000ba2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ba6:	2202      	movs	r2, #2
 8000ba8:	4804      	ldr	r0, [pc, #16]	@ (8000bbc <nrf24_WriteReg+0x40>)
 8000baa:	f001 feba 	bl	8002922 <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8000bae:	f7ff ffc1 	bl	8000b34 <CS_UnSelect>
}
 8000bb2:	bf00      	nop
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20000114 	.word	0x20000114

08000bc0 <nrf24_WriteRegMulti>:

//write multiple bytes starting from a particular register
void nrf24_WriteRegMulti (uint8_t Reg, uint8_t *data, int size)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
 8000bcc:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	f043 0320 	orr.w	r3, r3, #32
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	753b      	strb	r3, [r7, #20]
//	buf[1] = Data;

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8000bd8:	f7ff ffa0 	bl	8000b1c <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 1, 100);
 8000bdc:	f107 0114 	add.w	r1, r7, #20
 8000be0:	2364      	movs	r3, #100	@ 0x64
 8000be2:	2201      	movs	r2, #1
 8000be4:	4808      	ldr	r0, [pc, #32]	@ (8000c08 <nrf24_WriteRegMulti+0x48>)
 8000be6:	f001 fe9c 	bl	8002922 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(NRF24_SPI, data, size, 1000);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	b29a      	uxth	r2, r3
 8000bee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf2:	68b9      	ldr	r1, [r7, #8]
 8000bf4:	4804      	ldr	r0, [pc, #16]	@ (8000c08 <nrf24_WriteRegMulti+0x48>)
 8000bf6:	f001 fe94 	bl	8002922 <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8000bfa:	f7ff ff9b 	bl	8000b34 <CS_UnSelect>
}
 8000bfe:	bf00      	nop
 8000c00:	3718      	adds	r7, #24
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000114 	.word	0x20000114

08000c0c <nrf24_ReadReg>:


uint8_t nrf24_ReadReg (uint8_t Reg)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	73fb      	strb	r3, [r7, #15]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8000c1a:	f7ff ff7f 	bl	8000b1c <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
 8000c1e:	1df9      	adds	r1, r7, #7
 8000c20:	2364      	movs	r3, #100	@ 0x64
 8000c22:	2201      	movs	r2, #1
 8000c24:	4808      	ldr	r0, [pc, #32]	@ (8000c48 <nrf24_ReadReg+0x3c>)
 8000c26:	f001 fe7c 	bl	8002922 <HAL_SPI_Transmit>
	HAL_SPI_Receive(NRF24_SPI, &data, 1, 100);
 8000c2a:	f107 010f 	add.w	r1, r7, #15
 8000c2e:	2364      	movs	r3, #100	@ 0x64
 8000c30:	2201      	movs	r2, #1
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <nrf24_ReadReg+0x3c>)
 8000c34:	f001 ffeb 	bl	8002c0e <HAL_SPI_Receive>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8000c38:	f7ff ff7c 	bl	8000b34 <CS_UnSelect>

	return data;
 8000c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3710      	adds	r7, #16
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000114 	.word	0x20000114

08000c4c <nrfsendCmd>:
}


// send the command to the NRF
void nrfsendCmd (uint8_t cmd)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	71fb      	strb	r3, [r7, #7]
	// Pull the CS Pin LOW to select the device
	CS_Select();
 8000c56:	f7ff ff61 	bl	8000b1c <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 8000c5a:	1df9      	adds	r1, r7, #7
 8000c5c:	2364      	movs	r3, #100	@ 0x64
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4804      	ldr	r0, [pc, #16]	@ (8000c74 <nrfsendCmd+0x28>)
 8000c62:	f001 fe5e 	bl	8002922 <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8000c66:	f7ff ff65 	bl	8000b34 <CS_UnSelect>
}
 8000c6a:	bf00      	nop
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000114 	.word	0x20000114

08000c78 <nrf24_reset>:

void nrf24_reset(uint8_t REG)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b088      	sub	sp, #32
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	71fb      	strb	r3, [r7, #7]
	if (REG == STATUS)
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	2b07      	cmp	r3, #7
 8000c86:	d104      	bne.n	8000c92 <nrf24_reset+0x1a>
	{
		nrf24_WriteReg(STATUS, 0x00);
 8000c88:	2100      	movs	r1, #0
 8000c8a:	2007      	movs	r0, #7
 8000c8c:	f7ff ff76 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
	nrf24_WriteReg(FIFO_STATUS, 0x11);
	nrf24_WriteReg(DYNPD, 0);
	nrf24_WriteReg(FEATURE, 0);
	}
}
 8000c90:	e090      	b.n	8000db4 <nrf24_reset+0x13c>
	else if (REG == FIFO_STATUS)
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	2b17      	cmp	r3, #23
 8000c96:	d104      	bne.n	8000ca2 <nrf24_reset+0x2a>
		nrf24_WriteReg(FIFO_STATUS, 0x11);
 8000c98:	2111      	movs	r1, #17
 8000c9a:	2017      	movs	r0, #23
 8000c9c:	f7ff ff6e 	bl	8000b7c <nrf24_WriteReg>
}
 8000ca0:	e088      	b.n	8000db4 <nrf24_reset+0x13c>
	nrf24_WriteReg(CONFIG, 0x08);
 8000ca2:	2108      	movs	r1, #8
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f7ff ff69 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0x3F);
 8000caa:	213f      	movs	r1, #63	@ 0x3f
 8000cac:	2001      	movs	r0, #1
 8000cae:	f7ff ff65 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0x03);
 8000cb2:	2103      	movs	r1, #3
 8000cb4:	2002      	movs	r0, #2
 8000cb6:	f7ff ff61 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8000cba:	2103      	movs	r1, #3
 8000cbc:	2003      	movs	r0, #3
 8000cbe:	f7ff ff5d 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0x03);
 8000cc2:	2103      	movs	r1, #3
 8000cc4:	2004      	movs	r0, #4
 8000cc6:	f7ff ff59 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0x02);
 8000cca:	2102      	movs	r1, #2
 8000ccc:	2005      	movs	r0, #5
 8000cce:	f7ff ff55 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 8000cd2:	210e      	movs	r1, #14
 8000cd4:	2006      	movs	r0, #6
 8000cd6:	f7ff ff51 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(STATUS, 0x00);// este
 8000cda:	2100      	movs	r1, #0
 8000cdc:	2007      	movs	r0, #7
 8000cde:	f7ff ff4d 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(OBSERVE_TX, 0x00);
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	2008      	movs	r0, #8
 8000ce6:	f7ff ff49 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(CD, 0x00);// este
 8000cea:	2100      	movs	r1, #0
 8000cec:	2009      	movs	r0, #9
 8000cee:	f7ff ff45 	bl	8000b7c <nrf24_WriteReg>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8000cf2:	4a32      	ldr	r2, [pc, #200]	@ (8000dbc <nrf24_reset+0x144>)
 8000cf4:	f107 0318 	add.w	r3, r7, #24
 8000cf8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cfc:	6018      	str	r0, [r3, #0]
 8000cfe:	3304      	adds	r3, #4
 8000d00:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P0, rx_addr_p0_def, 5);
 8000d02:	f107 0318 	add.w	r3, r7, #24
 8000d06:	2205      	movs	r2, #5
 8000d08:	4619      	mov	r1, r3
 8000d0a:	200a      	movs	r0, #10
 8000d0c:	f7ff ff58 	bl	8000bc0 <nrf24_WriteRegMulti>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};// este
 8000d10:	4a2b      	ldr	r2, [pc, #172]	@ (8000dc0 <nrf24_reset+0x148>)
 8000d12:	f107 0310 	add.w	r3, r7, #16
 8000d16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d1a:	6018      	str	r0, [r3, #0]
 8000d1c:	3304      	adds	r3, #4
 8000d1e:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P1, rx_addr_p1_def, 5);
 8000d20:	f107 0310 	add.w	r3, r7, #16
 8000d24:	2205      	movs	r2, #5
 8000d26:	4619      	mov	r1, r3
 8000d28:	200b      	movs	r0, #11
 8000d2a:	f7ff ff49 	bl	8000bc0 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xC3);
 8000d2e:	21c3      	movs	r1, #195	@ 0xc3
 8000d30:	200c      	movs	r0, #12
 8000d32:	f7ff ff23 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P3, 0xC4);
 8000d36:	21c4      	movs	r1, #196	@ 0xc4
 8000d38:	200d      	movs	r0, #13
 8000d3a:	f7ff ff1f 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P4, 0xC5);
 8000d3e:	21c5      	movs	r1, #197	@ 0xc5
 8000d40:	200e      	movs	r0, #14
 8000d42:	f7ff ff1b 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P5, 0xC6);
 8000d46:	21c6      	movs	r1, #198	@ 0xc6
 8000d48:	200f      	movs	r0, #15
 8000d4a:	f7ff ff17 	bl	8000b7c <nrf24_WriteReg>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8000d4e:	4a1b      	ldr	r2, [pc, #108]	@ (8000dbc <nrf24_reset+0x144>)
 8000d50:	f107 0308 	add.w	r3, r7, #8
 8000d54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d58:	6018      	str	r0, [r3, #0]
 8000d5a:	3304      	adds	r3, #4
 8000d5c:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(TX_ADDR, tx_addr_def, 5);
 8000d5e:	f107 0308 	add.w	r3, r7, #8
 8000d62:	2205      	movs	r2, #5
 8000d64:	4619      	mov	r1, r3
 8000d66:	2010      	movs	r0, #16
 8000d68:	f7ff ff2a 	bl	8000bc0 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_PW_P0, 0);
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	2011      	movs	r0, #17
 8000d70:	f7ff ff04 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P1, 0);
 8000d74:	2100      	movs	r1, #0
 8000d76:	2012      	movs	r0, #18
 8000d78:	f7ff ff00 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P2, 0);
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	2013      	movs	r0, #19
 8000d80:	f7ff fefc 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P3, 0);
 8000d84:	2100      	movs	r1, #0
 8000d86:	2014      	movs	r0, #20
 8000d88:	f7ff fef8 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P4, 0);
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2015      	movs	r0, #21
 8000d90:	f7ff fef4 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
 8000d94:	2100      	movs	r1, #0
 8000d96:	2016      	movs	r0, #22
 8000d98:	f7ff fef0 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(FIFO_STATUS, 0x11);
 8000d9c:	2111      	movs	r1, #17
 8000d9e:	2017      	movs	r0, #23
 8000da0:	f7ff feec 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(DYNPD, 0);
 8000da4:	2100      	movs	r1, #0
 8000da6:	201c      	movs	r0, #28
 8000da8:	f7ff fee8 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(FEATURE, 0);
 8000dac:	2100      	movs	r1, #0
 8000dae:	201d      	movs	r0, #29
 8000db0:	f7ff fee4 	bl	8000b7c <nrf24_WriteReg>
}
 8000db4:	bf00      	nop
 8000db6:	3720      	adds	r7, #32
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	08004db0 	.word	0x08004db0
 8000dc0:	08004db8 	.word	0x08004db8

08000dc4 <NRF24_Init>:




void NRF24_Init (void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	// disable the chip before configuring the device
	CE_Disable();
 8000dc8:	f7ff fecc 	bl	8000b64 <CE_Disable>


	// reset everything
	nrf24_reset (0);
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f7ff ff53 	bl	8000c78 <nrf24_reset>

	nrf24_WriteReg(CONFIG, 0);  // will be configured later
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	f7ff fed1 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg(EN_AA, 0x3F);  // No Auto ACK 0011 1111
 8000dda:	213f      	movs	r1, #63	@ 0x3f
 8000ddc:	2001      	movs	r0, #1
 8000dde:	f7ff fecd 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg (EN_RXADDR, 0x03);  // P0:on P1:on P2:off P3:off P4:off P5:off
 8000de2:	2103      	movs	r1, #3
 8000de4:	2002      	movs	r0, #2
 8000de6:	f7ff fec9 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 8000dea:	2103      	movs	r1, #3
 8000dec:	2003      	movs	r0, #3
 8000dee:	f7ff fec5 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_RETR, 0x1F);   // retry delay 500 us, retries 15
 8000df2:	211f      	movs	r1, #31
 8000df4:	2004      	movs	r0, #4
 8000df6:	f7ff fec1 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg (RF_CH, 0);  // will be setup during Tx or RX
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	2005      	movs	r0, #5
 8000dfe:	f7ff febd 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg (RF_SETUP, 0x09);   // no continuous carrier, no force PLL lock, 2 Mbps, -18 dBm Él último es un don t care pero quien sabe...
 8000e02:	2109      	movs	r1, #9
 8000e04:	2006      	movs	r0, #6
 8000e06:	f7ff feb9 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg (FIFO_STATUS, 0x11);
 8000e0a:	2111      	movs	r1, #17
 8000e0c:	2017      	movs	r0, #23
 8000e0e:	f7ff feb5 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg (STATUS, 0x70); // no RX data, no TX, TX retries ok, no pipe data, TX FIFO not full
 8000e12:	2170      	movs	r1, #112	@ 0x70
 8000e14:	2007      	movs	r0, #7
 8000e16:	f7ff feb1 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg(DYNPD, 0x03); //P0:off P1:on P2:off P3:off P4:off P5:off estaba solo dos
 8000e1a:	2103      	movs	r1, #3
 8000e1c:	201c      	movs	r0, #28
 8000e1e:	f7ff fead 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg(FEATURE, 0x04);
 8000e22:	2104      	movs	r1, #4
 8000e24:	201d      	movs	r0, #29
 8000e26:	f7ff fea9 	bl	8000b7c <nrf24_WriteReg>


	// Enable the chip after configuring the device
	CE_Enable();
 8000e2a:	f7ff fe8f 	bl	8000b4c <CE_Enable>

}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <NRF24_RxMode>:
	return 0;
}


void NRF24_RxMode (uint8_t *Address, uint8_t channel)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	b084      	sub	sp, #16
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
 8000e3a:	460b      	mov	r3, r1
 8000e3c:	70fb      	strb	r3, [r7, #3]
	// disable the chip before configuring the device
	CE_Disable();
 8000e3e:	f7ff fe91 	bl	8000b64 <CE_Disable>

	nrf24_reset (STATUS);
 8000e42:	2007      	movs	r0, #7
 8000e44:	f7ff ff18 	bl	8000c78 <nrf24_reset>

	nrf24_WriteReg (RF_CH, channel);  // select the channel
 8000e48:	78fb      	ldrb	r3, [r7, #3]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	2005      	movs	r0, #5
 8000e4e:	f7ff fe95 	bl	8000b7c <nrf24_WriteReg>

	// select data pipe 2
	uint8_t en_rxaddr = nrf24_ReadReg(EN_RXADDR);
 8000e52:	2002      	movs	r0, #2
 8000e54:	f7ff feda 	bl	8000c0c <nrf24_ReadReg>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	73fb      	strb	r3, [r7, #15]
	en_rxaddr = en_rxaddr | (1<<2);
 8000e5c:	7bfb      	ldrb	r3, [r7, #15]
 8000e5e:	f043 0304 	orr.w	r3, r3, #4
 8000e62:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg (EN_RXADDR, en_rxaddr);
 8000e64:	7bfb      	ldrb	r3, [r7, #15]
 8000e66:	4619      	mov	r1, r3
 8000e68:	2002      	movs	r0, #2
 8000e6a:	f7ff fe87 	bl	8000b7c <nrf24_WriteReg>
	 * Pipe 1 ADDR = 0xAABBCCDD11
	 * Pipe 2 ADDR = 0xAABBCCDD22
	 * Pipe 3 ADDR = 0xAABBCCDD33
	 *
	 */
	nrf24_WriteRegMulti(RX_ADDR_P1, Address, 5);  // Write the Pipe1 address
 8000e6e:	2205      	movs	r2, #5
 8000e70:	6879      	ldr	r1, [r7, #4]
 8000e72:	200b      	movs	r0, #11
 8000e74:	f7ff fea4 	bl	8000bc0 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xEE);  // Write the Pipe2 LSB address
 8000e78:	21ee      	movs	r1, #238	@ 0xee
 8000e7a:	200c      	movs	r0, #12
 8000e7c:	f7ff fe7e 	bl	8000b7c <nrf24_WriteReg>

	nrf24_WriteReg (RX_PW_P2, 32);   // 32 bit payload size for pipe 2
 8000e80:	2120      	movs	r1, #32
 8000e82:	2013      	movs	r0, #19
 8000e84:	f7ff fe7a 	bl	8000b7c <nrf24_WriteReg>


	// power up the device in Rx mode
	uint8_t config = nrf24_ReadReg(CONFIG);
 8000e88:	2000      	movs	r0, #0
 8000e8a:	f7ff febf 	bl	8000c0c <nrf24_ReadReg>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	73bb      	strb	r3, [r7, #14]
	config = config | (1<<1) | (1<<0);
 8000e92:	7bbb      	ldrb	r3, [r7, #14]
 8000e94:	f043 0303 	orr.w	r3, r3, #3
 8000e98:	73bb      	strb	r3, [r7, #14]
	nrf24_WriteReg (CONFIG, config);
 8000e9a:	7bbb      	ldrb	r3, [r7, #14]
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f7ff fe6c 	bl	8000b7c <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 8000ea4:	f7ff fe52 	bl	8000b4c <CE_Enable>
}
 8000ea8:	bf00      	nop
 8000eaa:	3710      	adds	r7, #16
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <isDataAvailable>:


uint8_t isDataAvailable (int pipenum)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	uint8_t status = nrf24_ReadReg(STATUS);
 8000eb8:	2007      	movs	r0, #7
 8000eba:	f7ff fea7 	bl	8000c0c <nrf24_ReadReg>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	73fb      	strb	r3, [r7, #15]


	if ((status&(1<<6))&&(status&(pipenum<<1)))
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d00b      	beq.n	8000ee4 <isDataAvailable+0x34>
 8000ecc:	7bfa      	ldrb	r2, [r7, #15]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d005      	beq.n	8000ee4 <isDataAvailable+0x34>
	{

		nrf24_WriteReg(STATUS, (1<<6));
 8000ed8:	2140      	movs	r1, #64	@ 0x40
 8000eda:	2007      	movs	r0, #7
 8000edc:	f7ff fe4e 	bl	8000b7c <nrf24_WriteReg>

		return 1;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e000      	b.n	8000ee6 <isDataAvailable+0x36>
	}

	return 0;
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
	...

08000ef0 <NRF24_Receive>:


void NRF24_Receive (uint8_t *data)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	73fb      	strb	r3, [r7, #15]

	// select the device
	CS_Select();
 8000efc:	f7ff fe0e 	bl	8000b1c <CS_Select>

	// payload command
	cmdtosend = R_RX_PAYLOAD;
 8000f00:	2361      	movs	r3, #97	@ 0x61
 8000f02:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(NRF24_SPI, &cmdtosend, 1, 100);
 8000f04:	f107 010f 	add.w	r1, r7, #15
 8000f08:	2364      	movs	r3, #100	@ 0x64
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	480c      	ldr	r0, [pc, #48]	@ (8000f40 <NRF24_Receive+0x50>)
 8000f0e:	f001 fd08 	bl	8002922 <HAL_SPI_Transmit>

	// Receive the payload
	HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);
 8000f12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f16:	2220      	movs	r2, #32
 8000f18:	6879      	ldr	r1, [r7, #4]
 8000f1a:	4809      	ldr	r0, [pc, #36]	@ (8000f40 <NRF24_Receive+0x50>)
 8000f1c:	f001 fe77 	bl	8002c0e <HAL_SPI_Receive>

	// Unselect the device
	CS_UnSelect();
 8000f20:	f7ff fe08 	bl	8000b34 <CS_UnSelect>

	HAL_Delay(1);
 8000f24:	2001      	movs	r0, #1
 8000f26:	f000 f9df 	bl	80012e8 <HAL_Delay>

	cmdtosend = FLUSH_RX;
 8000f2a:	23e2      	movs	r3, #226	@ 0xe2
 8000f2c:	73fb      	strb	r3, [r7, #15]
	nrfsendCmd(cmdtosend);
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fe8b 	bl	8000c4c <nrfsendCmd>
}
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000114 	.word	0x20000114

08000f44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f88 <HAL_MspInit+0x44>)
 8000f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f4e:	4a0e      	ldr	r2, [pc, #56]	@ (8000f88 <HAL_MspInit+0x44>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f56:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <HAL_MspInit+0x44>)
 8000f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f62:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <HAL_MspInit+0x44>)
 8000f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f66:	4a08      	ldr	r2, [pc, #32]	@ (8000f88 <HAL_MspInit+0x44>)
 8000f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f6e:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <HAL_MspInit+0x44>)
 8000f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000f7a:	f000 fcf9 	bl	8001970 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40021000 	.word	0x40021000

08000f8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b09a      	sub	sp, #104	@ 0x68
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fa4:	f107 0310 	add.w	r3, r7, #16
 8000fa8:	2244      	movs	r2, #68	@ 0x44
 8000faa:	2100      	movs	r1, #0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f003 fa2d 	bl	800440c <memset>
  if(huart->Instance==LPUART1)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a1f      	ldr	r2, [pc, #124]	@ (8001034 <HAL_UART_MspInit+0xa8>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d136      	bne.n	800102a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000fbc:	2320      	movs	r3, #32
 8000fbe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f001 fa0f 	bl	80023ec <HAL_RCCEx_PeriphCLKConfig>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000fd4:	f7ff fd9c 	bl	8000b10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000fd8:	4b17      	ldr	r3, [pc, #92]	@ (8001038 <HAL_UART_MspInit+0xac>)
 8000fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fdc:	4a16      	ldr	r2, [pc, #88]	@ (8001038 <HAL_UART_MspInit+0xac>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000fe4:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <HAL_UART_MspInit+0xac>)
 8000fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fe8:	f003 0301 	and.w	r3, r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff0:	4b11      	ldr	r3, [pc, #68]	@ (8001038 <HAL_UART_MspInit+0xac>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff4:	4a10      	ldr	r2, [pc, #64]	@ (8001038 <HAL_UART_MspInit+0xac>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <HAL_UART_MspInit+0xac>)
 8000ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001008:	230c      	movs	r3, #12
 800100a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100c:	2302      	movs	r3, #2
 800100e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001010:	2300      	movs	r3, #0
 8001012:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001014:	2300      	movs	r3, #0
 8001016:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001018:	230c      	movs	r3, #12
 800101a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001020:	4619      	mov	r1, r3
 8001022:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001026:	f000 fa65 	bl	80014f4 <HAL_GPIO_Init>

  /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800102a:	bf00      	nop
 800102c:	3768      	adds	r7, #104	@ 0x68
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40008000 	.word	0x40008000
 8001038:	40021000 	.word	0x40021000

0800103c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08a      	sub	sp, #40	@ 0x28
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a17      	ldr	r2, [pc, #92]	@ (80010b8 <HAL_SPI_MspInit+0x7c>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d128      	bne.n	80010b0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800105e:	4b17      	ldr	r3, [pc, #92]	@ (80010bc <HAL_SPI_MspInit+0x80>)
 8001060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001062:	4a16      	ldr	r2, [pc, #88]	@ (80010bc <HAL_SPI_MspInit+0x80>)
 8001064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001068:	6593      	str	r3, [r2, #88]	@ 0x58
 800106a:	4b14      	ldr	r3, [pc, #80]	@ (80010bc <HAL_SPI_MspInit+0x80>)
 800106c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001072:	613b      	str	r3, [r7, #16]
 8001074:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001076:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <HAL_SPI_MspInit+0x80>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107a:	4a10      	ldr	r2, [pc, #64]	@ (80010bc <HAL_SPI_MspInit+0x80>)
 800107c:	f043 0302 	orr.w	r3, r3, #2
 8001080:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001082:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <HAL_SPI_MspInit+0x80>)
 8001084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800108e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001094:	2302      	movs	r3, #2
 8001096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109c:	2303      	movs	r3, #3
 800109e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010a0:	2305      	movs	r3, #5
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <HAL_SPI_MspInit+0x84>)
 80010ac:	f000 fa22 	bl	80014f4 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80010b0:	bf00      	nop
 80010b2:	3728      	adds	r7, #40	@ 0x28
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40003800 	.word	0x40003800
 80010bc:	40021000 	.word	0x40021000
 80010c0:	48000400 	.word	0x48000400

080010c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <NMI_Handler+0x4>

080010cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <HardFault_Handler+0x4>

080010d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <MemManage_Handler+0x4>

080010dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <BusFault_Handler+0x4>

080010e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <UsageFault_Handler+0x4>

080010ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111a:	f000 f8c7 	bl	80012ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800112c:	4a14      	ldr	r2, [pc, #80]	@ (8001180 <_sbrk+0x5c>)
 800112e:	4b15      	ldr	r3, [pc, #84]	@ (8001184 <_sbrk+0x60>)
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001138:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <_sbrk+0x64>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d102      	bne.n	8001146 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <_sbrk+0x64>)
 8001142:	4a12      	ldr	r2, [pc, #72]	@ (800118c <_sbrk+0x68>)
 8001144:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <_sbrk+0x64>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	429a      	cmp	r2, r3
 8001152:	d207      	bcs.n	8001164 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001154:	f003 f962 	bl	800441c <__errno>
 8001158:	4603      	mov	r3, r0
 800115a:	220c      	movs	r2, #12
 800115c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800115e:	f04f 33ff 	mov.w	r3, #4294967295
 8001162:	e009      	b.n	8001178 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001164:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <_sbrk+0x64>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800116a:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <_sbrk+0x64>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	4a05      	ldr	r2, [pc, #20]	@ (8001188 <_sbrk+0x64>)
 8001174:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001176:	68fb      	ldr	r3, [r7, #12]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3718      	adds	r7, #24
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20008000 	.word	0x20008000
 8001184:	00000400 	.word	0x00000400
 8001188:	200001fc 	.word	0x200001fc
 800118c:	20000350 	.word	0x20000350

08001190 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001194:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <SystemInit+0x20>)
 8001196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800119a:	4a05      	ldr	r2, [pc, #20]	@ (80011b0 <SystemInit+0x20>)
 800119c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011b4:	480d      	ldr	r0, [pc, #52]	@ (80011ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011b6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80011b8:	f7ff ffea 	bl	8001190 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011bc:	480c      	ldr	r0, [pc, #48]	@ (80011f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80011be:	490d      	ldr	r1, [pc, #52]	@ (80011f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011c0:	4a0d      	ldr	r2, [pc, #52]	@ (80011f8 <LoopForever+0xe>)
  movs r3, #0
 80011c2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80011c4:	e002      	b.n	80011cc <LoopCopyDataInit>

080011c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ca:	3304      	adds	r3, #4

080011cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d0:	d3f9      	bcc.n	80011c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d2:	4a0a      	ldr	r2, [pc, #40]	@ (80011fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80011d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001200 <LoopForever+0x16>)
  movs r3, #0
 80011d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d8:	e001      	b.n	80011de <LoopFillZerobss>

080011da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011dc:	3204      	adds	r2, #4

080011de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e0:	d3fb      	bcc.n	80011da <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80011e2:	f003 f921 	bl	8004428 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011e6:	f7ff fac3 	bl	8000770 <main>

080011ea <LoopForever>:

LoopForever:
    b LoopForever
 80011ea:	e7fe      	b.n	80011ea <LoopForever>
  ldr   r0, =_estack
 80011ec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80011f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80011f8:	08004e44 	.word	0x08004e44
  ldr r2, =_sbss
 80011fc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001200:	2000034c 	.word	0x2000034c

08001204 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001204:	e7fe      	b.n	8001204 <ADC1_2_IRQHandler>

08001206 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b082      	sub	sp, #8
 800120a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800120c:	2300      	movs	r3, #0
 800120e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001210:	2003      	movs	r0, #3
 8001212:	f000 f93d 	bl	8001490 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001216:	2000      	movs	r0, #0
 8001218:	f000 f80e 	bl	8001238 <HAL_InitTick>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d002      	beq.n	8001228 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	71fb      	strb	r3, [r7, #7]
 8001226:	e001      	b.n	800122c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001228:	f7ff fe8c 	bl	8000f44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800122c:	79fb      	ldrb	r3, [r7, #7]

}
 800122e:	4618      	mov	r0, r3
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001240:	2300      	movs	r3, #0
 8001242:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001244:	4b16      	ldr	r3, [pc, #88]	@ (80012a0 <HAL_InitTick+0x68>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d022      	beq.n	8001292 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800124c:	4b15      	ldr	r3, [pc, #84]	@ (80012a4 <HAL_InitTick+0x6c>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	4b13      	ldr	r3, [pc, #76]	@ (80012a0 <HAL_InitTick+0x68>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001258:	fbb1 f3f3 	udiv	r3, r1, r3
 800125c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001260:	4618      	mov	r0, r3
 8001262:	f000 f93a 	bl	80014da <HAL_SYSTICK_Config>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d10f      	bne.n	800128c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b0f      	cmp	r3, #15
 8001270:	d809      	bhi.n	8001286 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001272:	2200      	movs	r2, #0
 8001274:	6879      	ldr	r1, [r7, #4]
 8001276:	f04f 30ff 	mov.w	r0, #4294967295
 800127a:	f000 f914 	bl	80014a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800127e:	4a0a      	ldr	r2, [pc, #40]	@ (80012a8 <HAL_InitTick+0x70>)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	e007      	b.n	8001296 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	73fb      	strb	r3, [r7, #15]
 800128a:	e004      	b.n	8001296 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	73fb      	strb	r3, [r7, #15]
 8001290:	e001      	b.n	8001296 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001296:	7bfb      	ldrb	r3, [r7, #15]
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000010 	.word	0x20000010
 80012a4:	20000008 	.word	0x20000008
 80012a8:	2000000c 	.word	0x2000000c

080012ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b0:	4b05      	ldr	r3, [pc, #20]	@ (80012c8 <HAL_IncTick+0x1c>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <HAL_IncTick+0x20>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4413      	add	r3, r2
 80012ba:	4a03      	ldr	r2, [pc, #12]	@ (80012c8 <HAL_IncTick+0x1c>)
 80012bc:	6013      	str	r3, [r2, #0]
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	20000200 	.word	0x20000200
 80012cc:	20000010 	.word	0x20000010

080012d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b03      	ldr	r3, [pc, #12]	@ (80012e4 <HAL_GetTick+0x14>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20000200 	.word	0x20000200

080012e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f0:	f7ff ffee 	bl	80012d0 <HAL_GetTick>
 80012f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001300:	d004      	beq.n	800130c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001302:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <HAL_Delay+0x40>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	4413      	add	r3, r2
 800130a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800130c:	bf00      	nop
 800130e:	f7ff ffdf 	bl	80012d0 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	68fa      	ldr	r2, [r7, #12]
 800131a:	429a      	cmp	r2, r3
 800131c:	d8f7      	bhi.n	800130e <HAL_Delay+0x26>
  {
  }
}
 800131e:	bf00      	nop
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000010 	.word	0x20000010

0800132c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800133c:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <__NVIC_SetPriorityGrouping+0x44>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001348:	4013      	ands	r3, r2
 800134a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001354:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800135c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800135e:	4a04      	ldr	r2, [pc, #16]	@ (8001370 <__NVIC_SetPriorityGrouping+0x44>)
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	60d3      	str	r3, [r2, #12]
}
 8001364:	bf00      	nop
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <__NVIC_GetPriorityGrouping+0x18>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	0a1b      	lsrs	r3, r3, #8
 800137e:	f003 0307 	and.w	r3, r3, #7
}
 8001382:	4618      	mov	r0, r3
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	6039      	str	r1, [r7, #0]
 800139a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800139c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	db0a      	blt.n	80013ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	490c      	ldr	r1, [pc, #48]	@ (80013dc <__NVIC_SetPriority+0x4c>)
 80013aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ae:	0112      	lsls	r2, r2, #4
 80013b0:	b2d2      	uxtb	r2, r2
 80013b2:	440b      	add	r3, r1
 80013b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013b8:	e00a      	b.n	80013d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	4908      	ldr	r1, [pc, #32]	@ (80013e0 <__NVIC_SetPriority+0x50>)
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	f003 030f 	and.w	r3, r3, #15
 80013c6:	3b04      	subs	r3, #4
 80013c8:	0112      	lsls	r2, r2, #4
 80013ca:	b2d2      	uxtb	r2, r2
 80013cc:	440b      	add	r3, r1
 80013ce:	761a      	strb	r2, [r3, #24]
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	e000e100 	.word	0xe000e100
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b089      	sub	sp, #36	@ 0x24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	f1c3 0307 	rsb	r3, r3, #7
 80013fe:	2b04      	cmp	r3, #4
 8001400:	bf28      	it	cs
 8001402:	2304      	movcs	r3, #4
 8001404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	3304      	adds	r3, #4
 800140a:	2b06      	cmp	r3, #6
 800140c:	d902      	bls.n	8001414 <NVIC_EncodePriority+0x30>
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3b03      	subs	r3, #3
 8001412:	e000      	b.n	8001416 <NVIC_EncodePriority+0x32>
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001418:	f04f 32ff 	mov.w	r2, #4294967295
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	43da      	mvns	r2, r3
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	401a      	ands	r2, r3
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800142c:	f04f 31ff 	mov.w	r1, #4294967295
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	fa01 f303 	lsl.w	r3, r1, r3
 8001436:	43d9      	mvns	r1, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800143c:	4313      	orrs	r3, r2
         );
}
 800143e:	4618      	mov	r0, r3
 8001440:	3724      	adds	r7, #36	@ 0x24
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
	...

0800144c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3b01      	subs	r3, #1
 8001458:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800145c:	d301      	bcc.n	8001462 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800145e:	2301      	movs	r3, #1
 8001460:	e00f      	b.n	8001482 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001462:	4a0a      	ldr	r2, [pc, #40]	@ (800148c <SysTick_Config+0x40>)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3b01      	subs	r3, #1
 8001468:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800146a:	210f      	movs	r1, #15
 800146c:	f04f 30ff 	mov.w	r0, #4294967295
 8001470:	f7ff ff8e 	bl	8001390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001474:	4b05      	ldr	r3, [pc, #20]	@ (800148c <SysTick_Config+0x40>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800147a:	4b04      	ldr	r3, [pc, #16]	@ (800148c <SysTick_Config+0x40>)
 800147c:	2207      	movs	r2, #7
 800147e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	e000e010 	.word	0xe000e010

08001490 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f7ff ff47 	bl	800132c <__NVIC_SetPriorityGrouping>
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b086      	sub	sp, #24
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	4603      	mov	r3, r0
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
 80014b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014b4:	f7ff ff5e 	bl	8001374 <__NVIC_GetPriorityGrouping>
 80014b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	68b9      	ldr	r1, [r7, #8]
 80014be:	6978      	ldr	r0, [r7, #20]
 80014c0:	f7ff ff90 	bl	80013e4 <NVIC_EncodePriority>
 80014c4:	4602      	mov	r2, r0
 80014c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ca:	4611      	mov	r1, r2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff5f 	bl	8001390 <__NVIC_SetPriority>
}
 80014d2:	bf00      	nop
 80014d4:	3718      	adds	r7, #24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b082      	sub	sp, #8
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff ffb2 	bl	800144c <SysTick_Config>
 80014e8:	4603      	mov	r3, r0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b087      	sub	sp, #28
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014fe:	2300      	movs	r3, #0
 8001500:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001502:	e15a      	b.n	80017ba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	2101      	movs	r1, #1
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	fa01 f303 	lsl.w	r3, r1, r3
 8001510:	4013      	ands	r3, r2
 8001512:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2b00      	cmp	r3, #0
 8001518:	f000 814c 	beq.w	80017b4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	2b01      	cmp	r3, #1
 8001526:	d005      	beq.n	8001534 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001530:	2b02      	cmp	r3, #2
 8001532:	d130      	bne.n	8001596 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	2203      	movs	r2, #3
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4013      	ands	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	68da      	ldr	r2, [r3, #12]
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800156a:	2201      	movs	r2, #1
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	43db      	mvns	r3, r3
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	4013      	ands	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	091b      	lsrs	r3, r3, #4
 8001580:	f003 0201 	and.w	r2, r3, #1
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	4313      	orrs	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f003 0303 	and.w	r3, r3, #3
 800159e:	2b03      	cmp	r3, #3
 80015a0:	d017      	beq.n	80015d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	2203      	movs	r2, #3
 80015ae:	fa02 f303 	lsl.w	r3, r2, r3
 80015b2:	43db      	mvns	r3, r3
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	4013      	ands	r3, r2
 80015b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f003 0303 	and.w	r3, r3, #3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d123      	bne.n	8001626 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	08da      	lsrs	r2, r3, #3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	3208      	adds	r2, #8
 80015e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	220f      	movs	r2, #15
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	4013      	ands	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	691a      	ldr	r2, [r3, #16]
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	f003 0307 	and.w	r3, r3, #7
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4313      	orrs	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	08da      	lsrs	r2, r3, #3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3208      	adds	r2, #8
 8001620:	6939      	ldr	r1, [r7, #16]
 8001622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	2203      	movs	r2, #3
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	43db      	mvns	r3, r3
 8001638:	693a      	ldr	r2, [r7, #16]
 800163a:	4013      	ands	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f003 0203 	and.w	r2, r3, #3
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	4313      	orrs	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001662:	2b00      	cmp	r3, #0
 8001664:	f000 80a6 	beq.w	80017b4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001668:	4b5b      	ldr	r3, [pc, #364]	@ (80017d8 <HAL_GPIO_Init+0x2e4>)
 800166a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800166c:	4a5a      	ldr	r2, [pc, #360]	@ (80017d8 <HAL_GPIO_Init+0x2e4>)
 800166e:	f043 0301 	orr.w	r3, r3, #1
 8001672:	6613      	str	r3, [r2, #96]	@ 0x60
 8001674:	4b58      	ldr	r3, [pc, #352]	@ (80017d8 <HAL_GPIO_Init+0x2e4>)
 8001676:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001678:	f003 0301 	and.w	r3, r3, #1
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001680:	4a56      	ldr	r2, [pc, #344]	@ (80017dc <HAL_GPIO_Init+0x2e8>)
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	089b      	lsrs	r3, r3, #2
 8001686:	3302      	adds	r3, #2
 8001688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800168c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	f003 0303 	and.w	r3, r3, #3
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	220f      	movs	r2, #15
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	43db      	mvns	r3, r3
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	4013      	ands	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80016aa:	d01f      	beq.n	80016ec <HAL_GPIO_Init+0x1f8>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4a4c      	ldr	r2, [pc, #304]	@ (80017e0 <HAL_GPIO_Init+0x2ec>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d019      	beq.n	80016e8 <HAL_GPIO_Init+0x1f4>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4a4b      	ldr	r2, [pc, #300]	@ (80017e4 <HAL_GPIO_Init+0x2f0>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d013      	beq.n	80016e4 <HAL_GPIO_Init+0x1f0>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a4a      	ldr	r2, [pc, #296]	@ (80017e8 <HAL_GPIO_Init+0x2f4>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d00d      	beq.n	80016e0 <HAL_GPIO_Init+0x1ec>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a49      	ldr	r2, [pc, #292]	@ (80017ec <HAL_GPIO_Init+0x2f8>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d007      	beq.n	80016dc <HAL_GPIO_Init+0x1e8>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a48      	ldr	r2, [pc, #288]	@ (80017f0 <HAL_GPIO_Init+0x2fc>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d101      	bne.n	80016d8 <HAL_GPIO_Init+0x1e4>
 80016d4:	2305      	movs	r3, #5
 80016d6:	e00a      	b.n	80016ee <HAL_GPIO_Init+0x1fa>
 80016d8:	2306      	movs	r3, #6
 80016da:	e008      	b.n	80016ee <HAL_GPIO_Init+0x1fa>
 80016dc:	2304      	movs	r3, #4
 80016de:	e006      	b.n	80016ee <HAL_GPIO_Init+0x1fa>
 80016e0:	2303      	movs	r3, #3
 80016e2:	e004      	b.n	80016ee <HAL_GPIO_Init+0x1fa>
 80016e4:	2302      	movs	r3, #2
 80016e6:	e002      	b.n	80016ee <HAL_GPIO_Init+0x1fa>
 80016e8:	2301      	movs	r3, #1
 80016ea:	e000      	b.n	80016ee <HAL_GPIO_Init+0x1fa>
 80016ec:	2300      	movs	r3, #0
 80016ee:	697a      	ldr	r2, [r7, #20]
 80016f0:	f002 0203 	and.w	r2, r2, #3
 80016f4:	0092      	lsls	r2, r2, #2
 80016f6:	4093      	lsls	r3, r2
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016fe:	4937      	ldr	r1, [pc, #220]	@ (80017dc <HAL_GPIO_Init+0x2e8>)
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	089b      	lsrs	r3, r3, #2
 8001704:	3302      	adds	r3, #2
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800170c:	4b39      	ldr	r3, [pc, #228]	@ (80017f4 <HAL_GPIO_Init+0x300>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	43db      	mvns	r3, r3
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	4013      	ands	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001724:	2b00      	cmp	r3, #0
 8001726:	d003      	beq.n	8001730 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	4313      	orrs	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001730:	4a30      	ldr	r2, [pc, #192]	@ (80017f4 <HAL_GPIO_Init+0x300>)
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001736:	4b2f      	ldr	r3, [pc, #188]	@ (80017f4 <HAL_GPIO_Init+0x300>)
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	43db      	mvns	r3, r3
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	4013      	ands	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	4313      	orrs	r3, r2
 8001758:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800175a:	4a26      	ldr	r2, [pc, #152]	@ (80017f4 <HAL_GPIO_Init+0x300>)
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001760:	4b24      	ldr	r3, [pc, #144]	@ (80017f4 <HAL_GPIO_Init+0x300>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	43db      	mvns	r3, r3
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	4013      	ands	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d003      	beq.n	8001784 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	4313      	orrs	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001784:	4a1b      	ldr	r2, [pc, #108]	@ (80017f4 <HAL_GPIO_Init+0x300>)
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800178a:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <HAL_GPIO_Init+0x300>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	43db      	mvns	r3, r3
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	4013      	ands	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017ae:	4a11      	ldr	r2, [pc, #68]	@ (80017f4 <HAL_GPIO_Init+0x300>)
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	3301      	adds	r3, #1
 80017b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	fa22 f303 	lsr.w	r3, r2, r3
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f47f ae9d 	bne.w	8001504 <HAL_GPIO_Init+0x10>
  }
}
 80017ca:	bf00      	nop
 80017cc:	bf00      	nop
 80017ce:	371c      	adds	r7, #28
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40010000 	.word	0x40010000
 80017e0:	48000400 	.word	0x48000400
 80017e4:	48000800 	.word	0x48000800
 80017e8:	48000c00 	.word	0x48000c00
 80017ec:	48001000 	.word	0x48001000
 80017f0:	48001400 	.word	0x48001400
 80017f4:	40010400 	.word	0x40010400

080017f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	460b      	mov	r3, r1
 8001802:	807b      	strh	r3, [r7, #2]
 8001804:	4613      	mov	r3, r2
 8001806:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001808:	787b      	ldrb	r3, [r7, #1]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800180e:	887a      	ldrh	r2, [r7, #2]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001814:	e002      	b.n	800181c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001816:	887a      	ldrh	r2, [r7, #2]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d141      	bne.n	80018ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001836:	4b4b      	ldr	r3, [pc, #300]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800183e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001842:	d131      	bne.n	80018a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001844:	4b47      	ldr	r3, [pc, #284]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800184a:	4a46      	ldr	r2, [pc, #280]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800184c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001850:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001854:	4b43      	ldr	r3, [pc, #268]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800185c:	4a41      	ldr	r2, [pc, #260]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800185e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001862:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001864:	4b40      	ldr	r3, [pc, #256]	@ (8001968 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2232      	movs	r2, #50	@ 0x32
 800186a:	fb02 f303 	mul.w	r3, r2, r3
 800186e:	4a3f      	ldr	r2, [pc, #252]	@ (800196c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001870:	fba2 2303 	umull	r2, r3, r2, r3
 8001874:	0c9b      	lsrs	r3, r3, #18
 8001876:	3301      	adds	r3, #1
 8001878:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800187a:	e002      	b.n	8001882 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	3b01      	subs	r3, #1
 8001880:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001882:	4b38      	ldr	r3, [pc, #224]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800188a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800188e:	d102      	bne.n	8001896 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f2      	bne.n	800187c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001896:	4b33      	ldr	r3, [pc, #204]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800189e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018a2:	d158      	bne.n	8001956 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e057      	b.n	8001958 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018ae:	4a2d      	ldr	r2, [pc, #180]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80018b8:	e04d      	b.n	8001956 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018c0:	d141      	bne.n	8001946 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80018c2:	4b28      	ldr	r3, [pc, #160]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018ce:	d131      	bne.n	8001934 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018d0:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018d6:	4a23      	ldr	r2, [pc, #140]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018e0:	4b20      	ldr	r3, [pc, #128]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001968 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2232      	movs	r2, #50	@ 0x32
 80018f6:	fb02 f303 	mul.w	r3, r2, r3
 80018fa:	4a1c      	ldr	r2, [pc, #112]	@ (800196c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80018fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001900:	0c9b      	lsrs	r3, r3, #18
 8001902:	3301      	adds	r3, #1
 8001904:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001906:	e002      	b.n	800190e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	3b01      	subs	r3, #1
 800190c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800190e:	4b15      	ldr	r3, [pc, #84]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001916:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800191a:	d102      	bne.n	8001922 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f2      	bne.n	8001908 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001922:	4b10      	ldr	r3, [pc, #64]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800192a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800192e:	d112      	bne.n	8001956 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e011      	b.n	8001958 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001934:	4b0b      	ldr	r3, [pc, #44]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800193a:	4a0a      	ldr	r2, [pc, #40]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800193c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001940:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001944:	e007      	b.n	8001956 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001946:	4b07      	ldr	r3, [pc, #28]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800194e:	4a05      	ldr	r2, [pc, #20]	@ (8001964 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001950:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001954:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	40007000 	.word	0x40007000
 8001968:	20000008 	.word	0x20000008
 800196c:	431bde83 	.word	0x431bde83

08001970 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001974:	4b05      	ldr	r3, [pc, #20]	@ (800198c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800197a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800197e:	6093      	str	r3, [r2, #8]
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40007000 	.word	0x40007000

08001990 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b088      	sub	sp, #32
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e2fe      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d075      	beq.n	8001a9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019ae:	4b97      	ldr	r3, [pc, #604]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	f003 030c 	and.w	r3, r3, #12
 80019b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019b8:	4b94      	ldr	r3, [pc, #592]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	f003 0303 	and.w	r3, r3, #3
 80019c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	2b0c      	cmp	r3, #12
 80019c6:	d102      	bne.n	80019ce <HAL_RCC_OscConfig+0x3e>
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d002      	beq.n	80019d4 <HAL_RCC_OscConfig+0x44>
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	d10b      	bne.n	80019ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019d4:	4b8d      	ldr	r3, [pc, #564]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d05b      	beq.n	8001a98 <HAL_RCC_OscConfig+0x108>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d157      	bne.n	8001a98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e2d9      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019f4:	d106      	bne.n	8001a04 <HAL_RCC_OscConfig+0x74>
 80019f6:	4b85      	ldr	r3, [pc, #532]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a84      	ldr	r2, [pc, #528]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 80019fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	e01d      	b.n	8001a40 <HAL_RCC_OscConfig+0xb0>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a0c:	d10c      	bne.n	8001a28 <HAL_RCC_OscConfig+0x98>
 8001a0e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a7e      	ldr	r2, [pc, #504]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a18:	6013      	str	r3, [r2, #0]
 8001a1a:	4b7c      	ldr	r3, [pc, #496]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a7b      	ldr	r2, [pc, #492]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	e00b      	b.n	8001a40 <HAL_RCC_OscConfig+0xb0>
 8001a28:	4b78      	ldr	r3, [pc, #480]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a77      	ldr	r2, [pc, #476]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a32:	6013      	str	r3, [r2, #0]
 8001a34:	4b75      	ldr	r3, [pc, #468]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a74      	ldr	r2, [pc, #464]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d013      	beq.n	8001a70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a48:	f7ff fc42 	bl	80012d0 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a50:	f7ff fc3e 	bl	80012d0 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b64      	cmp	r3, #100	@ 0x64
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e29e      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a62:	4b6a      	ldr	r3, [pc, #424]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0f0      	beq.n	8001a50 <HAL_RCC_OscConfig+0xc0>
 8001a6e:	e014      	b.n	8001a9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a70:	f7ff fc2e 	bl	80012d0 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a78:	f7ff fc2a 	bl	80012d0 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b64      	cmp	r3, #100	@ 0x64
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e28a      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a8a:	4b60      	ldr	r3, [pc, #384]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1f0      	bne.n	8001a78 <HAL_RCC_OscConfig+0xe8>
 8001a96:	e000      	b.n	8001a9a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d075      	beq.n	8001b92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aa6:	4b59      	ldr	r3, [pc, #356]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 030c 	and.w	r3, r3, #12
 8001aae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ab0:	4b56      	ldr	r3, [pc, #344]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	f003 0303 	and.w	r3, r3, #3
 8001ab8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	2b0c      	cmp	r3, #12
 8001abe:	d102      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x136>
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d002      	beq.n	8001acc <HAL_RCC_OscConfig+0x13c>
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	2b04      	cmp	r3, #4
 8001aca:	d11f      	bne.n	8001b0c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001acc:	4b4f      	ldr	r3, [pc, #316]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d005      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x154>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e25d      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae4:	4b49      	ldr	r3, [pc, #292]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	061b      	lsls	r3, r3, #24
 8001af2:	4946      	ldr	r1, [pc, #280]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001af8:	4b45      	ldr	r3, [pc, #276]	@ (8001c10 <HAL_RCC_OscConfig+0x280>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff fb9b 	bl	8001238 <HAL_InitTick>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d043      	beq.n	8001b90 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e249      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d023      	beq.n	8001b5c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b14:	4b3d      	ldr	r3, [pc, #244]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a3c      	ldr	r2, [pc, #240]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b20:	f7ff fbd6 	bl	80012d0 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b28:	f7ff fbd2 	bl	80012d0 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e232      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b3a:	4b34      	ldr	r3, [pc, #208]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f0      	beq.n	8001b28 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b46:	4b31      	ldr	r3, [pc, #196]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	061b      	lsls	r3, r3, #24
 8001b54:	492d      	ldr	r1, [pc, #180]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	604b      	str	r3, [r1, #4]
 8001b5a:	e01a      	b.n	8001b92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a2a      	ldr	r2, [pc, #168]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001b62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b68:	f7ff fbb2 	bl	80012d0 <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b70:	f7ff fbae 	bl	80012d0 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e20e      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b82:	4b22      	ldr	r3, [pc, #136]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1f0      	bne.n	8001b70 <HAL_RCC_OscConfig+0x1e0>
 8001b8e:	e000      	b.n	8001b92 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0308 	and.w	r3, r3, #8
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d041      	beq.n	8001c22 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d01c      	beq.n	8001be0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ba6:	4b19      	ldr	r3, [pc, #100]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001ba8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bac:	4a17      	ldr	r2, [pc, #92]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb6:	f7ff fb8b 	bl	80012d0 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bbe:	f7ff fb87 	bl	80012d0 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e1e7      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0ef      	beq.n	8001bbe <HAL_RCC_OscConfig+0x22e>
 8001bde:	e020      	b.n	8001c22 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001be0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001be6:	4a09      	ldr	r2, [pc, #36]	@ (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001be8:	f023 0301 	bic.w	r3, r3, #1
 8001bec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bf0:	f7ff fb6e 	bl	80012d0 <HAL_GetTick>
 8001bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bf6:	e00d      	b.n	8001c14 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf8:	f7ff fb6a 	bl	80012d0 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d906      	bls.n	8001c14 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e1ca      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c14:	4b8c      	ldr	r3, [pc, #560]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1ea      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0304 	and.w	r3, r3, #4
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 80a6 	beq.w	8001d7c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c30:	2300      	movs	r3, #0
 8001c32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c34:	4b84      	ldr	r3, [pc, #528]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d101      	bne.n	8001c44 <HAL_RCC_OscConfig+0x2b4>
 8001c40:	2301      	movs	r3, #1
 8001c42:	e000      	b.n	8001c46 <HAL_RCC_OscConfig+0x2b6>
 8001c44:	2300      	movs	r3, #0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00d      	beq.n	8001c66 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c4a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c56:	4b7c      	ldr	r3, [pc, #496]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c62:	2301      	movs	r3, #1
 8001c64:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c66:	4b79      	ldr	r3, [pc, #484]	@ (8001e4c <HAL_RCC_OscConfig+0x4bc>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d118      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c72:	4b76      	ldr	r3, [pc, #472]	@ (8001e4c <HAL_RCC_OscConfig+0x4bc>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a75      	ldr	r2, [pc, #468]	@ (8001e4c <HAL_RCC_OscConfig+0x4bc>)
 8001c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c7e:	f7ff fb27 	bl	80012d0 <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c84:	e008      	b.n	8001c98 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c86:	f7ff fb23 	bl	80012d0 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e183      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c98:	4b6c      	ldr	r3, [pc, #432]	@ (8001e4c <HAL_RCC_OscConfig+0x4bc>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0f0      	beq.n	8001c86 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d108      	bne.n	8001cbe <HAL_RCC_OscConfig+0x32e>
 8001cac:	4b66      	ldr	r3, [pc, #408]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb2:	4a65      	ldr	r2, [pc, #404]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cbc:	e024      	b.n	8001d08 <HAL_RCC_OscConfig+0x378>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	2b05      	cmp	r3, #5
 8001cc4:	d110      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x358>
 8001cc6:	4b60      	ldr	r3, [pc, #384]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ccc:	4a5e      	ldr	r2, [pc, #376]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cce:	f043 0304 	orr.w	r3, r3, #4
 8001cd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cd6:	4b5c      	ldr	r3, [pc, #368]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cdc:	4a5a      	ldr	r2, [pc, #360]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ce6:	e00f      	b.n	8001d08 <HAL_RCC_OscConfig+0x378>
 8001ce8:	4b57      	ldr	r3, [pc, #348]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cee:	4a56      	ldr	r2, [pc, #344]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cf0:	f023 0301 	bic.w	r3, r3, #1
 8001cf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cf8:	4b53      	ldr	r3, [pc, #332]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cfe:	4a52      	ldr	r2, [pc, #328]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001d00:	f023 0304 	bic.w	r3, r3, #4
 8001d04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d016      	beq.n	8001d3e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d10:	f7ff fade 	bl	80012d0 <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d16:	e00a      	b.n	8001d2e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d18:	f7ff fada 	bl	80012d0 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e138      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d2e:	4b46      	ldr	r3, [pc, #280]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0ed      	beq.n	8001d18 <HAL_RCC_OscConfig+0x388>
 8001d3c:	e015      	b.n	8001d6a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d3e:	f7ff fac7 	bl	80012d0 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d44:	e00a      	b.n	8001d5c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d46:	f7ff fac3 	bl	80012d0 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e121      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d5c:	4b3a      	ldr	r3, [pc, #232]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1ed      	bne.n	8001d46 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d6a:	7ffb      	ldrb	r3, [r7, #31]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d105      	bne.n	8001d7c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d70:	4b35      	ldr	r3, [pc, #212]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d74:	4a34      	ldr	r2, [pc, #208]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001d76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0320 	and.w	r3, r3, #32
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d03c      	beq.n	8001e02 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d01c      	beq.n	8001dca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d90:	4b2d      	ldr	r3, [pc, #180]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001d92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d96:	4a2c      	ldr	r2, [pc, #176]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da0:	f7ff fa96 	bl	80012d0 <HAL_GetTick>
 8001da4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001da6:	e008      	b.n	8001dba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001da8:	f7ff fa92 	bl	80012d0 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e0f2      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001dba:	4b23      	ldr	r3, [pc, #140]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001dbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0ef      	beq.n	8001da8 <HAL_RCC_OscConfig+0x418>
 8001dc8:	e01b      	b.n	8001e02 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001dca:	4b1f      	ldr	r3, [pc, #124]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001dcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001dd2:	f023 0301 	bic.w	r3, r3, #1
 8001dd6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dda:	f7ff fa79 	bl	80012d0 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001de2:	f7ff fa75 	bl	80012d0 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e0d5      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001df4:	4b14      	ldr	r3, [pc, #80]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001df6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1ef      	bne.n	8001de2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 80c9 	beq.w	8001f9e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 030c 	and.w	r3, r3, #12
 8001e14:	2b0c      	cmp	r3, #12
 8001e16:	f000 8083 	beq.w	8001f20 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d15e      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e22:	4b09      	ldr	r3, [pc, #36]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a08      	ldr	r2, [pc, #32]	@ (8001e48 <HAL_RCC_OscConfig+0x4b8>)
 8001e28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e2e:	f7ff fa4f 	bl	80012d0 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e34:	e00c      	b.n	8001e50 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e36:	f7ff fa4b 	bl	80012d0 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d905      	bls.n	8001e50 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e0ab      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e50:	4b55      	ldr	r3, [pc, #340]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1ec      	bne.n	8001e36 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e5c:	4b52      	ldr	r3, [pc, #328]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001e5e:	68da      	ldr	r2, [r3, #12]
 8001e60:	4b52      	ldr	r3, [pc, #328]	@ (8001fac <HAL_RCC_OscConfig+0x61c>)
 8001e62:	4013      	ands	r3, r2
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	6a11      	ldr	r1, [r2, #32]
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e6c:	3a01      	subs	r2, #1
 8001e6e:	0112      	lsls	r2, r2, #4
 8001e70:	4311      	orrs	r1, r2
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001e76:	0212      	lsls	r2, r2, #8
 8001e78:	4311      	orrs	r1, r2
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001e7e:	0852      	lsrs	r2, r2, #1
 8001e80:	3a01      	subs	r2, #1
 8001e82:	0552      	lsls	r2, r2, #21
 8001e84:	4311      	orrs	r1, r2
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001e8a:	0852      	lsrs	r2, r2, #1
 8001e8c:	3a01      	subs	r2, #1
 8001e8e:	0652      	lsls	r2, r2, #25
 8001e90:	4311      	orrs	r1, r2
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001e96:	06d2      	lsls	r2, r2, #27
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	4943      	ldr	r1, [pc, #268]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ea0:	4b41      	ldr	r3, [pc, #260]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a40      	ldr	r2, [pc, #256]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001ea6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001eaa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001eac:	4b3e      	ldr	r3, [pc, #248]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	4a3d      	ldr	r2, [pc, #244]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001eb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001eb6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fa0a 	bl	80012d0 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec0:	f7ff fa06 	bl	80012d0 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e066      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ed2:	4b35      	ldr	r3, [pc, #212]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d0f0      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x530>
 8001ede:	e05e      	b.n	8001f9e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee0:	4b31      	ldr	r3, [pc, #196]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a30      	ldr	r2, [pc, #192]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001ee6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001eea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eec:	f7ff f9f0 	bl	80012d0 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef4:	f7ff f9ec 	bl	80012d0 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e04c      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f06:	4b28      	ldr	r3, [pc, #160]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f0      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001f12:	4b25      	ldr	r3, [pc, #148]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	4924      	ldr	r1, [pc, #144]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001f18:	4b25      	ldr	r3, [pc, #148]	@ (8001fb0 <HAL_RCC_OscConfig+0x620>)
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	60cb      	str	r3, [r1, #12]
 8001f1e:	e03e      	b.n	8001f9e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e039      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa8 <HAL_RCC_OscConfig+0x618>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f003 0203 	and.w	r2, r3, #3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d12c      	bne.n	8001f9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d123      	bne.n	8001f9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d11b      	bne.n	8001f9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d113      	bne.n	8001f9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7c:	085b      	lsrs	r3, r3, #1
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d109      	bne.n	8001f9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f90:	085b      	lsrs	r3, r3, #1
 8001f92:	3b01      	subs	r3, #1
 8001f94:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d001      	beq.n	8001f9e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3720      	adds	r7, #32
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	019f800c 	.word	0x019f800c
 8001fb0:	feeefffc 	.word	0xfeeefffc

08001fb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e11e      	b.n	800220a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fcc:	4b91      	ldr	r3, [pc, #580]	@ (8002214 <HAL_RCC_ClockConfig+0x260>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d910      	bls.n	8001ffc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fda:	4b8e      	ldr	r3, [pc, #568]	@ (8002214 <HAL_RCC_ClockConfig+0x260>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 020f 	bic.w	r2, r3, #15
 8001fe2:	498c      	ldr	r1, [pc, #560]	@ (8002214 <HAL_RCC_ClockConfig+0x260>)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fea:	4b8a      	ldr	r3, [pc, #552]	@ (8002214 <HAL_RCC_ClockConfig+0x260>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 030f 	and.w	r3, r3, #15
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d001      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e106      	b.n	800220a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b00      	cmp	r3, #0
 8002006:	d073      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	2b03      	cmp	r3, #3
 800200e:	d129      	bne.n	8002064 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002010:	4b81      	ldr	r3, [pc, #516]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d101      	bne.n	8002020 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e0f4      	b.n	800220a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002020:	f000 f99e 	bl	8002360 <RCC_GetSysClockFreqFromPLLSource>
 8002024:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	4a7c      	ldr	r2, [pc, #496]	@ (800221c <HAL_RCC_ClockConfig+0x268>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d93f      	bls.n	80020ae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800202e:	4b7a      	ldr	r3, [pc, #488]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d009      	beq.n	800204e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002042:	2b00      	cmp	r3, #0
 8002044:	d033      	beq.n	80020ae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800204a:	2b00      	cmp	r3, #0
 800204c:	d12f      	bne.n	80020ae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800204e:	4b72      	ldr	r3, [pc, #456]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002056:	4a70      	ldr	r2, [pc, #448]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 8002058:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800205c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800205e:	2380      	movs	r3, #128	@ 0x80
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	e024      	b.n	80020ae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b02      	cmp	r3, #2
 800206a:	d107      	bne.n	800207c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800206c:	4b6a      	ldr	r3, [pc, #424]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d109      	bne.n	800208c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e0c6      	b.n	800220a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800207c:	4b66      	ldr	r3, [pc, #408]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002084:	2b00      	cmp	r3, #0
 8002086:	d101      	bne.n	800208c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e0be      	b.n	800220a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800208c:	f000 f8ce 	bl	800222c <HAL_RCC_GetSysClockFreq>
 8002090:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	4a61      	ldr	r2, [pc, #388]	@ (800221c <HAL_RCC_ClockConfig+0x268>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d909      	bls.n	80020ae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800209a:	4b5f      	ldr	r3, [pc, #380]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020a2:	4a5d      	ldr	r2, [pc, #372]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80020a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020a8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80020aa:	2380      	movs	r3, #128	@ 0x80
 80020ac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020ae:	4b5a      	ldr	r3, [pc, #360]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f023 0203 	bic.w	r2, r3, #3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	4957      	ldr	r1, [pc, #348]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80020bc:	4313      	orrs	r3, r2
 80020be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020c0:	f7ff f906 	bl	80012d0 <HAL_GetTick>
 80020c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c6:	e00a      	b.n	80020de <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020c8:	f7ff f902 	bl	80012d0 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e095      	b.n	800220a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020de:	4b4e      	ldr	r3, [pc, #312]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 020c 	and.w	r2, r3, #12
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d1eb      	bne.n	80020c8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d023      	beq.n	8002144 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0304 	and.w	r3, r3, #4
 8002104:	2b00      	cmp	r3, #0
 8002106:	d005      	beq.n	8002114 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002108:	4b43      	ldr	r3, [pc, #268]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	4a42      	ldr	r2, [pc, #264]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 800210e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002112:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0308 	and.w	r3, r3, #8
 800211c:	2b00      	cmp	r3, #0
 800211e:	d007      	beq.n	8002130 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002120:	4b3d      	ldr	r3, [pc, #244]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002128:	4a3b      	ldr	r2, [pc, #236]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 800212a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800212e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002130:	4b39      	ldr	r3, [pc, #228]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	4936      	ldr	r1, [pc, #216]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 800213e:	4313      	orrs	r3, r2
 8002140:	608b      	str	r3, [r1, #8]
 8002142:	e008      	b.n	8002156 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	2b80      	cmp	r3, #128	@ 0x80
 8002148:	d105      	bne.n	8002156 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800214a:	4b33      	ldr	r3, [pc, #204]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	4a32      	ldr	r2, [pc, #200]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 8002150:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002154:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002156:	4b2f      	ldr	r3, [pc, #188]	@ (8002214 <HAL_RCC_ClockConfig+0x260>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d21d      	bcs.n	80021a0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002164:	4b2b      	ldr	r3, [pc, #172]	@ (8002214 <HAL_RCC_ClockConfig+0x260>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f023 020f 	bic.w	r2, r3, #15
 800216c:	4929      	ldr	r1, [pc, #164]	@ (8002214 <HAL_RCC_ClockConfig+0x260>)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	4313      	orrs	r3, r2
 8002172:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002174:	f7ff f8ac 	bl	80012d0 <HAL_GetTick>
 8002178:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800217a:	e00a      	b.n	8002192 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800217c:	f7ff f8a8 	bl	80012d0 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	f241 3288 	movw	r2, #5000	@ 0x1388
 800218a:	4293      	cmp	r3, r2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e03b      	b.n	800220a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002192:	4b20      	ldr	r3, [pc, #128]	@ (8002214 <HAL_RCC_ClockConfig+0x260>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	683a      	ldr	r2, [r7, #0]
 800219c:	429a      	cmp	r2, r3
 800219e:	d1ed      	bne.n	800217c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0304 	and.w	r3, r3, #4
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d008      	beq.n	80021be <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	4917      	ldr	r1, [pc, #92]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0308 	and.w	r3, r3, #8
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d009      	beq.n	80021de <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021ca:	4b13      	ldr	r3, [pc, #76]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	490f      	ldr	r1, [pc, #60]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021de:	f000 f825 	bl	800222c <HAL_RCC_GetSysClockFreq>
 80021e2:	4602      	mov	r2, r0
 80021e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002218 <HAL_RCC_ClockConfig+0x264>)
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	091b      	lsrs	r3, r3, #4
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	490c      	ldr	r1, [pc, #48]	@ (8002220 <HAL_RCC_ClockConfig+0x26c>)
 80021f0:	5ccb      	ldrb	r3, [r1, r3]
 80021f2:	f003 031f 	and.w	r3, r3, #31
 80021f6:	fa22 f303 	lsr.w	r3, r2, r3
 80021fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002224 <HAL_RCC_ClockConfig+0x270>)
 80021fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80021fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002228 <HAL_RCC_ClockConfig+0x274>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff f818 	bl	8001238 <HAL_InitTick>
 8002208:	4603      	mov	r3, r0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3718      	adds	r7, #24
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40022000 	.word	0x40022000
 8002218:	40021000 	.word	0x40021000
 800221c:	04c4b400 	.word	0x04c4b400
 8002220:	08004dc0 	.word	0x08004dc0
 8002224:	20000008 	.word	0x20000008
 8002228:	2000000c 	.word	0x2000000c

0800222c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800222c:	b480      	push	{r7}
 800222e:	b087      	sub	sp, #28
 8002230:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002232:	4b2c      	ldr	r3, [pc, #176]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f003 030c 	and.w	r3, r3, #12
 800223a:	2b04      	cmp	r3, #4
 800223c:	d102      	bne.n	8002244 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800223e:	4b2a      	ldr	r3, [pc, #168]	@ (80022e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002240:	613b      	str	r3, [r7, #16]
 8002242:	e047      	b.n	80022d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002244:	4b27      	ldr	r3, [pc, #156]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 030c 	and.w	r3, r3, #12
 800224c:	2b08      	cmp	r3, #8
 800224e:	d102      	bne.n	8002256 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002250:	4b26      	ldr	r3, [pc, #152]	@ (80022ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8002252:	613b      	str	r3, [r7, #16]
 8002254:	e03e      	b.n	80022d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002256:	4b23      	ldr	r3, [pc, #140]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 030c 	and.w	r3, r3, #12
 800225e:	2b0c      	cmp	r3, #12
 8002260:	d136      	bne.n	80022d0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002262:	4b20      	ldr	r3, [pc, #128]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800226c:	4b1d      	ldr	r3, [pc, #116]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	091b      	lsrs	r3, r3, #4
 8002272:	f003 030f 	and.w	r3, r3, #15
 8002276:	3301      	adds	r3, #1
 8002278:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2b03      	cmp	r3, #3
 800227e:	d10c      	bne.n	800229a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002280:	4a1a      	ldr	r2, [pc, #104]	@ (80022ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	fbb2 f3f3 	udiv	r3, r2, r3
 8002288:	4a16      	ldr	r2, [pc, #88]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800228a:	68d2      	ldr	r2, [r2, #12]
 800228c:	0a12      	lsrs	r2, r2, #8
 800228e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002292:	fb02 f303 	mul.w	r3, r2, r3
 8002296:	617b      	str	r3, [r7, #20]
      break;
 8002298:	e00c      	b.n	80022b4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800229a:	4a13      	ldr	r2, [pc, #76]	@ (80022e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a2:	4a10      	ldr	r2, [pc, #64]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022a4:	68d2      	ldr	r2, [r2, #12]
 80022a6:	0a12      	lsrs	r2, r2, #8
 80022a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022ac:	fb02 f303 	mul.w	r3, r2, r3
 80022b0:	617b      	str	r3, [r7, #20]
      break;
 80022b2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022b4:	4b0b      	ldr	r3, [pc, #44]	@ (80022e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	0e5b      	lsrs	r3, r3, #25
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	3301      	adds	r3, #1
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	e001      	b.n	80022d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80022d0:	2300      	movs	r3, #0
 80022d2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80022d4:	693b      	ldr	r3, [r7, #16]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	371c      	adds	r7, #28
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	40021000 	.word	0x40021000
 80022e8:	00f42400 	.word	0x00f42400
 80022ec:	016e3600 	.word	0x016e3600

080022f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <HAL_RCC_GetHCLKFreq+0x14>)
 80022f6:	681b      	ldr	r3, [r3, #0]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20000008 	.word	0x20000008

08002308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800230c:	f7ff fff0 	bl	80022f0 <HAL_RCC_GetHCLKFreq>
 8002310:	4602      	mov	r2, r0
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	0a1b      	lsrs	r3, r3, #8
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	4904      	ldr	r1, [pc, #16]	@ (8002330 <HAL_RCC_GetPCLK1Freq+0x28>)
 800231e:	5ccb      	ldrb	r3, [r1, r3]
 8002320:	f003 031f 	and.w	r3, r3, #31
 8002324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002328:	4618      	mov	r0, r3
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40021000 	.word	0x40021000
 8002330:	08004dd0 	.word	0x08004dd0

08002334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002338:	f7ff ffda 	bl	80022f0 <HAL_RCC_GetHCLKFreq>
 800233c:	4602      	mov	r2, r0
 800233e:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	0adb      	lsrs	r3, r3, #11
 8002344:	f003 0307 	and.w	r3, r3, #7
 8002348:	4904      	ldr	r1, [pc, #16]	@ (800235c <HAL_RCC_GetPCLK2Freq+0x28>)
 800234a:	5ccb      	ldrb	r3, [r1, r3]
 800234c:	f003 031f 	and.w	r3, r3, #31
 8002350:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002354:	4618      	mov	r0, r3
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40021000 	.word	0x40021000
 800235c:	08004dd0 	.word	0x08004dd0

08002360 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002360:	b480      	push	{r7}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002366:	4b1e      	ldr	r3, [pc, #120]	@ (80023e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002370:	4b1b      	ldr	r3, [pc, #108]	@ (80023e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	091b      	lsrs	r3, r3, #4
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	3301      	adds	r3, #1
 800237c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	2b03      	cmp	r3, #3
 8002382:	d10c      	bne.n	800239e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002384:	4a17      	ldr	r2, [pc, #92]	@ (80023e4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	fbb2 f3f3 	udiv	r3, r2, r3
 800238c:	4a14      	ldr	r2, [pc, #80]	@ (80023e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800238e:	68d2      	ldr	r2, [r2, #12]
 8002390:	0a12      	lsrs	r2, r2, #8
 8002392:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002396:	fb02 f303 	mul.w	r3, r2, r3
 800239a:	617b      	str	r3, [r7, #20]
    break;
 800239c:	e00c      	b.n	80023b8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800239e:	4a12      	ldr	r2, [pc, #72]	@ (80023e8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a6:	4a0e      	ldr	r2, [pc, #56]	@ (80023e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023a8:	68d2      	ldr	r2, [r2, #12]
 80023aa:	0a12      	lsrs	r2, r2, #8
 80023ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80023b0:	fb02 f303 	mul.w	r3, r2, r3
 80023b4:	617b      	str	r3, [r7, #20]
    break;
 80023b6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	0e5b      	lsrs	r3, r3, #25
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	3301      	adds	r3, #1
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80023d2:	687b      	ldr	r3, [r7, #4]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	371c      	adds	r7, #28
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	40021000 	.word	0x40021000
 80023e4:	016e3600 	.word	0x016e3600
 80023e8:	00f42400 	.word	0x00f42400

080023ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023f4:	2300      	movs	r3, #0
 80023f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023f8:	2300      	movs	r3, #0
 80023fa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002404:	2b00      	cmp	r3, #0
 8002406:	f000 8098 	beq.w	800253a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800240e:	4b43      	ldr	r3, [pc, #268]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10d      	bne.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800241a:	4b40      	ldr	r3, [pc, #256]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800241c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241e:	4a3f      	ldr	r2, [pc, #252]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002420:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002424:	6593      	str	r3, [r2, #88]	@ 0x58
 8002426:	4b3d      	ldr	r3, [pc, #244]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002432:	2301      	movs	r3, #1
 8002434:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002436:	4b3a      	ldr	r3, [pc, #232]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a39      	ldr	r2, [pc, #228]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800243c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002440:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002442:	f7fe ff45 	bl	80012d0 <HAL_GetTick>
 8002446:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002448:	e009      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244a:	f7fe ff41 	bl	80012d0 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d902      	bls.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	74fb      	strb	r3, [r7, #19]
        break;
 800245c:	e005      	b.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800245e:	4b30      	ldr	r3, [pc, #192]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0ef      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800246a:	7cfb      	ldrb	r3, [r7, #19]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d159      	bne.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002470:	4b2a      	ldr	r3, [pc, #168]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800247a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d01e      	beq.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	429a      	cmp	r2, r3
 800248a:	d019      	beq.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800248c:	4b23      	ldr	r3, [pc, #140]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800248e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002492:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002496:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002498:	4b20      	ldr	r3, [pc, #128]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800249a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800249e:	4a1f      	ldr	r2, [pc, #124]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024a8:	4b1c      	ldr	r3, [pc, #112]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ae:	4a1b      	ldr	r2, [pc, #108]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80024b8:	4a18      	ldr	r2, [pc, #96]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d016      	beq.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ca:	f7fe ff01 	bl	80012d0 <HAL_GetTick>
 80024ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024d0:	e00b      	b.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d2:	f7fe fefd 	bl	80012d0 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d902      	bls.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	74fb      	strb	r3, [r7, #19]
            break;
 80024e8:	e006      	b.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024ea:	4b0c      	ldr	r3, [pc, #48]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0ec      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80024f8:	7cfb      	ldrb	r3, [r7, #19]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10b      	bne.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024fe:	4b07      	ldr	r3, [pc, #28]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002504:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250c:	4903      	ldr	r1, [pc, #12]	@ (800251c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800250e:	4313      	orrs	r3, r2
 8002510:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002514:	e008      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002516:	7cfb      	ldrb	r3, [r7, #19]
 8002518:	74bb      	strb	r3, [r7, #18]
 800251a:	e005      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800251c:	40021000 	.word	0x40021000
 8002520:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002524:	7cfb      	ldrb	r3, [r7, #19]
 8002526:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002528:	7c7b      	ldrb	r3, [r7, #17]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d105      	bne.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800252e:	4ba6      	ldr	r3, [pc, #664]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002532:	4aa5      	ldr	r2, [pc, #660]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002534:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002538:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b00      	cmp	r3, #0
 8002544:	d00a      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002546:	4ba0      	ldr	r3, [pc, #640]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800254c:	f023 0203 	bic.w	r2, r3, #3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	499c      	ldr	r1, [pc, #624]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002556:	4313      	orrs	r3, r2
 8002558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	2b00      	cmp	r3, #0
 8002566:	d00a      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002568:	4b97      	ldr	r3, [pc, #604]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800256a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256e:	f023 020c 	bic.w	r2, r3, #12
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	4994      	ldr	r1, [pc, #592]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002578:	4313      	orrs	r3, r2
 800257a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00a      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800258a:	4b8f      	ldr	r3, [pc, #572]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800258c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002590:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	498b      	ldr	r1, [pc, #556]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800259a:	4313      	orrs	r3, r2
 800259c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00a      	beq.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025ac:	4b86      	ldr	r3, [pc, #536]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	4983      	ldr	r1, [pc, #524]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00a      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80025ce:	4b7e      	ldr	r3, [pc, #504]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	497a      	ldr	r1, [pc, #488]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00a      	beq.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025f0:	4b75      	ldr	r3, [pc, #468]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	4972      	ldr	r1, [pc, #456]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002600:	4313      	orrs	r3, r2
 8002602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00a      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002612:	4b6d      	ldr	r3, [pc, #436]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002618:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	4969      	ldr	r1, [pc, #420]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002622:	4313      	orrs	r3, r2
 8002624:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002630:	2b00      	cmp	r3, #0
 8002632:	d00a      	beq.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002634:	4b64      	ldr	r3, [pc, #400]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800263a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	4961      	ldr	r1, [pc, #388]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002644:	4313      	orrs	r3, r2
 8002646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002656:	4b5c      	ldr	r3, [pc, #368]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800265c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002664:	4958      	ldr	r1, [pc, #352]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002666:	4313      	orrs	r3, r2
 8002668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002674:	2b00      	cmp	r3, #0
 8002676:	d015      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002678:	4b53      	ldr	r3, [pc, #332]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800267a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002686:	4950      	ldr	r1, [pc, #320]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002688:	4313      	orrs	r3, r2
 800268a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002696:	d105      	bne.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002698:	4b4b      	ldr	r3, [pc, #300]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	4a4a      	ldr	r2, [pc, #296]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800269e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026a2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d015      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80026b0:	4b45      	ldr	r3, [pc, #276]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026be:	4942      	ldr	r1, [pc, #264]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026ce:	d105      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026d0:	4b3d      	ldr	r3, [pc, #244]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	4a3c      	ldr	r2, [pc, #240]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026da:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d015      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80026e8:	4b37      	ldr	r3, [pc, #220]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f6:	4934      	ldr	r1, [pc, #208]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002706:	d105      	bne.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002708:	4b2f      	ldr	r3, [pc, #188]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	4a2e      	ldr	r2, [pc, #184]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800270e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002712:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d015      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002720:	4b29      	ldr	r3, [pc, #164]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002726:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800272e:	4926      	ldr	r1, [pc, #152]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002730:	4313      	orrs	r3, r2
 8002732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800273a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800273e:	d105      	bne.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002740:	4b21      	ldr	r3, [pc, #132]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4a20      	ldr	r2, [pc, #128]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002746:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800274a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d015      	beq.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002758:	4b1b      	ldr	r3, [pc, #108]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800275a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800275e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002766:	4918      	ldr	r1, [pc, #96]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002768:	4313      	orrs	r3, r2
 800276a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002772:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002776:	d105      	bne.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002778:	4b13      	ldr	r3, [pc, #76]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	4a12      	ldr	r2, [pc, #72]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800277e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002782:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d015      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002790:	4b0d      	ldr	r3, [pc, #52]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002796:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800279e:	490a      	ldr	r1, [pc, #40]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027ae:	d105      	bne.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80027b0:	4b05      	ldr	r3, [pc, #20]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	4a04      	ldr	r2, [pc, #16]	@ (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80027bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	40021000 	.word	0x40021000

080027cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e09d      	b.n	800291a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d108      	bne.n	80027f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027ee:	d009      	beq.n	8002804 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	61da      	str	r2, [r3, #28]
 80027f6:	e005      	b.n	8002804 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d106      	bne.n	8002824 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7fe fc0c 	bl	800103c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800283a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002844:	d902      	bls.n	800284c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	e002      	b.n	8002852 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800284c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002850:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800285a:	d007      	beq.n	800286c <HAL_SPI_Init+0xa0>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002864:	d002      	beq.n	800286c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800287c:	431a      	orrs	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	431a      	orrs	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	431a      	orrs	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	69db      	ldr	r3, [r3, #28]
 80028a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028a4:	431a      	orrs	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a1b      	ldr	r3, [r3, #32]
 80028aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ae:	ea42 0103 	orr.w	r1, r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	0c1b      	lsrs	r3, r3, #16
 80028c8:	f003 0204 	and.w	r2, r3, #4
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	431a      	orrs	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028da:	f003 0308 	and.w	r3, r3, #8
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80028e8:	ea42 0103 	orr.w	r1, r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69da      	ldr	r2, [r3, #28]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002908:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b088      	sub	sp, #32
 8002926:	af00      	add	r7, sp, #0
 8002928:	60f8      	str	r0, [r7, #12]
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	603b      	str	r3, [r7, #0]
 800292e:	4613      	mov	r3, r2
 8002930:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002932:	f7fe fccd 	bl	80012d0 <HAL_GetTick>
 8002936:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d001      	beq.n	800294c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002948:	2302      	movs	r3, #2
 800294a:	e15c      	b.n	8002c06 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <HAL_SPI_Transmit+0x36>
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e154      	b.n	8002c06 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_SPI_Transmit+0x48>
 8002966:	2302      	movs	r3, #2
 8002968:	e14d      	b.n	8002c06 <HAL_SPI_Transmit+0x2e4>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2203      	movs	r2, #3
 8002976:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	88fa      	ldrh	r2, [r7, #6]
 800298a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	88fa      	ldrh	r2, [r7, #6]
 8002990:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029bc:	d10f      	bne.n	80029de <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e8:	2b40      	cmp	r3, #64	@ 0x40
 80029ea:	d007      	beq.n	80029fc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002a04:	d952      	bls.n	8002aac <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d002      	beq.n	8002a14 <HAL_SPI_Transmit+0xf2>
 8002a0e:	8b7b      	ldrh	r3, [r7, #26]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d145      	bne.n	8002aa0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a18:	881a      	ldrh	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a24:	1c9a      	adds	r2, r3, #2
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	3b01      	subs	r3, #1
 8002a32:	b29a      	uxth	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a38:	e032      	b.n	8002aa0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d112      	bne.n	8002a6e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a4c:	881a      	ldrh	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a58:	1c9a      	adds	r2, r3, #2
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	3b01      	subs	r3, #1
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002a6c:	e018      	b.n	8002aa0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a6e:	f7fe fc2f 	bl	80012d0 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d803      	bhi.n	8002a86 <HAL_SPI_Transmit+0x164>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a84:	d102      	bne.n	8002a8c <HAL_SPI_Transmit+0x16a>
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d109      	bne.n	8002aa0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e0b2      	b.n	8002c06 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1c7      	bne.n	8002a3a <HAL_SPI_Transmit+0x118>
 8002aaa:	e083      	b.n	8002bb4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <HAL_SPI_Transmit+0x198>
 8002ab4:	8b7b      	ldrh	r3, [r7, #26]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d177      	bne.n	8002baa <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d912      	bls.n	8002aea <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ac8:	881a      	ldrh	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ad4:	1c9a      	adds	r2, r3, #2
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	3b02      	subs	r3, #2
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ae8:	e05f      	b.n	8002baa <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	330c      	adds	r3, #12
 8002af4:	7812      	ldrb	r2, [r2, #0]
 8002af6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002afc:	1c5a      	adds	r2, r3, #1
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002b10:	e04b      	b.n	8002baa <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d12b      	bne.n	8002b78 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d912      	bls.n	8002b50 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b2e:	881a      	ldrh	r2, [r3, #0]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b3a:	1c9a      	adds	r2, r3, #2
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	3b02      	subs	r3, #2
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002b4e:	e02c      	b.n	8002baa <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	330c      	adds	r3, #12
 8002b5a:	7812      	ldrb	r2, [r2, #0]
 8002b5c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b62:	1c5a      	adds	r2, r3, #1
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002b76:	e018      	b.n	8002baa <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b78:	f7fe fbaa 	bl	80012d0 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d803      	bhi.n	8002b90 <HAL_SPI_Transmit+0x26e>
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b8e:	d102      	bne.n	8002b96 <HAL_SPI_Transmit+0x274>
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d109      	bne.n	8002baa <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e02d      	b.n	8002c06 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1ae      	bne.n	8002b12 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bb4:	69fa      	ldr	r2, [r7, #28]
 8002bb6:	6839      	ldr	r1, [r7, #0]
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 fcf5 	bl	80035a8 <SPI_EndRxTxTransaction>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d002      	beq.n	8002bca <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10a      	bne.n	8002be8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	617b      	str	r3, [r7, #20]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	617b      	str	r3, [r7, #20]
 8002be6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e000      	b.n	8002c06 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8002c04:	2300      	movs	r3, #0
  }
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3720      	adds	r7, #32
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b088      	sub	sp, #32
 8002c12:	af02      	add	r7, sp, #8
 8002c14:	60f8      	str	r0, [r7, #12]
 8002c16:	60b9      	str	r1, [r7, #8]
 8002c18:	603b      	str	r3, [r7, #0]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d001      	beq.n	8002c2e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	e123      	b.n	8002e76 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d002      	beq.n	8002c3a <HAL_SPI_Receive+0x2c>
 8002c34:	88fb      	ldrh	r3, [r7, #6]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e11b      	b.n	8002e76 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c46:	d112      	bne.n	8002c6e <HAL_SPI_Receive+0x60>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10e      	bne.n	8002c6e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2204      	movs	r2, #4
 8002c54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002c58:	88fa      	ldrh	r2, [r7, #6]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	68ba      	ldr	r2, [r7, #8]
 8002c62:	68b9      	ldr	r1, [r7, #8]
 8002c64:	68f8      	ldr	r0, [r7, #12]
 8002c66:	f000 f90a 	bl	8002e7e <HAL_SPI_TransmitReceive>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	e103      	b.n	8002e76 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c6e:	f7fe fb2f 	bl	80012d0 <HAL_GetTick>
 8002c72:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <HAL_SPI_Receive+0x74>
 8002c7e:	2302      	movs	r3, #2
 8002c80:	e0f9      	b.n	8002e76 <HAL_SPI_Receive+0x268>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2204      	movs	r2, #4
 8002c8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	68ba      	ldr	r2, [r7, #8]
 8002c9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	88fa      	ldrh	r2, [r7, #6]
 8002ca2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	88fa      	ldrh	r2, [r7, #6]
 8002caa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002cd4:	d908      	bls.n	8002ce8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	685a      	ldr	r2, [r3, #4]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002ce4:	605a      	str	r2, [r3, #4]
 8002ce6:	e007      	b.n	8002cf8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002cf6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d00:	d10f      	bne.n	8002d22 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d20:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d2c:	2b40      	cmp	r3, #64	@ 0x40
 8002d2e:	d007      	beq.n	8002d40 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d3e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d48:	d875      	bhi.n	8002e36 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002d4a:	e037      	b.n	8002dbc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d117      	bne.n	8002d8a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f103 020c 	add.w	r2, r3, #12
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d66:	7812      	ldrb	r2, [r2, #0]
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002d88:	e018      	b.n	8002dbc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d8a:	f7fe faa1 	bl	80012d0 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d803      	bhi.n	8002da2 <HAL_SPI_Receive+0x194>
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da0:	d102      	bne.n	8002da8 <HAL_SPI_Receive+0x19a>
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d109      	bne.n	8002dbc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e05c      	b.n	8002e76 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1c1      	bne.n	8002d4c <HAL_SPI_Receive+0x13e>
 8002dc8:	e03b      	b.n	8002e42 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d115      	bne.n	8002e04 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68da      	ldr	r2, [r3, #12]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	b292      	uxth	r2, r2
 8002de4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dea:	1c9a      	adds	r2, r3, #2
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002e02:	e018      	b.n	8002e36 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e04:	f7fe fa64 	bl	80012d0 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d803      	bhi.n	8002e1c <HAL_SPI_Receive+0x20e>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1a:	d102      	bne.n	8002e22 <HAL_SPI_Receive+0x214>
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d109      	bne.n	8002e36 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e01f      	b.n	8002e76 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1c3      	bne.n	8002dca <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	6839      	ldr	r1, [r7, #0]
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f000 fb56 	bl	80034f8 <SPI_EndRxTransaction>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d002      	beq.n	8002e58 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2220      	movs	r2, #32
 8002e56:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8002e74:	2300      	movs	r3, #0
  }
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b08a      	sub	sp, #40	@ 0x28
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	60f8      	str	r0, [r7, #12]
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	607a      	str	r2, [r7, #4]
 8002e8a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e90:	f7fe fa1e 	bl	80012d0 <HAL_GetTick>
 8002e94:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002e9c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002ea4:	887b      	ldrh	r3, [r7, #2]
 8002ea6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8002ea8:	887b      	ldrh	r3, [r7, #2]
 8002eaa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002eac:	7ffb      	ldrb	r3, [r7, #31]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d00c      	beq.n	8002ecc <HAL_SPI_TransmitReceive+0x4e>
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002eb8:	d106      	bne.n	8002ec8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d102      	bne.n	8002ec8 <HAL_SPI_TransmitReceive+0x4a>
 8002ec2:	7ffb      	ldrb	r3, [r7, #31]
 8002ec4:	2b04      	cmp	r3, #4
 8002ec6:	d001      	beq.n	8002ecc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	e1f3      	b.n	80032b4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d005      	beq.n	8002ede <HAL_SPI_TransmitReceive+0x60>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d002      	beq.n	8002ede <HAL_SPI_TransmitReceive+0x60>
 8002ed8:	887b      	ldrh	r3, [r7, #2]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e1e8      	b.n	80032b4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d101      	bne.n	8002ef0 <HAL_SPI_TransmitReceive+0x72>
 8002eec:	2302      	movs	r3, #2
 8002eee:	e1e1      	b.n	80032b4 <HAL_SPI_TransmitReceive+0x436>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b04      	cmp	r3, #4
 8002f02:	d003      	beq.n	8002f0c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2205      	movs	r2, #5
 8002f08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	887a      	ldrh	r2, [r7, #2]
 8002f1c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	887a      	ldrh	r2, [r7, #2]
 8002f24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	887a      	ldrh	r2, [r7, #2]
 8002f32:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	887a      	ldrh	r2, [r7, #2]
 8002f38:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f4e:	d802      	bhi.n	8002f56 <HAL_SPI_TransmitReceive+0xd8>
 8002f50:	8abb      	ldrh	r3, [r7, #20]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d908      	bls.n	8002f68 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	685a      	ldr	r2, [r3, #4]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f64:	605a      	str	r2, [r3, #4]
 8002f66:	e007      	b.n	8002f78 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002f76:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f82:	2b40      	cmp	r3, #64	@ 0x40
 8002f84:	d007      	beq.n	8002f96 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f9e:	f240 8083 	bls.w	80030a8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d002      	beq.n	8002fb0 <HAL_SPI_TransmitReceive+0x132>
 8002faa:	8afb      	ldrh	r3, [r7, #22]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d16f      	bne.n	8003090 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb4:	881a      	ldrh	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fc0:	1c9a      	adds	r2, r3, #2
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fd4:	e05c      	b.n	8003090 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d11b      	bne.n	800301c <HAL_SPI_TransmitReceive+0x19e>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d016      	beq.n	800301c <HAL_SPI_TransmitReceive+0x19e>
 8002fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d113      	bne.n	800301c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff8:	881a      	ldrh	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003004:	1c9a      	adds	r2, r3, #2
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800300e:	b29b      	uxth	r3, r3
 8003010:	3b01      	subs	r3, #1
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003018:	2300      	movs	r3, #0
 800301a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b01      	cmp	r3, #1
 8003028:	d11c      	bne.n	8003064 <HAL_SPI_TransmitReceive+0x1e6>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003030:	b29b      	uxth	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d016      	beq.n	8003064 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68da      	ldr	r2, [r3, #12]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003040:	b292      	uxth	r2, r2
 8003042:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003048:	1c9a      	adds	r2, r3, #2
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003054:	b29b      	uxth	r3, r3
 8003056:	3b01      	subs	r3, #1
 8003058:	b29a      	uxth	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003060:	2301      	movs	r3, #1
 8003062:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003064:	f7fe f934 	bl	80012d0 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	6a3b      	ldr	r3, [r7, #32]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003070:	429a      	cmp	r2, r3
 8003072:	d80d      	bhi.n	8003090 <HAL_SPI_TransmitReceive+0x212>
 8003074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800307a:	d009      	beq.n	8003090 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e111      	b.n	80032b4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003094:	b29b      	uxth	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d19d      	bne.n	8002fd6 <HAL_SPI_TransmitReceive+0x158>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d197      	bne.n	8002fd6 <HAL_SPI_TransmitReceive+0x158>
 80030a6:	e0e5      	b.n	8003274 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d003      	beq.n	80030b8 <HAL_SPI_TransmitReceive+0x23a>
 80030b0:	8afb      	ldrh	r3, [r7, #22]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	f040 80d1 	bne.w	800325a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030bc:	b29b      	uxth	r3, r3
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d912      	bls.n	80030e8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030c6:	881a      	ldrh	r2, [r3, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030d2:	1c9a      	adds	r2, r3, #2
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030dc:	b29b      	uxth	r3, r3
 80030de:	3b02      	subs	r3, #2
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80030e6:	e0b8      	b.n	800325a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	330c      	adds	r3, #12
 80030f2:	7812      	ldrb	r2, [r2, #0]
 80030f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003104:	b29b      	uxth	r3, r3
 8003106:	3b01      	subs	r3, #1
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800310e:	e0a4      	b.n	800325a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b02      	cmp	r3, #2
 800311c:	d134      	bne.n	8003188 <HAL_SPI_TransmitReceive+0x30a>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003122:	b29b      	uxth	r3, r3
 8003124:	2b00      	cmp	r3, #0
 8003126:	d02f      	beq.n	8003188 <HAL_SPI_TransmitReceive+0x30a>
 8003128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312a:	2b01      	cmp	r3, #1
 800312c:	d12c      	bne.n	8003188 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003132:	b29b      	uxth	r3, r3
 8003134:	2b01      	cmp	r3, #1
 8003136:	d912      	bls.n	800315e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800313c:	881a      	ldrh	r2, [r3, #0]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003148:	1c9a      	adds	r2, r3, #2
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b02      	subs	r3, #2
 8003156:	b29a      	uxth	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800315c:	e012      	b.n	8003184 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	330c      	adds	r3, #12
 8003168:	7812      	ldrb	r2, [r2, #0]
 800316a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003170:	1c5a      	adds	r2, r3, #1
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800317a:	b29b      	uxth	r3, r3
 800317c:	3b01      	subs	r3, #1
 800317e:	b29a      	uxth	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003184:	2300      	movs	r3, #0
 8003186:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b01      	cmp	r3, #1
 8003194:	d148      	bne.n	8003228 <HAL_SPI_TransmitReceive+0x3aa>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800319c:	b29b      	uxth	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d042      	beq.n	8003228 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d923      	bls.n	80031f6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68da      	ldr	r2, [r3, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b8:	b292      	uxth	r2, r2
 80031ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c0:	1c9a      	adds	r2, r3, #2
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	3b02      	subs	r3, #2
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031de:	b29b      	uxth	r3, r3
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d81f      	bhi.n	8003224 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80031f2:	605a      	str	r2, [r3, #4]
 80031f4:	e016      	b.n	8003224 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f103 020c 	add.w	r2, r3, #12
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	7812      	ldrb	r2, [r2, #0]
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003218:	b29b      	uxth	r3, r3
 800321a:	3b01      	subs	r3, #1
 800321c:	b29a      	uxth	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003224:	2301      	movs	r3, #1
 8003226:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003228:	f7fe f852 	bl	80012d0 <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	6a3b      	ldr	r3, [r7, #32]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003234:	429a      	cmp	r2, r3
 8003236:	d803      	bhi.n	8003240 <HAL_SPI_TransmitReceive+0x3c2>
 8003238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800323a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800323e:	d102      	bne.n	8003246 <HAL_SPI_TransmitReceive+0x3c8>
 8003240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003242:	2b00      	cmp	r3, #0
 8003244:	d109      	bne.n	800325a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e02c      	b.n	80032b4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800325e:	b29b      	uxth	r3, r3
 8003260:	2b00      	cmp	r3, #0
 8003262:	f47f af55 	bne.w	8003110 <HAL_SPI_TransmitReceive+0x292>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800326c:	b29b      	uxth	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	f47f af4e 	bne.w	8003110 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003274:	6a3a      	ldr	r2, [r7, #32]
 8003276:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 f995 	bl	80035a8 <SPI_EndRxTxTransaction>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d008      	beq.n	8003296 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e00e      	b.n	80032b4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80032b2:	2300      	movs	r3, #0
  }
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3728      	adds	r7, #40	@ 0x28
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b088      	sub	sp, #32
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	603b      	str	r3, [r7, #0]
 80032c8:	4613      	mov	r3, r2
 80032ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80032cc:	f7fe f800 	bl	80012d0 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d4:	1a9b      	subs	r3, r3, r2
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	4413      	add	r3, r2
 80032da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80032dc:	f7fd fff8 	bl	80012d0 <HAL_GetTick>
 80032e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80032e2:	4b39      	ldr	r3, [pc, #228]	@ (80033c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	015b      	lsls	r3, r3, #5
 80032e8:	0d1b      	lsrs	r3, r3, #20
 80032ea:	69fa      	ldr	r2, [r7, #28]
 80032ec:	fb02 f303 	mul.w	r3, r2, r3
 80032f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032f2:	e054      	b.n	800339e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032fa:	d050      	beq.n	800339e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032fc:	f7fd ffe8 	bl	80012d0 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	69fa      	ldr	r2, [r7, #28]
 8003308:	429a      	cmp	r2, r3
 800330a:	d902      	bls.n	8003312 <SPI_WaitFlagStateUntilTimeout+0x56>
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d13d      	bne.n	800338e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003320:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800332a:	d111      	bne.n	8003350 <SPI_WaitFlagStateUntilTimeout+0x94>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003334:	d004      	beq.n	8003340 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800333e:	d107      	bne.n	8003350 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800334e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003354:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003358:	d10f      	bne.n	800337a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003368:	601a      	str	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003378:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e017      	b.n	80033be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	3b01      	subs	r3, #1
 800339c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	4013      	ands	r3, r2
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	bf0c      	ite	eq
 80033ae:	2301      	moveq	r3, #1
 80033b0:	2300      	movne	r3, #0
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	461a      	mov	r2, r3
 80033b6:	79fb      	ldrb	r3, [r7, #7]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d19b      	bne.n	80032f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3720      	adds	r7, #32
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000008 	.word	0x20000008

080033cc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b08a      	sub	sp, #40	@ 0x28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
 80033d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80033da:	2300      	movs	r3, #0
 80033dc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80033de:	f7fd ff77 	bl	80012d0 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e6:	1a9b      	subs	r3, r3, r2
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	4413      	add	r3, r2
 80033ec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80033ee:	f7fd ff6f 	bl	80012d0 <HAL_GetTick>
 80033f2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	330c      	adds	r3, #12
 80033fa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80033fc:	4b3d      	ldr	r3, [pc, #244]	@ (80034f4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4613      	mov	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4413      	add	r3, r2
 8003406:	00da      	lsls	r2, r3, #3
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	0d1b      	lsrs	r3, r3, #20
 800340c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800340e:	fb02 f303 	mul.w	r3, r2, r3
 8003412:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003414:	e060      	b.n	80034d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800341c:	d107      	bne.n	800342e <SPI_WaitFifoStateUntilTimeout+0x62>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d104      	bne.n	800342e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800342c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003434:	d050      	beq.n	80034d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003436:	f7fd ff4b 	bl	80012d0 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	6a3b      	ldr	r3, [r7, #32]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003442:	429a      	cmp	r2, r3
 8003444:	d902      	bls.n	800344c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003448:	2b00      	cmp	r3, #0
 800344a:	d13d      	bne.n	80034c8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800345a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003464:	d111      	bne.n	800348a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800346e:	d004      	beq.n	800347a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003478:	d107      	bne.n	800348a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003488:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003492:	d10f      	bne.n	80034b4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80034c4:	2303      	movs	r3, #3
 80034c6:	e010      	b.n	80034ea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80034ce:	2300      	movs	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	3b01      	subs	r3, #1
 80034d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689a      	ldr	r2, [r3, #8]
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	4013      	ands	r3, r2
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d196      	bne.n	8003416 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3728      	adds	r7, #40	@ 0x28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	20000008 	.word	0x20000008

080034f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af02      	add	r7, sp, #8
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800350c:	d111      	bne.n	8003532 <SPI_EndRxTransaction+0x3a>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003516:	d004      	beq.n	8003522 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003520:	d107      	bne.n	8003532 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003530:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2200      	movs	r2, #0
 800353a:	2180      	movs	r1, #128	@ 0x80
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f7ff febd 	bl	80032bc <SPI_WaitFlagStateUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d007      	beq.n	8003558 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800354c:	f043 0220 	orr.w	r2, r3, #32
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e023      	b.n	80035a0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003560:	d11d      	bne.n	800359e <SPI_EndRxTransaction+0xa6>
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800356a:	d004      	beq.n	8003576 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003574:	d113      	bne.n	800359e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	2200      	movs	r2, #0
 800357e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f7ff ff22 	bl	80033cc <SPI_WaitFifoStateUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d007      	beq.n	800359e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003592:	f043 0220 	orr.w	r2, r3, #32
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e000      	b.n	80035a0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af02      	add	r7, sp, #8
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f7ff ff03 	bl	80033cc <SPI_WaitFifoStateUntilTimeout>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d007      	beq.n	80035dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d0:	f043 0220 	orr.w	r2, r3, #32
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e027      	b.n	800362c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2200      	movs	r2, #0
 80035e4:	2180      	movs	r1, #128	@ 0x80
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f7ff fe68 	bl	80032bc <SPI_WaitFlagStateUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d007      	beq.n	8003602 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f6:	f043 0220 	orr.w	r2, r3, #32
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e014      	b.n	800362c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	2200      	movs	r2, #0
 800360a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f7ff fedc 	bl	80033cc <SPI_WaitFifoStateUntilTimeout>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d007      	beq.n	800362a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800361e:	f043 0220 	orr.w	r2, r3, #32
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e000      	b.n	800362c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e042      	b.n	80036cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800364c:	2b00      	cmp	r3, #0
 800364e:	d106      	bne.n	800365e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7fd fc97 	bl	8000f8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2224      	movs	r2, #36	@ 0x24
 8003662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 0201 	bic.w	r2, r2, #1
 8003674:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800367a:	2b00      	cmp	r3, #0
 800367c:	d002      	beq.n	8003684 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 fb82 	bl	8003d88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 f8b3 	bl	80037f0 <UART_SetConfig>
 800368a:	4603      	mov	r3, r0
 800368c:	2b01      	cmp	r3, #1
 800368e:	d101      	bne.n	8003694 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e01b      	b.n	80036cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f042 0201 	orr.w	r2, r2, #1
 80036c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 fc01 	bl	8003ecc <UART_CheckIdleState>
 80036ca:	4603      	mov	r3, r0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3708      	adds	r7, #8
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b08a      	sub	sp, #40	@ 0x28
 80036d8:	af02      	add	r7, sp, #8
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	603b      	str	r3, [r7, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ea:	2b20      	cmp	r3, #32
 80036ec:	d17b      	bne.n	80037e6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d002      	beq.n	80036fa <HAL_UART_Transmit+0x26>
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e074      	b.n	80037e8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2221      	movs	r2, #33	@ 0x21
 800370a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800370e:	f7fd fddf 	bl	80012d0 <HAL_GetTick>
 8003712:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	88fa      	ldrh	r2, [r7, #6]
 8003718:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	88fa      	ldrh	r2, [r7, #6]
 8003720:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800372c:	d108      	bne.n	8003740 <HAL_UART_Transmit+0x6c>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d104      	bne.n	8003740 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	61bb      	str	r3, [r7, #24]
 800373e:	e003      	b.n	8003748 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003744:	2300      	movs	r3, #0
 8003746:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003748:	e030      	b.n	80037ac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	2200      	movs	r2, #0
 8003752:	2180      	movs	r1, #128	@ 0x80
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 fc63 	bl	8004020 <UART_WaitOnFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d005      	beq.n	800376c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e03d      	b.n	80037e8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10b      	bne.n	800378a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	881b      	ldrh	r3, [r3, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003780:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	3302      	adds	r3, #2
 8003786:	61bb      	str	r3, [r7, #24]
 8003788:	e007      	b.n	800379a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	781a      	ldrb	r2, [r3, #0]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	3301      	adds	r3, #1
 8003798:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1c8      	bne.n	800374a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	2200      	movs	r2, #0
 80037c0:	2140      	movs	r1, #64	@ 0x40
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 fc2c 	bl	8004020 <UART_WaitOnFlagUntilTimeout>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d005      	beq.n	80037da <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e006      	b.n	80037e8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2220      	movs	r2, #32
 80037de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80037e2:	2300      	movs	r3, #0
 80037e4:	e000      	b.n	80037e8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80037e6:	2302      	movs	r3, #2
  }
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3720      	adds	r7, #32
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037f4:	b08c      	sub	sp, #48	@ 0x30
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	431a      	orrs	r2, r3
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	431a      	orrs	r2, r3
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	4313      	orrs	r3, r2
 8003816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	4bab      	ldr	r3, [pc, #684]	@ (8003acc <UART_SetConfig+0x2dc>)
 8003820:	4013      	ands	r3, r2
 8003822:	697a      	ldr	r2, [r7, #20]
 8003824:	6812      	ldr	r2, [r2, #0]
 8003826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003828:	430b      	orrs	r3, r1
 800382a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4aa0      	ldr	r2, [pc, #640]	@ (8003ad0 <UART_SetConfig+0x2e0>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d004      	beq.n	800385c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003858:	4313      	orrs	r3, r2
 800385a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003866:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800386a:	697a      	ldr	r2, [r7, #20]
 800386c:	6812      	ldr	r2, [r2, #0]
 800386e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003870:	430b      	orrs	r3, r1
 8003872:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387a:	f023 010f 	bic.w	r1, r3, #15
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a91      	ldr	r2, [pc, #580]	@ (8003ad4 <UART_SetConfig+0x2e4>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d125      	bne.n	80038e0 <UART_SetConfig+0xf0>
 8003894:	4b90      	ldr	r3, [pc, #576]	@ (8003ad8 <UART_SetConfig+0x2e8>)
 8003896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389a:	f003 0303 	and.w	r3, r3, #3
 800389e:	2b03      	cmp	r3, #3
 80038a0:	d81a      	bhi.n	80038d8 <UART_SetConfig+0xe8>
 80038a2:	a201      	add	r2, pc, #4	@ (adr r2, 80038a8 <UART_SetConfig+0xb8>)
 80038a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a8:	080038b9 	.word	0x080038b9
 80038ac:	080038c9 	.word	0x080038c9
 80038b0:	080038c1 	.word	0x080038c1
 80038b4:	080038d1 	.word	0x080038d1
 80038b8:	2301      	movs	r3, #1
 80038ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038be:	e0d6      	b.n	8003a6e <UART_SetConfig+0x27e>
 80038c0:	2302      	movs	r3, #2
 80038c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038c6:	e0d2      	b.n	8003a6e <UART_SetConfig+0x27e>
 80038c8:	2304      	movs	r3, #4
 80038ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038ce:	e0ce      	b.n	8003a6e <UART_SetConfig+0x27e>
 80038d0:	2308      	movs	r3, #8
 80038d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038d6:	e0ca      	b.n	8003a6e <UART_SetConfig+0x27e>
 80038d8:	2310      	movs	r3, #16
 80038da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80038de:	e0c6      	b.n	8003a6e <UART_SetConfig+0x27e>
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a7d      	ldr	r2, [pc, #500]	@ (8003adc <UART_SetConfig+0x2ec>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d138      	bne.n	800395c <UART_SetConfig+0x16c>
 80038ea:	4b7b      	ldr	r3, [pc, #492]	@ (8003ad8 <UART_SetConfig+0x2e8>)
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f0:	f003 030c 	and.w	r3, r3, #12
 80038f4:	2b0c      	cmp	r3, #12
 80038f6:	d82d      	bhi.n	8003954 <UART_SetConfig+0x164>
 80038f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003900 <UART_SetConfig+0x110>)
 80038fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fe:	bf00      	nop
 8003900:	08003935 	.word	0x08003935
 8003904:	08003955 	.word	0x08003955
 8003908:	08003955 	.word	0x08003955
 800390c:	08003955 	.word	0x08003955
 8003910:	08003945 	.word	0x08003945
 8003914:	08003955 	.word	0x08003955
 8003918:	08003955 	.word	0x08003955
 800391c:	08003955 	.word	0x08003955
 8003920:	0800393d 	.word	0x0800393d
 8003924:	08003955 	.word	0x08003955
 8003928:	08003955 	.word	0x08003955
 800392c:	08003955 	.word	0x08003955
 8003930:	0800394d 	.word	0x0800394d
 8003934:	2300      	movs	r3, #0
 8003936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800393a:	e098      	b.n	8003a6e <UART_SetConfig+0x27e>
 800393c:	2302      	movs	r3, #2
 800393e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003942:	e094      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003944:	2304      	movs	r3, #4
 8003946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800394a:	e090      	b.n	8003a6e <UART_SetConfig+0x27e>
 800394c:	2308      	movs	r3, #8
 800394e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003952:	e08c      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003954:	2310      	movs	r3, #16
 8003956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800395a:	e088      	b.n	8003a6e <UART_SetConfig+0x27e>
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a5f      	ldr	r2, [pc, #380]	@ (8003ae0 <UART_SetConfig+0x2f0>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d125      	bne.n	80039b2 <UART_SetConfig+0x1c2>
 8003966:	4b5c      	ldr	r3, [pc, #368]	@ (8003ad8 <UART_SetConfig+0x2e8>)
 8003968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003970:	2b30      	cmp	r3, #48	@ 0x30
 8003972:	d016      	beq.n	80039a2 <UART_SetConfig+0x1b2>
 8003974:	2b30      	cmp	r3, #48	@ 0x30
 8003976:	d818      	bhi.n	80039aa <UART_SetConfig+0x1ba>
 8003978:	2b20      	cmp	r3, #32
 800397a:	d00a      	beq.n	8003992 <UART_SetConfig+0x1a2>
 800397c:	2b20      	cmp	r3, #32
 800397e:	d814      	bhi.n	80039aa <UART_SetConfig+0x1ba>
 8003980:	2b00      	cmp	r3, #0
 8003982:	d002      	beq.n	800398a <UART_SetConfig+0x19a>
 8003984:	2b10      	cmp	r3, #16
 8003986:	d008      	beq.n	800399a <UART_SetConfig+0x1aa>
 8003988:	e00f      	b.n	80039aa <UART_SetConfig+0x1ba>
 800398a:	2300      	movs	r3, #0
 800398c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003990:	e06d      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003992:	2302      	movs	r3, #2
 8003994:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003998:	e069      	b.n	8003a6e <UART_SetConfig+0x27e>
 800399a:	2304      	movs	r3, #4
 800399c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039a0:	e065      	b.n	8003a6e <UART_SetConfig+0x27e>
 80039a2:	2308      	movs	r3, #8
 80039a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039a8:	e061      	b.n	8003a6e <UART_SetConfig+0x27e>
 80039aa:	2310      	movs	r3, #16
 80039ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039b0:	e05d      	b.n	8003a6e <UART_SetConfig+0x27e>
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a4b      	ldr	r2, [pc, #300]	@ (8003ae4 <UART_SetConfig+0x2f4>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d125      	bne.n	8003a08 <UART_SetConfig+0x218>
 80039bc:	4b46      	ldr	r3, [pc, #280]	@ (8003ad8 <UART_SetConfig+0x2e8>)
 80039be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80039c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80039c8:	d016      	beq.n	80039f8 <UART_SetConfig+0x208>
 80039ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80039cc:	d818      	bhi.n	8003a00 <UART_SetConfig+0x210>
 80039ce:	2b80      	cmp	r3, #128	@ 0x80
 80039d0:	d00a      	beq.n	80039e8 <UART_SetConfig+0x1f8>
 80039d2:	2b80      	cmp	r3, #128	@ 0x80
 80039d4:	d814      	bhi.n	8003a00 <UART_SetConfig+0x210>
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d002      	beq.n	80039e0 <UART_SetConfig+0x1f0>
 80039da:	2b40      	cmp	r3, #64	@ 0x40
 80039dc:	d008      	beq.n	80039f0 <UART_SetConfig+0x200>
 80039de:	e00f      	b.n	8003a00 <UART_SetConfig+0x210>
 80039e0:	2300      	movs	r3, #0
 80039e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039e6:	e042      	b.n	8003a6e <UART_SetConfig+0x27e>
 80039e8:	2302      	movs	r3, #2
 80039ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039ee:	e03e      	b.n	8003a6e <UART_SetConfig+0x27e>
 80039f0:	2304      	movs	r3, #4
 80039f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039f6:	e03a      	b.n	8003a6e <UART_SetConfig+0x27e>
 80039f8:	2308      	movs	r3, #8
 80039fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80039fe:	e036      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003a00:	2310      	movs	r3, #16
 8003a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a06:	e032      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a30      	ldr	r2, [pc, #192]	@ (8003ad0 <UART_SetConfig+0x2e0>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d12a      	bne.n	8003a68 <UART_SetConfig+0x278>
 8003a12:	4b31      	ldr	r3, [pc, #196]	@ (8003ad8 <UART_SetConfig+0x2e8>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a1c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a20:	d01a      	beq.n	8003a58 <UART_SetConfig+0x268>
 8003a22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a26:	d81b      	bhi.n	8003a60 <UART_SetConfig+0x270>
 8003a28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a2c:	d00c      	beq.n	8003a48 <UART_SetConfig+0x258>
 8003a2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a32:	d815      	bhi.n	8003a60 <UART_SetConfig+0x270>
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <UART_SetConfig+0x250>
 8003a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a3c:	d008      	beq.n	8003a50 <UART_SetConfig+0x260>
 8003a3e:	e00f      	b.n	8003a60 <UART_SetConfig+0x270>
 8003a40:	2300      	movs	r3, #0
 8003a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a46:	e012      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003a48:	2302      	movs	r3, #2
 8003a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a4e:	e00e      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003a50:	2304      	movs	r3, #4
 8003a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a56:	e00a      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003a58:	2308      	movs	r3, #8
 8003a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a5e:	e006      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003a60:	2310      	movs	r3, #16
 8003a62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a66:	e002      	b.n	8003a6e <UART_SetConfig+0x27e>
 8003a68:	2310      	movs	r3, #16
 8003a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a17      	ldr	r2, [pc, #92]	@ (8003ad0 <UART_SetConfig+0x2e0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	f040 80a8 	bne.w	8003bca <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003a7a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a7e:	2b08      	cmp	r3, #8
 8003a80:	d834      	bhi.n	8003aec <UART_SetConfig+0x2fc>
 8003a82:	a201      	add	r2, pc, #4	@ (adr r2, 8003a88 <UART_SetConfig+0x298>)
 8003a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a88:	08003aad 	.word	0x08003aad
 8003a8c:	08003aed 	.word	0x08003aed
 8003a90:	08003ab5 	.word	0x08003ab5
 8003a94:	08003aed 	.word	0x08003aed
 8003a98:	08003abb 	.word	0x08003abb
 8003a9c:	08003aed 	.word	0x08003aed
 8003aa0:	08003aed 	.word	0x08003aed
 8003aa4:	08003aed 	.word	0x08003aed
 8003aa8:	08003ac3 	.word	0x08003ac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003aac:	f7fe fc2c 	bl	8002308 <HAL_RCC_GetPCLK1Freq>
 8003ab0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ab2:	e021      	b.n	8003af8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae8 <UART_SetConfig+0x2f8>)
 8003ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ab8:	e01e      	b.n	8003af8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003aba:	f7fe fbb7 	bl	800222c <HAL_RCC_GetSysClockFreq>
 8003abe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ac0:	e01a      	b.n	8003af8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ac6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ac8:	e016      	b.n	8003af8 <UART_SetConfig+0x308>
 8003aca:	bf00      	nop
 8003acc:	cfff69f3 	.word	0xcfff69f3
 8003ad0:	40008000 	.word	0x40008000
 8003ad4:	40013800 	.word	0x40013800
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	40004400 	.word	0x40004400
 8003ae0:	40004800 	.word	0x40004800
 8003ae4:	40004c00 	.word	0x40004c00
 8003ae8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003af6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f000 812a 	beq.w	8003d54 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b04:	4a9e      	ldr	r2, [pc, #632]	@ (8003d80 <UART_SetConfig+0x590>)
 8003b06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	005b      	lsls	r3, r3, #1
 8003b1c:	4413      	add	r3, r2
 8003b1e:	69ba      	ldr	r2, [r7, #24]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d305      	bcc.n	8003b30 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d903      	bls.n	8003b38 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003b36:	e10d      	b.n	8003d54 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	60bb      	str	r3, [r7, #8]
 8003b3e:	60fa      	str	r2, [r7, #12]
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b44:	4a8e      	ldr	r2, [pc, #568]	@ (8003d80 <UART_SetConfig+0x590>)
 8003b46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	607a      	str	r2, [r7, #4]
 8003b52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003b5a:	f7fc fbb9 	bl	80002d0 <__aeabi_uldivmod>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	460b      	mov	r3, r1
 8003b62:	4610      	mov	r0, r2
 8003b64:	4619      	mov	r1, r3
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	f04f 0300 	mov.w	r3, #0
 8003b6e:	020b      	lsls	r3, r1, #8
 8003b70:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003b74:	0202      	lsls	r2, r0, #8
 8003b76:	6979      	ldr	r1, [r7, #20]
 8003b78:	6849      	ldr	r1, [r1, #4]
 8003b7a:	0849      	lsrs	r1, r1, #1
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	460c      	mov	r4, r1
 8003b80:	4605      	mov	r5, r0
 8003b82:	eb12 0804 	adds.w	r8, r2, r4
 8003b86:	eb43 0905 	adc.w	r9, r3, r5
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	469a      	mov	sl, r3
 8003b92:	4693      	mov	fp, r2
 8003b94:	4652      	mov	r2, sl
 8003b96:	465b      	mov	r3, fp
 8003b98:	4640      	mov	r0, r8
 8003b9a:	4649      	mov	r1, r9
 8003b9c:	f7fc fb98 	bl	80002d0 <__aeabi_uldivmod>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bae:	d308      	bcc.n	8003bc2 <UART_SetConfig+0x3d2>
 8003bb0:	6a3b      	ldr	r3, [r7, #32]
 8003bb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bb6:	d204      	bcs.n	8003bc2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6a3a      	ldr	r2, [r7, #32]
 8003bbe:	60da      	str	r2, [r3, #12]
 8003bc0:	e0c8      	b.n	8003d54 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003bc8:	e0c4      	b.n	8003d54 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	69db      	ldr	r3, [r3, #28]
 8003bce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bd2:	d167      	bne.n	8003ca4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003bd4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d828      	bhi.n	8003c2e <UART_SetConfig+0x43e>
 8003bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8003be4 <UART_SetConfig+0x3f4>)
 8003bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be2:	bf00      	nop
 8003be4:	08003c09 	.word	0x08003c09
 8003be8:	08003c11 	.word	0x08003c11
 8003bec:	08003c19 	.word	0x08003c19
 8003bf0:	08003c2f 	.word	0x08003c2f
 8003bf4:	08003c1f 	.word	0x08003c1f
 8003bf8:	08003c2f 	.word	0x08003c2f
 8003bfc:	08003c2f 	.word	0x08003c2f
 8003c00:	08003c2f 	.word	0x08003c2f
 8003c04:	08003c27 	.word	0x08003c27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c08:	f7fe fb7e 	bl	8002308 <HAL_RCC_GetPCLK1Freq>
 8003c0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c0e:	e014      	b.n	8003c3a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c10:	f7fe fb90 	bl	8002334 <HAL_RCC_GetPCLK2Freq>
 8003c14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c16:	e010      	b.n	8003c3a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c18:	4b5a      	ldr	r3, [pc, #360]	@ (8003d84 <UART_SetConfig+0x594>)
 8003c1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c1c:	e00d      	b.n	8003c3a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c1e:	f7fe fb05 	bl	800222c <HAL_RCC_GetSysClockFreq>
 8003c22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c24:	e009      	b.n	8003c3a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c2c:	e005      	b.n	8003c3a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003c38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 8089 	beq.w	8003d54 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c46:	4a4e      	ldr	r2, [pc, #312]	@ (8003d80 <UART_SetConfig+0x590>)
 8003c48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c50:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c54:	005a      	lsls	r2, r3, #1
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	085b      	lsrs	r3, r3, #1
 8003c5c:	441a      	add	r2, r3
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c68:	6a3b      	ldr	r3, [r7, #32]
 8003c6a:	2b0f      	cmp	r3, #15
 8003c6c:	d916      	bls.n	8003c9c <UART_SetConfig+0x4ac>
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c74:	d212      	bcs.n	8003c9c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	f023 030f 	bic.w	r3, r3, #15
 8003c7e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c80:	6a3b      	ldr	r3, [r7, #32]
 8003c82:	085b      	lsrs	r3, r3, #1
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	8bfb      	ldrh	r3, [r7, #30]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	8bfa      	ldrh	r2, [r7, #30]
 8003c98:	60da      	str	r2, [r3, #12]
 8003c9a:	e05b      	b.n	8003d54 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003ca2:	e057      	b.n	8003d54 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ca4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	d828      	bhi.n	8003cfe <UART_SetConfig+0x50e>
 8003cac:	a201      	add	r2, pc, #4	@ (adr r2, 8003cb4 <UART_SetConfig+0x4c4>)
 8003cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb2:	bf00      	nop
 8003cb4:	08003cd9 	.word	0x08003cd9
 8003cb8:	08003ce1 	.word	0x08003ce1
 8003cbc:	08003ce9 	.word	0x08003ce9
 8003cc0:	08003cff 	.word	0x08003cff
 8003cc4:	08003cef 	.word	0x08003cef
 8003cc8:	08003cff 	.word	0x08003cff
 8003ccc:	08003cff 	.word	0x08003cff
 8003cd0:	08003cff 	.word	0x08003cff
 8003cd4:	08003cf7 	.word	0x08003cf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cd8:	f7fe fb16 	bl	8002308 <HAL_RCC_GetPCLK1Freq>
 8003cdc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003cde:	e014      	b.n	8003d0a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ce0:	f7fe fb28 	bl	8002334 <HAL_RCC_GetPCLK2Freq>
 8003ce4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ce6:	e010      	b.n	8003d0a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ce8:	4b26      	ldr	r3, [pc, #152]	@ (8003d84 <UART_SetConfig+0x594>)
 8003cea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003cec:	e00d      	b.n	8003d0a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cee:	f7fe fa9d 	bl	800222c <HAL_RCC_GetSysClockFreq>
 8003cf2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003cf4:	e009      	b.n	8003d0a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cfa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003cfc:	e005      	b.n	8003d0a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003d08:	bf00      	nop
    }

    if (pclk != 0U)
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d021      	beq.n	8003d54 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	4a1a      	ldr	r2, [pc, #104]	@ (8003d80 <UART_SetConfig+0x590>)
 8003d16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	085b      	lsrs	r3, r3, #1
 8003d28:	441a      	add	r2, r3
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d32:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d34:	6a3b      	ldr	r3, [r7, #32]
 8003d36:	2b0f      	cmp	r3, #15
 8003d38:	d909      	bls.n	8003d4e <UART_SetConfig+0x55e>
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d40:	d205      	bcs.n	8003d4e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d42:	6a3b      	ldr	r3, [r7, #32]
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	60da      	str	r2, [r3, #12]
 8003d4c:	e002      	b.n	8003d54 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	2200      	movs	r2, #0
 8003d68:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003d70:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3730      	adds	r7, #48	@ 0x30
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d7e:	bf00      	nop
 8003d80:	08004dd8 	.word	0x08004dd8
 8003d84:	00f42400 	.word	0x00f42400

08003d88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d94:	f003 0308 	and.w	r3, r3, #8
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00a      	beq.n	8003db2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00a      	beq.n	8003dd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00a      	beq.n	8003df6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfa:	f003 0304 	and.w	r3, r3, #4
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1c:	f003 0310 	and.w	r3, r3, #16
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00a      	beq.n	8003e3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e3e:	f003 0320 	and.w	r3, r3, #32
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00a      	beq.n	8003e5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d01a      	beq.n	8003e9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e86:	d10a      	bne.n	8003e9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	605a      	str	r2, [r3, #4]
  }
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b098      	sub	sp, #96	@ 0x60
 8003ed0:	af02      	add	r7, sp, #8
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003edc:	f7fd f9f8 	bl	80012d0 <HAL_GetTick>
 8003ee0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0308 	and.w	r3, r3, #8
 8003eec:	2b08      	cmp	r3, #8
 8003eee:	d12f      	bne.n	8003f50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ef0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 f88e 	bl	8004020 <UART_WaitOnFlagUntilTimeout>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d022      	beq.n	8003f50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f12:	e853 3f00 	ldrex	r3, [r3]
 8003f16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	461a      	mov	r2, r3
 8003f26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f28:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f2a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f30:	e841 2300 	strex	r3, r2, [r1]
 8003f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1e6      	bne.n	8003f0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e063      	b.n	8004018 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0304 	and.w	r3, r3, #4
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	d149      	bne.n	8003ff2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f5e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003f62:	9300      	str	r3, [sp, #0]
 8003f64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f66:	2200      	movs	r2, #0
 8003f68:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f000 f857 	bl	8004020 <UART_WaitOnFlagUntilTimeout>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d03c      	beq.n	8003ff2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f80:	e853 3f00 	ldrex	r3, [r3]
 8003f84:	623b      	str	r3, [r7, #32]
   return(result);
 8003f86:	6a3b      	ldr	r3, [r7, #32]
 8003f88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	461a      	mov	r2, r3
 8003f94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f96:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f9e:	e841 2300 	strex	r3, r2, [r1]
 8003fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1e6      	bne.n	8003f78 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	3308      	adds	r3, #8
 8003fb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	e853 3f00 	ldrex	r3, [r3]
 8003fb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f023 0301 	bic.w	r3, r3, #1
 8003fc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	3308      	adds	r3, #8
 8003fc8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fca:	61fa      	str	r2, [r7, #28]
 8003fcc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fce:	69b9      	ldr	r1, [r7, #24]
 8003fd0:	69fa      	ldr	r2, [r7, #28]
 8003fd2:	e841 2300 	strex	r3, r2, [r1]
 8003fd6:	617b      	str	r3, [r7, #20]
   return(result);
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1e5      	bne.n	8003faa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e012      	b.n	8004018 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2220      	movs	r2, #32
 8003ff6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3758      	adds	r7, #88	@ 0x58
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	603b      	str	r3, [r7, #0]
 800402c:	4613      	mov	r3, r2
 800402e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004030:	e04f      	b.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004038:	d04b      	beq.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800403a:	f7fd f949 	bl	80012d0 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	429a      	cmp	r2, r3
 8004048:	d302      	bcc.n	8004050 <UART_WaitOnFlagUntilTimeout+0x30>
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e04e      	b.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0304 	and.w	r3, r3, #4
 800405e:	2b00      	cmp	r3, #0
 8004060:	d037      	beq.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b80      	cmp	r3, #128	@ 0x80
 8004066:	d034      	beq.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b40      	cmp	r3, #64	@ 0x40
 800406c:	d031      	beq.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	f003 0308 	and.w	r3, r3, #8
 8004078:	2b08      	cmp	r3, #8
 800407a:	d110      	bne.n	800409e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2208      	movs	r2, #8
 8004082:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 f838 	bl	80040fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2208      	movs	r2, #8
 800408e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e029      	b.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	69db      	ldr	r3, [r3, #28]
 80040a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040ac:	d111      	bne.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80040b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 f81e 	bl	80040fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e00f      	b.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	69da      	ldr	r2, [r3, #28]
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	4013      	ands	r3, r2
 80040dc:	68ba      	ldr	r2, [r7, #8]
 80040de:	429a      	cmp	r2, r3
 80040e0:	bf0c      	ite	eq
 80040e2:	2301      	moveq	r3, #1
 80040e4:	2300      	movne	r3, #0
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	461a      	mov	r2, r3
 80040ea:	79fb      	ldrb	r3, [r7, #7]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d0a0      	beq.n	8004032 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040fa:	b480      	push	{r7}
 80040fc:	b095      	sub	sp, #84	@ 0x54
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800410a:	e853 3f00 	ldrex	r3, [r3]
 800410e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004112:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	461a      	mov	r2, r3
 800411e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004120:	643b      	str	r3, [r7, #64]	@ 0x40
 8004122:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004124:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004126:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004128:	e841 2300 	strex	r3, r2, [r1]
 800412c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800412e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1e6      	bne.n	8004102 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	3308      	adds	r3, #8
 800413a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413c:	6a3b      	ldr	r3, [r7, #32]
 800413e:	e853 3f00 	ldrex	r3, [r3]
 8004142:	61fb      	str	r3, [r7, #28]
   return(result);
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800414a:	f023 0301 	bic.w	r3, r3, #1
 800414e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3308      	adds	r3, #8
 8004156:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004158:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800415a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800415e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004160:	e841 2300 	strex	r3, r2, [r1]
 8004164:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1e3      	bne.n	8004134 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004170:	2b01      	cmp	r3, #1
 8004172:	d118      	bne.n	80041a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	e853 3f00 	ldrex	r3, [r3]
 8004180:	60bb      	str	r3, [r7, #8]
   return(result);
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	f023 0310 	bic.w	r3, r3, #16
 8004188:	647b      	str	r3, [r7, #68]	@ 0x44
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	461a      	mov	r2, r3
 8004190:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004192:	61bb      	str	r3, [r7, #24]
 8004194:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004196:	6979      	ldr	r1, [r7, #20]
 8004198:	69ba      	ldr	r2, [r7, #24]
 800419a:	e841 2300 	strex	r3, r2, [r1]
 800419e:	613b      	str	r3, [r7, #16]
   return(result);
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1e6      	bne.n	8004174 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2220      	movs	r2, #32
 80041aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80041ba:	bf00      	nop
 80041bc:	3754      	adds	r7, #84	@ 0x54
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80041c6:	b480      	push	{r7}
 80041c8:	b085      	sub	sp, #20
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d101      	bne.n	80041dc <HAL_UARTEx_DisableFifoMode+0x16>
 80041d8:	2302      	movs	r3, #2
 80041da:	e027      	b.n	800422c <HAL_UARTEx_DisableFifoMode+0x66>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2224      	movs	r2, #36	@ 0x24
 80041e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f022 0201 	bic.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800420a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2220      	movs	r2, #32
 800421e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3714      	adds	r7, #20
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800424c:	2302      	movs	r3, #2
 800424e:	e02d      	b.n	80042ac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2224      	movs	r2, #36	@ 0x24
 800425c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 0201 	bic.w	r2, r2, #1
 8004276:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	430a      	orrs	r2, r1
 800428a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 f84f 	bl	8004330 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2220      	movs	r2, #32
 800429e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d101      	bne.n	80042cc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80042c8:	2302      	movs	r3, #2
 80042ca:	e02d      	b.n	8004328 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2224      	movs	r2, #36	@ 0x24
 80042d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0201 	bic.w	r2, r2, #1
 80042f2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f811 	bl	8004330 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2220      	movs	r2, #32
 800431a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800433c:	2b00      	cmp	r3, #0
 800433e:	d108      	bne.n	8004352 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004350:	e031      	b.n	80043b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004352:	2308      	movs	r3, #8
 8004354:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004356:	2308      	movs	r3, #8
 8004358:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	0e5b      	lsrs	r3, r3, #25
 8004362:	b2db      	uxtb	r3, r3
 8004364:	f003 0307 	and.w	r3, r3, #7
 8004368:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	0f5b      	lsrs	r3, r3, #29
 8004372:	b2db      	uxtb	r3, r3
 8004374:	f003 0307 	and.w	r3, r3, #7
 8004378:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800437a:	7bbb      	ldrb	r3, [r7, #14]
 800437c:	7b3a      	ldrb	r2, [r7, #12]
 800437e:	4911      	ldr	r1, [pc, #68]	@ (80043c4 <UARTEx_SetNbDataToProcess+0x94>)
 8004380:	5c8a      	ldrb	r2, [r1, r2]
 8004382:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004386:	7b3a      	ldrb	r2, [r7, #12]
 8004388:	490f      	ldr	r1, [pc, #60]	@ (80043c8 <UARTEx_SetNbDataToProcess+0x98>)
 800438a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800438c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004390:	b29a      	uxth	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004398:	7bfb      	ldrb	r3, [r7, #15]
 800439a:	7b7a      	ldrb	r2, [r7, #13]
 800439c:	4909      	ldr	r1, [pc, #36]	@ (80043c4 <UARTEx_SetNbDataToProcess+0x94>)
 800439e:	5c8a      	ldrb	r2, [r1, r2]
 80043a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80043a4:	7b7a      	ldrb	r2, [r7, #13]
 80043a6:	4908      	ldr	r1, [pc, #32]	@ (80043c8 <UARTEx_SetNbDataToProcess+0x98>)
 80043a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80043aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80043b6:	bf00      	nop
 80043b8:	3714      	adds	r7, #20
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	08004df0 	.word	0x08004df0
 80043c8:	08004df8 	.word	0x08004df8

080043cc <siprintf>:
 80043cc:	b40e      	push	{r1, r2, r3}
 80043ce:	b500      	push	{lr}
 80043d0:	b09c      	sub	sp, #112	@ 0x70
 80043d2:	ab1d      	add	r3, sp, #116	@ 0x74
 80043d4:	9002      	str	r0, [sp, #8]
 80043d6:	9006      	str	r0, [sp, #24]
 80043d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80043dc:	4809      	ldr	r0, [pc, #36]	@ (8004404 <siprintf+0x38>)
 80043de:	9107      	str	r1, [sp, #28]
 80043e0:	9104      	str	r1, [sp, #16]
 80043e2:	4909      	ldr	r1, [pc, #36]	@ (8004408 <siprintf+0x3c>)
 80043e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80043e8:	9105      	str	r1, [sp, #20]
 80043ea:	6800      	ldr	r0, [r0, #0]
 80043ec:	9301      	str	r3, [sp, #4]
 80043ee:	a902      	add	r1, sp, #8
 80043f0:	f000 f994 	bl	800471c <_svfiprintf_r>
 80043f4:	9b02      	ldr	r3, [sp, #8]
 80043f6:	2200      	movs	r2, #0
 80043f8:	701a      	strb	r2, [r3, #0]
 80043fa:	b01c      	add	sp, #112	@ 0x70
 80043fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004400:	b003      	add	sp, #12
 8004402:	4770      	bx	lr
 8004404:	20000014 	.word	0x20000014
 8004408:	ffff0208 	.word	0xffff0208

0800440c <memset>:
 800440c:	4402      	add	r2, r0
 800440e:	4603      	mov	r3, r0
 8004410:	4293      	cmp	r3, r2
 8004412:	d100      	bne.n	8004416 <memset+0xa>
 8004414:	4770      	bx	lr
 8004416:	f803 1b01 	strb.w	r1, [r3], #1
 800441a:	e7f9      	b.n	8004410 <memset+0x4>

0800441c <__errno>:
 800441c:	4b01      	ldr	r3, [pc, #4]	@ (8004424 <__errno+0x8>)
 800441e:	6818      	ldr	r0, [r3, #0]
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	20000014 	.word	0x20000014

08004428 <__libc_init_array>:
 8004428:	b570      	push	{r4, r5, r6, lr}
 800442a:	4d0d      	ldr	r5, [pc, #52]	@ (8004460 <__libc_init_array+0x38>)
 800442c:	4c0d      	ldr	r4, [pc, #52]	@ (8004464 <__libc_init_array+0x3c>)
 800442e:	1b64      	subs	r4, r4, r5
 8004430:	10a4      	asrs	r4, r4, #2
 8004432:	2600      	movs	r6, #0
 8004434:	42a6      	cmp	r6, r4
 8004436:	d109      	bne.n	800444c <__libc_init_array+0x24>
 8004438:	4d0b      	ldr	r5, [pc, #44]	@ (8004468 <__libc_init_array+0x40>)
 800443a:	4c0c      	ldr	r4, [pc, #48]	@ (800446c <__libc_init_array+0x44>)
 800443c:	f000 fc66 	bl	8004d0c <_init>
 8004440:	1b64      	subs	r4, r4, r5
 8004442:	10a4      	asrs	r4, r4, #2
 8004444:	2600      	movs	r6, #0
 8004446:	42a6      	cmp	r6, r4
 8004448:	d105      	bne.n	8004456 <__libc_init_array+0x2e>
 800444a:	bd70      	pop	{r4, r5, r6, pc}
 800444c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004450:	4798      	blx	r3
 8004452:	3601      	adds	r6, #1
 8004454:	e7ee      	b.n	8004434 <__libc_init_array+0xc>
 8004456:	f855 3b04 	ldr.w	r3, [r5], #4
 800445a:	4798      	blx	r3
 800445c:	3601      	adds	r6, #1
 800445e:	e7f2      	b.n	8004446 <__libc_init_array+0x1e>
 8004460:	08004e3c 	.word	0x08004e3c
 8004464:	08004e3c 	.word	0x08004e3c
 8004468:	08004e3c 	.word	0x08004e3c
 800446c:	08004e40 	.word	0x08004e40

08004470 <__retarget_lock_acquire_recursive>:
 8004470:	4770      	bx	lr

08004472 <__retarget_lock_release_recursive>:
 8004472:	4770      	bx	lr

08004474 <_free_r>:
 8004474:	b538      	push	{r3, r4, r5, lr}
 8004476:	4605      	mov	r5, r0
 8004478:	2900      	cmp	r1, #0
 800447a:	d041      	beq.n	8004500 <_free_r+0x8c>
 800447c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004480:	1f0c      	subs	r4, r1, #4
 8004482:	2b00      	cmp	r3, #0
 8004484:	bfb8      	it	lt
 8004486:	18e4      	addlt	r4, r4, r3
 8004488:	f000 f8e0 	bl	800464c <__malloc_lock>
 800448c:	4a1d      	ldr	r2, [pc, #116]	@ (8004504 <_free_r+0x90>)
 800448e:	6813      	ldr	r3, [r2, #0]
 8004490:	b933      	cbnz	r3, 80044a0 <_free_r+0x2c>
 8004492:	6063      	str	r3, [r4, #4]
 8004494:	6014      	str	r4, [r2, #0]
 8004496:	4628      	mov	r0, r5
 8004498:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800449c:	f000 b8dc 	b.w	8004658 <__malloc_unlock>
 80044a0:	42a3      	cmp	r3, r4
 80044a2:	d908      	bls.n	80044b6 <_free_r+0x42>
 80044a4:	6820      	ldr	r0, [r4, #0]
 80044a6:	1821      	adds	r1, r4, r0
 80044a8:	428b      	cmp	r3, r1
 80044aa:	bf01      	itttt	eq
 80044ac:	6819      	ldreq	r1, [r3, #0]
 80044ae:	685b      	ldreq	r3, [r3, #4]
 80044b0:	1809      	addeq	r1, r1, r0
 80044b2:	6021      	streq	r1, [r4, #0]
 80044b4:	e7ed      	b.n	8004492 <_free_r+0x1e>
 80044b6:	461a      	mov	r2, r3
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	b10b      	cbz	r3, 80044c0 <_free_r+0x4c>
 80044bc:	42a3      	cmp	r3, r4
 80044be:	d9fa      	bls.n	80044b6 <_free_r+0x42>
 80044c0:	6811      	ldr	r1, [r2, #0]
 80044c2:	1850      	adds	r0, r2, r1
 80044c4:	42a0      	cmp	r0, r4
 80044c6:	d10b      	bne.n	80044e0 <_free_r+0x6c>
 80044c8:	6820      	ldr	r0, [r4, #0]
 80044ca:	4401      	add	r1, r0
 80044cc:	1850      	adds	r0, r2, r1
 80044ce:	4283      	cmp	r3, r0
 80044d0:	6011      	str	r1, [r2, #0]
 80044d2:	d1e0      	bne.n	8004496 <_free_r+0x22>
 80044d4:	6818      	ldr	r0, [r3, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	6053      	str	r3, [r2, #4]
 80044da:	4408      	add	r0, r1
 80044dc:	6010      	str	r0, [r2, #0]
 80044de:	e7da      	b.n	8004496 <_free_r+0x22>
 80044e0:	d902      	bls.n	80044e8 <_free_r+0x74>
 80044e2:	230c      	movs	r3, #12
 80044e4:	602b      	str	r3, [r5, #0]
 80044e6:	e7d6      	b.n	8004496 <_free_r+0x22>
 80044e8:	6820      	ldr	r0, [r4, #0]
 80044ea:	1821      	adds	r1, r4, r0
 80044ec:	428b      	cmp	r3, r1
 80044ee:	bf04      	itt	eq
 80044f0:	6819      	ldreq	r1, [r3, #0]
 80044f2:	685b      	ldreq	r3, [r3, #4]
 80044f4:	6063      	str	r3, [r4, #4]
 80044f6:	bf04      	itt	eq
 80044f8:	1809      	addeq	r1, r1, r0
 80044fa:	6021      	streq	r1, [r4, #0]
 80044fc:	6054      	str	r4, [r2, #4]
 80044fe:	e7ca      	b.n	8004496 <_free_r+0x22>
 8004500:	bd38      	pop	{r3, r4, r5, pc}
 8004502:	bf00      	nop
 8004504:	20000348 	.word	0x20000348

08004508 <sbrk_aligned>:
 8004508:	b570      	push	{r4, r5, r6, lr}
 800450a:	4e0f      	ldr	r6, [pc, #60]	@ (8004548 <sbrk_aligned+0x40>)
 800450c:	460c      	mov	r4, r1
 800450e:	6831      	ldr	r1, [r6, #0]
 8004510:	4605      	mov	r5, r0
 8004512:	b911      	cbnz	r1, 800451a <sbrk_aligned+0x12>
 8004514:	f000 fba6 	bl	8004c64 <_sbrk_r>
 8004518:	6030      	str	r0, [r6, #0]
 800451a:	4621      	mov	r1, r4
 800451c:	4628      	mov	r0, r5
 800451e:	f000 fba1 	bl	8004c64 <_sbrk_r>
 8004522:	1c43      	adds	r3, r0, #1
 8004524:	d103      	bne.n	800452e <sbrk_aligned+0x26>
 8004526:	f04f 34ff 	mov.w	r4, #4294967295
 800452a:	4620      	mov	r0, r4
 800452c:	bd70      	pop	{r4, r5, r6, pc}
 800452e:	1cc4      	adds	r4, r0, #3
 8004530:	f024 0403 	bic.w	r4, r4, #3
 8004534:	42a0      	cmp	r0, r4
 8004536:	d0f8      	beq.n	800452a <sbrk_aligned+0x22>
 8004538:	1a21      	subs	r1, r4, r0
 800453a:	4628      	mov	r0, r5
 800453c:	f000 fb92 	bl	8004c64 <_sbrk_r>
 8004540:	3001      	adds	r0, #1
 8004542:	d1f2      	bne.n	800452a <sbrk_aligned+0x22>
 8004544:	e7ef      	b.n	8004526 <sbrk_aligned+0x1e>
 8004546:	bf00      	nop
 8004548:	20000344 	.word	0x20000344

0800454c <_malloc_r>:
 800454c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004550:	1ccd      	adds	r5, r1, #3
 8004552:	f025 0503 	bic.w	r5, r5, #3
 8004556:	3508      	adds	r5, #8
 8004558:	2d0c      	cmp	r5, #12
 800455a:	bf38      	it	cc
 800455c:	250c      	movcc	r5, #12
 800455e:	2d00      	cmp	r5, #0
 8004560:	4606      	mov	r6, r0
 8004562:	db01      	blt.n	8004568 <_malloc_r+0x1c>
 8004564:	42a9      	cmp	r1, r5
 8004566:	d904      	bls.n	8004572 <_malloc_r+0x26>
 8004568:	230c      	movs	r3, #12
 800456a:	6033      	str	r3, [r6, #0]
 800456c:	2000      	movs	r0, #0
 800456e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004572:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004648 <_malloc_r+0xfc>
 8004576:	f000 f869 	bl	800464c <__malloc_lock>
 800457a:	f8d8 3000 	ldr.w	r3, [r8]
 800457e:	461c      	mov	r4, r3
 8004580:	bb44      	cbnz	r4, 80045d4 <_malloc_r+0x88>
 8004582:	4629      	mov	r1, r5
 8004584:	4630      	mov	r0, r6
 8004586:	f7ff ffbf 	bl	8004508 <sbrk_aligned>
 800458a:	1c43      	adds	r3, r0, #1
 800458c:	4604      	mov	r4, r0
 800458e:	d158      	bne.n	8004642 <_malloc_r+0xf6>
 8004590:	f8d8 4000 	ldr.w	r4, [r8]
 8004594:	4627      	mov	r7, r4
 8004596:	2f00      	cmp	r7, #0
 8004598:	d143      	bne.n	8004622 <_malloc_r+0xd6>
 800459a:	2c00      	cmp	r4, #0
 800459c:	d04b      	beq.n	8004636 <_malloc_r+0xea>
 800459e:	6823      	ldr	r3, [r4, #0]
 80045a0:	4639      	mov	r1, r7
 80045a2:	4630      	mov	r0, r6
 80045a4:	eb04 0903 	add.w	r9, r4, r3
 80045a8:	f000 fb5c 	bl	8004c64 <_sbrk_r>
 80045ac:	4581      	cmp	r9, r0
 80045ae:	d142      	bne.n	8004636 <_malloc_r+0xea>
 80045b0:	6821      	ldr	r1, [r4, #0]
 80045b2:	1a6d      	subs	r5, r5, r1
 80045b4:	4629      	mov	r1, r5
 80045b6:	4630      	mov	r0, r6
 80045b8:	f7ff ffa6 	bl	8004508 <sbrk_aligned>
 80045bc:	3001      	adds	r0, #1
 80045be:	d03a      	beq.n	8004636 <_malloc_r+0xea>
 80045c0:	6823      	ldr	r3, [r4, #0]
 80045c2:	442b      	add	r3, r5
 80045c4:	6023      	str	r3, [r4, #0]
 80045c6:	f8d8 3000 	ldr.w	r3, [r8]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	bb62      	cbnz	r2, 8004628 <_malloc_r+0xdc>
 80045ce:	f8c8 7000 	str.w	r7, [r8]
 80045d2:	e00f      	b.n	80045f4 <_malloc_r+0xa8>
 80045d4:	6822      	ldr	r2, [r4, #0]
 80045d6:	1b52      	subs	r2, r2, r5
 80045d8:	d420      	bmi.n	800461c <_malloc_r+0xd0>
 80045da:	2a0b      	cmp	r2, #11
 80045dc:	d917      	bls.n	800460e <_malloc_r+0xc2>
 80045de:	1961      	adds	r1, r4, r5
 80045e0:	42a3      	cmp	r3, r4
 80045e2:	6025      	str	r5, [r4, #0]
 80045e4:	bf18      	it	ne
 80045e6:	6059      	strne	r1, [r3, #4]
 80045e8:	6863      	ldr	r3, [r4, #4]
 80045ea:	bf08      	it	eq
 80045ec:	f8c8 1000 	streq.w	r1, [r8]
 80045f0:	5162      	str	r2, [r4, r5]
 80045f2:	604b      	str	r3, [r1, #4]
 80045f4:	4630      	mov	r0, r6
 80045f6:	f000 f82f 	bl	8004658 <__malloc_unlock>
 80045fa:	f104 000b 	add.w	r0, r4, #11
 80045fe:	1d23      	adds	r3, r4, #4
 8004600:	f020 0007 	bic.w	r0, r0, #7
 8004604:	1ac2      	subs	r2, r0, r3
 8004606:	bf1c      	itt	ne
 8004608:	1a1b      	subne	r3, r3, r0
 800460a:	50a3      	strne	r3, [r4, r2]
 800460c:	e7af      	b.n	800456e <_malloc_r+0x22>
 800460e:	6862      	ldr	r2, [r4, #4]
 8004610:	42a3      	cmp	r3, r4
 8004612:	bf0c      	ite	eq
 8004614:	f8c8 2000 	streq.w	r2, [r8]
 8004618:	605a      	strne	r2, [r3, #4]
 800461a:	e7eb      	b.n	80045f4 <_malloc_r+0xa8>
 800461c:	4623      	mov	r3, r4
 800461e:	6864      	ldr	r4, [r4, #4]
 8004620:	e7ae      	b.n	8004580 <_malloc_r+0x34>
 8004622:	463c      	mov	r4, r7
 8004624:	687f      	ldr	r7, [r7, #4]
 8004626:	e7b6      	b.n	8004596 <_malloc_r+0x4a>
 8004628:	461a      	mov	r2, r3
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	42a3      	cmp	r3, r4
 800462e:	d1fb      	bne.n	8004628 <_malloc_r+0xdc>
 8004630:	2300      	movs	r3, #0
 8004632:	6053      	str	r3, [r2, #4]
 8004634:	e7de      	b.n	80045f4 <_malloc_r+0xa8>
 8004636:	230c      	movs	r3, #12
 8004638:	6033      	str	r3, [r6, #0]
 800463a:	4630      	mov	r0, r6
 800463c:	f000 f80c 	bl	8004658 <__malloc_unlock>
 8004640:	e794      	b.n	800456c <_malloc_r+0x20>
 8004642:	6005      	str	r5, [r0, #0]
 8004644:	e7d6      	b.n	80045f4 <_malloc_r+0xa8>
 8004646:	bf00      	nop
 8004648:	20000348 	.word	0x20000348

0800464c <__malloc_lock>:
 800464c:	4801      	ldr	r0, [pc, #4]	@ (8004654 <__malloc_lock+0x8>)
 800464e:	f7ff bf0f 	b.w	8004470 <__retarget_lock_acquire_recursive>
 8004652:	bf00      	nop
 8004654:	20000340 	.word	0x20000340

08004658 <__malloc_unlock>:
 8004658:	4801      	ldr	r0, [pc, #4]	@ (8004660 <__malloc_unlock+0x8>)
 800465a:	f7ff bf0a 	b.w	8004472 <__retarget_lock_release_recursive>
 800465e:	bf00      	nop
 8004660:	20000340 	.word	0x20000340

08004664 <__ssputs_r>:
 8004664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004668:	688e      	ldr	r6, [r1, #8]
 800466a:	461f      	mov	r7, r3
 800466c:	42be      	cmp	r6, r7
 800466e:	680b      	ldr	r3, [r1, #0]
 8004670:	4682      	mov	sl, r0
 8004672:	460c      	mov	r4, r1
 8004674:	4690      	mov	r8, r2
 8004676:	d82d      	bhi.n	80046d4 <__ssputs_r+0x70>
 8004678:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800467c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004680:	d026      	beq.n	80046d0 <__ssputs_r+0x6c>
 8004682:	6965      	ldr	r5, [r4, #20]
 8004684:	6909      	ldr	r1, [r1, #16]
 8004686:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800468a:	eba3 0901 	sub.w	r9, r3, r1
 800468e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004692:	1c7b      	adds	r3, r7, #1
 8004694:	444b      	add	r3, r9
 8004696:	106d      	asrs	r5, r5, #1
 8004698:	429d      	cmp	r5, r3
 800469a:	bf38      	it	cc
 800469c:	461d      	movcc	r5, r3
 800469e:	0553      	lsls	r3, r2, #21
 80046a0:	d527      	bpl.n	80046f2 <__ssputs_r+0x8e>
 80046a2:	4629      	mov	r1, r5
 80046a4:	f7ff ff52 	bl	800454c <_malloc_r>
 80046a8:	4606      	mov	r6, r0
 80046aa:	b360      	cbz	r0, 8004706 <__ssputs_r+0xa2>
 80046ac:	6921      	ldr	r1, [r4, #16]
 80046ae:	464a      	mov	r2, r9
 80046b0:	f000 fae8 	bl	8004c84 <memcpy>
 80046b4:	89a3      	ldrh	r3, [r4, #12]
 80046b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80046ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046be:	81a3      	strh	r3, [r4, #12]
 80046c0:	6126      	str	r6, [r4, #16]
 80046c2:	6165      	str	r5, [r4, #20]
 80046c4:	444e      	add	r6, r9
 80046c6:	eba5 0509 	sub.w	r5, r5, r9
 80046ca:	6026      	str	r6, [r4, #0]
 80046cc:	60a5      	str	r5, [r4, #8]
 80046ce:	463e      	mov	r6, r7
 80046d0:	42be      	cmp	r6, r7
 80046d2:	d900      	bls.n	80046d6 <__ssputs_r+0x72>
 80046d4:	463e      	mov	r6, r7
 80046d6:	6820      	ldr	r0, [r4, #0]
 80046d8:	4632      	mov	r2, r6
 80046da:	4641      	mov	r1, r8
 80046dc:	f000 faa8 	bl	8004c30 <memmove>
 80046e0:	68a3      	ldr	r3, [r4, #8]
 80046e2:	1b9b      	subs	r3, r3, r6
 80046e4:	60a3      	str	r3, [r4, #8]
 80046e6:	6823      	ldr	r3, [r4, #0]
 80046e8:	4433      	add	r3, r6
 80046ea:	6023      	str	r3, [r4, #0]
 80046ec:	2000      	movs	r0, #0
 80046ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046f2:	462a      	mov	r2, r5
 80046f4:	f000 fad4 	bl	8004ca0 <_realloc_r>
 80046f8:	4606      	mov	r6, r0
 80046fa:	2800      	cmp	r0, #0
 80046fc:	d1e0      	bne.n	80046c0 <__ssputs_r+0x5c>
 80046fe:	6921      	ldr	r1, [r4, #16]
 8004700:	4650      	mov	r0, sl
 8004702:	f7ff feb7 	bl	8004474 <_free_r>
 8004706:	230c      	movs	r3, #12
 8004708:	f8ca 3000 	str.w	r3, [sl]
 800470c:	89a3      	ldrh	r3, [r4, #12]
 800470e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004712:	81a3      	strh	r3, [r4, #12]
 8004714:	f04f 30ff 	mov.w	r0, #4294967295
 8004718:	e7e9      	b.n	80046ee <__ssputs_r+0x8a>
	...

0800471c <_svfiprintf_r>:
 800471c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004720:	4698      	mov	r8, r3
 8004722:	898b      	ldrh	r3, [r1, #12]
 8004724:	061b      	lsls	r3, r3, #24
 8004726:	b09d      	sub	sp, #116	@ 0x74
 8004728:	4607      	mov	r7, r0
 800472a:	460d      	mov	r5, r1
 800472c:	4614      	mov	r4, r2
 800472e:	d510      	bpl.n	8004752 <_svfiprintf_r+0x36>
 8004730:	690b      	ldr	r3, [r1, #16]
 8004732:	b973      	cbnz	r3, 8004752 <_svfiprintf_r+0x36>
 8004734:	2140      	movs	r1, #64	@ 0x40
 8004736:	f7ff ff09 	bl	800454c <_malloc_r>
 800473a:	6028      	str	r0, [r5, #0]
 800473c:	6128      	str	r0, [r5, #16]
 800473e:	b930      	cbnz	r0, 800474e <_svfiprintf_r+0x32>
 8004740:	230c      	movs	r3, #12
 8004742:	603b      	str	r3, [r7, #0]
 8004744:	f04f 30ff 	mov.w	r0, #4294967295
 8004748:	b01d      	add	sp, #116	@ 0x74
 800474a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800474e:	2340      	movs	r3, #64	@ 0x40
 8004750:	616b      	str	r3, [r5, #20]
 8004752:	2300      	movs	r3, #0
 8004754:	9309      	str	r3, [sp, #36]	@ 0x24
 8004756:	2320      	movs	r3, #32
 8004758:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800475c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004760:	2330      	movs	r3, #48	@ 0x30
 8004762:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004900 <_svfiprintf_r+0x1e4>
 8004766:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800476a:	f04f 0901 	mov.w	r9, #1
 800476e:	4623      	mov	r3, r4
 8004770:	469a      	mov	sl, r3
 8004772:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004776:	b10a      	cbz	r2, 800477c <_svfiprintf_r+0x60>
 8004778:	2a25      	cmp	r2, #37	@ 0x25
 800477a:	d1f9      	bne.n	8004770 <_svfiprintf_r+0x54>
 800477c:	ebba 0b04 	subs.w	fp, sl, r4
 8004780:	d00b      	beq.n	800479a <_svfiprintf_r+0x7e>
 8004782:	465b      	mov	r3, fp
 8004784:	4622      	mov	r2, r4
 8004786:	4629      	mov	r1, r5
 8004788:	4638      	mov	r0, r7
 800478a:	f7ff ff6b 	bl	8004664 <__ssputs_r>
 800478e:	3001      	adds	r0, #1
 8004790:	f000 80a7 	beq.w	80048e2 <_svfiprintf_r+0x1c6>
 8004794:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004796:	445a      	add	r2, fp
 8004798:	9209      	str	r2, [sp, #36]	@ 0x24
 800479a:	f89a 3000 	ldrb.w	r3, [sl]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 809f 	beq.w	80048e2 <_svfiprintf_r+0x1c6>
 80047a4:	2300      	movs	r3, #0
 80047a6:	f04f 32ff 	mov.w	r2, #4294967295
 80047aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047ae:	f10a 0a01 	add.w	sl, sl, #1
 80047b2:	9304      	str	r3, [sp, #16]
 80047b4:	9307      	str	r3, [sp, #28]
 80047b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80047ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80047bc:	4654      	mov	r4, sl
 80047be:	2205      	movs	r2, #5
 80047c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047c4:	484e      	ldr	r0, [pc, #312]	@ (8004900 <_svfiprintf_r+0x1e4>)
 80047c6:	f7fb fd33 	bl	8000230 <memchr>
 80047ca:	9a04      	ldr	r2, [sp, #16]
 80047cc:	b9d8      	cbnz	r0, 8004806 <_svfiprintf_r+0xea>
 80047ce:	06d0      	lsls	r0, r2, #27
 80047d0:	bf44      	itt	mi
 80047d2:	2320      	movmi	r3, #32
 80047d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047d8:	0711      	lsls	r1, r2, #28
 80047da:	bf44      	itt	mi
 80047dc:	232b      	movmi	r3, #43	@ 0x2b
 80047de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047e2:	f89a 3000 	ldrb.w	r3, [sl]
 80047e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80047e8:	d015      	beq.n	8004816 <_svfiprintf_r+0xfa>
 80047ea:	9a07      	ldr	r2, [sp, #28]
 80047ec:	4654      	mov	r4, sl
 80047ee:	2000      	movs	r0, #0
 80047f0:	f04f 0c0a 	mov.w	ip, #10
 80047f4:	4621      	mov	r1, r4
 80047f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047fa:	3b30      	subs	r3, #48	@ 0x30
 80047fc:	2b09      	cmp	r3, #9
 80047fe:	d94b      	bls.n	8004898 <_svfiprintf_r+0x17c>
 8004800:	b1b0      	cbz	r0, 8004830 <_svfiprintf_r+0x114>
 8004802:	9207      	str	r2, [sp, #28]
 8004804:	e014      	b.n	8004830 <_svfiprintf_r+0x114>
 8004806:	eba0 0308 	sub.w	r3, r0, r8
 800480a:	fa09 f303 	lsl.w	r3, r9, r3
 800480e:	4313      	orrs	r3, r2
 8004810:	9304      	str	r3, [sp, #16]
 8004812:	46a2      	mov	sl, r4
 8004814:	e7d2      	b.n	80047bc <_svfiprintf_r+0xa0>
 8004816:	9b03      	ldr	r3, [sp, #12]
 8004818:	1d19      	adds	r1, r3, #4
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	9103      	str	r1, [sp, #12]
 800481e:	2b00      	cmp	r3, #0
 8004820:	bfbb      	ittet	lt
 8004822:	425b      	neglt	r3, r3
 8004824:	f042 0202 	orrlt.w	r2, r2, #2
 8004828:	9307      	strge	r3, [sp, #28]
 800482a:	9307      	strlt	r3, [sp, #28]
 800482c:	bfb8      	it	lt
 800482e:	9204      	strlt	r2, [sp, #16]
 8004830:	7823      	ldrb	r3, [r4, #0]
 8004832:	2b2e      	cmp	r3, #46	@ 0x2e
 8004834:	d10a      	bne.n	800484c <_svfiprintf_r+0x130>
 8004836:	7863      	ldrb	r3, [r4, #1]
 8004838:	2b2a      	cmp	r3, #42	@ 0x2a
 800483a:	d132      	bne.n	80048a2 <_svfiprintf_r+0x186>
 800483c:	9b03      	ldr	r3, [sp, #12]
 800483e:	1d1a      	adds	r2, r3, #4
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	9203      	str	r2, [sp, #12]
 8004844:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004848:	3402      	adds	r4, #2
 800484a:	9305      	str	r3, [sp, #20]
 800484c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004910 <_svfiprintf_r+0x1f4>
 8004850:	7821      	ldrb	r1, [r4, #0]
 8004852:	2203      	movs	r2, #3
 8004854:	4650      	mov	r0, sl
 8004856:	f7fb fceb 	bl	8000230 <memchr>
 800485a:	b138      	cbz	r0, 800486c <_svfiprintf_r+0x150>
 800485c:	9b04      	ldr	r3, [sp, #16]
 800485e:	eba0 000a 	sub.w	r0, r0, sl
 8004862:	2240      	movs	r2, #64	@ 0x40
 8004864:	4082      	lsls	r2, r0
 8004866:	4313      	orrs	r3, r2
 8004868:	3401      	adds	r4, #1
 800486a:	9304      	str	r3, [sp, #16]
 800486c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004870:	4824      	ldr	r0, [pc, #144]	@ (8004904 <_svfiprintf_r+0x1e8>)
 8004872:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004876:	2206      	movs	r2, #6
 8004878:	f7fb fcda 	bl	8000230 <memchr>
 800487c:	2800      	cmp	r0, #0
 800487e:	d036      	beq.n	80048ee <_svfiprintf_r+0x1d2>
 8004880:	4b21      	ldr	r3, [pc, #132]	@ (8004908 <_svfiprintf_r+0x1ec>)
 8004882:	bb1b      	cbnz	r3, 80048cc <_svfiprintf_r+0x1b0>
 8004884:	9b03      	ldr	r3, [sp, #12]
 8004886:	3307      	adds	r3, #7
 8004888:	f023 0307 	bic.w	r3, r3, #7
 800488c:	3308      	adds	r3, #8
 800488e:	9303      	str	r3, [sp, #12]
 8004890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004892:	4433      	add	r3, r6
 8004894:	9309      	str	r3, [sp, #36]	@ 0x24
 8004896:	e76a      	b.n	800476e <_svfiprintf_r+0x52>
 8004898:	fb0c 3202 	mla	r2, ip, r2, r3
 800489c:	460c      	mov	r4, r1
 800489e:	2001      	movs	r0, #1
 80048a0:	e7a8      	b.n	80047f4 <_svfiprintf_r+0xd8>
 80048a2:	2300      	movs	r3, #0
 80048a4:	3401      	adds	r4, #1
 80048a6:	9305      	str	r3, [sp, #20]
 80048a8:	4619      	mov	r1, r3
 80048aa:	f04f 0c0a 	mov.w	ip, #10
 80048ae:	4620      	mov	r0, r4
 80048b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048b4:	3a30      	subs	r2, #48	@ 0x30
 80048b6:	2a09      	cmp	r2, #9
 80048b8:	d903      	bls.n	80048c2 <_svfiprintf_r+0x1a6>
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d0c6      	beq.n	800484c <_svfiprintf_r+0x130>
 80048be:	9105      	str	r1, [sp, #20]
 80048c0:	e7c4      	b.n	800484c <_svfiprintf_r+0x130>
 80048c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80048c6:	4604      	mov	r4, r0
 80048c8:	2301      	movs	r3, #1
 80048ca:	e7f0      	b.n	80048ae <_svfiprintf_r+0x192>
 80048cc:	ab03      	add	r3, sp, #12
 80048ce:	9300      	str	r3, [sp, #0]
 80048d0:	462a      	mov	r2, r5
 80048d2:	4b0e      	ldr	r3, [pc, #56]	@ (800490c <_svfiprintf_r+0x1f0>)
 80048d4:	a904      	add	r1, sp, #16
 80048d6:	4638      	mov	r0, r7
 80048d8:	f3af 8000 	nop.w
 80048dc:	1c42      	adds	r2, r0, #1
 80048de:	4606      	mov	r6, r0
 80048e0:	d1d6      	bne.n	8004890 <_svfiprintf_r+0x174>
 80048e2:	89ab      	ldrh	r3, [r5, #12]
 80048e4:	065b      	lsls	r3, r3, #25
 80048e6:	f53f af2d 	bmi.w	8004744 <_svfiprintf_r+0x28>
 80048ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80048ec:	e72c      	b.n	8004748 <_svfiprintf_r+0x2c>
 80048ee:	ab03      	add	r3, sp, #12
 80048f0:	9300      	str	r3, [sp, #0]
 80048f2:	462a      	mov	r2, r5
 80048f4:	4b05      	ldr	r3, [pc, #20]	@ (800490c <_svfiprintf_r+0x1f0>)
 80048f6:	a904      	add	r1, sp, #16
 80048f8:	4638      	mov	r0, r7
 80048fa:	f000 f879 	bl	80049f0 <_printf_i>
 80048fe:	e7ed      	b.n	80048dc <_svfiprintf_r+0x1c0>
 8004900:	08004e00 	.word	0x08004e00
 8004904:	08004e0a 	.word	0x08004e0a
 8004908:	00000000 	.word	0x00000000
 800490c:	08004665 	.word	0x08004665
 8004910:	08004e06 	.word	0x08004e06

08004914 <_printf_common>:
 8004914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004918:	4616      	mov	r6, r2
 800491a:	4698      	mov	r8, r3
 800491c:	688a      	ldr	r2, [r1, #8]
 800491e:	690b      	ldr	r3, [r1, #16]
 8004920:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004924:	4293      	cmp	r3, r2
 8004926:	bfb8      	it	lt
 8004928:	4613      	movlt	r3, r2
 800492a:	6033      	str	r3, [r6, #0]
 800492c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004930:	4607      	mov	r7, r0
 8004932:	460c      	mov	r4, r1
 8004934:	b10a      	cbz	r2, 800493a <_printf_common+0x26>
 8004936:	3301      	adds	r3, #1
 8004938:	6033      	str	r3, [r6, #0]
 800493a:	6823      	ldr	r3, [r4, #0]
 800493c:	0699      	lsls	r1, r3, #26
 800493e:	bf42      	ittt	mi
 8004940:	6833      	ldrmi	r3, [r6, #0]
 8004942:	3302      	addmi	r3, #2
 8004944:	6033      	strmi	r3, [r6, #0]
 8004946:	6825      	ldr	r5, [r4, #0]
 8004948:	f015 0506 	ands.w	r5, r5, #6
 800494c:	d106      	bne.n	800495c <_printf_common+0x48>
 800494e:	f104 0a19 	add.w	sl, r4, #25
 8004952:	68e3      	ldr	r3, [r4, #12]
 8004954:	6832      	ldr	r2, [r6, #0]
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	42ab      	cmp	r3, r5
 800495a:	dc26      	bgt.n	80049aa <_printf_common+0x96>
 800495c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004960:	6822      	ldr	r2, [r4, #0]
 8004962:	3b00      	subs	r3, #0
 8004964:	bf18      	it	ne
 8004966:	2301      	movne	r3, #1
 8004968:	0692      	lsls	r2, r2, #26
 800496a:	d42b      	bmi.n	80049c4 <_printf_common+0xb0>
 800496c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004970:	4641      	mov	r1, r8
 8004972:	4638      	mov	r0, r7
 8004974:	47c8      	blx	r9
 8004976:	3001      	adds	r0, #1
 8004978:	d01e      	beq.n	80049b8 <_printf_common+0xa4>
 800497a:	6823      	ldr	r3, [r4, #0]
 800497c:	6922      	ldr	r2, [r4, #16]
 800497e:	f003 0306 	and.w	r3, r3, #6
 8004982:	2b04      	cmp	r3, #4
 8004984:	bf02      	ittt	eq
 8004986:	68e5      	ldreq	r5, [r4, #12]
 8004988:	6833      	ldreq	r3, [r6, #0]
 800498a:	1aed      	subeq	r5, r5, r3
 800498c:	68a3      	ldr	r3, [r4, #8]
 800498e:	bf0c      	ite	eq
 8004990:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004994:	2500      	movne	r5, #0
 8004996:	4293      	cmp	r3, r2
 8004998:	bfc4      	itt	gt
 800499a:	1a9b      	subgt	r3, r3, r2
 800499c:	18ed      	addgt	r5, r5, r3
 800499e:	2600      	movs	r6, #0
 80049a0:	341a      	adds	r4, #26
 80049a2:	42b5      	cmp	r5, r6
 80049a4:	d11a      	bne.n	80049dc <_printf_common+0xc8>
 80049a6:	2000      	movs	r0, #0
 80049a8:	e008      	b.n	80049bc <_printf_common+0xa8>
 80049aa:	2301      	movs	r3, #1
 80049ac:	4652      	mov	r2, sl
 80049ae:	4641      	mov	r1, r8
 80049b0:	4638      	mov	r0, r7
 80049b2:	47c8      	blx	r9
 80049b4:	3001      	adds	r0, #1
 80049b6:	d103      	bne.n	80049c0 <_printf_common+0xac>
 80049b8:	f04f 30ff 	mov.w	r0, #4294967295
 80049bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049c0:	3501      	adds	r5, #1
 80049c2:	e7c6      	b.n	8004952 <_printf_common+0x3e>
 80049c4:	18e1      	adds	r1, r4, r3
 80049c6:	1c5a      	adds	r2, r3, #1
 80049c8:	2030      	movs	r0, #48	@ 0x30
 80049ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80049ce:	4422      	add	r2, r4
 80049d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80049d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80049d8:	3302      	adds	r3, #2
 80049da:	e7c7      	b.n	800496c <_printf_common+0x58>
 80049dc:	2301      	movs	r3, #1
 80049de:	4622      	mov	r2, r4
 80049e0:	4641      	mov	r1, r8
 80049e2:	4638      	mov	r0, r7
 80049e4:	47c8      	blx	r9
 80049e6:	3001      	adds	r0, #1
 80049e8:	d0e6      	beq.n	80049b8 <_printf_common+0xa4>
 80049ea:	3601      	adds	r6, #1
 80049ec:	e7d9      	b.n	80049a2 <_printf_common+0x8e>
	...

080049f0 <_printf_i>:
 80049f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049f4:	7e0f      	ldrb	r7, [r1, #24]
 80049f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80049f8:	2f78      	cmp	r7, #120	@ 0x78
 80049fa:	4691      	mov	r9, r2
 80049fc:	4680      	mov	r8, r0
 80049fe:	460c      	mov	r4, r1
 8004a00:	469a      	mov	sl, r3
 8004a02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a06:	d807      	bhi.n	8004a18 <_printf_i+0x28>
 8004a08:	2f62      	cmp	r7, #98	@ 0x62
 8004a0a:	d80a      	bhi.n	8004a22 <_printf_i+0x32>
 8004a0c:	2f00      	cmp	r7, #0
 8004a0e:	f000 80d2 	beq.w	8004bb6 <_printf_i+0x1c6>
 8004a12:	2f58      	cmp	r7, #88	@ 0x58
 8004a14:	f000 80b9 	beq.w	8004b8a <_printf_i+0x19a>
 8004a18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a20:	e03a      	b.n	8004a98 <_printf_i+0xa8>
 8004a22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a26:	2b15      	cmp	r3, #21
 8004a28:	d8f6      	bhi.n	8004a18 <_printf_i+0x28>
 8004a2a:	a101      	add	r1, pc, #4	@ (adr r1, 8004a30 <_printf_i+0x40>)
 8004a2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a30:	08004a89 	.word	0x08004a89
 8004a34:	08004a9d 	.word	0x08004a9d
 8004a38:	08004a19 	.word	0x08004a19
 8004a3c:	08004a19 	.word	0x08004a19
 8004a40:	08004a19 	.word	0x08004a19
 8004a44:	08004a19 	.word	0x08004a19
 8004a48:	08004a9d 	.word	0x08004a9d
 8004a4c:	08004a19 	.word	0x08004a19
 8004a50:	08004a19 	.word	0x08004a19
 8004a54:	08004a19 	.word	0x08004a19
 8004a58:	08004a19 	.word	0x08004a19
 8004a5c:	08004b9d 	.word	0x08004b9d
 8004a60:	08004ac7 	.word	0x08004ac7
 8004a64:	08004b57 	.word	0x08004b57
 8004a68:	08004a19 	.word	0x08004a19
 8004a6c:	08004a19 	.word	0x08004a19
 8004a70:	08004bbf 	.word	0x08004bbf
 8004a74:	08004a19 	.word	0x08004a19
 8004a78:	08004ac7 	.word	0x08004ac7
 8004a7c:	08004a19 	.word	0x08004a19
 8004a80:	08004a19 	.word	0x08004a19
 8004a84:	08004b5f 	.word	0x08004b5f
 8004a88:	6833      	ldr	r3, [r6, #0]
 8004a8a:	1d1a      	adds	r2, r3, #4
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	6032      	str	r2, [r6, #0]
 8004a90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e09d      	b.n	8004bd8 <_printf_i+0x1e8>
 8004a9c:	6833      	ldr	r3, [r6, #0]
 8004a9e:	6820      	ldr	r0, [r4, #0]
 8004aa0:	1d19      	adds	r1, r3, #4
 8004aa2:	6031      	str	r1, [r6, #0]
 8004aa4:	0606      	lsls	r6, r0, #24
 8004aa6:	d501      	bpl.n	8004aac <_printf_i+0xbc>
 8004aa8:	681d      	ldr	r5, [r3, #0]
 8004aaa:	e003      	b.n	8004ab4 <_printf_i+0xc4>
 8004aac:	0645      	lsls	r5, r0, #25
 8004aae:	d5fb      	bpl.n	8004aa8 <_printf_i+0xb8>
 8004ab0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ab4:	2d00      	cmp	r5, #0
 8004ab6:	da03      	bge.n	8004ac0 <_printf_i+0xd0>
 8004ab8:	232d      	movs	r3, #45	@ 0x2d
 8004aba:	426d      	negs	r5, r5
 8004abc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ac0:	4859      	ldr	r0, [pc, #356]	@ (8004c28 <_printf_i+0x238>)
 8004ac2:	230a      	movs	r3, #10
 8004ac4:	e011      	b.n	8004aea <_printf_i+0xfa>
 8004ac6:	6821      	ldr	r1, [r4, #0]
 8004ac8:	6833      	ldr	r3, [r6, #0]
 8004aca:	0608      	lsls	r0, r1, #24
 8004acc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ad0:	d402      	bmi.n	8004ad8 <_printf_i+0xe8>
 8004ad2:	0649      	lsls	r1, r1, #25
 8004ad4:	bf48      	it	mi
 8004ad6:	b2ad      	uxthmi	r5, r5
 8004ad8:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ada:	4853      	ldr	r0, [pc, #332]	@ (8004c28 <_printf_i+0x238>)
 8004adc:	6033      	str	r3, [r6, #0]
 8004ade:	bf14      	ite	ne
 8004ae0:	230a      	movne	r3, #10
 8004ae2:	2308      	moveq	r3, #8
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004aea:	6866      	ldr	r6, [r4, #4]
 8004aec:	60a6      	str	r6, [r4, #8]
 8004aee:	2e00      	cmp	r6, #0
 8004af0:	bfa2      	ittt	ge
 8004af2:	6821      	ldrge	r1, [r4, #0]
 8004af4:	f021 0104 	bicge.w	r1, r1, #4
 8004af8:	6021      	strge	r1, [r4, #0]
 8004afa:	b90d      	cbnz	r5, 8004b00 <_printf_i+0x110>
 8004afc:	2e00      	cmp	r6, #0
 8004afe:	d04b      	beq.n	8004b98 <_printf_i+0x1a8>
 8004b00:	4616      	mov	r6, r2
 8004b02:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b06:	fb03 5711 	mls	r7, r3, r1, r5
 8004b0a:	5dc7      	ldrb	r7, [r0, r7]
 8004b0c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b10:	462f      	mov	r7, r5
 8004b12:	42bb      	cmp	r3, r7
 8004b14:	460d      	mov	r5, r1
 8004b16:	d9f4      	bls.n	8004b02 <_printf_i+0x112>
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d10b      	bne.n	8004b34 <_printf_i+0x144>
 8004b1c:	6823      	ldr	r3, [r4, #0]
 8004b1e:	07df      	lsls	r7, r3, #31
 8004b20:	d508      	bpl.n	8004b34 <_printf_i+0x144>
 8004b22:	6923      	ldr	r3, [r4, #16]
 8004b24:	6861      	ldr	r1, [r4, #4]
 8004b26:	4299      	cmp	r1, r3
 8004b28:	bfde      	ittt	le
 8004b2a:	2330      	movle	r3, #48	@ 0x30
 8004b2c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b30:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b34:	1b92      	subs	r2, r2, r6
 8004b36:	6122      	str	r2, [r4, #16]
 8004b38:	f8cd a000 	str.w	sl, [sp]
 8004b3c:	464b      	mov	r3, r9
 8004b3e:	aa03      	add	r2, sp, #12
 8004b40:	4621      	mov	r1, r4
 8004b42:	4640      	mov	r0, r8
 8004b44:	f7ff fee6 	bl	8004914 <_printf_common>
 8004b48:	3001      	adds	r0, #1
 8004b4a:	d14a      	bne.n	8004be2 <_printf_i+0x1f2>
 8004b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b50:	b004      	add	sp, #16
 8004b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b56:	6823      	ldr	r3, [r4, #0]
 8004b58:	f043 0320 	orr.w	r3, r3, #32
 8004b5c:	6023      	str	r3, [r4, #0]
 8004b5e:	4833      	ldr	r0, [pc, #204]	@ (8004c2c <_printf_i+0x23c>)
 8004b60:	2778      	movs	r7, #120	@ 0x78
 8004b62:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b66:	6823      	ldr	r3, [r4, #0]
 8004b68:	6831      	ldr	r1, [r6, #0]
 8004b6a:	061f      	lsls	r7, r3, #24
 8004b6c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b70:	d402      	bmi.n	8004b78 <_printf_i+0x188>
 8004b72:	065f      	lsls	r7, r3, #25
 8004b74:	bf48      	it	mi
 8004b76:	b2ad      	uxthmi	r5, r5
 8004b78:	6031      	str	r1, [r6, #0]
 8004b7a:	07d9      	lsls	r1, r3, #31
 8004b7c:	bf44      	itt	mi
 8004b7e:	f043 0320 	orrmi.w	r3, r3, #32
 8004b82:	6023      	strmi	r3, [r4, #0]
 8004b84:	b11d      	cbz	r5, 8004b8e <_printf_i+0x19e>
 8004b86:	2310      	movs	r3, #16
 8004b88:	e7ac      	b.n	8004ae4 <_printf_i+0xf4>
 8004b8a:	4827      	ldr	r0, [pc, #156]	@ (8004c28 <_printf_i+0x238>)
 8004b8c:	e7e9      	b.n	8004b62 <_printf_i+0x172>
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	f023 0320 	bic.w	r3, r3, #32
 8004b94:	6023      	str	r3, [r4, #0]
 8004b96:	e7f6      	b.n	8004b86 <_printf_i+0x196>
 8004b98:	4616      	mov	r6, r2
 8004b9a:	e7bd      	b.n	8004b18 <_printf_i+0x128>
 8004b9c:	6833      	ldr	r3, [r6, #0]
 8004b9e:	6825      	ldr	r5, [r4, #0]
 8004ba0:	6961      	ldr	r1, [r4, #20]
 8004ba2:	1d18      	adds	r0, r3, #4
 8004ba4:	6030      	str	r0, [r6, #0]
 8004ba6:	062e      	lsls	r6, r5, #24
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	d501      	bpl.n	8004bb0 <_printf_i+0x1c0>
 8004bac:	6019      	str	r1, [r3, #0]
 8004bae:	e002      	b.n	8004bb6 <_printf_i+0x1c6>
 8004bb0:	0668      	lsls	r0, r5, #25
 8004bb2:	d5fb      	bpl.n	8004bac <_printf_i+0x1bc>
 8004bb4:	8019      	strh	r1, [r3, #0]
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	6123      	str	r3, [r4, #16]
 8004bba:	4616      	mov	r6, r2
 8004bbc:	e7bc      	b.n	8004b38 <_printf_i+0x148>
 8004bbe:	6833      	ldr	r3, [r6, #0]
 8004bc0:	1d1a      	adds	r2, r3, #4
 8004bc2:	6032      	str	r2, [r6, #0]
 8004bc4:	681e      	ldr	r6, [r3, #0]
 8004bc6:	6862      	ldr	r2, [r4, #4]
 8004bc8:	2100      	movs	r1, #0
 8004bca:	4630      	mov	r0, r6
 8004bcc:	f7fb fb30 	bl	8000230 <memchr>
 8004bd0:	b108      	cbz	r0, 8004bd6 <_printf_i+0x1e6>
 8004bd2:	1b80      	subs	r0, r0, r6
 8004bd4:	6060      	str	r0, [r4, #4]
 8004bd6:	6863      	ldr	r3, [r4, #4]
 8004bd8:	6123      	str	r3, [r4, #16]
 8004bda:	2300      	movs	r3, #0
 8004bdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004be0:	e7aa      	b.n	8004b38 <_printf_i+0x148>
 8004be2:	6923      	ldr	r3, [r4, #16]
 8004be4:	4632      	mov	r2, r6
 8004be6:	4649      	mov	r1, r9
 8004be8:	4640      	mov	r0, r8
 8004bea:	47d0      	blx	sl
 8004bec:	3001      	adds	r0, #1
 8004bee:	d0ad      	beq.n	8004b4c <_printf_i+0x15c>
 8004bf0:	6823      	ldr	r3, [r4, #0]
 8004bf2:	079b      	lsls	r3, r3, #30
 8004bf4:	d413      	bmi.n	8004c1e <_printf_i+0x22e>
 8004bf6:	68e0      	ldr	r0, [r4, #12]
 8004bf8:	9b03      	ldr	r3, [sp, #12]
 8004bfa:	4298      	cmp	r0, r3
 8004bfc:	bfb8      	it	lt
 8004bfe:	4618      	movlt	r0, r3
 8004c00:	e7a6      	b.n	8004b50 <_printf_i+0x160>
 8004c02:	2301      	movs	r3, #1
 8004c04:	4632      	mov	r2, r6
 8004c06:	4649      	mov	r1, r9
 8004c08:	4640      	mov	r0, r8
 8004c0a:	47d0      	blx	sl
 8004c0c:	3001      	adds	r0, #1
 8004c0e:	d09d      	beq.n	8004b4c <_printf_i+0x15c>
 8004c10:	3501      	adds	r5, #1
 8004c12:	68e3      	ldr	r3, [r4, #12]
 8004c14:	9903      	ldr	r1, [sp, #12]
 8004c16:	1a5b      	subs	r3, r3, r1
 8004c18:	42ab      	cmp	r3, r5
 8004c1a:	dcf2      	bgt.n	8004c02 <_printf_i+0x212>
 8004c1c:	e7eb      	b.n	8004bf6 <_printf_i+0x206>
 8004c1e:	2500      	movs	r5, #0
 8004c20:	f104 0619 	add.w	r6, r4, #25
 8004c24:	e7f5      	b.n	8004c12 <_printf_i+0x222>
 8004c26:	bf00      	nop
 8004c28:	08004e11 	.word	0x08004e11
 8004c2c:	08004e22 	.word	0x08004e22

08004c30 <memmove>:
 8004c30:	4288      	cmp	r0, r1
 8004c32:	b510      	push	{r4, lr}
 8004c34:	eb01 0402 	add.w	r4, r1, r2
 8004c38:	d902      	bls.n	8004c40 <memmove+0x10>
 8004c3a:	4284      	cmp	r4, r0
 8004c3c:	4623      	mov	r3, r4
 8004c3e:	d807      	bhi.n	8004c50 <memmove+0x20>
 8004c40:	1e43      	subs	r3, r0, #1
 8004c42:	42a1      	cmp	r1, r4
 8004c44:	d008      	beq.n	8004c58 <memmove+0x28>
 8004c46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c4e:	e7f8      	b.n	8004c42 <memmove+0x12>
 8004c50:	4402      	add	r2, r0
 8004c52:	4601      	mov	r1, r0
 8004c54:	428a      	cmp	r2, r1
 8004c56:	d100      	bne.n	8004c5a <memmove+0x2a>
 8004c58:	bd10      	pop	{r4, pc}
 8004c5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c62:	e7f7      	b.n	8004c54 <memmove+0x24>

08004c64 <_sbrk_r>:
 8004c64:	b538      	push	{r3, r4, r5, lr}
 8004c66:	4d06      	ldr	r5, [pc, #24]	@ (8004c80 <_sbrk_r+0x1c>)
 8004c68:	2300      	movs	r3, #0
 8004c6a:	4604      	mov	r4, r0
 8004c6c:	4608      	mov	r0, r1
 8004c6e:	602b      	str	r3, [r5, #0]
 8004c70:	f7fc fa58 	bl	8001124 <_sbrk>
 8004c74:	1c43      	adds	r3, r0, #1
 8004c76:	d102      	bne.n	8004c7e <_sbrk_r+0x1a>
 8004c78:	682b      	ldr	r3, [r5, #0]
 8004c7a:	b103      	cbz	r3, 8004c7e <_sbrk_r+0x1a>
 8004c7c:	6023      	str	r3, [r4, #0]
 8004c7e:	bd38      	pop	{r3, r4, r5, pc}
 8004c80:	2000033c 	.word	0x2000033c

08004c84 <memcpy>:
 8004c84:	440a      	add	r2, r1
 8004c86:	4291      	cmp	r1, r2
 8004c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8004c8c:	d100      	bne.n	8004c90 <memcpy+0xc>
 8004c8e:	4770      	bx	lr
 8004c90:	b510      	push	{r4, lr}
 8004c92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c9a:	4291      	cmp	r1, r2
 8004c9c:	d1f9      	bne.n	8004c92 <memcpy+0xe>
 8004c9e:	bd10      	pop	{r4, pc}

08004ca0 <_realloc_r>:
 8004ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ca4:	4680      	mov	r8, r0
 8004ca6:	4615      	mov	r5, r2
 8004ca8:	460c      	mov	r4, r1
 8004caa:	b921      	cbnz	r1, 8004cb6 <_realloc_r+0x16>
 8004cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cb0:	4611      	mov	r1, r2
 8004cb2:	f7ff bc4b 	b.w	800454c <_malloc_r>
 8004cb6:	b92a      	cbnz	r2, 8004cc4 <_realloc_r+0x24>
 8004cb8:	f7ff fbdc 	bl	8004474 <_free_r>
 8004cbc:	2400      	movs	r4, #0
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cc4:	f000 f81a 	bl	8004cfc <_malloc_usable_size_r>
 8004cc8:	4285      	cmp	r5, r0
 8004cca:	4606      	mov	r6, r0
 8004ccc:	d802      	bhi.n	8004cd4 <_realloc_r+0x34>
 8004cce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004cd2:	d8f4      	bhi.n	8004cbe <_realloc_r+0x1e>
 8004cd4:	4629      	mov	r1, r5
 8004cd6:	4640      	mov	r0, r8
 8004cd8:	f7ff fc38 	bl	800454c <_malloc_r>
 8004cdc:	4607      	mov	r7, r0
 8004cde:	2800      	cmp	r0, #0
 8004ce0:	d0ec      	beq.n	8004cbc <_realloc_r+0x1c>
 8004ce2:	42b5      	cmp	r5, r6
 8004ce4:	462a      	mov	r2, r5
 8004ce6:	4621      	mov	r1, r4
 8004ce8:	bf28      	it	cs
 8004cea:	4632      	movcs	r2, r6
 8004cec:	f7ff ffca 	bl	8004c84 <memcpy>
 8004cf0:	4621      	mov	r1, r4
 8004cf2:	4640      	mov	r0, r8
 8004cf4:	f7ff fbbe 	bl	8004474 <_free_r>
 8004cf8:	463c      	mov	r4, r7
 8004cfa:	e7e0      	b.n	8004cbe <_realloc_r+0x1e>

08004cfc <_malloc_usable_size_r>:
 8004cfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d00:	1f18      	subs	r0, r3, #4
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	bfbc      	itt	lt
 8004d06:	580b      	ldrlt	r3, [r1, r0]
 8004d08:	18c0      	addlt	r0, r0, r3
 8004d0a:	4770      	bx	lr

08004d0c <_init>:
 8004d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0e:	bf00      	nop
 8004d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d12:	bc08      	pop	{r3}
 8004d14:	469e      	mov	lr, r3
 8004d16:	4770      	bx	lr

08004d18 <_fini>:
 8004d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d1a:	bf00      	nop
 8004d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d1e:	bc08      	pop	{r3}
 8004d20:	469e      	mov	lr, r3
 8004d22:	4770      	bx	lr
