{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729479725779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729479725779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 21:02:05 2024 " "Processing started: Sun Oct 20 21:02:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729479725779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729479725779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729479725779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729479726295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729479726295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/drom.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory/drom.v" { { "Info" "ISGN_ENTITY_NAME" "1 drom " "Found entity 1: drom" {  } { { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory/dram.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory/dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Data_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Decode_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Execute_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Fetch_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Hazard_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Hazard_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Main_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Memory_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746326 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1729479746327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_3_by_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_3_by_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_by_1 " "Found entity 1: Mux_3_by_1" {  } { { "Mux_3_by_1.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Mux_3_by_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Module.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC_Module.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/PC_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/PC_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.sv 1 1 " "Found 1 design units, including 1 entities, in source file Register_File.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Sign_Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Writeback_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Writeback_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Writeback_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrROM.v 1 1 " "Found 1 design units, including 1 entities, in source file instrROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrROM " "Found entity 1: instrROM" {  } { { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb2 " "Found entity 1: cpu_tb2" {  } { { "cpu_tb2.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu_tb2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardAE Execute_Cycle.sv(36) " "Verilog HDL Implicit Net warning at Execute_Cycle.sv(36): created implicit net for \"ForwardAE\"" {  } { { "Execute_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729479746338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardBE Execute_Cycle.sv(45) " "Verilog HDL Implicit Net warning at Execute_Cycle.sv(45): created implicit net for \"ForwardBE\"" {  } { { "Execute_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729479746338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729479746465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:Fetch " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:Fetch\"" {  } { { "cpu.sv" "Fetch" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:Fetch\|Mux:PC_MUX " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:Fetch\|Mux:PC_MUX\"" {  } { { "Fetch_Cycle.sv" "PC_MUX" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.sv" "Program_Counter" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Fetch_Cycle:Fetch\|Instruction_Memory:IMEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\"" {  } { { "Fetch_Cycle.sv" "IMEM" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrROM Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst " "Elaborating entity \"instrROM\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\"" {  } { { "Instruction_Memory.sv" "rom_inst" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "altsyncram_component" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729479746559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instrMEM.mif " "Parameter \"init_file\" = \"instrMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746560 ""}  } { { "instrROM.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729479746560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nf1 " "Found entity 1: altsyncram_9nf1" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nf1 Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated " "Elaborating entity \"altsyncram_9nf1\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder Fetch_Cycle:Fetch\|PC_Adder:PC_adder " "Elaborating entity \"PC_Adder\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Adder:PC_adder\"" {  } { { "Fetch_Cycle.sv" "PC_adder" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Fetch_Cycle.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:Decode " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:Decode\"" {  } { { "cpu.sv" "Decode" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_mem_index Decode_Cycle.sv(32) " "Verilog HDL or VHDL warning at Decode_Cycle.sv(32): object \"flag_mem_index\" assigned a value but never read" {  } { { "Decode_Cycle.sv" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729479746663 "|cpu|Decode_Cycle:Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Decode_Cycle:Decode\|Control_Unit:control " "Elaborating entity \"Control_Unit\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\"" {  } { { "Decode_Cycle.sv" "control" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Decode_Cycle:Decode\|Control_Unit:control\|Main_Decoder:Main_Decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\|Main_Decoder:Main_Decoder\"" {  } { { "Control_Unit.sv" "Main_Decoder" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Control_Unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Decode_Cycle:Decode\|Control_Unit:control\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit:control\|ALU_Decoder:ALU_Decoder\"" {  } { { "Control_Unit.sv" "ALU_Decoder" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Control_Unit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:Decode\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:Decode\|Register_File:rf\"" {  } { { "Decode_Cycle.sv" "rf" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Decode_Cycle:Decode\|Sign_Extend:extension " "Elaborating entity \"Sign_Extend\" for hierarchy \"Decode_Cycle:Decode\|Sign_Extend:extension\"" {  } { { "Decode_Cycle.sv" "extension" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Decode_Cycle.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Cycle Execute_Cycle:Execute " "Elaborating entity \"Execute_Cycle\" for hierarchy \"Execute_Cycle:Execute\"" {  } { { "cpu.sv" "Execute" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_by_1 Execute_Cycle:Execute\|Mux_3_by_1:srca_mux " "Elaborating entity \"Mux_3_by_1\" for hierarchy \"Execute_Cycle:Execute\|Mux_3_by_1:srca_mux\"" {  } { { "Execute_Cycle.sv" "srca_mux" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Cycle:Execute\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Execute_Cycle:Execute\|ALU:alu\"" {  } { { "Execute_Cycle.sv" "alu" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Execute_Cycle.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:Memory " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:Memory\"" {  } { { "cpu.sv" "Memory" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Memory_Cycle:Memory\|Data_Memory:dmem " "Elaborating entity \"Data_Memory\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\"" {  } { { "Memory_Cycle.sv" "dmem" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory_Cycle.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drom Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data " "Elaborating entity \"drom\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\"" {  } { { "Data_Memory.sv" "rom_data" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\"" {  } { { "Memory/drom.v" "altsyncram_component" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\"" {  } { { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729479746711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/image.mif " "Parameter \"init_file\" = \"./Memory/image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160000 " "Parameter \"numwords_a\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160000 " "Parameter \"numwords_b\" = \"160000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746712 ""}  } { { "Memory/drom.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/drom.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729479746712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l092.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l092.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l092 " "Found entity 1: altsyncram_l092" {  } { { "db/altsyncram_l092.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l092 Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated " "Elaborating entity \"altsyncram_l092\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_pma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_pma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_pma " "Found entity 1: decode_pma" {  } { { "db/decode_pma.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/decode_pma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479746970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479746970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_pma Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_pma:decode2 " "Elaborating entity \"decode_pma\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_pma:decode2\"" {  } { { "db/altsyncram_l092.tdf" "decode2" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479746971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i2a " "Found entity 1: decode_i2a" {  } { { "db/decode_i2a.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/decode_i2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479747052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479747052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i2a Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_i2a:rden_decode_a " "Elaborating entity \"decode_i2a\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|decode_i2a:rden_decode_a\"" {  } { { "db/altsyncram_l092.tdf" "rden_decode_a" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479747140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479747140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|mux_9hb:mux4 " "Elaborating entity \"mux_9hb\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|drom:rom_data\|altsyncram:altsyncram_component\|altsyncram_l092:auto_generated\|mux_9hb:mux4\"" {  } { { "db/altsyncram_l092.tdf" "mux4" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_l092.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result " "Elaborating entity \"dram\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\"" {  } { { "Data_Memory.sv" "ram_result" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Data_Memory.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\"" {  } { { "Memory/dram.v" "altsyncram_component" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\"" {  } { { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Memory/result.mif " "Parameter \"init_file\" = \"./Memory/result.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160006 " "Parameter \"numwords_a\" = \"160006\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160006 " "Parameter \"numwords_b\" = \"160006\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747177 ""}  } { { "Memory/dram.v" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/Memory/dram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729479747177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agp2 " "Found entity 1: altsyncram_agp2" {  } { { "db/altsyncram_agp2.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479747635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479747635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agp2 Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated " "Elaborating entity \"altsyncram_agp2\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ale/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mib " "Found entity 1: mux_mib" {  } { { "db/mux_mib.tdf" "" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/mux_mib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729479747787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729479747787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mib Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|mux_mib:mux4 " "Elaborating entity \"mux_mib\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:dmem\|dram:ram_result\|altsyncram:altsyncram_component\|altsyncram_agp2:auto_generated\|mux_mib:mux4\"" {  } { { "db/altsyncram_agp2.tdf" "mux4" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/db/altsyncram_agp2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback_Cycle Writeback_Cycle:WriteBack " "Elaborating entity \"Writeback_Cycle\" for hierarchy \"Writeback_Cycle:WriteBack\"" {  } { { "cpu.sv" "WriteBack" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:Forwarding_block " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:Forwarding_block\"" {  } { { "cpu.sv" "Forwarding_block" { Text "/home/ale/Documents/GitHub/RIDA-architecture/CPU/cpu.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729479747833 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1729479749097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1361 " "Peak virtual memory: 1361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729479749226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 21:02:29 2024 " "Processing ended: Sun Oct 20 21:02:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729479749226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729479749226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729479749226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729479749226 ""}
