$date
	Thu Sep 20 18:18:11 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDecoder $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$var wire 1 % myout3 $end
$var wire 1 & myout2 $end
$var wire 1 ' myout1 $end
$var wire 1 ( myout0 $end
$var reg 1 ) addr0 $end
$var reg 1 * addr1 $end
$var reg 1 + enable $end
$scope module decoder $end
$var wire 1 ) address0 $end
$var wire 1 * address1 $end
$var wire 1 + enable $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$upscope $end
$scope module my_decoder $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 , and0 $end
$var wire 1 - and1 $end
$var wire 1 . and2 $end
$var wire 1 / and3 $end
$var wire 1 + enable $end
$var wire 1 0 nA $end
$var wire 1 1 nB $end
$var wire 1 ( out0 $end
$var wire 1 ' out1 $end
$var wire 1 & out2 $end
$var wire 1 % out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
x0
x/
x.
x-
x,
0+
0*
0)
x(
x'
x&
x%
0$
0#
0"
0!
$end
#50000
11
10
0%
0&
0'
0(
0/
0.
0-
#100000
1,
#500000
1)
#550000
00
1-
#600000
0,
#1000000
1*
0)
#1050000
01
10
0-
#1100000
1.
#1500000
1)
#1550000
00
1/
#1600000
0.
#2000000
1$
0*
0)
1+
#2050000
11
10
0/
1%
#2100000
1,
0%
#2150000
1(
#2500000
0$
1#
1)
#2550000
00
1-
#2600000
0,
1'
#2650000
0(
#3000000
1"
0#
1*
0)
#3050000
01
10
0-
#3100000
1.
0'
#3150000
1&
#3500000
0"
1!
1)
#3550000
00
1/
#3600000
0.
1%
#3650000
0&
#4000000
