==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
WARNING: [HLS 200-40] Cannot find library 'E:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'Convolution.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 99.008 ; gain = 49.555
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 99.027 ; gain = 49.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'kernelLoop' (Convolution.cpp:22) in function 'convolve(short (*) [50], short (*) [50], float (*) [3])': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=3).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:02:15 . Memory (MB): peak = 1247.965 ; gain = 1198.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:505) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' into 'hls::cast_IEEE754<short, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'convolve' (Convolution.cpp:25) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:02:27 . Memory (MB): peak = 1441.953 ; gain = 1392.500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'kernelLoop' (Convolution.cpp:22) in function 'convolve' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'kernelLoop' (Convolution.cpp:22) in function 'convolve': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'convolve_label2' (Convolution.cpp:18) in function 'convolve' partially with a factor of 9.
INFO: [XFORM 203-501] Unrolling loop 'kernelLoop' (Convolution.cpp:22) in function 'convolve' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'kernelLoop' (Convolution.cpp:22) in function 'convolve' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'convolve_label3' (Convolution.cpp:22) in function 'convolve' completely.
WARNING: [XFORM 203-104] Completely partitioning array 'out' (Convolution.cpp:3) accessed through non-constant indices on dimension 1 (Convolution.cpp:27:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'out' (Convolution.cpp:3) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'in' (Convolution.cpp:3) accessed through non-constant indices on dimension 1 (Convolution.cpp:25:6), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'in' (Convolution.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<unsigned int, double>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<short, (ap_q_mode)6, float>' into 'hls::cast_IEEE754<short, float>' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'convolve' (Convolution.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:02:56 . Memory (MB): peak = 2051.574 ; gain = 2002.121
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i16' (r:/builds/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:42:54) into __hls_fptosi_float_i.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:03:17 . Memory (MB): peak = 2328.609 ; gain = 2279.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolve' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 200.906 seconds; current allocated memory: 2.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 2.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'convolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.421 seconds; current allocated memory: 2.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (8.58ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('sum_2', Convolution.cpp:25) to '__hls_fptosi_float_i' (8.58 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.738 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 13.012 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_32' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_33' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_34' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_35' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_36' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_37' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_38' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_39' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_40' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_41' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_42' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_43' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_44' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_45' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_46' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_47' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_48' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/in_49' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_25' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_26' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_27' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_28' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_29' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_30' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_31' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_32' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_33' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_34' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_35' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_36' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_37' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_38' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_39' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_40' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_41' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_42' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_43' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_44' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_45' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_46' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_47' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_48' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/out_49' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolve/krnl' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolve' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_0', 'in_2', 'in_3', 'in_4', 'in_5', 'in_6', 'in_7', 'in_8', 'in_9', 'in_10', 'in_11', 'in_12', 'in_13', 'in_14', 'in_15', 'in_16', 'in_17', 'in_18', 'in_19', 'in_20', 'in_21', 'in_22', 'in_23', 'in_24', 'in_25', 'in_26', 'in_27', 'in_28', 'in_29', 'in_30', 'in_31', 'in_32', 'in_33', 'in_34', 'in_35', 'in_36', 'in_37', 'in_38', 'in_39', 'in_40', 'in_41', 'in_42', 'in_43', 'in_44', 'in_45', 'in_46', 'in_47', 'in_48', 'in_49', 'out_0', 'out_1', 'out_2', 'out_3', 'out_4', 'out_5', 'out_6', 'out_7', 'out_8', 'out_9', 'out_10', 'out_11', 'out_12', 'out_13', 'out_14', 'out_15', 'out_16', 'out_17', 'out_18', 'out_19', 'out_20', 'out_21', 'out_22', 'out_23', 'out_24', 'out_25', 'out_26', 'out_27', 'out_28', 'out_29', 'out_30', 'out_31', 'out_32', 'out_33', 'out_34', 'out_35', 'out_36', 'out_37', 'out_38', 'out_39', 'out_40', 'out_41', 'out_42', 'out_43', 'out_44', 'out_45', 'out_46', 'out_47', 'out_48', 'out_49' and 'krnl' to AXI-Lite port conv.
INFO: [SYN 201-210] Renamed object name 'convolve_fadd_32ns_32ns_32_7_full_dsp' to 'convolve_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_fmul_32ns_32ns_32_4_max_dsp' to 'convolve_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_sitofp_32s_32_6' to 'convolve_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolve_mux_506_16_1' to 'convolve_mux_506_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolve_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_fmul_32ncud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_mux_506_eOg': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolve_sitofp_3dEe': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve'.
INFO: [HLS 200-111]  Elapsed time: 5.311 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:39 ; elapsed = 00:04:41 . Memory (MB): peak = 2384.445 ; gain = 2334.992
INFO: [SYSC 207-301] Generating SystemC RTL for convolve.
INFO: [VHDL 208-304] Generating VHDL RTL for convolve.
INFO: [VLOG 209-307] Generating Verilog RTL for convolve.
INFO: [HLS 200-112] Total elapsed time: 281.255 seconds; peak allocated memory: 2.123 GB.
