
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006190  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015ac  08006250  08006250  00007250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077fc  080077fc  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080077fc  080077fc  00009068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080077fc  080077fc  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077fc  080077fc  000087fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007800  08007800  00008800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007804  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000848  20000068  0800786c  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008b0  0800786c  000098b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028c4f  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000073d5  00000000  00000000  00031cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000106d3  00000000  00000000  000390b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018c0  00000000  00000000  00049788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a78  00000000  00000000  0004b048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c13d  00000000  00000000  0004cac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c095  00000000  00000000  00068bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009861c  00000000  00000000  00094c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d2ae  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004bc4  00000000  00000000  0012d2f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  00131eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006238 	.word	0x08006238

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08006238 	.word	0x08006238

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <init_nrf>:
uint8_t tx_addr[5] = { '0', '0', '0', '0', '1' };
	uint16_t data = 0;

	uint8_t dataR[PLD_S];
void init_nrf(void)
{
 800041c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t tx_addr2[5] = { '0', '0', '0', '0', '1' };
 800041e:	2405      	movs	r4, #5
 8000420:	0022      	movs	r2, r4
 8000422:	4937      	ldr	r1, [pc, #220]	@ (8000500 <init_nrf+0xe4>)
 8000424:	a802      	add	r0, sp, #8
 8000426:	f005 f84c 	bl	80054c2 <memcpy>

	  csn_high();
 800042a:	f004 f973 	bl	8004714 <csn_high>
	  ce_high();
 800042e:	f004 f985 	bl	800473c <ce_high>

	  BSP_delayMs(5);
 8000432:	0020      	movs	r0, r4
 8000434:	f000 f8a6 	bl	8000584 <BSP_delayMs>

	  ce_low();
 8000438:	f004 f98a 	bl	8004750 <ce_low>

	  nrf24_init();
 800043c:	f004 fbd6 	bl	8004bec <nrf24_init>
	  uint8_t reg = nrf24_r_reg(0x00,1 );
 8000440:	2101      	movs	r1, #1
 8000442:	2000      	movs	r0, #0
 8000444:	f004 f9ac 	bl	80047a0 <nrf24_r_reg>


	  nrf24_auto_ack_all(auto_ack);
 8000448:	2001      	movs	r0, #1
 800044a:	f004 fb5c 	bl	8004b06 <nrf24_auto_ack_all>
	  nrf24_en_ack_pld(disable);
 800044e:	2000      	movs	r0, #0
 8000450:	f004 fb6a 	bl	8004b28 <nrf24_en_ack_pld>
	  nrf24_dpl(disable);
 8000454:	2000      	movs	r0, #0
 8000456:	f004 fb23 	bl	8004aa0 <nrf24_dpl>

	  nrf24_set_crc(en_crc, _2byte);
 800045a:	2101      	movs	r1, #1
 800045c:	0008      	movs	r0, r1
 800045e:	f004 fa8c 	bl	800497a <nrf24_set_crc>

	  nrf24_tx_pwr(_0dbm);
 8000462:	2003      	movs	r0, #3
 8000464:	f004 f9df 	bl	8004826 <nrf24_tx_pwr>
	  nrf24_data_rate(_1mbps);
 8000468:	2000      	movs	r0, #0
 800046a:	f004 f9f1 	bl	8004850 <nrf24_data_rate>
	  nrf24_set_channel(76);
 800046e:	204c      	movs	r0, #76	@ 0x4c
 8000470:	f004 fa08 	bl	8004884 <nrf24_set_channel>
	  nrf24_set_addr_width(5);
 8000474:	0020      	movs	r0, r4
 8000476:	f004 fa95 	bl	80049a4 <nrf24_set_addr_width>

	  nrf24_set_rx_dpl(0, disable);
 800047a:	2100      	movs	r1, #0
 800047c:	0008      	movs	r0, r1
 800047e:	f004 fb25 	bl	8004acc <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(1, disable);
 8000482:	2100      	movs	r1, #0
 8000484:	2001      	movs	r0, #1
 8000486:	f004 fb21 	bl	8004acc <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(2, disable);
 800048a:	2100      	movs	r1, #0
 800048c:	2002      	movs	r0, #2
 800048e:	f004 fb1d 	bl	8004acc <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(3, disable);
 8000492:	2100      	movs	r1, #0
 8000494:	2003      	movs	r0, #3
 8000496:	f004 fb19 	bl	8004acc <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(4, disable);
 800049a:	2100      	movs	r1, #0
 800049c:	2004      	movs	r0, #4
 800049e:	f004 fb15 	bl	8004acc <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(5, disable);
 80004a2:	0020      	movs	r0, r4
 80004a4:	2100      	movs	r1, #0
 80004a6:	f004 fb11 	bl	8004acc <nrf24_set_rx_dpl>

	  nrf24_pipe_pld_size(0, PLD_S);
 80004aa:	2120      	movs	r1, #32
 80004ac:	2000      	movs	r0, #0
 80004ae:	f004 f9f9 	bl	80048a4 <nrf24_pipe_pld_size>

	  nrf24_auto_retr_delay(4);
 80004b2:	2004      	movs	r0, #4
 80004b4:	f004 fb4e 	bl	8004b54 <nrf24_auto_retr_delay>
	  nrf24_auto_retr_limit(10);
 80004b8:	200a      	movs	r0, #10
 80004ba:	f004 fb5d 	bl	8004b78 <nrf24_auto_retr_limit>

	  nrf24_open_tx_pipe(tx_addr2);
 80004be:	a802      	add	r0, sp, #8
 80004c0:	f004 f9e9 	bl	8004896 <nrf24_open_tx_pipe>
	  nrf24_open_rx_pipe(0, tx_addr2);
 80004c4:	a902      	add	r1, sp, #8
 80004c6:	2000      	movs	r0, #0
 80004c8:	f004 fa0c 	bl	80048e4 <nrf24_open_rx_pipe>
	  ce_high();
 80004cc:	f004 f936 	bl	800473c <ce_high>
	  //nrf24_listen();
	  nrf24_clear_rx_dr();
 80004d0:	f004 faa0 	bl	8004a14 <nrf24_clear_rx_dr>
	      nrf24_clear_tx_ds();
 80004d4:	f004 faaf 	bl	8004a36 <nrf24_clear_tx_ds>
	      nrf24_clear_max_rt();
 80004d8:	f004 fabe 	bl	8004a58 <nrf24_clear_max_rt>

	      // Flush RX FIFO
	      nrf24_flush_rx();
 80004dc:	f004 fa75 	bl	80049ca <nrf24_flush_rx>

	      // Power up
	      nrf24_pwr_up();
 80004e0:	f004 f98e 	bl	8004800 <nrf24_pwr_up>
	      BSP_delayMs(2);
 80004e4:	2002      	movs	r0, #2
 80004e6:	f000 f84d 	bl	8000584 <BSP_delayMs>

	      // Start listening (this might set MASK_RX_DR=1)
	      nrf24_listen();
 80004ea:	f004 fac6 	bl	8004a7a <nrf24_listen>
	      // Enable RX_DR interrupt
	          uint8_t config_val = 0x0F;  // RX mode, powered up, interrupts enabled
 80004ee:	466b      	mov	r3, sp
 80004f0:	1dd9      	adds	r1, r3, #7
 80004f2:	230f      	movs	r3, #15
	          nrf24_w_reg(0x00, &config_val, 1);
 80004f4:	2201      	movs	r2, #1
 80004f6:	2000      	movs	r0, #0
	          uint8_t config_val = 0x0F;  // RX mode, powered up, interrupts enabled
 80004f8:	700b      	strb	r3, [r1, #0]
	          nrf24_w_reg(0x00, &config_val, 1);
 80004fa:	f004 f933 	bl	8004764 <nrf24_w_reg>
}
 80004fe:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8000500:	08006250 	.word	0x08006250

08000504 <verify_rx_mode>:
}



void verify_rx_mode(void)
{
 8000504:	b570      	push	{r4, r5, r6, lr}
    uint8_t config = nrf24_r_reg(0x00, 1);
 8000506:	2101      	movs	r1, #1
 8000508:	2000      	movs	r0, #0
 800050a:	f004 f949 	bl	80047a0 <nrf24_r_reg>
 800050e:	0005      	movs	r5, r0
    uint8_t status = nrf24_r_status();
 8000510:	f004 fa64 	bl	80049dc <nrf24_r_status>
    uint8_t en_rxaddr = nrf24_r_reg(0x02, 1);
 8000514:	2101      	movs	r1, #1
 8000516:	2002      	movs	r0, #2
 8000518:	f004 f942 	bl	80047a0 <nrf24_r_reg>
    uint8_t rx_pw_p0 = nrf24_r_reg(0x11, 1);
 800051c:	2101      	movs	r1, #1
    uint8_t en_rxaddr = nrf24_r_reg(0x02, 1);
 800051e:	0004      	movs	r4, r0
    uint8_t rx_pw_p0 = nrf24_r_reg(0x11, 1);
 8000520:	2011      	movs	r0, #17
 8000522:	f004 f93d 	bl	80047a0 <nrf24_r_reg>

    // CONFIG should be 0x0F (RX mode, powered up, interrupts enabled)
    if (config != 0x0F) {
 8000526:	2d0f      	cmp	r5, #15
 8000528:	d000      	beq.n	800052c <verify_rx_mode+0x28>
        while(1);  // Wrong config
 800052a:	e7fe      	b.n	800052a <verify_rx_mode+0x26>
    }

    // EN_RXADDR should have bit 0 set (pipe 0 enabled)
    if (!(en_rxaddr & 0x01)) {
 800052c:	2101      	movs	r1, #1
 800052e:	420c      	tst	r4, r1
 8000530:	d100      	bne.n	8000534 <verify_rx_mode+0x30>
        while(1);  // Pipe 0 not enabled
 8000532:	e7fe      	b.n	8000532 <verify_rx_mode+0x2e>
    }

    // RX_PW_P0 should be PLD_S (payload size for pipe 0)
    if (rx_pw_p0 != PLD_S) {
 8000534:	2820      	cmp	r0, #32
 8000536:	d000      	beq.n	800053a <verify_rx_mode+0x36>
        while(1);  // Wrong payload size
 8000538:	e7fe      	b.n	8000538 <verify_rx_mode+0x34>
    }

    // CE pin should be HIGH (listening)
    uint8_t ce_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 800053a:	4803      	ldr	r0, [pc, #12]	@ (8000548 <verify_rx_mode+0x44>)
 800053c:	f001 fb34 	bl	8001ba8 <HAL_GPIO_ReadPin>
    if (ce_state != GPIO_PIN_SET) {
 8000540:	2801      	cmp	r0, #1
 8000542:	d000      	beq.n	8000546 <verify_rx_mode+0x42>
        while(1);  // CE not high
 8000544:	e7fe      	b.n	8000544 <verify_rx_mode+0x40>
    }

    // All checks passed
}
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	50000400 	.word	0x50000400

0800054c <Q_onError>:

#ifndef NDEBUG
    // light up the user LED
    //GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
    // for debugging, hang on in an endless loop...
    for (;;) {
 800054c:	e7fe      	b.n	800054c <Q_onError>
	...

08000550 <SysTick_Handler>:

void SysTick_Handler(void); // prototype
void SysTick_Handler(void) {
    QK_ISR_ENTRY();   // inform QK about entering an ISR
    sysTickCounter++;
    QF_TICK_X(0U, (void *)0);
 8000550:	2100      	movs	r1, #0
    sysTickCounter++;
 8000552:	4a0a      	ldr	r2, [pc, #40]	@ (800057c <SysTick_Handler+0x2c>)
void SysTick_Handler(void) {
 8000554:	b510      	push	{r4, lr}
    sysTickCounter++;
 8000556:	6813      	ldr	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 8000558:	0008      	movs	r0, r1
    sysTickCounter++;
 800055a:	3301      	adds	r3, #1
 800055c:	6013      	str	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 800055e:	f003 ffaf 	bl	80044c0 <QTimeEvt_tick_>
    uint32_t volatile tmp = SysTick->CTRL; // clear CTRL_COUNTFLAG
    QS_tickTime_ += QS_tickPeriod_; // account for the clock rollover
    Q_UNUSED_PAR(tmp);
#endif

    QK_ISR_EXIT();    // inform QK about exiting an ISR
 8000562:	f003 faeb 	bl	8003b3c <QF_int_disable_>
 8000566:	f003 fff3 	bl	8004550 <QK_sched_>
 800056a:	2800      	cmp	r0, #0
 800056c:	d003      	beq.n	8000576 <SysTick_Handler+0x26>
 800056e:	2280      	movs	r2, #128	@ 0x80
 8000570:	4b03      	ldr	r3, [pc, #12]	@ (8000580 <SysTick_Handler+0x30>)
 8000572:	0552      	lsls	r2, r2, #21
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	f003 faef 	bl	8003b58 <QF_int_enable_>
}
 800057a:	bd10      	pop	{r4, pc}
 800057c:	20000094 	.word	0x20000094
 8000580:	e000ed04 	.word	0xe000ed04

08000584 <BSP_delayMs>:

void BSP_delayMs(uint32_t ms) {
    uint32_t start = sysTickCounter;
 8000584:	4a03      	ldr	r2, [pc, #12]	@ (8000594 <BSP_delayMs+0x10>)
 8000586:	6811      	ldr	r1, [r2, #0]
    while ((sysTickCounter - start) < ms);
 8000588:	6813      	ldr	r3, [r2, #0]
 800058a:	1a5b      	subs	r3, r3, r1
 800058c:	4283      	cmp	r3, r0
 800058e:	d3fb      	bcc.n	8000588 <BSP_delayMs+0x4>
}
 8000590:	4770      	bx	lr
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	20000094 	.word	0x20000094

08000598 <EXTI0_1_IRQHandler>:
{
    QK_ISR_ENTRY();


    static QEvt const nrfEvt = { NRF_IRQ_SIG, 0U, 0U };
        QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 8000598:	480c      	ldr	r0, [pc, #48]	@ (80005cc <EXTI0_1_IRQHandler+0x34>)
{
 800059a:	b510      	push	{r4, lr}
        QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 800059c:	2300      	movs	r3, #0
 800059e:	490c      	ldr	r1, [pc, #48]	@ (80005d0 <EXTI0_1_IRQHandler+0x38>)
 80005a0:	4a0c      	ldr	r2, [pc, #48]	@ (80005d4 <EXTI0_1_IRQHandler+0x3c>)
 80005a2:	6800      	ldr	r0, [r0, #0]
 80005a4:	f003 fd10 	bl	8003fc8 <QActive_post_>



    __HAL_GPIO_EXTI_CLEAR_IT(RF_BUTTON_PIN);
 80005a8:	2201      	movs	r2, #1
 80005aa:	4b0b      	ldr	r3, [pc, #44]	@ (80005d8 <EXTI0_1_IRQHandler+0x40>)
 80005ac:	60da      	str	r2, [r3, #12]
 80005ae:	611a      	str	r2, [r3, #16]


    QK_ISR_EXIT();
 80005b0:	f003 fac4 	bl	8003b3c <QF_int_disable_>
 80005b4:	f003 ffcc 	bl	8004550 <QK_sched_>
 80005b8:	2800      	cmp	r0, #0
 80005ba:	d003      	beq.n	80005c4 <EXTI0_1_IRQHandler+0x2c>
 80005bc:	2280      	movs	r2, #128	@ 0x80
 80005be:	4b07      	ldr	r3, [pc, #28]	@ (80005dc <EXTI0_1_IRQHandler+0x44>)
 80005c0:	0552      	lsls	r2, r2, #21
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	f003 fac8 	bl	8003b58 <QF_int_enable_>
}
 80005c8:	bd10      	pop	{r4, pc}
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	08006360 	.word	0x08006360
 80005d0:	08006350 	.word	0x08006350
 80005d4:	0000ffff 	.word	0x0000ffff
 80005d8:	40021800 	.word	0x40021800
 80005dc:	e000ed04 	.word	0xe000ed04

080005e0 <TIM3_IRQHandler>:
}
*/
void TIM3_IRQHandler(void);
void TIM3_IRQHandler(void)
{
	if (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_UPDATE)) {
 80005e0:	480b      	ldr	r0, [pc, #44]	@ (8000610 <TIM3_IRQHandler+0x30>)
{
 80005e2:	b510      	push	{r4, lr}
	if (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_UPDATE)) {
 80005e4:	6803      	ldr	r3, [r0, #0]
 80005e6:	691a      	ldr	r2, [r3, #16]
 80005e8:	07d2      	lsls	r2, r2, #31
 80005ea:	d502      	bpl.n	80005f2 <TIM3_IRQHandler+0x12>
		__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 80005ec:	2202      	movs	r2, #2
 80005ee:	4252      	negs	r2, r2
 80005f0:	611a      	str	r2, [r3, #16]
	}

	QK_ISR_ENTRY();
    HAL_TIM_IRQHandler(&htim3);
 80005f2:	f002 fcfd 	bl	8002ff0 <HAL_TIM_IRQHandler>
    QK_ISR_EXIT();
 80005f6:	f003 faa1 	bl	8003b3c <QF_int_disable_>
 80005fa:	f003 ffa9 	bl	8004550 <QK_sched_>
 80005fe:	2800      	cmp	r0, #0
 8000600:	d003      	beq.n	800060a <TIM3_IRQHandler+0x2a>
 8000602:	2280      	movs	r2, #128	@ 0x80
 8000604:	4b03      	ldr	r3, [pc, #12]	@ (8000614 <TIM3_IRQHandler+0x34>)
 8000606:	0552      	lsls	r2, r2, #21
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	f003 faa5 	bl	8003b58 <QF_int_enable_>
}
 800060e:	bd10      	pop	{r4, pc}
 8000610:	20000240 	.word	0x20000240
 8000614:	e000ed04 	.word	0xe000ed04

08000618 <HAL_TIM_IC_CaptureCallback>:
static uint8_t ii = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000618:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800061a:	0004      	movs	r4, r0
	// Read captured pulse width (in timer ticks / Âµs)
	    uint32_t pulse_length = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800061c:	2100      	movs	r1, #0
 800061e:	f002 fccc 	bl	8002fba <HAL_TIM_ReadCapturedValue>
	    // DHT11Evt *evt = Q_NEW(DHT11Evt, DHT11_TIMER_IC_SIG);
	    // evt->pulse_length = pulse_length;
	    // QACTIVE_POST(AO_Sensor, &evt->super, NULL);

	    // Debug output
	    uint32_t sr = htim->Instance->SR;
 8000622:	6823      	ldr	r3, [r4, #0]
	    uint32_t dier = htim->Instance->DIER;
	    printf("SR=0x%04lx DIER=0x%04lx i=%u pulse=%lu\n", sr, dier, ii++, pulse_length);
 8000624:	4c05      	ldr	r4, [pc, #20]	@ (800063c <HAL_TIM_IC_CaptureCallback+0x24>)
	    uint32_t sr = htim->Instance->SR;
 8000626:	6919      	ldr	r1, [r3, #16]
	    uint32_t dier = htim->Instance->DIER;
 8000628:	68da      	ldr	r2, [r3, #12]
	    printf("SR=0x%04lx DIER=0x%04lx i=%u pulse=%lu\n", sr, dier, ii++, pulse_length);
 800062a:	7823      	ldrb	r3, [r4, #0]
 800062c:	1c5d      	adds	r5, r3, #1
 800062e:	7025      	strb	r5, [r4, #0]
 8000630:	4c03      	ldr	r4, [pc, #12]	@ (8000640 <HAL_TIM_IC_CaptureCallback+0x28>)
 8000632:	9000      	str	r0, [sp, #0]
 8000634:	0020      	movs	r0, r4
 8000636:	f004 fd31 	bl	800509c <iprintf>
    //QACTIVE_POST(AO_Sensor, &evt->super, NULL);
    uint32_t sr = htim->Instance->SR;
	uint32_t dier = htim->Instance->DIER;
	printf("SR=0x%04lx DIER=0x%04lx i=%u\n", sr, dier, ii++);
	*/
}
 800063a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 800063c:	20000090 	.word	0x20000090
 8000640:	08006256 	.word	0x08006256

08000644 <BSP_init>:


//============================================================================
// BSP functions...

void BSP_init(void) {
 8000644:	b510      	push	{r4, lr}
    // Initialize LEDs, buttons, UART, etc.
    HAL_Init();
 8000646:	f000 ff67 	bl	8001518 <HAL_Init>
    SystemClock_Config();  // configure system clock
 800064a:	f000 f8cf 	bl	80007ec <SystemClock_Config>
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000U);
 800064e:	f001 ff71 	bl	8002534 <HAL_RCC_GetHCLKFreq>
 8000652:	21fa      	movs	r1, #250	@ 0xfa
 8000654:	0089      	lsls	r1, r1, #2
 8000656:	f7ff fd6b 	bl	8000130 <__udivsi3>
 800065a:	f001 f9d1 	bl	8001a00 <HAL_SYSTICK_Config>

    // start TIM14
	if (HAL_TIM_Base_Start(&htim14) != HAL_OK) {
 800065e:	4816      	ldr	r0, [pc, #88]	@ (80006b8 <BSP_init+0x74>)
 8000660:	f002 fc82 	bl	8002f68 <HAL_TIM_Base_Start>
 8000664:	2800      	cmp	r0, #0
 8000666:	d001      	beq.n	800066c <BSP_init+0x28>
		Error_Handler();
 8000668:	f000 f8b8 	bl	80007dc <Error_Handler>
	}
	// start TIM17

	if (HAL_TIM_Base_Start(&htim17) != HAL_OK) {
 800066c:	4813      	ldr	r0, [pc, #76]	@ (80006bc <BSP_init+0x78>)
 800066e:	f002 fc7b 	bl	8002f68 <HAL_TIM_Base_Start>
 8000672:	2800      	cmp	r0, #0
 8000674:	d001      	beq.n	800067a <BSP_init+0x36>
		Error_Handler();
 8000676:	f000 f8b1 	bl	80007dc <Error_Handler>
	}
	TIM3->CR1 |= TIM_CR1_UDIS;
 800067a:	2302      	movs	r3, #2
 800067c:	4a10      	ldr	r2, [pc, #64]	@ (80006c0 <BSP_init+0x7c>)
	//if (HAL_TIM_Base_Start(&htim16) != HAL_OK) {
	//		Error_Handler();
	//	}
	if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 800067e:	4c11      	ldr	r4, [pc, #68]	@ (80006c4 <BSP_init+0x80>)
	TIM3->CR1 |= TIM_CR1_UDIS;
 8000680:	6811      	ldr	r1, [r2, #0]
	if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 8000682:	0020      	movs	r0, r4
	TIM3->CR1 |= TIM_CR1_UDIS;
 8000684:	430b      	orrs	r3, r1
 8000686:	6013      	str	r3, [r2, #0]
	if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 8000688:	f002 fc6e 	bl	8002f68 <HAL_TIM_Base_Start>
 800068c:	2800      	cmp	r0, #0
 800068e:	d001      	beq.n	8000694 <BSP_init+0x50>
			Error_Handler();
 8000690:	f000 f8a4 	bl	80007dc <Error_Handler>
		}

	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000694:	2100      	movs	r1, #0
 8000696:	0020      	movs	r0, r4
 8000698:	f002 fffc 	bl	8003694 <HAL_TIM_IC_Start_IT>
	__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_UPDATE);
 800069c:	2101      	movs	r1, #1
 800069e:	6823      	ldr	r3, [r4, #0]
 80006a0:	68da      	ldr	r2, [r3, #12]
 80006a2:	438a      	bics	r2, r1
 80006a4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 80006a6:	2202      	movs	r2, #2
 80006a8:	4252      	negs	r2, r2
 80006aa:	611a      	str	r2, [r3, #16]

	ssd1306_Init();
 80006ac:	f004 fbce 	bl	8004e4c <ssd1306_Init>
	init_nrf();
 80006b0:	f7ff feb4 	bl	800041c <init_nrf>

	// Start input capture with DMA
	//HAL_TIM_IC_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t *)dht11_dma_buffer, DHT11_MAX_EDGES);
	//printf("test \n");

}
 80006b4:	bd10      	pop	{r4, pc}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	200001f4 	.word	0x200001f4
 80006bc:	200001a8 	.word	0x200001a8
 80006c0:	40000400 	.word	0x40000400
 80006c4:	20000240 	.word	0x20000240

080006c8 <QF_onStartup>:

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 80006c8:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <QF_onStartup+0x60>)
 80006ca:	2164      	movs	r1, #100	@ 0x64
 80006cc:	6818      	ldr	r0, [r3, #0]
void QF_onStartup(void) {
 80006ce:	b510      	push	{r4, lr}
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 80006d0:	f7ff fd2e 	bl	8000130 <__udivsi3>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d4:	2380      	movs	r3, #128	@ 0x80
 80006d6:	3801      	subs	r0, #1
 80006d8:	4914      	ldr	r1, [pc, #80]	@ (800072c <QF_onStartup+0x64>)
 80006da:	045b      	lsls	r3, r3, #17
 80006dc:	4298      	cmp	r0, r3
 80006de:	d20c      	bcs.n	80006fa <QF_onStartup+0x32>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e0:	4a13      	ldr	r2, [pc, #76]	@ (8000730 <QF_onStartup+0x68>)
 80006e2:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006e4:	20c0      	movs	r0, #192	@ 0xc0
 80006e6:	6a0b      	ldr	r3, [r1, #32]
 80006e8:	0600      	lsls	r0, r0, #24
 80006ea:	021b      	lsls	r3, r3, #8
 80006ec:	0a1b      	lsrs	r3, r3, #8
 80006ee:	4303      	orrs	r3, r0
 80006f0:	620b      	str	r3, [r1, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f2:	2300      	movs	r3, #0
 80006f4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006f6:	3307      	adds	r3, #7
 80006f8:	6013      	str	r3, [r2, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006fa:	20c7      	movs	r0, #199	@ 0xc7
 80006fc:	24ff      	movs	r4, #255	@ 0xff
 80006fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000734 <QF_onStartup+0x6c>)
 8000700:	0080      	lsls	r0, r0, #2
 8000702:	581a      	ldr	r2, [r3, r0]
 8000704:	43a2      	bics	r2, r4
 8000706:	501a      	str	r2, [r3, r0]
 8000708:	3818      	subs	r0, #24
 800070a:	581a      	ldr	r2, [r3, r0]
 800070c:	4c0a      	ldr	r4, [pc, #40]	@ (8000738 <QF_onStartup+0x70>)
 800070e:	4022      	ands	r2, r4
 8000710:	501a      	str	r2, [r3, r0]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000712:	2080      	movs	r0, #128	@ 0x80
 8000714:	6a0a      	ldr	r2, [r1, #32]
 8000716:	05c0      	lsls	r0, r0, #23
 8000718:	0212      	lsls	r2, r2, #8
 800071a:	0a12      	lsrs	r2, r2, #8
 800071c:	4302      	orrs	r2, r0
 800071e:	620a      	str	r2, [r1, #32]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000720:	2220      	movs	r2, #32
 8000722:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(EXTI0_1_IRQn);

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 8000724:	bd10      	pop	{r4, pc}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	20000000 	.word	0x20000000
 800072c:	e000ed00 	.word	0xe000ed00
 8000730:	e000e010 	.word	0xe000e010
 8000734:	e000e100 	.word	0xe000e100
 8000738:	ffff00ff 	.word	0xffff00ff

0800073c <QK_onIdle>:
//............................................................................
void QF_onCleanup(void) {
}

//............................................................................
void QK_onIdle(void) {
 800073c:	4770      	bx	lr
	...

08000740 <display_temp>:

static void display_text(char * text, uint8_t x, uint8_t y);
static void RectangleFill(uint8_t percent);

void display_temp(uint16_t temp)
{
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	0004      	movs	r4, r0
static void display_text(char * text, uint8_t x, uint8_t y) {
    //ssd1306_Fill(Black);

    ssd1306_SetCursor(x, y);

    ssd1306_WriteString(text, Font_16x26, White);
 8000744:	2501      	movs	r5, #1
{
 8000746:	b087      	sub	sp, #28
	ssd1306_Fill(Black);
 8000748:	2000      	movs	r0, #0
 800074a:	f004 fa83 	bl	8004c54 <ssd1306_Fill>
	sprintf(buffer, "%u", temp);
 800074e:	0022      	movs	r2, r4
 8000750:	490f      	ldr	r1, [pc, #60]	@ (8000790 <display_temp+0x50>)
 8000752:	a802      	add	r0, sp, #8
 8000754:	f004 fd12 	bl	800517c <siprintf>
    ssd1306_SetCursor(x, y);
 8000758:	2104      	movs	r1, #4
 800075a:	2000      	movs	r0, #0
 800075c:	f004 fb2a 	bl	8004db4 <ssd1306_SetCursor>
    ssd1306_WriteString(text, Font_16x26, White);
 8000760:	4c0c      	ldr	r4, [pc, #48]	@ (8000794 <display_temp+0x54>)
 8000762:	9500      	str	r5, [sp, #0]
 8000764:	6821      	ldr	r1, [r4, #0]
 8000766:	6862      	ldr	r2, [r4, #4]
 8000768:	68a3      	ldr	r3, [r4, #8]
 800076a:	a802      	add	r0, sp, #8
 800076c:	f004 fb08 	bl	8004d80 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8000770:	f004 fa7e 	bl	8004c70 <ssd1306_UpdateScreen>
    ssd1306_SetCursor(x, y);
 8000774:	2104      	movs	r1, #4
 8000776:	201e      	movs	r0, #30
 8000778:	f004 fb1c 	bl	8004db4 <ssd1306_SetCursor>
    ssd1306_WriteString(text, Font_16x26, White);
 800077c:	cc0e      	ldmia	r4!, {r1, r2, r3}
 800077e:	9500      	str	r5, [sp, #0]
 8000780:	4805      	ldr	r0, [pc, #20]	@ (8000798 <display_temp+0x58>)
 8000782:	f004 fafd 	bl	8004d80 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000786:	f004 fa73 	bl	8004c70 <ssd1306_UpdateScreen>
}
 800078a:	b007      	add	sp, #28
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	46c0      	nop			@ (mov r8, r8)
 8000790:	0800627e 	.word	0x0800627e
 8000794:	080064a4 	.word	0x080064a4
 8000798:	08006281 	.word	0x08006281

0800079c <display_dry>:
{
 800079c:	b510      	push	{r4, lr}
 800079e:	0004      	movs	r4, r0
 80007a0:	b086      	sub	sp, #24
	ssd1306_Fill(Black);
 80007a2:	2000      	movs	r0, #0
 80007a4:	f004 fa56 	bl	8004c54 <ssd1306_Fill>
	sprintf(buffer, "%u", dryness_percent);
 80007a8:	0022      	movs	r2, r4
 80007aa:	490b      	ldr	r1, [pc, #44]	@ (80007d8 <display_dry+0x3c>)
 80007ac:	a802      	add	r0, sp, #8
 80007ae:	f004 fce5 	bl	800517c <siprintf>
}


static void RectangleFill(uint8_t percent) {
	percent = 100U - percent; //invert so dryness is less white block
 80007b2:	2164      	movs	r1, #100	@ 0x64
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 80007b4:	207f      	movs	r0, #127	@ 0x7f
	percent = 100U - percent; //invert so dryness is less white block
 80007b6:	1b0c      	subs	r4, r1, r4
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 80007b8:	b2e4      	uxtb	r4, r4
 80007ba:	4360      	muls	r0, r4
 80007bc:	f7ff fd42 	bl	8000244 <__divsi3>

	ssd1306_FillRectangle(1, 1, x2, SSD1306_HEIGHT-1, White);
 80007c0:	b2c2      	uxtb	r2, r0
 80007c2:	2001      	movs	r0, #1
 80007c4:	231f      	movs	r3, #31
 80007c6:	0001      	movs	r1, r0
 80007c8:	9000      	str	r0, [sp, #0]
 80007ca:	f004 faf9 	bl	8004dc0 <ssd1306_FillRectangle>
	ssd1306_UpdateScreen();
 80007ce:	f004 fa4f 	bl	8004c70 <ssd1306_UpdateScreen>
}
 80007d2:	b006      	add	sp, #24
 80007d4:	bd10      	pop	{r4, pc}
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	0800627e 	.word	0x0800627e

080007dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007dc:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007de:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 80007e0:	2100      	movs	r1, #0
 80007e2:	4801      	ldr	r0, [pc, #4]	@ (80007e8 <Error_Handler+0xc>)
 80007e4:	f7ff feb2 	bl	800054c <Q_onError>
 80007e8:	08006283 	.word	0x08006283

080007ec <SystemClock_Config>:
{
 80007ec:	b530      	push	{r4, r5, lr}
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80007ee:	2507      	movs	r5, #7
 80007f0:	2401      	movs	r4, #1
{
 80007f2:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007f4:	2214      	movs	r2, #20
 80007f6:	2100      	movs	r1, #0
 80007f8:	a807      	add	r0, sp, #28
 80007fa:	f004 fddf 	bl	80053bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fe:	2214      	movs	r2, #20
 8000800:	2100      	movs	r1, #0
 8000802:	4668      	mov	r0, sp
 8000804:	f004 fdda 	bl	80053bc <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000808:	4a0e      	ldr	r2, [pc, #56]	@ (8000844 <SystemClock_Config+0x58>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080a:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800080c:	6813      	ldr	r3, [r2, #0]
 800080e:	43ab      	bics	r3, r5
 8000810:	4323      	orrs	r3, r4
 8000812:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000814:	2380      	movs	r3, #128	@ 0x80
 8000816:	025b      	lsls	r3, r3, #9
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000818:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800081a:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800081c:	f001 fc84 	bl	8002128 <HAL_RCC_OscConfig>
 8000820:	2800      	cmp	r0, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x3c>
    Error_Handler();
 8000824:	f7ff ffda 	bl	80007dc <Error_Handler>
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800082a:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800082c:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800082e:	0021      	movs	r1, r4
 8000830:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000832:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000834:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000836:	f001 fdd1 	bl	80023dc <HAL_RCC_ClockConfig>
 800083a:	2800      	cmp	r0, #0
 800083c:	d1f2      	bne.n	8000824 <SystemClock_Config+0x38>
}
 800083e:	b00d      	add	sp, #52	@ 0x34
 8000840:	bd30      	pop	{r4, r5, pc}
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	40022000 	.word	0x40022000

08000848 <main>:
{
 8000848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800084a:	b0a1      	sub	sp, #132	@ 0x84
  HAL_Init();
 800084c:	f000 fe64 	bl	8001518 <HAL_Init>
  SystemClock_Config();
 8000850:	f7ff ffcc 	bl	80007ec <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	2214      	movs	r2, #20
 8000856:	2100      	movs	r1, #0
 8000858:	a818      	add	r0, sp, #96	@ 0x60
 800085a:	f004 fdaf 	bl	80053bc <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800085e:	2204      	movs	r2, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000860:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000862:	2402      	movs	r4, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000864:	4ddd      	ldr	r5, [pc, #884]	@ (8000bdc <main+0x394>)
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 8000866:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000868:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 800086a:	2122      	movs	r1, #34	@ 0x22
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086c:	4313      	orrs	r3, r2
 800086e:	636b      	str	r3, [r5, #52]	@ 0x34
 8000870:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 8000872:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000874:	4013      	ands	r3, r2
 8000876:	9304      	str	r3, [sp, #16]
 8000878:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800087a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800087c:	321c      	adds	r2, #28
 800087e:	4313      	orrs	r3, r2
 8000880:	636b      	str	r3, [r5, #52]	@ 0x34
 8000882:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2600      	movs	r6, #0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000886:	4013      	ands	r3, r2
 8000888:	9305      	str	r3, [sp, #20]
 800088a:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000890:	433b      	orrs	r3, r7
 8000892:	636b      	str	r3, [r5, #52]	@ 0x34
 8000894:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8000896:	403b      	ands	r3, r7
 8000898:	9306      	str	r3, [sp, #24]
 800089a:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800089e:	4323      	orrs	r3, r4
 80008a0:	636b      	str	r3, [r5, #52]	@ 0x34
 80008a2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80008a4:	4023      	ands	r3, r4
 80008a6:	9307      	str	r3, [sp, #28]
 80008a8:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 80008aa:	f001 f983 	bl	8001bb4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2103      	movs	r1, #3
 80008b2:	48cb      	ldr	r0, [pc, #812]	@ (8000be0 <main+0x398>)
 80008b4:	f001 f97e 	bl	8001bb4 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 80008b8:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008ba:	4bca      	ldr	r3, [pc, #808]	@ (8000be4 <main+0x39c>)
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 80008bc:	a918      	add	r1, sp, #96	@ 0x60
 80008be:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c0:	9319      	str	r3, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pin = RF_BTN_Pin;
 80008c2:	9718      	str	r7, [sp, #96]	@ 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	961a      	str	r6, [sp, #104]	@ 0x68
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f001 f8b5 	bl	8001a34 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ca:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = TEMP_Pin|Water_Pump_Pin;
 80008cc:	2322      	movs	r3, #34	@ 0x22
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ce:	a918      	add	r1, sp, #96	@ 0x60
 80008d0:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = TEMP_Pin|Water_Pump_Pin;
 80008d2:	9318      	str	r3, [sp, #96]	@ 0x60
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d4:	9719      	str	r7, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	961a      	str	r6, [sp, #104]	@ 0x68
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	961b      	str	r6, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008da:	f001 f8ab 	bl	8001a34 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 80008de:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e0:	48bf      	ldr	r0, [pc, #764]	@ (8000be0 <main+0x398>)
 80008e2:	a918      	add	r1, sp, #96	@ 0x60
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 80008e4:	9318      	str	r3, [sp, #96]	@ 0x60
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008e6:	941b      	str	r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	9719      	str	r7, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	961a      	str	r6, [sp, #104]	@ 0x68
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ec:	f001 f8a2 	bl	8001a34 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80008f0:	0031      	movs	r1, r6
 80008f2:	0032      	movs	r2, r6
 80008f4:	2005      	movs	r0, #5
 80008f6:	f001 f859 	bl	80019ac <HAL_NVIC_SetPriority>
  hi2c1.Instance = I2C1;
 80008fa:	4cbb      	ldr	r4, [pc, #748]	@ (8000be8 <main+0x3a0>)
 80008fc:	4bbb      	ldr	r3, [pc, #748]	@ (8000bec <main+0x3a4>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008fe:	0020      	movs	r0, r4
  hi2c1.Instance = I2C1;
 8000900:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x0090194B;
 8000902:	4bbb      	ldr	r3, [pc, #748]	@ (8000bf0 <main+0x3a8>)
  hi2c1.Init.OwnAddress1 = 0;
 8000904:	60a6      	str	r6, [r4, #8]
  hi2c1.Init.Timing = 0x0090194B;
 8000906:	6063      	str	r3, [r4, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000908:	60e7      	str	r7, [r4, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800090a:	6126      	str	r6, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800090c:	6166      	str	r6, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800090e:	61a6      	str	r6, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000910:	61e6      	str	r6, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000912:	6226      	str	r6, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000914:	f001 fa86 	bl	8001e24 <HAL_I2C_Init>
 8000918:	0001      	movs	r1, r0
 800091a:	42b0      	cmp	r0, r6
 800091c:	d001      	beq.n	8000922 <main+0xda>
    Error_Handler();
 800091e:	f7ff ff5d 	bl	80007dc <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000922:	0020      	movs	r0, r4
 8000924:	f001 fbb6 	bl	8002094 <HAL_I2CEx_ConfigAnalogFilter>
 8000928:	1e01      	subs	r1, r0, #0
 800092a:	d1f8      	bne.n	800091e <main+0xd6>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800092c:	0020      	movs	r0, r4
 800092e:	f001 fbd7 	bl	80020e0 <HAL_I2CEx_ConfigDigitalFilter>
 8000932:	1e06      	subs	r6, r0, #0
 8000934:	d1f3      	bne.n	800091e <main+0xd6>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000936:	220c      	movs	r2, #12
 8000938:	0001      	movs	r1, r0
 800093a:	a80b      	add	r0, sp, #44	@ 0x2c
 800093c:	f004 fd3e 	bl	80053bc <memset>
  hadc1.Instance = ADC1;
 8000940:	4cac      	ldr	r4, [pc, #688]	@ (8000bf4 <main+0x3ac>)
 8000942:	4bad      	ldr	r3, [pc, #692]	@ (8000bf8 <main+0x3b0>)
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000944:	0022      	movs	r2, r4
  hadc1.Instance = ADC1;
 8000946:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000948:	2380      	movs	r3, #128	@ 0x80
 800094a:	05db      	lsls	r3, r3, #23
 800094c:	6063      	str	r3, [r4, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800094e:	2380      	movs	r3, #128	@ 0x80
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000950:	322c      	adds	r2, #44	@ 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000952:	061b      	lsls	r3, r3, #24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000954:	7016      	strb	r6, [r2, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000956:	6123      	str	r3, [r4, #16]
  hadc1.Init.OversamplingMode = DISABLE;
 8000958:	0022      	movs	r2, r4
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800095a:	2304      	movs	r3, #4
  hadc1.Init.OversamplingMode = DISABLE;
 800095c:	323c      	adds	r2, #60	@ 0x3c
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800095e:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000960:	0020      	movs	r0, r4
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000962:	1c63      	adds	r3, r4, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000964:	60a6      	str	r6, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000966:	60e6      	str	r6, [r4, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000968:	8326      	strh	r6, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800096a:	76a6      	strb	r6, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 800096c:	61e7      	str	r7, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800096e:	77de      	strb	r6, [r3, #31]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000970:	6266      	str	r6, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000972:	62a6      	str	r6, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000974:	6326      	str	r6, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000976:	6366      	str	r6, [r4, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000978:	7016      	strb	r6, [r2, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800097a:	64e6      	str	r6, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800097c:	f000 fde2 	bl	8001544 <HAL_ADC_Init>
 8000980:	2800      	cmp	r0, #0
 8000982:	d1cc      	bne.n	800091e <main+0xd6>
  sConfig.Channel = ADC_CHANNEL_4;
 8000984:	4b9d      	ldr	r3, [pc, #628]	@ (8000bfc <main+0x3b4>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000986:	0020      	movs	r0, r4
 8000988:	a90b      	add	r1, sp, #44	@ 0x2c
  sConfig.Channel = ADC_CHANNEL_4;
 800098a:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800098c:	970c      	str	r7, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800098e:	f000 fee9 	bl	8001764 <HAL_ADC_ConfigChannel>
 8000992:	1e03      	subs	r3, r0, #0
 8000994:	d1c3      	bne.n	800091e <main+0xd6>
  hspi1.Instance = SPI1;
 8000996:	489a      	ldr	r0, [pc, #616]	@ (8000c00 <main+0x3b8>)
 8000998:	4a9a      	ldr	r2, [pc, #616]	@ (8000c04 <main+0x3bc>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800099a:	2410      	movs	r4, #16
  hspi1.Instance = SPI1;
 800099c:	6002      	str	r2, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800099e:	2282      	movs	r2, #130	@ 0x82
 80009a0:	0052      	lsls	r2, r2, #1
 80009a2:	6042      	str	r2, [r0, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009a4:	22e0      	movs	r2, #224	@ 0xe0
 80009a6:	00d2      	lsls	r2, r2, #3
 80009a8:	60c2      	str	r2, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009aa:	2280      	movs	r2, #128	@ 0x80
 80009ac:	0092      	lsls	r2, r2, #2
 80009ae:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 80009b0:	3afa      	subs	r2, #250	@ 0xfa
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009b2:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009b4:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009b6:	6143      	str	r3, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009b8:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ba:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009bc:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009be:	3aff      	subs	r2, #255	@ 0xff
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009c0:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009c2:	3308      	adds	r3, #8
 80009c4:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80009c6:	61c4      	str	r4, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 80009c8:	62c2      	str	r2, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009ca:	f001 ff7b 	bl	80028c4 <HAL_SPI_Init>
 80009ce:	1e03      	subs	r3, r0, #0
 80009d0:	d1a5      	bne.n	800091e <main+0xd6>
  htim17.Instance = TIM17;
 80009d2:	488d      	ldr	r0, [pc, #564]	@ (8000c08 <main+0x3c0>)
 80009d4:	4a8d      	ldr	r2, [pc, #564]	@ (8000c0c <main+0x3c4>)
  htim17.Init.Period = 65535;
 80009d6:	4e8e      	ldr	r6, [pc, #568]	@ (8000c10 <main+0x3c8>)
  htim17.Instance = TIM17;
 80009d8:	6002      	str	r2, [r0, #0]
  htim17.Init.Prescaler = 47999;
 80009da:	4a8e      	ldr	r2, [pc, #568]	@ (8000c14 <main+0x3cc>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009dc:	6083      	str	r3, [r0, #8]
  htim17.Init.Prescaler = 47999;
 80009de:	6042      	str	r2, [r0, #4]
  htim17.Init.Period = 65535;
 80009e0:	60c6      	str	r6, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e2:	6103      	str	r3, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 80009e4:	6143      	str	r3, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e6:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80009e8:	f002 fbf0 	bl	80031cc <HAL_TIM_Base_Init>
 80009ec:	1e07      	subs	r7, r0, #0
 80009ee:	d196      	bne.n	800091e <main+0xd6>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009f0:	0022      	movs	r2, r4
 80009f2:	0001      	movs	r1, r0
 80009f4:	a80e      	add	r0, sp, #56	@ 0x38
 80009f6:	f004 fce1 	bl	80053bc <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80009fa:	2214      	movs	r2, #20
 80009fc:	0039      	movs	r1, r7
 80009fe:	a818      	add	r0, sp, #96	@ 0x60
 8000a00:	f004 fcdc 	bl	80053bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a04:	220c      	movs	r2, #12
 8000a06:	0039      	movs	r1, r7
 8000a08:	a808      	add	r0, sp, #32
 8000a0a:	f004 fcd7 	bl	80053bc <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a0e:	0022      	movs	r2, r4
 8000a10:	0039      	movs	r1, r7
 8000a12:	a812      	add	r0, sp, #72	@ 0x48
 8000a14:	f004 fcd2 	bl	80053bc <memset>
  htim3.Instance = TIM3;
 8000a18:	4c7f      	ldr	r4, [pc, #508]	@ (8000c18 <main+0x3d0>)
 8000a1a:	4b80      	ldr	r3, [pc, #512]	@ (8000c1c <main+0x3d4>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a1c:	0020      	movs	r0, r4
  htim3.Instance = TIM3;
 8000a1e:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 47;
 8000a20:	232f      	movs	r3, #47	@ 0x2f
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a22:	60a7      	str	r7, [r4, #8]
  htim3.Init.Prescaler = 47;
 8000a24:	6063      	str	r3, [r4, #4]
  htim3.Init.Period = 65535;
 8000a26:	60e6      	str	r6, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a28:	6127      	str	r7, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a2a:	61a7      	str	r7, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a2c:	f002 fbce 	bl	80031cc <HAL_TIM_Base_Init>
 8000a30:	2800      	cmp	r0, #0
 8000a32:	d000      	beq.n	8000a36 <main+0x1ee>
 8000a34:	e773      	b.n	800091e <main+0xd6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a36:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a38:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a3a:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a3c:	a90e      	add	r1, sp, #56	@ 0x38
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a3e:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a40:	f002 fcf2 	bl	8003428 <HAL_TIM_ConfigClockSource>
 8000a44:	2800      	cmp	r0, #0
 8000a46:	d000      	beq.n	8000a4a <main+0x202>
 8000a48:	e769      	b.n	800091e <main+0xd6>
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000a4a:	0020      	movs	r0, r4
 8000a4c:	f002 fbe8 	bl	8003220 <HAL_TIM_IC_Init>
 8000a50:	2800      	cmp	r0, #0
 8000a52:	d000      	beq.n	8000a56 <main+0x20e>
 8000a54:	e763      	b.n	800091e <main+0xd6>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000a56:	2304      	movs	r3, #4
 8000a58:	9318      	str	r3, [sp, #96]	@ 0x60
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000a5a:	334c      	adds	r3, #76	@ 0x4c
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000a5c:	240a      	movs	r4, #10
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000a5e:	9319      	str	r3, [sp, #100]	@ 0x64
  sSlaveConfig.TriggerFilter = 0;
 8000a60:	2300      	movs	r3, #0
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000a62:	4f6d      	ldr	r7, [pc, #436]	@ (8000c18 <main+0x3d0>)
 8000a64:	a918      	add	r1, sp, #96	@ 0x60
 8000a66:	0038      	movs	r0, r7
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000a68:	941a      	str	r4, [sp, #104]	@ 0x68
  sSlaveConfig.TriggerFilter = 0;
 8000a6a:	931c      	str	r3, [sp, #112]	@ 0x70
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000a6c:	f002 fdde 	bl	800362c <HAL_TIM_SlaveConfigSynchro>
 8000a70:	2800      	cmp	r0, #0
 8000a72:	d000      	beq.n	8000a76 <main+0x22e>
 8000a74:	e753      	b.n	800091e <main+0xd6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a76:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a78:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a7a:	a908      	add	r1, sp, #32
 8000a7c:	0038      	movs	r0, r7
 8000a7e:	f002 fedd 	bl	800383c <HAL_TIMEx_MasterConfigSynchronization>
 8000a82:	1e02      	subs	r2, r0, #0
 8000a84:	d000      	beq.n	8000a88 <main+0x240>
 8000a86:	e74a      	b.n	800091e <main+0xd6>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000a88:	9412      	str	r4, [sp, #72]	@ 0x48
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000a8a:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfigIC.ICFilter = 0;
 8000a8c:	9015      	str	r0, [sp, #84]	@ 0x54
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a8e:	3c09      	subs	r4, #9
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a90:	0038      	movs	r0, r7
 8000a92:	a912      	add	r1, sp, #72	@ 0x48
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a94:	9413      	str	r4, [sp, #76]	@ 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a96:	f002 fc11 	bl	80032bc <HAL_TIM_IC_ConfigChannel>
 8000a9a:	1e03      	subs	r3, r0, #0
 8000a9c:	d000      	beq.n	8000aa0 <main+0x258>
 8000a9e:	e73e      	b.n	800091e <main+0xd6>
  htim14.Instance = TIM14;
 8000aa0:	485f      	ldr	r0, [pc, #380]	@ (8000c20 <main+0x3d8>)
 8000aa2:	4a60      	ldr	r2, [pc, #384]	@ (8000c24 <main+0x3dc>)
  htim14.Init.Period = 65535;
 8000aa4:	60c6      	str	r6, [r0, #12]
  htim14.Instance = TIM14;
 8000aa6:	6002      	str	r2, [r0, #0]
  htim14.Init.Prescaler = 0;
 8000aa8:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aaa:	6083      	str	r3, [r0, #8]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aac:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aae:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ab0:	f002 fb8c 	bl	80031cc <HAL_TIM_Base_Init>
 8000ab4:	1e06      	subs	r6, r0, #0
 8000ab6:	d000      	beq.n	8000aba <main+0x272>
 8000ab8:	e731      	b.n	800091e <main+0xd6>
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000aba:	0001      	movs	r1, r0
 8000abc:	2220      	movs	r2, #32
 8000abe:	a818      	add	r0, sp, #96	@ 0x60
 8000ac0:	f004 fc7c 	bl	80053bc <memset>
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8000ac4:	2280      	movs	r2, #128	@ 0x80
 8000ac6:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8000ac8:	0292      	lsls	r2, r2, #10
 8000aca:	4313      	orrs	r3, r2
 8000acc:	63eb      	str	r3, [r5, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000ace:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad0:	20a0      	movs	r0, #160	@ 0xa0
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	930e      	str	r3, [sp, #56]	@ 0x38
  (void)tmpreg;
 8000ad6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000ad8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8000ada:	a912      	add	r1, sp, #72	@ 0x48
 8000adc:	4323      	orrs	r3, r4
 8000ade:	636b      	str	r3, [r5, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000ae0:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000ae2:	2502      	movs	r5, #2
 8000ae4:	4023      	ands	r3, r4
 8000ae6:	930b      	str	r3, [sp, #44]	@ 0x2c
  (void)tmpreg;
 8000ae8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000aea:	2304      	movs	r3, #4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aec:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000aee:	9312      	str	r3, [sp, #72]	@ 0x48
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000af0:	9513      	str	r5, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000af2:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000af4:	9614      	str	r6, [sp, #80]	@ 0x50
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000af6:	9615      	str	r6, [sp, #84]	@ 0x54
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000af8:	9616      	str	r6, [sp, #88]	@ 0x58
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afa:	f002 fed2 	bl	80038a2 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afe:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000b00:	2308      	movs	r3, #8
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b02:	a912      	add	r1, sp, #72	@ 0x48
 8000b04:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000b06:	9312      	str	r3, [sp, #72]	@ 0x48
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b08:	9513      	str	r5, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000b0a:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b0c:	9614      	str	r6, [sp, #80]	@ 0x50
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b0e:	9615      	str	r6, [sp, #84]	@ 0x54
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b10:	9616      	str	r6, [sp, #88]	@ 0x58
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b12:	f002 fec6 	bl	80038a2 <LL_GPIO_Init>
  USART_InitStruct.BaudRate = 115200;
 8000b16:	23e1      	movs	r3, #225	@ 0xe1
 8000b18:	025b      	lsls	r3, r3, #9
 8000b1a:	9319      	str	r3, [sp, #100]	@ 0x64
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000b1c:	230c      	movs	r3, #12
  LL_USART_Init(USART2, &USART_InitStruct);
 8000b1e:	4d42      	ldr	r5, [pc, #264]	@ (8000c28 <main+0x3e0>)
 8000b20:	a918      	add	r1, sp, #96	@ 0x60
 8000b22:	0028      	movs	r0, r5
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000b24:	931d      	str	r3, [sp, #116]	@ 0x74
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000b26:	9618      	str	r6, [sp, #96]	@ 0x60
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000b28:	961a      	str	r6, [sp, #104]	@ 0x68
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000b2a:	961b      	str	r6, [sp, #108]	@ 0x6c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000b2c:	961c      	str	r6, [sp, #112]	@ 0x70
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000b2e:	961e      	str	r6, [sp, #120]	@ 0x78
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000b30:	961f      	str	r6, [sp, #124]	@ 0x7c
  LL_USART_Init(USART2, &USART_InitStruct);
 8000b32:	f002 ff97 	bl	8003a64 <LL_USART_Init>
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b36:	686b      	ldr	r3, [r5, #4]
 8000b38:	4a3c      	ldr	r2, [pc, #240]	@ (8000c2c <main+0x3e4>)
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000b3a:	2180      	movs	r1, #128	@ 0x80
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b3c:	4013      	ands	r3, r2
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000b3e:	222a      	movs	r2, #42	@ 0x2a
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b40:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000b42:	68ab      	ldr	r3, [r5, #8]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000b44:	0389      	lsls	r1, r1, #14
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000b46:	4393      	bics	r3, r2
 8000b48:	60ab      	str	r3, [r5, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000b4a:	682b      	ldr	r3, [r5, #0]
 8000b4c:	431c      	orrs	r4, r3
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000b4e:	2380      	movs	r3, #128	@ 0x80
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000b50:	602c      	str	r4, [r5, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000b52:	03db      	lsls	r3, r3, #15
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000b54:	69ea      	ldr	r2, [r5, #28]
 8000b56:	420a      	tst	r2, r1
 8000b58:	d0fc      	beq.n	8000b54 <main+0x30c>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000b5a:	69ea      	ldr	r2, [r5, #28]
 8000b5c:	421a      	tst	r2, r3
 8000b5e:	d0f9      	beq.n	8000b54 <main+0x30c>
      QACTIVE_START(&MainApp_inst,           // AO pointer
 8000b60:	2400      	movs	r4, #0
  printf("test \n");
 8000b62:	4833      	ldr	r0, [pc, #204]	@ (8000c30 <main+0x3e8>)
 8000b64:	f004 fb00 	bl	8005168 <puts>
  QF_init();       // initialize the framework and the underlying RT kernel
 8000b68:	f003 fd7c 	bl	8004664 <QF_init>
  BSP_init();      // initialize the BSP
 8000b6c:	f7ff fd6a 	bl	8000644 <BSP_init>
  QF_poolInit(sensorEvtPoolSto, sizeof(sensorEvtPoolSto), sizeof(sensorEvtPoolSto[0]));
 8000b70:	220c      	movs	r2, #12
 8000b72:	2118      	movs	r1, #24
 8000b74:	482f      	ldr	r0, [pc, #188]	@ (8000c34 <main+0x3ec>)
 8000b76:	f003 fab1 	bl	80040dc <QF_poolInit>
  QF_poolInit(dhtEvtPoolSto,sizeof(dhtEvtPoolSto),sizeof(dhtEvtPoolSto[0]));
 8000b7a:	2210      	movs	r2, #16
 8000b7c:	2180      	movs	r1, #128	@ 0x80
 8000b7e:	482e      	ldr	r0, [pc, #184]	@ (8000c38 <main+0x3f0>)
 8000b80:	f003 faac 	bl	80040dc <QF_poolInit>
  Main_App_ctor(&MainApp_inst);
 8000b84:	4f2d      	ldr	r7, [pc, #180]	@ (8000c3c <main+0x3f4>)
 8000b86:	0038      	movs	r0, r7
 8000b88:	f000 f93c 	bl	8000e04 <Main_App_ctor>
  Sensor_ctor(&Sensor_inst);
 8000b8c:	4e2c      	ldr	r6, [pc, #176]	@ (8000c40 <main+0x3f8>)
 8000b8e:	0030      	movs	r0, r6
 8000b90:	f000 f952 	bl	8000e38 <Sensor_ctor>
  RFButton_ctor(&RFButton_inst);
 8000b94:	4d2b      	ldr	r5, [pc, #172]	@ (8000c44 <main+0x3fc>)
 8000b96:	0028      	movs	r0, r5
 8000b98:	f000 f95e 	bl	8000e58 <RFButton_ctor>
      QACTIVE_START(&MainApp_inst,           // AO pointer
 8000b9c:	0038      	movs	r0, r7
 8000b9e:	230f      	movs	r3, #15
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	4a29      	ldr	r2, [pc, #164]	@ (8000c48 <main+0x400>)
 8000ba4:	9402      	str	r4, [sp, #8]
 8000ba6:	9401      	str	r4, [sp, #4]
 8000ba8:	9400      	str	r4, [sp, #0]
 8000baa:	f003 fd7d 	bl	80046a8 <QActive_start>
      QACTIVE_START(&Sensor_inst,           // AO pointer
 8000bae:	0030      	movs	r0, r6
 8000bb0:	230a      	movs	r3, #10
 8000bb2:	2103      	movs	r1, #3
 8000bb4:	4a25      	ldr	r2, [pc, #148]	@ (8000c4c <main+0x404>)
 8000bb6:	9402      	str	r4, [sp, #8]
 8000bb8:	9401      	str	r4, [sp, #4]
 8000bba:	9400      	str	r4, [sp, #0]
 8000bbc:	f003 fd74 	bl	80046a8 <QActive_start>
      QACTIVE_START(&RFButton_inst,           // AO pointer
 8000bc0:	2305      	movs	r3, #5
 8000bc2:	2102      	movs	r1, #2
 8000bc4:	0028      	movs	r0, r5
 8000bc6:	4a22      	ldr	r2, [pc, #136]	@ (8000c50 <main+0x408>)
 8000bc8:	9402      	str	r4, [sp, #8]
 8000bca:	9401      	str	r4, [sp, #4]
 8000bcc:	9400      	str	r4, [sp, #0]
 8000bce:	f003 fd6b 	bl	80046a8 <QActive_start>
  return QF_run(); // run the QF application
 8000bd2:	f003 fd53 	bl	800467c <QF_run>
}
 8000bd6:	b021      	add	sp, #132	@ 0x84
 8000bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	50000400 	.word	0x50000400
 8000be4:	10210000 	.word	0x10210000
 8000be8:	200002f0 	.word	0x200002f0
 8000bec:	40005400 	.word	0x40005400
 8000bf0:	0090194b 	.word	0x0090194b
 8000bf4:	20000344 	.word	0x20000344
 8000bf8:	40012400 	.word	0x40012400
 8000bfc:	10000010 	.word	0x10000010
 8000c00:	2000028c 	.word	0x2000028c
 8000c04:	40013000 	.word	0x40013000
 8000c08:	200001a8 	.word	0x200001a8
 8000c0c:	40014800 	.word	0x40014800
 8000c10:	0000ffff 	.word	0x0000ffff
 8000c14:	0000bb7f 	.word	0x0000bb7f
 8000c18:	20000240 	.word	0x20000240
 8000c1c:	40000400 	.word	0x40000400
 8000c20:	200001f4 	.word	0x200001f4
 8000c24:	40002000 	.word	0x40002000
 8000c28:	40004400 	.word	0x40004400
 8000c2c:	ffffb7ff 	.word	0xffffb7ff
 8000c30:	0800628d 	.word	0x0800628d
 8000c34:	20000118 	.word	0x20000118
 8000c38:	20000098 	.word	0x20000098
 8000c3c:	200003a8 	.word	0x200003a8
 8000c40:	20000430 	.word	0x20000430
 8000c44:	2000040c 	.word	0x2000040c
 8000c48:	2000016c 	.word	0x2000016c
 8000c4c:	20000144 	.word	0x20000144
 8000c50:	20000130 	.word	0x20000130

08000c54 <MainApp_initial>:
}

//${AOs::MainApp::SM} ........................................................
QState MainApp_initial(MainApp * const me, void const * const par) {
    //${AOs::MainApp::SM::initial}
    return Q_TRAN(&MainApp_display);
 8000c54:	4b01      	ldr	r3, [pc, #4]	@ (8000c5c <MainApp_initial+0x8>)
 8000c56:	6083      	str	r3, [r0, #8]
}
 8000c58:	2003      	movs	r0, #3
 8000c5a:	4770      	bx	lr
 8000c5c:	08000d25 	.word	0x08000d25

08000c60 <MainApp_display_stats>:
}

//${AOs::MainApp::SM::display::display_stats} ................................
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000c60:	880b      	ldrh	r3, [r1, #0]
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
 8000c62:	b510      	push	{r4, lr}
    switch (e->sig) {
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d005      	beq.n	8000c74 <MainApp_display_stats+0x14>
 8000c68:	2b02      	cmp	r3, #2
 8000c6a:	d009      	beq.n	8000c80 <MainApp_display_stats+0x20>
            QTimeEvt_disarm(&me->tempPollEvt);
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&MainApp_display);
 8000c6c:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <MainApp_display_stats+0x28>)
 8000c6e:	6083      	str	r3, [r0, #8]
 8000c70:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000c72:	e004      	b.n	8000c7e <MainApp_display_stats+0x1e>
            display_temp(me->currentTemp);
 8000c74:	3040      	adds	r0, #64	@ 0x40
 8000c76:	7800      	ldrb	r0, [r0, #0]
 8000c78:	f7ff fd62 	bl	8000740 <display_temp>
            status_ = Q_HANDLED();
 8000c7c:	2002      	movs	r0, #2
}
 8000c7e:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->tempPollEvt);
 8000c80:	3024      	adds	r0, #36	@ 0x24
 8000c82:	f003 fbed 	bl	8004460 <QTimeEvt_disarm>
            break;
 8000c86:	e7f9      	b.n	8000c7c <MainApp_display_stats+0x1c>
 8000c88:	08000d25 	.word	0x08000d25

08000c8c <MainApp_pump>:

//${AOs::MainApp::SM::pump} ..................................................
QState MainApp_pump(MainApp * const me, QEvt const * const e) {
 8000c8c:	b570      	push	{r4, r5, r6, lr}
    QState status_;
    switch (e->sig) {
 8000c8e:	880d      	ldrh	r5, [r1, #0]
QState MainApp_pump(MainApp * const me, QEvt const * const e) {
 8000c90:	0004      	movs	r4, r0
    switch (e->sig) {
 8000c92:	2d02      	cmp	r5, #2
 8000c94:	d012      	beq.n	8000cbc <MainApp_pump+0x30>
 8000c96:	2d08      	cmp	r5, #8
 8000c98:	d015      	beq.n	8000cc6 <MainApp_pump+0x3a>
 8000c9a:	2d01      	cmp	r5, #1
 8000c9c:	d11a      	bne.n	8000cd4 <MainApp_pump+0x48>
        //${AOs::MainApp::SM::pump}
        case Q_ENTRY_SIG: {
            printf("enter pump\n");
 8000c9e:	480f      	ldr	r0, [pc, #60]	@ (8000cdc <MainApp_pump+0x50>)
 8000ca0:	f004 fa62 	bl	8005168 <puts>
            QTimeEvt_disarm(&me->longPressEvt);
 8000ca4:	0020      	movs	r0, r4
 8000ca6:	3048      	adds	r0, #72	@ 0x48
 8000ca8:	f003 fbda 	bl	8004460 <QTimeEvt_disarm>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000cac:	002a      	movs	r2, r5
            break;
        }
        //${AOs::MainApp::SM::pump}
        case Q_EXIT_SIG: {
            printf("exit pump\n");
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000cae:	20a0      	movs	r0, #160	@ 0xa0
 8000cb0:	2120      	movs	r1, #32
 8000cb2:	05c0      	lsls	r0, r0, #23
 8000cb4:	f000 ff7e 	bl	8001bb4 <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 8000cb8:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 8000cba:	bd70      	pop	{r4, r5, r6, pc}
            printf("exit pump\n");
 8000cbc:	4808      	ldr	r0, [pc, #32]	@ (8000ce0 <MainApp_pump+0x54>)
 8000cbe:	f004 fa53 	bl	8005168 <puts>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	e7f3      	b.n	8000cae <MainApp_pump+0x22>
            printf("released the btm inside pump \n");
 8000cc6:	4807      	ldr	r0, [pc, #28]	@ (8000ce4 <MainApp_pump+0x58>)
 8000cc8:	f004 fa4e 	bl	8005168 <puts>
            status_ = Q_TRAN(&MainApp_display_stats);
 8000ccc:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <MainApp_pump+0x5c>)
 8000cce:	2003      	movs	r0, #3
 8000cd0:	60a3      	str	r3, [r4, #8]
            break;
 8000cd2:	e7f2      	b.n	8000cba <MainApp_pump+0x2e>
            status_ = Q_SUPER(&QHsm_top);
 8000cd4:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <MainApp_pump+0x60>)
 8000cd6:	6083      	str	r3, [r0, #8]
 8000cd8:	2000      	movs	r0, #0
    return status_;
 8000cda:	e7ee      	b.n	8000cba <MainApp_pump+0x2e>
 8000cdc:	08006293 	.word	0x08006293
 8000ce0:	0800629e 	.word	0x0800629e
 8000ce4:	080062a8 	.word	0x080062a8
 8000ce8:	08000c61 	.word	0x08000c61
 8000cec:	08003c5d 	.word	0x08003c5d

08000cf0 <MainApp_calc_dryness_percent>:
    if(dryness >= MAX_DRY)
 8000cf0:	4a09      	ldr	r2, [pc, #36]	@ (8000d18 <MainApp_calc_dryness_percent+0x28>)
uint8_t MainApp_calc_dryness_percent(uint16_t dryness) {
 8000cf2:	0003      	movs	r3, r0
 8000cf4:	b510      	push	{r4, lr}
        return 100;
 8000cf6:	2064      	movs	r0, #100	@ 0x64
    if(dryness >= MAX_DRY)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d80c      	bhi.n	8000d16 <MainApp_calc_dryness_percent+0x26>
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 8000cfc:	22fa      	movs	r2, #250	@ 0xfa
        return 0;
 8000cfe:	2000      	movs	r0, #0
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 8000d00:	0092      	lsls	r2, r2, #2
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d907      	bls.n	8000d16 <MainApp_calc_dryness_percent+0x26>
    percent = ((dryness - MAX_WET) * 100) / (MAX_DRY - MAX_WET);
 8000d06:	3064      	adds	r0, #100	@ 0x64
 8000d08:	4358      	muls	r0, r3
 8000d0a:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <MainApp_calc_dryness_percent+0x2c>)
 8000d0c:	4904      	ldr	r1, [pc, #16]	@ (8000d20 <MainApp_calc_dryness_percent+0x30>)
 8000d0e:	18c0      	adds	r0, r0, r3
 8000d10:	f7ff fa0e 	bl	8000130 <__udivsi3>
 8000d14:	b2c0      	uxtb	r0, r0
}
 8000d16:	bd10      	pop	{r4, pc}
 8000d18:	000009c3 	.word	0x000009c3
 8000d1c:	fffe7960 	.word	0xfffe7960
 8000d20:	000005dc 	.word	0x000005dc

08000d24 <MainApp_display>:
QState MainApp_display(MainApp * const me, QEvt const * const e) {
 8000d24:	b570      	push	{r4, r5, r6, lr}
 8000d26:	0004      	movs	r4, r0
    switch (e->sig) {
 8000d28:	8808      	ldrh	r0, [r1, #0]
 8000d2a:	3801      	subs	r0, #1
 8000d2c:	2809      	cmp	r0, #9
 8000d2e:	d858      	bhi.n	8000de2 <MainApp_display+0xbe>
 8000d30:	f7ff f9ea 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000d34:	37145705 	.word	0x37145705
 8000d38:	4341572e 	.word	0x4341572e
 8000d3c:	1857      	.short	0x1857
            QTimeEvt_armX(&me->tempPollEvt,
 8000d3e:	22c8      	movs	r2, #200	@ 0xc8
 8000d40:	0020      	movs	r0, r4
 8000d42:	0092      	lsls	r2, r2, #2
 8000d44:	0011      	movs	r1, r2
 8000d46:	3024      	adds	r0, #36	@ 0x24
 8000d48:	f003 fb54 	bl	80043f4 <QTimeEvt_armX>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000d4c:	20a0      	movs	r0, #160	@ 0xa0
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2120      	movs	r1, #32
 8000d52:	05c0      	lsls	r0, r0, #23
 8000d54:	f000 ff2e 	bl	8001bb4 <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 8000d58:	2002      	movs	r0, #2
}
 8000d5a:	bd70      	pop	{r4, r5, r6, pc}
            status_ = Q_TRAN(&MainApp_display_stats);
 8000d5c:	4b23      	ldr	r3, [pc, #140]	@ (8000dec <MainApp_display+0xc8>)
 8000d5e:	2003      	movs	r0, #3
            status_ = Q_TRAN(&MainApp_pump);
 8000d60:	60a3      	str	r3, [r4, #8]
            break;
 8000d62:	e7fa      	b.n	8000d5a <MainApp_display+0x36>
            me->currentTemp = sensorEvt->temperature;
 8000d64:	0022      	movs	r2, r4
 8000d66:	894b      	ldrh	r3, [r1, #10]
 8000d68:	3240      	adds	r2, #64	@ 0x40
 8000d6a:	7013      	strb	r3, [r2, #0]
            switch(me->currentState)
 8000d6c:	1d25      	adds	r5, r4, #4
 8000d6e:	3444      	adds	r4, #68	@ 0x44
 8000d70:	7822      	ldrb	r2, [r4, #0]
            uint16_t tempDry = sensorEvt->dryness;
 8000d72:	8908      	ldrh	r0, [r1, #8]
            switch(me->currentState)
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	d007      	beq.n	8000d88 <MainApp_display+0x64>
 8000d78:	2a01      	cmp	r2, #1
 8000d7a:	d1ed      	bne.n	8000d58 <MainApp_display+0x34>
                    uint8_t p = MainApp_calc_dryness_percent(tempDry);
 8000d7c:	f7ff ffb8 	bl	8000cf0 <MainApp_calc_dryness_percent>
                    me->currentDryness = p;
 8000d80:	87e8      	strh	r0, [r5, #62]	@ 0x3e
                    display_dry(p);
 8000d82:	f7ff fd0b 	bl	800079c <display_dry>
                break;
 8000d86:	e7e7      	b.n	8000d58 <MainApp_display+0x34>
                display_temp(me->currentTemp);
 8000d88:	b2d8      	uxtb	r0, r3
                display_temp(me->currentTemp);
 8000d8a:	f7ff fcd9 	bl	8000740 <display_temp>
 8000d8e:	e7e3      	b.n	8000d58 <MainApp_display+0x34>
            QACTIVE_POST(AO_Sensor,&ADC_Start_Evt, me);
 8000d90:	2300      	movs	r3, #0
 8000d92:	4917      	ldr	r1, [pc, #92]	@ (8000df0 <MainApp_display+0xcc>)
 8000d94:	4a17      	ldr	r2, [pc, #92]	@ (8000df4 <MainApp_display+0xd0>)
 8000d96:	4818      	ldr	r0, [pc, #96]	@ (8000df8 <MainApp_display+0xd4>)
 8000d98:	f003 f916 	bl	8003fc8 <QActive_post_>
            verify_rx_mode();
 8000d9c:	f7ff fbb2 	bl	8000504 <verify_rx_mode>
            break;
 8000da0:	e7da      	b.n	8000d58 <MainApp_display+0x34>
            QTimeEvt_disarm(&me->longPressEvt);
 8000da2:	3448      	adds	r4, #72	@ 0x48
 8000da4:	0020      	movs	r0, r4
 8000da6:	f003 fb5b 	bl	8004460 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->longPressEvt, LONG_PRESS_TIME_MS / 10, 0U);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2164      	movs	r1, #100	@ 0x64
 8000dae:	0020      	movs	r0, r4
 8000db0:	f003 fb20 	bl	80043f4 <QTimeEvt_armX>
            break;
 8000db4:	e7d0      	b.n	8000d58 <MainApp_display+0x34>
            status_ = Q_TRAN(&MainApp_pump);
 8000db6:	4b11      	ldr	r3, [pc, #68]	@ (8000dfc <MainApp_display+0xd8>)
 8000db8:	e7d1      	b.n	8000d5e <MainApp_display+0x3a>
            QTimeEvt_disarm(&me->longPressEvt);
 8000dba:	0020      	movs	r0, r4
 8000dbc:	3048      	adds	r0, #72	@ 0x48
 8000dbe:	f003 fb4f 	bl	8004460 <QTimeEvt_disarm>
            if(me->currentState == TEMPERATURE)
 8000dc2:	0023      	movs	r3, r4
 8000dc4:	3344      	adds	r3, #68	@ 0x44
 8000dc6:	7819      	ldrb	r1, [r3, #0]
 8000dc8:	1d22      	adds	r2, r4, #4
 8000dca:	2900      	cmp	r1, #0
 8000dcc:	d104      	bne.n	8000dd8 <MainApp_display+0xb4>
                me->currentState = DRYNESS;
 8000dce:	3101      	adds	r1, #1
 8000dd0:	7019      	strb	r1, [r3, #0]
                display_dry(me->currentDryness);
 8000dd2:	8fd0      	ldrh	r0, [r2, #62]	@ 0x3e
 8000dd4:	b2c0      	uxtb	r0, r0
 8000dd6:	e7d4      	b.n	8000d82 <MainApp_display+0x5e>
                me->currentState = TEMPERATURE;
 8000dd8:	2200      	movs	r2, #0
                display_temp(me->currentTemp);
 8000dda:	3440      	adds	r4, #64	@ 0x40
                me->currentState = TEMPERATURE;
 8000ddc:	701a      	strb	r2, [r3, #0]
                display_temp(me->currentTemp);
 8000dde:	7820      	ldrb	r0, [r4, #0]
 8000de0:	e7d3      	b.n	8000d8a <MainApp_display+0x66>
            status_ = Q_SUPER(&QHsm_top);
 8000de2:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <MainApp_display+0xdc>)
 8000de4:	2000      	movs	r0, #0
 8000de6:	60a3      	str	r3, [r4, #8]
    return status_;
 8000de8:	e7b7      	b.n	8000d5a <MainApp_display+0x36>
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	08000c61 	.word	0x08000c61
 8000df0:	08006358 	.word	0x08006358
 8000df4:	0000ffff 	.word	0x0000ffff
 8000df8:	20000430 	.word	0x20000430
 8000dfc:	08000c8d 	.word	0x08000c8d
 8000e00:	08003c5d 	.word	0x08003c5d

08000e04 <Main_App_ctor>:

//${Shared::AO_Main_App} .....................................................
QActive * const AO_Main_App = &MainApp_inst.super;

//${Shared::Main_App_ctor} ...................................................
void Main_App_ctor(MainApp * const me) {
 8000e04:	b510      	push	{r4, lr}
 8000e06:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&MainApp_initial));
 8000e08:	490a      	ldr	r1, [pc, #40]	@ (8000e34 <Main_App_ctor+0x30>)
 8000e0a:	f003 fa3d 	bl	8004288 <QActive_ctor>
    QTimeEvt_ctorX(&me->tempPollEvt, &me->super, POLL_SENSOR_SIG, 0U);
 8000e0e:	0020      	movs	r0, r4
 8000e10:	0021      	movs	r1, r4
 8000e12:	2300      	movs	r3, #0
 8000e14:	2205      	movs	r2, #5
 8000e16:	3024      	adds	r0, #36	@ 0x24
 8000e18:	f003 faca 	bl	80043b0 <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->longPressEvt, &me->super, BUTTON_LONG_SIG, 0U);
 8000e1c:	0020      	movs	r0, r4
 8000e1e:	0021      	movs	r1, r4
 8000e20:	2300      	movs	r3, #0
 8000e22:	2207      	movs	r2, #7
 8000e24:	3048      	adds	r0, #72	@ 0x48
 8000e26:	f003 fac3 	bl	80043b0 <QTimeEvt_ctorX>
    me->currentTemp = 0.0f;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	3440      	adds	r4, #64	@ 0x40
 8000e2e:	7023      	strb	r3, [r4, #0]
}
 8000e30:	bd10      	pop	{r4, pc}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	08000c55 	.word	0x08000c55

08000e38 <Sensor_ctor>:

//${Shared::AO_Sensor} .......................................................
QActive * const AO_Sensor = &Sensor_inst.super;

//${Shared::Sensor_ctor} .....................................................
void Sensor_ctor(Sensor * const me) {
 8000e38:	b510      	push	{r4, lr}
 8000e3a:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&Sensor_initial));
 8000e3c:	4904      	ldr	r1, [pc, #16]	@ (8000e50 <Sensor_ctor+0x18>)
 8000e3e:	f003 fa23 	bl	8004288 <QActive_ctor>

    me->dma_buffer = Sensor_dht11_dma_buffer;
 8000e42:	4b04      	ldr	r3, [pc, #16]	@ (8000e54 <Sensor_ctor+0x1c>)
 8000e44:	6323      	str	r3, [r4, #48]	@ 0x30
    me->dma_index = 0;
 8000e46:	2300      	movs	r3, #0
 8000e48:	3434      	adds	r4, #52	@ 0x34
 8000e4a:	7023      	strb	r3, [r4, #0]

}
 8000e4c:	bd10      	pop	{r4, pc}
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	08001059 	.word	0x08001059
 8000e54:	20000084 	.word	0x20000084

08000e58 <RFButton_ctor>:

//${Shared::AO_RFButton} .....................................................
QActive * const AO_RFButton = &RFButton_inst.super;

//${Shared::RFButton_ctor} ...................................................
void RFButton_ctor(RFButton * const me) {
 8000e58:	b510      	push	{r4, lr}
    QActive_ctor(&me->super, Q_STATE_CAST(&RFButton_initial));
 8000e5a:	4902      	ldr	r1, [pc, #8]	@ (8000e64 <RFButton_ctor+0xc>)
 8000e5c:	f003 fa14 	bl	8004288 <QActive_ctor>

}
 8000e60:	bd10      	pop	{r4, pc}
 8000e62:	46c0      	nop			@ (mov r8, r8)
 8000e64:	08000eed 	.word	0x08000eed

08000e68 <RFButton_receive_rf>:

//${AOs::RFButton} ...........................................................
RFButton RFButton_inst;

//${AOs::RFButton::receive_rf} ...............................................
void RFButton_receive_rf(void) {
 8000e68:	b500      	push	{lr}
 8000e6a:	b089      	sub	sp, #36	@ 0x24
    while(nrf24_data_available()) {
 8000e6c:	f003 fe95 	bl	8004b9a <nrf24_data_available>
 8000e70:	2800      	cmp	r0, #0
 8000e72:	d101      	bne.n	8000e78 <RFButton_receive_rf+0x10>
                static QEvt const rlsEvt = { BUTTON_RELEASE_SIG, 0U, 0U };
                QACTIVE_POST(AO_Main_App, &rlsEvt, me);
            }

        }
}
 8000e74:	b009      	add	sp, #36	@ 0x24
 8000e76:	bd00      	pop	{pc}
            nrf24_receive(payload, sizeof(payload));
 8000e78:	2120      	movs	r1, #32
 8000e7a:	4668      	mov	r0, sp
 8000e7c:	f003 fe96 	bl	8004bac <nrf24_receive>
            if(payload[0] == 49U)
 8000e80:	466b      	mov	r3, sp
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b31      	cmp	r3, #49	@ 0x31
 8000e86:	d106      	bne.n	8000e96 <RFButton_receive_rf+0x2e>
                QACTIVE_POST(AO_Main_App, &nrfEvt, me);
 8000e88:	4809      	ldr	r0, [pc, #36]	@ (8000eb0 <RFButton_receive_rf+0x48>)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	4909      	ldr	r1, [pc, #36]	@ (8000eb4 <RFButton_receive_rf+0x4c>)
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <RFButton_receive_rf+0x50>)
 8000e90:	6800      	ldr	r0, [r0, #0]
 8000e92:	f003 f899 	bl	8003fc8 <QActive_post_>
            if(payload[0] == 50U)
 8000e96:	466b      	mov	r3, sp
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b32      	cmp	r3, #50	@ 0x32
 8000e9c:	d1e6      	bne.n	8000e6c <RFButton_receive_rf+0x4>
                QACTIVE_POST(AO_Main_App, &rlsEvt, me);
 8000e9e:	4804      	ldr	r0, [pc, #16]	@ (8000eb0 <RFButton_receive_rf+0x48>)
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	4906      	ldr	r1, [pc, #24]	@ (8000ebc <RFButton_receive_rf+0x54>)
 8000ea4:	4a04      	ldr	r2, [pc, #16]	@ (8000eb8 <RFButton_receive_rf+0x50>)
 8000ea6:	6800      	ldr	r0, [r0, #0]
 8000ea8:	f003 f88e 	bl	8003fc8 <QActive_post_>
 8000eac:	e7de      	b.n	8000e6c <RFButton_receive_rf+0x4>
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	08006364 	.word	0x08006364
 8000eb4:	08006370 	.word	0x08006370
 8000eb8:	0000ffff 	.word	0x0000ffff
 8000ebc:	08006368 	.word	0x08006368

08000ec0 <RFButton_wait>:
}

//${AOs::RFButton::SM::wait} .................................................
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000ec0:	880b      	ldrh	r3, [r1, #0]
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
 8000ec2:	b510      	push	{r4, lr}
    switch (e->sig) {
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d005      	beq.n	8000ed4 <RFButton_wait+0x14>
 8000ec8:	2b0b      	cmp	r3, #11
 8000eca:	d008      	beq.n	8000ede <RFButton_wait+0x1e>

            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000ecc:	4b05      	ldr	r3, [pc, #20]	@ (8000ee4 <RFButton_wait+0x24>)
 8000ece:	6083      	str	r3, [r0, #8]
 8000ed0:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000ed2:	e003      	b.n	8000edc <RFButton_wait+0x1c>
            printf("wait\n");
 8000ed4:	4804      	ldr	r0, [pc, #16]	@ (8000ee8 <RFButton_wait+0x28>)
 8000ed6:	f004 f947 	bl	8005168 <puts>
            status_ = Q_HANDLED();
 8000eda:	2002      	movs	r0, #2
}
 8000edc:	bd10      	pop	{r4, pc}
            RFButton_receive_rf();
 8000ede:	f7ff ffc3 	bl	8000e68 <RFButton_receive_rf>
            break;
 8000ee2:	e7fa      	b.n	8000eda <RFButton_wait+0x1a>
 8000ee4:	08003c5d 	.word	0x08003c5d
 8000ee8:	080062c6 	.word	0x080062c6

08000eec <RFButton_initial>:
    return Q_TRAN(&RFButton_wait);
 8000eec:	4b01      	ldr	r3, [pc, #4]	@ (8000ef4 <RFButton_initial+0x8>)
 8000eee:	6083      	str	r3, [r0, #8]
}
 8000ef0:	2003      	movs	r0, #3
 8000ef2:	4770      	bx	lr
 8000ef4:	08000ec1 	.word	0x08000ec1

08000ef8 <Sensor_wait_response>:
}

//${AOs::Sensor::SM::start_temperatur~::wait_response} .......................
QState Sensor_wait_response(Sensor * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000ef8:	880b      	ldrh	r3, [r1, #0]
QState Sensor_wait_response(Sensor * const me, QEvt const * const e) {
 8000efa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000efc:	0004      	movs	r4, r0
    switch (e->sig) {
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d005      	beq.n	8000f0e <Sensor_wait_response+0x16>
 8000f02:	2b0c      	cmp	r3, #12
 8000f04:	d00f      	beq.n	8000f26 <Sensor_wait_response+0x2e>
            }
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&Sensor_start_temperature);
 8000f06:	4b30      	ldr	r3, [pc, #192]	@ (8000fc8 <Sensor_wait_response+0xd0>)
 8000f08:	6083      	str	r3, [r0, #8]
 8000f0a:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000f0c:	e00a      	b.n	8000f24 <Sensor_wait_response+0x2c>
            me->bit_index = 0;
 8000f0e:	0003      	movs	r3, r0
 8000f10:	2100      	movs	r1, #0
 8000f12:	3329      	adds	r3, #41	@ 0x29
 8000f14:	7019      	strb	r1, [r3, #0]
            memset(me->bits, 0, sizeof(me->bits));
 8000f16:	2205      	movs	r2, #5
            me->byte_index = 0;
 8000f18:	8541      	strh	r1, [r0, #42]	@ 0x2a
            me->pulse_count = 0;
 8000f1a:	70d9      	strb	r1, [r3, #3]
            memset(me->bits, 0, sizeof(me->bits));
 8000f1c:	3024      	adds	r0, #36	@ 0x24
 8000f1e:	f004 fa4d 	bl	80053bc <memset>
            status_ = Q_HANDLED();
 8000f22:	2002      	movs	r0, #2
}
 8000f24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
            uint32_t pulse_length = ((DHT11Evt const *)e)->pulse_length;
 8000f26:	688a      	ldr	r2, [r1, #8]
            me->pulse_count++;
 8000f28:	0001      	movs	r1, r0
 8000f2a:	312c      	adds	r1, #44	@ 0x2c
 8000f2c:	780b      	ldrb	r3, [r1, #0]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	700b      	strb	r3, [r1, #0]
            if (me->pulse_count <= 2) {
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d9f4      	bls.n	8000f22 <Sensor_wait_response+0x2a>
            me->reading_high = !me->reading_high;
 8000f38:	2101      	movs	r1, #1
 8000f3a:	302b      	adds	r0, #43	@ 0x2b
 8000f3c:	7803      	ldrb	r3, [r0, #0]
 8000f3e:	404b      	eors	r3, r1
 8000f40:	7003      	strb	r3, [r0, #0]
            if (me->reading_high) {
 8000f42:	d0ee      	beq.n	8000f22 <Sensor_wait_response+0x2a>
                    me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 8000f44:	3802      	subs	r0, #2
 8000f46:	7803      	ldrb	r3, [r0, #0]
                if (pulse_length > 40) {  // threshold between 0 and 1
 8000f48:	2a28      	cmp	r2, #40	@ 0x28
 8000f4a:	d90a      	bls.n	8000f62 <Sensor_wait_response+0x6a>
                    me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 8000f4c:	2507      	movs	r5, #7
 8000f4e:	0022      	movs	r2, r4
 8000f50:	1aed      	subs	r5, r5, r3
 8000f52:	40a9      	lsls	r1, r5
 8000f54:	322a      	adds	r2, #42	@ 0x2a
 8000f56:	7812      	ldrb	r2, [r2, #0]
 8000f58:	18a2      	adds	r2, r4, r2
 8000f5a:	3205      	adds	r2, #5
 8000f5c:	7fd5      	ldrb	r5, [r2, #31]
 8000f5e:	4329      	orrs	r1, r5
 8000f60:	77d1      	strb	r1, [r2, #31]
                me->bit_index++;
 8000f62:	3301      	adds	r3, #1
 8000f64:	b2db      	uxtb	r3, r3
                if (me->bit_index > 7) {
 8000f66:	2b07      	cmp	r3, #7
 8000f68:	d801      	bhi.n	8000f6e <Sensor_wait_response+0x76>
                me->bit_index++;
 8000f6a:	7003      	strb	r3, [r0, #0]
 8000f6c:	e7d9      	b.n	8000f22 <Sensor_wait_response+0x2a>
                    me->bit_index = 0;
 8000f6e:	2100      	movs	r1, #0
                    me->byte_index++;
 8000f70:	0022      	movs	r2, r4
                    me->bit_index = 0;
 8000f72:	7001      	strb	r1, [r0, #0]
                    me->byte_index++;
 8000f74:	322a      	adds	r2, #42	@ 0x2a
 8000f76:	7813      	ldrb	r3, [r2, #0]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	7013      	strb	r3, [r2, #0]
                    if (me->byte_index >= 5) {
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	d9cf      	bls.n	8000f22 <Sensor_wait_response+0x2a>
                        HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_1);
 8000f82:	4812      	ldr	r0, [pc, #72]	@ (8000fcc <Sensor_wait_response+0xd4>)
 8000f84:	f002 fc0e 	bl	80037a4 <HAL_TIM_IC_Stop_IT>
                        uint8_t checksum = me->bits[0] + me->bits[1] + me->bits[2] + me->bits[3];
 8000f88:	0021      	movs	r1, r4
 8000f8a:	1d63      	adds	r3, r4, #5
 8000f8c:	7fdd      	ldrb	r5, [r3, #31]
 8000f8e:	1da3      	adds	r3, r4, #6
 8000f90:	7fda      	ldrb	r2, [r3, #31]
 8000f92:	1de3      	adds	r3, r4, #7
 8000f94:	3108      	adds	r1, #8
 8000f96:	7fdb      	ldrb	r3, [r3, #31]
 8000f98:	7fce      	ldrb	r6, [r1, #31]
 8000f9a:	18a8      	adds	r0, r5, r2
 8000f9c:	1818      	adds	r0, r3, r0
 8000f9e:	1830      	adds	r0, r6, r0
 8000fa0:	b2c1      	uxtb	r1, r0
                        if (checksum == me->bits[4]) {
 8000fa2:	0020      	movs	r0, r4
 8000fa4:	3028      	adds	r0, #40	@ 0x28
 8000fa6:	7807      	ldrb	r7, [r0, #0]
 8000fa8:	428f      	cmp	r7, r1
 8000faa:	d108      	bne.n	8000fbe <Sensor_wait_response+0xc6>
                            printf("Humidity: %u.%u%%  Temperature: %u.%uÂ°C\n",
 8000fac:	0029      	movs	r1, r5
 8000fae:	4808      	ldr	r0, [pc, #32]	@ (8000fd0 <Sensor_wait_response+0xd8>)
 8000fb0:	9600      	str	r6, [sp, #0]
 8000fb2:	f004 f873 	bl	800509c <iprintf>
                        status_ = Q_TRAN(&Sensor_waiting);
 8000fb6:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <Sensor_wait_response+0xdc>)
 8000fb8:	2003      	movs	r0, #3
 8000fba:	60a3      	str	r3, [r4, #8]
                        break;
 8000fbc:	e7b2      	b.n	8000f24 <Sensor_wait_response+0x2c>
                            printf("Checksum error! Expected: %u, Got: %u\n",
 8000fbe:	003a      	movs	r2, r7
 8000fc0:	4805      	ldr	r0, [pc, #20]	@ (8000fd8 <Sensor_wait_response+0xe0>)
 8000fc2:	f004 f86b 	bl	800509c <iprintf>
 8000fc6:	e7f6      	b.n	8000fb6 <Sensor_wait_response+0xbe>
 8000fc8:	0800100d 	.word	0x0800100d
 8000fcc:	20000240 	.word	0x20000240
 8000fd0:	080062cb 	.word	0x080062cb
 8000fd4:	08000fdd 	.word	0x08000fdd
 8000fd8:	080062f5 	.word	0x080062f5

08000fdc <Sensor_waiting>:
    switch (e->sig) {
 8000fdc:	8809      	ldrh	r1, [r1, #0]
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
 8000fde:	0002      	movs	r2, r0
    switch (e->sig) {
 8000fe0:	2002      	movs	r0, #2
 8000fe2:	2901      	cmp	r1, #1
 8000fe4:	d00a      	beq.n	8000ffc <Sensor_waiting+0x20>
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	2909      	cmp	r1, #9
 8000fea:	d108      	bne.n	8000ffe <Sensor_waiting+0x22>
            me->byte_index = 0;
 8000fec:	0011      	movs	r1, r2
            status_ = Q_TRAN(&Sensor_start_temperature);
 8000fee:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <Sensor_waiting+0x28>)
            me->byte_index = 0;
 8000ff0:	312a      	adds	r1, #42	@ 0x2a
            for(int i=0;i<5;i++) me->bits[i]=0;
 8000ff2:	6250      	str	r0, [r2, #36]	@ 0x24
 8000ff4:	8510      	strh	r0, [r2, #40]	@ 0x28
            me->byte_index = 0;
 8000ff6:	7008      	strb	r0, [r1, #0]
            status_ = Q_TRAN(&Sensor_start_temperature);
 8000ff8:	6093      	str	r3, [r2, #8]
 8000ffa:	3003      	adds	r0, #3
}
 8000ffc:	4770      	bx	lr
            status_ = Q_SUPER(&QHsm_top);
 8000ffe:	4902      	ldr	r1, [pc, #8]	@ (8001008 <Sensor_waiting+0x2c>)
 8001000:	6091      	str	r1, [r2, #8]
            break;
 8001002:	e7fb      	b.n	8000ffc <Sensor_waiting+0x20>
 8001004:	0800100d 	.word	0x0800100d
 8001008:	08003c5d 	.word	0x08003c5d

0800100c <Sensor_start_temperature>:
QState Sensor_start_temperature(Sensor * const me, QEvt const * const e) {
 800100c:	b570      	push	{r4, r5, r6, lr}
    switch (e->sig) {
 800100e:	880e      	ldrh	r6, [r1, #0]
QState Sensor_start_temperature(Sensor * const me, QEvt const * const e) {
 8001010:	0005      	movs	r5, r0
            status_ = Q_SUPER(&QHsm_top);
 8001012:	2400      	movs	r4, #0
    switch (e->sig) {
 8001014:	4b0d      	ldr	r3, [pc, #52]	@ (800104c <Sensor_start_temperature+0x40>)
 8001016:	2e03      	cmp	r6, #3
 8001018:	d115      	bne.n	8001046 <Sensor_start_temperature+0x3a>
            DHT11_SetPinOutput();
 800101a:	f000 f9c3 	bl	80013a4 <DHT11_SetPinOutput>
            HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 800101e:	0022      	movs	r2, r4
            DHT11_SetPinInput();
 8001020:	0034      	movs	r4, r6
            HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8001022:	2140      	movs	r1, #64	@ 0x40
 8001024:	480a      	ldr	r0, [pc, #40]	@ (8001050 <Sensor_start_temperature+0x44>)
 8001026:	f000 fdc5 	bl	8001bb4 <HAL_GPIO_WritePin>
            Delay_ms(20);
 800102a:	2014      	movs	r0, #20
 800102c:	f000 fa18 	bl	8001460 <Delay_ms>
            HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8001030:	2201      	movs	r2, #1
 8001032:	2140      	movs	r1, #64	@ 0x40
 8001034:	4806      	ldr	r0, [pc, #24]	@ (8001050 <Sensor_start_temperature+0x44>)
 8001036:	f000 fdbd 	bl	8001bb4 <HAL_GPIO_WritePin>
            Delay_us(30);
 800103a:	201e      	movs	r0, #30
 800103c:	f000 f9d0 	bl	80013e0 <Delay_us>
            DHT11_SetPinInput();
 8001040:	f000 f9d8 	bl	80013f4 <DHT11_SetPinInput>
 8001044:	4b03      	ldr	r3, [pc, #12]	@ (8001054 <Sensor_start_temperature+0x48>)
}
 8001046:	0020      	movs	r0, r4
            status_ = Q_TRAN(&Sensor_wait_response);
 8001048:	60ab      	str	r3, [r5, #8]
}
 800104a:	bd70      	pop	{r4, r5, r6, pc}
 800104c:	08003c5d 	.word	0x08003c5d
 8001050:	50000800 	.word	0x50000800
 8001054:	08000ef9 	.word	0x08000ef9

08001058 <Sensor_initial>:
    return Q_TRAN(&Sensor_waiting);
 8001058:	4b01      	ldr	r3, [pc, #4]	@ (8001060 <Sensor_initial+0x8>)
 800105a:	6083      	str	r3, [r0, #8]
}
 800105c:	2003      	movs	r0, #3
 800105e:	4770      	bx	lr
 8001060:	08000fdd 	.word	0x08000fdd

08001064 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001064:	2101      	movs	r1, #1
 8001066:	4b0a      	ldr	r3, [pc, #40]	@ (8001090 <HAL_MspInit+0x2c>)
{
 8001068:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800106c:	430a      	orrs	r2, r1
 800106e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001070:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001072:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001074:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	9200      	str	r2, [sp, #0]
 8001078:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800107a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800107c:	0549      	lsls	r1, r1, #21
 800107e:	430a      	orrs	r2, r1
 8001080:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001084:	400b      	ands	r3, r1
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800108a:	b002      	add	sp, #8
 800108c:	4770      	bx	lr
 800108e:	46c0      	nop			@ (mov r8, r8)
 8001090:	40021000 	.word	0x40021000

08001094 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001094:	b510      	push	{r4, lr}
 8001096:	0004      	movs	r4, r0
 8001098:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	2214      	movs	r2, #20
 800109c:	2100      	movs	r1, #0
 800109e:	a802      	add	r0, sp, #8
 80010a0:	f004 f98c 	bl	80053bc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a4:	221c      	movs	r2, #28
 80010a6:	2100      	movs	r1, #0
 80010a8:	a807      	add	r0, sp, #28
 80010aa:	f004 f987 	bl	80053bc <memset>
  if(hadc->Instance==ADC1)
 80010ae:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <HAL_ADC_MspInit+0x74>)
 80010b0:	6822      	ldr	r2, [r4, #0]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d125      	bne.n	8001102 <HAL_ADC_MspInit+0x6e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010b6:	2320      	movs	r3, #32
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010b8:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010ba:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010bc:	f001 fa50 	bl	8002560 <HAL_RCCEx_PeriphCLKConfig>
 80010c0:	2800      	cmp	r0, #0
 80010c2:	d001      	beq.n	80010c8 <HAL_ADC_MspInit+0x34>
    {
      Error_Handler();
 80010c4:	f7ff fb8a 	bl	80007dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80010c8:	2180      	movs	r1, #128	@ 0x80
 80010ca:	4b10      	ldr	r3, [pc, #64]	@ (800110c <HAL_ADC_MspInit+0x78>)
 80010cc:	0349      	lsls	r1, r1, #13
 80010ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_MOIST_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 80010d0:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 80010d2:	430a      	orrs	r2, r1
 80010d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80010d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 80010d8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 80010da:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010dc:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 80010de:	9200      	str	r2, [sp, #0]
 80010e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010e4:	430a      	orrs	r2, r1
 80010e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80010e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010ea:	400b      	ands	r3, r1
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC_MOIST_Pin;
 80010f0:	2310      	movs	r3, #16
 80010f2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010f4:	3b0d      	subs	r3, #13
 80010f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 80010fa:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f000 fc99 	bl	8001a34 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001102:	b00e      	add	sp, #56	@ 0x38
 8001104:	bd10      	pop	{r4, pc}
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	40012400 	.word	0x40012400
 800110c:	40021000 	.word	0x40021000

08001110 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001110:	b510      	push	{r4, lr}
 8001112:	0004      	movs	r4, r0
 8001114:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001116:	2214      	movs	r2, #20
 8001118:	2100      	movs	r1, #0
 800111a:	a802      	add	r0, sp, #8
 800111c:	f004 f94e 	bl	80053bc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001120:	221c      	movs	r2, #28
 8001122:	2100      	movs	r1, #0
 8001124:	a807      	add	r0, sp, #28
 8001126:	f004 f949 	bl	80053bc <memset>
  if(hi2c->Instance==I2C1)
 800112a:	4b18      	ldr	r3, [pc, #96]	@ (800118c <HAL_I2C_MspInit+0x7c>)
 800112c:	6822      	ldr	r2, [r4, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d129      	bne.n	8001186 <HAL_I2C_MspInit+0x76>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001132:	2302      	movs	r3, #2
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001134:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001136:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001138:	f001 fa12 	bl	8002560 <HAL_RCCEx_PeriphCLKConfig>
 800113c:	2800      	cmp	r0, #0
 800113e:	d001      	beq.n	8001144 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8001140:	f7ff fb4c 	bl	80007dc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001144:	2201      	movs	r2, #1
 8001146:	4c12      	ldr	r4, [pc, #72]	@ (8001190 <HAL_I2C_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001148:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114e:	4313      	orrs	r3, r2
 8001150:	6363      	str	r3, [r4, #52]	@ 0x34
 8001152:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001154:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	4013      	ands	r3, r2
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800115c:	23c0      	movs	r3, #192	@ 0xc0
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001162:	2312      	movs	r3, #18
 8001164:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800116c:	3306      	adds	r3, #6
 800116e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001170:	f000 fc60 	bl	8001a34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001174:	2280      	movs	r2, #128	@ 0x80
 8001176:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001178:	0392      	lsls	r2, r2, #14
 800117a:	4313      	orrs	r3, r2
 800117c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800117e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001180:	4013      	ands	r3, r2
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001186:	b00e      	add	sp, #56	@ 0x38
 8001188:	bd10      	pop	{r4, pc}
 800118a:	46c0      	nop			@ (mov r8, r8)
 800118c:	40005400 	.word	0x40005400
 8001190:	40021000 	.word	0x40021000

08001194 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001194:	b530      	push	{r4, r5, lr}
 8001196:	0004      	movs	r4, r0
 8001198:	b091      	sub	sp, #68	@ 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119a:	2214      	movs	r2, #20
 800119c:	2100      	movs	r1, #0
 800119e:	a804      	add	r0, sp, #16
 80011a0:	f004 f90c 	bl	80053bc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a4:	221c      	movs	r2, #28
 80011a6:	2100      	movs	r1, #0
 80011a8:	a809      	add	r0, sp, #36	@ 0x24
 80011aa:	f004 f907 	bl	80053bc <memset>
  if(hspi->Instance==SPI1)
 80011ae:	4b22      	ldr	r3, [pc, #136]	@ (8001238 <HAL_SPI_MspInit+0xa4>)
 80011b0:	6822      	ldr	r2, [r4, #0]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d13d      	bne.n	8001232 <HAL_SPI_MspInit+0x9e>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 80011b6:	2304      	movs	r3, #4
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b8:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 80011ba:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011bc:	f001 f9d0 	bl	8002560 <HAL_RCCEx_PeriphCLKConfig>
 80011c0:	2800      	cmp	r0, #0
 80011c2:	d001      	beq.n	80011c8 <HAL_SPI_MspInit+0x34>
    {
      Error_Handler();
 80011c4:	f7ff fb0a 	bl	80007dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011c8:	2180      	movs	r1, #128	@ 0x80
 80011ca:	4b1c      	ldr	r3, [pc, #112]	@ (800123c <HAL_SPI_MspInit+0xa8>)
 80011cc:	0149      	lsls	r1, r1, #5
 80011ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    __HAL_RCC_GPIOA_CLK_ENABLE();
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d0:	2502      	movs	r5, #2
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011d2:	430a      	orrs	r2, r1
 80011d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80011d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011da:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011dc:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011de:	9201      	str	r2, [sp, #4]
 80011e0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	430a      	orrs	r2, r1
 80011e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80011ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ec:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ee:	400a      	ands	r2, r1
 80011f0:	9202      	str	r2, [sp, #8]
 80011f2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f6:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f8:	432a      	orrs	r2, r5
 80011fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80011fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001200:	402b      	ands	r3, r5
 8001202:	9303      	str	r3, [sp, #12]
 8001204:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001206:	23c0      	movs	r3, #192	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800120a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800120e:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001210:	f000 fc10 	bl	8001a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001214:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001216:	480a      	ldr	r0, [pc, #40]	@ (8001240 <HAL_SPI_MspInit+0xac>)
 8001218:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800121a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121c:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001220:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001222:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001224:	f000 fc06 	bl	8001a34 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001228:	0022      	movs	r2, r4
 800122a:	0021      	movs	r1, r4
 800122c:	2019      	movs	r0, #25
 800122e:	f000 fbbd 	bl	80019ac <HAL_NVIC_SetPriority>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001232:	b011      	add	sp, #68	@ 0x44
 8001234:	bd30      	pop	{r4, r5, pc}
 8001236:	46c0      	nop			@ (mov r8, r8)
 8001238:	40013000 	.word	0x40013000
 800123c:	40021000 	.word	0x40021000
 8001240:	50000400 	.word	0x50000400

08001244 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001244:	b510      	push	{r4, lr}
 8001246:	0004      	movs	r4, r0
 8001248:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124a:	2214      	movs	r2, #20
 800124c:	2100      	movs	r1, #0
 800124e:	a805      	add	r0, sp, #20
 8001250:	f004 f8b4 	bl	80053bc <memset>
  if(htim_base->Instance==TIM3)
 8001254:	6823      	ldr	r3, [r4, #0]
 8001256:	4a1d      	ldr	r2, [pc, #116]	@ (80012cc <HAL_TIM_Base_MspInit+0x88>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d11b      	bne.n	8001294 <HAL_TIM_Base_MspInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800125c:	2202      	movs	r2, #2

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800125e:	2004      	movs	r0, #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001260:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <HAL_TIM_Base_MspInit+0x8c>)
 8001262:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001264:	4311      	orrs	r1, r2
 8001266:	63d9      	str	r1, [r3, #60]	@ 0x3c
 8001268:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800126a:	4011      	ands	r1, r2
 800126c:	9101      	str	r1, [sp, #4]
 800126e:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001270:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001272:	4301      	orrs	r1, r0
 8001274:	6359      	str	r1, [r3, #52]	@ 0x34
 8001276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001278:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800127a:	4003      	ands	r3, r0
 800127c:	9302      	str	r3, [sp, #8]
 800127e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001280:	2340      	movs	r3, #64	@ 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001282:	4814      	ldr	r0, [pc, #80]	@ (80012d4 <HAL_TIM_Base_MspInit+0x90>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001284:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001286:	3b3f      	subs	r3, #63	@ 0x3f
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001288:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800128a:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128c:	f000 fbd2 	bl	8001a34 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001290:	b00a      	add	sp, #40	@ 0x28
 8001292:	bd10      	pop	{r4, pc}
  else if(htim_base->Instance==TIM14)
 8001294:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <HAL_TIM_Base_MspInit+0x94>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d10a      	bne.n	80012b0 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800129a:	2180      	movs	r1, #128	@ 0x80
 800129c:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <HAL_TIM_Base_MspInit+0x8c>)
 800129e:	0209      	lsls	r1, r1, #8
 80012a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012a2:	430a      	orrs	r2, r1
 80012a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80012a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a8:	400b      	ands	r3, r1
 80012aa:	9303      	str	r3, [sp, #12]
 80012ac:	9b03      	ldr	r3, [sp, #12]
 80012ae:	e7ef      	b.n	8001290 <HAL_TIM_Base_MspInit+0x4c>
  else if(htim_base->Instance==TIM17)
 80012b0:	4a0a      	ldr	r2, [pc, #40]	@ (80012dc <HAL_TIM_Base_MspInit+0x98>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d1ec      	bne.n	8001290 <HAL_TIM_Base_MspInit+0x4c>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80012b6:	2180      	movs	r1, #128	@ 0x80
 80012b8:	4b05      	ldr	r3, [pc, #20]	@ (80012d0 <HAL_TIM_Base_MspInit+0x8c>)
 80012ba:	02c9      	lsls	r1, r1, #11
 80012bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012be:	430a      	orrs	r2, r1
 80012c0:	641a      	str	r2, [r3, #64]	@ 0x40
 80012c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c4:	400b      	ands	r3, r1
 80012c6:	9304      	str	r3, [sp, #16]
 80012c8:	9b04      	ldr	r3, [sp, #16]
}
 80012ca:	e7e1      	b.n	8001290 <HAL_TIM_Base_MspInit+0x4c>
 80012cc:	40000400 	.word	0x40000400
 80012d0:	40021000 	.word	0x40021000
 80012d4:	50000800 	.word	0x50000800
 80012d8:	40002000 	.word	0x40002000
 80012dc:	40014800 	.word	0x40014800

080012e0 <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e0:	b510      	push	{r4, lr}
 80012e2:	b672      	cpsid	i
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 80012e4:	2100      	movs	r1, #0
 80012e6:	4802      	ldr	r0, [pc, #8]	@ (80012f0 <HardFault_Handler+0x10>)
 80012e8:	f7ff f930 	bl	800054c <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <HardFault_Handler+0xc>
 80012ee:	46c0      	nop			@ (mov r8, r8)
 80012f0:	08006283 	.word	0x08006283

080012f4 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012f4:	4770      	bx	lr

080012f6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012f6:	b570      	push	{r4, r5, r6, lr}
 80012f8:	000e      	movs	r6, r1
 80012fa:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012fc:	2500      	movs	r5, #0
 80012fe:	42a5      	cmp	r5, r4
 8001300:	db01      	blt.n	8001306 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8001302:	0020      	movs	r0, r4
 8001304:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8001306:	e000      	b.n	800130a <_read+0x14>
 8001308:	bf00      	nop
 800130a:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130c:	3501      	adds	r5, #1
 800130e:	e7f6      	b.n	80012fe <_read+0x8>

08001310 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001310:	b530      	push	{r4, r5, lr}
  (void)file;
  for (int i = 0; i < len; i++) {
 8001312:	2300      	movs	r3, #0
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001314:	2480      	movs	r4, #128	@ 0x80
{
 8001316:	0010      	movs	r0, r2
 8001318:	4a07      	ldr	r2, [pc, #28]	@ (8001338 <_write+0x28>)
  for (int i = 0; i < len; i++) {
 800131a:	4283      	cmp	r3, r0
 800131c:	db04      	blt.n	8001328 <_write+0x18>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800131e:	2340      	movs	r3, #64	@ 0x40
 8001320:	69d1      	ldr	r1, [r2, #28]
 8001322:	4219      	tst	r1, r3
 8001324:	d0fc      	beq.n	8001320 <_write+0x10>
          LL_USART_TransmitData8(USART2, (uint8_t)ptr[i]);
      }
      // Wait until TC (transmission complete) flag is set
      while (!LL_USART_IsActiveFlag_TC(USART2));
  return len;
}
 8001326:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001328:	69d5      	ldr	r5, [r2, #28]
 800132a:	4225      	tst	r5, r4
 800132c:	d0fc      	beq.n	8001328 <_write+0x18>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 800132e:	5ccd      	ldrb	r5, [r1, r3]
  for (int i = 0; i < len; i++) {
 8001330:	3301      	adds	r3, #1
 8001332:	6295      	str	r5, [r2, #40]	@ 0x28
 8001334:	e7f1      	b.n	800131a <_write+0xa>
 8001336:	46c0      	nop			@ (mov r8, r8)
 8001338:	40004400 	.word	0x40004400

0800133c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 800133c:	2001      	movs	r0, #1
}
 800133e:	4240      	negs	r0, r0
 8001340:	4770      	bx	lr

08001342 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001342:	2380      	movs	r3, #128	@ 0x80
 8001344:	019b      	lsls	r3, r3, #6
  return 0;
}
 8001346:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8001348:	604b      	str	r3, [r1, #4]
}
 800134a:	4770      	bx	lr

0800134c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 800134c:	2001      	movs	r0, #1
 800134e:	4770      	bx	lr

08001350 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001350:	2000      	movs	r0, #0
 8001352:	4770      	bx	lr

08001354 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001354:	490b      	ldr	r1, [pc, #44]	@ (8001384 <_sbrk+0x30>)
 8001356:	4a0c      	ldr	r2, [pc, #48]	@ (8001388 <_sbrk+0x34>)
{
 8001358:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800135a:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800135c:	490b      	ldr	r1, [pc, #44]	@ (800138c <_sbrk+0x38>)
{
 800135e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8001360:	6808      	ldr	r0, [r1, #0]
 8001362:	2800      	cmp	r0, #0
 8001364:	d101      	bne.n	800136a <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8001366:	480a      	ldr	r0, [pc, #40]	@ (8001390 <_sbrk+0x3c>)
 8001368:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800136a:	6808      	ldr	r0, [r1, #0]
 800136c:	18c3      	adds	r3, r0, r3
 800136e:	4293      	cmp	r3, r2
 8001370:	d906      	bls.n	8001380 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8001372:	f004 f879 	bl	8005468 <__errno>
 8001376:	230c      	movs	r3, #12
 8001378:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800137a:	2001      	movs	r0, #1
 800137c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800137e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001380:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8001382:	e7fc      	b.n	800137e <_sbrk+0x2a>
 8001384:	00000400 	.word	0x00000400
 8001388:	20003000 	.word	0x20003000
 800138c:	20000468 	.word	0x20000468
 8001390:	200008b0 	.word	0x200008b0

08001394 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001394:	2280      	movs	r2, #128	@ 0x80
 8001396:	4b02      	ldr	r3, [pc, #8]	@ (80013a0 <SystemInit+0xc>)
 8001398:	0512      	lsls	r2, r2, #20
 800139a:	609a      	str	r2, [r3, #8]
#endif
}
 800139c:	4770      	bx	lr
 800139e:	46c0      	nop			@ (mov r8, r8)
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <DHT11_SetPinOutput>:
    return 0; // success
}


void DHT11_SetPinOutput(void)
{
 80013a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a6:	220c      	movs	r2, #12
 80013a8:	2100      	movs	r1, #0
 80013aa:	a803      	add	r0, sp, #12
 80013ac:	f004 f806 	bl	80053bc <memset>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b0:	2108      	movs	r1, #8
 80013b2:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <DHT11_SetPinOutput+0x34>)
    GPIO_InitStruct.Pin = DHT11_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80013b4:	4809      	ldr	r0, [pc, #36]	@ (80013dc <DHT11_SetPinOutput+0x38>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013b8:	430a      	orrs	r2, r1
 80013ba:	635a      	str	r2, [r3, #52]	@ 0x34
 80013bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013be:	400b      	ands	r3, r1
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = DHT11_PIN;
 80013c4:	2340      	movs	r3, #64	@ 0x40
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80013c6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = DHT11_PIN;
 80013c8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ca:	3b3f      	subs	r3, #63	@ 0x3f
 80013cc:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80013ce:	f000 fb31 	bl	8001a34 <HAL_GPIO_Init>
}
 80013d2:	b007      	add	sp, #28
 80013d4:	bd00      	pop	{pc}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	40021000 	.word	0x40021000
 80013dc:	50000800 	.word	0x50000800

080013e0 <Delay_us>:
}


void Delay_us(uint16_t us)
{
    __HAL_TIM_SET_COUNTER(&htim14, 0);          // reset counter
 80013e0:	2200      	movs	r2, #0
 80013e2:	4b03      	ldr	r3, [pc, #12]	@ (80013f0 <Delay_us+0x10>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim14) < us); // wait until counter reaches 'us'
 80013e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013ea:	4282      	cmp	r2, r0
 80013ec:	d3fc      	bcc.n	80013e8 <Delay_us+0x8>
}
 80013ee:	4770      	bx	lr
 80013f0:	200001f4 	.word	0x200001f4

080013f4 <DHT11_SetPinInput>:
{
 80013f4:	b510      	push	{r4, lr}
		    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f6:	2408      	movs	r4, #8
{
 80013f8:	b086      	sub	sp, #24
		    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fa:	0022      	movs	r2, r4
 80013fc:	2100      	movs	r1, #0
 80013fe:	a803      	add	r0, sp, #12
 8001400:	f003 ffdc 	bl	80053bc <memset>
		    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001404:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <DHT11_SetPinInput+0x5c>)
		    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001406:	a901      	add	r1, sp, #4
		    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001408:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
		    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800140a:	4812      	ldr	r0, [pc, #72]	@ (8001454 <DHT11_SetPinInput+0x60>)
		    __HAL_RCC_GPIOD_CLK_ENABLE();
 800140c:	4322      	orrs	r2, r4
 800140e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001410:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001412:	4022      	ands	r2, r4
 8001414:	9200      	str	r2, [sp, #0]
 8001416:	9b00      	ldr	r3, [sp, #0]
		    GPIO_InitStruct.Pin = DHT11_PIN;
 8001418:	2340      	movs	r3, #64	@ 0x40
 800141a:	9301      	str	r3, [sp, #4]
		    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141c:	3b3e      	subs	r3, #62	@ 0x3e
 800141e:	9302      	str	r3, [sp, #8]
		    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001420:	3b01      	subs	r3, #1
 8001422:	9305      	str	r3, [sp, #20]
		    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001424:	f000 fb06 	bl	8001a34 <HAL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001428:	21c4      	movs	r1, #196	@ 0xc4
 800142a:	20ff      	movs	r0, #255	@ 0xff
 800142c:	4b0a      	ldr	r3, [pc, #40]	@ (8001458 <DHT11_SetPinInput+0x64>)
 800142e:	0089      	lsls	r1, r1, #2
 8001430:	585a      	ldr	r2, [r3, r1]
 8001432:	4382      	bics	r2, r0
 8001434:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001436:	2280      	movs	r2, #128	@ 0x80
 8001438:	0252      	lsls	r2, r2, #9
 800143a:	601a      	str	r2, [r3, #0]
		    Delay_us(10);
 800143c:	38f5      	subs	r0, #245	@ 0xf5
 800143e:	f7ff ffcf 	bl	80013e0 <Delay_us>
		    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001442:	2100      	movs	r1, #0
 8001444:	4805      	ldr	r0, [pc, #20]	@ (800145c <DHT11_SetPinInput+0x68>)
 8001446:	f002 f925 	bl	8003694 <HAL_TIM_IC_Start_IT>
}
 800144a:	b006      	add	sp, #24
 800144c:	bd10      	pop	{r4, pc}
 800144e:	46c0      	nop			@ (mov r8, r8)
 8001450:	40021000 	.word	0x40021000
 8001454:	50000800 	.word	0x50000800
 8001458:	e000e100 	.word	0xe000e100
 800145c:	20000240 	.word	0x20000240

08001460 <Delay_ms>:

void Delay_ms(uint16_t ms)
{
    __HAL_TIM_SET_COUNTER(&htim17, 0);          // reset counter
 8001460:	2200      	movs	r2, #0
 8001462:	4b03      	ldr	r3, [pc, #12]	@ (8001470 <Delay_ms+0x10>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim17) < ms); // wait until counter reaches 'us'
 8001468:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800146a:	4282      	cmp	r2, r0
 800146c:	d3fc      	bcc.n	8001468 <Delay_ms+0x8>
}
 800146e:	4770      	bx	lr
 8001470:	200001a8 	.word	0x200001a8

08001474 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001474:	480d      	ldr	r0, [pc, #52]	@ (80014ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001476:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001478:	f7ff ff8c 	bl	8001394 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800147c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800147e:	e003      	b.n	8001488 <LoopCopyDataInit>

08001480 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001480:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001482:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001484:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001486:	3104      	adds	r1, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001488:	480a      	ldr	r0, [pc, #40]	@ (80014b4 <LoopForever+0xa>)
  ldr r3, =_edata
 800148a:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <LoopForever+0xe>)
  adds r2, r0, r1
 800148c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800148e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001490:	d3f6      	bcc.n	8001480 <CopyDataInit>
  ldr r2, =_sbss
 8001492:	4a0a      	ldr	r2, [pc, #40]	@ (80014bc <LoopForever+0x12>)
  b LoopFillZerobss
 8001494:	e002      	b.n	800149c <LoopFillZerobss>

08001496 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001496:	2300      	movs	r3, #0
  str  r3, [r2]
 8001498:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800149a:	3204      	adds	r2, #4

0800149c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800149c:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <LoopForever+0x16>)
  cmp r2, r3
 800149e:	429a      	cmp	r2, r3
  bcc FillZerobss
 80014a0:	d3f9      	bcc.n	8001496 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80014a2:	f003 ffe7 	bl	8005474 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014a6:	f7ff f9cf 	bl	8000848 <main>

080014aa <LoopForever>:

LoopForever:
    b LoopForever
 80014aa:	e7fe      	b.n	80014aa <LoopForever>
  ldr   r0, =_estack
 80014ac:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 80014b0:	08007804 	.word	0x08007804
  ldr r0, =_sdata
 80014b4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80014b8:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 80014bc:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 80014c0:	200008b0 	.word	0x200008b0

080014c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014c4:	e7fe      	b.n	80014c4 <ADC1_IRQHandler>
	...

080014c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 80014ca:	4b10      	ldr	r3, [pc, #64]	@ (800150c <HAL_InitTick+0x44>)
{
 80014cc:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 80014ce:	7819      	ldrb	r1, [r3, #0]
 80014d0:	2900      	cmp	r1, #0
 80014d2:	d101      	bne.n	80014d8 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80014d4:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80014d6:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 80014d8:	20fa      	movs	r0, #250	@ 0xfa
 80014da:	0080      	lsls	r0, r0, #2
 80014dc:	f7fe fe28 	bl	8000130 <__udivsi3>
 80014e0:	4c0b      	ldr	r4, [pc, #44]	@ (8001510 <HAL_InitTick+0x48>)
 80014e2:	0001      	movs	r1, r0
 80014e4:	6820      	ldr	r0, [r4, #0]
 80014e6:	f7fe fe23 	bl	8000130 <__udivsi3>
 80014ea:	f000 fa89 	bl	8001a00 <HAL_SYSTICK_Config>
 80014ee:	1e04      	subs	r4, r0, #0
 80014f0:	d1f0      	bne.n	80014d4 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f2:	2d03      	cmp	r5, #3
 80014f4:	d8ee      	bhi.n	80014d4 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f6:	0002      	movs	r2, r0
 80014f8:	2001      	movs	r0, #1
 80014fa:	0029      	movs	r1, r5
 80014fc:	4240      	negs	r0, r0
 80014fe:	f000 fa55 	bl	80019ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001502:	4b04      	ldr	r3, [pc, #16]	@ (8001514 <HAL_InitTick+0x4c>)
 8001504:	0020      	movs	r0, r4
 8001506:	601d      	str	r5, [r3, #0]
  return status;
 8001508:	e7e5      	b.n	80014d6 <HAL_InitTick+0xe>
 800150a:	46c0      	nop			@ (mov r8, r8)
 800150c:	20000004 	.word	0x20000004
 8001510:	20000000 	.word	0x20000000
 8001514:	20000008 	.word	0x20000008

08001518 <HAL_Init>:
{
 8001518:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800151a:	2003      	movs	r0, #3
 800151c:	f7ff ffd4 	bl	80014c8 <HAL_InitTick>
 8001520:	1e04      	subs	r4, r0, #0
 8001522:	d103      	bne.n	800152c <HAL_Init+0x14>
    HAL_MspInit();
 8001524:	f7ff fd9e 	bl	8001064 <HAL_MspInit>
}
 8001528:	0020      	movs	r0, r4
 800152a:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800152c:	2401      	movs	r4, #1
 800152e:	e7fb      	b.n	8001528 <HAL_Init+0x10>

08001530 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001530:	4b01      	ldr	r3, [pc, #4]	@ (8001538 <HAL_GetTick+0x8>)
 8001532:	6818      	ldr	r0, [r3, #0]
}
 8001534:	4770      	bx	lr
 8001536:	46c0      	nop			@ (mov r8, r8)
 8001538:	2000046c 	.word	0x2000046c

0800153c <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800153c:	6880      	ldr	r0, [r0, #8]
 800153e:	0740      	lsls	r0, r0, #29
 8001540:	0fc0      	lsrs	r0, r0, #31
}
 8001542:	4770      	bx	lr

08001544 <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001544:	2300      	movs	r3, #0
{
 8001546:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001548:	b085      	sub	sp, #20
 800154a:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 800154c:	9303      	str	r3, [sp, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800154e:	4298      	cmp	r0, r3
 8001550:	d100      	bne.n	8001554 <HAL_ADC_Init+0x10>
 8001552:	e0ef      	b.n	8001734 <HAL_ADC_Init+0x1f0>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001554:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8001556:	429d      	cmp	r5, r3
 8001558:	d105      	bne.n	8001566 <HAL_ADC_Init+0x22>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800155a:	f7ff fd9b 	bl	8001094 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800155e:	0023      	movs	r3, r4
 8001560:	3354      	adds	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8001562:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8001564:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001566:	2380      	movs	r3, #128	@ 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001568:	6825      	ldr	r5, [r4, #0]
 800156a:	055b      	lsls	r3, r3, #21
 800156c:	68aa      	ldr	r2, [r5, #8]
 800156e:	421a      	tst	r2, r3
 8001570:	d100      	bne.n	8001574 <HAL_ADC_Init+0x30>
 8001572:	e0a7      	b.n	80016c4 <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001574:	2200      	movs	r2, #0
 8001576:	68ab      	ldr	r3, [r5, #8]
 8001578:	9201      	str	r2, [sp, #4]
 800157a:	00db      	lsls	r3, r3, #3
 800157c:	d408      	bmi.n	8001590 <HAL_ADC_Init+0x4c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800157e:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001580:	2601      	movs	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001582:	6da2      	ldr	r2, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001584:	9601      	str	r6, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001586:	4313      	orrs	r3, r2
 8001588:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800158a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800158c:	4333      	orrs	r3, r6
 800158e:	65e3      	str	r3, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001590:	0028      	movs	r0, r5
 8001592:	f7ff ffd3 	bl	800153c <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001596:	2210      	movs	r2, #16
 8001598:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800159a:	4013      	ands	r3, r2
 800159c:	4303      	orrs	r3, r0
 800159e:	d000      	beq.n	80015a2 <HAL_ADC_Init+0x5e>
 80015a0:	e0cb      	b.n	800173a <HAL_ADC_Init+0x1f6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015a2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80015a4:	4b67      	ldr	r3, [pc, #412]	@ (8001744 <HAL_ADC_Init+0x200>)
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80015a6:	6920      	ldr	r0, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 80015a8:	401a      	ands	r2, r3
 80015aa:	3306      	adds	r3, #6
 80015ac:	33ff      	adds	r3, #255	@ 0xff
 80015ae:	4313      	orrs	r3, r2
 80015b0:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80015b2:	68ab      	ldr	r3, [r5, #8]
 80015b4:	07db      	lsls	r3, r3, #31
 80015b6:	d461      	bmi.n	800167c <HAL_ADC_Init+0x138>
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80015b8:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 80015ba:	68e1      	ldr	r1, [r4, #12]
 80015bc:	1e7b      	subs	r3, r7, #1
 80015be:	419f      	sbcs	r7, r3
 80015c0:	68a3      	ldr	r3, [r4, #8]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80015c2:	7ea2      	ldrb	r2, [r4, #26]
 80015c4:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80015c6:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80015c8:	033f      	lsls	r7, r7, #12
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80015ca:	0389      	lsls	r1, r1, #14
 80015cc:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80015ce:	7e61      	ldrb	r1, [r4, #25]
 80015d0:	03c9      	lsls	r1, r1, #15
 80015d2:	430b      	orrs	r3, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80015d4:	0351      	lsls	r1, r2, #13
 80015d6:	430b      	orrs	r3, r1
 80015d8:	469c      	mov	ip, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80015da:	2800      	cmp	r0, #0
 80015dc:	db00      	blt.n	80015e0 <HAL_ADC_Init+0x9c>
 80015de:	e085      	b.n	80016ec <HAL_ADC_Init+0x1a8>
 80015e0:	0041      	lsls	r1, r0, #1
 80015e2:	0849      	lsrs	r1, r1, #1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80015e4:	0023      	movs	r3, r4
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80015e6:	4666      	mov	r6, ip
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80015e8:	332c      	adds	r3, #44	@ 0x2c
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80015ee:	4333      	orrs	r3, r6
 80015f0:	433b      	orrs	r3, r7
 80015f2:	430b      	orrs	r3, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015f4:	1c61      	adds	r1, r4, #1
 80015f6:	7fc9      	ldrb	r1, [r1, #31]
 80015f8:	2901      	cmp	r1, #1
 80015fa:	d105      	bne.n	8001608 <HAL_ADC_Init+0xc4>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80015fc:	2a00      	cmp	r2, #0
 80015fe:	d000      	beq.n	8001602 <HAL_ADC_Init+0xbe>
 8001600:	e077      	b.n	80016f2 <HAL_ADC_Init+0x1ae>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001602:	2280      	movs	r2, #128	@ 0x80
 8001604:	0252      	lsls	r2, r2, #9
 8001606:	4313      	orrs	r3, r2
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001608:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800160a:	2a00      	cmp	r2, #0
 800160c:	d005      	beq.n	800161a <HAL_ADC_Init+0xd6>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800160e:	21e0      	movs	r1, #224	@ 0xe0
 8001610:	0049      	lsls	r1, r1, #1
 8001612:	400a      	ands	r2, r1
 8001614:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001616:	430a      	orrs	r2, r1
 8001618:	4313      	orrs	r3, r2
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800161a:	68ea      	ldr	r2, [r5, #12]
 800161c:	494a      	ldr	r1, [pc, #296]	@ (8001748 <HAL_ADC_Init+0x204>)
 800161e:	400a      	ands	r2, r1
 8001620:	4313      	orrs	r3, r2
 8001622:	60eb      	str	r3, [r5, #12]

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001624:	0023      	movs	r3, r4
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001626:	6862      	ldr	r2, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 8001628:	333c      	adds	r3, #60	@ 0x3c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800162a:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 800162c:	781b      	ldrb	r3, [r3, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800162e:	0f97      	lsrs	r7, r2, #30
 8001630:	07bf      	lsls	r7, r7, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 8001632:	469c      	mov	ip, r3
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001634:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 8001636:	2b01      	cmp	r3, #1
 8001638:	d108      	bne.n	800164c <HAL_ADC_Init+0x108>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800163a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800163c:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 800163e:	4333      	orrs	r3, r6
 8001640:	430b      	orrs	r3, r1
 8001642:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8001644:	430b      	orrs	r3, r1
 8001646:	4661      	mov	r1, ip
 8001648:	433b      	orrs	r3, r7
 800164a:	4319      	orrs	r1, r3
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800164c:	692b      	ldr	r3, [r5, #16]
 800164e:	4f3f      	ldr	r7, [pc, #252]	@ (800174c <HAL_ADC_Init+0x208>)
 8001650:	403b      	ands	r3, r7
 8001652:	430b      	orrs	r3, r1
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001654:	2180      	movs	r1, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 8001656:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001658:	0053      	lsls	r3, r2, #1
 800165a:	085b      	lsrs	r3, r3, #1
 800165c:	05c9      	lsls	r1, r1, #23
 800165e:	428b      	cmp	r3, r1
 8001660:	d00c      	beq.n	800167c <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001662:	2380      	movs	r3, #128	@ 0x80
 8001664:	061b      	lsls	r3, r3, #24
 8001666:	429a      	cmp	r2, r3
 8001668:	d008      	beq.n	800167c <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800166a:	4939      	ldr	r1, [pc, #228]	@ (8001750 <HAL_ADC_Init+0x20c>)
 800166c:	4f39      	ldr	r7, [pc, #228]	@ (8001754 <HAL_ADC_Init+0x210>)
 800166e:	680b      	ldr	r3, [r1, #0]
 8001670:	403b      	ands	r3, r7
 8001672:	27f0      	movs	r7, #240	@ 0xf0
 8001674:	03bf      	lsls	r7, r7, #14
 8001676:	403a      	ands	r2, r7
 8001678:	4313      	orrs	r3, r2
 800167a:	600b      	str	r3, [r1, #0]
  MODIFY_REG(ADCx->SMPR,
 800167c:	2107      	movs	r1, #7
 800167e:	2770      	movs	r7, #112	@ 0x70
 8001680:	696b      	ldr	r3, [r5, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001682:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001684:	438b      	bics	r3, r1
 8001686:	4313      	orrs	r3, r2
 8001688:	616b      	str	r3, [r5, #20]
 800168a:	6969      	ldr	r1, [r5, #20]
 800168c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800168e:	43b9      	bics	r1, r7
 8001690:	011b      	lsls	r3, r3, #4
 8001692:	430b      	orrs	r3, r1
 8001694:	616b      	str	r3, [r5, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001696:	2800      	cmp	r0, #0
 8001698:	d133      	bne.n	8001702 <HAL_ADC_Init+0x1be>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800169a:	2310      	movs	r3, #16
 800169c:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800169e:	425b      	negs	r3, r3
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80016a0:	430b      	orrs	r3, r1
 80016a2:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80016a4:	2107      	movs	r1, #7
 80016a6:	696b      	ldr	r3, [r5, #20]
 80016a8:	400b      	ands	r3, r1
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d138      	bne.n	8001720 <HAL_ADC_Init+0x1dc>
        == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80016ae:	2300      	movs	r3, #0
 80016b0:	65e3      	str	r3, [r4, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016b2:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80016b4:	3303      	adds	r3, #3
 80016b6:	439a      	bics	r2, r3
 80016b8:	3b02      	subs	r3, #2
 80016ba:	4313      	orrs	r3, r2
 80016bc:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80016be:	9801      	ldr	r0, [sp, #4]
 80016c0:	b005      	add	sp, #20
 80016c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 80016c4:	68aa      	ldr	r2, [r5, #8]
 80016c6:	4924      	ldr	r1, [pc, #144]	@ (8001758 <HAL_ADC_Init+0x214>)
 80016c8:	400a      	ands	r2, r1
 80016ca:	4313      	orrs	r3, r2
 80016cc:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80016ce:	4b23      	ldr	r3, [pc, #140]	@ (800175c <HAL_ADC_Init+0x218>)
 80016d0:	4923      	ldr	r1, [pc, #140]	@ (8001760 <HAL_ADC_Init+0x21c>)
 80016d2:	6818      	ldr	r0, [r3, #0]
 80016d4:	f7fe fd2c 	bl	8000130 <__udivsi3>
 80016d8:	0040      	lsls	r0, r0, #1
 80016da:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 80016dc:	9b03      	ldr	r3, [sp, #12]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d100      	bne.n	80016e4 <HAL_ADC_Init+0x1a0>
 80016e2:	e747      	b.n	8001574 <HAL_ADC_Init+0x30>
      wait_loop_index--;
 80016e4:	9b03      	ldr	r3, [sp, #12]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	9303      	str	r3, [sp, #12]
 80016ea:	e7f7      	b.n	80016dc <HAL_ADC_Init+0x198>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80016ec:	2180      	movs	r1, #128	@ 0x80
 80016ee:	0389      	lsls	r1, r1, #14
 80016f0:	e778      	b.n	80015e4 <HAL_ADC_Init+0xa0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016f2:	2220      	movs	r2, #32
 80016f4:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80016f6:	433a      	orrs	r2, r7
 80016f8:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016fa:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80016fc:	4311      	orrs	r1, r2
 80016fe:	65e1      	str	r1, [r4, #92]	@ 0x5c
 8001700:	e782      	b.n	8001608 <HAL_ADC_Init+0xc4>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001702:	2380      	movs	r3, #128	@ 0x80
 8001704:	039b      	lsls	r3, r3, #14
 8001706:	4298      	cmp	r0, r3
 8001708:	d1cc      	bne.n	80016a4 <HAL_ADC_Init+0x160>
      MODIFY_REG(hadc->Instance->CHSELR,
 800170a:	211c      	movs	r1, #28
 800170c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800170e:	69e3      	ldr	r3, [r4, #28]
 8001710:	3b01      	subs	r3, #1
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	400b      	ands	r3, r1
 8001716:	392c      	subs	r1, #44	@ 0x2c
 8001718:	4099      	lsls	r1, r3
 800171a:	000b      	movs	r3, r1
 800171c:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800171e:	e7bf      	b.n	80016a0 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8001720:	2312      	movs	r3, #18
 8001722:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001724:	439a      	bics	r2, r3
 8001726:	3b02      	subs	r3, #2
 8001728:	4313      	orrs	r3, r2
 800172a:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800172c:	2301      	movs	r3, #1
 800172e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001730:	4313      	orrs	r3, r2
 8001732:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	9301      	str	r3, [sp, #4]
 8001738:	e7c1      	b.n	80016be <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800173a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800173c:	431a      	orrs	r2, r3
 800173e:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8001740:	e7f8      	b.n	8001734 <HAL_ADC_Init+0x1f0>
 8001742:	46c0      	nop			@ (mov r8, r8)
 8001744:	fffffefd 	.word	0xfffffefd
 8001748:	ffde0201 	.word	0xffde0201
 800174c:	1ffffc02 	.word	0x1ffffc02
 8001750:	40012708 	.word	0x40012708
 8001754:	ffc3ffff 	.word	0xffc3ffff
 8001758:	6fffffe8 	.word	0x6fffffe8
 800175c:	20000000 	.word	0x20000000
 8001760:	00030d40 	.word	0x00030d40

08001764 <HAL_ADC_ConfigChannel>:
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001764:	2300      	movs	r3, #0
{
 8001766:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001768:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 800176a:	9303      	str	r3, [sp, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800176c:	0003      	movs	r3, r0
{
 800176e:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hadc);
 8001770:	3354      	adds	r3, #84	@ 0x54
 8001772:	781a      	ldrb	r2, [r3, #0]
{
 8001774:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001776:	2002      	movs	r0, #2
 8001778:	2a01      	cmp	r2, #1
 800177a:	d04d      	beq.n	8001818 <HAL_ADC_ConfigChannel+0xb4>
 800177c:	2201      	movs	r2, #1
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800177e:	6927      	ldr	r7, [r4, #16]
  __HAL_LOCK(hadc);
 8001780:	701a      	strb	r2, [r3, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001782:	6825      	ldr	r5, [r4, #0]
 8001784:	0028      	movs	r0, r5
 8001786:	f7ff fed9 	bl	800153c <LL_ADC_REG_IsConversionOngoing>
 800178a:	2800      	cmp	r0, #0
 800178c:	d000      	beq.n	8001790 <HAL_ADC_ConfigChannel+0x2c>
 800178e:	e0f9      	b.n	8001984 <HAL_ADC_ConfigChannel+0x220>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001790:	9b00      	ldr	r3, [sp, #0]
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001792:	2204      	movs	r2, #4
    if (sConfig->Rank != ADC_RANK_NONE)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2180      	movs	r1, #128	@ 0x80
 8001798:	469c      	mov	ip, r3
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800179a:	4397      	bics	r7, r2
    if (sConfig->Rank != ADC_RANK_NONE)
 800179c:	4662      	mov	r2, ip
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800179e:	9b00      	ldr	r3, [sp, #0]
 80017a0:	0609      	lsls	r1, r1, #24
 80017a2:	681b      	ldr	r3, [r3, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 80017a4:	2a02      	cmp	r2, #2
 80017a6:	d100      	bne.n	80017aa <HAL_ADC_ConfigChannel+0x46>
 80017a8:	e0c7      	b.n	800193a <HAL_ADC_ConfigChannel+0x1d6>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80017aa:	025a      	lsls	r2, r3, #9
 80017ac:	0a52      	lsrs	r2, r2, #9
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017ae:	428f      	cmp	r7, r1
 80017b0:	d134      	bne.n	800181c <HAL_ADC_ConfigChannel+0xb8>
 80017b2:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->CHSELR,
 80017b4:	430a      	orrs	r2, r1
 80017b6:	62aa      	str	r2, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 80017b8:	9a00      	ldr	r2, [sp, #0]
 80017ba:	6968      	ldr	r0, [r5, #20]
 80017bc:	6892      	ldr	r2, [r2, #8]
 80017be:	0219      	lsls	r1, r3, #8
 80017c0:	4e73      	ldr	r6, [pc, #460]	@ (8001990 <HAL_ADC_ConfigChannel+0x22c>)
 80017c2:	400a      	ands	r2, r1
 80017c4:	4032      	ands	r2, r6
 80017c6:	4388      	bics	r0, r1
 80017c8:	4302      	orrs	r2, r0
 80017ca:	616a      	str	r2, [r5, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	da1f      	bge.n	8001810 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80017d0:	20c0      	movs	r0, #192	@ 0xc0
 80017d2:	4a70      	ldr	r2, [pc, #448]	@ (8001994 <HAL_ADC_ConfigChannel+0x230>)
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80017d4:	4970      	ldr	r1, [pc, #448]	@ (8001998 <HAL_ADC_ConfigChannel+0x234>)
 80017d6:	6815      	ldr	r5, [r2, #0]
 80017d8:	0400      	lsls	r0, r0, #16
 80017da:	4028      	ands	r0, r5
 80017dc:	428b      	cmp	r3, r1
 80017de:	d000      	beq.n	80017e2 <HAL_ADC_ConfigChannel+0x7e>
 80017e0:	e09b      	b.n	800191a <HAL_ADC_ConfigChannel+0x1b6>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80017e2:	2180      	movs	r1, #128	@ 0x80
 80017e4:	0409      	lsls	r1, r1, #16
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80017e6:	420d      	tst	r5, r1
 80017e8:	d112      	bne.n	8001810 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80017ea:	6813      	ldr	r3, [r2, #0]
 80017ec:	4d6b      	ldr	r5, [pc, #428]	@ (800199c <HAL_ADC_ConfigChannel+0x238>)
 80017ee:	402b      	ands	r3, r5
 80017f0:	4303      	orrs	r3, r0
 80017f2:	4319      	orrs	r1, r3
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 80017f4:	4b6a      	ldr	r3, [pc, #424]	@ (80019a0 <HAL_ADC_ConfigChannel+0x23c>)
 80017f6:	6011      	str	r1, [r2, #0]
 80017f8:	6818      	ldr	r0, [r3, #0]
 80017fa:	496a      	ldr	r1, [pc, #424]	@ (80019a4 <HAL_ADC_ConfigChannel+0x240>)
 80017fc:	f7fe fc98 	bl	8000130 <__udivsi3>
 8001800:	230c      	movs	r3, #12
 8001802:	4343      	muls	r3, r0
 8001804:	3301      	adds	r3, #1
          while (wait_loop_index != 0UL)
          {
            wait_loop_index--;
 8001806:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8001808:	9b03      	ldr	r3, [sp, #12]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d000      	beq.n	8001810 <HAL_ADC_ConfigChannel+0xac>
 800180e:	e081      	b.n	8001914 <HAL_ADC_ConfigChannel+0x1b0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001810:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001812:	2300      	movs	r3, #0
 8001814:	3454      	adds	r4, #84	@ 0x54
 8001816:	7023      	strb	r3, [r4, #0]

  /* Return function status */
  return tmp_hal_status;
}
 8001818:	b005      	add	sp, #20
 800181a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800181c:	211f      	movs	r1, #31
 800181e:	4667      	mov	r7, ip
 8001820:	400f      	ands	r7, r1
 8001822:	3910      	subs	r1, #16
 8001824:	40b9      	lsls	r1, r7
 8001826:	43ce      	mvns	r6, r1
 8001828:	9601      	str	r6, [sp, #4]
 800182a:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 800182c:	438e      	bics	r6, r1
 800182e:	0031      	movs	r1, r6
 8001830:	2a00      	cmp	r2, #0
 8001832:	d112      	bne.n	800185a <HAL_ADC_ConfigChannel+0xf6>
 8001834:	0e98      	lsrs	r0, r3, #26
 8001836:	321f      	adds	r2, #31
 8001838:	4010      	ands	r0, r2
 800183a:	40b8      	lsls	r0, r7
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800183c:	4662      	mov	r2, ip
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800183e:	4308      	orrs	r0, r1
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001840:	0892      	lsrs	r2, r2, #2
 8001842:	69e1      	ldr	r1, [r4, #28]
 8001844:	3201      	adds	r2, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001846:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001848:	428a      	cmp	r2, r1
 800184a:	d8b5      	bhi.n	80017b8 <HAL_ADC_ConfigChannel+0x54>
  MODIFY_REG(ADCx->CHSELR,
 800184c:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800184e:	9801      	ldr	r0, [sp, #4]
 8001850:	009a      	lsls	r2, r3, #2
 8001852:	0f12      	lsrs	r2, r2, #28
 8001854:	40ba      	lsls	r2, r7
 8001856:	4001      	ands	r1, r0
 8001858:	e7ac      	b.n	80017b4 <HAL_ADC_ConfigChannel+0x50>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800185a:	2201      	movs	r2, #1
 800185c:	4213      	tst	r3, r2
 800185e:	d1ec      	bne.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 8001860:	1892      	adds	r2, r2, r2
 8001862:	4213      	tst	r3, r2
 8001864:	d12c      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x15c>
 8001866:	2604      	movs	r6, #4
 8001868:	4233      	tst	r3, r6
 800186a:	d12b      	bne.n	80018c4 <HAL_ADC_ConfigChannel+0x160>
 800186c:	071a      	lsls	r2, r3, #28
 800186e:	d42b      	bmi.n	80018c8 <HAL_ADC_ConfigChannel+0x164>
 8001870:	06da      	lsls	r2, r3, #27
 8001872:	d42b      	bmi.n	80018cc <HAL_ADC_ConfigChannel+0x168>
 8001874:	069a      	lsls	r2, r3, #26
 8001876:	d42b      	bmi.n	80018d0 <HAL_ADC_ConfigChannel+0x16c>
 8001878:	065a      	lsls	r2, r3, #25
 800187a:	d42b      	bmi.n	80018d4 <HAL_ADC_ConfigChannel+0x170>
 800187c:	061a      	lsls	r2, r3, #24
 800187e:	d42b      	bmi.n	80018d8 <HAL_ADC_ConfigChannel+0x174>
 8001880:	05da      	lsls	r2, r3, #23
 8001882:	d42b      	bmi.n	80018dc <HAL_ADC_ConfigChannel+0x178>
 8001884:	059a      	lsls	r2, r3, #22
 8001886:	d42b      	bmi.n	80018e0 <HAL_ADC_ConfigChannel+0x17c>
 8001888:	055a      	lsls	r2, r3, #21
 800188a:	d42b      	bmi.n	80018e4 <HAL_ADC_ConfigChannel+0x180>
 800188c:	051a      	lsls	r2, r3, #20
 800188e:	d42b      	bmi.n	80018e8 <HAL_ADC_ConfigChannel+0x184>
 8001890:	04da      	lsls	r2, r3, #19
 8001892:	d42b      	bmi.n	80018ec <HAL_ADC_ConfigChannel+0x188>
 8001894:	049a      	lsls	r2, r3, #18
 8001896:	d42b      	bmi.n	80018f0 <HAL_ADC_ConfigChannel+0x18c>
 8001898:	045a      	lsls	r2, r3, #17
 800189a:	d42b      	bmi.n	80018f4 <HAL_ADC_ConfigChannel+0x190>
 800189c:	041a      	lsls	r2, r3, #16
 800189e:	d42b      	bmi.n	80018f8 <HAL_ADC_ConfigChannel+0x194>
 80018a0:	03da      	lsls	r2, r3, #15
 80018a2:	d42b      	bmi.n	80018fc <HAL_ADC_ConfigChannel+0x198>
 80018a4:	039a      	lsls	r2, r3, #14
 80018a6:	d42b      	bmi.n	8001900 <HAL_ADC_ConfigChannel+0x19c>
 80018a8:	035a      	lsls	r2, r3, #13
 80018aa:	d42b      	bmi.n	8001904 <HAL_ADC_ConfigChannel+0x1a0>
 80018ac:	031a      	lsls	r2, r3, #12
 80018ae:	d42b      	bmi.n	8001908 <HAL_ADC_ConfigChannel+0x1a4>
 80018b0:	02da      	lsls	r2, r3, #11
 80018b2:	d42b      	bmi.n	800190c <HAL_ADC_ConfigChannel+0x1a8>
 80018b4:	029a      	lsls	r2, r3, #10
 80018b6:	d42b      	bmi.n	8001910 <HAL_ADC_ConfigChannel+0x1ac>
 80018b8:	025a      	lsls	r2, r3, #9
 80018ba:	d5be      	bpl.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018bc:	2016      	movs	r0, #22
 80018be:	e7bc      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018c0:	2001      	movs	r0, #1
 80018c2:	e7ba      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018c4:	0010      	movs	r0, r2
 80018c6:	e7b8      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018c8:	2003      	movs	r0, #3
 80018ca:	e7b6      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018cc:	2004      	movs	r0, #4
 80018ce:	e7b4      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018d0:	2005      	movs	r0, #5
 80018d2:	e7b2      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018d4:	2006      	movs	r0, #6
 80018d6:	e7b0      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018d8:	2007      	movs	r0, #7
 80018da:	e7ae      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018dc:	2008      	movs	r0, #8
 80018de:	e7ac      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018e0:	2009      	movs	r0, #9
 80018e2:	e7aa      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018e4:	200a      	movs	r0, #10
 80018e6:	e7a8      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018e8:	200b      	movs	r0, #11
 80018ea:	e7a6      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018ec:	200c      	movs	r0, #12
 80018ee:	e7a4      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018f0:	200d      	movs	r0, #13
 80018f2:	e7a2      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018f4:	200e      	movs	r0, #14
 80018f6:	e7a0      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018f8:	200f      	movs	r0, #15
 80018fa:	e79e      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 80018fc:	2010      	movs	r0, #16
 80018fe:	e79c      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 8001900:	2011      	movs	r0, #17
 8001902:	e79a      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 8001904:	2012      	movs	r0, #18
 8001906:	e798      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 8001908:	2013      	movs	r0, #19
 800190a:	e796      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 800190c:	2014      	movs	r0, #20
 800190e:	e794      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
 8001910:	2015      	movs	r0, #21
 8001912:	e792      	b.n	800183a <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 8001914:	9b03      	ldr	r3, [sp, #12]
 8001916:	3b01      	subs	r3, #1
 8001918:	e775      	b.n	8001806 <HAL_ADC_ConfigChannel+0xa2>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800191a:	4923      	ldr	r1, [pc, #140]	@ (80019a8 <HAL_ADC_ConfigChannel+0x244>)
 800191c:	428b      	cmp	r3, r1
 800191e:	d000      	beq.n	8001922 <HAL_ADC_ConfigChannel+0x1be>
 8001920:	e776      	b.n	8001810 <HAL_ADC_ConfigChannel+0xac>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001922:	2180      	movs	r1, #128	@ 0x80
 8001924:	03c9      	lsls	r1, r1, #15
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001926:	420d      	tst	r5, r1
 8001928:	d000      	beq.n	800192c <HAL_ADC_ConfigChannel+0x1c8>
 800192a:	e771      	b.n	8001810 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800192c:	6813      	ldr	r3, [r2, #0]
 800192e:	4d1b      	ldr	r5, [pc, #108]	@ (800199c <HAL_ADC_ConfigChannel+0x238>)
 8001930:	402b      	ands	r3, r5
 8001932:	4303      	orrs	r3, r0
 8001934:	4319      	orrs	r1, r3
 8001936:	6011      	str	r1, [r2, #0]
}
 8001938:	e76a      	b.n	8001810 <HAL_ADC_ConfigChannel+0xac>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800193a:	428f      	cmp	r7, r1
 800193c:	d104      	bne.n	8001948 <HAL_ADC_ConfigChannel+0x1e4>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800193e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8001940:	0259      	lsls	r1, r3, #9
 8001942:	0a49      	lsrs	r1, r1, #9
 8001944:	438a      	bics	r2, r1
 8001946:	62aa      	str	r2, [r5, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001948:	2b00      	cmp	r3, #0
 800194a:	db00      	blt.n	800194e <HAL_ADC_ConfigChannel+0x1ea>
 800194c:	e760      	b.n	8001810 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 800194e:	4911      	ldr	r1, [pc, #68]	@ (8001994 <HAL_ADC_ConfigChannel+0x230>)
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001950:	4811      	ldr	r0, [pc, #68]	@ (8001998 <HAL_ADC_ConfigChannel+0x234>)
 8001952:	680a      	ldr	r2, [r1, #0]
 8001954:	4283      	cmp	r3, r0
 8001956:	d108      	bne.n	800196a <HAL_ADC_ConfigChannel+0x206>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001958:	2380      	movs	r3, #128	@ 0x80
 800195a:	03db      	lsls	r3, r3, #15
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800195c:	6808      	ldr	r0, [r1, #0]
 800195e:	4013      	ands	r3, r2
 8001960:	4a0e      	ldr	r2, [pc, #56]	@ (800199c <HAL_ADC_ConfigChannel+0x238>)
 8001962:	4002      	ands	r2, r0
 8001964:	4313      	orrs	r3, r2
 8001966:	600b      	str	r3, [r1, #0]
}
 8001968:	e752      	b.n	8001810 <HAL_ADC_ConfigChannel+0xac>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800196a:	480f      	ldr	r0, [pc, #60]	@ (80019a8 <HAL_ADC_ConfigChannel+0x244>)
 800196c:	4283      	cmp	r3, r0
 800196e:	d000      	beq.n	8001972 <HAL_ADC_ConfigChannel+0x20e>
 8001970:	e74e      	b.n	8001810 <HAL_ADC_ConfigChannel+0xac>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001972:	2080      	movs	r0, #128	@ 0x80
 8001974:	0400      	lsls	r0, r0, #16
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001976:	680b      	ldr	r3, [r1, #0]
 8001978:	4002      	ands	r2, r0
 800197a:	4808      	ldr	r0, [pc, #32]	@ (800199c <HAL_ADC_ConfigChannel+0x238>)
 800197c:	4003      	ands	r3, r0
 800197e:	431a      	orrs	r2, r3
 8001980:	600a      	str	r2, [r1, #0]
}
 8001982:	e745      	b.n	8001810 <HAL_ADC_ConfigChannel+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001984:	2320      	movs	r3, #32
 8001986:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8001988:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800198a:	4313      	orrs	r3, r2
 800198c:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 800198e:	e740      	b.n	8001812 <HAL_ADC_ConfigChannel+0xae>
 8001990:	7fffff00 	.word	0x7fffff00
 8001994:	40012708 	.word	0x40012708
 8001998:	a4000200 	.word	0xa4000200
 800199c:	ff3fffff 	.word	0xff3fffff
 80019a0:	20000000 	.word	0x20000000
 80019a4:	00030d40 	.word	0x00030d40
 80019a8:	a8000400 	.word	0xa8000400

080019ac <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ac:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019ae:	24ff      	movs	r4, #255	@ 0xff
 80019b0:	2203      	movs	r2, #3
 80019b2:	000b      	movs	r3, r1
 80019b4:	0021      	movs	r1, r4
 80019b6:	4002      	ands	r2, r0
 80019b8:	00d2      	lsls	r2, r2, #3
 80019ba:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019bc:	019b      	lsls	r3, r3, #6
 80019be:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019c0:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019c2:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80019c4:	2800      	cmp	r0, #0
 80019c6:	db0a      	blt.n	80019de <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019c8:	24c0      	movs	r4, #192	@ 0xc0
 80019ca:	4a0b      	ldr	r2, [pc, #44]	@ (80019f8 <HAL_NVIC_SetPriority+0x4c>)
 80019cc:	0880      	lsrs	r0, r0, #2
 80019ce:	0080      	lsls	r0, r0, #2
 80019d0:	1880      	adds	r0, r0, r2
 80019d2:	00a4      	lsls	r4, r4, #2
 80019d4:	5902      	ldr	r2, [r0, r4]
 80019d6:	400a      	ands	r2, r1
 80019d8:	4313      	orrs	r3, r2
 80019da:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80019dc:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019de:	220f      	movs	r2, #15
 80019e0:	4010      	ands	r0, r2
 80019e2:	3808      	subs	r0, #8
 80019e4:	4a05      	ldr	r2, [pc, #20]	@ (80019fc <HAL_NVIC_SetPriority+0x50>)
 80019e6:	0880      	lsrs	r0, r0, #2
 80019e8:	0080      	lsls	r0, r0, #2
 80019ea:	1880      	adds	r0, r0, r2
 80019ec:	69c2      	ldr	r2, [r0, #28]
 80019ee:	4011      	ands	r1, r2
 80019f0:	4319      	orrs	r1, r3
 80019f2:	61c1      	str	r1, [r0, #28]
 80019f4:	e7f2      	b.n	80019dc <HAL_NVIC_SetPriority+0x30>
 80019f6:	46c0      	nop			@ (mov r8, r8)
 80019f8:	e000e100 	.word	0xe000e100
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a00:	2280      	movs	r2, #128	@ 0x80
 8001a02:	1e43      	subs	r3, r0, #1
 8001a04:	0452      	lsls	r2, r2, #17
    return (1UL);                                                   /* Reload value impossible */
 8001a06:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d20d      	bcs.n	8001a28 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a0c:	21c0      	movs	r1, #192	@ 0xc0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0e:	4a07      	ldr	r2, [pc, #28]	@ (8001a2c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a10:	4807      	ldr	r0, [pc, #28]	@ (8001a30 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a12:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a14:	6a03      	ldr	r3, [r0, #32]
 8001a16:	0609      	lsls	r1, r1, #24
 8001a18:	021b      	lsls	r3, r3, #8
 8001a1a:	0a1b      	lsrs	r3, r3, #8
 8001a1c:	430b      	orrs	r3, r1
 8001a1e:	6203      	str	r3, [r0, #32]
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a20:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a22:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a24:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a26:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001a28:	4770      	bx	lr
 8001a2a:	46c0      	nop			@ (mov r8, r8)
 8001a2c:	e000e010 	.word	0xe000e010
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	469c      	mov	ip, r3
{
 8001a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a3a:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001a3c:	680b      	ldr	r3, [r1, #0]
 8001a3e:	4664      	mov	r4, ip
 8001a40:	001a      	movs	r2, r3
 8001a42:	40e2      	lsrs	r2, r4
 8001a44:	d101      	bne.n	8001a4a <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 8001a46:	b005      	add	sp, #20
 8001a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001a4a:	4662      	mov	r2, ip
 8001a4c:	2601      	movs	r6, #1
 8001a4e:	4096      	lsls	r6, r2
 8001a50:	001a      	movs	r2, r3
 8001a52:	4032      	ands	r2, r6
 8001a54:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 8001a56:	4233      	tst	r3, r6
 8001a58:	d100      	bne.n	8001a5c <HAL_GPIO_Init+0x28>
 8001a5a:	e084      	b.n	8001b66 <HAL_GPIO_Init+0x132>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a5c:	684f      	ldr	r7, [r1, #4]
 8001a5e:	2310      	movs	r3, #16
 8001a60:	003d      	movs	r5, r7
 8001a62:	439d      	bics	r5, r3
 8001a64:	9503      	str	r5, [sp, #12]
 8001a66:	2d02      	cmp	r5, #2
 8001a68:	d114      	bne.n	8001a94 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 8001a6a:	4663      	mov	r3, ip
 8001a6c:	08da      	lsrs	r2, r3, #3
 8001a6e:	0092      	lsls	r2, r2, #2
 8001a70:	1882      	adds	r2, r0, r2
 8001a72:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001a74:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 8001a76:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001a78:	4663      	mov	r3, ip
 8001a7a:	401c      	ands	r4, r3
 8001a7c:	230f      	movs	r3, #15
 8001a7e:	00a4      	lsls	r4, r4, #2
 8001a80:	40a3      	lsls	r3, r4
 8001a82:	439d      	bics	r5, r3
 8001a84:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001a86:	250f      	movs	r5, #15
 8001a88:	690b      	ldr	r3, [r1, #16]
 8001a8a:	402b      	ands	r3, r5
 8001a8c:	40a3      	lsls	r3, r4
 8001a8e:	9c02      	ldr	r4, [sp, #8]
 8001a90:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 8001a92:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 8001a94:	4663      	mov	r3, ip
 8001a96:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001a98:	2303      	movs	r3, #3
 8001a9a:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 8001a9c:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001a9e:	43dd      	mvns	r5, r3
 8001aa0:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	403b      	ands	r3, r7
 8001aa6:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001aa8:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aaa:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001aac:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aae:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 8001ab0:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ab2:	2d01      	cmp	r5, #1
 8001ab4:	d95a      	bls.n	8001b6c <HAL_GPIO_Init+0x138>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001ab6:	2f03      	cmp	r7, #3
 8001ab8:	d055      	beq.n	8001b66 <HAL_GPIO_Init+0x132>
        tmp = GPIOx->PUPDR;
 8001aba:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001abc:	9b02      	ldr	r3, [sp, #8]
 8001abe:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001ac0:	688b      	ldr	r3, [r1, #8]
 8001ac2:	4093      	lsls	r3, r2
 8001ac4:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 8001ac6:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ac8:	2380      	movs	r3, #128	@ 0x80
 8001aca:	055b      	lsls	r3, r3, #21
 8001acc:	421f      	tst	r7, r3
 8001ace:	d04a      	beq.n	8001b66 <HAL_GPIO_Init+0x132>
        tmp = EXTI->EXTICR[position >> 2U];
 8001ad0:	4663      	mov	r3, ip
 8001ad2:	089a      	lsrs	r2, r3, #2
 8001ad4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b8c <HAL_GPIO_Init+0x158>)
 8001ad6:	0092      	lsls	r2, r2, #2
 8001ad8:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001ada:	2403      	movs	r4, #3
 8001adc:	4663      	mov	r3, ip
 8001ade:	401c      	ands	r4, r3
 8001ae0:	230f      	movs	r3, #15
 8001ae2:	00e4      	lsls	r4, r4, #3
 8001ae4:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001ae6:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8001ae8:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001aea:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001aec:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001aee:	2300      	movs	r3, #0
 8001af0:	42b0      	cmp	r0, r6
 8001af2:	d010      	beq.n	8001b16 <HAL_GPIO_Init+0xe2>
 8001af4:	4e26      	ldr	r6, [pc, #152]	@ (8001b90 <HAL_GPIO_Init+0x15c>)
 8001af6:	3301      	adds	r3, #1
 8001af8:	42b0      	cmp	r0, r6
 8001afa:	d00c      	beq.n	8001b16 <HAL_GPIO_Init+0xe2>
 8001afc:	4e25      	ldr	r6, [pc, #148]	@ (8001b94 <HAL_GPIO_Init+0x160>)
 8001afe:	3301      	adds	r3, #1
 8001b00:	42b0      	cmp	r0, r6
 8001b02:	d008      	beq.n	8001b16 <HAL_GPIO_Init+0xe2>
 8001b04:	4e24      	ldr	r6, [pc, #144]	@ (8001b98 <HAL_GPIO_Init+0x164>)
 8001b06:	3301      	adds	r3, #1
 8001b08:	42b0      	cmp	r0, r6
 8001b0a:	d004      	beq.n	8001b16 <HAL_GPIO_Init+0xe2>
 8001b0c:	4b23      	ldr	r3, [pc, #140]	@ (8001b9c <HAL_GPIO_Init+0x168>)
 8001b0e:	18c3      	adds	r3, r0, r3
 8001b10:	1e5e      	subs	r6, r3, #1
 8001b12:	41b3      	sbcs	r3, r6
 8001b14:	3305      	adds	r3, #5
 8001b16:	40a3      	lsls	r3, r4
 8001b18:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8001b1a:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8001b1c:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <HAL_GPIO_Init+0x16c>)
        tmp &= ~((uint32_t)iocurrent);
 8001b1e:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 8001b20:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 8001b22:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8001b24:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8001b26:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b28:	03fe      	lsls	r6, r7, #15
 8001b2a:	d401      	bmi.n	8001b30 <HAL_GPIO_Init+0xfc>
        tmp &= ~((uint32_t)iocurrent);
 8001b2c:	002c      	movs	r4, r5
 8001b2e:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 8001b30:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 8001b32:	4c1c      	ldr	r4, [pc, #112]	@ (8001ba4 <HAL_GPIO_Init+0x170>)
          tmp |= iocurrent;
 8001b34:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8001b36:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8001b38:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b3a:	03be      	lsls	r6, r7, #14
 8001b3c:	d401      	bmi.n	8001b42 <HAL_GPIO_Init+0x10e>
        tmp &= ~((uint32_t)iocurrent);
 8001b3e:	4013      	ands	r3, r2
 8001b40:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 8001b42:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <HAL_GPIO_Init+0x158>)
 8001b44:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8001b46:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8001b48:	9c01      	ldr	r4, [sp, #4]
 8001b4a:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b4c:	02fe      	lsls	r6, r7, #11
 8001b4e:	d401      	bmi.n	8001b54 <HAL_GPIO_Init+0x120>
        tmp &= ~((uint32_t)iocurrent);
 8001b50:	002c      	movs	r4, r5
 8001b52:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 8001b54:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 8001b56:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8001b58:	9d01      	ldr	r5, [sp, #4]
 8001b5a:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b5c:	02bf      	lsls	r7, r7, #10
 8001b5e:	d401      	bmi.n	8001b64 <HAL_GPIO_Init+0x130>
        tmp &= ~((uint32_t)iocurrent);
 8001b60:	4014      	ands	r4, r2
 8001b62:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8001b64:	605d      	str	r5, [r3, #4]
    position++;
 8001b66:	2301      	movs	r3, #1
 8001b68:	449c      	add	ip, r3
 8001b6a:	e767      	b.n	8001a3c <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8001b6c:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001b6e:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b70:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001b72:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001b74:	68cb      	ldr	r3, [r1, #12]
 8001b76:	4093      	lsls	r3, r2
 8001b78:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 8001b7a:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b7c:	093b      	lsrs	r3, r7, #4
 8001b7e:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 8001b80:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b82:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b84:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 8001b86:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001b88:	e797      	b.n	8001aba <HAL_GPIO_Init+0x86>
 8001b8a:	46c0      	nop			@ (mov r8, r8)
 8001b8c:	40021800 	.word	0x40021800
 8001b90:	50000400 	.word	0x50000400
 8001b94:	50000800 	.word	0x50000800
 8001b98:	50000c00 	.word	0x50000c00
 8001b9c:	afffec00 	.word	0xafffec00
 8001ba0:	40021804 	.word	0x40021804
 8001ba4:	40021808 	.word	0x40021808

08001ba8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001ba8:	6900      	ldr	r0, [r0, #16]
 8001baa:	4008      	ands	r0, r1
 8001bac:	1e43      	subs	r3, r0, #1
 8001bae:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8001bb0:	b2c0      	uxtb	r0, r0
}
 8001bb2:	4770      	bx	lr

08001bb4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bb4:	2a00      	cmp	r2, #0
 8001bb6:	d001      	beq.n	8001bbc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bb8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bba:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bbc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001bbe:	e7fc      	b.n	8001bba <HAL_GPIO_WritePin+0x6>

08001bc0 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001bc0:	6803      	ldr	r3, [r0, #0]
 8001bc2:	699a      	ldr	r2, [r3, #24]
 8001bc4:	0792      	lsls	r2, r2, #30
 8001bc6:	d501      	bpl.n	8001bcc <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001bc8:	2200      	movs	r2, #0
 8001bca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001bcc:	2201      	movs	r2, #1
 8001bce:	6999      	ldr	r1, [r3, #24]
 8001bd0:	4211      	tst	r1, r2
 8001bd2:	d102      	bne.n	8001bda <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001bd4:	6999      	ldr	r1, [r3, #24]
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	619a      	str	r2, [r3, #24]
  }
}
 8001bda:	4770      	bx	lr

08001bdc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001bdc:	b530      	push	{r4, r5, lr}
 8001bde:	9c03      	ldr	r4, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001be0:	6800      	ldr	r0, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001be2:	4323      	orrs	r3, r4
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001be4:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001be6:	0589      	lsls	r1, r1, #22
 8001be8:	431a      	orrs	r2, r3
 8001bea:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8001bec:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <I2C_TransferConfig+0x28>)
 8001bee:	6845      	ldr	r5, [r0, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001bf0:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001bf2:	0d64      	lsrs	r4, r4, #21
 8001bf4:	4323      	orrs	r3, r4
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001bf6:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001bf8:	439d      	bics	r5, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001bfa:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001bfc:	432a      	orrs	r2, r5
 8001bfe:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001c00:	bd30      	pop	{r4, r5, pc}
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	03ff63ff 	.word	0x03ff63ff

08001c08 <I2C_IsErrorOccurred>:
{
 8001c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c0a:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8001c0c:	6802      	ldr	r2, [r0, #0]
{
 8001c0e:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8001c10:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001c12:	2310      	movs	r3, #16
 8001c14:	000f      	movs	r7, r1
{
 8001c16:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001c18:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8001c1a:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001c1c:	4219      	tst	r1, r3
 8001c1e:	d00d      	beq.n	8001c3c <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8001c20:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c22:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8001c24:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c26:	6823      	ldr	r3, [r4, #0]
 8001c28:	2120      	movs	r1, #32
 8001c2a:	699a      	ldr	r2, [r3, #24]
 8001c2c:	420a      	tst	r2, r1
 8001c2e:	d15f      	bne.n	8001cf0 <I2C_IsErrorOccurred+0xe8>
 8001c30:	2f00      	cmp	r7, #0
 8001c32:	d031      	beq.n	8001c98 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8001c34:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8001c36:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8001c38:	9b01      	ldr	r3, [sp, #4]
 8001c3a:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001c3c:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8001c3e:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001c40:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8001c42:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001c44:	4213      	tst	r3, r2
 8001c46:	d002      	beq.n	8001c4e <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8001c48:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001c4a:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8001c4c:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001c4e:	2280      	movs	r2, #128	@ 0x80
 8001c50:	00d2      	lsls	r2, r2, #3
 8001c52:	4213      	tst	r3, r2
 8001c54:	d003      	beq.n	8001c5e <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8001c56:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8001c58:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8001c5a:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001c5c:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001c5e:	2280      	movs	r2, #128	@ 0x80
 8001c60:	0092      	lsls	r2, r2, #2
 8001c62:	4213      	tst	r3, r2
 8001c64:	d049      	beq.n	8001cfa <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8001c66:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001c68:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8001c6a:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8001c6c:	0020      	movs	r0, r4
 8001c6e:	f7ff ffa7 	bl	8001bc0 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001c72:	686b      	ldr	r3, [r5, #4]
 8001c74:	4a22      	ldr	r2, [pc, #136]	@ (8001d00 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8001c76:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001c78:	4013      	ands	r3, r2
 8001c7a:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8001c7c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001c7e:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8001c80:	433b      	orrs	r3, r7
 8001c82:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001c84:	0023      	movs	r3, r4
 8001c86:	3341      	adds	r3, #65	@ 0x41
 8001c88:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c8a:	0022      	movs	r2, r4
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8001c90:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c92:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001c94:	7023      	strb	r3, [r4, #0]
 8001c96:	e032      	b.n	8001cfe <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8001c98:	1c72      	adds	r2, r6, #1
 8001c9a:	d0c5      	beq.n	8001c28 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001c9c:	f7ff fc48 	bl	8001530 <HAL_GetTick>
 8001ca0:	1b40      	subs	r0, r0, r5
 8001ca2:	42b0      	cmp	r0, r6
 8001ca4:	d801      	bhi.n	8001caa <I2C_IsErrorOccurred+0xa2>
 8001ca6:	2e00      	cmp	r6, #0
 8001ca8:	d1bd      	bne.n	8001c26 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8001caa:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001cac:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8001cae:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001cb0:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8001cb2:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001cb4:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8001cb6:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001cb8:	0412      	lsls	r2, r2, #16
 8001cba:	d50b      	bpl.n	8001cd4 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001cbc:	2280      	movs	r2, #128	@ 0x80
 8001cbe:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001cc0:	4210      	tst	r0, r2
 8001cc2:	d107      	bne.n	8001cd4 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8001cc4:	2920      	cmp	r1, #32
 8001cc6:	d005      	beq.n	8001cd4 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001cc8:	6859      	ldr	r1, [r3, #4]
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8001cce:	f7ff fc2f 	bl	8001530 <HAL_GetTick>
 8001cd2:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cd4:	2220      	movs	r2, #32
 8001cd6:	6823      	ldr	r3, [r4, #0]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	4213      	tst	r3, r2
 8001cdc:	d1a3      	bne.n	8001c26 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001cde:	f7ff fc27 	bl	8001530 <HAL_GetTick>
 8001ce2:	1b40      	subs	r0, r0, r5
 8001ce4:	2819      	cmp	r0, #25
 8001ce6:	d9f5      	bls.n	8001cd4 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001ce8:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8001cea:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001cec:	9301      	str	r3, [sp, #4]
 8001cee:	e79a      	b.n	8001c26 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8001cf0:	2f00      	cmp	r7, #0
 8001cf2:	d19f      	bne.n	8001c34 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cf4:	2220      	movs	r2, #32
 8001cf6:	61da      	str	r2, [r3, #28]
 8001cf8:	e79c      	b.n	8001c34 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8001cfa:	2800      	cmp	r0, #0
 8001cfc:	d1b6      	bne.n	8001c6c <I2C_IsErrorOccurred+0x64>
}
 8001cfe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001d00:	fe00e800 	.word	0xfe00e800

08001d04 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d06:	0004      	movs	r4, r0
 8001d08:	000d      	movs	r5, r1
 8001d0a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d0c:	2702      	movs	r7, #2
 8001d0e:	6823      	ldr	r3, [r4, #0]
 8001d10:	699b      	ldr	r3, [r3, #24]
 8001d12:	423b      	tst	r3, r7
 8001d14:	d001      	beq.n	8001d1a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8001d16:	2000      	movs	r0, #0
 8001d18:	e021      	b.n	8001d5e <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d1a:	0032      	movs	r2, r6
 8001d1c:	0029      	movs	r1, r5
 8001d1e:	0020      	movs	r0, r4
 8001d20:	f7ff ff72 	bl	8001c08 <I2C_IsErrorOccurred>
 8001d24:	2800      	cmp	r0, #0
 8001d26:	d119      	bne.n	8001d5c <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8001d28:	1c6b      	adds	r3, r5, #1
 8001d2a:	d0f0      	beq.n	8001d0e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d2c:	f7ff fc00 	bl	8001530 <HAL_GetTick>
 8001d30:	1b80      	subs	r0, r0, r6
 8001d32:	42a8      	cmp	r0, r5
 8001d34:	d801      	bhi.n	8001d3a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8001d36:	2d00      	cmp	r5, #0
 8001d38:	d1e9      	bne.n	8001d0e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d3a:	6823      	ldr	r3, [r4, #0]
 8001d3c:	6999      	ldr	r1, [r3, #24]
 8001d3e:	2302      	movs	r3, #2
 8001d40:	000a      	movs	r2, r1
 8001d42:	401a      	ands	r2, r3
 8001d44:	4219      	tst	r1, r3
 8001d46:	d1e2      	bne.n	8001d0e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d48:	2120      	movs	r1, #32
 8001d4a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001d4c:	430b      	orrs	r3, r1
 8001d4e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001d50:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8001d52:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8001d54:	3341      	adds	r3, #65	@ 0x41
 8001d56:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d58:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8001d5a:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001d5c:	2001      	movs	r0, #1
}
 8001d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001d60 <I2C_WaitOnFlagUntilTimeout>:
{
 8001d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d62:	0004      	movs	r4, r0
 8001d64:	000d      	movs	r5, r1
 8001d66:	0017      	movs	r7, r2
 8001d68:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d6a:	6823      	ldr	r3, [r4, #0]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	402b      	ands	r3, r5
 8001d70:	1b5b      	subs	r3, r3, r5
 8001d72:	425a      	negs	r2, r3
 8001d74:	4153      	adcs	r3, r2
 8001d76:	42bb      	cmp	r3, r7
 8001d78:	d001      	beq.n	8001d7e <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	e026      	b.n	8001dcc <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d7e:	0031      	movs	r1, r6
 8001d80:	0020      	movs	r0, r4
 8001d82:	9a06      	ldr	r2, [sp, #24]
 8001d84:	f7ff ff40 	bl	8001c08 <I2C_IsErrorOccurred>
 8001d88:	2800      	cmp	r0, #0
 8001d8a:	d11e      	bne.n	8001dca <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8001d8c:	1c73      	adds	r3, r6, #1
 8001d8e:	d0ec      	beq.n	8001d6a <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d90:	f7ff fbce 	bl	8001530 <HAL_GetTick>
 8001d94:	9b06      	ldr	r3, [sp, #24]
 8001d96:	1ac0      	subs	r0, r0, r3
 8001d98:	42b0      	cmp	r0, r6
 8001d9a:	d801      	bhi.n	8001da0 <I2C_WaitOnFlagUntilTimeout+0x40>
 8001d9c:	2e00      	cmp	r6, #0
 8001d9e:	d1e4      	bne.n	8001d6a <I2C_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001da0:	6823      	ldr	r3, [r4, #0]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	402b      	ands	r3, r5
 8001da6:	1b5b      	subs	r3, r3, r5
 8001da8:	425a      	negs	r2, r3
 8001daa:	4153      	adcs	r3, r2
 8001dac:	42bb      	cmp	r3, r7
 8001dae:	d1dc      	bne.n	8001d6a <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001db0:	2220      	movs	r2, #32
 8001db2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001db4:	4313      	orrs	r3, r2
 8001db6:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001db8:	0023      	movs	r3, r4
 8001dba:	3341      	adds	r3, #65	@ 0x41
 8001dbc:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dbe:	0022      	movs	r2, r4
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8001dc4:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dc6:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8001dc8:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001dca:	2001      	movs	r0, #1
}
 8001dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001dce <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001dce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dd0:	0004      	movs	r4, r0
 8001dd2:	000e      	movs	r6, r1
 8001dd4:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001dd6:	2520      	movs	r5, #32
 8001dd8:	6823      	ldr	r3, [r4, #0]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	422b      	tst	r3, r5
 8001dde:	d001      	beq.n	8001de4 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8001de0:	2000      	movs	r0, #0
 8001de2:	e01d      	b.n	8001e20 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001de4:	003a      	movs	r2, r7
 8001de6:	0031      	movs	r1, r6
 8001de8:	0020      	movs	r0, r4
 8001dea:	f7ff ff0d 	bl	8001c08 <I2C_IsErrorOccurred>
 8001dee:	2800      	cmp	r0, #0
 8001df0:	d115      	bne.n	8001e1e <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001df2:	f7ff fb9d 	bl	8001530 <HAL_GetTick>
 8001df6:	1bc0      	subs	r0, r0, r7
 8001df8:	42b0      	cmp	r0, r6
 8001dfa:	d801      	bhi.n	8001e00 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8001dfc:	2e00      	cmp	r6, #0
 8001dfe:	d1eb      	bne.n	8001dd8 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e00:	6823      	ldr	r3, [r4, #0]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	001a      	movs	r2, r3
 8001e06:	402a      	ands	r2, r5
 8001e08:	422b      	tst	r3, r5
 8001e0a:	d1e5      	bne.n	8001dd8 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e0c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001e0e:	432b      	orrs	r3, r5
 8001e10:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e12:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8001e14:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8001e16:	3341      	adds	r3, #65	@ 0x41
 8001e18:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e1a:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8001e1c:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001e1e:	2001      	movs	r0, #1
}
 8001e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001e24 <HAL_I2C_Init>:
{
 8001e24:	b570      	push	{r4, r5, r6, lr}
 8001e26:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001e28:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8001e2a:	2c00      	cmp	r4, #0
 8001e2c:	d04e      	beq.n	8001ecc <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e2e:	0025      	movs	r5, r4
 8001e30:	3541      	adds	r5, #65	@ 0x41
 8001e32:	782b      	ldrb	r3, [r5, #0]
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d105      	bne.n	8001e46 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8001e3a:	0023      	movs	r3, r4
 8001e3c:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8001e3e:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8001e40:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8001e42:	f7ff f965 	bl	8001110 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e46:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001e48:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e4a:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001e4c:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e4e:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001e50:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e52:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8001e54:	438a      	bics	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e58:	491d      	ldr	r1, [pc, #116]	@ (8001ed0 <HAL_I2C_Init+0xac>)
 8001e5a:	6862      	ldr	r2, [r4, #4]
 8001e5c:	400a      	ands	r2, r1
 8001e5e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	491c      	ldr	r1, [pc, #112]	@ (8001ed4 <HAL_I2C_Init+0xb0>)
 8001e64:	400a      	ands	r2, r1
 8001e66:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e68:	2801      	cmp	r0, #1
 8001e6a:	d107      	bne.n	8001e7c <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e6c:	2280      	movs	r2, #128	@ 0x80
 8001e6e:	0212      	lsls	r2, r2, #8
 8001e70:	4332      	orrs	r2, r6
 8001e72:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	4818      	ldr	r0, [pc, #96]	@ (8001ed8 <HAL_I2C_Init+0xb4>)
 8001e78:	4002      	ands	r2, r0
 8001e7a:	e009      	b.n	8001e90 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e7c:	2284      	movs	r2, #132	@ 0x84
 8001e7e:	0212      	lsls	r2, r2, #8
 8001e80:	4332      	orrs	r2, r6
 8001e82:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e84:	2802      	cmp	r0, #2
 8001e86:	d1f5      	bne.n	8001e74 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e88:	2280      	movs	r2, #128	@ 0x80
 8001e8a:	6858      	ldr	r0, [r3, #4]
 8001e8c:	0112      	lsls	r2, r2, #4
 8001e8e:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e90:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e92:	6858      	ldr	r0, [r3, #4]
 8001e94:	4a11      	ldr	r2, [pc, #68]	@ (8001edc <HAL_I2C_Init+0xb8>)
 8001e96:	4302      	orrs	r2, r0
 8001e98:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e9a:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e9c:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e9e:	400a      	ands	r2, r1
 8001ea0:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ea2:	6961      	ldr	r1, [r4, #20]
 8001ea4:	6922      	ldr	r2, [r4, #16]
 8001ea6:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ea8:	69a1      	ldr	r1, [r4, #24]
 8001eaa:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eac:	430a      	orrs	r2, r1
 8001eae:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001eb0:	6a21      	ldr	r1, [r4, #32]
 8001eb2:	69e2      	ldr	r2, [r4, #28]
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001eb8:	2201      	movs	r2, #1
 8001eba:	6819      	ldr	r1, [r3, #0]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001ec0:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ec2:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ec4:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ec6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ec8:	3442      	adds	r4, #66	@ 0x42
 8001eca:	7020      	strb	r0, [r4, #0]
}
 8001ecc:	bd70      	pop	{r4, r5, r6, pc}
 8001ece:	46c0      	nop			@ (mov r8, r8)
 8001ed0:	f0ffffff 	.word	0xf0ffffff
 8001ed4:	ffff7fff 	.word	0xffff7fff
 8001ed8:	fffff7ff 	.word	0xfffff7ff
 8001edc:	02008000 	.word	0x02008000

08001ee0 <HAL_I2C_Mem_Write>:
{
 8001ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ee2:	0007      	movs	r7, r0
{
 8001ee4:	b087      	sub	sp, #28
 8001ee6:	9303      	str	r3, [sp, #12]
 8001ee8:	ab0c      	add	r3, sp, #48	@ 0x30
 8001eea:	9202      	str	r2, [sp, #8]
 8001eec:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eee:	3741      	adds	r7, #65	@ 0x41
{
 8001ef0:	881b      	ldrh	r3, [r3, #0]
 8001ef2:	9204      	str	r2, [sp, #16]
 8001ef4:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ef6:	783b      	ldrb	r3, [r7, #0]
{
 8001ef8:	0004      	movs	r4, r0
 8001efa:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8001efc:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001efe:	2b20      	cmp	r3, #32
 8001f00:	d108      	bne.n	8001f14 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8001f02:	2a00      	cmp	r2, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_I2C_Mem_Write+0x2c>
 8001f06:	9b05      	ldr	r3, [sp, #20]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d105      	bne.n	8001f18 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f0c:	2380      	movs	r3, #128	@ 0x80
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8001f12:	2001      	movs	r0, #1
}
 8001f14:	b007      	add	sp, #28
 8001f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8001f18:	0023      	movs	r3, r4
 8001f1a:	3340      	adds	r3, #64	@ 0x40
 8001f1c:	781a      	ldrb	r2, [r3, #0]
 8001f1e:	2002      	movs	r0, #2
 8001f20:	2a01      	cmp	r2, #1
 8001f22:	d0f7      	beq.n	8001f14 <HAL_I2C_Mem_Write+0x34>
 8001f24:	2201      	movs	r2, #1
 8001f26:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001f28:	f7ff fb02 	bl	8001530 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f2c:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8001f2e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f30:	9000      	str	r0, [sp, #0]
 8001f32:	2319      	movs	r3, #25
 8001f34:	2201      	movs	r2, #1
 8001f36:	0020      	movs	r0, r4
 8001f38:	0209      	lsls	r1, r1, #8
 8001f3a:	f7ff ff11 	bl	8001d60 <I2C_WaitOnFlagUntilTimeout>
 8001f3e:	2800      	cmp	r0, #0
 8001f40:	d1e7      	bne.n	8001f12 <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f42:	2321      	movs	r3, #33	@ 0x21
 8001f44:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f46:	0027      	movs	r7, r4
 8001f48:	331f      	adds	r3, #31
 8001f4a:	3742      	adds	r7, #66	@ 0x42
 8001f4c:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8001f4e:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f50:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8001f52:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001f54:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8001f56:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8001f58:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001f5a:	466b      	mov	r3, sp
 8001f5c:	7b1a      	ldrb	r2, [r3, #12]
 8001f5e:	4b4b      	ldr	r3, [pc, #300]	@ (800208c <HAL_I2C_Mem_Write+0x1ac>)
 8001f60:	0031      	movs	r1, r6
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	2380      	movs	r3, #128	@ 0x80
 8001f66:	0020      	movs	r0, r4
 8001f68:	045b      	lsls	r3, r3, #17
 8001f6a:	f7ff fe37 	bl	8001bdc <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f6e:	002a      	movs	r2, r5
 8001f70:	0020      	movs	r0, r4
 8001f72:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001f74:	f7ff fec6 	bl	8001d04 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f78:	2800      	cmp	r0, #0
 8001f7a:	d129      	bne.n	8001fd0 <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f7c:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f7e:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f80:	2a01      	cmp	r2, #1
 8001f82:	d116      	bne.n	8001fb2 <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f84:	466a      	mov	r2, sp
 8001f86:	7a12      	ldrb	r2, [r2, #8]
 8001f88:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2180      	movs	r1, #128	@ 0x80
 8001f8e:	0020      	movs	r0, r4
 8001f90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001f92:	9500      	str	r5, [sp, #0]
 8001f94:	f7ff fee4 	bl	8001d60 <I2C_WaitOnFlagUntilTimeout>
 8001f98:	2800      	cmp	r0, #0
 8001f9a:	d119      	bne.n	8001fd0 <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f9c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001f9e:	2bff      	cmp	r3, #255	@ 0xff
 8001fa0:	d81a      	bhi.n	8001fd8 <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001fa2:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 8001fa4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001fa6:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8001fa8:	b292      	uxth	r2, r2
 8001faa:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001fac:	b2d2      	uxtb	r2, r2
 8001fae:	9000      	str	r0, [sp, #0]
 8001fb0:	e017      	b.n	8001fe2 <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001fb2:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fb4:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001fb6:	0a12      	lsrs	r2, r2, #8
 8001fb8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fba:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001fbc:	002a      	movs	r2, r5
 8001fbe:	f7ff fea1 	bl	8001d04 <I2C_WaitOnTXISFlagUntilTimeout>
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	d104      	bne.n	8001fd0 <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fc6:	466b      	mov	r3, sp
 8001fc8:	6822      	ldr	r2, [r4, #0]
 8001fca:	7a1b      	ldrb	r3, [r3, #8]
 8001fcc:	6293      	str	r3, [r2, #40]	@ 0x28
 8001fce:	e7dc      	b.n	8001f8a <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	3440      	adds	r4, #64	@ 0x40
 8001fd4:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001fd6:	e79c      	b.n	8001f12 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fd8:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001fda:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fdc:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001fde:	045b      	lsls	r3, r3, #17
 8001fe0:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001fe2:	0031      	movs	r1, r6
 8001fe4:	0020      	movs	r0, r4
 8001fe6:	f7ff fdf9 	bl	8001bdc <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fea:	002a      	movs	r2, r5
 8001fec:	0020      	movs	r0, r4
 8001fee:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001ff0:	f7ff fe88 	bl	8001d04 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ff4:	2800      	cmp	r0, #0
 8001ff6:	d000      	beq.n	8001ffa <HAL_I2C_Mem_Write+0x11a>
 8001ff8:	e78b      	b.n	8001f12 <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ffa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001ffc:	6822      	ldr	r2, [r4, #0]
 8001ffe:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8002000:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002002:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8002004:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8002006:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8002008:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800200a:	3b01      	subs	r3, #1
 800200c:	b29b      	uxth	r3, r3
 800200e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8002010:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002012:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8002014:	b292      	uxth	r2, r2
 8002016:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002018:	2b00      	cmp	r3, #0
 800201a:	d016      	beq.n	800204a <HAL_I2C_Mem_Write+0x16a>
 800201c:	2a00      	cmp	r2, #0
 800201e:	d114      	bne.n	800204a <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002020:	2180      	movs	r1, #128	@ 0x80
 8002022:	0020      	movs	r0, r4
 8002024:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002026:	9500      	str	r5, [sp, #0]
 8002028:	f7ff fe9a 	bl	8001d60 <I2C_WaitOnFlagUntilTimeout>
 800202c:	2800      	cmp	r0, #0
 800202e:	d000      	beq.n	8002032 <HAL_I2C_Mem_Write+0x152>
 8002030:	e76f      	b.n	8001f12 <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002032:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002034:	2bff      	cmp	r3, #255	@ 0xff
 8002036:	d921      	bls.n	800207c <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002038:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800203a:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800203c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800203e:	045b      	lsls	r3, r3, #17
 8002040:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002042:	0031      	movs	r1, r6
 8002044:	0020      	movs	r0, r4
 8002046:	f7ff fdc9 	bl	8001bdc <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 800204a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1cc      	bne.n	8001fea <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002050:	002a      	movs	r2, r5
 8002052:	0020      	movs	r0, r4
 8002054:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8002056:	f7ff feba 	bl	8001dce <I2C_WaitOnSTOPFlagUntilTimeout>
 800205a:	2800      	cmp	r0, #0
 800205c:	d000      	beq.n	8002060 <HAL_I2C_Mem_Write+0x180>
 800205e:	e758      	b.n	8001f12 <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002060:	2120      	movs	r1, #32
 8002062:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8002064:	4d0a      	ldr	r5, [pc, #40]	@ (8002090 <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002066:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	402a      	ands	r2, r5
 800206c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800206e:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8002070:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002072:	3341      	adds	r3, #65	@ 0x41
 8002074:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002076:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8002078:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800207a:	e74b      	b.n	8001f14 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800207c:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 800207e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002080:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8002082:	b292      	uxth	r2, r2
 8002084:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002086:	b2d2      	uxtb	r2, r2
 8002088:	9000      	str	r0, [sp, #0]
 800208a:	e7da      	b.n	8002042 <HAL_I2C_Mem_Write+0x162>
 800208c:	80002000 	.word	0x80002000
 8002090:	fe00e800 	.word	0xfe00e800

08002094 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002094:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002096:	0004      	movs	r4, r0
 8002098:	3441      	adds	r4, #65	@ 0x41
 800209a:	7822      	ldrb	r2, [r4, #0]
{
 800209c:	0003      	movs	r3, r0
 800209e:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020a0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020a2:	b2d6      	uxtb	r6, r2
 80020a4:	2a20      	cmp	r2, #32
 80020a6:	d118      	bne.n	80020da <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 80020a8:	001d      	movs	r5, r3
 80020aa:	3540      	adds	r5, #64	@ 0x40
 80020ac:	782a      	ldrb	r2, [r5, #0]
 80020ae:	2a01      	cmp	r2, #1
 80020b0:	d013      	beq.n	80020da <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020b2:	2224      	movs	r2, #36	@ 0x24
 80020b4:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	3a23      	subs	r2, #35	@ 0x23
 80020ba:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020bc:	4807      	ldr	r0, [pc, #28]	@ (80020dc <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 80020be:	4391      	bics	r1, r2
 80020c0:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020c2:	6819      	ldr	r1, [r3, #0]
 80020c4:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020c6:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020c8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80020ca:	6819      	ldr	r1, [r3, #0]
 80020cc:	4339      	orrs	r1, r7
 80020ce:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80020d0:	6819      	ldr	r1, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80020d6:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80020d8:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80020da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020dc:	ffffefff 	.word	0xffffefff

080020e0 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020e0:	0002      	movs	r2, r0
{
 80020e2:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020e4:	3241      	adds	r2, #65	@ 0x41
 80020e6:	7814      	ldrb	r4, [r2, #0]
{
 80020e8:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ea:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020ec:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ee:	2c20      	cmp	r4, #32
 80020f0:	d117      	bne.n	8002122 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80020f2:	001c      	movs	r4, r3
 80020f4:	3440      	adds	r4, #64	@ 0x40
 80020f6:	7826      	ldrb	r6, [r4, #0]
 80020f8:	2e01      	cmp	r6, #1
 80020fa:	d012      	beq.n	8002122 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020fc:	3022      	adds	r0, #34	@ 0x22
 80020fe:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	3823      	subs	r0, #35	@ 0x23
 8002104:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002106:	4f07      	ldr	r7, [pc, #28]	@ (8002124 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8002108:	4386      	bics	r6, r0
 800210a:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 800210c:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800210e:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8002110:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8002112:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002114:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002116:	6819      	ldr	r1, [r3, #0]
 8002118:	4308      	orrs	r0, r1
 800211a:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800211c:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800211e:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002120:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002124:	fffff0ff 	.word	0xfffff0ff

08002128 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800212a:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800212c:	d101      	bne.n	8002132 <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 800212e:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 8002130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002132:	6803      	ldr	r3, [r0, #0]
 8002134:	07db      	lsls	r3, r3, #31
 8002136:	d40d      	bmi.n	8002154 <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002138:	682b      	ldr	r3, [r5, #0]
 800213a:	079b      	lsls	r3, r3, #30
 800213c:	d44f      	bmi.n	80021de <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800213e:	682b      	ldr	r3, [r5, #0]
 8002140:	071b      	lsls	r3, r3, #28
 8002142:	d500      	bpl.n	8002146 <HAL_RCC_OscConfig+0x1e>
 8002144:	e0a4      	b.n	8002290 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002146:	2204      	movs	r2, #4
 8002148:	682b      	ldr	r3, [r5, #0]
 800214a:	4213      	tst	r3, r2
 800214c:	d000      	beq.n	8002150 <HAL_RCC_OscConfig+0x28>
 800214e:	e0cf      	b.n	80022f0 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8002150:	2000      	movs	r0, #0
 8002152:	e7ed      	b.n	8002130 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002154:	2138      	movs	r1, #56	@ 0x38
 8002156:	4c85      	ldr	r4, [pc, #532]	@ (800236c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002158:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800215a:	68a2      	ldr	r2, [r4, #8]
 800215c:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800215e:	2a08      	cmp	r2, #8
 8002160:	d102      	bne.n	8002168 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002162:	2b00      	cmp	r3, #0
 8002164:	d1e8      	bne.n	8002138 <HAL_RCC_OscConfig+0x10>
 8002166:	e7e2      	b.n	800212e <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002168:	2280      	movs	r2, #128	@ 0x80
 800216a:	0252      	lsls	r2, r2, #9
 800216c:	4293      	cmp	r3, r2
 800216e:	d111      	bne.n	8002194 <HAL_RCC_OscConfig+0x6c>
 8002170:	6822      	ldr	r2, [r4, #0]
 8002172:	4313      	orrs	r3, r2
 8002174:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002176:	f7ff f9db 	bl	8001530 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800217a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800217c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800217e:	02bf      	lsls	r7, r7, #10
 8002180:	6823      	ldr	r3, [r4, #0]
 8002182:	423b      	tst	r3, r7
 8002184:	d1d8      	bne.n	8002138 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002186:	f7ff f9d3 	bl	8001530 <HAL_GetTick>
 800218a:	1b80      	subs	r0, r0, r6
 800218c:	2864      	cmp	r0, #100	@ 0x64
 800218e:	d9f7      	bls.n	8002180 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 8002190:	2003      	movs	r0, #3
 8002192:	e7cd      	b.n	8002130 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002194:	21a0      	movs	r1, #160	@ 0xa0
 8002196:	02c9      	lsls	r1, r1, #11
 8002198:	428b      	cmp	r3, r1
 800219a:	d108      	bne.n	80021ae <HAL_RCC_OscConfig+0x86>
 800219c:	2380      	movs	r3, #128	@ 0x80
 800219e:	6821      	ldr	r1, [r4, #0]
 80021a0:	02db      	lsls	r3, r3, #11
 80021a2:	430b      	orrs	r3, r1
 80021a4:	6023      	str	r3, [r4, #0]
 80021a6:	6823      	ldr	r3, [r4, #0]
 80021a8:	431a      	orrs	r2, r3
 80021aa:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021ac:	e7e3      	b.n	8002176 <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ae:	6822      	ldr	r2, [r4, #0]
 80021b0:	496f      	ldr	r1, [pc, #444]	@ (8002370 <HAL_RCC_OscConfig+0x248>)
 80021b2:	400a      	ands	r2, r1
 80021b4:	6022      	str	r2, [r4, #0]
 80021b6:	6822      	ldr	r2, [r4, #0]
 80021b8:	496e      	ldr	r1, [pc, #440]	@ (8002374 <HAL_RCC_OscConfig+0x24c>)
 80021ba:	400a      	ands	r2, r1
 80021bc:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1d9      	bne.n	8002176 <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 80021c2:	f7ff f9b5 	bl	8001530 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021c6:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80021c8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021ca:	02bf      	lsls	r7, r7, #10
 80021cc:	6823      	ldr	r3, [r4, #0]
 80021ce:	423b      	tst	r3, r7
 80021d0:	d0b2      	beq.n	8002138 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80021d2:	f7ff f9ad 	bl	8001530 <HAL_GetTick>
 80021d6:	1b80      	subs	r0, r0, r6
 80021d8:	2864      	cmp	r0, #100	@ 0x64
 80021da:	d9f7      	bls.n	80021cc <HAL_RCC_OscConfig+0xa4>
 80021dc:	e7d8      	b.n	8002190 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021de:	2238      	movs	r2, #56	@ 0x38
 80021e0:	4c62      	ldr	r4, [pc, #392]	@ (800236c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80021e2:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021e4:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80021e6:	4211      	tst	r1, r2
 80021e8:	d11c      	bne.n	8002224 <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d09f      	beq.n	800212e <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ee:	6862      	ldr	r2, [r4, #4]
 80021f0:	696b      	ldr	r3, [r5, #20]
 80021f2:	4961      	ldr	r1, [pc, #388]	@ (8002378 <HAL_RCC_OscConfig+0x250>)
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	400a      	ands	r2, r1
 80021f8:	4313      	orrs	r3, r2
 80021fa:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80021fc:	6823      	ldr	r3, [r4, #0]
 80021fe:	4a5f      	ldr	r2, [pc, #380]	@ (800237c <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002200:	495f      	ldr	r1, [pc, #380]	@ (8002380 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002202:	4013      	ands	r3, r2
 8002204:	692a      	ldr	r2, [r5, #16]
 8002206:	4313      	orrs	r3, r2
 8002208:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800220a:	6823      	ldr	r3, [r4, #0]
 800220c:	4a5d      	ldr	r2, [pc, #372]	@ (8002384 <HAL_RCC_OscConfig+0x25c>)
 800220e:	049b      	lsls	r3, r3, #18
 8002210:	0f5b      	lsrs	r3, r3, #29
 8002212:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002214:	4b5c      	ldr	r3, [pc, #368]	@ (8002388 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002216:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002218:	6818      	ldr	r0, [r3, #0]
 800221a:	f7ff f955 	bl	80014c8 <HAL_InitTick>
 800221e:	2800      	cmp	r0, #0
 8002220:	d08d      	beq.n	800213e <HAL_RCC_OscConfig+0x16>
 8002222:	e784      	b.n	800212e <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002224:	2b00      	cmp	r3, #0
 8002226:	d020      	beq.n	800226a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002228:	6823      	ldr	r3, [r4, #0]
 800222a:	4a54      	ldr	r2, [pc, #336]	@ (800237c <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800222c:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800222e:	4013      	ands	r3, r2
 8002230:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002232:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002234:	4313      	orrs	r3, r2
 8002236:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 8002238:	2380      	movs	r3, #128	@ 0x80
 800223a:	6822      	ldr	r2, [r4, #0]
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	4313      	orrs	r3, r2
 8002240:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002242:	f7ff f975 	bl	8001530 <HAL_GetTick>
 8002246:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002248:	6823      	ldr	r3, [r4, #0]
 800224a:	423b      	tst	r3, r7
 800224c:	d007      	beq.n	800225e <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800224e:	6862      	ldr	r2, [r4, #4]
 8002250:	696b      	ldr	r3, [r5, #20]
 8002252:	4949      	ldr	r1, [pc, #292]	@ (8002378 <HAL_RCC_OscConfig+0x250>)
 8002254:	021b      	lsls	r3, r3, #8
 8002256:	400a      	ands	r2, r1
 8002258:	4313      	orrs	r3, r2
 800225a:	6063      	str	r3, [r4, #4]
 800225c:	e76f      	b.n	800213e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800225e:	f7ff f967 	bl	8001530 <HAL_GetTick>
 8002262:	1b80      	subs	r0, r0, r6
 8002264:	2802      	cmp	r0, #2
 8002266:	d9ef      	bls.n	8002248 <HAL_RCC_OscConfig+0x120>
 8002268:	e792      	b.n	8002190 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 800226a:	6823      	ldr	r3, [r4, #0]
 800226c:	4a47      	ldr	r2, [pc, #284]	@ (800238c <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800226e:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8002270:	4013      	ands	r3, r2
 8002272:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002274:	f7ff f95c 	bl	8001530 <HAL_GetTick>
 8002278:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800227a:	00ff      	lsls	r7, r7, #3
 800227c:	6823      	ldr	r3, [r4, #0]
 800227e:	423b      	tst	r3, r7
 8002280:	d100      	bne.n	8002284 <HAL_RCC_OscConfig+0x15c>
 8002282:	e75c      	b.n	800213e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002284:	f7ff f954 	bl	8001530 <HAL_GetTick>
 8002288:	1b80      	subs	r0, r0, r6
 800228a:	2802      	cmp	r0, #2
 800228c:	d9f6      	bls.n	800227c <HAL_RCC_OscConfig+0x154>
 800228e:	e77f      	b.n	8002190 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002290:	2138      	movs	r1, #56	@ 0x38
 8002292:	4c36      	ldr	r4, [pc, #216]	@ (800236c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002294:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002296:	68a3      	ldr	r3, [r4, #8]
 8002298:	400b      	ands	r3, r1
 800229a:	2b18      	cmp	r3, #24
 800229c:	d103      	bne.n	80022a6 <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800229e:	2a00      	cmp	r2, #0
 80022a0:	d000      	beq.n	80022a4 <HAL_RCC_OscConfig+0x17c>
 80022a2:	e750      	b.n	8002146 <HAL_RCC_OscConfig+0x1e>
 80022a4:	e743      	b.n	800212e <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022a6:	2301      	movs	r3, #1
 80022a8:	2a00      	cmp	r2, #0
 80022aa:	d010      	beq.n	80022ce <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 80022ac:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80022ae:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 80022b0:	4313      	orrs	r3, r2
 80022b2:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80022b4:	f7ff f93c 	bl	8001530 <HAL_GetTick>
 80022b8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80022ba:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80022bc:	423b      	tst	r3, r7
 80022be:	d000      	beq.n	80022c2 <HAL_RCC_OscConfig+0x19a>
 80022c0:	e741      	b.n	8002146 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80022c2:	f7ff f935 	bl	8001530 <HAL_GetTick>
 80022c6:	1b80      	subs	r0, r0, r6
 80022c8:	2802      	cmp	r0, #2
 80022ca:	d9f6      	bls.n	80022ba <HAL_RCC_OscConfig+0x192>
 80022cc:	e760      	b.n	8002190 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 80022ce:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80022d0:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 80022d2:	439a      	bics	r2, r3
 80022d4:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80022d6:	f7ff f92b 	bl	8001530 <HAL_GetTick>
 80022da:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80022dc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80022de:	423b      	tst	r3, r7
 80022e0:	d100      	bne.n	80022e4 <HAL_RCC_OscConfig+0x1bc>
 80022e2:	e730      	b.n	8002146 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80022e4:	f7ff f924 	bl	8001530 <HAL_GetTick>
 80022e8:	1b80      	subs	r0, r0, r6
 80022ea:	2802      	cmp	r0, #2
 80022ec:	d9f6      	bls.n	80022dc <HAL_RCC_OscConfig+0x1b4>
 80022ee:	e74f      	b.n	8002190 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80022f0:	2138      	movs	r1, #56	@ 0x38
 80022f2:	4c1e      	ldr	r4, [pc, #120]	@ (800236c <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80022f4:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80022f6:	68a3      	ldr	r3, [r4, #8]
 80022f8:	400b      	ands	r3, r1
 80022fa:	2b20      	cmp	r3, #32
 80022fc:	d103      	bne.n	8002306 <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80022fe:	4243      	negs	r3, r0
 8002300:	4158      	adcs	r0, r3
 8002302:	b2c0      	uxtb	r0, r0
 8002304:	e714      	b.n	8002130 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002306:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002308:	2801      	cmp	r0, #1
 800230a:	d110      	bne.n	800232e <HAL_RCC_OscConfig+0x206>
 800230c:	4303      	orrs	r3, r0
 800230e:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8002310:	f7ff f90e 	bl	8001530 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002314:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8002316:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002318:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800231a:	4233      	tst	r3, r6
 800231c:	d000      	beq.n	8002320 <HAL_RCC_OscConfig+0x1f8>
 800231e:	e717      	b.n	8002150 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002320:	f7ff f906 	bl	8001530 <HAL_GetTick>
 8002324:	4b1a      	ldr	r3, [pc, #104]	@ (8002390 <HAL_RCC_OscConfig+0x268>)
 8002326:	1b40      	subs	r0, r0, r5
 8002328:	4298      	cmp	r0, r3
 800232a:	d9f5      	bls.n	8002318 <HAL_RCC_OscConfig+0x1f0>
 800232c:	e730      	b.n	8002190 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800232e:	2805      	cmp	r0, #5
 8002330:	d105      	bne.n	800233e <HAL_RCC_OscConfig+0x216>
 8002332:	4313      	orrs	r3, r2
 8002334:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8002336:	2301      	movs	r3, #1
 8002338:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800233a:	4313      	orrs	r3, r2
 800233c:	e7e7      	b.n	800230e <HAL_RCC_OscConfig+0x1e6>
 800233e:	2101      	movs	r1, #1
 8002340:	438b      	bics	r3, r1
 8002342:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8002344:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002346:	4393      	bics	r3, r2
 8002348:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800234a:	2800      	cmp	r0, #0
 800234c:	d1e0      	bne.n	8002310 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 800234e:	f7ff f8ef 	bl	8001530 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002352:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8002354:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002356:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002358:	4233      	tst	r3, r6
 800235a:	d100      	bne.n	800235e <HAL_RCC_OscConfig+0x236>
 800235c:	e6f8      	b.n	8002150 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800235e:	f7ff f8e7 	bl	8001530 <HAL_GetTick>
 8002362:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <HAL_RCC_OscConfig+0x268>)
 8002364:	1b40      	subs	r0, r0, r5
 8002366:	4298      	cmp	r0, r3
 8002368:	d9f5      	bls.n	8002356 <HAL_RCC_OscConfig+0x22e>
 800236a:	e711      	b.n	8002190 <HAL_RCC_OscConfig+0x68>
 800236c:	40021000 	.word	0x40021000
 8002370:	fffeffff 	.word	0xfffeffff
 8002374:	fffbffff 	.word	0xfffbffff
 8002378:	ffff80ff 	.word	0xffff80ff
 800237c:	ffffc7ff 	.word	0xffffc7ff
 8002380:	20000000 	.word	0x20000000
 8002384:	02dc6c00 	.word	0x02dc6c00
 8002388:	20000008 	.word	0x20000008
 800238c:	fffffeff 	.word	0xfffffeff
 8002390:	00001388 	.word	0x00001388

08002394 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002394:	2238      	movs	r2, #56	@ 0x38
 8002396:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <HAL_RCC_GetSysClockFreq+0x40>)
 8002398:	6899      	ldr	r1, [r3, #8]
 800239a:	4211      	tst	r1, r2
 800239c:	d105      	bne.n	80023aa <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800239e:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80023a0:	480d      	ldr	r0, [pc, #52]	@ (80023d8 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80023a2:	049b      	lsls	r3, r3, #18
 80023a4:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80023a6:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 80023a8:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80023aa:	6899      	ldr	r1, [r3, #8]
 80023ac:	4011      	ands	r1, r2
 80023ae:	2908      	cmp	r1, #8
 80023b0:	d00b      	beq.n	80023ca <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80023b2:	6899      	ldr	r1, [r3, #8]
 80023b4:	4011      	ands	r1, r2
 80023b6:	2920      	cmp	r1, #32
 80023b8:	d009      	beq.n	80023ce <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80023ba:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 80023bc:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80023be:	4013      	ands	r3, r2
 80023c0:	2b18      	cmp	r3, #24
 80023c2:	d1f1      	bne.n	80023a8 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 80023c4:	20fa      	movs	r0, #250	@ 0xfa
 80023c6:	01c0      	lsls	r0, r0, #7
 80023c8:	e7ee      	b.n	80023a8 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 80023ca:	4803      	ldr	r0, [pc, #12]	@ (80023d8 <HAL_RCC_GetSysClockFreq+0x44>)
 80023cc:	e7ec      	b.n	80023a8 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 80023ce:	2080      	movs	r0, #128	@ 0x80
 80023d0:	0200      	lsls	r0, r0, #8
 80023d2:	e7e9      	b.n	80023a8 <HAL_RCC_GetSysClockFreq+0x14>
 80023d4:	40021000 	.word	0x40021000
 80023d8:	02dc6c00 	.word	0x02dc6c00

080023dc <HAL_RCC_ClockConfig>:
{
 80023dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80023de:	0004      	movs	r4, r0
 80023e0:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80023e2:	2800      	cmp	r0, #0
 80023e4:	d101      	bne.n	80023ea <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80023e6:	2001      	movs	r0, #1
}
 80023e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023ea:	2707      	movs	r7, #7
 80023ec:	4e48      	ldr	r6, [pc, #288]	@ (8002510 <HAL_RCC_ClockConfig+0x134>)
 80023ee:	6833      	ldr	r3, [r6, #0]
 80023f0:	403b      	ands	r3, r7
 80023f2:	428b      	cmp	r3, r1
 80023f4:	d32a      	bcc.n	800244c <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023f6:	6822      	ldr	r2, [r4, #0]
 80023f8:	0793      	lsls	r3, r2, #30
 80023fa:	d43b      	bmi.n	8002474 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023fc:	07d2      	lsls	r2, r2, #31
 80023fe:	d44a      	bmi.n	8002496 <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002400:	2707      	movs	r7, #7
 8002402:	6833      	ldr	r3, [r6, #0]
 8002404:	403b      	ands	r3, r7
 8002406:	42ab      	cmp	r3, r5
 8002408:	d90a      	bls.n	8002420 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240a:	6833      	ldr	r3, [r6, #0]
 800240c:	43bb      	bics	r3, r7
 800240e:	432b      	orrs	r3, r5
 8002410:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002412:	f7ff f88d 	bl	8001530 <HAL_GetTick>
 8002416:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002418:	6833      	ldr	r3, [r6, #0]
 800241a:	403b      	ands	r3, r7
 800241c:	42ab      	cmp	r3, r5
 800241e:	d167      	bne.n	80024f0 <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002420:	6823      	ldr	r3, [r4, #0]
 8002422:	4d3c      	ldr	r5, [pc, #240]	@ (8002514 <HAL_RCC_ClockConfig+0x138>)
 8002424:	075b      	lsls	r3, r3, #29
 8002426:	d46b      	bmi.n	8002500 <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002428:	f7ff ffb4 	bl	8002394 <HAL_RCC_GetSysClockFreq>
 800242c:	68ab      	ldr	r3, [r5, #8]
 800242e:	493a      	ldr	r1, [pc, #232]	@ (8002518 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002430:	051b      	lsls	r3, r3, #20
 8002432:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002434:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002436:	585b      	ldr	r3, [r3, r1]
 8002438:	211f      	movs	r1, #31
 800243a:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800243c:	40d8      	lsrs	r0, r3
 800243e:	4a37      	ldr	r2, [pc, #220]	@ (800251c <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 8002440:	4b37      	ldr	r3, [pc, #220]	@ (8002520 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002442:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 8002444:	6818      	ldr	r0, [r3, #0]
 8002446:	f7ff f83f 	bl	80014c8 <HAL_InitTick>
 800244a:	e7cd      	b.n	80023e8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244c:	6833      	ldr	r3, [r6, #0]
 800244e:	43bb      	bics	r3, r7
 8002450:	430b      	orrs	r3, r1
 8002452:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002454:	f7ff f86c 	bl	8001530 <HAL_GetTick>
 8002458:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800245a:	6833      	ldr	r3, [r6, #0]
 800245c:	403b      	ands	r3, r7
 800245e:	42ab      	cmp	r3, r5
 8002460:	d0c9      	beq.n	80023f6 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002462:	f7ff f865 	bl	8001530 <HAL_GetTick>
 8002466:	9b01      	ldr	r3, [sp, #4]
 8002468:	1ac0      	subs	r0, r0, r3
 800246a:	4b2e      	ldr	r3, [pc, #184]	@ (8002524 <HAL_RCC_ClockConfig+0x148>)
 800246c:	4298      	cmp	r0, r3
 800246e:	d9f4      	bls.n	800245a <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8002470:	2003      	movs	r0, #3
 8002472:	e7b9      	b.n	80023e8 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002474:	4927      	ldr	r1, [pc, #156]	@ (8002514 <HAL_RCC_ClockConfig+0x138>)
 8002476:	0753      	lsls	r3, r2, #29
 8002478:	d506      	bpl.n	8002488 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800247a:	6888      	ldr	r0, [r1, #8]
 800247c:	4b2a      	ldr	r3, [pc, #168]	@ (8002528 <HAL_RCC_ClockConfig+0x14c>)
 800247e:	4018      	ands	r0, r3
 8002480:	23b0      	movs	r3, #176	@ 0xb0
 8002482:	011b      	lsls	r3, r3, #4
 8002484:	4303      	orrs	r3, r0
 8002486:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002488:	688b      	ldr	r3, [r1, #8]
 800248a:	4828      	ldr	r0, [pc, #160]	@ (800252c <HAL_RCC_ClockConfig+0x150>)
 800248c:	4003      	ands	r3, r0
 800248e:	68e0      	ldr	r0, [r4, #12]
 8002490:	4303      	orrs	r3, r0
 8002492:	608b      	str	r3, [r1, #8]
 8002494:	e7b2      	b.n	80023fc <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002496:	6862      	ldr	r2, [r4, #4]
 8002498:	4f1e      	ldr	r7, [pc, #120]	@ (8002514 <HAL_RCC_ClockConfig+0x138>)
 800249a:	2a01      	cmp	r2, #1
 800249c:	d119      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	039b      	lsls	r3, r3, #14
 80024a2:	d5a0      	bpl.n	80023e6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024a4:	2107      	movs	r1, #7
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	438b      	bics	r3, r1
 80024aa:	4313      	orrs	r3, r2
 80024ac:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80024ae:	f7ff f83f 	bl	8001530 <HAL_GetTick>
 80024b2:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024b4:	2338      	movs	r3, #56	@ 0x38
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	401a      	ands	r2, r3
 80024ba:	6863      	ldr	r3, [r4, #4]
 80024bc:	00db      	lsls	r3, r3, #3
 80024be:	429a      	cmp	r2, r3
 80024c0:	d09e      	beq.n	8002400 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80024c2:	f7ff f835 	bl	8001530 <HAL_GetTick>
 80024c6:	9b01      	ldr	r3, [sp, #4]
 80024c8:	1ac0      	subs	r0, r0, r3
 80024ca:	4b16      	ldr	r3, [pc, #88]	@ (8002524 <HAL_RCC_ClockConfig+0x148>)
 80024cc:	4298      	cmp	r0, r3
 80024ce:	d9f1      	bls.n	80024b4 <HAL_RCC_ClockConfig+0xd8>
 80024d0:	e7ce      	b.n	8002470 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024d2:	2a00      	cmp	r2, #0
 80024d4:	d103      	bne.n	80024de <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	055b      	lsls	r3, r3, #21
 80024da:	d4e3      	bmi.n	80024a4 <HAL_RCC_ClockConfig+0xc8>
 80024dc:	e783      	b.n	80023e6 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80024de:	2302      	movs	r3, #2
 80024e0:	2a03      	cmp	r2, #3
 80024e2:	d103      	bne.n	80024ec <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80024e4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80024e6:	4219      	tst	r1, r3
 80024e8:	d1dc      	bne.n	80024a4 <HAL_RCC_ClockConfig+0xc8>
 80024ea:	e77c      	b.n	80023e6 <HAL_RCC_ClockConfig+0xa>
 80024ec:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80024ee:	e7fa      	b.n	80024e6 <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80024f0:	f7ff f81e 	bl	8001530 <HAL_GetTick>
 80024f4:	9b01      	ldr	r3, [sp, #4]
 80024f6:	1ac0      	subs	r0, r0, r3
 80024f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002524 <HAL_RCC_ClockConfig+0x148>)
 80024fa:	4298      	cmp	r0, r3
 80024fc:	d98c      	bls.n	8002418 <HAL_RCC_ClockConfig+0x3c>
 80024fe:	e7b7      	b.n	8002470 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002500:	68ab      	ldr	r3, [r5, #8]
 8002502:	4a0b      	ldr	r2, [pc, #44]	@ (8002530 <HAL_RCC_ClockConfig+0x154>)
 8002504:	4013      	ands	r3, r2
 8002506:	6922      	ldr	r2, [r4, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	60ab      	str	r3, [r5, #8]
 800250c:	e78c      	b.n	8002428 <HAL_RCC_ClockConfig+0x4c>
 800250e:	46c0      	nop			@ (mov r8, r8)
 8002510:	40022000 	.word	0x40022000
 8002514:	40021000 	.word	0x40021000
 8002518:	08006398 	.word	0x08006398
 800251c:	20000000 	.word	0x20000000
 8002520:	20000008 	.word	0x20000008
 8002524:	00001388 	.word	0x00001388
 8002528:	ffff84ff 	.word	0xffff84ff
 800252c:	fffff0ff 	.word	0xfffff0ff
 8002530:	ffff8fff 	.word	0xffff8fff

08002534 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002534:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002536:	f7ff ff2d 	bl	8002394 <HAL_RCC_GetSysClockFreq>
 800253a:	4b06      	ldr	r3, [pc, #24]	@ (8002554 <HAL_RCC_GetHCLKFreq+0x20>)
 800253c:	4a06      	ldr	r2, [pc, #24]	@ (8002558 <HAL_RCC_GetHCLKFreq+0x24>)
 800253e:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002540:	051b      	lsls	r3, r3, #20
 8002542:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002544:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002546:	589b      	ldr	r3, [r3, r2]
 8002548:	221f      	movs	r2, #31
 800254a:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800254c:	40d8      	lsrs	r0, r3
 800254e:	4b03      	ldr	r3, [pc, #12]	@ (800255c <HAL_RCC_GetHCLKFreq+0x28>)
 8002550:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8002552:	bd10      	pop	{r4, pc}
 8002554:	40021000 	.word	0x40021000
 8002558:	08006398 	.word	0x08006398
 800255c:	20000000 	.word	0x20000000

08002560 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002560:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002562:	6803      	ldr	r3, [r0, #0]
{
 8002564:	0005      	movs	r5, r0
 8002566:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002568:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800256a:	065b      	lsls	r3, r3, #25
 800256c:	d523      	bpl.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800256e:	2280      	movs	r2, #128	@ 0x80
 8002570:	4c39      	ldr	r4, [pc, #228]	@ (8002658 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002572:	0552      	lsls	r2, r2, #21
 8002574:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8002576:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002578:	4213      	tst	r3, r2
 800257a:	d107      	bne.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800257c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 800257e:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002580:	4313      	orrs	r3, r2
 8002582:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002584:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002586:	4013      	ands	r3, r2
 8002588:	9303      	str	r3, [sp, #12]
 800258a:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800258c:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800258e:	23c0      	movs	r3, #192	@ 0xc0
 8002590:	0011      	movs	r1, r2
 8002592:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002594:	69a8      	ldr	r0, [r5, #24]
 8002596:	4f31      	ldr	r7, [pc, #196]	@ (800265c <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002598:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800259a:	421a      	tst	r2, r3
 800259c:	d13b      	bne.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800259e:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025a0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80025a2:	69aa      	ldr	r2, [r5, #24]
 80025a4:	403b      	ands	r3, r7
 80025a6:	4313      	orrs	r3, r2
 80025a8:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025aa:	2e01      	cmp	r6, #1
 80025ac:	d103      	bne.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ae:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80025b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002660 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80025b2:	4013      	ands	r3, r2
 80025b4:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025b6:	682a      	ldr	r2, [r5, #0]
 80025b8:	07d3      	lsls	r3, r2, #31
 80025ba:	d506      	bpl.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025bc:	2403      	movs	r4, #3
 80025be:	4926      	ldr	r1, [pc, #152]	@ (8002658 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80025c0:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80025c2:	43a3      	bics	r3, r4
 80025c4:	68ac      	ldr	r4, [r5, #8]
 80025c6:	4323      	orrs	r3, r4
 80025c8:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025ca:	0793      	lsls	r3, r2, #30
 80025cc:	d506      	bpl.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025ce:	4922      	ldr	r1, [pc, #136]	@ (8002658 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80025d0:	4c24      	ldr	r4, [pc, #144]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80025d2:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80025d4:	4023      	ands	r3, r4
 80025d6:	68ec      	ldr	r4, [r5, #12]
 80025d8:	4323      	orrs	r3, r4
 80025da:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80025dc:	0693      	lsls	r3, r2, #26
 80025de:	d506      	bpl.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80025e0:	491d      	ldr	r1, [pc, #116]	@ (8002658 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80025e2:	696c      	ldr	r4, [r5, #20]
 80025e4:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	089b      	lsrs	r3, r3, #2
 80025ea:	4323      	orrs	r3, r4
 80025ec:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80025ee:	0753      	lsls	r3, r2, #29
 80025f0:	d506      	bpl.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80025f2:	4919      	ldr	r1, [pc, #100]	@ (8002658 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80025f4:	4c1c      	ldr	r4, [pc, #112]	@ (8002668 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80025f6:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80025f8:	4023      	ands	r3, r4
 80025fa:	692c      	ldr	r4, [r5, #16]
 80025fc:	4323      	orrs	r3, r4
 80025fe:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002600:	0612      	lsls	r2, r2, #24
 8002602:	d506      	bpl.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002604:	21e0      	movs	r1, #224	@ 0xe0
 8002606:	4a14      	ldr	r2, [pc, #80]	@ (8002658 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002608:	6813      	ldr	r3, [r2, #0]
 800260a:	438b      	bics	r3, r1
 800260c:	6869      	ldr	r1, [r5, #4]
 800260e:	430b      	orrs	r3, r1
 8002610:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8002612:	b005      	add	sp, #20
 8002614:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002616:	4288      	cmp	r0, r1
 8002618:	d0c1      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 800261a:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800261c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 800261e:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002620:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8002622:	0252      	lsls	r2, r2, #9
 8002624:	4302      	orrs	r2, r0
 8002626:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002628:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800262a:	4810      	ldr	r0, [pc, #64]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800262c:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 800262e:	4002      	ands	r2, r0
 8002630:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 8002632:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002634:	07db      	lsls	r3, r3, #31
 8002636:	d5b2      	bpl.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 8002638:	f7fe ff7a 	bl	8001530 <HAL_GetTick>
 800263c:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800263e:	2202      	movs	r2, #2
 8002640:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002642:	4213      	tst	r3, r2
 8002644:	d1ab      	bne.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002646:	f7fe ff73 	bl	8001530 <HAL_GetTick>
 800264a:	9b01      	ldr	r3, [sp, #4]
 800264c:	1ac0      	subs	r0, r0, r3
 800264e:	4b08      	ldr	r3, [pc, #32]	@ (8002670 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002650:	4298      	cmp	r0, r3
 8002652:	d9f4      	bls.n	800263e <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 8002654:	2003      	movs	r0, #3
 8002656:	e7a8      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002658:	40021000 	.word	0x40021000
 800265c:	fffffcff 	.word	0xfffffcff
 8002660:	efffffff 	.word	0xefffffff
 8002664:	ffffcfff 	.word	0xffffcfff
 8002668:	ffff3fff 	.word	0xffff3fff
 800266c:	fffeffff 	.word	0xfffeffff
 8002670:	00001388 	.word	0x00001388

08002674 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002676:	000e      	movs	r6, r1
 8002678:	b085      	sub	sp, #20
 800267a:	0015      	movs	r5, r2
 800267c:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800267e:	f7fe ff57 	bl	8001530 <HAL_GetTick>
 8002682:	19ad      	adds	r5, r5, r6
 8002684:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8002686:	f7fe ff53 	bl	8001530 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800268a:	2780      	movs	r7, #128	@ 0x80
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800268c:	4b25      	ldr	r3, [pc, #148]	@ (8002724 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 800268e:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	015b      	lsls	r3, r3, #5
 8002694:	0d1b      	lsrs	r3, r3, #20
 8002696:	436b      	muls	r3, r5
 8002698:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800269a:	6822      	ldr	r2, [r4, #0]
 800269c:	6893      	ldr	r3, [r2, #8]
 800269e:	0018      	movs	r0, r3
 80026a0:	4038      	ands	r0, r7
 80026a2:	423b      	tst	r3, r7
 80026a4:	d032      	beq.n	800270c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
  {
    if (Timeout != HAL_MAX_DELAY)
 80026a6:	1c73      	adds	r3, r6, #1
 80026a8:	d0f8      	beq.n	800269c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80026aa:	f7fe ff41 	bl	8001530 <HAL_GetTick>
 80026ae:	9b01      	ldr	r3, [sp, #4]
 80026b0:	1ac0      	subs	r0, r0, r3
 80026b2:	42a8      	cmp	r0, r5
 80026b4:	d32c      	bcc.n	8002710 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026b6:	21e0      	movs	r1, #224	@ 0xe0
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	438a      	bics	r2, r1
 80026be:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c0:	2282      	movs	r2, #130	@ 0x82
 80026c2:	6861      	ldr	r1, [r4, #4]
 80026c4:	0052      	lsls	r2, r2, #1
 80026c6:	4291      	cmp	r1, r2
 80026c8:	d10c      	bne.n	80026e4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
 80026ca:	2180      	movs	r1, #128	@ 0x80
 80026cc:	68a2      	ldr	r2, [r4, #8]
 80026ce:	0209      	lsls	r1, r1, #8
 80026d0:	428a      	cmp	r2, r1
 80026d2:	d003      	beq.n	80026dc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026d4:	2180      	movs	r1, #128	@ 0x80
 80026d6:	00c9      	lsls	r1, r1, #3
 80026d8:	428a      	cmp	r2, r1
 80026da:	d103      	bne.n	80026e4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026dc:	2140      	movs	r1, #64	@ 0x40
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	438a      	bics	r2, r1
 80026e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026e4:	2180      	movs	r1, #128	@ 0x80
 80026e6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80026e8:	0189      	lsls	r1, r1, #6
 80026ea:	428a      	cmp	r2, r1
 80026ec:	d106      	bne.n	80026fc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
        {
          SPI_RESET_CRC(hspi);
 80026ee:	6819      	ldr	r1, [r3, #0]
 80026f0:	480d      	ldr	r0, [pc, #52]	@ (8002728 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 80026f2:	4001      	ands	r1, r0
 80026f4:	6019      	str	r1, [r3, #0]
 80026f6:	6819      	ldr	r1, [r3, #0]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80026fc:	0023      	movs	r3, r4
 80026fe:	2201      	movs	r2, #1
 8002700:	335d      	adds	r3, #93	@ 0x5d
 8002702:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002704:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 8002706:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8002708:	345c      	adds	r4, #92	@ 0x5c
 800270a:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 800270c:	b005      	add	sp, #20
 800270e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8002710:	9b03      	ldr	r3, [sp, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d000      	beq.n	8002718 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
 8002716:	002b      	movs	r3, r5
      count--;
 8002718:	9a03      	ldr	r2, [sp, #12]
 800271a:	001d      	movs	r5, r3
 800271c:	3a01      	subs	r2, #1
 800271e:	9203      	str	r2, [sp, #12]
 8002720:	e7bb      	b.n	800269a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
 8002722:	46c0      	nop			@ (mov r8, r8)
 8002724:	20000000 	.word	0x20000000
 8002728:	ffffdfff 	.word	0xffffdfff

0800272c <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800272c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800272e:	0017      	movs	r7, r2
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002730:	2200      	movs	r2, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002732:	b085      	sub	sp, #20
 8002734:	001d      	movs	r5, r3
  __IO uint8_t  tmpreg8 = 0;
 8002736:	ab02      	add	r3, sp, #8
 8002738:	70da      	strb	r2, [r3, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800273a:	0004      	movs	r4, r0
 800273c:	000e      	movs	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800273e:	f7fe fef7 	bl	8001530 <HAL_GetTick>
 8002742:	19ed      	adds	r5, r5, r7
 8002744:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8002746:	f7fe fef3 	bl	8001530 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800274a:	2223      	movs	r2, #35	@ 0x23
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800274c:	6823      	ldr	r3, [r4, #0]
  tmp_tickstart = HAL_GetTick();
 800274e:	9000      	str	r0, [sp, #0]
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002750:	9301      	str	r3, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002752:	4b2a      	ldr	r3, [pc, #168]	@ (80027fc <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4353      	muls	r3, r2
 8002758:	0d1b      	lsrs	r3, r3, #20
 800275a:	436b      	muls	r3, r5
 800275c:	9303      	str	r3, [sp, #12]
  while ((hspi->Instance->SR & Fifo) != State)
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800275e:	ab02      	add	r3, sp, #8
  while ((hspi->Instance->SR & Fifo) != State)
 8002760:	6821      	ldr	r1, [r4, #0]
      tmpreg8 = *ptmpreg8;
 8002762:	1cda      	adds	r2, r3, #3
  while ((hspi->Instance->SR & Fifo) != State)
 8002764:	688b      	ldr	r3, [r1, #8]
 8002766:	0018      	movs	r0, r3
 8002768:	4030      	ands	r0, r6
 800276a:	4233      	tst	r3, r6
 800276c:	d03b      	beq.n	80027e6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xba>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800276e:	23c0      	movs	r3, #192	@ 0xc0
 8002770:	00db      	lsls	r3, r3, #3
 8002772:	429e      	cmp	r6, r3
 8002774:	d104      	bne.n	8002780 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      tmpreg8 = *ptmpreg8;
 8002776:	9b01      	ldr	r3, [sp, #4]
 8002778:	7b1b      	ldrb	r3, [r3, #12]
 800277a:	b2db      	uxtb	r3, r3
 800277c:	7013      	strb	r3, [r2, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800277e:	7813      	ldrb	r3, [r2, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002780:	1c7b      	adds	r3, r7, #1
 8002782:	d0ef      	beq.n	8002764 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002784:	f7fe fed4 	bl	8001530 <HAL_GetTick>
 8002788:	9b00      	ldr	r3, [sp, #0]
 800278a:	1ac0      	subs	r0, r0, r3
 800278c:	42a8      	cmp	r0, r5
 800278e:	d32c      	bcc.n	80027ea <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002790:	21e0      	movs	r1, #224	@ 0xe0
 8002792:	6823      	ldr	r3, [r4, #0]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	438a      	bics	r2, r1
 8002798:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800279a:	2282      	movs	r2, #130	@ 0x82
 800279c:	6861      	ldr	r1, [r4, #4]
 800279e:	0052      	lsls	r2, r2, #1
 80027a0:	4291      	cmp	r1, r2
 80027a2:	d10c      	bne.n	80027be <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
 80027a4:	2180      	movs	r1, #128	@ 0x80
 80027a6:	68a2      	ldr	r2, [r4, #8]
 80027a8:	0209      	lsls	r1, r1, #8
 80027aa:	428a      	cmp	r2, r1
 80027ac:	d003      	beq.n	80027b6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027ae:	2180      	movs	r1, #128	@ 0x80
 80027b0:	00c9      	lsls	r1, r1, #3
 80027b2:	428a      	cmp	r2, r1
 80027b4:	d103      	bne.n	80027be <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80027b6:	2140      	movs	r1, #64	@ 0x40
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	438a      	bics	r2, r1
 80027bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027be:	2180      	movs	r1, #128	@ 0x80
 80027c0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80027c2:	0189      	lsls	r1, r1, #6
 80027c4:	428a      	cmp	r2, r1
 80027c6:	d106      	bne.n	80027d6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
        {
          SPI_RESET_CRC(hspi);
 80027c8:	6819      	ldr	r1, [r3, #0]
 80027ca:	480d      	ldr	r0, [pc, #52]	@ (8002800 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd4>)
 80027cc:	4001      	ands	r1, r0
 80027ce:	6019      	str	r1, [r3, #0]
 80027d0:	6819      	ldr	r1, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80027d6:	0023      	movs	r3, r4
 80027d8:	2201      	movs	r2, #1
 80027da:	335d      	adds	r3, #93	@ 0x5d
 80027dc:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80027de:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 80027e0:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 80027e2:	345c      	adds	r4, #92	@ 0x5c
 80027e4:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 80027e6:	b005      	add	sp, #20
 80027e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 80027ea:	9b03      	ldr	r3, [sp, #12]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d000      	beq.n	80027f2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc6>
 80027f0:	002b      	movs	r3, r5
      count--;
 80027f2:	9a03      	ldr	r2, [sp, #12]
 80027f4:	001d      	movs	r5, r3
 80027f6:	3a01      	subs	r2, #1
 80027f8:	9203      	str	r2, [sp, #12]
 80027fa:	e7b0      	b.n	800275e <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 80027fc:	20000000 	.word	0x20000000
 8002800:	ffffdfff 	.word	0xffffdfff

08002804 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002806:	2382      	movs	r3, #130	@ 0x82
{
 8002808:	0017      	movs	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800280a:	6842      	ldr	r2, [r0, #4]
{
 800280c:	0004      	movs	r4, r0
 800280e:	000e      	movs	r6, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	429a      	cmp	r2, r3
 8002814:	d10d      	bne.n	8002832 <SPI_EndRxTransaction+0x2e>
 8002816:	2280      	movs	r2, #128	@ 0x80
 8002818:	6883      	ldr	r3, [r0, #8]
 800281a:	0212      	lsls	r2, r2, #8
 800281c:	4293      	cmp	r3, r2
 800281e:	d003      	beq.n	8002828 <SPI_EndRxTransaction+0x24>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002820:	2280      	movs	r2, #128	@ 0x80
 8002822:	00d2      	lsls	r2, r2, #3
 8002824:	4293      	cmp	r3, r2
 8002826:	d104      	bne.n	8002832 <SPI_EndRxTransaction+0x2e>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002828:	2140      	movs	r1, #64	@ 0x40
 800282a:	6822      	ldr	r2, [r4, #0]
 800282c:	6813      	ldr	r3, [r2, #0]
 800282e:	438b      	bics	r3, r1
 8002830:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002832:	003a      	movs	r2, r7
 8002834:	0031      	movs	r1, r6
 8002836:	0020      	movs	r0, r4
 8002838:	f7ff ff1c 	bl	8002674 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800283c:	1e05      	subs	r5, r0, #0
 800283e:	d005      	beq.n	800284c <SPI_EndRxTransaction+0x48>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002840:	2320      	movs	r3, #32
 8002842:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002844:	2503      	movs	r5, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002846:	4313      	orrs	r3, r2
 8002848:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_TIMEOUT;
 800284a:	e016      	b.n	800287a <SPI_EndRxTransaction+0x76>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800284c:	2382      	movs	r3, #130	@ 0x82
 800284e:	6862      	ldr	r2, [r4, #4]
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	429a      	cmp	r2, r3
 8002854:	d111      	bne.n	800287a <SPI_EndRxTransaction+0x76>
 8002856:	2280      	movs	r2, #128	@ 0x80
 8002858:	68a3      	ldr	r3, [r4, #8]
 800285a:	0212      	lsls	r2, r2, #8
 800285c:	4293      	cmp	r3, r2
 800285e:	d003      	beq.n	8002868 <SPI_EndRxTransaction+0x64>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002860:	2280      	movs	r2, #128	@ 0x80
 8002862:	00d2      	lsls	r2, r2, #3
 8002864:	4293      	cmp	r3, r2
 8002866:	d108      	bne.n	800287a <SPI_EndRxTransaction+0x76>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002868:	21c0      	movs	r1, #192	@ 0xc0
 800286a:	003b      	movs	r3, r7
 800286c:	0032      	movs	r2, r6
 800286e:	0020      	movs	r0, r4
 8002870:	00c9      	lsls	r1, r1, #3
 8002872:	f7ff ff5b 	bl	800272c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8002876:	2800      	cmp	r0, #0
 8002878:	d1e2      	bne.n	8002840 <SPI_EndRxTransaction+0x3c>
    }
  }
  return HAL_OK;
}
 800287a:	0028      	movs	r0, r5
 800287c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800287e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800287e:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002880:	0013      	movs	r3, r2
{
 8002882:	000d      	movs	r5, r1
 8002884:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002886:	000a      	movs	r2, r1
 8002888:	21c0      	movs	r1, #192	@ 0xc0
 800288a:	0149      	lsls	r1, r1, #5
{
 800288c:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800288e:	f7ff ff4d 	bl	800272c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8002892:	2800      	cmp	r0, #0
 8002894:	d005      	beq.n	80028a2 <SPI_EndRxTxTransaction+0x24>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002896:	2320      	movs	r3, #32
    return HAL_TIMEOUT;
 8002898:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800289a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800289c:	4313      	orrs	r3, r2
 800289e:	6623      	str	r3, [r4, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80028a0:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80028a2:	0032      	movs	r2, r6
 80028a4:	0029      	movs	r1, r5
 80028a6:	0020      	movs	r0, r4
 80028a8:	f7ff fee4 	bl	8002674 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80028ac:	2800      	cmp	r0, #0
 80028ae:	d1f2      	bne.n	8002896 <SPI_EndRxTxTransaction+0x18>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80028b0:	21c0      	movs	r1, #192	@ 0xc0
 80028b2:	0033      	movs	r3, r6
 80028b4:	002a      	movs	r2, r5
 80028b6:	0020      	movs	r0, r4
 80028b8:	00c9      	lsls	r1, r1, #3
 80028ba:	f7ff ff37 	bl	800272c <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80028be:	2800      	cmp	r0, #0
 80028c0:	d0ee      	beq.n	80028a0 <SPI_EndRxTxTransaction+0x22>
 80028c2:	e7e8      	b.n	8002896 <SPI_EndRxTxTransaction+0x18>

080028c4 <HAL_SPI_Init>:
{
 80028c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028c6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80028c8:	2001      	movs	r0, #1
  if (hspi == NULL)
 80028ca:	2c00      	cmp	r4, #0
 80028cc:	d067      	beq.n	800299e <HAL_SPI_Init+0xda>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80028ce:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d165      	bne.n	80029a0 <HAL_SPI_Init+0xdc>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028d4:	2282      	movs	r2, #130	@ 0x82
 80028d6:	6861      	ldr	r1, [r4, #4]
 80028d8:	0052      	lsls	r2, r2, #1
 80028da:	4291      	cmp	r1, r2
 80028dc:	d000      	beq.n	80028e0 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028de:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028e0:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80028e2:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028e4:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80028e6:	355d      	adds	r5, #93	@ 0x5d
 80028e8:	782b      	ldrb	r3, [r5, #0]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d105      	bne.n	80028fc <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 80028f0:	0023      	movs	r3, r4
 80028f2:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 80028f4:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80028f6:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 80028f8:	f7fe fc4c 	bl	8001194 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80028fc:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80028fe:	2240      	movs	r2, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8002900:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8002902:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002904:	68e6      	ldr	r6, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8002906:	680b      	ldr	r3, [r1, #0]
 8002908:	4393      	bics	r3, r2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800290a:	22e0      	movs	r2, #224	@ 0xe0
  __HAL_SPI_DISABLE(hspi);
 800290c:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800290e:	00d2      	lsls	r2, r2, #3
 8002910:	2300      	movs	r3, #0
 8002912:	4296      	cmp	r6, r2
 8002914:	d948      	bls.n	80029a8 <HAL_SPI_Init+0xe4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002916:	22f0      	movs	r2, #240	@ 0xf0
 8002918:	0018      	movs	r0, r3
 800291a:	0112      	lsls	r2, r2, #4
 800291c:	4296      	cmp	r6, r2
 800291e:	d000      	beq.n	8002922 <HAL_SPI_Init+0x5e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002920:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002922:	2282      	movs	r2, #130	@ 0x82
 8002924:	2784      	movs	r7, #132	@ 0x84
 8002926:	6863      	ldr	r3, [r4, #4]
 8002928:	0052      	lsls	r2, r2, #1
 800292a:	4013      	ands	r3, r2
 800292c:	68a2      	ldr	r2, [r4, #8]
 800292e:	023f      	lsls	r7, r7, #8
 8002930:	403a      	ands	r2, r7
 8002932:	2702      	movs	r7, #2
 8002934:	4313      	orrs	r3, r2
 8002936:	6922      	ldr	r2, [r4, #16]
 8002938:	69a5      	ldr	r5, [r4, #24]
 800293a:	403a      	ands	r2, r7
 800293c:	4313      	orrs	r3, r2
 800293e:	2201      	movs	r2, #1
 8002940:	6967      	ldr	r7, [r4, #20]
 8002942:	4017      	ands	r7, r2
 8002944:	433b      	orrs	r3, r7
 8002946:	2780      	movs	r7, #128	@ 0x80
 8002948:	00bf      	lsls	r7, r7, #2
 800294a:	402f      	ands	r7, r5
 800294c:	433b      	orrs	r3, r7
 800294e:	69e7      	ldr	r7, [r4, #28]
 8002950:	3237      	adds	r2, #55	@ 0x37
 8002952:	4017      	ands	r7, r2
 8002954:	433b      	orrs	r3, r7
 8002956:	6a27      	ldr	r7, [r4, #32]
 8002958:	3248      	adds	r2, #72	@ 0x48
 800295a:	4017      	ands	r7, r2
 800295c:	2280      	movs	r2, #128	@ 0x80
 800295e:	433b      	orrs	r3, r7
 8002960:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
 8002962:	0192      	lsls	r2, r2, #6
 8002964:	4017      	ands	r7, r2
 8002966:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002968:	2710      	movs	r7, #16
 800296a:	2208      	movs	r2, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800296c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800296e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002970:	0c2d      	lsrs	r5, r5, #16
 8002972:	403b      	ands	r3, r7
 8002974:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 8002976:	4017      	ands	r7, r2
 8002978:	433b      	orrs	r3, r7
 800297a:	27f0      	movs	r7, #240	@ 0xf0
 800297c:	013f      	lsls	r7, r7, #4
 800297e:	403e      	ands	r6, r7
 8002980:	4333      	orrs	r3, r6
 8002982:	2604      	movs	r6, #4
 8002984:	4035      	ands	r5, r6
 8002986:	432b      	orrs	r3, r5
 8002988:	4303      	orrs	r3, r0
 800298a:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800298c:	69cb      	ldr	r3, [r1, #28]
 800298e:	4808      	ldr	r0, [pc, #32]	@ (80029b0 <HAL_SPI_Init+0xec>)
 8002990:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002992:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002994:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8002996:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002998:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800299a:	345d      	adds	r4, #93	@ 0x5d
 800299c:	7023      	strb	r3, [r4, #0]
}
 800299e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029a0:	2300      	movs	r3, #0
 80029a2:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029a4:	6163      	str	r3, [r4, #20]
 80029a6:	e79b      	b.n	80028e0 <HAL_SPI_Init+0x1c>
 80029a8:	2080      	movs	r0, #128	@ 0x80
 80029aa:	0140      	lsls	r0, r0, #5
 80029ac:	e7b6      	b.n	800291c <HAL_SPI_Init+0x58>
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	fffff7ff 	.word	0xfffff7ff

080029b4 <HAL_SPI_Transmit>:
{
 80029b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029b6:	0004      	movs	r4, r0
 80029b8:	b085      	sub	sp, #20
 80029ba:	001e      	movs	r6, r3
 80029bc:	000d      	movs	r5, r1
 80029be:	0017      	movs	r7, r2
  tickstart = HAL_GetTick();
 80029c0:	f7fe fdb6 	bl	8001530 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80029c4:	0023      	movs	r3, r4
 80029c6:	335d      	adds	r3, #93	@ 0x5d
  tickstart = HAL_GetTick();
 80029c8:	9000      	str	r0, [sp, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 80029ca:	9301      	str	r3, [sp, #4]
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	b2d8      	uxtb	r0, r3
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d000      	beq.n	80029d6 <HAL_SPI_Transmit+0x22>
 80029d4:	e0c6      	b.n	8002b64 <HAL_SPI_Transmit+0x1b0>
  if ((pData == NULL) || (Size == 0U))
 80029d6:	2d00      	cmp	r5, #0
 80029d8:	d100      	bne.n	80029dc <HAL_SPI_Transmit+0x28>
 80029da:	e080      	b.n	8002ade <HAL_SPI_Transmit+0x12a>
 80029dc:	2f00      	cmp	r7, #0
 80029de:	d100      	bne.n	80029e2 <HAL_SPI_Transmit+0x2e>
 80029e0:	e07d      	b.n	8002ade <HAL_SPI_Transmit+0x12a>
  __HAL_LOCK(hspi);
 80029e2:	0023      	movs	r3, r4
 80029e4:	335c      	adds	r3, #92	@ 0x5c
 80029e6:	781a      	ldrb	r2, [r3, #0]
 80029e8:	2a01      	cmp	r2, #1
 80029ea:	d100      	bne.n	80029ee <HAL_SPI_Transmit+0x3a>
 80029ec:	e0ba      	b.n	8002b64 <HAL_SPI_Transmit+0x1b0>
 80029ee:	7018      	strb	r0, [r3, #0]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80029f0:	2303      	movs	r3, #3
 80029f2:	9a01      	ldr	r2, [sp, #4]
 80029f4:	7013      	strb	r3, [r2, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029f6:	2300      	movs	r3, #0
  hspi->RxXferSize  = 0U;
 80029f8:	1da2      	adds	r2, r4, #6
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029fa:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80029fc:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80029fe:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002a00:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002a02:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferCount = 0U;
 8002a04:	3202      	adds	r2, #2
  hspi->RxXferSize  = 0U;
 8002a06:	8793      	strh	r3, [r2, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002a08:	87d3      	strh	r3, [r2, #62]	@ 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a0a:	2280      	movs	r2, #128	@ 0x80
 8002a0c:	68a1      	ldr	r1, [r4, #8]
  hspi->TxISR       = NULL;
 8002a0e:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002a10:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a12:	0212      	lsls	r2, r2, #8
    __HAL_SPI_DISABLE(hspi);
 8002a14:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a16:	4291      	cmp	r1, r2
 8002a18:	d108      	bne.n	8002a2c <HAL_SPI_Transmit+0x78>
    __HAL_SPI_DISABLE(hspi);
 8002a1a:	2140      	movs	r1, #64	@ 0x40
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	438a      	bics	r2, r1
 8002a20:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a22:	2280      	movs	r2, #128	@ 0x80
 8002a24:	6819      	ldr	r1, [r3, #0]
 8002a26:	01d2      	lsls	r2, r2, #7
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a2c:	2240      	movs	r2, #64	@ 0x40
 8002a2e:	6819      	ldr	r1, [r3, #0]
 8002a30:	4211      	tst	r1, r2
 8002a32:	d102      	bne.n	8002a3a <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 8002a34:	6819      	ldr	r1, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a3a:	21e0      	movs	r1, #224	@ 0xe0
 8002a3c:	68e0      	ldr	r0, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a3e:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a40:	00c9      	lsls	r1, r1, #3
 8002a42:	4288      	cmp	r0, r1
 8002a44:	d94d      	bls.n	8002ae2 <HAL_SPI_Transmit+0x12e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a46:	2a00      	cmp	r2, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_SPI_Transmit+0x9a>
 8002a4a:	2f01      	cmp	r7, #1
 8002a4c:	d107      	bne.n	8002a5e <HAL_SPI_Transmit+0xaa>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a4e:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a50:	3502      	adds	r5, #2
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a52:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002a54:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a56:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a5e:	2502      	movs	r5, #2
 8002a60:	e00c      	b.n	8002a7c <HAL_SPI_Transmit+0xc8>
 8002a62:	6822      	ldr	r2, [r4, #0]
 8002a64:	6893      	ldr	r3, [r2, #8]
 8002a66:	422b      	tst	r3, r5
 8002a68:	d029      	beq.n	8002abe <HAL_SPI_Transmit+0x10a>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a6a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002a6c:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a6e:	3302      	adds	r3, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a70:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a72:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002a74:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a76:	3b01      	subs	r3, #1
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8002a7c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1ef      	bne.n	8002a62 <HAL_SPI_Transmit+0xae>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a82:	0031      	movs	r1, r6
 8002a84:	0020      	movs	r0, r4
 8002a86:	9a00      	ldr	r2, [sp, #0]
 8002a88:	f7ff fef9 	bl	800287e <SPI_EndRxTxTransaction>
 8002a8c:	2800      	cmp	r0, #0
 8002a8e:	d000      	beq.n	8002a92 <HAL_SPI_Transmit+0xde>
 8002a90:	e065      	b.n	8002b5e <HAL_SPI_Transmit+0x1aa>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a92:	68a3      	ldr	r3, [r4, #8]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d106      	bne.n	8002aa6 <HAL_SPI_Transmit+0xf2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a98:	9303      	str	r3, [sp, #12]
 8002a9a:	6823      	ldr	r3, [r4, #0]
 8002a9c:	68da      	ldr	r2, [r3, #12]
 8002a9e:	9203      	str	r2, [sp, #12]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	9303      	str	r3, [sp, #12]
 8002aa4:	9b03      	ldr	r3, [sp, #12]
  hspi->State = HAL_SPI_STATE_READY;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	9a01      	ldr	r2, [sp, #4]
 8002aaa:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 8002aac:	0023      	movs	r3, r4
 8002aae:	2200      	movs	r2, #0
 8002ab0:	335c      	adds	r3, #92	@ 0x5c
 8002ab2:	701a      	strb	r2, [r3, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ab4:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002ab6:	1e43      	subs	r3, r0, #1
 8002ab8:	4198      	sbcs	r0, r3
 8002aba:	b2c0      	uxtb	r0, r0
 8002abc:	e00f      	b.n	8002ade <HAL_SPI_Transmit+0x12a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002abe:	f7fe fd37 	bl	8001530 <HAL_GetTick>
 8002ac2:	9b00      	ldr	r3, [sp, #0]
 8002ac4:	1ac0      	subs	r0, r0, r3
 8002ac6:	42b0      	cmp	r0, r6
 8002ac8:	d3d8      	bcc.n	8002a7c <HAL_SPI_Transmit+0xc8>
 8002aca:	1c73      	adds	r3, r6, #1
 8002acc:	d0d6      	beq.n	8002a7c <HAL_SPI_Transmit+0xc8>
          hspi->State = HAL_SPI_STATE_READY;
 8002ace:	0023      	movs	r3, r4
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	335d      	adds	r3, #93	@ 0x5d
 8002ad4:	701a      	strb	r2, [r3, #0]
          __HAL_UNLOCK(hspi);
 8002ad6:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8002ad8:	2003      	movs	r0, #3
          __HAL_UNLOCK(hspi);
 8002ada:	345c      	adds	r4, #92	@ 0x5c
 8002adc:	7023      	strb	r3, [r4, #0]
}
 8002ade:	b005      	add	sp, #20
 8002ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ae2:	2a00      	cmp	r2, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_SPI_Transmit+0x136>
 8002ae6:	2f01      	cmp	r7, #1
 8002ae8:	d10a      	bne.n	8002b00 <HAL_SPI_Transmit+0x14c>
      if (hspi->TxXferCount > 1U)
 8002aea:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8002aec:	2a01      	cmp	r2, #1
 8002aee:	d909      	bls.n	8002b04 <HAL_SPI_Transmit+0x150>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002af0:	882a      	ldrh	r2, [r5, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002af2:	3502      	adds	r5, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002af4:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8002af6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002af8:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002afa:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b00:	2502      	movs	r5, #2
 8002b02:	e017      	b.n	8002b34 <HAL_SPI_Transmit+0x180>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b04:	782a      	ldrb	r2, [r5, #0]
 8002b06:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8002b08:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002b0e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b10:	3b01      	subs	r3, #1
 8002b12:	e7f3      	b.n	8002afc <HAL_SPI_Transmit+0x148>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b14:	6822      	ldr	r2, [r4, #0]
 8002b16:	6893      	ldr	r3, [r2, #8]
 8002b18:	422b      	tst	r3, r5
 8002b1a:	d017      	beq.n	8002b4c <HAL_SPI_Transmit+0x198>
        if (hspi->TxXferCount > 1U)
 8002b1c:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b1e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8002b20:	2901      	cmp	r1, #1
 8002b22:	d90b      	bls.n	8002b3c <HAL_SPI_Transmit+0x188>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b24:	8819      	ldrh	r1, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b26:	3302      	adds	r3, #2
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b28:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b2a:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002b2c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b2e:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8002b34:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1ec      	bne.n	8002b14 <HAL_SPI_Transmit+0x160>
 8002b3a:	e7a2      	b.n	8002a82 <HAL_SPI_Transmit+0xce>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8002b40:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002b42:	3301      	adds	r3, #1
 8002b44:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8002b46:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	e7f1      	b.n	8002b30 <HAL_SPI_Transmit+0x17c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b4c:	f7fe fcf0 	bl	8001530 <HAL_GetTick>
 8002b50:	9b00      	ldr	r3, [sp, #0]
 8002b52:	1ac0      	subs	r0, r0, r3
 8002b54:	42b0      	cmp	r0, r6
 8002b56:	d3ed      	bcc.n	8002b34 <HAL_SPI_Transmit+0x180>
 8002b58:	1c73      	adds	r3, r6, #1
 8002b5a:	d0eb      	beq.n	8002b34 <HAL_SPI_Transmit+0x180>
 8002b5c:	e7b7      	b.n	8002ace <HAL_SPI_Transmit+0x11a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b5e:	2320      	movs	r3, #32
 8002b60:	6623      	str	r3, [r4, #96]	@ 0x60
 8002b62:	e796      	b.n	8002a92 <HAL_SPI_Transmit+0xde>
    return HAL_BUSY;
 8002b64:	2002      	movs	r0, #2
 8002b66:	e7ba      	b.n	8002ade <HAL_SPI_Transmit+0x12a>

08002b68 <HAL_SPI_TransmitReceive>:
{
 8002b68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b6a:	0004      	movs	r4, r0
 8002b6c:	000d      	movs	r5, r1
 8002b6e:	0017      	movs	r7, r2
 8002b70:	001e      	movs	r6, r3
  tickstart = HAL_GetTick();
 8002b72:	f7fe fcdd 	bl	8001530 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002b76:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8002b78:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8002b7a:	335d      	adds	r3, #93	@ 0x5d
 8002b7c:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002b7e:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8002b80:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d00c      	beq.n	8002ba0 <HAL_SPI_TransmitReceive+0x38>
 8002b86:	2382      	movs	r3, #130	@ 0x82
    return HAL_BUSY;
 8002b88:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4299      	cmp	r1, r3
 8002b8e:	d000      	beq.n	8002b92 <HAL_SPI_TransmitReceive+0x2a>
 8002b90:	e0a4      	b.n	8002cdc <HAL_SPI_TransmitReceive+0x174>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002b92:	68a3      	ldr	r3, [r4, #8]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d000      	beq.n	8002b9a <HAL_SPI_TransmitReceive+0x32>
 8002b98:	e0a0      	b.n	8002cdc <HAL_SPI_TransmitReceive+0x174>
 8002b9a:	2a04      	cmp	r2, #4
 8002b9c:	d000      	beq.n	8002ba0 <HAL_SPI_TransmitReceive+0x38>
 8002b9e:	e09d      	b.n	8002cdc <HAL_SPI_TransmitReceive+0x174>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ba0:	2d00      	cmp	r5, #0
 8002ba2:	d05c      	beq.n	8002c5e <HAL_SPI_TransmitReceive+0xf6>
 8002ba4:	2f00      	cmp	r7, #0
 8002ba6:	d05a      	beq.n	8002c5e <HAL_SPI_TransmitReceive+0xf6>
 8002ba8:	2e00      	cmp	r6, #0
 8002baa:	d058      	beq.n	8002c5e <HAL_SPI_TransmitReceive+0xf6>
  __HAL_LOCK(hspi);
 8002bac:	0023      	movs	r3, r4
 8002bae:	335c      	adds	r3, #92	@ 0x5c
 8002bb0:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002bb2:	2002      	movs	r0, #2
  __HAL_LOCK(hspi);
 8002bb4:	2a01      	cmp	r2, #1
 8002bb6:	d100      	bne.n	8002bba <HAL_SPI_TransmitReceive+0x52>
 8002bb8:	e090      	b.n	8002cdc <HAL_SPI_TransmitReceive+0x174>
 8002bba:	2201      	movs	r2, #1
 8002bbc:	701a      	strb	r2, [r3, #0]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bbe:	785a      	ldrb	r2, [r3, #1]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	2a04      	cmp	r2, #4
 8002bc4:	d001      	beq.n	8002bca <HAL_SPI_TransmitReceive+0x62>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bc6:	2205      	movs	r2, #5
 8002bc8:	701a      	strb	r2, [r3, #0]
  hspi->RxXferCount = Size;
 8002bca:	0022      	movs	r2, r4
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bcc:	2300      	movs	r3, #0
  hspi->RxXferCount = Size;
 8002bce:	3208      	adds	r2, #8
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bd0:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002bd2:	6427      	str	r7, [r4, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002bd4:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002bd6:	1da2      	adds	r2, r4, #6
 8002bd8:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002bda:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002bdc:	6523      	str	r3, [r4, #80]	@ 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002bde:	23e0      	movs	r3, #224	@ 0xe0
 8002be0:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002be2:	6822      	ldr	r2, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002be4:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002be6:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002be8:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4298      	cmp	r0, r3
 8002bee:	d801      	bhi.n	8002bf4 <HAL_SPI_TransmitReceive+0x8c>
 8002bf0:	2e01      	cmp	r6, #1
 8002bf2:	d036      	beq.n	8002c62 <HAL_SPI_TransmitReceive+0xfa>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002bf4:	6853      	ldr	r3, [r2, #4]
 8002bf6:	4f7a      	ldr	r7, [pc, #488]	@ (8002de0 <HAL_SPI_TransmitReceive+0x278>)
 8002bf8:	403b      	ands	r3, r7
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002bfa:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bfc:	2340      	movs	r3, #64	@ 0x40
 8002bfe:	6817      	ldr	r7, [r2, #0]
 8002c00:	421f      	tst	r7, r3
 8002c02:	d102      	bne.n	8002c0a <HAL_SPI_TransmitReceive+0xa2>
    __HAL_SPI_ENABLE(hspi);
 8002c04:	6817      	ldr	r7, [r2, #0]
 8002c06:	433b      	orrs	r3, r7
 8002c08:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c0a:	23e0      	movs	r3, #224	@ 0xe0
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	4298      	cmp	r0, r3
 8002c10:	d800      	bhi.n	8002c14 <HAL_SPI_TransmitReceive+0xac>
 8002c12:	e064      	b.n	8002cde <HAL_SPI_TransmitReceive+0x176>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c14:	2900      	cmp	r1, #0
 8002c16:	d001      	beq.n	8002c1c <HAL_SPI_TransmitReceive+0xb4>
 8002c18:	2e01      	cmp	r6, #1
 8002c1a:	d107      	bne.n	8002c2c <HAL_SPI_TransmitReceive+0xc4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c1c:	882b      	ldrh	r3, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c1e:	3502      	adds	r5, #2
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c20:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8002c22:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c24:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002c2c:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c2e:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c30:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c32:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d119      	bne.n	8002c6c <HAL_SPI_TransmitReceive+0x104>
 8002c38:	0023      	movs	r3, r4
 8002c3a:	3308      	adds	r3, #8
 8002c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d114      	bne.n	8002c6c <HAL_SPI_TransmitReceive+0x104>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c42:	0020      	movs	r0, r4
 8002c44:	9a01      	ldr	r2, [sp, #4]
 8002c46:	9908      	ldr	r1, [sp, #32]
 8002c48:	f7ff fe19 	bl	800287e <SPI_EndRxTxTransaction>
 8002c4c:	0023      	movs	r3, r4
 8002c4e:	335c      	adds	r3, #92	@ 0x5c
 8002c50:	2800      	cmp	r0, #0
 8002c52:	d100      	bne.n	8002c56 <HAL_SPI_TransmitReceive+0xee>
 8002c54:	e0b9      	b.n	8002dca <HAL_SPI_TransmitReceive+0x262>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c56:	2220      	movs	r2, #32
 8002c58:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	701a      	strb	r2, [r3, #0]
    return HAL_ERROR;
 8002c5e:	2001      	movs	r0, #1
 8002c60:	e03c      	b.n	8002cdc <HAL_SPI_TransmitReceive+0x174>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c62:	2380      	movs	r3, #128	@ 0x80
 8002c64:	6857      	ldr	r7, [r2, #4]
 8002c66:	015b      	lsls	r3, r3, #5
 8002c68:	433b      	orrs	r3, r7
 8002c6a:	e7c6      	b.n	8002bfa <HAL_SPI_TransmitReceive+0x92>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c6c:	6820      	ldr	r0, [r4, #0]
 8002c6e:	6883      	ldr	r3, [r0, #8]
 8002c70:	423b      	tst	r3, r7
 8002c72:	d00e      	beq.n	8002c92 <HAL_SPI_TransmitReceive+0x12a>
 8002c74:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00b      	beq.n	8002c92 <HAL_SPI_TransmitReceive+0x12a>
 8002c7a:	2d01      	cmp	r5, #1
 8002c7c:	d108      	bne.n	8002c90 <HAL_SPI_TransmitReceive+0x128>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c7e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002c80:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c82:	3302      	adds	r3, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c84:	60c2      	str	r2, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c86:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002c88:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
{
 8002c90:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c92:	6883      	ldr	r3, [r0, #8]
 8002c94:	0019      	movs	r1, r3
 8002c96:	4031      	ands	r1, r6
 8002c98:	4233      	tst	r3, r6
 8002c9a:	d00e      	beq.n	8002cba <HAL_SPI_TransmitReceive+0x152>
 8002c9c:	0022      	movs	r2, r4
 8002c9e:	3208      	adds	r2, #8
 8002ca0:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d009      	beq.n	8002cba <HAL_SPI_TransmitReceive+0x152>
        txallowed = 1U;
 8002ca6:	000d      	movs	r5, r1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ca8:	68c0      	ldr	r0, [r0, #12]
 8002caa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002cac:	8018      	strh	r0, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002cae:	3302      	adds	r3, #2
 8002cb0:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002cb2:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002cba:	f7fe fc39 	bl	8001530 <HAL_GetTick>
 8002cbe:	9b01      	ldr	r3, [sp, #4]
 8002cc0:	1ac0      	subs	r0, r0, r3
 8002cc2:	9b08      	ldr	r3, [sp, #32]
 8002cc4:	4298      	cmp	r0, r3
 8002cc6:	d3b4      	bcc.n	8002c32 <HAL_SPI_TransmitReceive+0xca>
 8002cc8:	3301      	adds	r3, #1
 8002cca:	d0b2      	beq.n	8002c32 <HAL_SPI_TransmitReceive+0xca>
        hspi->State = HAL_SPI_STATE_READY;
 8002ccc:	0023      	movs	r3, r4
 8002cce:	2201      	movs	r2, #1
 8002cd0:	335d      	adds	r3, #93	@ 0x5d
 8002cd2:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8002cd4:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8002cd6:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8002cd8:	345c      	adds	r4, #92	@ 0x5c
 8002cda:	7023      	strb	r3, [r4, #0]
}
 8002cdc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cde:	2900      	cmp	r1, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_SPI_TransmitReceive+0x17e>
 8002ce2:	2e01      	cmp	r6, #1
 8002ce4:	d10a      	bne.n	8002cfc <HAL_SPI_TransmitReceive+0x194>
      if (hspi->TxXferCount > 1U)
 8002ce6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d90b      	bls.n	8002d04 <HAL_SPI_TransmitReceive+0x19c>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cec:	882b      	ldrh	r3, [r5, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cee:	3502      	adds	r5, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cf0:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 8002cf2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cf4:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002cf6:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002cfc:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cfe:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d00:	002e      	movs	r6, r5
 8002d02:	e047      	b.n	8002d94 <HAL_SPI_TransmitReceive+0x22c>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d04:	782b      	ldrb	r3, [r5, #0]
 8002d06:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8002d08:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002d0e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002d10:	3b01      	subs	r3, #1
 8002d12:	e7f1      	b.n	8002cf8 <HAL_SPI_TransmitReceive+0x190>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d14:	6822      	ldr	r2, [r4, #0]
 8002d16:	6893      	ldr	r3, [r2, #8]
 8002d18:	423b      	tst	r3, r7
 8002d1a:	d011      	beq.n	8002d40 <HAL_SPI_TransmitReceive+0x1d8>
 8002d1c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00e      	beq.n	8002d40 <HAL_SPI_TransmitReceive+0x1d8>
 8002d22:	2d01      	cmp	r5, #1
 8002d24:	d10b      	bne.n	8002d3e <HAL_SPI_TransmitReceive+0x1d6>
        if (hspi->TxXferCount > 1U)
 8002d26:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d28:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8002d2a:	2901      	cmp	r1, #1
 8002d2c:	d93b      	bls.n	8002da6 <HAL_SPI_TransmitReceive+0x23e>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d2e:	8819      	ldrh	r1, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d30:	3302      	adds	r3, #2
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d32:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d34:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002d36:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002d38:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002d3e:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d40:	6822      	ldr	r2, [r4, #0]
 8002d42:	6893      	ldr	r3, [r2, #8]
 8002d44:	0019      	movs	r1, r3
 8002d46:	4031      	ands	r1, r6
 8002d48:	4233      	tst	r3, r6
 8002d4a:	d019      	beq.n	8002d80 <HAL_SPI_TransmitReceive+0x218>
 8002d4c:	0023      	movs	r3, r4
 8002d4e:	3308      	adds	r3, #8
 8002d50:	8fd8      	ldrh	r0, [r3, #62]	@ 0x3e
 8002d52:	2800      	cmp	r0, #0
 8002d54:	d014      	beq.n	8002d80 <HAL_SPI_TransmitReceive+0x218>
        if (hspi->RxXferCount > 1U)
 8002d56:	8fdd      	ldrh	r5, [r3, #62]	@ 0x3e
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d58:	6c20      	ldr	r0, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8002d5a:	2d01      	cmp	r5, #1
 8002d5c:	d92b      	bls.n	8002db6 <HAL_SPI_TransmitReceive+0x24e>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d5e:	68d5      	ldr	r5, [r2, #12]
 8002d60:	8005      	strh	r5, [r0, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d62:	3002      	adds	r0, #2
 8002d64:	6420      	str	r0, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8002d66:	8fd8      	ldrh	r0, [r3, #62]	@ 0x3e
 8002d68:	3802      	subs	r0, #2
 8002d6a:	b280      	uxth	r0, r0
 8002d6c:	87d8      	strh	r0, [r3, #62]	@ 0x3e
          if (hspi->RxXferCount <= 1U)
 8002d6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d804      	bhi.n	8002d7e <HAL_SPI_TransmitReceive+0x216>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d74:	2380      	movs	r3, #128	@ 0x80
 8002d76:	6850      	ldr	r0, [r2, #4]
 8002d78:	015b      	lsls	r3, r3, #5
 8002d7a:	4303      	orrs	r3, r0
 8002d7c:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8002d7e:	000d      	movs	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002d80:	f7fe fbd6 	bl	8001530 <HAL_GetTick>
 8002d84:	9b01      	ldr	r3, [sp, #4]
 8002d86:	1ac0      	subs	r0, r0, r3
 8002d88:	9b08      	ldr	r3, [sp, #32]
 8002d8a:	4298      	cmp	r0, r3
 8002d8c:	d302      	bcc.n	8002d94 <HAL_SPI_TransmitReceive+0x22c>
 8002d8e:	3301      	adds	r3, #1
 8002d90:	d000      	beq.n	8002d94 <HAL_SPI_TransmitReceive+0x22c>
 8002d92:	e79b      	b.n	8002ccc <HAL_SPI_TransmitReceive+0x164>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d94:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1bc      	bne.n	8002d14 <HAL_SPI_TransmitReceive+0x1ac>
 8002d9a:	0023      	movs	r3, r4
 8002d9c:	3308      	adds	r3, #8
 8002d9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1b7      	bne.n	8002d14 <HAL_SPI_TransmitReceive+0x1ac>
 8002da4:	e74d      	b.n	8002c42 <HAL_SPI_TransmitReceive+0xda>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8002daa:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002dac:	3301      	adds	r3, #1
 8002dae:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8002db0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002db2:	3b01      	subs	r3, #1
 8002db4:	e7c1      	b.n	8002d3a <HAL_SPI_TransmitReceive+0x1d2>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002db6:	7b12      	ldrb	r2, [r2, #12]
 8002db8:	7002      	strb	r2, [r0, #0]
          hspi->pRxBuffPtr++;
 8002dba:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002dbc:	3201      	adds	r2, #1
 8002dbe:	6422      	str	r2, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8002dc0:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8002dc2:	3a01      	subs	r2, #1
 8002dc4:	b292      	uxth	r2, r2
 8002dc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002dc8:	e7d9      	b.n	8002d7e <HAL_SPI_TransmitReceive+0x216>
  hspi->State = HAL_SPI_STATE_READY;
 8002dca:	0022      	movs	r2, r4
 8002dcc:	2101      	movs	r1, #1
 8002dce:	325d      	adds	r2, #93	@ 0x5d
 8002dd0:	7011      	strb	r1, [r2, #0]
  __HAL_UNLOCK(hspi);
 8002dd2:	7018      	strb	r0, [r3, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002dd4:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002dd6:	1e43      	subs	r3, r0, #1
 8002dd8:	4198      	sbcs	r0, r3
 8002dda:	b2c0      	uxtb	r0, r0
 8002ddc:	e77e      	b.n	8002cdc <HAL_SPI_TransmitReceive+0x174>
 8002dde:	46c0      	nop			@ (mov r8, r8)
 8002de0:	ffffefff 	.word	0xffffefff

08002de4 <HAL_SPI_Receive>:
{
 8002de4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 8002de6:	0007      	movs	r7, r0
{
 8002de8:	b087      	sub	sp, #28
 8002dea:	9102      	str	r1, [sp, #8]
 8002dec:	9203      	str	r2, [sp, #12]
  if (hspi->State != HAL_SPI_STATE_READY)
 8002dee:	375d      	adds	r7, #93	@ 0x5d
{
 8002df0:	001e      	movs	r6, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 8002df2:	783b      	ldrb	r3, [r7, #0]
{
 8002df4:	0004      	movs	r4, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002df6:	b2dd      	uxtb	r5, r3
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d003      	beq.n	8002e04 <HAL_SPI_Receive+0x20>
    return HAL_BUSY;
 8002dfc:	2502      	movs	r5, #2
}
 8002dfe:	0028      	movs	r0, r5
 8002e00:	b007      	add	sp, #28
 8002e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e04:	2382      	movs	r3, #130	@ 0x82
 8002e06:	6842      	ldr	r2, [r0, #4]
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d10c      	bne.n	8002e28 <HAL_SPI_Receive+0x44>
 8002e0e:	6883      	ldr	r3, [r0, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d109      	bne.n	8002e28 <HAL_SPI_Receive+0x44>
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e14:	9a02      	ldr	r2, [sp, #8]
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002e16:	3304      	adds	r3, #4
 8002e18:	703b      	strb	r3, [r7, #0]
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e1a:	0011      	movs	r1, r2
 8002e1c:	9b03      	ldr	r3, [sp, #12]
 8002e1e:	9600      	str	r6, [sp, #0]
 8002e20:	f7ff fea2 	bl	8002b68 <HAL_SPI_TransmitReceive>
 8002e24:	0005      	movs	r5, r0
 8002e26:	e7ea      	b.n	8002dfe <HAL_SPI_Receive+0x1a>
  tickstart = HAL_GetTick();
 8002e28:	f7fe fb82 	bl	8001530 <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 8002e2c:	9b02      	ldr	r3, [sp, #8]
  tickstart = HAL_GetTick();
 8002e2e:	9005      	str	r0, [sp, #20]
  if ((pData == NULL) || (Size == 0U))
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0e4      	beq.n	8002dfe <HAL_SPI_Receive+0x1a>
 8002e34:	9b03      	ldr	r3, [sp, #12]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0e1      	beq.n	8002dfe <HAL_SPI_Receive+0x1a>
  __HAL_LOCK(hspi);
 8002e3a:	0023      	movs	r3, r4
 8002e3c:	335c      	adds	r3, #92	@ 0x5c
 8002e3e:	9304      	str	r3, [sp, #16]
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d0da      	beq.n	8002dfc <HAL_SPI_Receive+0x18>
 8002e46:	2301      	movs	r3, #1
 8002e48:	9a04      	ldr	r2, [sp, #16]
  hspi->RxXferSize  = Size;
 8002e4a:	9903      	ldr	r1, [sp, #12]
  __HAL_LOCK(hspi);
 8002e4c:	7013      	strb	r3, [r2, #0]
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002e4e:	3303      	adds	r3, #3
 8002e50:	703b      	strb	r3, [r7, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e52:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e54:	9a02      	ldr	r2, [sp, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e56:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e58:	6422      	str	r2, [r4, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002e5a:	1da2      	adds	r2, r4, #6
 8002e5c:	87d1      	strh	r1, [r2, #62]	@ 0x3e
  hspi->RxXferCount = Size;
 8002e5e:	3202      	adds	r2, #2
 8002e60:	87d1      	strh	r1, [r2, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e62:	22e0      	movs	r2, #224	@ 0xe0
 8002e64:	68e1      	ldr	r1, [r4, #12]
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002e66:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8002e68:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8002e6a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002e6c:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002e6e:	6523      	str	r3, [r4, #80]	@ 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e70:	00d2      	lsls	r2, r2, #3
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e72:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e74:	4291      	cmp	r1, r2
 8002e76:	d92f      	bls.n	8002ed8 <HAL_SPI_Receive+0xf4>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	4839      	ldr	r0, [pc, #228]	@ (8002f60 <HAL_SPI_Receive+0x17c>)
 8002e7c:	4002      	ands	r2, r0
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e7e:	605a      	str	r2, [r3, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e80:	2280      	movs	r2, #128	@ 0x80
 8002e82:	68a0      	ldr	r0, [r4, #8]
 8002e84:	0212      	lsls	r2, r2, #8
 8002e86:	4290      	cmp	r0, r2
 8002e88:	d107      	bne.n	8002e9a <HAL_SPI_Receive+0xb6>
    __HAL_SPI_DISABLE(hspi);
 8002e8a:	2040      	movs	r0, #64	@ 0x40
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	4382      	bics	r2, r0
 8002e90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4833      	ldr	r0, [pc, #204]	@ (8002f64 <HAL_SPI_Receive+0x180>)
 8002e96:	4002      	ands	r2, r0
 8002e98:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e9a:	2240      	movs	r2, #64	@ 0x40
 8002e9c:	6818      	ldr	r0, [r3, #0]
 8002e9e:	4210      	tst	r0, r2
 8002ea0:	d102      	bne.n	8002ea8 <HAL_SPI_Receive+0xc4>
    __HAL_SPI_ENABLE(hspi);
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	4302      	orrs	r2, r0
 8002ea6:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002ea8:	23e0      	movs	r3, #224	@ 0xe0
 8002eaa:	0025      	movs	r5, r4
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	3508      	adds	r5, #8
 8002eb0:	4299      	cmp	r1, r3
 8002eb2:	d925      	bls.n	8002f00 <HAL_SPI_Receive+0x11c>
    while (hspi->RxXferCount > 0U)
 8002eb4:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d025      	beq.n	8002f06 <HAL_SPI_Receive+0x122>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002eba:	2101      	movs	r1, #1
 8002ebc:	6823      	ldr	r3, [r4, #0]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	420a      	tst	r2, r1
 8002ec2:	d040      	beq.n	8002f46 <HAL_SPI_Receive+0x162>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002ec8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002eca:	3302      	adds	r3, #2
 8002ecc:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002ece:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	87eb      	strh	r3, [r5, #62]	@ 0x3e
 8002ed6:	e7ed      	b.n	8002eb4 <HAL_SPI_Receive+0xd0>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ed8:	2280      	movs	r2, #128	@ 0x80
 8002eda:	6858      	ldr	r0, [r3, #4]
 8002edc:	0152      	lsls	r2, r2, #5
 8002ede:	4302      	orrs	r2, r0
 8002ee0:	e7cd      	b.n	8002e7e <HAL_SPI_Receive+0x9a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	689a      	ldr	r2, [r3, #8]
 8002ee8:	420a      	tst	r2, r1
 8002eea:	d01d      	beq.n	8002f28 <HAL_SPI_Receive+0x144>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002eec:	7b1b      	ldrb	r3, [r3, #12]
 8002eee:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002ef0:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002ef2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002ef4:	185b      	adds	r3, r3, r1
 8002ef6:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002ef8:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002efa:	3b01      	subs	r3, #1
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	87eb      	strh	r3, [r5, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8002f00:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1ed      	bne.n	8002ee2 <HAL_SPI_Receive+0xfe>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f06:	0031      	movs	r1, r6
 8002f08:	0020      	movs	r0, r4
 8002f0a:	9a05      	ldr	r2, [sp, #20]
 8002f0c:	f7ff fc7a 	bl	8002804 <SPI_EndRxTransaction>
 8002f10:	2800      	cmp	r0, #0
 8002f12:	d121      	bne.n	8002f58 <HAL_SPI_Receive+0x174>
  hspi->State = HAL_SPI_STATE_READY;
 8002f14:	2301      	movs	r3, #1
 8002f16:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(hspi);
 8002f18:	2300      	movs	r3, #0
 8002f1a:	9a04      	ldr	r2, [sp, #16]
 8002f1c:	7013      	strb	r3, [r2, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f1e:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8002f20:	1e6b      	subs	r3, r5, #1
 8002f22:	419d      	sbcs	r5, r3
 8002f24:	b2ed      	uxtb	r5, r5
 8002f26:	e76a      	b.n	8002dfe <HAL_SPI_Receive+0x1a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f28:	f7fe fb02 	bl	8001530 <HAL_GetTick>
 8002f2c:	9b05      	ldr	r3, [sp, #20]
 8002f2e:	1ac0      	subs	r0, r0, r3
 8002f30:	42b0      	cmp	r0, r6
 8002f32:	d3e5      	bcc.n	8002f00 <HAL_SPI_Receive+0x11c>
 8002f34:	1c73      	adds	r3, r6, #1
 8002f36:	d0e3      	beq.n	8002f00 <HAL_SPI_Receive+0x11c>
          hspi->State = HAL_SPI_STATE_READY;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	703b      	strb	r3, [r7, #0]
          __HAL_UNLOCK(hspi);
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	9a04      	ldr	r2, [sp, #16]
          return HAL_TIMEOUT;
 8002f40:	2503      	movs	r5, #3
          __HAL_UNLOCK(hspi);
 8002f42:	7013      	strb	r3, [r2, #0]
 8002f44:	e75b      	b.n	8002dfe <HAL_SPI_Receive+0x1a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f46:	f7fe faf3 	bl	8001530 <HAL_GetTick>
 8002f4a:	9b05      	ldr	r3, [sp, #20]
 8002f4c:	1ac0      	subs	r0, r0, r3
 8002f4e:	42b0      	cmp	r0, r6
 8002f50:	d3b0      	bcc.n	8002eb4 <HAL_SPI_Receive+0xd0>
 8002f52:	1c73      	adds	r3, r6, #1
 8002f54:	d0ae      	beq.n	8002eb4 <HAL_SPI_Receive+0xd0>
 8002f56:	e7ef      	b.n	8002f38 <HAL_SPI_Receive+0x154>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f58:	2320      	movs	r3, #32
 8002f5a:	6623      	str	r3, [r4, #96]	@ 0x60
 8002f5c:	e7da      	b.n	8002f14 <HAL_SPI_Receive+0x130>
 8002f5e:	46c0      	nop			@ (mov r8, r8)
 8002f60:	ffffefff 	.word	0xffffefff
 8002f64:	ffffbfff 	.word	0xffffbfff

08002f68 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f68:	0001      	movs	r1, r0
{
 8002f6a:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 8002f6c:	2001      	movs	r0, #1
{
 8002f6e:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8002f70:	313d      	adds	r1, #61	@ 0x3d
 8002f72:	780c      	ldrb	r4, [r1, #0]
 8002f74:	b2e2      	uxtb	r2, r4
 8002f76:	4284      	cmp	r4, r0
 8002f78:	d115      	bne.n	8002fa6 <HAL_TIM_Base_Start+0x3e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f7a:	1800      	adds	r0, r0, r0
 8002f7c:	7008      	strb	r0, [r1, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	490a      	ldr	r1, [pc, #40]	@ (8002fac <HAL_TIM_Base_Start+0x44>)
 8002f82:	428b      	cmp	r3, r1
 8002f84:	d002      	beq.n	8002f8c <HAL_TIM_Base_Start+0x24>
 8002f86:	490a      	ldr	r1, [pc, #40]	@ (8002fb0 <HAL_TIM_Base_Start+0x48>)
 8002f88:	428b      	cmp	r3, r1
 8002f8a:	d10d      	bne.n	8002fa8 <HAL_TIM_Base_Start+0x40>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	4909      	ldr	r1, [pc, #36]	@ (8002fb4 <HAL_TIM_Base_Start+0x4c>)
 8002f90:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f92:	2a06      	cmp	r2, #6
 8002f94:	d006      	beq.n	8002fa4 <HAL_TIM_Base_Start+0x3c>
 8002f96:	3907      	subs	r1, #7
 8002f98:	428a      	cmp	r2, r1
 8002f9a:	d003      	beq.n	8002fa4 <HAL_TIM_Base_Start+0x3c>
    {
      __HAL_TIM_ENABLE(htim);
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	6819      	ldr	r1, [r3, #0]
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8002fa4:	2000      	movs	r0, #0
}
 8002fa6:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 8002fa8:	6819      	ldr	r1, [r3, #0]
 8002faa:	e7f9      	b.n	8002fa0 <HAL_TIM_Base_Start+0x38>
 8002fac:	40012c00 	.word	0x40012c00
 8002fb0:	40000400 	.word	0x40000400
 8002fb4:	00010007 	.word	0x00010007

08002fb8 <HAL_TIM_IC_MspInit>:
/**
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
 8002fb8:	4770      	bx	lr

08002fba <HAL_TIM_ReadCapturedValue>:
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
  uint32_t tmpreg = 0U;

  switch (Channel)
 8002fba:	2908      	cmp	r1, #8
 8002fbc:	d011      	beq.n	8002fe2 <HAL_TIM_ReadCapturedValue+0x28>
 8002fbe:	d805      	bhi.n	8002fcc <HAL_TIM_ReadCapturedValue+0x12>
 8002fc0:	2900      	cmp	r1, #0
 8002fc2:	d008      	beq.n	8002fd6 <HAL_TIM_ReadCapturedValue+0x1c>
 8002fc4:	2904      	cmp	r1, #4
 8002fc6:	d009      	beq.n	8002fdc <HAL_TIM_ReadCapturedValue+0x22>
 8002fc8:	2000      	movs	r0, #0
    default:
      break;
  }

  return tmpreg;
}
 8002fca:	4770      	bx	lr
  switch (Channel)
 8002fcc:	290c      	cmp	r1, #12
 8002fce:	d1fb      	bne.n	8002fc8 <HAL_TIM_ReadCapturedValue+0xe>
      tmpreg =   htim->Instance->CCR4;
 8002fd0:	6803      	ldr	r3, [r0, #0]
 8002fd2:	6c18      	ldr	r0, [r3, #64]	@ 0x40
  return tmpreg;
 8002fd4:	e7f9      	b.n	8002fca <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =  htim->Instance->CCR1;
 8002fd6:	6803      	ldr	r3, [r0, #0]
 8002fd8:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 8002fda:	e7f6      	b.n	8002fca <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =   htim->Instance->CCR2;
 8002fdc:	6803      	ldr	r3, [r0, #0]
 8002fde:	6b98      	ldr	r0, [r3, #56]	@ 0x38
      break;
 8002fe0:	e7f3      	b.n	8002fca <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =   htim->Instance->CCR3;
 8002fe2:	6803      	ldr	r3, [r0, #0]
 8002fe4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 8002fe6:	e7f0      	b.n	8002fca <HAL_TIM_ReadCapturedValue+0x10>

08002fe8 <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8002fe8:	4770      	bx	lr

08002fea <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8002fea:	4770      	bx	lr

08002fec <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8002fec:	4770      	bx	lr

08002fee <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8002fee:	4770      	bx	lr

08002ff0 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ff0:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8002ff2:	6803      	ldr	r3, [r0, #0]
{
 8002ff4:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002ff6:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ff8:	691e      	ldr	r6, [r3, #16]
{
 8002ffa:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ffc:	4216      	tst	r6, r2
 8002ffe:	d00d      	beq.n	800301c <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003000:	4215      	tst	r5, r2
 8003002:	d00b      	beq.n	800301c <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003004:	3a05      	subs	r2, #5
 8003006:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003008:	3204      	adds	r2, #4
 800300a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	079b      	lsls	r3, r3, #30
 8003010:	d100      	bne.n	8003014 <HAL_TIM_IRQHandler+0x24>
 8003012:	e07c      	b.n	800310e <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8003014:	f7fd fb00 	bl	8000618 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003018:	2300      	movs	r3, #0
 800301a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800301c:	2304      	movs	r3, #4
 800301e:	421e      	tst	r6, r3
 8003020:	d012      	beq.n	8003048 <HAL_TIM_IRQHandler+0x58>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003022:	421d      	tst	r5, r3
 8003024:	d010      	beq.n	8003048 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003026:	2205      	movs	r2, #5
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	4252      	negs	r2, r2
 800302c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800302e:	3207      	adds	r2, #7
 8003030:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003032:	699a      	ldr	r2, [r3, #24]
 8003034:	23c0      	movs	r3, #192	@ 0xc0
 8003036:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8003038:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800303a:	421a      	tst	r2, r3
 800303c:	d100      	bne.n	8003040 <HAL_TIM_IRQHandler+0x50>
 800303e:	e06c      	b.n	800311a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003040:	f7fd faea 	bl	8000618 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003044:	2300      	movs	r3, #0
 8003046:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003048:	2308      	movs	r3, #8
 800304a:	421e      	tst	r6, r3
 800304c:	d00f      	beq.n	800306e <HAL_TIM_IRQHandler+0x7e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800304e:	421d      	tst	r5, r3
 8003050:	d00d      	beq.n	800306e <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003052:	2209      	movs	r2, #9
 8003054:	6823      	ldr	r3, [r4, #0]
 8003056:	4252      	negs	r2, r2
 8003058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800305a:	320d      	adds	r2, #13
 800305c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800305e:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003060:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003062:	079b      	lsls	r3, r3, #30
 8003064:	d05f      	beq.n	8003126 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003066:	f7fd fad7 	bl	8000618 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800306a:	2300      	movs	r3, #0
 800306c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800306e:	2310      	movs	r3, #16
 8003070:	421e      	tst	r6, r3
 8003072:	d011      	beq.n	8003098 <HAL_TIM_IRQHandler+0xa8>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003074:	421d      	tst	r5, r3
 8003076:	d00f      	beq.n	8003098 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003078:	2211      	movs	r2, #17
 800307a:	6823      	ldr	r3, [r4, #0]
 800307c:	4252      	negs	r2, r2
 800307e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003080:	3219      	adds	r2, #25
 8003082:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003084:	69da      	ldr	r2, [r3, #28]
 8003086:	23c0      	movs	r3, #192	@ 0xc0
 8003088:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800308a:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800308c:	421a      	tst	r2, r3
 800308e:	d050      	beq.n	8003132 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8003090:	f7fd fac2 	bl	8000618 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003094:	2300      	movs	r3, #0
 8003096:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003098:	2301      	movs	r3, #1
 800309a:	421e      	tst	r6, r3
 800309c:	d008      	beq.n	80030b0 <HAL_TIM_IRQHandler+0xc0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800309e:	421d      	tst	r5, r3
 80030a0:	d006      	beq.n	80030b0 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030a2:	2202      	movs	r2, #2
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 80030a8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80030aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80030ac:	f7ff ff9c 	bl	8002fe8 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80030b0:	2382      	movs	r3, #130	@ 0x82
 80030b2:	019b      	lsls	r3, r3, #6
 80030b4:	421e      	tst	r6, r3
 80030b6:	d007      	beq.n	80030c8 <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030b8:	062b      	lsls	r3, r5, #24
 80030ba:	d505      	bpl.n	80030c8 <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	4a20      	ldr	r2, [pc, #128]	@ (8003140 <HAL_TIM_IRQHandler+0x150>)
      HAL_TIMEx_BreakCallback(htim);
 80030c0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80030c2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80030c4:	f000 fbeb 	bl	800389e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80030c8:	05f3      	lsls	r3, r6, #23
 80030ca:	d507      	bpl.n	80030dc <HAL_TIM_IRQHandler+0xec>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030cc:	062b      	lsls	r3, r5, #24
 80030ce:	d505      	bpl.n	80030dc <HAL_TIM_IRQHandler+0xec>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80030d0:	6823      	ldr	r3, [r4, #0]
 80030d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003144 <HAL_TIM_IRQHandler+0x154>)
      HAL_TIMEx_Break2Callback(htim);
 80030d4:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80030d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80030d8:	f000 fbe2 	bl	80038a0 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80030dc:	2340      	movs	r3, #64	@ 0x40
 80030de:	421e      	tst	r6, r3
 80030e0:	d008      	beq.n	80030f4 <HAL_TIM_IRQHandler+0x104>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030e2:	421d      	tst	r5, r3
 80030e4:	d006      	beq.n	80030f4 <HAL_TIM_IRQHandler+0x104>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030e6:	2241      	movs	r2, #65	@ 0x41
 80030e8:	6823      	ldr	r3, [r4, #0]
 80030ea:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 80030ec:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030ee:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80030f0:	f7ff ff7d 	bl	8002fee <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030f4:	2320      	movs	r3, #32
 80030f6:	421e      	tst	r6, r3
 80030f8:	d008      	beq.n	800310c <HAL_TIM_IRQHandler+0x11c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030fa:	421d      	tst	r5, r3
 80030fc:	d006      	beq.n	800310c <HAL_TIM_IRQHandler+0x11c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80030fe:	2221      	movs	r2, #33	@ 0x21
 8003100:	6823      	ldr	r3, [r4, #0]
 8003102:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8003104:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003106:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003108:	f000 fbc8 	bl	800389c <HAL_TIMEx_CommutCallback>
}
 800310c:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800310e:	f7ff ff6c 	bl	8002fea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003112:	0020      	movs	r0, r4
 8003114:	f7ff ff6a 	bl	8002fec <HAL_TIM_PWM_PulseFinishedCallback>
 8003118:	e77e      	b.n	8003018 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800311a:	f7ff ff66 	bl	8002fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800311e:	0020      	movs	r0, r4
 8003120:	f7ff ff64 	bl	8002fec <HAL_TIM_PWM_PulseFinishedCallback>
 8003124:	e78e      	b.n	8003044 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003126:	f7ff ff60 	bl	8002fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800312a:	0020      	movs	r0, r4
 800312c:	f7ff ff5e 	bl	8002fec <HAL_TIM_PWM_PulseFinishedCallback>
 8003130:	e79b      	b.n	800306a <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003132:	f7ff ff5a 	bl	8002fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003136:	0020      	movs	r0, r4
 8003138:	f7ff ff58 	bl	8002fec <HAL_TIM_PWM_PulseFinishedCallback>
 800313c:	e7aa      	b.n	8003094 <HAL_TIM_IRQHandler+0xa4>
 800313e:	46c0      	nop			@ (mov r8, r8)
 8003140:	ffffdf7f 	.word	0xffffdf7f
 8003144:	fffffeff 	.word	0xfffffeff

08003148 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003148:	b510      	push	{r4, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800314a:	4c1a      	ldr	r4, [pc, #104]	@ (80031b4 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800314c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800314e:	42a0      	cmp	r0, r4
 8003150:	d00a      	beq.n	8003168 <TIM_Base_SetConfig+0x20>
 8003152:	4a19      	ldr	r2, [pc, #100]	@ (80031b8 <TIM_Base_SetConfig+0x70>)
 8003154:	4290      	cmp	r0, r2
 8003156:	d007      	beq.n	8003168 <TIM_Base_SetConfig+0x20>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003158:	4a18      	ldr	r2, [pc, #96]	@ (80031bc <TIM_Base_SetConfig+0x74>)
 800315a:	4290      	cmp	r0, r2
 800315c:	d109      	bne.n	8003172 <TIM_Base_SetConfig+0x2a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800315e:	4a18      	ldr	r2, [pc, #96]	@ (80031c0 <TIM_Base_SetConfig+0x78>)
 8003160:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003162:	68cb      	ldr	r3, [r1, #12]
 8003164:	4313      	orrs	r3, r2
 8003166:	e00a      	b.n	800317e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003168:	2270      	movs	r2, #112	@ 0x70
 800316a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800316c:	684a      	ldr	r2, [r1, #4]
 800316e:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003170:	e7f5      	b.n	800315e <TIM_Base_SetConfig+0x16>
 8003172:	4a14      	ldr	r2, [pc, #80]	@ (80031c4 <TIM_Base_SetConfig+0x7c>)
 8003174:	4290      	cmp	r0, r2
 8003176:	d0f2      	beq.n	800315e <TIM_Base_SetConfig+0x16>
 8003178:	4a13      	ldr	r2, [pc, #76]	@ (80031c8 <TIM_Base_SetConfig+0x80>)
 800317a:	4290      	cmp	r0, r2
 800317c:	d0ef      	beq.n	800315e <TIM_Base_SetConfig+0x16>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800317e:	2280      	movs	r2, #128	@ 0x80
 8003180:	4393      	bics	r3, r2
 8003182:	694a      	ldr	r2, [r1, #20]
 8003184:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003186:	688a      	ldr	r2, [r1, #8]
 8003188:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800318a:	680a      	ldr	r2, [r1, #0]
 800318c:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800318e:	42a0      	cmp	r0, r4
 8003190:	d005      	beq.n	800319e <TIM_Base_SetConfig+0x56>
 8003192:	4a0c      	ldr	r2, [pc, #48]	@ (80031c4 <TIM_Base_SetConfig+0x7c>)
 8003194:	4290      	cmp	r0, r2
 8003196:	d002      	beq.n	800319e <TIM_Base_SetConfig+0x56>
 8003198:	4a0b      	ldr	r2, [pc, #44]	@ (80031c8 <TIM_Base_SetConfig+0x80>)
 800319a:	4290      	cmp	r0, r2
 800319c:	d101      	bne.n	80031a2 <TIM_Base_SetConfig+0x5a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800319e:	690a      	ldr	r2, [r1, #16]
 80031a0:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80031a2:	2204      	movs	r2, #4
 80031a4:	6801      	ldr	r1, [r0, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031aa:	2201      	movs	r2, #1
 80031ac:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 80031ae:	6003      	str	r3, [r0, #0]
}
 80031b0:	bd10      	pop	{r4, pc}
 80031b2:	46c0      	nop			@ (mov r8, r8)
 80031b4:	40012c00 	.word	0x40012c00
 80031b8:	40000400 	.word	0x40000400
 80031bc:	40002000 	.word	0x40002000
 80031c0:	fffffcff 	.word	0xfffffcff
 80031c4:	40014400 	.word	0x40014400
 80031c8:	40014800 	.word	0x40014800

080031cc <HAL_TIM_Base_Init>:
{
 80031cc:	b570      	push	{r4, r5, r6, lr}
 80031ce:	0004      	movs	r4, r0
    return HAL_ERROR;
 80031d0:	2001      	movs	r0, #1
  if (htim == NULL)
 80031d2:	2c00      	cmp	r4, #0
 80031d4:	d023      	beq.n	800321e <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 80031d6:	0025      	movs	r5, r4
 80031d8:	353d      	adds	r5, #61	@ 0x3d
 80031da:	782b      	ldrb	r3, [r5, #0]
 80031dc:	b2da      	uxtb	r2, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d105      	bne.n	80031ee <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80031e2:	0023      	movs	r3, r4
 80031e4:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80031e6:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80031e8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80031ea:	f7fe f82b 	bl	8001244 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80031ee:	2302      	movs	r3, #2
 80031f0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031f2:	6820      	ldr	r0, [r4, #0]
 80031f4:	1d21      	adds	r1, r4, #4
 80031f6:	f7ff ffa7 	bl	8003148 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031fa:	0022      	movs	r2, r4
 80031fc:	2301      	movs	r3, #1
  return HAL_OK;
 80031fe:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003200:	3248      	adds	r2, #72	@ 0x48
 8003202:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003204:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003206:	3a0a      	subs	r2, #10
 8003208:	7013      	strb	r3, [r2, #0]
 800320a:	7053      	strb	r3, [r2, #1]
 800320c:	7093      	strb	r3, [r2, #2]
 800320e:	70d3      	strb	r3, [r2, #3]
 8003210:	7113      	strb	r3, [r2, #4]
 8003212:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003214:	7193      	strb	r3, [r2, #6]
 8003216:	71d3      	strb	r3, [r2, #7]
 8003218:	7213      	strb	r3, [r2, #8]
 800321a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 800321c:	702b      	strb	r3, [r5, #0]
}
 800321e:	bd70      	pop	{r4, r5, r6, pc}

08003220 <HAL_TIM_IC_Init>:
{
 8003220:	b570      	push	{r4, r5, r6, lr}
 8003222:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003224:	2001      	movs	r0, #1
  if (htim == NULL)
 8003226:	2c00      	cmp	r4, #0
 8003228:	d023      	beq.n	8003272 <HAL_TIM_IC_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 800322a:	0025      	movs	r5, r4
 800322c:	353d      	adds	r5, #61	@ 0x3d
 800322e:	782b      	ldrb	r3, [r5, #0]
 8003230:	b2da      	uxtb	r2, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d105      	bne.n	8003242 <HAL_TIM_IC_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003236:	0023      	movs	r3, r4
 8003238:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 800323a:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800323c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_IC_MspInit(htim);
 800323e:	f7ff febb 	bl	8002fb8 <HAL_TIM_IC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003242:	2302      	movs	r3, #2
 8003244:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003246:	6820      	ldr	r0, [r4, #0]
 8003248:	1d21      	adds	r1, r4, #4
 800324a:	f7ff ff7d 	bl	8003148 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800324e:	0022      	movs	r2, r4
 8003250:	2301      	movs	r3, #1
  return HAL_OK;
 8003252:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003254:	3248      	adds	r2, #72	@ 0x48
 8003256:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003258:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800325a:	3a0a      	subs	r2, #10
 800325c:	7013      	strb	r3, [r2, #0]
 800325e:	7053      	strb	r3, [r2, #1]
 8003260:	7093      	strb	r3, [r2, #2]
 8003262:	70d3      	strb	r3, [r2, #3]
 8003264:	7113      	strb	r3, [r2, #4]
 8003266:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003268:	7193      	strb	r3, [r2, #6]
 800326a:	71d3      	strb	r3, [r2, #7]
 800326c:	7213      	strb	r3, [r2, #8]
 800326e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003270:	702b      	strb	r3, [r5, #0]
}
 8003272:	bd70      	pop	{r4, r5, r6, pc}

08003274 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003274:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003276:	2601      	movs	r6, #1
  tmpccer = TIMx->CCER;
 8003278:	6a04      	ldr	r4, [r0, #32]
{
 800327a:	0015      	movs	r5, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800327c:	6a02      	ldr	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800327e:	4f0d      	ldr	r7, [pc, #52]	@ (80032b4 <TIM_TI1_SetConfig+0x40>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003280:	43b2      	bics	r2, r6
 8003282:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003284:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003286:	42b8      	cmp	r0, r7
 8003288:	d010      	beq.n	80032ac <TIM_TI1_SetConfig+0x38>
 800328a:	4f0b      	ldr	r7, [pc, #44]	@ (80032b8 <TIM_TI1_SetConfig+0x44>)
 800328c:	42b8      	cmp	r0, r7
 800328e:	d00d      	beq.n	80032ac <TIM_TI1_SetConfig+0x38>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003290:	4332      	orrs	r2, r6
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003292:	25f0      	movs	r5, #240	@ 0xf0
 8003294:	43aa      	bics	r2, r5
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003296:	011b      	lsls	r3, r3, #4
 8003298:	350f      	adds	r5, #15
 800329a:	402b      	ands	r3, r5
 800329c:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800329e:	220a      	movs	r2, #10
 80032a0:	4394      	bics	r4, r2
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80032a2:	4011      	ands	r1, r2
 80032a4:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032a6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80032a8:	6201      	str	r1, [r0, #32]
}
 80032aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80032ac:	2603      	movs	r6, #3
 80032ae:	43b2      	bics	r2, r6
    tmpccmr1 |= TIM_ICSelection;
 80032b0:	432a      	orrs	r2, r5
 80032b2:	e7ee      	b.n	8003292 <TIM_TI1_SetConfig+0x1e>
 80032b4:	40012c00 	.word	0x40012c00
 80032b8:	40000400 	.word	0x40000400

080032bc <HAL_TIM_IC_ConfigChannel>:
  __HAL_LOCK(htim);
 80032bc:	0003      	movs	r3, r0
{
 80032be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80032c0:	333c      	adds	r3, #60	@ 0x3c
{
 80032c2:	9001      	str	r0, [sp, #4]
 80032c4:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 80032c6:	7819      	ldrb	r1, [r3, #0]
 80032c8:	2002      	movs	r0, #2
 80032ca:	2901      	cmp	r1, #1
 80032cc:	d00c      	beq.n	80032e8 <HAL_TIM_IC_ConfigChannel+0x2c>
 80032ce:	3801      	subs	r0, #1
 80032d0:	7018      	strb	r0, [r3, #0]
  if (Channel == TIM_CHANNEL_1)
 80032d2:	2a08      	cmp	r2, #8
 80032d4:	d067      	beq.n	80033a6 <HAL_TIM_IC_ConfigChannel+0xea>
 80032d6:	d808      	bhi.n	80032ea <HAL_TIM_IC_ConfigChannel+0x2e>
 80032d8:	2a00      	cmp	r2, #0
 80032da:	d02d      	beq.n	8003338 <HAL_TIM_IC_ConfigChannel+0x7c>
 80032dc:	2a04      	cmp	r2, #4
 80032de:	d03d      	beq.n	800335c <HAL_TIM_IC_ConfigChannel+0xa0>
  __HAL_UNLOCK(htim);
 80032e0:	2300      	movs	r3, #0
 80032e2:	9d01      	ldr	r5, [sp, #4]
 80032e4:	353c      	adds	r5, #60	@ 0x3c
 80032e6:	702b      	strb	r3, [r5, #0]
}
 80032e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80032ea:	2a0c      	cmp	r2, #12
 80032ec:	d1f8      	bne.n	80032e0 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 80032ee:	9b01      	ldr	r3, [sp, #4]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032f0:	4d40      	ldr	r5, [pc, #256]	@ (80033f4 <HAL_TIM_IC_ConfigChannel+0x138>)
    TIM_TI4_SetConfig(htim->Instance,
 80032f2:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICPolarity,
 80032f4:	6822      	ldr	r2, [r4, #0]
  tmpccer = TIMx->CCER;
 80032f6:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032f8:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICSelection,
 80032fa:	6860      	ldr	r0, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032fc:	402f      	ands	r7, r5
                      sConfig->ICFilter);
 80032fe:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003300:	621f      	str	r7, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003302:	69df      	ldr	r7, [r3, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003304:	4d3c      	ldr	r5, [pc, #240]	@ (80033f8 <HAL_TIM_IC_ConfigChannel+0x13c>)
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003306:	0200      	lsls	r0, r0, #8
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003308:	402f      	ands	r7, r5
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800330a:	4338      	orrs	r0, r7

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800330c:	4f3b      	ldr	r7, [pc, #236]	@ (80033fc <HAL_TIM_IC_ConfigChannel+0x140>)
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800330e:	0709      	lsls	r1, r1, #28
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003310:	4038      	ands	r0, r7
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003312:	0c09      	lsrs	r1, r1, #16
 8003314:	4301      	orrs	r1, r0

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003316:	483a      	ldr	r0, [pc, #232]	@ (8003400 <HAL_TIM_IC_ConfigChannel+0x144>)
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003318:	0312      	lsls	r2, r2, #12
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800331a:	4006      	ands	r6, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800331c:	20a0      	movs	r0, #160	@ 0xa0
 800331e:	0200      	lsls	r0, r0, #8
 8003320:	4002      	ands	r2, r0
 8003322:	4332      	orrs	r2, r6

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003324:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003326:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003328:	69da      	ldr	r2, [r3, #28]
 800332a:	4936      	ldr	r1, [pc, #216]	@ (8003404 <HAL_TIM_IC_ConfigChannel+0x148>)
 800332c:	400a      	ands	r2, r1
 800332e:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003330:	68a2      	ldr	r2, [r4, #8]
 8003332:	69d9      	ldr	r1, [r3, #28]
 8003334:	0212      	lsls	r2, r2, #8
 8003336:	e05a      	b.n	80033ee <HAL_TIM_IC_ConfigChannel+0x132>
    TIM_TI1_SetConfig(htim->Instance,
 8003338:	9b01      	ldr	r3, [sp, #4]
 800333a:	6862      	ldr	r2, [r4, #4]
 800333c:	681e      	ldr	r6, [r3, #0]
 800333e:	6821      	ldr	r1, [r4, #0]
 8003340:	68e3      	ldr	r3, [r4, #12]
 8003342:	0030      	movs	r0, r6
 8003344:	f7ff ff96 	bl	8003274 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003348:	220c      	movs	r2, #12
 800334a:	69b3      	ldr	r3, [r6, #24]
 800334c:	4393      	bics	r3, r2
 800334e:	61b3      	str	r3, [r6, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003350:	69b3      	ldr	r3, [r6, #24]
 8003352:	68a2      	ldr	r2, [r4, #8]
 8003354:	4313      	orrs	r3, r2
 8003356:	61b3      	str	r3, [r6, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003358:	2000      	movs	r0, #0
 800335a:	e7c1      	b.n	80032e0 <HAL_TIM_IC_ConfigChannel+0x24>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800335c:	2510      	movs	r5, #16
    TIM_TI2_SetConfig(htim->Instance,
 800335e:	9b01      	ldr	r3, [sp, #4]
                      sConfig->ICPolarity,
 8003360:	6822      	ldr	r2, [r4, #0]
    TIM_TI2_SetConfig(htim->Instance,
 8003362:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICSelection,
 8003364:	6860      	ldr	r0, [r4, #4]
  tmpccer = TIMx->CCER;
 8003366:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003368:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICFilter);
 800336a:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800336c:	43af      	bics	r7, r5
 800336e:	621f      	str	r7, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003370:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003372:	4d21      	ldr	r5, [pc, #132]	@ (80033f8 <HAL_TIM_IC_ConfigChannel+0x13c>)
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003374:	0200      	lsls	r0, r0, #8
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003376:	402f      	ands	r7, r5
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003378:	4338      	orrs	r0, r7
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800337a:	4f20      	ldr	r7, [pc, #128]	@ (80033fc <HAL_TIM_IC_ConfigChannel+0x140>)
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800337c:	0709      	lsls	r1, r1, #28
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800337e:	4038      	ands	r0, r7
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003380:	0c09      	lsrs	r1, r1, #16
 8003382:	4301      	orrs	r1, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003384:	20a0      	movs	r0, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003386:	0112      	lsls	r2, r2, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003388:	4386      	bics	r6, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800338a:	4002      	ands	r2, r0
 800338c:	4332      	orrs	r2, r6
  TIMx->CCMR1 = tmpccmr1 ;
 800338e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003390:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003392:	699a      	ldr	r2, [r3, #24]
 8003394:	491b      	ldr	r1, [pc, #108]	@ (8003404 <HAL_TIM_IC_ConfigChannel+0x148>)
 8003396:	400a      	ands	r2, r1
 8003398:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800339a:	68a2      	ldr	r2, [r4, #8]
 800339c:	6999      	ldr	r1, [r3, #24]
 800339e:	0212      	lsls	r2, r2, #8
 80033a0:	430a      	orrs	r2, r1
 80033a2:	619a      	str	r2, [r3, #24]
 80033a4:	e7d8      	b.n	8003358 <HAL_TIM_IC_ConfigChannel+0x9c>
    TIM_TI3_SetConfig(htim->Instance,
 80033a6:	9b01      	ldr	r3, [sp, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033a8:	4d17      	ldr	r5, [pc, #92]	@ (8003408 <HAL_TIM_IC_ConfigChannel+0x14c>)
    TIM_TI3_SetConfig(htim->Instance,
 80033aa:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICPolarity,
 80033ac:	6822      	ldr	r2, [r4, #0]
  tmpccer = TIMx->CCER;
 80033ae:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033b0:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICSelection,
 80033b2:	6860      	ldr	r0, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033b4:	402f      	ands	r7, r5
                      sConfig->ICFilter);
 80033b6:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033b8:	621f      	str	r7, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80033ba:	69df      	ldr	r7, [r3, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80033bc:	3505      	adds	r5, #5
 80033be:	35ff      	adds	r5, #255	@ 0xff
 80033c0:	43af      	bics	r7, r5
  tmpccmr2 |= TIM_ICSelection;
 80033c2:	4338      	orrs	r0, r7
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80033c4:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80033c6:	0109      	lsls	r1, r1, #4
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80033c8:	43b8      	bics	r0, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80033ca:	370f      	adds	r7, #15
 80033cc:	4039      	ands	r1, r7
 80033ce:	4301      	orrs	r1, r0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80033d0:	480e      	ldr	r0, [pc, #56]	@ (800340c <HAL_TIM_IC_ConfigChannel+0x150>)
  TIMx->CCMR2 = tmpccmr2;
 80033d2:	61d9      	str	r1, [r3, #28]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80033d4:	4030      	ands	r0, r6
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80033d6:	26a0      	movs	r6, #160	@ 0xa0
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80033d8:	210c      	movs	r1, #12
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80033da:	0212      	lsls	r2, r2, #8
 80033dc:	0136      	lsls	r6, r6, #4
 80033de:	4032      	ands	r2, r6
 80033e0:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 80033e2:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80033e4:	69da      	ldr	r2, [r3, #28]
 80033e6:	438a      	bics	r2, r1
 80033e8:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80033ea:	69da      	ldr	r2, [r3, #28]
 80033ec:	68a1      	ldr	r1, [r4, #8]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80033ee:	430a      	orrs	r2, r1
 80033f0:	61da      	str	r2, [r3, #28]
 80033f2:	e7b1      	b.n	8003358 <HAL_TIM_IC_ConfigChannel+0x9c>
 80033f4:	ffffefff 	.word	0xffffefff
 80033f8:	fffffcff 	.word	0xfffffcff
 80033fc:	ffff0fff 	.word	0xffff0fff
 8003400:	ffff5fff 	.word	0xffff5fff
 8003404:	fffff3ff 	.word	0xfffff3ff
 8003408:	fffffeff 	.word	0xfffffeff
 800340c:	fffff5ff 	.word	0xfffff5ff

08003410 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003410:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003412:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003414:	4d03      	ldr	r5, [pc, #12]	@ (8003424 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003416:	430a      	orrs	r2, r1
 8003418:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800341a:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800341c:	4313      	orrs	r3, r2
 800341e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003420:	6083      	str	r3, [r0, #8]
}
 8003422:	bd30      	pop	{r4, r5, pc}
 8003424:	ffff00ff 	.word	0xffff00ff

08003428 <HAL_TIM_ConfigClockSource>:
{
 8003428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800342a:	0005      	movs	r5, r0
 800342c:	2202      	movs	r2, #2
 800342e:	353c      	adds	r5, #60	@ 0x3c
 8003430:	782c      	ldrb	r4, [r5, #0]
{
 8003432:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003434:	0010      	movs	r0, r2
 8003436:	2c01      	cmp	r4, #1
 8003438:	d01b      	beq.n	8003472 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800343a:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 800343c:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800343e:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8003440:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003442:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003444:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003446:	4a41      	ldr	r2, [pc, #260]	@ (800354c <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8003448:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800344a:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 800344c:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800344e:	680b      	ldr	r3, [r1, #0]
 8003450:	2b60      	cmp	r3, #96	@ 0x60
 8003452:	d04e      	beq.n	80034f2 <HAL_TIM_ConfigClockSource+0xca>
 8003454:	d82d      	bhi.n	80034b2 <HAL_TIM_ConfigClockSource+0x8a>
 8003456:	2b40      	cmp	r3, #64	@ 0x40
 8003458:	d062      	beq.n	8003520 <HAL_TIM_ConfigClockSource+0xf8>
 800345a:	d813      	bhi.n	8003484 <HAL_TIM_ConfigClockSource+0x5c>
 800345c:	2b20      	cmp	r3, #32
 800345e:	d00b      	beq.n	8003478 <HAL_TIM_ConfigClockSource+0x50>
 8003460:	d808      	bhi.n	8003474 <HAL_TIM_ConfigClockSource+0x4c>
 8003462:	2210      	movs	r2, #16
 8003464:	0019      	movs	r1, r3
 8003466:	4391      	bics	r1, r2
 8003468:	d006      	beq.n	8003478 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 800346a:	2301      	movs	r3, #1
 800346c:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 800346e:	2300      	movs	r3, #0
 8003470:	702b      	strb	r3, [r5, #0]
}
 8003472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8003474:	2b30      	cmp	r3, #48	@ 0x30
 8003476:	d1f8      	bne.n	800346a <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 8003478:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800347a:	4935      	ldr	r1, [pc, #212]	@ (8003550 <HAL_TIM_ConfigClockSource+0x128>)
 800347c:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800347e:	4313      	orrs	r3, r2
 8003480:	2207      	movs	r2, #7
 8003482:	e028      	b.n	80034d6 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8003484:	2b50      	cmp	r3, #80	@ 0x50
 8003486:	d1f0      	bne.n	800346a <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8003488:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800348a:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800348c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800348e:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003490:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003492:	4387      	bics	r7, r0
 8003494:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003496:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003498:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800349a:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800349c:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800349e:	200a      	movs	r0, #10
 80034a0:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80034a2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80034a4:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80034a6:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80034a8:	4b29      	ldr	r3, [pc, #164]	@ (8003550 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 80034aa:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80034ac:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034ae:	2357      	movs	r3, #87	@ 0x57
 80034b0:	e011      	b.n	80034d6 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80034b2:	2280      	movs	r2, #128	@ 0x80
 80034b4:	0152      	lsls	r2, r2, #5
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d00f      	beq.n	80034da <HAL_TIM_ConfigClockSource+0xb2>
 80034ba:	2280      	movs	r2, #128	@ 0x80
 80034bc:	0192      	lsls	r2, r2, #6
 80034be:	4293      	cmp	r3, r2
 80034c0:	d00d      	beq.n	80034de <HAL_TIM_ConfigClockSource+0xb6>
 80034c2:	2b70      	cmp	r3, #112	@ 0x70
 80034c4:	d1d1      	bne.n	800346a <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80034c6:	68cb      	ldr	r3, [r1, #12]
 80034c8:	684a      	ldr	r2, [r1, #4]
 80034ca:	0020      	movs	r0, r4
 80034cc:	6889      	ldr	r1, [r1, #8]
 80034ce:	f7ff ff9f 	bl	8003410 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034d2:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 80034d4:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034d6:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 80034d8:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80034da:	2000      	movs	r0, #0
 80034dc:	e7c5      	b.n	800346a <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80034de:	68cb      	ldr	r3, [r1, #12]
 80034e0:	684a      	ldr	r2, [r1, #4]
 80034e2:	0020      	movs	r0, r4
 80034e4:	6889      	ldr	r1, [r1, #8]
 80034e6:	f7ff ff93 	bl	8003410 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034ea:	2380      	movs	r3, #128	@ 0x80
 80034ec:	68a2      	ldr	r2, [r4, #8]
 80034ee:	01db      	lsls	r3, r3, #7
 80034f0:	e7f1      	b.n	80034d6 <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034f2:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 80034f4:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80034f6:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80034f8:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034fa:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034fc:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034fe:	43b8      	bics	r0, r7
 8003500:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003502:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003504:	4f13      	ldr	r7, [pc, #76]	@ (8003554 <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8003506:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003508:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800350a:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800350c:	20a0      	movs	r0, #160	@ 0xa0
 800350e:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003510:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8003512:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8003514:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003516:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003518:	4b0d      	ldr	r3, [pc, #52]	@ (8003550 <HAL_TIM_ConfigClockSource+0x128>)
 800351a:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800351c:	2367      	movs	r3, #103	@ 0x67
 800351e:	e7da      	b.n	80034d6 <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8003520:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003522:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8003524:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003526:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003528:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800352a:	4387      	bics	r7, r0
 800352c:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800352e:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003530:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003532:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003534:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003536:	200a      	movs	r0, #10
 8003538:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800353a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800353c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800353e:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003540:	4b03      	ldr	r3, [pc, #12]	@ (8003550 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8003542:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003544:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003546:	2347      	movs	r3, #71	@ 0x47
 8003548:	e7c5      	b.n	80034d6 <HAL_TIM_ConfigClockSource+0xae>
 800354a:	46c0      	nop			@ (mov r8, r8)
 800354c:	ffce0088 	.word	0xffce0088
 8003550:	ffcfff8f 	.word	0xffcfff8f
 8003554:	ffff0fff 	.word	0xffff0fff

08003558 <TIM_SlaveTimer_SetConfig.constprop.0>:
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
 8003558:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr = htim->Instance->SMCR;
 800355a:	6804      	ldr	r4, [r0, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 800355c:	4b30      	ldr	r3, [pc, #192]	@ (8003620 <TIM_SlaveTimer_SetConfig.constprop.0+0xc8>)
  tmpsmcr = htim->Instance->SMCR;
 800355e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003560:	4830      	ldr	r0, [pc, #192]	@ (8003624 <TIM_SlaveTimer_SetConfig.constprop.0+0xcc>)
  tmpsmcr &= ~TIM_SMCR_TS;
 8003562:	401a      	ands	r2, r3
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003564:	684b      	ldr	r3, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003566:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003568:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 800356a:	4002      	ands	r2, r0
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800356c:	432a      	orrs	r2, r5
  htim->Instance->SMCR = tmpsmcr;
 800356e:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8003570:	2b50      	cmp	r3, #80	@ 0x50
 8003572:	d02f      	beq.n	80035d4 <TIM_SlaveTimer_SetConfig.constprop.0+0x7c>
 8003574:	d810      	bhi.n	8003598 <TIM_SlaveTimer_SetConfig.constprop.0+0x40>
 8003576:	2b40      	cmp	r3, #64	@ 0x40
 8003578:	d01b      	beq.n	80035b2 <TIM_SlaveTimer_SetConfig.constprop.0+0x5a>
        return HAL_ERROR;
 800357a:	2001      	movs	r0, #1
  switch (sSlaveConfig->InputTrigger)
 800357c:	2b40      	cmp	r3, #64	@ 0x40
 800357e:	d808      	bhi.n	8003592 <TIM_SlaveTimer_SetConfig.constprop.0+0x3a>
 8003580:	2b20      	cmp	r3, #32
 8003582:	d014      	beq.n	80035ae <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
 8003584:	d806      	bhi.n	8003594 <TIM_SlaveTimer_SetConfig.constprop.0+0x3c>
 8003586:	2210      	movs	r2, #16
 8003588:	4393      	bics	r3, r2
 800358a:	0018      	movs	r0, r3
 800358c:	1e43      	subs	r3, r0, #1
 800358e:	4198      	sbcs	r0, r3
 8003590:	b2c0      	uxtb	r0, r0
}
 8003592:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8003594:	3b30      	subs	r3, #48	@ 0x30
 8003596:	e7f8      	b.n	800358a <TIM_SlaveTimer_SetConfig.constprop.0+0x32>
 8003598:	2b60      	cmp	r3, #96	@ 0x60
 800359a:	d02d      	beq.n	80035f8 <TIM_SlaveTimer_SetConfig.constprop.0+0xa0>
        return HAL_ERROR;
 800359c:	2001      	movs	r0, #1
  switch (sSlaveConfig->InputTrigger)
 800359e:	2b70      	cmp	r3, #112	@ 0x70
 80035a0:	d1f7      	bne.n	8003592 <TIM_SlaveTimer_SetConfig.constprop.0+0x3a>
      TIM_ETR_SetConfig(htim->Instance,
 80035a2:	690b      	ldr	r3, [r1, #16]
 80035a4:	688a      	ldr	r2, [r1, #8]
 80035a6:	0020      	movs	r0, r4
 80035a8:	68c9      	ldr	r1, [r1, #12]
 80035aa:	f7ff ff31 	bl	8003410 <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80035ae:	2000      	movs	r0, #0
 80035b0:	e7ef      	b.n	8003592 <TIM_SlaveTimer_SetConfig.constprop.0+0x3a>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80035b2:	2201      	movs	r2, #1
        return HAL_ERROR;
 80035b4:	0010      	movs	r0, r2
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80035b6:	2d05      	cmp	r5, #5
 80035b8:	d0eb      	beq.n	8003592 <TIM_SlaveTimer_SetConfig.constprop.0+0x3a>
      tmpccer = htim->Instance->CCER;
 80035ba:	6a20      	ldr	r0, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80035bc:	6a23      	ldr	r3, [r4, #32]
 80035be:	4393      	bics	r3, r2
 80035c0:	6223      	str	r3, [r4, #32]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035c2:	23f0      	movs	r3, #240	@ 0xf0
      tmpccmr1 = htim->Instance->CCMR1;
 80035c4:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035c6:	439a      	bics	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80035c8:	690b      	ldr	r3, [r1, #16]
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 80035ce:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCER = tmpccer;
 80035d0:	6220      	str	r0, [r4, #32]
      break;
 80035d2:	e7ec      	b.n	80035ae <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035d4:	2501      	movs	r5, #1
                               sSlaveConfig->TriggerPolarity,
 80035d6:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 80035d8:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 80035da:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035dc:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035de:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035e0:	43a8      	bics	r0, r5
 80035e2:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035e4:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035e6:	35ef      	adds	r5, #239	@ 0xef
 80035e8:	43a8      	bics	r0, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035ea:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035ec:	200a      	movs	r0, #10
 80035ee:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80035f0:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80035f2:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80035f4:	6222      	str	r2, [r4, #32]
}
 80035f6:	e7da      	b.n	80035ae <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035f8:	2510      	movs	r5, #16
                               sSlaveConfig->TriggerPolarity,
 80035fa:	688b      	ldr	r3, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 80035fc:	690a      	ldr	r2, [r1, #16]
  tmpccer = TIMx->CCER;
 80035fe:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003600:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003602:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003604:	43a8      	bics	r0, r5
 8003606:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003608:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800360a:	4d07      	ldr	r5, [pc, #28]	@ (8003628 <TIM_SlaveTimer_SetConfig.constprop.0+0xd0>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800360c:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800360e:	4028      	ands	r0, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003610:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003612:	20a0      	movs	r0, #160	@ 0xa0
 8003614:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003616:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8003618:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 800361a:	6223      	str	r3, [r4, #32]
}
 800361c:	e7c7      	b.n	80035ae <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
 800361e:	46c0      	nop			@ (mov r8, r8)
 8003620:	ffcfff8f 	.word	0xffcfff8f
 8003624:	fffefff8 	.word	0xfffefff8
 8003628:	ffff0fff 	.word	0xffff0fff

0800362c <HAL_TIM_SlaveConfigSynchro>:
{
 800362c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800362e:	0005      	movs	r5, r0
 8003630:	2302      	movs	r3, #2
 8003632:	353c      	adds	r5, #60	@ 0x3c
 8003634:	782a      	ldrb	r2, [r5, #0]
{
 8003636:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8003638:	0018      	movs	r0, r3
 800363a:	2a01      	cmp	r2, #1
 800363c:	d00d      	beq.n	800365a <HAL_TIM_SlaveConfigSynchro+0x2e>
  htim->State = HAL_TIM_STATE_BUSY;
 800363e:	0027      	movs	r7, r4
  __HAL_LOCK(htim);
 8003640:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003642:	373d      	adds	r7, #61	@ 0x3d
  __HAL_LOCK(htim);
 8003644:	702e      	strb	r6, [r5, #0]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003646:	0020      	movs	r0, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8003648:	703b      	strb	r3, [r7, #0]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800364a:	f7ff ff85 	bl	8003558 <TIM_SlaveTimer_SetConfig.constprop.0>
 800364e:	2800      	cmp	r0, #0
 8003650:	d004      	beq.n	800365c <HAL_TIM_SlaveConfigSynchro+0x30>
    __HAL_UNLOCK(htim);
 8003652:	2300      	movs	r3, #0
    return HAL_ERROR;
 8003654:	0030      	movs	r0, r6
    htim->State = HAL_TIM_STATE_READY;
 8003656:	703e      	strb	r6, [r7, #0]
    __HAL_UNLOCK(htim);
 8003658:	702b      	strb	r3, [r5, #0]
}
 800365a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800365c:	2140      	movs	r1, #64	@ 0x40
 800365e:	6823      	ldr	r3, [r4, #0]
 8003660:	68da      	ldr	r2, [r3, #12]
 8003662:	438a      	bics	r2, r1
 8003664:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	4902      	ldr	r1, [pc, #8]	@ (8003674 <HAL_TIM_SlaveConfigSynchro+0x48>)
 800366a:	400a      	ands	r2, r1
 800366c:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800366e:	703e      	strb	r6, [r7, #0]
  __HAL_UNLOCK(htim);
 8003670:	7028      	strb	r0, [r5, #0]
  return HAL_OK;
 8003672:	e7f2      	b.n	800365a <HAL_TIM_SlaveConfigSynchro+0x2e>
 8003674:	ffffbfff 	.word	0xffffbfff

08003678 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003678:	231f      	movs	r3, #31
{
 800367a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800367c:	2401      	movs	r4, #1
 800367e:	4019      	ands	r1, r3
 8003680:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003682:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8003684:	6a03      	ldr	r3, [r0, #32]
 8003686:	43a3      	bics	r3, r4
 8003688:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800368a:	6a03      	ldr	r3, [r0, #32]
 800368c:	431a      	orrs	r2, r3
 800368e:	6202      	str	r2, [r0, #32]
}
 8003690:	bd10      	pop	{r4, pc}
	...

08003694 <HAL_TIM_IC_Start_IT>:
{
 8003694:	b510      	push	{r4, lr}
 8003696:	2908      	cmp	r1, #8
 8003698:	d02f      	beq.n	80036fa <HAL_TIM_IC_Start_IT+0x66>
 800369a:	d806      	bhi.n	80036aa <HAL_TIM_IC_Start_IT+0x16>
 800369c:	2900      	cmp	r1, #0
 800369e:	d00b      	beq.n	80036b8 <HAL_TIM_IC_Start_IT+0x24>
 80036a0:	2904      	cmp	r1, #4
 80036a2:	d023      	beq.n	80036ec <HAL_TIM_IC_Start_IT+0x58>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036a4:	0003      	movs	r3, r0
 80036a6:	3343      	adds	r3, #67	@ 0x43
 80036a8:	e030      	b.n	800370c <HAL_TIM_IC_Start_IT+0x78>
 80036aa:	290c      	cmp	r1, #12
 80036ac:	d02c      	beq.n	8003708 <HAL_TIM_IC_Start_IT+0x74>
 80036ae:	2910      	cmp	r1, #16
 80036b0:	d1f8      	bne.n	80036a4 <HAL_TIM_IC_Start_IT+0x10>
 80036b2:	0003      	movs	r3, r0
 80036b4:	3342      	adds	r3, #66	@ 0x42
 80036b6:	e029      	b.n	800370c <HAL_TIM_IC_Start_IT+0x78>
 80036b8:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80036ba:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036bc:	333e      	adds	r3, #62	@ 0x3e
 80036be:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80036c0:	3244      	adds	r2, #68	@ 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036c2:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80036c4:	7812      	ldrb	r2, [r2, #0]
 80036c6:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d12d      	bne.n	8003728 <HAL_TIM_IC_Start_IT+0x94>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80036cc:	2a01      	cmp	r2, #1
 80036ce:	d12b      	bne.n	8003728 <HAL_TIM_IC_Start_IT+0x94>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036d0:	3301      	adds	r3, #1
 80036d2:	2908      	cmp	r1, #8
 80036d4:	d054      	beq.n	8003780 <HAL_TIM_IC_Start_IT+0xec>
 80036d6:	d81e      	bhi.n	8003716 <HAL_TIM_IC_Start_IT+0x82>
 80036d8:	2900      	cmp	r1, #0
 80036da:	d027      	beq.n	800372c <HAL_TIM_IC_Start_IT+0x98>
 80036dc:	2904      	cmp	r1, #4
 80036de:	d046      	beq.n	800376e <HAL_TIM_IC_Start_IT+0xda>
 80036e0:	0002      	movs	r2, r0
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036e2:	3047      	adds	r0, #71	@ 0x47
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036e4:	3243      	adds	r2, #67	@ 0x43
 80036e6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036e8:	7003      	strb	r3, [r0, #0]
  switch (Channel)
 80036ea:	e01d      	b.n	8003728 <HAL_TIM_IC_Start_IT+0x94>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036ec:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80036ee:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036f0:	333f      	adds	r3, #63	@ 0x3f
 80036f2:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80036f4:	3245      	adds	r2, #69	@ 0x45
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036f6:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80036f8:	e7e4      	b.n	80036c4 <HAL_TIM_IC_Start_IT+0x30>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036fa:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80036fc:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80036fe:	3340      	adds	r3, #64	@ 0x40
 8003700:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003702:	3246      	adds	r2, #70	@ 0x46
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003704:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003706:	e7dd      	b.n	80036c4 <HAL_TIM_IC_Start_IT+0x30>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003708:	0003      	movs	r3, r0
 800370a:	3341      	adds	r3, #65	@ 0x41
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800370c:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800370e:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003710:	3247      	adds	r2, #71	@ 0x47
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003712:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003714:	e7d6      	b.n	80036c4 <HAL_TIM_IC_Start_IT+0x30>
 8003716:	0002      	movs	r2, r0
 8003718:	3247      	adds	r2, #71	@ 0x47
 800371a:	290c      	cmp	r1, #12
 800371c:	d033      	beq.n	8003786 <HAL_TIM_IC_Start_IT+0xf2>
 800371e:	2910      	cmp	r1, #16
 8003720:	d1de      	bne.n	80036e0 <HAL_TIM_IC_Start_IT+0x4c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003722:	3042      	adds	r0, #66	@ 0x42
 8003724:	7003      	strb	r3, [r0, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003726:	7013      	strb	r3, [r2, #0]
{
 8003728:	2001      	movs	r0, #1
 800372a:	e01f      	b.n	800376c <HAL_TIM_IC_Start_IT+0xd8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800372c:	0002      	movs	r2, r0
 800372e:	323e      	adds	r2, #62	@ 0x3e
 8003730:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003732:	7193      	strb	r3, [r2, #6]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003734:	6804      	ldr	r4, [r0, #0]
 8003736:	68e2      	ldr	r2, [r4, #12]
 8003738:	4313      	orrs	r3, r2
 800373a:	60e3      	str	r3, [r4, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800373c:	6804      	ldr	r4, [r0, #0]
 800373e:	2201      	movs	r2, #1
 8003740:	0020      	movs	r0, r4
 8003742:	f7ff ff99 	bl	8003678 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003746:	4b14      	ldr	r3, [pc, #80]	@ (8003798 <HAL_TIM_IC_Start_IT+0x104>)
 8003748:	429c      	cmp	r4, r3
 800374a:	d002      	beq.n	8003752 <HAL_TIM_IC_Start_IT+0xbe>
 800374c:	4b13      	ldr	r3, [pc, #76]	@ (800379c <HAL_TIM_IC_Start_IT+0x108>)
 800374e:	429c      	cmp	r4, r3
 8003750:	d107      	bne.n	8003762 <HAL_TIM_IC_Start_IT+0xce>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003752:	68a3      	ldr	r3, [r4, #8]
 8003754:	4a12      	ldr	r2, [pc, #72]	@ (80037a0 <HAL_TIM_IC_Start_IT+0x10c>)
 8003756:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003758:	2b06      	cmp	r3, #6
 800375a:	d006      	beq.n	800376a <HAL_TIM_IC_Start_IT+0xd6>
 800375c:	3a07      	subs	r2, #7
 800375e:	4293      	cmp	r3, r2
 8003760:	d003      	beq.n	800376a <HAL_TIM_IC_Start_IT+0xd6>
        __HAL_TIM_ENABLE(htim);
 8003762:	2301      	movs	r3, #1
 8003764:	6822      	ldr	r2, [r4, #0]
 8003766:	4313      	orrs	r3, r2
 8003768:	6023      	str	r3, [r4, #0]
{
 800376a:	2000      	movs	r0, #0
}
 800376c:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800376e:	0002      	movs	r2, r0
 8003770:	323f      	adds	r2, #63	@ 0x3f
 8003772:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003774:	7193      	strb	r3, [r2, #6]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003776:	6802      	ldr	r2, [r0, #0]
 8003778:	68d3      	ldr	r3, [r2, #12]
 800377a:	430b      	orrs	r3, r1
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800377c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800377e:	e7dd      	b.n	800373c <HAL_TIM_IC_Start_IT+0xa8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003780:	0002      	movs	r2, r0
 8003782:	3240      	adds	r2, #64	@ 0x40
 8003784:	e7f5      	b.n	8003772 <HAL_TIM_IC_Start_IT+0xde>
 8003786:	0004      	movs	r4, r0
 8003788:	3441      	adds	r4, #65	@ 0x41
 800378a:	7023      	strb	r3, [r4, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800378c:	7013      	strb	r3, [r2, #0]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800378e:	2310      	movs	r3, #16
 8003790:	6802      	ldr	r2, [r0, #0]
 8003792:	68d4      	ldr	r4, [r2, #12]
 8003794:	4323      	orrs	r3, r4
 8003796:	e7f1      	b.n	800377c <HAL_TIM_IC_Start_IT+0xe8>
 8003798:	40012c00 	.word	0x40012c00
 800379c:	40000400 	.word	0x40000400
 80037a0:	00010007 	.word	0x00010007

080037a4 <HAL_TIM_IC_Stop_IT>:
{
 80037a4:	b570      	push	{r4, r5, r6, lr}
 80037a6:	0004      	movs	r4, r0
 80037a8:	000d      	movs	r5, r1
  switch (Channel)
 80037aa:	2908      	cmp	r1, #8
 80037ac:	d011      	beq.n	80037d2 <HAL_TIM_IC_Stop_IT+0x2e>
 80037ae:	d805      	bhi.n	80037bc <HAL_TIM_IC_Stop_IT+0x18>
 80037b0:	2900      	cmp	r1, #0
 80037b2:	d009      	beq.n	80037c8 <HAL_TIM_IC_Stop_IT+0x24>
 80037b4:	2904      	cmp	r1, #4
 80037b6:	d00c      	beq.n	80037d2 <HAL_TIM_IC_Stop_IT+0x2e>
 80037b8:	2001      	movs	r0, #1
}
 80037ba:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 80037bc:	290c      	cmp	r1, #12
 80037be:	d1fb      	bne.n	80037b8 <HAL_TIM_IC_Stop_IT+0x14>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80037c0:	6802      	ldr	r2, [r0, #0]
 80037c2:	2110      	movs	r1, #16
 80037c4:	68d3      	ldr	r3, [r2, #12]
 80037c6:	e002      	b.n	80037ce <HAL_TIM_IC_Stop_IT+0x2a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80037c8:	2102      	movs	r1, #2
 80037ca:	6802      	ldr	r2, [r0, #0]
 80037cc:	68d3      	ldr	r3, [r2, #12]
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80037ce:	438b      	bics	r3, r1
 80037d0:	e002      	b.n	80037d8 <HAL_TIM_IC_Stop_IT+0x34>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80037d2:	6822      	ldr	r2, [r4, #0]
 80037d4:	68d3      	ldr	r3, [r2, #12]
 80037d6:	43ab      	bics	r3, r5
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80037d8:	6826      	ldr	r6, [r4, #0]
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80037da:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80037dc:	0029      	movs	r1, r5
 80037de:	2200      	movs	r2, #0
 80037e0:	0030      	movs	r0, r6
 80037e2:	f7ff ff49 	bl	8003678 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE(htim);
 80037e6:	6a32      	ldr	r2, [r6, #32]
 80037e8:	4b12      	ldr	r3, [pc, #72]	@ (8003834 <HAL_TIM_IC_Stop_IT+0x90>)
 80037ea:	421a      	tst	r2, r3
 80037ec:	d107      	bne.n	80037fe <HAL_TIM_IC_Stop_IT+0x5a>
 80037ee:	6a32      	ldr	r2, [r6, #32]
 80037f0:	4b11      	ldr	r3, [pc, #68]	@ (8003838 <HAL_TIM_IC_Stop_IT+0x94>)
 80037f2:	421a      	tst	r2, r3
 80037f4:	d103      	bne.n	80037fe <HAL_TIM_IC_Stop_IT+0x5a>
 80037f6:	2201      	movs	r2, #1
 80037f8:	6833      	ldr	r3, [r6, #0]
 80037fa:	4393      	bics	r3, r2
 80037fc:	6033      	str	r3, [r6, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80037fe:	2301      	movs	r3, #1
 8003800:	0022      	movs	r2, r4
 8003802:	2d00      	cmp	r5, #0
 8003804:	d105      	bne.n	8003812 <HAL_TIM_IC_Stop_IT+0x6e>
 8003806:	323e      	adds	r2, #62	@ 0x3e
 8003808:	7013      	strb	r3, [r2, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800380a:	3444      	adds	r4, #68	@ 0x44
  switch (Channel)
 800380c:	2000      	movs	r0, #0
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800380e:	7023      	strb	r3, [r4, #0]
 8003810:	e7d3      	b.n	80037ba <HAL_TIM_IC_Stop_IT+0x16>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003812:	2d04      	cmp	r5, #4
 8003814:	d103      	bne.n	800381e <HAL_TIM_IC_Stop_IT+0x7a>
 8003816:	323f      	adds	r2, #63	@ 0x3f
 8003818:	7013      	strb	r3, [r2, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800381a:	3445      	adds	r4, #69	@ 0x45
 800381c:	e7f6      	b.n	800380c <HAL_TIM_IC_Stop_IT+0x68>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800381e:	2d08      	cmp	r5, #8
 8003820:	d103      	bne.n	800382a <HAL_TIM_IC_Stop_IT+0x86>
 8003822:	3240      	adds	r2, #64	@ 0x40
 8003824:	7013      	strb	r3, [r2, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003826:	3446      	adds	r4, #70	@ 0x46
 8003828:	e7f0      	b.n	800380c <HAL_TIM_IC_Stop_IT+0x68>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800382a:	3241      	adds	r2, #65	@ 0x41
 800382c:	7013      	strb	r3, [r2, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800382e:	3447      	adds	r4, #71	@ 0x47
 8003830:	e7ec      	b.n	800380c <HAL_TIM_IC_Stop_IT+0x68>
 8003832:	46c0      	nop			@ (mov r8, r8)
 8003834:	00001111 	.word	0x00001111
 8003838:	00000444 	.word	0x00000444

0800383c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800383c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800383e:	0004      	movs	r4, r0
 8003840:	2202      	movs	r2, #2
 8003842:	343c      	adds	r4, #60	@ 0x3c
 8003844:	7825      	ldrb	r5, [r4, #0]
{
 8003846:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003848:	0010      	movs	r0, r2
 800384a:	2d01      	cmp	r5, #1
 800384c:	d01f      	beq.n	800388e <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800384e:	001d      	movs	r5, r3
 8003850:	353d      	adds	r5, #61	@ 0x3d
 8003852:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003854:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003856:	4e0e      	ldr	r6, [pc, #56]	@ (8003890 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8003858:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800385a:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800385c:	42b2      	cmp	r2, r6
 800385e:	d103      	bne.n	8003868 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003860:	4f0c      	ldr	r7, [pc, #48]	@ (8003894 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8003862:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003864:	684f      	ldr	r7, [r1, #4]
 8003866:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003868:	2770      	movs	r7, #112	@ 0x70
 800386a:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800386c:	680f      	ldr	r7, [r1, #0]
 800386e:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003870:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003872:	42b2      	cmp	r2, r6
 8003874:	d002      	beq.n	800387c <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003876:	4b08      	ldr	r3, [pc, #32]	@ (8003898 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8003878:	429a      	cmp	r2, r3
 800387a:	d104      	bne.n	8003886 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800387c:	2380      	movs	r3, #128	@ 0x80
 800387e:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003880:	688b      	ldr	r3, [r1, #8]
 8003882:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003884:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003886:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003888:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800388a:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800388c:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800388e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003890:	40012c00 	.word	0x40012c00
 8003894:	ff0fffff 	.word	0xff0fffff
 8003898:	40000400 	.word	0x40000400

0800389c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800389c:	4770      	bx	lr

0800389e <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800389e:	4770      	bx	lr

080038a0 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80038a0:	4770      	bx	lr

080038a2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80038a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038a4:	0002      	movs	r2, r0
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80038a6:	2600      	movs	r6, #0

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80038a8:	680c      	ldr	r4, [r1, #0]
 80038aa:	0020      	movs	r0, r4
 80038ac:	40f0      	lsrs	r0, r6
 80038ae:	d100      	bne.n	80038b2 <LL_GPIO_Init+0x10>
    }
    pinpos++;
  }

  return (SUCCESS);
}
 80038b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80038b2:	2001      	movs	r0, #1
 80038b4:	0023      	movs	r3, r4
 80038b6:	40b0      	lsls	r0, r6
 80038b8:	4003      	ands	r3, r0
    if (currentpin != 0x00u)
 80038ba:	4204      	tst	r4, r0
 80038bc:	d033      	beq.n	8003926 <LL_GPIO_Init+0x84>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80038be:	6848      	ldr	r0, [r1, #4]
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80038c0:	2403      	movs	r4, #3
 80038c2:	9000      	str	r0, [sp, #0]
 80038c4:	0018      	movs	r0, r3
 80038c6:	4358      	muls	r0, r3
 80038c8:	4344      	muls	r4, r0
 80038ca:	9d00      	ldr	r5, [sp, #0]
 80038cc:	43e4      	mvns	r4, r4
 80038ce:	3d01      	subs	r5, #1
 80038d0:	2d01      	cmp	r5, #1
 80038d2:	d80b      	bhi.n	80038ec <LL_GPIO_Init+0x4a>
 80038d4:	688d      	ldr	r5, [r1, #8]
 80038d6:	6897      	ldr	r7, [r2, #8]
 80038d8:	4345      	muls	r5, r0
 80038da:	4027      	ands	r7, r4
 80038dc:	433d      	orrs	r5, r7
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80038de:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80038e0:	6095      	str	r5, [r2, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80038e2:	435f      	muls	r7, r3
 80038e4:	6855      	ldr	r5, [r2, #4]
 80038e6:	439d      	bics	r5, r3
 80038e8:	433d      	orrs	r5, r7
 80038ea:	6055      	str	r5, [r2, #4]
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80038ec:	690d      	ldr	r5, [r1, #16]
 80038ee:	68d7      	ldr	r7, [r2, #12]
 80038f0:	4345      	muls	r5, r0
 80038f2:	4027      	ands	r7, r4
 80038f4:	433d      	orrs	r5, r7
 80038f6:	60d5      	str	r5, [r2, #12]
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80038f8:	9d00      	ldr	r5, [sp, #0]
 80038fa:	2d02      	cmp	r5, #2
 80038fc:	d10d      	bne.n	800391a <LL_GPIO_Init+0x78>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80038fe:	694d      	ldr	r5, [r1, #20]
 8003900:	9501      	str	r5, [sp, #4]
        if (currentpin < LL_GPIO_PIN_8)
 8003902:	2bff      	cmp	r3, #255	@ 0xff
 8003904:	d811      	bhi.n	800392a <LL_GPIO_Init+0x88>
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8003906:	0005      	movs	r5, r0
 8003908:	270f      	movs	r7, #15
 800390a:	4345      	muls	r5, r0
 800390c:	436f      	muls	r7, r5
 800390e:	6a13      	ldr	r3, [r2, #32]
 8003910:	43bb      	bics	r3, r7
 8003912:	9f01      	ldr	r7, [sp, #4]
 8003914:	436f      	muls	r7, r5
 8003916:	433b      	orrs	r3, r7
 8003918:	6213      	str	r3, [r2, #32]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800391a:	6813      	ldr	r3, [r2, #0]
 800391c:	4023      	ands	r3, r4
 800391e:	9c00      	ldr	r4, [sp, #0]
 8003920:	4360      	muls	r0, r4
 8003922:	4303      	orrs	r3, r0
 8003924:	6013      	str	r3, [r2, #0]
    pinpos++;
 8003926:	3601      	adds	r6, #1
 8003928:	e7be      	b.n	80038a8 <LL_GPIO_Init+0x6>
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800392a:	270f      	movs	r7, #15
 800392c:	0a1b      	lsrs	r3, r3, #8
 800392e:	435b      	muls	r3, r3
 8003930:	435b      	muls	r3, r3
 8003932:	435f      	muls	r7, r3
 8003934:	6a55      	ldr	r5, [r2, #36]	@ 0x24
 8003936:	43bd      	bics	r5, r7
 8003938:	9f01      	ldr	r7, [sp, #4]
 800393a:	435f      	muls	r7, r3
 800393c:	433d      	orrs	r5, r7
 800393e:	6255      	str	r5, [r2, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8003940:	e7eb      	b.n	800391a <LL_GPIO_Init+0x78>
	...

08003944 <LL_RCC_HSI_IsReady>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003944:	4b02      	ldr	r3, [pc, #8]	@ (8003950 <LL_RCC_HSI_IsReady+0xc>)
 8003946:	6818      	ldr	r0, [r3, #0]
 8003948:	0540      	lsls	r0, r0, #21
 800394a:	0fc0      	lsrs	r0, r0, #31
}
 800394c:	4770      	bx	lr
 800394e:	46c0      	nop			@ (mov r8, r8)
 8003950:	40021000 	.word	0x40021000

08003954 <RCC_GetSystemClockFreq>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
  * @note (*) peripheral not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003954:	2138      	movs	r1, #56	@ 0x38
 8003956:	4a0e      	ldr	r2, [pc, #56]	@ (8003990 <RCC_GetSystemClockFreq+0x3c>)
 8003958:	6893      	ldr	r3, [r2, #8]
 800395a:	400b      	ands	r3, r1
#if defined(RCC_CR_SYSDIV)
  uint32_t sysdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800395c:	2b18      	cmp	r3, #24
 800395e:	d014      	beq.n	800398a <RCC_GetSystemClockFreq+0x36>
 8003960:	d809      	bhi.n	8003976 <RCC_GetSystemClockFreq+0x22>
 8003962:	480c      	ldr	r0, [pc, #48]	@ (8003994 <RCC_GetSystemClockFreq+0x40>)
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00b      	beq.n	8003980 <RCC_GetSystemClockFreq+0x2c>
 8003968:	2b08      	cmp	r3, #8
 800396a:	d00d      	beq.n	8003988 <RCC_GetSystemClockFreq+0x34>
      frequency = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800396c:	6813      	ldr	r3, [r2, #0]
      frequency = (HSI_VALUE / hsidiv);
 800396e:	4809      	ldr	r0, [pc, #36]	@ (8003994 <RCC_GetSystemClockFreq+0x40>)
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003970:	049b      	lsls	r3, r3, #18
 8003972:	0f5b      	lsrs	r3, r3, #29
 8003974:	e007      	b.n	8003986 <RCC_GetSystemClockFreq+0x32>
  switch (LL_RCC_GetSysClkSource())
 8003976:	2b20      	cmp	r3, #32
 8003978:	d1f8      	bne.n	800396c <RCC_GetSystemClockFreq+0x18>
 800397a:	2080      	movs	r0, #128	@ 0x80
 800397c:	0200      	lsls	r0, r0, #8
  }
#if defined(RCC_CR_SYSDIV)
  frequency = frequency / sysdiv;
#endif /* RCC_CR_SYSDIV */

  return frequency;
 800397e:	e003      	b.n	8003988 <RCC_GetSystemClockFreq+0x34>
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003980:	6813      	ldr	r3, [r2, #0]
 8003982:	049b      	lsls	r3, r3, #18
 8003984:	0f5b      	lsrs	r3, r3, #29
      frequency = (HSI_VALUE / hsidiv);
 8003986:	40d8      	lsrs	r0, r3
}
 8003988:	4770      	bx	lr
      frequency = LSI_VALUE;
 800398a:	20fa      	movs	r0, #250	@ 0xfa
 800398c:	01c0      	lsls	r0, r0, #7
 800398e:	e7fb      	b.n	8003988 <RCC_GetSystemClockFreq+0x34>
 8003990:	40021000 	.word	0x40021000
 8003994:	02dc6c00 	.word	0x02dc6c00

08003998 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_HCLK_DIV_256
  *         @arg @ref LL_RCC_HCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003998:	4b05      	ldr	r3, [pc, #20]	@ (80039b0 <RCC_GetHCLKClockFreq+0x18>)
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800399a:	4a06      	ldr	r2, [pc, #24]	@ (80039b4 <RCC_GetHCLKClockFreq+0x1c>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	051b      	lsls	r3, r3, #20
 80039a0:	0f1b      	lsrs	r3, r3, #28
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	589b      	ldr	r3, [r3, r2]
 80039a6:	221f      	movs	r2, #31
 80039a8:	4013      	ands	r3, r2
 80039aa:	40d8      	lsrs	r0, r3
}
 80039ac:	4770      	bx	lr
 80039ae:	46c0      	nop			@ (mov r8, r8)
 80039b0:	40021000 	.word	0x40021000
 80039b4:	08006398 	.word	0x08006398

080039b8 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80039b8:	4b05      	ldr	r3, [pc, #20]	@ (80039d0 <RCC_GetPCLK1ClockFreq+0x18>)
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80039ba:	4a06      	ldr	r2, [pc, #24]	@ (80039d4 <RCC_GetPCLK1ClockFreq+0x1c>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	045b      	lsls	r3, r3, #17
 80039c0:	0f5b      	lsrs	r3, r3, #29
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	589b      	ldr	r3, [r3, r2]
 80039c6:	221f      	movs	r2, #31
 80039c8:	4013      	ands	r3, r2
 80039ca:	40d8      	lsrs	r0, r3
}
 80039cc:	4770      	bx	lr
 80039ce:	46c0      	nop			@ (mov r8, r8)
 80039d0:	40021000 	.word	0x40021000
 80039d4:	08006378 	.word	0x08006378

080039d8 <LL_RCC_GetSystemClocksFreq>:
{
 80039d8:	b510      	push	{r4, lr}
 80039da:	0004      	movs	r4, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80039dc:	f7ff ffba 	bl	8003954 <RCC_GetSystemClockFreq>
 80039e0:	6020      	str	r0, [r4, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80039e2:	f7ff ffd9 	bl	8003998 <RCC_GetHCLKClockFreq>
 80039e6:	6060      	str	r0, [r4, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80039e8:	f7ff ffe6 	bl	80039b8 <RCC_GetPCLK1ClockFreq>
 80039ec:	60a0      	str	r0, [r4, #8]
}
 80039ee:	bd10      	pop	{r4, pc}

080039f0 <LL_RCC_GetUSARTClockFreq>:
{
 80039f0:	b510      	push	{r4, lr}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80039f2:	2803      	cmp	r0, #3
 80039f4:	d001      	beq.n	80039fa <LL_RCC_GetUSARTClockFreq+0xa>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80039f6:	2000      	movs	r0, #0
}
 80039f8:	bd10      	pop	{r4, pc}
  *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSIKER
  *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80039fa:	4c15      	ldr	r4, [pc, #84]	@ (8003a50 <LL_RCC_GetUSARTClockFreq+0x60>)
 80039fc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80039fe:	4003      	ands	r3, r0
 8003a00:	20c0      	movs	r0, #192	@ 0xc0
 8003a02:	0280      	lsls	r0, r0, #10
 8003a04:	4318      	orrs	r0, r3
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003a06:	4b13      	ldr	r3, [pc, #76]	@ (8003a54 <LL_RCC_GetUSARTClockFreq+0x64>)
 8003a08:	4298      	cmp	r0, r3
 8003a0a:	d008      	beq.n	8003a1e <LL_RCC_GetUSARTClockFreq+0x2e>
 8003a0c:	4b12      	ldr	r3, [pc, #72]	@ (8003a58 <LL_RCC_GetUSARTClockFreq+0x68>)
 8003a0e:	4298      	cmp	r0, r3
 8003a10:	d011      	beq.n	8003a36 <LL_RCC_GetUSARTClockFreq+0x46>
 8003a12:	4b12      	ldr	r3, [pc, #72]	@ (8003a5c <LL_RCC_GetUSARTClockFreq+0x6c>)
 8003a14:	4298      	cmp	r0, r3
 8003a16:	d113      	bne.n	8003a40 <LL_RCC_GetUSARTClockFreq+0x50>
        usart_frequency = RCC_GetSystemClockFreq();
 8003a18:	f7ff ff9c 	bl	8003954 <RCC_GetSystemClockFreq>
        break;
 8003a1c:	e7ec      	b.n	80039f8 <LL_RCC_GetUSARTClockFreq+0x8>
        if (LL_RCC_HSI_IsReady() == 1U)
 8003a1e:	f7ff ff91 	bl	8003944 <LL_RCC_HSI_IsReady>
 8003a22:	2801      	cmp	r0, #1
 8003a24:	d1e7      	bne.n	80039f6 <LL_RCC_GetUSARTClockFreq+0x6>
  return (READ_BIT(RCC->CR, RCC_CR_HSIKERDIV));
 8003a26:	6821      	ldr	r1, [r4, #0]
          usart_frequency = (HSI_VALUE / ((LL_RCC_HSIKER_GetDivider() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003a28:	480d      	ldr	r0, [pc, #52]	@ (8003a60 <LL_RCC_GetUSARTClockFreq+0x70>)
 8003a2a:	0609      	lsls	r1, r1, #24
 8003a2c:	0f49      	lsrs	r1, r1, #29
 8003a2e:	3101      	adds	r1, #1
 8003a30:	f7fc fb7e 	bl	8000130 <__udivsi3>
 8003a34:	e7e0      	b.n	80039f8 <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == (RCC_CSR1_LSERDY)) ? 1UL : 0UL);
 8003a36:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8003a38:	0780      	lsls	r0, r0, #30
 8003a3a:	0fc0      	lsrs	r0, r0, #31
 8003a3c:	03c0      	lsls	r0, r0, #15
 8003a3e:	e7db      	b.n	80039f8 <LL_RCC_GetUSARTClockFreq+0x8>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003a40:	f7ff ff88 	bl	8003954 <RCC_GetSystemClockFreq>
 8003a44:	f7ff ffa8 	bl	8003998 <RCC_GetHCLKClockFreq>
 8003a48:	f7ff ffb6 	bl	80039b8 <RCC_GetPCLK1ClockFreq>
  return usart_frequency;
 8003a4c:	e7d4      	b.n	80039f8 <LL_RCC_GetUSARTClockFreq+0x8>
 8003a4e:	46c0      	nop			@ (mov r8, r8)
 8003a50:	40021000 	.word	0x40021000
 8003a54:	00030002 	.word	0x00030002
 8003a58:	00030003 	.word	0x00030003
 8003a5c:	00030001 	.word	0x00030001
 8003a60:	02dc6c00 	.word	0x02dc6c00

08003a64 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003a64:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003a66:	0004      	movs	r4, r0
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003a68:	6803      	ldr	r3, [r0, #0]
  ErrorStatus status = ERROR;
 8003a6a:	2001      	movs	r0, #1
{
 8003a6c:	000d      	movs	r5, r1
 8003a6e:	4203      	tst	r3, r0
 8003a70:	d148      	bne.n	8003b04 <LL_USART_Init+0xa0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003a72:	688b      	ldr	r3, [r1, #8]
 8003a74:	6909      	ldr	r1, [r1, #16]
 8003a76:	6822      	ldr	r2, [r4, #0]
 8003a78:	430b      	orrs	r3, r1
 8003a7a:	6969      	ldr	r1, [r5, #20]
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	69e9      	ldr	r1, [r5, #28]
 8003a80:	430b      	orrs	r3, r1
 8003a82:	4927      	ldr	r1, [pc, #156]	@ (8003b20 <LL_USART_Init+0xbc>)
 8003a84:	400a      	ands	r2, r1
 8003a86:	4313      	orrs	r3, r2
 8003a88:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003a8a:	6863      	ldr	r3, [r4, #4]
 8003a8c:	4a25      	ldr	r2, [pc, #148]	@ (8003b24 <LL_USART_Init+0xc0>)
 8003a8e:	4013      	ands	r3, r2
 8003a90:	68ea      	ldr	r2, [r5, #12]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	6063      	str	r3, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003a96:	68a3      	ldr	r3, [r4, #8]
 8003a98:	4a23      	ldr	r2, [pc, #140]	@ (8003b28 <LL_USART_Init+0xc4>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	69aa      	ldr	r2, [r5, #24]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	60a3      	str	r3, [r4, #8]
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003aa2:	4b22      	ldr	r3, [pc, #136]	@ (8003b2c <LL_USART_Init+0xc8>)
 8003aa4:	429c      	cmp	r4, r3
 8003aa6:	d122      	bne.n	8003aee <LL_USART_Init+0x8a>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8003aa8:	3002      	adds	r0, #2
 8003aaa:	f7ff ffa1 	bl	80039f0 <LL_RCC_GetUSARTClockFreq>
        && (USART_InitStruct->BaudRate != 0U))
    {
      status = SUCCESS;
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 8003aae:	682b      	ldr	r3, [r5, #0]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003ab0:	2800      	cmp	r0, #0
 8003ab2:	d01f      	beq.n	8003af4 <LL_USART_Init+0x90>
        && (USART_InitStruct->BaudRate != 0U))
 8003ab4:	686e      	ldr	r6, [r5, #4]
 8003ab6:	2e00      	cmp	r6, #0
 8003ab8:	d01c      	beq.n	8003af4 <LL_USART_Init+0x90>
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8003aba:	2b0b      	cmp	r3, #11
 8003abc:	d815      	bhi.n	8003aea <LL_USART_Init+0x86>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003abe:	4a1c      	ldr	r2, [pc, #112]	@ (8003b30 <LL_USART_Init+0xcc>)
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	5899      	ldr	r1, [r3, r2]
 8003ac4:	f7fc fb34 	bl	8000130 <__udivsi3>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003ac8:	2280      	movs	r2, #128	@ 0x80
 8003aca:	69e9      	ldr	r1, [r5, #28]
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003acc:	0873      	lsrs	r3, r6, #1
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003ace:	0212      	lsls	r2, r2, #8
 8003ad0:	4291      	cmp	r1, r2
 8003ad2:	d11e      	bne.n	8003b12 <LL_USART_Init+0xae>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003ad4:	0040      	lsls	r0, r0, #1
 8003ad6:	18c0      	adds	r0, r0, r3
 8003ad8:	0031      	movs	r1, r6
 8003ada:	f7fc fb29 	bl	8000130 <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 8003ade:	4b15      	ldr	r3, [pc, #84]	@ (8003b34 <LL_USART_Init+0xd0>)
 8003ae0:	4003      	ands	r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ae2:	0700      	lsls	r0, r0, #28
 8003ae4:	0f40      	lsrs	r0, r0, #29
 8003ae6:	4318      	orrs	r0, r3
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003ae8:	60e0      	str	r0, [r4, #12]
      status = SUCCESS;
 8003aea:	2000      	movs	r0, #0
 8003aec:	e003      	b.n	8003af6 <LL_USART_Init+0x92>
    else if (USARTx == USART2)
 8003aee:	4b12      	ldr	r3, [pc, #72]	@ (8003b38 <LL_USART_Init+0xd4>)
 8003af0:	429c      	cmp	r4, r3
 8003af2:	d009      	beq.n	8003b08 <LL_USART_Init+0xa4>
  ErrorStatus status = ERROR;
 8003af4:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8003af6:	210f      	movs	r1, #15
 8003af8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003afa:	682b      	ldr	r3, [r5, #0]
 8003afc:	438a      	bics	r2, r1
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	4313      	orrs	r3, r2
 8003b02:	62e3      	str	r3, [r4, #44]	@ 0x2c
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8003b04:	b004      	add	sp, #16
 8003b06:	bd70      	pop	{r4, r5, r6, pc}
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8003b08:	a801      	add	r0, sp, #4
 8003b0a:	f7ff ff65 	bl	80039d8 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8003b0e:	9803      	ldr	r0, [sp, #12]
 8003b10:	e7cd      	b.n	8003aae <LL_USART_Init+0x4a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8003b12:	0031      	movs	r1, r6
 8003b14:	1818      	adds	r0, r3, r0
 8003b16:	f7fc fb0b 	bl	8000130 <__udivsi3>
 8003b1a:	b280      	uxth	r0, r0
 8003b1c:	e7e4      	b.n	8003ae8 <LL_USART_Init+0x84>
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	efff69f3 	.word	0xefff69f3
 8003b24:	ffffcfff 	.word	0xffffcfff
 8003b28:	fffffcff 	.word	0xfffffcff
 8003b2c:	40013800 	.word	0x40013800
 8003b30:	080063d8 	.word	0x080063d8
 8003b34:	0000fff0 	.word	0x0000fff0
 8003b38:	40004400 	.word	0x40004400

08003b3c <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 8003b3c:	f3ef 8010 	mrs	r0, PRIMASK
 8003b40:	b672      	cpsid	i
 8003b42:	2800      	cmp	r0, #0
 8003b44:	d100      	bne.n	8003b48 <QF_int_disable_error>
 8003b46:	4770      	bx	lr

08003b48 <QF_int_disable_error>:
 8003b48:	4801      	ldr	r0, [pc, #4]	@ (8003b50 <QF_int_disable_error+0x8>)
 8003b4a:	2164      	movs	r1, #100	@ 0x64
 8003b4c:	4a01      	ldr	r2, [pc, #4]	@ (8003b54 <QF_int_disable_error+0xc>)
 8003b4e:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003b50:	08006418 	.word	0x08006418
 8003b54:	0800054d 	.word	0x0800054d

08003b58 <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8003b58:	f3ef 8010 	mrs	r0, PRIMASK
 8003b5c:	2800      	cmp	r0, #0
 8003b5e:	d001      	beq.n	8003b64 <QF_int_enable_error>
 8003b60:	b662      	cpsie	i
 8003b62:	4770      	bx	lr

08003b64 <QF_int_enable_error>:
 8003b64:	4801      	ldr	r0, [pc, #4]	@ (8003b6c <QF_int_enable_error+0x8>)
 8003b66:	2165      	movs	r1, #101	@ 0x65
 8003b68:	4a01      	ldr	r2, [pc, #4]	@ (8003b70 <QF_int_enable_error+0xc>)
 8003b6a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003b6c:	08006418 	.word	0x08006418
 8003b70:	0800054d 	.word	0x0800054d

08003b74 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 8003b74:	f3ef 8010 	mrs	r0, PRIMASK
 8003b78:	b672      	cpsid	i
 8003b7a:	2800      	cmp	r0, #0
 8003b7c:	d100      	bne.n	8003b80 <QF_crit_entry_error>
 8003b7e:	4770      	bx	lr

08003b80 <QF_crit_entry_error>:
 8003b80:	4801      	ldr	r0, [pc, #4]	@ (8003b88 <QF_crit_entry_error+0x8>)
 8003b82:	216e      	movs	r1, #110	@ 0x6e
 8003b84:	4a01      	ldr	r2, [pc, #4]	@ (8003b8c <QF_crit_entry_error+0xc>)
 8003b86:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003b88:	08006418 	.word	0x08006418
 8003b8c:	0800054d 	.word	0x0800054d

08003b90 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8003b90:	f3ef 8010 	mrs	r0, PRIMASK
 8003b94:	2800      	cmp	r0, #0
 8003b96:	d001      	beq.n	8003b9c <QF_crit_exit_error>
 8003b98:	b662      	cpsie	i
 8003b9a:	4770      	bx	lr

08003b9c <QF_crit_exit_error>:
 8003b9c:	4801      	ldr	r0, [pc, #4]	@ (8003ba4 <QF_crit_exit_error+0x8>)
 8003b9e:	216f      	movs	r1, #111	@ 0x6f
 8003ba0:	4a01      	ldr	r2, [pc, #4]	@ (8003ba8 <QF_crit_exit_error+0xc>)
 8003ba2:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003ba4:	08006418 	.word	0x08006418
 8003ba8:	0800054d 	.word	0x0800054d

08003bac <QK_init>:
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 8003bac:	23ff      	movs	r3, #255	@ 0xff
 8003bae:	4a03      	ldr	r2, [pc, #12]	@ (8003bbc <QK_init+0x10>)
 8003bb0:	041b      	lsls	r3, r3, #16
 8003bb2:	6811      	ldr	r1, [r2, #0]
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	6013      	str	r3, [r2, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8003bb8:	4770      	bx	lr
 8003bba:	46c0      	nop			@ (mov r8, r8)
 8003bbc:	e000ed20 	.word	0xe000ed20

08003bc0 <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8003bc0:	b501      	push	{r0, lr}
 8003bc2:	4808      	ldr	r0, [pc, #32]	@ (8003be4 <PendSV_Handler+0x24>)
 8003bc4:	4780      	blx	r0
 8003bc6:	4a08      	ldr	r2, [pc, #32]	@ (8003be8 <PendSV_Handler+0x28>)
 8003bc8:	2101      	movs	r1, #1
 8003bca:	06c9      	lsls	r1, r1, #27
 8003bcc:	6011      	str	r1, [r2, #0]
 8003bce:	08cb      	lsrs	r3, r1, #3
 8003bd0:	4a06      	ldr	r2, [pc, #24]	@ (8003bec <PendSV_Handler+0x2c>)
 8003bd2:	3a01      	subs	r2, #1
 8003bd4:	4906      	ldr	r1, [pc, #24]	@ (8003bf0 <PendSV_Handler+0x30>)
 8003bd6:	b088      	sub	sp, #32
 8003bd8:	a805      	add	r0, sp, #20
 8003bda:	c00e      	stmia	r0!, {r1, r2, r3}
 8003bdc:	2006      	movs	r0, #6
 8003bde:	43c0      	mvns	r0, r0
 8003be0:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8003be2:	0000      	.short	0x0000
 8003be4:	08003b3d 	.word	0x08003b3d
 8003be8:	e000ed04 	.word	0xe000ed04
 8003bec:	080045bd 	.word	0x080045bd
 8003bf0:	08003bf5 	.word	0x08003bf5

08003bf4 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8003bf4:	4804      	ldr	r0, [pc, #16]	@ (8003c08 <QK_thread_ret+0x14>)
 8003bf6:	2101      	movs	r1, #1
 8003bf8:	07c9      	lsls	r1, r1, #31
 8003bfa:	6001      	str	r1, [r0, #0]
 8003bfc:	4803      	ldr	r0, [pc, #12]	@ (8003c0c <QK_thread_ret+0x18>)
 8003bfe:	4780      	blx	r0
 8003c00:	4803      	ldr	r0, [pc, #12]	@ (8003c10 <QK_thread_ret+0x1c>)
 8003c02:	2179      	movs	r1, #121	@ 0x79
 8003c04:	4a03      	ldr	r2, [pc, #12]	@ (8003c14 <QK_thread_ret+0x20>)
 8003c06:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003c08:	e000ed04 	.word	0xe000ed04
 8003c0c:	08003b3d 	.word	0x08003b3d
 8003c10:	08006418 	.word	0x08006418
 8003c14:	0800054d 	.word	0x0800054d

08003c18 <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 8003c18:	b008      	add	sp, #32
 8003c1a:	4801      	ldr	r0, [pc, #4]	@ (8003c20 <NMI_Handler+0x8>)
 8003c1c:	4780      	blx	r0
 8003c1e:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 8003c20:	08003b59 	.word	0x08003b59

08003c24 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 8003c24:	2100      	movs	r1, #0
 8003c26:	0c02      	lsrs	r2, r0, #16
 8003c28:	d001      	beq.n	8003c2e <QF_qlog2_1>
 8003c2a:	2110      	movs	r1, #16
 8003c2c:	1c10      	adds	r0, r2, #0

08003c2e <QF_qlog2_1>:
 8003c2e:	0a02      	lsrs	r2, r0, #8
 8003c30:	d001      	beq.n	8003c36 <QF_qlog2_2>
 8003c32:	3108      	adds	r1, #8
 8003c34:	1c10      	adds	r0, r2, #0

08003c36 <QF_qlog2_2>:
 8003c36:	0902      	lsrs	r2, r0, #4
 8003c38:	d001      	beq.n	8003c3e <QF_qlog2_3>
 8003c3a:	3104      	adds	r1, #4
 8003c3c:	1c10      	adds	r0, r2, #0

08003c3e <QF_qlog2_3>:
 8003c3e:	4a06      	ldr	r2, [pc, #24]	@ (8003c58 <QF_qlog2_LUT+0x10>)
 8003c40:	5c10      	ldrb	r0, [r2, r0]
 8003c42:	1808      	adds	r0, r1, r0
 8003c44:	4770      	bx	lr
 8003c46:	46c0      	nop			@ (mov r8, r8)

08003c48 <QF_qlog2_LUT>:
 8003c48:	02020100 	.word	0x02020100
 8003c4c:	03030303 	.word	0x03030303
 8003c50:	04040404 	.word	0x04040404
 8003c54:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 8003c58:	08003c48 	.word	0x08003c48

08003c5c <QHsm_top>:
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
}
 8003c5c:	2005      	movs	r0, #5
 8003c5e:	4770      	bx	lr

08003c60 <QHsm_getStateHandler_>:
//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 8003c60:	6840      	ldr	r0, [r0, #4]
}
 8003c62:	4770      	bx	lr

08003c64 <QHsm_isIn_>:
    Q_INVARIANT_LOCAL(700,
 8003c64:	6882      	ldr	r2, [r0, #8]
 8003c66:	6843      	ldr	r3, [r0, #4]
 8003c68:	43d2      	mvns	r2, r2
{
 8003c6a:	b570      	push	{r4, r5, r6, lr}
 8003c6c:	0004      	movs	r4, r0
 8003c6e:	000d      	movs	r5, r1
    Q_INVARIANT_LOCAL(700,
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d006      	beq.n	8003c82 <QHsm_isIn_+0x1e>
 8003c74:	f7ff ff7e 	bl	8003b74 <QF_crit_entry_>
 8003c78:	21af      	movs	r1, #175	@ 0xaf
 8003c7a:	4809      	ldr	r0, [pc, #36]	@ (8003ca0 <QHsm_isIn_+0x3c>)
 8003c7c:	0089      	lsls	r1, r1, #2
 8003c7e:	f7fc fc65 	bl	800054c <Q_onError>
        if (s == stateHndl) { // do the states match?
 8003c82:	42ab      	cmp	r3, r5
 8003c84:	d00a      	beq.n	8003c9c <QHsm_isIn_+0x38>
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003c86:	0020      	movs	r0, r4
 8003c88:	4906      	ldr	r1, [pc, #24]	@ (8003ca4 <QHsm_isIn_+0x40>)
 8003c8a:	4798      	blx	r3
        s = me->temp.fun;
 8003c8c:	68a3      	ldr	r3, [r4, #8]
    } while (r == Q_RET_SUPER);
 8003c8e:	2800      	cmp	r0, #0
 8003c90:	d0f7      	beq.n	8003c82 <QHsm_isIn_+0x1e>
    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 8003c92:	2000      	movs	r0, #0
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003c94:	6863      	ldr	r3, [r4, #4]
 8003c96:	43db      	mvns	r3, r3
 8003c98:	60a3      	str	r3, [r4, #8]
}
 8003c9a:	bd70      	pop	{r4, r5, r6, pc}
            inState = true;  // 'true' means that match found
 8003c9c:	2001      	movs	r0, #1
 8003c9e:	e7f9      	b.n	8003c94 <QHsm_isIn_+0x30>
 8003ca0:	08006450 	.word	0x08006450
 8003ca4:	08006430 	.word	0x08006430

08003ca8 <QHsm_enter_target_.isra.0>:
static void QHsm_enter_target_(QAsm * const me,
 8003ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003caa:	0004      	movs	r4, r0
 8003cac:	000e      	movs	r6, r1
 8003cae:	0015      	movs	r5, r2
    for (; ip >= 0; --ip) {
 8003cb0:	2d00      	cmp	r5, #0
 8003cb2:	da06      	bge.n	8003cc2 <QHsm_enter_target_.isra.0+0x1a>
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8003cb4:	0020      	movs	r0, r4
        t = path[0]; // tran. target becomes the new source
 8003cb6:	6837      	ldr	r7, [r6, #0]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8003cb8:	491b      	ldr	r1, [pc, #108]	@ (8003d28 <QHsm_enter_target_.isra.0+0x80>)
 8003cba:	47b8      	blx	r7
 8003cbc:	2803      	cmp	r0, #3
 8003cbe:	d007      	beq.n	8003cd0 <QHsm_enter_target_.isra.0+0x28>
}
 8003cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8003cc2:	00ab      	lsls	r3, r5, #2
 8003cc4:	0020      	movs	r0, r4
 8003cc6:	4919      	ldr	r1, [pc, #100]	@ (8003d2c <QHsm_enter_target_.isra.0+0x84>)
 8003cc8:	58f3      	ldr	r3, [r6, r3]
 8003cca:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 8003ccc:	3d01      	subs	r5, #1
 8003cce:	e7ef      	b.n	8003cb0 <QHsm_enter_target_.isra.0+0x8>
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 8003cd0:	68a3      	ldr	r3, [r4, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d105      	bne.n	8003ce2 <QHsm_enter_target_.isra.0+0x3a>
 8003cd6:	f7ff ff4d 	bl	8003b74 <QF_crit_entry_>
 8003cda:	4815      	ldr	r0, [pc, #84]	@ (8003d30 <QHsm_enter_target_.isra.0+0x88>)
 8003cdc:	4915      	ldr	r1, [pc, #84]	@ (8003d34 <QHsm_enter_target_.isra.0+0x8c>)
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8003cde:	f7fc fc35 	bl	800054c <Q_onError>
        ip = -1; // entry path index and fixed loop bound (one below [0])
 8003ce2:	2501      	movs	r5, #1
 8003ce4:	426d      	negs	r5, r5
            ++ip;
 8003ce6:	3501      	adds	r5, #1
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8003ce8:	2d06      	cmp	r5, #6
 8003cea:	d105      	bne.n	8003cf8 <QHsm_enter_target_.isra.0+0x50>
 8003cec:	f7ff ff42 	bl	8003b74 <QF_crit_entry_>
 8003cf0:	21a5      	movs	r1, #165	@ 0xa5
 8003cf2:	480f      	ldr	r0, [pc, #60]	@ (8003d30 <QHsm_enter_target_.isra.0+0x88>)
 8003cf4:	0089      	lsls	r1, r1, #2
 8003cf6:	e7f2      	b.n	8003cde <QHsm_enter_target_.isra.0+0x36>
            path[ip] = me->temp.fun; // store the entry path
 8003cf8:	68a3      	ldr	r3, [r4, #8]
 8003cfa:	00aa      	lsls	r2, r5, #2
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003cfc:	0020      	movs	r0, r4
 8003cfe:	490e      	ldr	r1, [pc, #56]	@ (8003d38 <QHsm_enter_target_.isra.0+0x90>)
            path[ip] = me->temp.fun; // store the entry path
 8003d00:	50b3      	str	r3, [r6, r2]
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003d02:	4798      	blx	r3
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 8003d04:	2800      	cmp	r0, #0
 8003d06:	d004      	beq.n	8003d12 <QHsm_enter_target_.isra.0+0x6a>
 8003d08:	f7ff ff34 	bl	8003b74 <QF_crit_entry_>
 8003d0c:	21aa      	movs	r1, #170	@ 0xaa
 8003d0e:	4808      	ldr	r0, [pc, #32]	@ (8003d30 <QHsm_enter_target_.isra.0+0x88>)
 8003d10:	e7f0      	b.n	8003cf4 <QHsm_enter_target_.isra.0+0x4c>
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 8003d12:	68a3      	ldr	r3, [r4, #8]
 8003d14:	42bb      	cmp	r3, r7
 8003d16:	d1e6      	bne.n	8003ce6 <QHsm_enter_target_.isra.0+0x3e>
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8003d18:	00ab      	lsls	r3, r5, #2
 8003d1a:	0020      	movs	r0, r4
 8003d1c:	4903      	ldr	r1, [pc, #12]	@ (8003d2c <QHsm_enter_target_.isra.0+0x84>)
 8003d1e:	58f3      	ldr	r3, [r6, r3]
 8003d20:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 8003d22:	3d01      	subs	r5, #1
 8003d24:	d2f8      	bcs.n	8003d18 <QHsm_enter_target_.isra.0+0x70>
 8003d26:	e7c5      	b.n	8003cb4 <QHsm_enter_target_.isra.0+0xc>
 8003d28:	08006448 	.word	0x08006448
 8003d2c:	08006438 	.word	0x08006438
 8003d30:	08006450 	.word	0x08006450
 8003d34:	0000028a 	.word	0x0000028a
 8003d38:	08006430 	.word	0x08006430

08003d3c <QHsm_init_>:
{
 8003d3c:	b570      	push	{r4, r5, r6, lr}
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8003d3e:	6843      	ldr	r3, [r0, #4]
 8003d40:	4e24      	ldr	r6, [pc, #144]	@ (8003dd4 <QHsm_init_+0x98>)
{
 8003d42:	0004      	movs	r4, r0
 8003d44:	b086      	sub	sp, #24
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8003d46:	42b3      	cmp	r3, r6
 8003d48:	d005      	beq.n	8003d56 <QHsm_init_+0x1a>
 8003d4a:	f7ff ff13 	bl	8003b74 <QF_crit_entry_>
 8003d4e:	21c8      	movs	r1, #200	@ 0xc8
 8003d50:	4821      	ldr	r0, [pc, #132]	@ (8003dd8 <QHsm_init_+0x9c>)
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 8003d52:	f7fc fbfb 	bl	800054c <Q_onError>
 8003d56:	6883      	ldr	r3, [r0, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d104      	bne.n	8003d66 <QHsm_init_+0x2a>
 8003d5c:	f7ff ff0a 	bl	8003b74 <QF_crit_entry_>
 8003d60:	21d2      	movs	r1, #210	@ 0xd2
 8003d62:	481d      	ldr	r0, [pc, #116]	@ (8003dd8 <QHsm_init_+0x9c>)
 8003d64:	e7f5      	b.n	8003d52 <QHsm_init_+0x16>
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 8003d66:	4798      	blx	r3
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 8003d68:	2803      	cmp	r0, #3
 8003d6a:	d004      	beq.n	8003d76 <QHsm_init_+0x3a>
 8003d6c:	f7ff ff02 	bl	8003b74 <QF_crit_entry_>
 8003d70:	21f0      	movs	r1, #240	@ 0xf0
 8003d72:	4819      	ldr	r0, [pc, #100]	@ (8003dd8 <QHsm_init_+0x9c>)
 8003d74:	e7ed      	b.n	8003d52 <QHsm_init_+0x16>
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8003d76:	2501      	movs	r5, #1
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8003d78:	68a3      	ldr	r3, [r4, #8]
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8003d7a:	426d      	negs	r5, r5
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d104      	bne.n	8003d8a <QHsm_init_+0x4e>
 8003d80:	f7ff fef8 	bl	8003b74 <QF_crit_entry_>
 8003d84:	21fa      	movs	r1, #250	@ 0xfa
 8003d86:	4814      	ldr	r0, [pc, #80]	@ (8003dd8 <QHsm_init_+0x9c>)
 8003d88:	e7e3      	b.n	8003d52 <QHsm_init_+0x16>
        ++ip;
 8003d8a:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 8003d8c:	2d06      	cmp	r5, #6
 8003d8e:	d105      	bne.n	8003d9c <QHsm_init_+0x60>
 8003d90:	f7ff fef0 	bl	8003b74 <QF_crit_entry_>
 8003d94:	2182      	movs	r1, #130	@ 0x82
 8003d96:	4810      	ldr	r0, [pc, #64]	@ (8003dd8 <QHsm_init_+0x9c>)
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 8003d98:	0049      	lsls	r1, r1, #1
 8003d9a:	e7da      	b.n	8003d52 <QHsm_init_+0x16>
 8003d9c:	68a3      	ldr	r3, [r4, #8]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d104      	bne.n	8003dac <QHsm_init_+0x70>
 8003da2:	f7ff fee7 	bl	8003b74 <QF_crit_entry_>
 8003da6:	2187      	movs	r1, #135	@ 0x87
 8003da8:	480b      	ldr	r0, [pc, #44]	@ (8003dd8 <QHsm_init_+0x9c>)
 8003daa:	e7f5      	b.n	8003d98 <QHsm_init_+0x5c>
        path[ip] = me->temp.fun; // store the entry path
 8003dac:	4669      	mov	r1, sp
 8003dae:	00aa      	lsls	r2, r5, #2
 8003db0:	5053      	str	r3, [r2, r1]
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003db2:	0020      	movs	r0, r4
 8003db4:	4909      	ldr	r1, [pc, #36]	@ (8003ddc <QHsm_init_+0xa0>)
 8003db6:	4798      	blx	r3
    } while (me->temp.fun != s);
 8003db8:	68a3      	ldr	r3, [r4, #8]
 8003dba:	42b3      	cmp	r3, r6
 8003dbc:	d1e5      	bne.n	8003d8a <QHsm_init_+0x4e>
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8003dbe:	002a      	movs	r2, r5
 8003dc0:	4669      	mov	r1, sp
 8003dc2:	0020      	movs	r0, r4
 8003dc4:	f7ff ff70 	bl	8003ca8 <QHsm_enter_target_.isra.0>
    me->state.fun = path[0]; // change the current active state
 8003dc8:	9b00      	ldr	r3, [sp, #0]
 8003dca:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	60a3      	str	r3, [r4, #8]
}
 8003dd0:	b006      	add	sp, #24
 8003dd2:	bd70      	pop	{r4, r5, r6, pc}
 8003dd4:	08003c5d 	.word	0x08003c5d
 8003dd8:	08006450 	.word	0x08006450
 8003ddc:	08006430 	.word	0x08006430

08003de0 <QHsm_dispatch_>:
    Q_INVARIANT_LOCAL(300,
 8003de0:	6883      	ldr	r3, [r0, #8]
{
 8003de2:	b5f0      	push	{r4, r5, r6, r7, lr}
    Q_INVARIANT_LOCAL(300,
 8003de4:	43db      	mvns	r3, r3
 8003de6:	6842      	ldr	r2, [r0, #4]
{
 8003de8:	0004      	movs	r4, r0
 8003dea:	000f      	movs	r7, r1
 8003dec:	b08b      	sub	sp, #44	@ 0x2c
    Q_INVARIANT_LOCAL(300,
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d006      	beq.n	8003e00 <QHsm_dispatch_+0x20>
 8003df2:	f7ff febf 	bl	8003b74 <QF_crit_entry_>
 8003df6:	2196      	movs	r1, #150	@ 0x96
 8003df8:	485f      	ldr	r0, [pc, #380]	@ (8003f78 <QHsm_dispatch_+0x198>)
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 8003dfa:	0049      	lsls	r1, r1, #1
 8003dfc:	f7fc fba6 	bl	800054c <Q_onError>
 8003e00:	2900      	cmp	r1, #0
 8003e02:	d104      	bne.n	8003e0e <QHsm_dispatch_+0x2e>
 8003e04:	f7ff feb6 	bl	8003b74 <QF_crit_entry_>
 8003e08:	219b      	movs	r1, #155	@ 0x9b
 8003e0a:	485b      	ldr	r0, [pc, #364]	@ (8003f78 <QHsm_dispatch_+0x198>)
 8003e0c:	e7f5      	b.n	8003dfa <QHsm_dispatch_+0x1a>
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 8003e0e:	2506      	movs	r5, #6
    me->temp.fun = s;
 8003e10:	6082      	str	r2, [r0, #8]
        Q_INVARIANT_LOCAL(340, ip >= 0);
 8003e12:	3d01      	subs	r5, #1
 8003e14:	d204      	bcs.n	8003e20 <QHsm_dispatch_+0x40>
 8003e16:	f7ff fead 	bl	8003b74 <QF_crit_entry_>
 8003e1a:	21aa      	movs	r1, #170	@ 0xaa
 8003e1c:	4856      	ldr	r0, [pc, #344]	@ (8003f78 <QHsm_dispatch_+0x198>)
 8003e1e:	e7ec      	b.n	8003dfa <QHsm_dispatch_+0x1a>
        s = me->temp.fun; // set s to the superstate set previously
 8003e20:	68a6      	ldr	r6, [r4, #8]
        path[ip] = s; // store the path to potential tran. source
 8003e22:	00ab      	lsls	r3, r5, #2
 8003e24:	aa04      	add	r2, sp, #16
        r = (*s)(me, e); // try to handle event e in state s
 8003e26:	0039      	movs	r1, r7
 8003e28:	0020      	movs	r0, r4
        path[ip] = s; // store the path to potential tran. source
 8003e2a:	509e      	str	r6, [r3, r2]
        r = (*s)(me, e); // try to handle event e in state s
 8003e2c:	47b0      	blx	r6
        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 8003e2e:	2801      	cmp	r0, #1
 8003e30:	d102      	bne.n	8003e38 <QHsm_dispatch_+0x58>
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003e32:	0020      	movs	r0, r4
 8003e34:	4951      	ldr	r1, [pc, #324]	@ (8003f7c <QHsm_dispatch_+0x19c>)
 8003e36:	47b0      	blx	r6
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	d0ea      	beq.n	8003e12 <QHsm_dispatch_+0x32>
    if (r == Q_RET_IGNORED) { // was event e ignored?
 8003e3c:	2805      	cmp	r0, #5
 8003e3e:	d021      	beq.n	8003e84 <QHsm_dispatch_+0xa4>
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 8003e40:	2802      	cmp	r0, #2
 8003e42:	d01f      	beq.n	8003e84 <QHsm_dispatch_+0xa4>
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 8003e44:	3803      	subs	r0, #3
 8003e46:	2801      	cmp	r0, #1
 8003e48:	d900      	bls.n	8003e4c <QHsm_dispatch_+0x6c>
 8003e4a:	e08f      	b.n	8003f6c <QHsm_dispatch_+0x18c>
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 8003e4c:	68a3      	ldr	r3, [r4, #8]
 8003e4e:	9302      	str	r3, [sp, #8]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d104      	bne.n	8003e5e <QHsm_dispatch_+0x7e>
 8003e54:	f7ff fe8e 	bl	8003b74 <QF_crit_entry_>
 8003e58:	21af      	movs	r1, #175	@ 0xaf
 8003e5a:	4847      	ldr	r0, [pc, #284]	@ (8003f78 <QHsm_dispatch_+0x198>)
 8003e5c:	e7cd      	b.n	8003dfa <QHsm_dispatch_+0x1a>
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003e5e:	2705      	movs	r7, #5
        path[0] = me->temp.fun; // save tran. target in path[0]
 8003e60:	9b02      	ldr	r3, [sp, #8]
 8003e62:	9304      	str	r3, [sp, #16]
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003e64:	42bd      	cmp	r5, r7
 8003e66:	d112      	bne.n	8003e8e <QHsm_dispatch_+0xae>
    if (s == t) {
 8003e68:	9b02      	ldr	r3, [sp, #8]
        path[2] = s; // save tran. source
 8003e6a:	9606      	str	r6, [sp, #24]
    if (s == t) {
 8003e6c:	429e      	cmp	r6, r3
 8003e6e:	d116      	bne.n	8003e9e <QHsm_dispatch_+0xbe>
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003e70:	0020      	movs	r0, r4
 8003e72:	4943      	ldr	r1, [pc, #268]	@ (8003f80 <QHsm_dispatch_+0x1a0>)
 8003e74:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8003e76:	2200      	movs	r2, #0
        QHsm_enter_target_(me, &path[0], ip, qsId);
 8003e78:	0020      	movs	r0, r4
 8003e7a:	a904      	add	r1, sp, #16
 8003e7c:	f7ff ff14 	bl	8003ca8 <QHsm_enter_target_.isra.0>
        me->state.fun = path[0]; // change the current active state
 8003e80:	9b04      	ldr	r3, [sp, #16]
 8003e82:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003e84:	6863      	ldr	r3, [r4, #4]
 8003e86:	43db      	mvns	r3, r3
 8003e88:	60a3      	str	r3, [r4, #8]
}
 8003e8a:	b00b      	add	sp, #44	@ 0x2c
 8003e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003e8e:	00bb      	lsls	r3, r7, #2
 8003e90:	aa04      	add	r2, sp, #16
 8003e92:	0020      	movs	r0, r4
 8003e94:	493a      	ldr	r1, [pc, #232]	@ (8003f80 <QHsm_dispatch_+0x1a0>)
 8003e96:	58d3      	ldr	r3, [r2, r3]
 8003e98:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003e9a:	3f01      	subs	r7, #1
 8003e9c:	e7e2      	b.n	8003e64 <QHsm_dispatch_+0x84>
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003e9e:	4b37      	ldr	r3, [pc, #220]	@ (8003f7c <QHsm_dispatch_+0x19c>)
 8003ea0:	0020      	movs	r0, r4
 8003ea2:	0019      	movs	r1, r3
 8003ea4:	9303      	str	r3, [sp, #12]
 8003ea6:	9b02      	ldr	r3, [sp, #8]
 8003ea8:	4798      	blx	r3
 8003eaa:	1e05      	subs	r5, r0, #0
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 8003eac:	d004      	beq.n	8003eb8 <QHsm_dispatch_+0xd8>
 8003eae:	f7ff fe61 	bl	8003b74 <QF_crit_entry_>
 8003eb2:	21dc      	movs	r1, #220	@ 0xdc
 8003eb4:	4830      	ldr	r0, [pc, #192]	@ (8003f78 <QHsm_dispatch_+0x198>)
 8003eb6:	e7a0      	b.n	8003dfa <QHsm_dispatch_+0x1a>
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 8003eb8:	68a7      	ldr	r7, [r4, #8]
 8003eba:	2f00      	cmp	r7, #0
 8003ebc:	d104      	bne.n	8003ec8 <QHsm_dispatch_+0xe8>
 8003ebe:	f7ff fe59 	bl	8003b74 <QF_crit_entry_>
 8003ec2:	21e1      	movs	r1, #225	@ 0xe1
 8003ec4:	482c      	ldr	r0, [pc, #176]	@ (8003f78 <QHsm_dispatch_+0x198>)
 8003ec6:	e798      	b.n	8003dfa <QHsm_dispatch_+0x1a>
        if (s != t) {
 8003ec8:	42be      	cmp	r6, r7
 8003eca:	d0d4      	beq.n	8003e76 <QHsm_dispatch_+0x96>
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003ecc:	0020      	movs	r0, r4
 8003ece:	9903      	ldr	r1, [sp, #12]
 8003ed0:	47b0      	blx	r6
            if (me->temp.fun == t) {
 8003ed2:	68a3      	ldr	r3, [r4, #8]
 8003ed4:	9301      	str	r3, [sp, #4]
 8003ed6:	429f      	cmp	r7, r3
 8003ed8:	d0ca      	beq.n	8003e70 <QHsm_dispatch_+0x90>
            else if (me->temp.fun == path[0]) {
 8003eda:	9b02      	ldr	r3, [sp, #8]
 8003edc:	9a01      	ldr	r2, [sp, #4]
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d105      	bne.n	8003eee <QHsm_dispatch_+0x10e>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003ee2:	0020      	movs	r0, r4
 8003ee4:	4926      	ldr	r1, [pc, #152]	@ (8003f80 <QHsm_dispatch_+0x1a0>)
 8003ee6:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4252      	negs	r2, r2
 8003eec:	e7c4      	b.n	8003e78 <QHsm_dispatch_+0x98>
                path[1] = t; // save the superstate of target
 8003eee:	9705      	str	r7, [sp, #20]
    me->temp.fun = path[1];                // target->super
 8003ef0:	60a7      	str	r7, [r4, #8]
        ++ip;
 8003ef2:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 8003ef4:	2d06      	cmp	r5, #6
 8003ef6:	d105      	bne.n	8003f04 <QHsm_dispatch_+0x124>
 8003ef8:	f7ff fe3c 	bl	8003b74 <QF_crit_entry_>
 8003efc:	2187      	movs	r1, #135	@ 0x87
 8003efe:	481e      	ldr	r0, [pc, #120]	@ (8003f78 <QHsm_dispatch_+0x198>)
 8003f00:	0089      	lsls	r1, r1, #2
 8003f02:	e77b      	b.n	8003dfc <QHsm_dispatch_+0x1c>
        path[ip] = me->temp.fun; // store temp in the entry path array
 8003f04:	68a3      	ldr	r3, [r4, #8]
 8003f06:	00aa      	lsls	r2, r5, #2
 8003f08:	a904      	add	r1, sp, #16
 8003f0a:	508b      	str	r3, [r1, r2]
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003f0c:	0020      	movs	r0, r4
 8003f0e:	9903      	ldr	r1, [sp, #12]
 8003f10:	4798      	blx	r3
        if (me->temp.fun == s) { // is temp the LCA?
 8003f12:	68a3      	ldr	r3, [r4, #8]
 8003f14:	429e      	cmp	r6, r3
 8003f16:	d027      	beq.n	8003f68 <QHsm_dispatch_+0x188>
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 8003f18:	2800      	cmp	r0, #0
 8003f1a:	d0ea      	beq.n	8003ef2 <QHsm_dispatch_+0x112>
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 8003f1c:	4f18      	ldr	r7, [pc, #96]	@ (8003f80 <QHsm_dispatch_+0x1a0>)
 8003f1e:	0020      	movs	r0, r4
 8003f20:	0039      	movs	r1, r7
 8003f22:	47b0      	blx	r6
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003f24:	002a      	movs	r2, r5
            if (s == path[iq]) { // is this the LCA?
 8003f26:	0093      	lsls	r3, r2, #2
 8003f28:	a904      	add	r1, sp, #16
 8003f2a:	58cb      	ldr	r3, [r1, r3]
 8003f2c:	9901      	ldr	r1, [sp, #4]
                ip = iq - 1; // do not enter the LCA
 8003f2e:	3a01      	subs	r2, #1
            if (s == path[iq]) { // is this the LCA?
 8003f30:	4299      	cmp	r1, r3
 8003f32:	d0a1      	beq.n	8003e78 <QHsm_dispatch_+0x98>
        for (; iq >= 0; --iq) {
 8003f34:	1c53      	adds	r3, r2, #1
 8003f36:	d1f6      	bne.n	8003f26 <QHsm_dispatch_+0x146>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003f38:	0039      	movs	r1, r7
 8003f3a:	0020      	movs	r0, r4
 8003f3c:	9b01      	ldr	r3, [sp, #4]
 8003f3e:	4798      	blx	r3
 8003f40:	2802      	cmp	r0, #2
 8003f42:	d103      	bne.n	8003f4c <QHsm_dispatch_+0x16c>
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003f44:	0020      	movs	r0, r4
 8003f46:	9903      	ldr	r1, [sp, #12]
 8003f48:	9b01      	ldr	r3, [sp, #4]
 8003f4a:	4798      	blx	r3
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003f4c:	002a      	movs	r2, r5
                s = me->temp.fun; // set to super of s
 8003f4e:	68a3      	ldr	r3, [r4, #8]
 8003f50:	9301      	str	r3, [sp, #4]
                    if (s == path[iq]) { // is this the LCA?
 8003f52:	0093      	lsls	r3, r2, #2
 8003f54:	a904      	add	r1, sp, #16
 8003f56:	58cb      	ldr	r3, [r1, r3]
 8003f58:	9901      	ldr	r1, [sp, #4]
                        ip = iq - 1; // indicate not to enter the LCA
 8003f5a:	3a01      	subs	r2, #1
                    if (s == path[iq]) { // is this the LCA?
 8003f5c:	4299      	cmp	r1, r3
 8003f5e:	d100      	bne.n	8003f62 <QHsm_dispatch_+0x182>
 8003f60:	e78a      	b.n	8003e78 <QHsm_dispatch_+0x98>
                for (; iq >= 0; --iq) {
 8003f62:	1c53      	adds	r3, r2, #1
 8003f64:	d1f5      	bne.n	8003f52 <QHsm_dispatch_+0x172>
 8003f66:	e7e7      	b.n	8003f38 <QHsm_dispatch_+0x158>
        ++ip;
 8003f68:	002a      	movs	r2, r5
 8003f6a:	e785      	b.n	8003e78 <QHsm_dispatch_+0x98>
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 8003f6c:	f7ff fe02 	bl	8003b74 <QF_crit_entry_>
 8003f70:	21b4      	movs	r1, #180	@ 0xb4
 8003f72:	4801      	ldr	r0, [pc, #4]	@ (8003f78 <QHsm_dispatch_+0x198>)
 8003f74:	e741      	b.n	8003dfa <QHsm_dispatch_+0x1a>
 8003f76:	46c0      	nop			@ (mov r8, r8)
 8003f78:	08006450 	.word	0x08006450
 8003f7c:	08006430 	.word	0x08006430
 8003f80:	08006440 	.word	0x08006440

08003f84 <QHsm_ctor>:
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8003f84:	4b02      	ldr	r3, [pc, #8]	@ (8003f90 <QHsm_ctor+0xc>)
    me->super.temp.fun  = initial; // the initial tran. handler
 8003f86:	6081      	str	r1, [r0, #8]
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8003f88:	6003      	str	r3, [r0, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 8003f8a:	4b02      	ldr	r3, [pc, #8]	@ (8003f94 <QHsm_ctor+0x10>)
 8003f8c:	6043      	str	r3, [r0, #4]
}
 8003f8e:	4770      	bx	lr
 8003f90:	08006420 	.word	0x08006420
 8003f94:	08003c5d 	.word	0x08003c5d

08003f98 <QEvt_ctor>:

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
    me->sig      = (QSignal)sig;
    me->poolNum_ = 0x00U; // not a pool event
 8003f98:	4b01      	ldr	r3, [pc, #4]	@ (8003fa0 <QEvt_ctor+0x8>)
    me->sig      = (QSignal)sig;
 8003f9a:	8001      	strh	r1, [r0, #0]
    me->poolNum_ = 0x00U; // not a pool event
 8003f9c:	8043      	strh	r3, [r0, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
}
 8003f9e:	4770      	bx	lr
 8003fa0:	ffffe000 	.word	0xffffe000

08003fa4 <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 8003fa4:	b510      	push	{r4, lr}
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 8003fa6:	78c3      	ldrb	r3, [r0, #3]
 8003fa8:	2b3f      	cmp	r3, #63	@ 0x3f
 8003faa:	d903      	bls.n	8003fb4 <QEvt_refCtr_inc_+0x10>
 8003fac:	21c8      	movs	r1, #200	@ 0xc8
 8003fae:	4803      	ldr	r0, [pc, #12]	@ (8003fbc <QEvt_refCtr_inc_+0x18>)
 8003fb0:	f7fc facc 	bl	800054c <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    ++mut_me->refCtr_;
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	70c3      	strb	r3, [r0, #3]
}
 8003fb8:	bd10      	pop	{r4, pc}
 8003fba:	46c0      	nop			@ (mov r8, r8)
 8003fbc:	08006458 	.word	0x08006458

08003fc0 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    --mut_me->refCtr_;
 8003fc0:	78c3      	ldrb	r3, [r0, #3]
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	70c3      	strb	r3, [r0, #3]
}
 8003fc6:	4770      	bx	lr

08003fc8 <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 8003fc8:	b570      	push	{r4, r5, r6, lr}
 8003fca:	000e      	movs	r6, r1
 8003fcc:	0004      	movs	r4, r0
 8003fce:	0015      	movs	r5, r2
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003fd0:	f7ff fdd0 	bl	8003b74 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 8003fd4:	2e00      	cmp	r6, #0
 8003fd6:	d103      	bne.n	8003fe0 <QActive_post_+0x18>
 8003fd8:	2164      	movs	r1, #100	@ 0x64
 8003fda:	4824      	ldr	r0, [pc, #144]	@ (800406c <QActive_post_+0xa4>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary

    bool status = (nFree > 0U);
    if (margin == QF_NO_MARGIN) { // no margin requested?
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 8003fdc:	f7fc fab6 	bl	800054c <Q_onError>
    if (margin == QF_NO_MARGIN) { // no margin requested?
 8003fe0:	4a23      	ldr	r2, [pc, #140]	@ (8004070 <QActive_post_+0xa8>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 8003fe2:	7fe3      	ldrb	r3, [r4, #31]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 8003fe4:	4295      	cmp	r5, r2
 8003fe6:	d105      	bne.n	8003ff4 <QActive_post_+0x2c>
    bool status = (nFree > 0U);
 8003fe8:	2501      	movs	r5, #1
        Q_ASSERT_INCRIT(130, status);
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d106      	bne.n	8003ffc <QActive_post_+0x34>
 8003fee:	2182      	movs	r1, #130	@ 0x82
 8003ff0:	481e      	ldr	r0, [pc, #120]	@ (800406c <QActive_post_+0xa4>)
 8003ff2:	e7f3      	b.n	8003fdc <QActive_post_+0x14>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 8003ff4:	b2ed      	uxtb	r5, r5
 8003ff6:	429d      	cmp	r5, r3
 8003ff8:	41ad      	sbcs	r5, r5
 8003ffa:	426d      	negs	r5, r5
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 8003ffc:	78b3      	ldrb	r3, [r6, #2]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d002      	beq.n	8004008 <QActive_post_+0x40>
        QEvt_refCtr_inc_(e); // increment the reference counter
 8004002:	0030      	movs	r0, r6
 8004004:	f7ff ffce 	bl	8003fa4 <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 8004008:	2d00      	cmp	r5, #0
 800400a:	d028      	beq.n	800405e <QActive_post_+0x96>
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 800400c:	7fe3      	ldrb	r3, [r4, #31]

    --nFree; // one free entry just used up
    me->eQueue.nFree = nFree; // update the original
    if (me->eQueue.nMin > nFree) {
 800400e:	1c62      	adds	r2, r4, #1
    --nFree; // one free entry just used up
 8004010:	3b01      	subs	r3, #1
 8004012:	b2db      	uxtb	r3, r3
    me->eQueue.nFree = nFree; // update the original
 8004014:	77e3      	strb	r3, [r4, #31]
    if (me->eQueue.nMin > nFree) {
 8004016:	7fd1      	ldrb	r1, [r2, #31]
 8004018:	4299      	cmp	r1, r3
 800401a:	d900      	bls.n	800401e <QActive_post_+0x56>
        me->eQueue.nMin = nFree; // update minimum so far
 800401c:	77d3      	strb	r3, [r2, #31]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 800401e:	6963      	ldr	r3, [r4, #20]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d112      	bne.n	800404a <QActive_post_+0x82>
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8004024:	7b21      	ldrb	r1, [r4, #12]
 8004026:	4813      	ldr	r0, [pc, #76]	@ (8004074 <QActive_post_+0xac>)
        me->eQueue.frontEvt = e; // deliver event directly
 8004028:	6166      	str	r6, [r4, #20]
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 800402a:	f000 f98f 	bl	800434c <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 800402e:	f3ef 8305 	mrs	r3, IPSR
 8004032:	2b00      	cmp	r3, #0
 8004034:	d105      	bne.n	8004042 <QActive_post_+0x7a>
 8004036:	f000 fa8b 	bl	8004550 <QK_sched_>
 800403a:	2800      	cmp	r0, #0
 800403c:	d001      	beq.n	8004042 <QActive_post_+0x7a>
 800403e:	f000 fabd 	bl	80045bc <QK_activate_>
        QF_CRIT_EXIT();
 8004042:	f7ff fda5 	bl	8003b90 <QF_crit_exit_>
}
 8004046:	0028      	movs	r0, r5
 8004048:	bd70      	pop	{r4, r5, r6, pc}
#endif // def QXK_H_
    }
    else { // queue was not empty, insert event into the ring-buffer
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 800404a:	7f63      	ldrb	r3, [r4, #29]
        me->eQueue.ring[head] = e; // insert e into buffer
 800404c:	69a2      	ldr	r2, [r4, #24]
 800404e:	0099      	lsls	r1, r3, #2
 8004050:	508e      	str	r6, [r1, r2]

        if (head == 0U) { // need to wrap the head?
 8004052:	2b00      	cmp	r3, #0
 8004054:	d100      	bne.n	8004058 <QActive_post_+0x90>
            head = me->eQueue.end;
 8004056:	7f23      	ldrb	r3, [r4, #28]
        }
        --head; // advance the head (counter-clockwise)
 8004058:	3b01      	subs	r3, #1

        me->eQueue.head = head; // update the original
 800405a:	7763      	strb	r3, [r4, #29]
 800405c:	e7f1      	b.n	8004042 <QActive_post_+0x7a>
        QF_CRIT_EXIT();
 800405e:	f7ff fd97 	bl	8003b90 <QF_crit_exit_>
        QF_gc(e); // recycle the event to avoid a leak
 8004062:	0030      	movs	r0, r6
 8004064:	f000 f86a 	bl	800413c <QF_gc>
 8004068:	e7ed      	b.n	8004046 <QActive_post_+0x7e>
 800406a:	46c0      	nop			@ (mov r8, r8)
 800406c:	0800645f 	.word	0x0800645f
 8004070:	0000ffff 	.word	0x0000ffff
 8004074:	20000550 	.word	0x20000550

08004078 <QActive_get_>:
QEvt const * QActive_get_(QActive * const me) {
 8004078:	b570      	push	{r4, r5, r6, lr}
 800407a:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 800407c:	f7ff fd7a 	bl	8003b74 <QF_crit_entry_>
    QEvt const * const e = me->eQueue.frontEvt;
 8004080:	6965      	ldr	r5, [r4, #20]
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 8004082:	2d00      	cmp	r5, #0
 8004084:	d104      	bne.n	8004090 <QActive_get_+0x18>
 8004086:	219b      	movs	r1, #155	@ 0x9b
 8004088:	4813      	ldr	r0, [pc, #76]	@ (80040d8 <QActive_get_+0x60>)
 800408a:	0049      	lsls	r1, r1, #1
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 800408c:	f7fc fa5e 	bl	800054c <Q_onError>
    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8004090:	7fe2      	ldrb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 8004092:	7f23      	ldrb	r3, [r4, #28]
    ++nFree; // one more free event in the queue
 8004094:	3201      	adds	r2, #1
 8004096:	b2d2      	uxtb	r2, r2
    me->eQueue.nFree = nFree; // update the # free
 8004098:	77e2      	strb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 800409a:	4293      	cmp	r3, r2
 800409c:	d313      	bcc.n	80040c6 <QActive_get_+0x4e>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 800409e:	7fa2      	ldrb	r2, [r4, #30]
        QEvt const * const frontEvt = me->eQueue.ring[tail];
 80040a0:	69a1      	ldr	r1, [r4, #24]
 80040a2:	0090      	lsls	r0, r2, #2
 80040a4:	5841      	ldr	r1, [r0, r1]
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 80040a6:	2900      	cmp	r1, #0
 80040a8:	d103      	bne.n	80040b2 <QActive_get_+0x3a>
 80040aa:	480b      	ldr	r0, [pc, #44]	@ (80040d8 <QActive_get_+0x60>)
 80040ac:	315f      	adds	r1, #95	@ 0x5f
 80040ae:	31ff      	adds	r1, #255	@ 0xff
 80040b0:	e7ec      	b.n	800408c <QActive_get_+0x14>
        me->eQueue.frontEvt = frontEvt; // update the original
 80040b2:	6161      	str	r1, [r4, #20]
        if (tail == 0U) { // need to wrap the tail?
 80040b4:	2a00      	cmp	r2, #0
 80040b6:	d000      	beq.n	80040ba <QActive_get_+0x42>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 80040b8:	0013      	movs	r3, r2
        --tail; // advance the tail (counter-clockwise)
 80040ba:	3b01      	subs	r3, #1
        me->eQueue.tail = tail; // update the original
 80040bc:	77a3      	strb	r3, [r4, #30]
    QF_CRIT_EXIT();
 80040be:	f7ff fd67 	bl	8003b90 <QF_crit_exit_>
}
 80040c2:	0028      	movs	r0, r5
 80040c4:	bd70      	pop	{r4, r5, r6, pc}
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80040c6:	2100      	movs	r1, #0
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80040c8:	3301      	adds	r3, #1
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 80040ca:	6161      	str	r1, [r4, #20]
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d0f6      	beq.n	80040be <QActive_get_+0x46>
 80040d0:	4801      	ldr	r0, [pc, #4]	@ (80040d8 <QActive_get_+0x60>)
 80040d2:	3169      	adds	r1, #105	@ 0x69
 80040d4:	e7eb      	b.n	80040ae <QActive_get_+0x36>
 80040d6:	46c0      	nop			@ (mov r8, r8)
 80040d8:	0800645f 	.word	0x0800645f

080040dc <QF_poolInit>:
//! @static @public @memberof QF
void QF_poolInit(
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const evtSize)
{
 80040dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    uint8_t const poolNum = QF_priv_.maxPool_;
 80040de:	4b14      	ldr	r3, [pc, #80]	@ (8004130 <QF_poolInit+0x54>)
{
 80040e0:	9001      	str	r0, [sp, #4]
    uint8_t const poolNum = QF_priv_.maxPool_;
 80040e2:	781d      	ldrb	r5, [r3, #0]
{
 80040e4:	000f      	movs	r7, r1
 80040e6:	0016      	movs	r6, r2
    uint8_t const poolNum = QF_priv_.maxPool_;
 80040e8:	4c12      	ldr	r4, [pc, #72]	@ (8004134 <QF_poolInit+0x58>)

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80040ea:	f7ff fd43 	bl	8003b74 <QF_crit_entry_>

    // the maximum of initialized pools so far must be in the configured range
    Q_REQUIRE_INCRIT(100, poolNum < QF_MAX_EPOOL);
 80040ee:	2d02      	cmp	r5, #2
 80040f0:	d903      	bls.n	80040fa <QF_poolInit+0x1e>
 80040f2:	2164      	movs	r1, #100	@ 0x64
 80040f4:	4810      	ldr	r0, [pc, #64]	@ (8004138 <QF_poolInit+0x5c>)
    if (poolNum > 0U) { // any event pools already initialized?
        // the last initialized event pool must have event size smaller
        // than the one just being initialized
        // NOTE: QF event pools must be initialized in the increasing order
        // of their event sizes
        Q_REQUIRE_INCRIT(110,
 80040f6:	f7fc fa29 	bl	800054c <Q_onError>
    if (poolNum > 0U) { // any event pools already initialized?
 80040fa:	2d00      	cmp	r5, #0
 80040fc:	d009      	beq.n	8004112 <QF_poolInit+0x36>
        Q_REQUIRE_INCRIT(110,
 80040fe:	2314      	movs	r3, #20
 8004100:	1e6a      	subs	r2, r5, #1
 8004102:	4353      	muls	r3, r2
 8004104:	18e3      	adds	r3, r4, r3
 8004106:	899b      	ldrh	r3, [r3, #12]
 8004108:	42b3      	cmp	r3, r6
 800410a:	d302      	bcc.n	8004112 <QF_poolInit+0x36>
 800410c:	216e      	movs	r1, #110	@ 0x6e
 800410e:	480a      	ldr	r0, [pc, #40]	@ (8004138 <QF_poolInit+0x5c>)
 8004110:	e7f1      	b.n	80040f6 <QF_poolInit+0x1a>
            QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum - 1U]) < evtSize);
    }
    QF_priv_.maxPool_ = poolNum + 1U; // one more pool
 8004112:	0023      	movs	r3, r4
 8004114:	1c6a      	adds	r2, r5, #1
 8004116:	333c      	adds	r3, #60	@ 0x3c
 8004118:	701a      	strb	r2, [r3, #0]

    QF_CRIT_EXIT();
 800411a:	f7ff fd39 	bl	8003b90 <QF_crit_exit_>

    // perform the port-dependent initialization of the event-pool
    QF_EPOOL_INIT_(QF_priv_.ePool_[poolNum], poolSto, poolSize, evtSize);
 800411e:	2314      	movs	r3, #20
 8004120:	436b      	muls	r3, r5
 8004122:	003a      	movs	r2, r7
 8004124:	18e0      	adds	r0, r4, r3
 8004126:	9901      	ldr	r1, [sp, #4]
 8004128:	0033      	movs	r3, r6
 800412a:	f000 f83f 	bl	80041ac <QMPool_init>
        // replace the "?" with the one-digit pool number (1-based)
        obj_name[7] = (uint8_t)((uint8_t)'0' + QF_priv_.maxPool_);
        QS_obj_dict_pre_(&QF_priv_.ePool_[poolNum], (char const *)obj_name);
    }
#endif // Q_SPY
}
 800412e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004130:	200004ac 	.word	0x200004ac
 8004134:	20000470 	.word	0x20000470
 8004138:	08006467 	.word	0x08006467

0800413c <QF_gc>:
    return e;
}

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 800413c:	b570      	push	{r4, r5, r6, lr}
 800413e:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004140:	f7ff fd18 	bl	8003b74 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 8004144:	2c00      	cmp	r4, #0
 8004146:	d104      	bne.n	8004152 <QF_gc+0x16>
 8004148:	21af      	movs	r1, #175	@ 0xaf
 800414a:	4814      	ldr	r0, [pc, #80]	@ (800419c <QF_gc+0x60>)
        else { // this is the last reference to this event, recycle it
#ifndef Q_UNSAFE
            uint8_t const maxPool = QF_priv_.maxPool_;

            // the maximum count of initialized pools must be in configured range
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 800414c:	0089      	lsls	r1, r1, #2
 800414e:	f7fc f9fd 	bl	800054c <Q_onError>
    uint8_t const poolNum = (uint8_t)e->poolNum_;
 8004152:	78a6      	ldrb	r6, [r4, #2]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 8004154:	2e00      	cmp	r6, #0
 8004156:	d005      	beq.n	8004164 <QF_gc+0x28>
        if (e->refCtr_ > 1U) { // isn't this the last reference?
 8004158:	78e3      	ldrb	r3, [r4, #3]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d905      	bls.n	800416a <QF_gc+0x2e>
            QEvt_refCtr_dec_(e); // decrement the ref counter
 800415e:	0020      	movs	r0, r4
 8004160:	f7ff ff2e 	bl	8003fc0 <QEvt_refCtr_dec_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
#endif
        }
    }
    else {
        QF_CRIT_EXIT();
 8004164:	f7ff fd14 	bl	8003b90 <QF_crit_exit_>
    }
}
 8004168:	e016      	b.n	8004198 <QF_gc+0x5c>
            uint8_t const maxPool = QF_priv_.maxPool_;
 800416a:	4b0d      	ldr	r3, [pc, #52]	@ (80041a0 <QF_gc+0x64>)
 800416c:	4d0d      	ldr	r5, [pc, #52]	@ (80041a4 <QF_gc+0x68>)
 800416e:	781b      	ldrb	r3, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8004170:	2b03      	cmp	r3, #3
 8004172:	d902      	bls.n	800417a <QF_gc+0x3e>
 8004174:	21b9      	movs	r1, #185	@ 0xb9
 8004176:	4809      	ldr	r0, [pc, #36]	@ (800419c <QF_gc+0x60>)
 8004178:	e7e8      	b.n	800414c <QF_gc+0x10>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 800417a:	429e      	cmp	r6, r3
 800417c:	d902      	bls.n	8004184 <QF_gc+0x48>
 800417e:	4807      	ldr	r0, [pc, #28]	@ (800419c <QF_gc+0x60>)
 8004180:	4909      	ldr	r1, [pc, #36]	@ (80041a8 <QF_gc+0x6c>)
 8004182:	e7e4      	b.n	800414e <QF_gc+0x12>
            QF_CRIT_EXIT();
 8004184:	f7ff fd04 	bl	8003b90 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 8004188:	2014      	movs	r0, #20
 800418a:	3e01      	subs	r6, #1
 800418c:	4370      	muls	r0, r6
 800418e:	2200      	movs	r2, #0
 8004190:	0021      	movs	r1, r4
 8004192:	1940      	adds	r0, r0, r5
 8004194:	f000 f84a 	bl	800422c <QMPool_put>
}
 8004198:	bd70      	pop	{r4, r5, r6, pc}
 800419a:	46c0      	nop			@ (mov r8, r8)
 800419c:	08006467 	.word	0x08006467
 80041a0:	200004ac 	.word	0x200004ac
 80041a4:	20000470 	.word	0x20000470
 80041a8:	000002ee 	.word	0x000002ee

080041ac <QMPool_init>:
//! @public @memberof QMPool
void QMPool_init(QMPool * const me,
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const blockSize)
{
 80041ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ae:	000c      	movs	r4, r1
 80041b0:	0005      	movs	r5, r0
 80041b2:	0016      	movs	r6, r2
 80041b4:	001f      	movs	r7, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80041b6:	f7ff fcdd 	bl	8003b74 <QF_crit_entry_>

    // the pool storage must be provided
    Q_REQUIRE_INCRIT(100, poolSto != (void *)0);
 80041ba:	2c00      	cmp	r4, #0
 80041bc:	d103      	bne.n	80041c6 <QMPool_init+0x1a>
 80041be:	2164      	movs	r1, #100	@ 0x64
 80041c0:	4818      	ldr	r0, [pc, #96]	@ (8004224 <QMPool_init+0x78>)
        me->blockSize += (QMPoolSize)sizeof(void *);
        ++index;
    }

    // the pool buffer must fit at least one rounded-up block
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 80041c2:	f7fc f9c3 	bl	800054c <Q_onError>
    while (me->blockSize < (QMPoolSize)blockSize) {
 80041c6:	2308      	movs	r3, #8
    uint_fast16_t index = 2U; // index of the next block
 80041c8:	2102      	movs	r1, #2
    me->start    = (void * *)poolSto;
 80041ca:	602c      	str	r4, [r5, #0]
    me->freeHead = me->start;
 80041cc:	60ac      	str	r4, [r5, #8]
    while (me->blockSize < (QMPoolSize)blockSize) {
 80041ce:	b2bf      	uxth	r7, r7
 80041d0:	429f      	cmp	r7, r3
 80041d2:	d805      	bhi.n	80041e0 <QMPool_init+0x34>
 80041d4:	81ab      	strh	r3, [r5, #12]
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 80041d6:	42b3      	cmp	r3, r6
 80041d8:	d906      	bls.n	80041e8 <QMPool_init+0x3c>
 80041da:	216e      	movs	r1, #110	@ 0x6e
 80041dc:	4811      	ldr	r0, [pc, #68]	@ (8004224 <QMPool_init+0x78>)
 80041de:	e7f0      	b.n	80041c2 <QMPool_init+0x16>
        me->blockSize += (QMPoolSize)sizeof(void *);
 80041e0:	3304      	adds	r3, #4
 80041e2:	b29b      	uxth	r3, r3
        ++index;
 80041e4:	3101      	adds	r1, #1
 80041e6:	e7f3      	b.n	80041d0 <QMPool_init+0x24>

    // start at the head of the free list
    void * *pfb = me->freeHead; // pointer to free block
    uint32_t nTot = 1U; // the last block already in the list
 80041e8:	2201      	movs	r2, #1

    // chain all blocks together in a free-list...
    for (uint_fast32_t size = poolSize - me->blockSize;
 80041ea:	1af6      	subs	r6, r6, r3
         size >= (uint_fast32_t)me->blockSize;
         size -= (uint_fast32_t)me->blockSize)
    {
        pfb[0] = &pfb[index]; // set the next link to next free block
 80041ec:	0089      	lsls	r1, r1, #2
         size >= (uint_fast32_t)me->blockSize;
 80041ee:	42b3      	cmp	r3, r6
 80041f0:	d907      	bls.n	8004202 <QMPool_init+0x56>
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
#endif
        pfb = (void * *)pfb[0]; // advance to the next block
        ++nTot; // one more free block in the pool
    }
    pfb[0] = (void *)0; // the last link points to NULL
 80041f2:	2300      	movs	r3, #0
 80041f4:	6023      	str	r3, [r4, #0]

    // the total number of blocks must fit in the configured dynamic range
#if (QF_MPOOL_CTR_SIZE == 1U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFU);
#elif (QF_MPOOL_CTR_SIZE == 2U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFFFU);
 80041f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004228 <QMPool_init+0x7c>)
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d909      	bls.n	8004210 <QMPool_init+0x64>
 80041fc:	21a0      	movs	r1, #160	@ 0xa0
 80041fe:	4809      	ldr	r0, [pc, #36]	@ (8004224 <QMPool_init+0x78>)
 8004200:	e7df      	b.n	80041c2 <QMPool_init+0x16>
        pfb[0] = &pfb[index]; // set the next link to next free block
 8004202:	1860      	adds	r0, r4, r1
 8004204:	6020      	str	r0, [r4, #0]
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8004206:	6060      	str	r0, [r4, #4]
        ++nTot; // one more free block in the pool
 8004208:	3201      	adds	r2, #1
        pfb = (void * *)pfb[0]; // advance to the next block
 800420a:	0004      	movs	r4, r0
         size -= (uint_fast32_t)me->blockSize)
 800420c:	1af6      	subs	r6, r6, r3
 800420e:	e7ee      	b.n	80041ee <QMPool_init+0x42>
#endif

    me->nTot  = (QMPoolCtr)nTot;
    me->nFree = me->nTot; // all blocks are free
    me->end   = pfb;      // the last block in this pool
 8004210:	606c      	str	r4, [r5, #4]
    me->nMin  = me->nTot; // the minimum # free blocks

#ifndef Q_UNSAFE
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8004212:	6823      	ldr	r3, [r4, #0]
    me->nTot  = (QMPoolCtr)nTot;
 8004214:	b292      	uxth	r2, r2
 8004216:	81ea      	strh	r2, [r5, #14]
    me->nFree = me->nTot; // all blocks are free
 8004218:	822a      	strh	r2, [r5, #16]
    me->nMin  = me->nTot; // the minimum # free blocks
 800421a:	826a      	strh	r2, [r5, #18]
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 800421c:	6063      	str	r3, [r4, #4]
#endif

    QF_CRIT_EXIT();
 800421e:	f7ff fcb7 	bl	8003b90 <QF_crit_exit_>
}
 8004222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004224:	0800646e 	.word	0x0800646e
 8004228:	0000fffe 	.word	0x0000fffe

0800422c <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 800422c:	b570      	push	{r4, r5, r6, lr}
 800422e:	000c      	movs	r4, r1
 8004230:	0005      	movs	r5, r0
#endif

    void * * const pfb = (void * *)block; // ptr to free block

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004232:	f7ff fc9f 	bl	8003b74 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 8004236:	2c00      	cmp	r4, #0
 8004238:	d104      	bne.n	8004244 <QMPool_put+0x18>
 800423a:	21c8      	movs	r1, #200	@ 0xc8
 800423c:	4811      	ldr	r0, [pc, #68]	@ (8004284 <QMPool_put+0x58>)

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 800423e:	0049      	lsls	r1, r1, #1
 8004240:	f7fc f984 	bl	800054c <Q_onError>
 8004244:	682b      	ldr	r3, [r5, #0]
 8004246:	42a3      	cmp	r3, r4
 8004248:	d802      	bhi.n	8004250 <QMPool_put+0x24>
 800424a:	686b      	ldr	r3, [r5, #4]
 800424c:	42a3      	cmp	r3, r4
 800424e:	d202      	bcs.n	8004256 <QMPool_put+0x2a>
 8004250:	21cd      	movs	r1, #205	@ 0xcd
 8004252:	480c      	ldr	r0, [pc, #48]	@ (8004284 <QMPool_put+0x58>)
 8004254:	e7f3      	b.n	800423e <QMPool_put+0x12>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 8004256:	6822      	ldr	r2, [r4, #0]
 8004258:	6863      	ldr	r3, [r4, #4]
 800425a:	429a      	cmp	r2, r3
 800425c:	d102      	bne.n	8004264 <QMPool_put+0x38>
 800425e:	21d3      	movs	r1, #211	@ 0xd3
 8004260:	4808      	ldr	r0, [pc, #32]	@ (8004284 <QMPool_put+0x58>)
 8004262:	e7ec      	b.n	800423e <QMPool_put+0x12>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
    QMPoolCtr nFree = me->nFree;
 8004264:	8a2b      	ldrh	r3, [r5, #16]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 8004266:	89e9      	ldrh	r1, [r5, #14]
    void * * const freeHead = me->freeHead;
 8004268:	68aa      	ldr	r2, [r5, #8]
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 800426a:	4299      	cmp	r1, r3
 800426c:	d802      	bhi.n	8004274 <QMPool_put+0x48>
 800426e:	21e1      	movs	r1, #225	@ 0xe1
 8004270:	4804      	ldr	r0, [pc, #16]	@ (8004284 <QMPool_put+0x58>)
 8004272:	e7e4      	b.n	800423e <QMPool_put+0x12>

    ++nFree; // one more free block in this pool
 8004274:	3301      	adds	r3, #1

    me->freeHead = pfb; // set as new head of the free list
 8004276:	60ac      	str	r4, [r5, #8]
    me->nFree    = nFree;
 8004278:	822b      	strh	r3, [r5, #16]
    pfb[0]       = freeHead; // link into the list
 800427a:	6022      	str	r2, [r4, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 800427c:	6062      	str	r2, [r4, #4]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 800427e:	f7ff fc87 	bl	8003b90 <QF_crit_exit_>
}
 8004282:	bd70      	pop	{r4, r5, r6, pc}
 8004284:	0800646e 	.word	0x0800646e

08004288 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 8004288:	b510      	push	{r4, lr}
 800428a:	0004      	movs	r4, r0
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 800428c:	f7ff fe7a 	bl	8003f84 <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 8004290:	4b01      	ldr	r3, [pc, #4]	@ (8004298 <QActive_ctor+0x10>)
 8004292:	6023      	str	r3, [r4, #0]
}
 8004294:	bd10      	pop	{r4, pc}
 8004296:	46c0      	nop			@ (mov r8, r8)
 8004298:	08006478 	.word	0x08006478

0800429c <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 800429c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800429e:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80042a0:	f7ff fc68 	bl	8003b74 <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 80042a4:	7b62      	ldrb	r2, [r4, #13]
 80042a6:	7b23      	ldrb	r3, [r4, #12]
 80042a8:	2a00      	cmp	r2, #0
 80042aa:	d100      	bne.n	80042ae <QActive_register_+0x12>
        me->pthre = me->prio; // apply the default
 80042ac:	7363      	strb	r3, [r4, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 80042ae:	1e5a      	subs	r2, r3, #1
 80042b0:	b2d2      	uxtb	r2, r2
 80042b2:	2a1f      	cmp	r2, #31
 80042b4:	d903      	bls.n	80042be <QActive_register_+0x22>
 80042b6:	2164      	movs	r1, #100	@ 0x64
 80042b8:	481c      	ldr	r0, [pc, #112]	@ (800432c <QActive_register_+0x90>)

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 80042ba:	f7fc f947 	bl	800054c <Q_onError>
 80042be:	4d1c      	ldr	r5, [pc, #112]	@ (8004330 <QActive_register_+0x94>)
 80042c0:	009e      	lsls	r6, r3, #2
 80042c2:	5971      	ldr	r1, [r6, r5]
 80042c4:	2900      	cmp	r1, #0
 80042c6:	d002      	beq.n	80042ce <QActive_register_+0x32>
 80042c8:	216e      	movs	r1, #110	@ 0x6e
 80042ca:	4818      	ldr	r0, [pc, #96]	@ (800432c <QActive_register_+0x90>)
 80042cc:	e7f5      	b.n	80042ba <QActive_register_+0x1e>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 80042ce:	7b61      	ldrb	r1, [r4, #13]
 80042d0:	428b      	cmp	r3, r1
 80042d2:	d805      	bhi.n	80042e0 <QActive_register_+0x44>
 80042d4:	0090      	lsls	r0, r2, #2
 80042d6:	1940      	adds	r0, r0, r5

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
    uint8_t next_thre = me->pthre;

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 80042d8:	2a00      	cmp	r2, #0
 80042da:	d104      	bne.n	80042e6 <QActive_register_+0x4a>
    uint8_t prev_thre = me->pthre;
 80042dc:	000a      	movs	r2, r1
 80042de:	e007      	b.n	80042f0 <QActive_register_+0x54>
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 80042e0:	2182      	movs	r1, #130	@ 0x82
 80042e2:	4812      	ldr	r0, [pc, #72]	@ (800432c <QActive_register_+0x90>)
 80042e4:	e7e9      	b.n	80042ba <QActive_register_+0x1e>
        if (QActive_registry_[p] != (QActive *)0) {
 80042e6:	6807      	ldr	r7, [r0, #0]
 80042e8:	3804      	subs	r0, #4
 80042ea:	2f00      	cmp	r7, #0
 80042ec:	d009      	beq.n	8004302 <QActive_register_+0x66>
            prev_thre = QActive_registry_[p]->pthre;
 80042ee:	7b7a      	ldrb	r2, [r7, #13]
            break;
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 80042f0:	3301      	adds	r3, #1
        if (QActive_registry_[p] != (QActive *)0) {
 80042f2:	4f10      	ldr	r7, [pc, #64]	@ (8004334 <QActive_register_+0x98>)
 80042f4:	b2db      	uxtb	r3, r3
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 80042f6:	b2d8      	uxtb	r0, r3
 80042f8:	2821      	cmp	r0, #33	@ 0x21
 80042fa:	d105      	bne.n	8004308 <QActive_register_+0x6c>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 80042fc:	4291      	cmp	r1, r2
 80042fe:	d210      	bcs.n	8004322 <QActive_register_+0x86>
 8004300:	e00a      	b.n	8004318 <QActive_register_+0x7c>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8004302:	3a01      	subs	r2, #1
 8004304:	b2d2      	uxtb	r2, r2
 8004306:	e7e7      	b.n	80042d8 <QActive_register_+0x3c>
        if (QActive_registry_[p] != (QActive *)0) {
 8004308:	3301      	adds	r3, #1
 800430a:	0098      	lsls	r0, r3, #2
 800430c:	5838      	ldr	r0, [r7, r0]
 800430e:	2800      	cmp	r0, #0
 8004310:	d0f1      	beq.n	80042f6 <QActive_register_+0x5a>
            next_thre = QActive_registry_[p]->pthre;
 8004312:	7b43      	ldrb	r3, [r0, #13]
    Q_ASSERT_INCRIT(160,
 8004314:	4291      	cmp	r1, r2
 8004316:	d202      	bcs.n	800431e <QActive_register_+0x82>
 8004318:	21a0      	movs	r1, #160	@ 0xa0
 800431a:	4804      	ldr	r0, [pc, #16]	@ (800432c <QActive_register_+0x90>)
 800431c:	e7cd      	b.n	80042ba <QActive_register_+0x1e>
 800431e:	4299      	cmp	r1, r3
 8004320:	d8fa      	bhi.n	8004318 <QActive_register_+0x7c>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 8004322:	51ac      	str	r4, [r5, r6]

    QF_CRIT_EXIT();
 8004324:	f7ff fc34 	bl	8003b90 <QF_crit_exit_>
}
 8004328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800432a:	46c0      	nop			@ (mov r8, r8)
 800432c:	08006488 	.word	0x08006488
 8004330:	200004b0 	.word	0x200004b0
 8004334:	200004ac 	.word	0x200004ac

08004338 <QPSet_isEmpty>:
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 8004338:	6800      	ldr	r0, [r0, #0]
 800433a:	4243      	negs	r3, r0
 800433c:	4158      	adcs	r0, r3
 800433e:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 8004340:	4770      	bx	lr

08004342 <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 8004342:	6800      	ldr	r0, [r0, #0]
 8004344:	1e43      	subs	r3, r0, #1
 8004346:	4198      	sbcs	r0, r3
 8004348:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 800434a:	4770      	bx	lr

0800434c <QPSet_insert>:
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 800434c:	2201      	movs	r2, #1
 800434e:	3901      	subs	r1, #1
 8004350:	408a      	lsls	r2, r1
 8004352:	6803      	ldr	r3, [r0, #0]
 8004354:	4313      	orrs	r3, r2
 8004356:	6003      	str	r3, [r0, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 8004358:	4770      	bx	lr

0800435a <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 800435a:	2201      	movs	r2, #1
 800435c:	3901      	subs	r1, #1
 800435e:	408a      	lsls	r2, r1
 8004360:	6803      	ldr	r3, [r0, #0]
 8004362:	4393      	bics	r3, r2
 8004364:	6003      	str	r3, [r0, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 8004366:	4770      	bx	lr

08004368 <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 8004368:	b510      	push	{r4, lr}
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 800436a:	6800      	ldr	r0, [r0, #0]
 800436c:	f7ff fc5a 	bl	8003c24 <QF_qlog2>
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 8004370:	bd10      	pop	{r4, pc}
	...

08004374 <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 8004374:	b570      	push	{r4, r5, r6, lr}
 8004376:	0015      	movs	r5, r2
 8004378:	0004      	movs	r4, r0
 800437a:	000e      	movs	r6, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800437c:	f7ff fbfa 	bl	8003b74 <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 8004380:	2dfe      	cmp	r5, #254	@ 0xfe
 8004382:	d903      	bls.n	800438c <QEQueue_init+0x18>
 8004384:	210a      	movs	r1, #10
 8004386:	4809      	ldr	r0, [pc, #36]	@ (80043ac <QEQueue_init+0x38>)
 8004388:	f7fc f8e0 	bl	800054c <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 800438c:	2200      	movs	r2, #0
    me->ring     = qSto;      // the beginning of the ring buffer
    me->end      = (QEQueueCtr)qLen; // index of the last element
 800438e:	b2eb      	uxtb	r3, r5
    me->frontEvt = (QEvt *)0; // no events in the queue
 8004390:	6022      	str	r2, [r4, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 8004392:	6066      	str	r6, [r4, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 8004394:	7223      	strb	r3, [r4, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 8004396:	4295      	cmp	r5, r2
 8004398:	d001      	beq.n	800439e <QEQueue_init+0x2a>
        me->head = 0U; // head index: for removing events
 800439a:	7262      	strb	r2, [r4, #9]
        me->tail = 0U; // tail index: for inserting events
 800439c:	72a2      	strb	r2, [r4, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 800439e:	3301      	adds	r3, #1
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	72e3      	strb	r3, [r4, #11]
    me->nMin     = me->nFree; // minimum so far
 80043a4:	7323      	strb	r3, [r4, #12]

    QF_CRIT_EXIT();
 80043a6:	f7ff fbf3 	bl	8003b90 <QF_crit_exit_>
}
 80043aa:	bd70      	pop	{r4, r5, r6, pc}
 80043ac:	08006490 	.word	0x08006490

080043b0 <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 80043b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043b2:	0016      	movs	r6, r2
 80043b4:	0004      	movs	r4, r0
 80043b6:	000f      	movs	r7, r1
 80043b8:	001d      	movs	r5, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80043ba:	f7ff fbdb 	bl	8003b74 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 80043be:	2e00      	cmp	r6, #0
 80043c0:	d104      	bne.n	80043cc <QTimeEvt_ctorX+0x1c>
 80043c2:	2196      	movs	r1, #150	@ 0x96
 80043c4:	480a      	ldr	r0, [pc, #40]	@ (80043f0 <QTimeEvt_ctorX+0x40>)

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 80043c6:	0049      	lsls	r1, r1, #1
 80043c8:	f7fc f8c0 	bl	800054c <Q_onError>
 80043cc:	2d00      	cmp	r5, #0
 80043ce:	d002      	beq.n	80043d6 <QTimeEvt_ctorX+0x26>
 80043d0:	219b      	movs	r1, #155	@ 0x9b
 80043d2:	4807      	ldr	r0, [pc, #28]	@ (80043f0 <QTimeEvt_ctorX+0x40>)
 80043d4:	e7f7      	b.n	80043c6 <QTimeEvt_ctorX+0x16>
    QF_CRIT_EXIT();
 80043d6:	f7ff fbdb 	bl	8003b90 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 80043da:	0031      	movs	r1, r6
 80043dc:	0020      	movs	r0, r4
 80043de:	f7ff fddb 	bl	8003f98 <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 80043e2:	70e5      	strb	r5, [r4, #3]
    me->next     = (QTimeEvt *)0;
 80043e4:	60a5      	str	r5, [r4, #8]
    me->act      = act; // might be NULL for a time-event head
 80043e6:	60e7      	str	r7, [r4, #12]
    me->ctr      = 0U;
 80043e8:	6125      	str	r5, [r4, #16]
    me->interval = 0U;
 80043ea:	6165      	str	r5, [r4, #20]
    me->tickRate = (uint8_t)tickRate;
 80043ec:	8325      	strh	r5, [r4, #24]
    me->flags    = 0U;
}
 80043ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043f0:	08006497 	.word	0x08006497

080043f4 <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 80043f4:	b570      	push	{r4, r5, r6, lr}
 80043f6:	0004      	movs	r4, r0
 80043f8:	0016      	movs	r6, r2
 80043fa:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80043fc:	f7ff fbba 	bl	8003b74 <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 8004400:	6922      	ldr	r2, [r4, #16]
#endif

    uint8_t const tickRate = me->tickRate;
 8004402:	7e23      	ldrb	r3, [r4, #24]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 8004404:	2d00      	cmp	r5, #0
 8004406:	d104      	bne.n	8004412 <QTimeEvt_armX+0x1e>
 8004408:	21dc      	movs	r1, #220	@ 0xdc
 800440a:	4813      	ldr	r0, [pc, #76]	@ (8004458 <QTimeEvt_armX+0x64>)

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 800440c:	0049      	lsls	r1, r1, #1
 800440e:	f7fc f89d 	bl	800054c <Q_onError>
 8004412:	2a00      	cmp	r2, #0
 8004414:	d002      	beq.n	800441c <QTimeEvt_armX+0x28>
 8004416:	21e1      	movs	r1, #225	@ 0xe1
 8004418:	480f      	ldr	r0, [pc, #60]	@ (8004458 <QTimeEvt_armX+0x64>)
 800441a:	e7f7      	b.n	800440c <QTimeEvt_armX+0x18>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 800441c:	68e2      	ldr	r2, [r4, #12]
 800441e:	2a00      	cmp	r2, #0
 8004420:	d102      	bne.n	8004428 <QTimeEvt_armX+0x34>
 8004422:	21e6      	movs	r1, #230	@ 0xe6
 8004424:	480c      	ldr	r0, [pc, #48]	@ (8004458 <QTimeEvt_armX+0x64>)
 8004426:	e7f1      	b.n	800440c <QTimeEvt_armX+0x18>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <QTimeEvt_armX+0x3e>
 800442c:	21eb      	movs	r1, #235	@ 0xeb
 800442e:	480a      	ldr	r0, [pc, #40]	@ (8004458 <QTimeEvt_armX+0x64>)
 8004430:	e7ec      	b.n	800440c <QTimeEvt_armX+0x18>

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 8004432:	2319      	movs	r3, #25
    me->ctr = (QTimeEvtCtr)nTicks;
 8004434:	6125      	str	r5, [r4, #16]
    me->interval = (QTimeEvtCtr)interval;
 8004436:	6166      	str	r6, [r4, #20]
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 8004438:	56e3      	ldrsb	r3, [r4, r3]
 800443a:	7e62      	ldrb	r2, [r4, #25]
 800443c:	2b00      	cmp	r3, #0
 800443e:	db07      	blt.n	8004450 <QTimeEvt_armX+0x5c>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 8004440:	2380      	movs	r3, #128	@ 0x80
 8004442:	425b      	negs	r3, r3
 8004444:	4313      	orrs	r3, r2
 8004446:	7663      	strb	r3, [r4, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 8004448:	4b04      	ldr	r3, [pc, #16]	@ (800445c <QTimeEvt_armX+0x68>)
 800444a:	68da      	ldr	r2, [r3, #12]
 800444c:	60a2      	str	r2, [r4, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 800444e:	60dc      	str	r4, [r3, #12]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 8004450:	f7ff fb9e 	bl	8003b90 <QF_crit_exit_>
}
 8004454:	bd70      	pop	{r4, r5, r6, pc}
 8004456:	46c0      	nop			@ (mov r8, r8)
 8004458:	08006497 	.word	0x08006497
 800445c:	20000534 	.word	0x20000534

08004460 <QTimeEvt_disarm>:

//............................................................................
//! @public @memberof QTimeEvt
bool QTimeEvt_disarm(QTimeEvt * const me) {
 8004460:	b510      	push	{r4, lr}
 8004462:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004464:	f7ff fb86 	bl	8003b74 <QF_crit_entry_>
    uint_fast8_t const qsId = QACTIVE_CAST_(me->act)->prio;
#endif

    // was the time event actually armed?
    bool wasArmed = false;
    if (ctr != 0U) {
 8004468:	6923      	ldr	r3, [r4, #16]
 800446a:	2140      	movs	r1, #64	@ 0x40
 800446c:	7e62      	ldrb	r2, [r4, #25]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d008      	beq.n	8004484 <QTimeEvt_disarm+0x24>
        wasArmed = true;
        me->flags |= QTE_FLAG_WAS_DISARMED;
        me->ctr = 0U; // schedule removal from the list
 8004472:	2300      	movs	r3, #0
        me->flags |= QTE_FLAG_WAS_DISARMED;
 8004474:	4311      	orrs	r1, r2
 8004476:	7661      	strb	r1, [r4, #25]
        me->ctr = 0U; // schedule removal from the list
 8004478:	6123      	str	r3, [r4, #16]
        wasArmed = true;
 800447a:	2401      	movs	r4, #1
            QS_OBJ_PRE(me->act);      // the target AO
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 800447c:	f7ff fb88 	bl	8003b90 <QF_crit_exit_>

    return wasArmed;
}
 8004480:	0020      	movs	r0, r4
 8004482:	bd10      	pop	{r4, pc}
        me->flags &= (uint8_t)(~QTE_FLAG_WAS_DISARMED & 0xFFU);
 8004484:	438a      	bics	r2, r1
 8004486:	7662      	strb	r2, [r4, #25]
    bool wasArmed = false;
 8004488:	001c      	movs	r4, r3
 800448a:	e7f7      	b.n	800447c <QTimeEvt_disarm+0x1c>

0800448c <QTimeEvt_init>:
    for (uint_fast8_t tickRate = 0U;
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 800448c:	2300      	movs	r3, #0
void QTimeEvt_init(void) {
 800448e:	b510      	push	{r4, lr}
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 8004490:	2204      	movs	r2, #4
 8004492:	0019      	movs	r1, r3
 8004494:	4801      	ldr	r0, [pc, #4]	@ (800449c <QTimeEvt_init+0x10>)
 8004496:	f7ff ff8b 	bl	80043b0 <QTimeEvt_ctorX>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 800449a:	bd10      	pop	{r4, pc}
 800449c:	20000534 	.word	0x20000534

080044a0 <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 80044a0:	0003      	movs	r3, r0
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
    if (me->interval != 0U) { // periodic time evt?
 80044a2:	695a      	ldr	r2, [r3, #20]
{
 80044a4:	0008      	movs	r0, r1
        me->ctr = me->interval; // rearm the time event
 80044a6:	611a      	str	r2, [r3, #16]
    if (me->interval != 0U) { // periodic time evt?
 80044a8:	2a00      	cmp	r2, #0
 80044aa:	d001      	beq.n	80044b0 <QTimeEvt_expire_+0x10>
        prev = me; // advance to this time event
 80044ac:	0018      	movs	r0, r3
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
}
 80044ae:	4770      	bx	lr
        prev->next = me->next;
 80044b0:	689a      	ldr	r2, [r3, #8]
 80044b2:	608a      	str	r2, [r1, #8]
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80044b4:	217f      	movs	r1, #127	@ 0x7f
 80044b6:	7e5a      	ldrb	r2, [r3, #25]
 80044b8:	400a      	ands	r2, r1
 80044ba:	765a      	strb	r2, [r3, #25]
    return prev;
 80044bc:	e7f7      	b.n	80044ae <QTimeEvt_expire_+0xe>
	...

080044c0 <QTimeEvt_tick_>:
{
 80044c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044c2:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 80044c4:	f7ff fb56 	bl	8003b74 <QF_crit_entry_>
    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 80044c8:	4d1e      	ldr	r5, [pc, #120]	@ (8004544 <QTimeEvt_tick_+0x84>)
 80044ca:	002e      	movs	r6, r5
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 80044cc:	2c00      	cmp	r4, #0
 80044ce:	d004      	beq.n	80044da <QTimeEvt_tick_+0x1a>
 80044d0:	21c8      	movs	r1, #200	@ 0xc8
 80044d2:	481d      	ldr	r0, [pc, #116]	@ (8004548 <QTimeEvt_tick_+0x88>)
 80044d4:	0089      	lsls	r1, r1, #2
 80044d6:	f7fc f839 	bl	800054c <Q_onError>
        QTimeEvt *te = prev->next; // advance down the time evt. list
 80044da:	68ac      	ldr	r4, [r5, #8]
        if (te == (QTimeEvt *)0) { // end of the list?
 80044dc:	2c00      	cmp	r4, #0
 80044de:	d105      	bne.n	80044ec <QTimeEvt_tick_+0x2c>
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 80044e0:	68f4      	ldr	r4, [r6, #12]
            if (te == (void *)0) { // no newly-armed time events?
 80044e2:	2c00      	cmp	r4, #0
 80044e4:	d02a      	beq.n	800453c <QTimeEvt_tick_+0x7c>
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 80044e6:	2300      	movs	r3, #0
            prev->next = te;
 80044e8:	60ac      	str	r4, [r5, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 80044ea:	60f3      	str	r3, [r6, #12]
        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 80044ec:	6923      	ldr	r3, [r4, #16]
        if (ctr == 0U) { // time event scheduled for removal?
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10c      	bne.n	800450c <QTimeEvt_tick_+0x4c>
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80044f2:	227f      	movs	r2, #127	@ 0x7f
            prev->next = te->next;
 80044f4:	68a3      	ldr	r3, [r4, #8]
 80044f6:	60ab      	str	r3, [r5, #8]
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80044f8:	7e63      	ldrb	r3, [r4, #25]
 80044fa:	4013      	ands	r3, r2
 80044fc:	7663      	strb	r3, [r4, #25]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 80044fe:	f7ff fb47 	bl	8003b90 <QF_crit_exit_>
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8004502:	002c      	movs	r4, r5
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 8004504:	f7ff fb36 	bl	8003b74 <QF_crit_entry_>
    for (;;) {
 8004508:	0025      	movs	r5, r4
 800450a:	e7e6      	b.n	80044da <QTimeEvt_tick_+0x1a>
        else if (ctr == 1U) { // is time event about to expire?
 800450c:	2b01      	cmp	r3, #1
 800450e:	d110      	bne.n	8004532 <QTimeEvt_tick_+0x72>
            QActive * const act = (QActive *)te->act;
 8004510:	68e7      	ldr	r7, [r4, #12]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8004512:	0029      	movs	r1, r5
 8004514:	003a      	movs	r2, r7
 8004516:	2300      	movs	r3, #0
 8004518:	0020      	movs	r0, r4
 800451a:	f7ff ffc1 	bl	80044a0 <QTimeEvt_expire_>
 800451e:	0005      	movs	r5, r0
            QF_CRIT_EXIT(); // exit crit. section before posting
 8004520:	f7ff fb36 	bl	8003b90 <QF_crit_exit_>
            QACTIVE_POST(act, &te->super, sender);
 8004524:	2300      	movs	r3, #0
 8004526:	0021      	movs	r1, r4
 8004528:	0038      	movs	r0, r7
 800452a:	4a08      	ldr	r2, [pc, #32]	@ (800454c <QTimeEvt_tick_+0x8c>)
 800452c:	f7ff fd4c 	bl	8003fc8 <QActive_post_>
 8004530:	e7e7      	b.n	8004502 <QTimeEvt_tick_+0x42>
            --ctr; // decrement the tick counter
 8004532:	3b01      	subs	r3, #1
            te->ctr = ctr; // update the member original
 8004534:	6123      	str	r3, [r4, #16]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004536:	f7ff fb2b 	bl	8003b90 <QF_crit_exit_>
 800453a:	e7e3      	b.n	8004504 <QTimeEvt_tick_+0x44>
    QF_CRIT_EXIT();
 800453c:	f7ff fb28 	bl	8003b90 <QF_crit_exit_>
}
 8004540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004542:	46c0      	nop			@ (mov r8, r8)
 8004544:	20000534 	.word	0x20000534
 8004548:	08006497 	.word	0x08006497
 800454c:	0000ffff 	.word	0x0000ffff

08004550 <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8004550:	b510      	push	{r4, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 8004552:	4c0a      	ldr	r4, [pc, #40]	@ (800457c <QK_sched_+0x2c>)
 8004554:	0020      	movs	r0, r4
 8004556:	f7ff fef4 	bl	8004342 <QPSet_notEmpty>
 800455a:	2800      	cmp	r0, #0
 800455c:	d101      	bne.n	8004562 <QK_sched_+0x12>
    uint8_t p = 0U; // assume NO activation needed
 800455e:	2000      	movs	r0, #0
            }
        }
    }

    return p; // the next priority or 0
}
 8004560:	bd10      	pop	{r4, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004562:	0020      	movs	r0, r4
 8004564:	f7ff ff00 	bl	8004368 <QPSet_findMax>
        if (p <= QK_priv_.actThre) {
 8004568:	79a3      	ldrb	r3, [r4, #6]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 800456a:	b2c0      	uxtb	r0, r0
        if (p <= QK_priv_.actThre) {
 800456c:	4283      	cmp	r3, r0
 800456e:	d2f6      	bcs.n	800455e <QK_sched_+0xe>
            if (p <= QK_priv_.lockCeil) {
 8004570:	79e3      	ldrb	r3, [r4, #7]
 8004572:	4283      	cmp	r3, r0
 8004574:	d2f3      	bcs.n	800455e <QK_sched_+0xe>
                QK_priv_.nextPrio = p; // next AO to run
 8004576:	7160      	strb	r0, [r4, #5]
 8004578:	e7f2      	b.n	8004560 <QK_sched_+0x10>
 800457a:	46c0      	nop			@ (mov r8, r8)
 800457c:	20000550 	.word	0x20000550

08004580 <QK_sched_act_>:
    uint_fast8_t const pthre_in)
{
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004580:	6943      	ldr	r3, [r0, #20]
{
 8004582:	b570      	push	{r4, r5, r6, lr}
 8004584:	000d      	movs	r5, r1
 8004586:	4c0c      	ldr	r4, [pc, #48]	@ (80045b8 <QK_sched_act_+0x38>)
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004588:	2b00      	cmp	r3, #0
 800458a:	d103      	bne.n	8004594 <QK_sched_act_+0x14>
        QPSet_remove(&QK_priv_.readySet, p);
 800458c:	7b01      	ldrb	r1, [r0, #12]
 800458e:	0020      	movs	r0, r4
 8004590:	f7ff fee3 	bl	800435a <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 8004594:	0020      	movs	r0, r4
 8004596:	f7ff fecf 	bl	8004338 <QPSet_isEmpty>
 800459a:	2800      	cmp	r0, #0
 800459c:	d001      	beq.n	80045a2 <QK_sched_act_+0x22>
        p = 0U; // no activation needed
 800459e:	2000      	movs	r0, #0
            }
        }
    }

    return p;
}
 80045a0:	bd70      	pop	{r4, r5, r6, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 80045a2:	0020      	movs	r0, r4
 80045a4:	f7ff fee0 	bl	8004368 <QPSet_findMax>
        if (p <= pthre_in) {
 80045a8:	b2c3      	uxtb	r3, r0
 80045aa:	429d      	cmp	r5, r3
 80045ac:	d2f7      	bcs.n	800459e <QK_sched_act_+0x1e>
            if (p <= QK_priv_.lockCeil) {
 80045ae:	79e3      	ldrb	r3, [r4, #7]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 80045b0:	b2c0      	uxtb	r0, r0
            if (p <= QK_priv_.lockCeil) {
 80045b2:	4283      	cmp	r3, r0
 80045b4:	d2f3      	bcs.n	800459e <QK_sched_act_+0x1e>
 80045b6:	e7f3      	b.n	80045a0 <QK_sched_act_+0x20>
 80045b8:	20000550 	.word	0x20000550

080045bc <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 80045bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 80045be:	4b24      	ldr	r3, [pc, #144]	@ (8004650 <QK_activate_+0x94>)
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 80045c0:	795c      	ldrb	r4, [r3, #5]
    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 80045c2:	791e      	ldrb	r6, [r3, #4]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 80045c4:	1e62      	subs	r2, r4, #1
 80045c6:	2a1f      	cmp	r2, #31
 80045c8:	d903      	bls.n	80045d2 <QK_activate_+0x16>
 80045ca:	2182      	movs	r1, #130	@ 0x82
 80045cc:	4821      	ldr	r0, [pc, #132]	@ (8004654 <QK_activate_+0x98>)
    uint8_t pthre_in = 0U; // assume preempting the idle thread
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
        QActive const * const a = QActive_registry_[prio_in];

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 80045ce:	0089      	lsls	r1, r1, #2
 80045d0:	e003      	b.n	80045da <QK_activate_+0x1e>
    Q_REQUIRE_INCRIT(530, prio_in < p);
 80045d2:	42a6      	cmp	r6, r4
 80045d4:	d303      	bcc.n	80045de <QK_activate_+0x22>
 80045d6:	481f      	ldr	r0, [pc, #124]	@ (8004654 <QK_activate_+0x98>)
 80045d8:	491f      	ldr	r1, [pc, #124]	@ (8004658 <QK_activate_+0x9c>)
 80045da:	f7fb ffb7 	bl	800054c <Q_onError>
    QK_priv_.nextPrio = 0U; // clear for the next time
 80045de:	2200      	movs	r2, #0
 80045e0:	715a      	strb	r2, [r3, #5]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 80045e2:	4296      	cmp	r6, r2
 80045e4:	d011      	beq.n	800460a <QK_activate_+0x4e>
        QActive const * const a = QActive_registry_[prio_in];
 80045e6:	4b1d      	ldr	r3, [pc, #116]	@ (800465c <QK_activate_+0xa0>)
 80045e8:	00b2      	lsls	r2, r6, #2
 80045ea:	58d3      	ldr	r3, [r2, r3]
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d102      	bne.n	80045f6 <QK_activate_+0x3a>
 80045f0:	2187      	movs	r1, #135	@ 0x87
 80045f2:	4818      	ldr	r0, [pc, #96]	@ (8004654 <QK_activate_+0x98>)
 80045f4:	e7eb      	b.n	80045ce <QK_activate_+0x12>

        pthre_in = a->pthre;
 80045f6:	7b5b      	ldrb	r3, [r3, #13]
 80045f8:	9300      	str	r3, [sp, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 80045fa:	4b18      	ldr	r3, [pc, #96]	@ (800465c <QK_activate_+0xa0>)
 80045fc:	00a2      	lsls	r2, r4, #2
 80045fe:	58d5      	ldr	r5, [r2, r3]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8004600:	2d00      	cmp	r5, #0
 8004602:	d104      	bne.n	800460e <QK_activate_+0x52>
 8004604:	4813      	ldr	r0, [pc, #76]	@ (8004654 <QK_activate_+0x98>)
 8004606:	4916      	ldr	r1, [pc, #88]	@ (8004660 <QK_activate_+0xa4>)
 8004608:	e7e7      	b.n	80045da <QK_activate_+0x1e>
    uint8_t pthre_in = 0U; // assume preempting the idle thread
 800460a:	9600      	str	r6, [sp, #0]
 800460c:	e7f5      	b.n	80045fa <QK_activate_+0x3e>
        uint8_t const pthre = a->pthre;
 800460e:	7b6b      	ldrb	r3, [r5, #13]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 8004610:	4f0f      	ldr	r7, [pc, #60]	@ (8004650 <QK_activate_+0x94>)
        QK_priv_.actThre = pthre;
 8004612:	71bb      	strb	r3, [r7, #6]
        QK_priv_.actPrio = p;
 8004614:	713c      	strb	r4, [r7, #4]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 8004616:	f7ff fa9f 	bl	8003b58 <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 800461a:	0028      	movs	r0, r5
 800461c:	f7ff fd2c 	bl	8004078 <QActive_get_>
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004620:	682b      	ldr	r3, [r5, #0]
 8004622:	0022      	movs	r2, r4
 8004624:	0001      	movs	r1, r0
 8004626:	685b      	ldr	r3, [r3, #4]
        QEvt const * const e = QActive_get_(a);
 8004628:	9001      	str	r0, [sp, #4]
        (*a->super.vptr->dispatch)(&a->super, e, p);
 800462a:	0028      	movs	r0, r5
 800462c:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 800462e:	9801      	ldr	r0, [sp, #4]
 8004630:	f7ff fd84 	bl	800413c <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 8004634:	f7ff fa82 	bl	8003b3c <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 8004638:	0028      	movs	r0, r5
 800463a:	9900      	ldr	r1, [sp, #0]
 800463c:	f7ff ffa0 	bl	8004580 <QK_sched_act_>
 8004640:	b2c4      	uxtb	r4, r0

    } while (p != 0U);
 8004642:	2c00      	cmp	r4, #0
 8004644:	d1d9      	bne.n	80045fa <QK_activate_+0x3e>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
    QK_priv_.actThre = pthre_in;
 8004646:	9b00      	ldr	r3, [sp, #0]
    QK_priv_.actPrio = prio_in;
 8004648:	713e      	strb	r6, [r7, #4]
    QK_priv_.actThre = pthre_in;
 800464a:	71bb      	strb	r3, [r7, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 800464c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800464e:	46c0      	nop			@ (mov r8, r8)
 8004650:	20000550 	.word	0x20000550
 8004654:	0800649f 	.word	0x0800649f
 8004658:	00000212 	.word	0x00000212
 800465c:	200004b0 	.word	0x200004b0
 8004660:	0000023a 	.word	0x0000023a

08004664 <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004664:	2221      	movs	r2, #33	@ 0x21
void QF_init(void) {
 8004666:	b510      	push	{r4, lr}
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004668:	4b03      	ldr	r3, [pc, #12]	@ (8004678 <QF_init+0x14>)
 800466a:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 800466c:	f7ff ff0e 	bl	800448c <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8004670:	f7ff fa9c 	bl	8003bac <QK_init>
#endif
}
 8004674:	bd10      	pop	{r4, pc}
 8004676:	46c0      	nop			@ (mov r8, r8)
 8004678:	20000550 	.word	0x20000550

0800467c <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 800467c:	b510      	push	{r4, lr}
    QF_INT_DISABLE();
 800467e:	f7ff fa5d 	bl	8003b3c <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8004682:	2200      	movs	r2, #0
 8004684:	4b07      	ldr	r3, [pc, #28]	@ (80046a4 <QF_run+0x28>)
 8004686:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8004688:	f7ff ff62 	bl	8004550 <QK_sched_>
 800468c:	2800      	cmp	r0, #0
 800468e:	d001      	beq.n	8004694 <QF_run+0x18>
        QK_activate_();
 8004690:	f7ff ff94 	bl	80045bc <QK_activate_>
    }

    QF_INT_ENABLE();
 8004694:	f7ff fa60 	bl	8003b58 <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 8004698:	f7fc f816 	bl	80006c8 <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 800469c:	f7fc f84e 	bl	800073c <QK_onIdle>
    for (;;) { // QK idle loop...
 80046a0:	e7fc      	b.n	800469c <QF_run+0x20>
 80046a2:	46c0      	nop			@ (mov r8, r8)
 80046a4:	20000550 	.word	0x20000550

080046a8 <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 80046a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046aa:	0004      	movs	r4, r0
 80046ac:	001e      	movs	r6, r3
 80046ae:	000f      	movs	r7, r1
 80046b0:	0015      	movs	r5, r2
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80046b2:	f7ff fa5f 	bl	8003b74 <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d104      	bne.n	80046c6 <QActive_start+0x1e>
 80046bc:	21e1      	movs	r1, #225	@ 0xe1
 80046be:	4813      	ldr	r0, [pc, #76]	@ (800470c <QActive_start+0x64>)
 80046c0:	0089      	lsls	r1, r1, #2

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 80046c2:	f7fb ff43 	bl	800054c <Q_onError>
 80046c6:	9b06      	ldr	r3, [sp, #24]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d002      	beq.n	80046d2 <QActive_start+0x2a>
 80046cc:	480f      	ldr	r0, [pc, #60]	@ (800470c <QActive_start+0x64>)
 80046ce:	4910      	ldr	r1, [pc, #64]	@ (8004710 <QActive_start+0x68>)
 80046d0:	e7f7      	b.n	80046c2 <QActive_start+0x1a>
    QF_CRIT_EXIT();
 80046d2:	f7ff fa5d 	bl	8003b90 <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
    QActive_register_(me); // register this AO with the framework
 80046d6:	0020      	movs	r0, r4
    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 80046d8:	81a7      	strh	r7, [r4, #12]
    QActive_register_(me); // register this AO with the framework
 80046da:	f7ff fddf 	bl	800429c <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 80046de:	0020      	movs	r0, r4
 80046e0:	0032      	movs	r2, r6
 80046e2:	0029      	movs	r1, r5
 80046e4:	3014      	adds	r0, #20
 80046e6:	f7ff fe45 	bl	8004374 <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 80046ea:	6823      	ldr	r3, [r4, #0]
 80046ec:	0020      	movs	r0, r4
 80046ee:	7b22      	ldrb	r2, [r4, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	9908      	ldr	r1, [sp, #32]
 80046f4:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 80046f6:	f7ff fa3d 	bl	8003b74 <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 80046fa:	f7ff ff29 	bl	8004550 <QK_sched_>
 80046fe:	2800      	cmp	r0, #0
 8004700:	d001      	beq.n	8004706 <QActive_start+0x5e>
        QK_activate_();
 8004702:	f7ff ff5b 	bl	80045bc <QK_activate_>
    }
    QF_CRIT_EXIT();
 8004706:	f7ff fa43 	bl	8003b90 <QF_crit_exit_>
}
 800470a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800470c:	0800649f 	.word	0x0800649f
 8004710:	0000038e 	.word	0x0000038e

08004714 <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspiX;


void csn_high(void){
 8004714:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8004716:	2201      	movs	r2, #1
 8004718:	2102      	movs	r1, #2
 800471a:	4802      	ldr	r0, [pc, #8]	@ (8004724 <csn_high+0x10>)
 800471c:	f7fd fa4a 	bl	8001bb4 <HAL_GPIO_WritePin>
}
 8004720:	bd10      	pop	{r4, pc}
 8004722:	46c0      	nop			@ (mov r8, r8)
 8004724:	50000400 	.word	0x50000400

08004728 <csn_low>:

void csn_low(void){
 8004728:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 800472a:	2200      	movs	r2, #0
 800472c:	2102      	movs	r1, #2
 800472e:	4802      	ldr	r0, [pc, #8]	@ (8004738 <csn_low+0x10>)
 8004730:	f7fd fa40 	bl	8001bb4 <HAL_GPIO_WritePin>
}
 8004734:	bd10      	pop	{r4, pc}
 8004736:	46c0      	nop			@ (mov r8, r8)
 8004738:	50000400 	.word	0x50000400

0800473c <ce_high>:

void ce_high(void){
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 800473c:	2201      	movs	r2, #1
void ce_high(void){
 800473e:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 8004740:	0011      	movs	r1, r2
 8004742:	4802      	ldr	r0, [pc, #8]	@ (800474c <ce_high+0x10>)
 8004744:	f7fd fa36 	bl	8001bb4 <HAL_GPIO_WritePin>
}
 8004748:	bd10      	pop	{r4, pc}
 800474a:	46c0      	nop			@ (mov r8, r8)
 800474c:	50000400 	.word	0x50000400

08004750 <ce_low>:

void ce_low(void){
 8004750:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
 8004752:	2200      	movs	r2, #0
 8004754:	2101      	movs	r1, #1
 8004756:	4802      	ldr	r0, [pc, #8]	@ (8004760 <ce_low+0x10>)
 8004758:	f7fd fa2c 	bl	8001bb4 <HAL_GPIO_WritePin>
}
 800475c:	bd10      	pop	{r4, pc}
 800475e:	46c0      	nop			@ (mov r8, r8)
 8004760:	50000400 	.word	0x50000400

08004764 <nrf24_w_reg>:

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8004764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	uint8_t cmd = W_REGISTER | reg;
 8004766:	466b      	mov	r3, sp
 8004768:	1ddc      	adds	r4, r3, #7
 800476a:	2320      	movs	r3, #32
 800476c:	4303      	orrs	r3, r0
void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 800476e:	000d      	movs	r5, r1
 8004770:	0016      	movs	r6, r2
	uint8_t cmd = W_REGISTER | reg;
 8004772:	7023      	strb	r3, [r4, #0]

	csn_low();

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8004774:	27fa      	movs	r7, #250	@ 0xfa
	csn_low();
 8004776:	f7ff ffd7 	bl	8004728 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800477a:	4808      	ldr	r0, [pc, #32]	@ (800479c <nrf24_w_reg+0x38>)
 800477c:	0021      	movs	r1, r4
 800477e:	0004      	movs	r4, r0
 8004780:	00bf      	lsls	r7, r7, #2
 8004782:	003b      	movs	r3, r7
 8004784:	2201      	movs	r2, #1
 8004786:	f7fe f915 	bl	80029b4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspiX, data, size, spi_w_timeout);
 800478a:	003b      	movs	r3, r7
 800478c:	0032      	movs	r2, r6
 800478e:	0029      	movs	r1, r5
 8004790:	0020      	movs	r0, r4
 8004792:	f7fe f90f 	bl	80029b4 <HAL_SPI_Transmit>

	csn_high();
 8004796:	f7ff ffbd 	bl	8004714 <csn_high>
}
 800479a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800479c:	2000028c 	.word	0x2000028c

080047a0 <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 80047a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t cmd = R_REGISTER | reg;
 80047a2:	466b      	mov	r3, sp
	uint8_t data = 0;
 80047a4:	466a      	mov	r2, sp
	uint8_t cmd = R_REGISTER | reg;
 80047a6:	1d9f      	adds	r7, r3, #6
 80047a8:	7198      	strb	r0, [r3, #6]
	uint8_t data = 0;
 80047aa:	2300      	movs	r3, #0

	csn_low();

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80047ac:	26fa      	movs	r6, #250	@ 0xfa
uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 80047ae:	000d      	movs	r5, r1
	uint8_t data = 0;
 80047b0:	71d3      	strb	r3, [r2, #7]
	csn_low();
 80047b2:	f7ff ffb9 	bl	8004728 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80047b6:	4c0a      	ldr	r4, [pc, #40]	@ (80047e0 <nrf24_r_reg+0x40>)
 80047b8:	00b6      	lsls	r6, r6, #2
 80047ba:	0033      	movs	r3, r6
 80047bc:	0039      	movs	r1, r7
 80047be:	2201      	movs	r2, #1
 80047c0:	0020      	movs	r0, r4
 80047c2:	f7fe f8f7 	bl	80029b4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, &data, size, spi_r_timeout);
 80047c6:	4669      	mov	r1, sp
 80047c8:	0033      	movs	r3, r6
 80047ca:	002a      	movs	r2, r5
 80047cc:	3107      	adds	r1, #7
 80047ce:	0020      	movs	r0, r4
 80047d0:	f7fe fb08 	bl	8002de4 <HAL_SPI_Receive>

	csn_high();
 80047d4:	f7ff ff9e 	bl	8004714 <csn_high>

	return data;
 80047d8:	466b      	mov	r3, sp
 80047da:	79d8      	ldrb	r0, [r3, #7]
}
 80047dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80047de:	46c0      	nop			@ (mov r8, r8)
 80047e0:	2000028c 	.word	0x2000028c

080047e4 <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 80047e4:	b507      	push	{r0, r1, r2, lr}
 80047e6:	466b      	mov	r3, sp
 80047e8:	1dd9      	adds	r1, r3, #7
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80047ea:	23fa      	movs	r3, #250	@ 0xfa
void nrf24_w_spec_cmd(uint8_t cmd){
 80047ec:	7008      	strb	r0, [r1, #0]
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80047ee:	2201      	movs	r2, #1
 80047f0:	4802      	ldr	r0, [pc, #8]	@ (80047fc <nrf24_w_spec_cmd+0x18>)
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	f7fe f8de 	bl	80029b4 <HAL_SPI_Transmit>
}
 80047f8:	bd07      	pop	{r0, r1, r2, pc}
 80047fa:	46c0      	nop			@ (mov r8, r8)
 80047fc:	2000028c 	.word	0x2000028c

08004800 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 8004800:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 8004802:	2400      	movs	r4, #0
 8004804:	466b      	mov	r3, sp

	data = nrf24_r_reg(CONFIG, 1);
 8004806:	2101      	movs	r1, #1
 8004808:	0020      	movs	r0, r4
	uint8_t data = 0;
 800480a:	71dc      	strb	r4, [r3, #7]
	data = nrf24_r_reg(CONFIG, 1);
 800480c:	f7ff ffc8 	bl	80047a0 <nrf24_r_reg>

	data |= (1 << PWR_UP);
 8004810:	2302      	movs	r3, #2
 8004812:	466a      	mov	r2, sp
 8004814:	4303      	orrs	r3, r0
 8004816:	71d3      	strb	r3, [r2, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8004818:	466b      	mov	r3, sp
 800481a:	2201      	movs	r2, #1
 800481c:	0020      	movs	r0, r4
 800481e:	1dd9      	adds	r1, r3, #7
 8004820:	f7ff ffa0 	bl	8004764 <nrf24_w_reg>
}
 8004824:	bd13      	pop	{r0, r1, r4, pc}

08004826 <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 8004826:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 8004828:	2300      	movs	r3, #0
 800482a:	466a      	mov	r2, sp
void nrf24_tx_pwr(uint8_t pwr){
 800482c:	0004      	movs	r4, r0

	data = nrf24_r_reg(RF_SETUP, 1);
 800482e:	2101      	movs	r1, #1
 8004830:	2006      	movs	r0, #6
	uint8_t data = 0;
 8004832:	71d3      	strb	r3, [r2, #7]
	data = nrf24_r_reg(RF_SETUP, 1);
 8004834:	f7ff ffb4 	bl	80047a0 <nrf24_r_reg>

	data &= 184;
 8004838:	2347      	movs	r3, #71	@ 0x47
 800483a:	4398      	bics	r0, r3

	data |= (pwr << RF_PWR);
 800483c:	466b      	mov	r3, sp
 800483e:	0064      	lsls	r4, r4, #1
 8004840:	4320      	orrs	r0, r4
 8004842:	71d8      	strb	r0, [r3, #7]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8004844:	2201      	movs	r2, #1
 8004846:	2006      	movs	r0, #6
 8004848:	1dd9      	adds	r1, r3, #7
 800484a:	f7ff ff8b 	bl	8004764 <nrf24_w_reg>
}
 800484e:	bd13      	pop	{r0, r1, r4, pc}

08004850 <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 8004850:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 8004852:	2300      	movs	r3, #0
 8004854:	466a      	mov	r2, sp
void nrf24_data_rate(uint8_t bps){
 8004856:	0004      	movs	r4, r0

	data = nrf24_r_reg(RF_SETUP, 1);
 8004858:	2101      	movs	r1, #1
 800485a:	2006      	movs	r0, #6
	uint8_t data = 0;
 800485c:	71d3      	strb	r3, [r2, #7]
	data = nrf24_r_reg(RF_SETUP, 1);
 800485e:	f7ff ff9f 	bl	80047a0 <nrf24_r_reg>

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8004862:	23d7      	movs	r3, #215	@ 0xd7
 8004864:	4018      	ands	r0, r3

	if(bps == _2mbps){
		data |= (1 << RF_DR_HIGH);
 8004866:	3bcf      	subs	r3, #207	@ 0xcf
	if(bps == _2mbps){
 8004868:	2c01      	cmp	r4, #1
 800486a:	d002      	beq.n	8004872 <nrf24_data_rate+0x22>
	}else if(bps == _250kbps){
 800486c:	2c02      	cmp	r4, #2
 800486e:	d101      	bne.n	8004874 <nrf24_data_rate+0x24>
		data |= (1 << RF_DR_LOW);
 8004870:	2320      	movs	r3, #32
 8004872:	4318      	orrs	r0, r3
		data |= (1 << RF_DR_HIGH);
 8004874:	466b      	mov	r3, sp
 8004876:	71d8      	strb	r0, [r3, #7]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8004878:	2201      	movs	r2, #1
 800487a:	2006      	movs	r0, #6
 800487c:	1dd9      	adds	r1, r3, #7
 800487e:	f7ff ff71 	bl	8004764 <nrf24_w_reg>
}
 8004882:	bd13      	pop	{r0, r1, r4, pc}

08004884 <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8004884:	b507      	push	{r0, r1, r2, lr}
 8004886:	466b      	mov	r3, sp
 8004888:	1dd9      	adds	r1, r3, #7
 800488a:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(RF_CH, &ch, 1);
 800488c:	2201      	movs	r2, #1
 800488e:	2005      	movs	r0, #5
 8004890:	f7ff ff68 	bl	8004764 <nrf24_w_reg>
}
 8004894:	bd07      	pop	{r0, r1, r2, pc}

08004896 <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 8004896:	b510      	push	{r4, lr}
 8004898:	0001      	movs	r1, r0
	nrf24_w_reg(TX_ADDR, addr, 5);
 800489a:	2205      	movs	r2, #5
 800489c:	2010      	movs	r0, #16
 800489e:	f7ff ff61 	bl	8004764 <nrf24_w_reg>
}
 80048a2:	bd10      	pop	{r4, pc}

080048a4 <nrf24_pipe_pld_size>:

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 80048a4:	b507      	push	{r0, r1, r2, lr}
 80048a6:	466b      	mov	r3, sp
 80048a8:	71d9      	strb	r1, [r3, #7]
	if(size > 32){
 80048aa:	2920      	cmp	r1, #32
 80048ac:	d902      	bls.n	80048b4 <nrf24_pipe_pld_size+0x10>
		size = 32;
 80048ae:	2320      	movs	r3, #32
 80048b0:	466a      	mov	r2, sp
 80048b2:	71d3      	strb	r3, [r2, #7]
	}

	switch(pipe){
 80048b4:	2805      	cmp	r0, #5
 80048b6:	d80a      	bhi.n	80048ce <nrf24_pipe_pld_size+0x2a>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);

		break;
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 80048b8:	466b      	mov	r3, sp
 80048ba:	2201      	movs	r2, #1
 80048bc:	1dd9      	adds	r1, r3, #7
	switch(pipe){
 80048be:	f7fb fc23 	bl	8000108 <__gnu_thumb1_case_uqi>
 80048c2:	0703      	.short	0x0703
 80048c4:	0f0d0b09 	.word	0x0f0d0b09
		nrf24_w_reg(RX_PW_P0, &size, 1);
 80048c8:	2011      	movs	r0, #17
		nrf24_w_reg(RX_PW_P5, &size, 1);
 80048ca:	f7ff ff4b 	bl	8004764 <nrf24_w_reg>

		break;
	}
}
 80048ce:	bd07      	pop	{r0, r1, r2, pc}
		nrf24_w_reg(RX_PW_P1, &size, 1);
 80048d0:	2012      	movs	r0, #18
 80048d2:	e7fa      	b.n	80048ca <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P2, &size, 1);
 80048d4:	2013      	movs	r0, #19
 80048d6:	e7f8      	b.n	80048ca <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P3, &size, 1);
 80048d8:	2014      	movs	r0, #20
 80048da:	e7f6      	b.n	80048ca <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P4, &size, 1);
 80048dc:	2015      	movs	r0, #21
 80048de:	e7f4      	b.n	80048ca <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P5, &size, 1);
 80048e0:	2016      	movs	r0, #22
 80048e2:	e7f2      	b.n	80048ca <nrf24_pipe_pld_size+0x26>

080048e4 <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 80048e4:	b573      	push	{r0, r1, r4, r5, r6, lr}

	uint8_t data = 0;
 80048e6:	466b      	mov	r3, sp
 80048e8:	1ddc      	adds	r4, r3, #7
 80048ea:	2300      	movs	r3, #0
void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 80048ec:	0006      	movs	r6, r0
 80048ee:	000d      	movs	r5, r1

	data = nrf24_r_reg(EN_RXADDR, 1);
 80048f0:	2002      	movs	r0, #2
 80048f2:	2101      	movs	r1, #1
	uint8_t data = 0;
 80048f4:	7023      	strb	r3, [r4, #0]
	data = nrf24_r_reg(EN_RXADDR, 1);
 80048f6:	f7ff ff53 	bl	80047a0 <nrf24_r_reg>
 80048fa:	7020      	strb	r0, [r4, #0]

	switch(pipe){
 80048fc:	2e05      	cmp	r6, #5
 80048fe:	d80e      	bhi.n	800491e <nrf24_open_rx_pipe+0x3a>
 8004900:	0030      	movs	r0, r6
 8004902:	f7fb fc01 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004906:	1203      	.short	0x1203
 8004908:	322a221a 	.word	0x322a221a
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 800490c:	2205      	movs	r2, #5
 800490e:	0029      	movs	r1, r5
 8004910:	200a      	movs	r0, #10
 8004912:	f7ff ff27 	bl	8004764 <nrf24_w_reg>

		data |= (1 << ERX_P0);
 8004916:	2301      	movs	r3, #1
 8004918:	7822      	ldrb	r2, [r4, #0]
		data |= (1 << ERX_P4);
		break;
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);

		data |= (1 << ERX_P5);
 800491a:	4313      	orrs	r3, r2
 800491c:	7023      	strb	r3, [r4, #0]
		break;
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 800491e:	2201      	movs	r2, #1
 8004920:	0021      	movs	r1, r4
 8004922:	2002      	movs	r0, #2
 8004924:	f7ff ff1e 	bl	8004764 <nrf24_w_reg>
}
 8004928:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 800492a:	2205      	movs	r2, #5
 800492c:	0029      	movs	r1, r5
 800492e:	200b      	movs	r0, #11
 8004930:	f7ff ff18 	bl	8004764 <nrf24_w_reg>
		data |= (1 << ERX_P1);
 8004934:	2302      	movs	r3, #2
 8004936:	7822      	ldrb	r2, [r4, #0]
 8004938:	e7ef      	b.n	800491a <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 800493a:	2201      	movs	r2, #1
 800493c:	0029      	movs	r1, r5
 800493e:	200c      	movs	r0, #12
 8004940:	f7ff ff10 	bl	8004764 <nrf24_w_reg>
		data |= (1 << ERX_P2);
 8004944:	2304      	movs	r3, #4
 8004946:	7822      	ldrb	r2, [r4, #0]
 8004948:	e7e7      	b.n	800491a <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 800494a:	2201      	movs	r2, #1
 800494c:	0029      	movs	r1, r5
 800494e:	200d      	movs	r0, #13
 8004950:	f7ff ff08 	bl	8004764 <nrf24_w_reg>
		data |= (1 << ERX_P3);
 8004954:	2308      	movs	r3, #8
 8004956:	7822      	ldrb	r2, [r4, #0]
 8004958:	e7df      	b.n	800491a <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 800495a:	2201      	movs	r2, #1
 800495c:	0029      	movs	r1, r5
 800495e:	200e      	movs	r0, #14
 8004960:	f7ff ff00 	bl	8004764 <nrf24_w_reg>
		data |= (1 << ERX_P4);
 8004964:	2310      	movs	r3, #16
 8004966:	7822      	ldrb	r2, [r4, #0]
 8004968:	e7d7      	b.n	800491a <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 800496a:	2201      	movs	r2, #1
 800496c:	0029      	movs	r1, r5
 800496e:	200f      	movs	r0, #15
 8004970:	f7ff fef8 	bl	8004764 <nrf24_w_reg>
		data |= (1 << ERX_P5);
 8004974:	2320      	movs	r3, #32
 8004976:	7822      	ldrb	r2, [r4, #0]
 8004978:	e7cf      	b.n	800491a <nrf24_open_rx_pipe+0x36>

0800497a <nrf24_set_crc>:
	data &= ~(1 << pipe);

	nrf24_w_reg(EN_RXADDR, &data, 1);
}

void nrf24_set_crc(uint8_t en_crc, uint8_t crc0){
 800497a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800497c:	0004      	movs	r4, r0
 800497e:	000d      	movs	r5, r1
	uint8_t data = nrf24_r_reg(CONFIG, 1);
 8004980:	2000      	movs	r0, #0
 8004982:	2101      	movs	r1, #1
 8004984:	f7ff ff0c 	bl	80047a0 <nrf24_r_reg>

	data &= ~(1 << EN_CRC) & ~(1 << CRCO);

	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004988:	466b      	mov	r3, sp
 800498a:	1dd9      	adds	r1, r3, #7
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 800498c:	230c      	movs	r3, #12
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 800498e:	00ad      	lsls	r5, r5, #2
 8004990:	00e4      	lsls	r4, r4, #3
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 8004992:	4398      	bics	r0, r3
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004994:	432c      	orrs	r4, r5
 8004996:	4304      	orrs	r4, r0

	nrf24_w_reg(CONFIG, &data, 1);
 8004998:	2201      	movs	r2, #1
 800499a:	2000      	movs	r0, #0
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 800499c:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(CONFIG, &data, 1);
 800499e:	f7ff fee1 	bl	8004764 <nrf24_w_reg>
}
 80049a2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080049a4 <nrf24_set_addr_width>:

void nrf24_set_addr_width(uint8_t bytes){
 80049a4:	b507      	push	{r0, r1, r2, lr}
 80049a6:	466b      	mov	r3, sp
 80049a8:	1dd9      	adds	r1, r3, #7
	bytes -= 2;
 80049aa:	3802      	subs	r0, #2
 80049ac:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 80049ae:	2201      	movs	r2, #1
 80049b0:	2003      	movs	r0, #3
 80049b2:	f7ff fed7 	bl	8004764 <nrf24_w_reg>
}
 80049b6:	bd07      	pop	{r0, r1, r2, pc}

080049b8 <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 80049b8:	b510      	push	{r4, lr}
	csn_low();
 80049ba:	f7ff feb5 	bl	8004728 <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 80049be:	20e1      	movs	r0, #225	@ 0xe1
 80049c0:	f7ff ff10 	bl	80047e4 <nrf24_w_spec_cmd>
	csn_high();
 80049c4:	f7ff fea6 	bl	8004714 <csn_high>
}
 80049c8:	bd10      	pop	{r4, pc}

080049ca <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 80049ca:	b510      	push	{r4, lr}
	csn_low();
 80049cc:	f7ff feac 	bl	8004728 <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 80049d0:	20e2      	movs	r0, #226	@ 0xe2
 80049d2:	f7ff ff07 	bl	80047e4 <nrf24_w_spec_cmd>
	csn_high();
 80049d6:	f7ff fe9d 	bl	8004714 <csn_high>
}
 80049da:	bd10      	pop	{r4, pc}

080049dc <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 80049dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t data = 0;
 80049de:	2300      	movs	r3, #0
 80049e0:	466a      	mov	r2, sp
	uint8_t cmd = NOP_CMD;
 80049e2:	240f      	movs	r4, #15
	uint8_t data = 0;
 80049e4:	7393      	strb	r3, [r2, #14]
	uint8_t cmd = NOP_CMD;
 80049e6:	446c      	add	r4, sp
 80049e8:	33ff      	adds	r3, #255	@ 0xff
 80049ea:	7023      	strb	r3, [r4, #0]

	csn_low();
 80049ec:	f7ff fe9c 	bl	8004728 <csn_low>
	HAL_SPI_TransmitReceive(&hspiX, &cmd, &data, 1, spi_rw_timeout);
 80049f0:	23fa      	movs	r3, #250	@ 0xfa
 80049f2:	220e      	movs	r2, #14
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	0021      	movs	r1, r4
 80049f8:	9300      	str	r3, [sp, #0]
 80049fa:	446a      	add	r2, sp
 80049fc:	2301      	movs	r3, #1
 80049fe:	4804      	ldr	r0, [pc, #16]	@ (8004a10 <nrf24_r_status+0x34>)
 8004a00:	f7fe f8b2 	bl	8002b68 <HAL_SPI_TransmitReceive>
	csn_high();
 8004a04:	f7ff fe86 	bl	8004714 <csn_high>

	return data;
 8004a08:	466b      	mov	r3, sp
 8004a0a:	7b98      	ldrb	r0, [r3, #14]
}
 8004a0c:	b004      	add	sp, #16
 8004a0e:	bd10      	pop	{r4, pc}
 8004a10:	2000028c 	.word	0x2000028c

08004a14 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 8004a14:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 8004a16:	2300      	movs	r3, #0
 8004a18:	466a      	mov	r2, sp
 8004a1a:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 8004a1c:	f7ff ffde 	bl	80049dc <nrf24_r_status>

	data |= (1 << RX_DR);
 8004a20:	2340      	movs	r3, #64	@ 0x40
 8004a22:	466a      	mov	r2, sp
 8004a24:	4303      	orrs	r3, r0
 8004a26:	71d3      	strb	r3, [r2, #7]

	nrf24_w_reg(STATUS, &data, 1);
 8004a28:	466b      	mov	r3, sp
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	2007      	movs	r0, #7
 8004a2e:	1dd9      	adds	r1, r3, #7
 8004a30:	f7ff fe98 	bl	8004764 <nrf24_w_reg>
}
 8004a34:	bd07      	pop	{r0, r1, r2, pc}

08004a36 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8004a36:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	466a      	mov	r2, sp
 8004a3c:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 8004a3e:	f7ff ffcd 	bl	80049dc <nrf24_r_status>

	data |= (1 << TX_DS);
 8004a42:	2320      	movs	r3, #32
 8004a44:	466a      	mov	r2, sp
 8004a46:	4303      	orrs	r3, r0
 8004a48:	71d3      	strb	r3, [r2, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8004a4a:	466b      	mov	r3, sp
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	2007      	movs	r0, #7
 8004a50:	1dd9      	adds	r1, r3, #7
 8004a52:	f7ff fe87 	bl	8004764 <nrf24_w_reg>
}
 8004a56:	bd07      	pop	{r0, r1, r2, pc}

08004a58 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8004a58:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	466a      	mov	r2, sp
 8004a5e:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 8004a60:	f7ff ffbc 	bl	80049dc <nrf24_r_status>

	data |= (1 << MAX_RT);
 8004a64:	2310      	movs	r3, #16
 8004a66:	466a      	mov	r2, sp
 8004a68:	4303      	orrs	r3, r0
 8004a6a:	71d3      	strb	r3, [r2, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8004a6c:	466b      	mov	r3, sp
 8004a6e:	2201      	movs	r2, #1
 8004a70:	2007      	movs	r0, #7
 8004a72:	1dd9      	adds	r1, r3, #7
 8004a74:	f7ff fe76 	bl	8004764 <nrf24_w_reg>
}
 8004a78:	bd07      	pop	{r0, r1, r2, pc}

08004a7a <nrf24_listen>:
	csn_high();

	return width;
}

void nrf24_listen(void){
 8004a7a:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 8004a7c:	2400      	movs	r4, #0
 8004a7e:	466b      	mov	r3, sp

	data = nrf24_r_reg(CONFIG, 1);
 8004a80:	2101      	movs	r1, #1
 8004a82:	0020      	movs	r0, r4
	uint8_t data = 0;
 8004a84:	71dc      	strb	r4, [r3, #7]
	data = nrf24_r_reg(CONFIG, 1);
 8004a86:	f7ff fe8b 	bl	80047a0 <nrf24_r_reg>

	data |= (1 << PRIM_RX);
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	466b      	mov	r3, sp
 8004a8e:	4310      	orrs	r0, r2
 8004a90:	71d8      	strb	r0, [r3, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8004a92:	1dd9      	adds	r1, r3, #7
 8004a94:	0020      	movs	r0, r4
 8004a96:	f7ff fe65 	bl	8004764 <nrf24_w_reg>

	ce_high();
 8004a9a:	f7ff fe4f 	bl	800473c <ce_high>
}
 8004a9e:	bd13      	pop	{r0, r1, r4, pc}

08004aa0 <nrf24_dpl>:
	data &= ~(1 << PRIM_RX);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_dpl(uint8_t en){
 8004aa0:	b513      	push	{r0, r1, r4, lr}
 8004aa2:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 8004aa4:	2101      	movs	r1, #1
 8004aa6:	201d      	movs	r0, #29
 8004aa8:	f7ff fe7a 	bl	80047a0 <nrf24_r_reg>

	if(en == enable){
 8004aac:	2204      	movs	r2, #4
		feature |= (1 << EN_DPL);
	}else{
		feature &= ~(1 << EN_DPL);
 8004aae:	0003      	movs	r3, r0
 8004ab0:	4393      	bics	r3, r2
 8004ab2:	b2db      	uxtb	r3, r3
	if(en == enable){
 8004ab4:	2c01      	cmp	r4, #1
 8004ab6:	d101      	bne.n	8004abc <nrf24_dpl+0x1c>
		feature |= (1 << EN_DPL);
 8004ab8:	4302      	orrs	r2, r0
 8004aba:	b2d3      	uxtb	r3, r2
 8004abc:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 8004abe:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 8004ac0:	201d      	movs	r0, #29
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	700b      	strb	r3, [r1, #0]
 8004ac6:	f7ff fe4d 	bl	8004764 <nrf24_w_reg>
}
 8004aca:	bd13      	pop	{r0, r1, r4, pc}

08004acc <nrf24_set_rx_dpl>:

void nrf24_set_rx_dpl(uint8_t pipe, uint8_t en){
 8004acc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004ace:	0005      	movs	r5, r0
 8004ad0:	000c      	movs	r4, r1

	uint8_t dynpd = nrf24_r_reg(DYNPD, 1);
 8004ad2:	201c      	movs	r0, #28
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	f7ff fe63 	bl	80047a0 <nrf24_r_reg>

	if(pipe > 5){
 8004ada:	1c2b      	adds	r3, r5, #0
 8004adc:	2d05      	cmp	r5, #5
 8004ade:	d900      	bls.n	8004ae2 <nrf24_set_rx_dpl+0x16>
 8004ae0:	2305      	movs	r3, #5
		pipe = 5;
	}

	if(en){
		dynpd |= (1 << pipe);
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	409a      	lsls	r2, r3
	}else{
		dynpd &= ~(1 << pipe);
 8004ae8:	0003      	movs	r3, r0
 8004aea:	4393      	bics	r3, r2
 8004aec:	b2db      	uxtb	r3, r3
	if(en){
 8004aee:	2c00      	cmp	r4, #0
 8004af0:	d001      	beq.n	8004af6 <nrf24_set_rx_dpl+0x2a>
		dynpd |= (1 << pipe);
 8004af2:	4310      	orrs	r0, r2
 8004af4:	b2c3      	uxtb	r3, r0
 8004af6:	466a      	mov	r2, sp
	}

	nrf24_w_reg(DYNPD, &dynpd, 1);
}
 8004af8:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(DYNPD, &dynpd, 1);
 8004afa:	201c      	movs	r0, #28
 8004afc:	2201      	movs	r2, #1
 8004afe:	700b      	strb	r3, [r1, #0]
 8004b00:	f7ff fe30 	bl	8004764 <nrf24_w_reg>
}
 8004b04:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08004b06 <nrf24_auto_ack_all>:
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}

void nrf24_auto_ack_all(uint8_t ack){
 8004b06:	b513      	push	{r0, r1, r4, lr}
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 8004b08:	2101      	movs	r1, #1
void nrf24_auto_ack_all(uint8_t ack){
 8004b0a:	0004      	movs	r4, r0
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 8004b0c:	0008      	movs	r0, r1
 8004b0e:	f7ff fe47 	bl	80047a0 <nrf24_r_reg>

	if(ack){
 8004b12:	2c00      	cmp	r4, #0
 8004b14:	d000      	beq.n	8004b18 <nrf24_auto_ack_all+0x12>
		enaa = 63;
 8004b16:	243f      	movs	r4, #63	@ 0x3f
	}else{
		enaa = 0;
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}
 8004b18:	466b      	mov	r3, sp
	nrf24_w_reg(EN_AA, &enaa, 1);
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	1dd9      	adds	r1, r3, #7
 8004b1e:	0010      	movs	r0, r2
 8004b20:	700c      	strb	r4, [r1, #0]
 8004b22:	f7ff fe1f 	bl	8004764 <nrf24_w_reg>
}
 8004b26:	bd13      	pop	{r0, r1, r4, pc}

08004b28 <nrf24_en_ack_pld>:

void nrf24_en_ack_pld(uint8_t en){
 8004b28:	b513      	push	{r0, r1, r4, lr}
 8004b2a:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 8004b2c:	2101      	movs	r1, #1
 8004b2e:	201d      	movs	r0, #29
 8004b30:	f7ff fe36 	bl	80047a0 <nrf24_r_reg>

	if(en){
 8004b34:	2202      	movs	r2, #2
		feature |= (1 << EN_ACK_PAY);
	}else{
		feature &= ~(1 << EN_ACK_PAY);
 8004b36:	0003      	movs	r3, r0
 8004b38:	4393      	bics	r3, r2
 8004b3a:	b2db      	uxtb	r3, r3
	if(en){
 8004b3c:	2c00      	cmp	r4, #0
 8004b3e:	d001      	beq.n	8004b44 <nrf24_en_ack_pld+0x1c>
		feature |= (1 << EN_ACK_PAY);
 8004b40:	4302      	orrs	r2, r0
 8004b42:	b2d3      	uxtb	r3, r2
 8004b44:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 8004b46:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 8004b48:	201d      	movs	r0, #29
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	700b      	strb	r3, [r1, #0]
 8004b4e:	f7ff fe09 	bl	8004764 <nrf24_w_reg>
}
 8004b52:	bd13      	pop	{r0, r1, r4, pc}

08004b54 <nrf24_auto_retr_delay>:
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}

void nrf24_auto_retr_delay(uint8_t delay){
 8004b54:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8004b56:	2101      	movs	r1, #1
void nrf24_auto_retr_delay(uint8_t delay){
 8004b58:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8004b5a:	2004      	movs	r0, #4
 8004b5c:	f7ff fe20 	bl	80047a0 <nrf24_r_reg>

	data &= 15;

	data |= (delay << ARD);
 8004b60:	466b      	mov	r3, sp
 8004b62:	1dd9      	adds	r1, r3, #7
	data &= 15;
 8004b64:	230f      	movs	r3, #15
	data |= (delay << ARD);
 8004b66:	0124      	lsls	r4, r4, #4
	data &= 15;
 8004b68:	4018      	ands	r0, r3
	data |= (delay << ARD);
 8004b6a:	4320      	orrs	r0, r4
 8004b6c:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(SETUP_RETR, &data, 1);
 8004b6e:	2201      	movs	r2, #1
 8004b70:	2004      	movs	r0, #4
 8004b72:	f7ff fdf7 	bl	8004764 <nrf24_w_reg>
}
 8004b76:	bd13      	pop	{r0, r1, r4, pc}

08004b78 <nrf24_auto_retr_limit>:

void nrf24_auto_retr_limit(uint8_t limit){
 8004b78:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8004b7a:	2101      	movs	r1, #1
void nrf24_auto_retr_limit(uint8_t limit){
 8004b7c:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8004b7e:	2004      	movs	r0, #4
 8004b80:	f7ff fe0e 	bl	80047a0 <nrf24_r_reg>

	data &= 240;

	data |= (limit << ARC);
 8004b84:	466b      	mov	r3, sp
 8004b86:	1dd9      	adds	r1, r3, #7
	data &= 240;
 8004b88:	230f      	movs	r3, #15
 8004b8a:	4398      	bics	r0, r3
	data |= (limit << ARC);
 8004b8c:	4304      	orrs	r4, r0

	nrf24_w_reg(SETUP_RETR, &data, 1);
 8004b8e:	2201      	movs	r2, #1
 8004b90:	2004      	movs	r0, #4
	data |= (limit << ARC);
 8004b92:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(SETUP_RETR, &data, 1);
 8004b94:	f7ff fde6 	bl	8004764 <nrf24_w_reg>
}
 8004b98:	bd13      	pop	{r0, r1, r4, pc}

08004b9a <nrf24_data_available>:

uint8_t nrf24_carrier_detect(void){
	return nrf24_r_reg(RPD, 1);
}

uint8_t nrf24_data_available(void){
 8004b9a:	b510      	push	{r4, lr}

 	uint8_t reg_dt = nrf24_r_reg(FIFO_STATUS, 1);
 8004b9c:	2101      	movs	r1, #1
 8004b9e:	2017      	movs	r0, #23
 8004ba0:	f7ff fdfe 	bl	80047a0 <nrf24_r_reg>
	if(!(reg_dt & (1 << RX_EMPTY))){
		return 1;
	}

	return 0;
}
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	4383      	bics	r3, r0
 8004ba8:	0018      	movs	r0, r3
 8004baa:	bd10      	pop	{r4, pc}

08004bac <nrf24_receive>:

void nrf24_receive(uint8_t *data, uint8_t size){
 8004bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t cmd = R_RX_PAYLOAD;
 8004bae:	466b      	mov	r3, sp
 8004bb0:	1ddc      	adds	r4, r3, #7
 8004bb2:	2361      	movs	r3, #97	@ 0x61
void nrf24_receive(uint8_t *data, uint8_t size){
 8004bb4:	0005      	movs	r5, r0
 8004bb6:	000e      	movs	r6, r1
	uint8_t cmd = R_RX_PAYLOAD;
 8004bb8:	7023      	strb	r3, [r4, #0]

	csn_low();
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8004bba:	27fa      	movs	r7, #250	@ 0xfa
	csn_low();
 8004bbc:	f7ff fdb4 	bl	8004728 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8004bc0:	4809      	ldr	r0, [pc, #36]	@ (8004be8 <nrf24_receive+0x3c>)
 8004bc2:	0021      	movs	r1, r4
 8004bc4:	0004      	movs	r4, r0
 8004bc6:	00bf      	lsls	r7, r7, #2
 8004bc8:	003b      	movs	r3, r7
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f7fd fef2 	bl	80029b4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
 8004bd0:	003b      	movs	r3, r7
 8004bd2:	0032      	movs	r2, r6
 8004bd4:	0029      	movs	r1, r5
 8004bd6:	0020      	movs	r0, r4
 8004bd8:	f7fe f904 	bl	8002de4 <HAL_SPI_Receive>
	csn_high();
 8004bdc:	f7ff fd9a 	bl	8004714 <csn_high>

	nrf24_clear_rx_dr();
 8004be0:	f7ff ff18 	bl	8004a14 <nrf24_clear_rx_dr>
}
 8004be4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004be6:	46c0      	nop			@ (mov r8, r8)
 8004be8:	2000028c 	.word	0x2000028c

08004bec <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 8004bec:	b510      	push	{r4, lr}

	nrf24_pwr_up();
 8004bee:	f7ff fe07 	bl	8004800 <nrf24_pwr_up>

	nrf24_flush_tx();
 8004bf2:	f7ff fee1 	bl	80049b8 <nrf24_flush_tx>
	nrf24_flush_rx();
 8004bf6:	f7ff fee8 	bl	80049ca <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 8004bfa:	f7ff ff0b 	bl	8004a14 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 8004bfe:	f7ff ff1a 	bl	8004a36 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 8004c02:	f7ff ff29 	bl	8004a58 <nrf24_clear_max_rt>
}
 8004c06:	bd10      	pop	{r4, pc}

08004c08 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8004c08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004c0a:	2217      	movs	r2, #23
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8004c0c:	2301      	movs	r3, #1
void ssd1306_WriteCommand(uint8_t byte) {
 8004c0e:	446a      	add	r2, sp
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8004c10:	425b      	negs	r3, r3
void ssd1306_WriteCommand(uint8_t byte) {
 8004c12:	7010      	strb	r0, [r2, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8004c14:	9302      	str	r3, [sp, #8]
 8004c16:	3302      	adds	r3, #2
 8004c18:	9200      	str	r2, [sp, #0]
 8004c1a:	2178      	movs	r1, #120	@ 0x78
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	9301      	str	r3, [sp, #4]
 8004c20:	4802      	ldr	r0, [pc, #8]	@ (8004c2c <ssd1306_WriteCommand+0x24>)
 8004c22:	f7fd f95d 	bl	8001ee0 <HAL_I2C_Mem_Write>
}
 8004c26:	b007      	add	sp, #28
 8004c28:	bd00      	pop	{pc}
 8004c2a:	46c0      	nop			@ (mov r8, r8)
 8004c2c:	200002f0 	.word	0x200002f0

08004c30 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8004c30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8004c32:	2301      	movs	r3, #1
 8004c34:	4c06      	ldr	r4, [pc, #24]	@ (8004c50 <ssd1306_WriteData+0x20>)
 8004c36:	425b      	negs	r3, r3
 8004c38:	b289      	uxth	r1, r1
 8004c3a:	9302      	str	r3, [sp, #8]
 8004c3c:	9101      	str	r1, [sp, #4]
 8004c3e:	9000      	str	r0, [sp, #0]
 8004c40:	2240      	movs	r2, #64	@ 0x40
 8004c42:	2178      	movs	r1, #120	@ 0x78
 8004c44:	0020      	movs	r0, r4
 8004c46:	3302      	adds	r3, #2
 8004c48:	f7fd f94a 	bl	8001ee0 <HAL_I2C_Mem_Write>
}
 8004c4c:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8004c4e:	46c0      	nop			@ (mov r8, r8)
 8004c50:	200002f0 	.word	0x200002f0

08004c54 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8004c54:	1e43      	subs	r3, r0, #1
 8004c56:	4198      	sbcs	r0, r3
 8004c58:	2280      	movs	r2, #128	@ 0x80
void ssd1306_Fill(SSD1306_COLOR color) {
 8004c5a:	b510      	push	{r4, lr}
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8004c5c:	4241      	negs	r1, r0
 8004c5e:	b2c9      	uxtb	r1, r1
 8004c60:	4802      	ldr	r0, [pc, #8]	@ (8004c6c <ssd1306_Fill+0x18>)
 8004c62:	0092      	lsls	r2, r2, #2
 8004c64:	f000 fbaa 	bl	80053bc <memset>
}
 8004c68:	bd10      	pop	{r4, pc}
 8004c6a:	46c0      	nop			@ (mov r8, r8)
 8004c6c:	20000562 	.word	0x20000562

08004c70 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8004c70:	b570      	push	{r4, r5, r6, lr}
 8004c72:	24b0      	movs	r4, #176	@ 0xb0
 8004c74:	4d09      	ldr	r5, [pc, #36]	@ (8004c9c <ssd1306_UpdateScreen+0x2c>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8004c76:	0020      	movs	r0, r4
 8004c78:	f7ff ffc6 	bl	8004c08 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8004c7c:	2000      	movs	r0, #0
 8004c7e:	f7ff ffc3 	bl	8004c08 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004c82:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8004c84:	2010      	movs	r0, #16
 8004c86:	f7ff ffbf 	bl	8004c08 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004c8a:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8004c8c:	0028      	movs	r0, r5
 8004c8e:	2180      	movs	r1, #128	@ 0x80
 8004c90:	f7ff ffce 	bl	8004c30 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004c94:	3580      	adds	r5, #128	@ 0x80
 8004c96:	2cb4      	cmp	r4, #180	@ 0xb4
 8004c98:	d1ed      	bne.n	8004c76 <ssd1306_UpdateScreen+0x6>
    }
}
 8004c9a:	bd70      	pop	{r4, r5, r6, pc}
 8004c9c:	20000562 	.word	0x20000562

08004ca0 <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8004ca0:	b243      	sxtb	r3, r0
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8004ca2:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	db0e      	blt.n	8004cc6 <ssd1306_DrawPixel+0x26>
 8004ca8:	291f      	cmp	r1, #31
 8004caa:	d80c      	bhi.n	8004cc6 <ssd1306_DrawPixel+0x26>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004cac:	2407      	movs	r4, #7
 8004cae:	08cb      	lsrs	r3, r1, #3
 8004cb0:	01db      	lsls	r3, r3, #7
 8004cb2:	4d06      	ldr	r5, [pc, #24]	@ (8004ccc <ssd1306_DrawPixel+0x2c>)
 8004cb4:	4021      	ands	r1, r4
 8004cb6:	1818      	adds	r0, r3, r0
 8004cb8:	3c06      	subs	r4, #6
 8004cba:	408c      	lsls	r4, r1
 8004cbc:	5c2b      	ldrb	r3, [r5, r0]
    if(color == White) {
 8004cbe:	2a01      	cmp	r2, #1
 8004cc0:	d102      	bne.n	8004cc8 <ssd1306_DrawPixel+0x28>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004cc2:	4323      	orrs	r3, r4
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004cc4:	542b      	strb	r3, [r5, r0]
    }
}
 8004cc6:	bd30      	pop	{r4, r5, pc}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004cc8:	43a3      	bics	r3, r4
 8004cca:	e7fb      	b.n	8004cc4 <ssd1306_DrawPixel+0x24>
 8004ccc:	20000562 	.word	0x20000562

08004cd0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cd2:	0004      	movs	r4, r0
 8004cd4:	b08b      	sub	sp, #44	@ 0x2c
 8004cd6:	9208      	str	r2, [sp, #32]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004cd8:	0022      	movs	r2, r4
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004cda:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cdc:	ab10      	add	r3, sp, #64	@ 0x40
 8004cde:	781b      	ldrb	r3, [r3, #0]
    if (ch < 32 || ch > 126)
 8004ce0:	3a20      	subs	r2, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004ce2:	9305      	str	r3, [sp, #20]
    if (ch < 32 || ch > 126)
 8004ce4:	b2d3      	uxtb	r3, r2
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004ce6:	a807      	add	r0, sp, #28
 8004ce8:	9107      	str	r1, [sp, #28]
    if (ch < 32 || ch > 126)
 8004cea:	2b5e      	cmp	r3, #94	@ 0x5e
 8004cec:	d844      	bhi.n	8004d78 <ssd1306_WriteChar+0xa8>
 8004cee:	6883      	ldr	r3, [r0, #8]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d01d      	beq.n	8004d30 <ssd1306_WriteChar+0x60>
 8004cf4:	191b      	adds	r3, r3, r4
 8004cf6:	3b20      	subs	r3, #32
 8004cf8:	781d      	ldrb	r5, [r3, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8004cfa:	4b20      	ldr	r3, [pc, #128]	@ (8004d7c <ssd1306_WriteChar+0xac>)
 8004cfc:	8819      	ldrh	r1, [r3, #0]
 8004cfe:	9101      	str	r1, [sp, #4]
 8004d00:	1949      	adds	r1, r1, r5
 8004d02:	2980      	cmp	r1, #128	@ 0x80
 8004d04:	dc38      	bgt.n	8004d78 <ssd1306_WriteChar+0xa8>
 8004d06:	7841      	ldrb	r1, [r0, #1]
 8004d08:	9103      	str	r1, [sp, #12]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8004d0a:	885b      	ldrh	r3, [r3, #2]
 8004d0c:	9304      	str	r3, [sp, #16]
 8004d0e:	185b      	adds	r3, r3, r1
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8004d10:	2b20      	cmp	r3, #32
 8004d12:	dc31      	bgt.n	8004d78 <ssd1306_WriteChar+0xa8>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8004d14:	2700      	movs	r7, #0
 8004d16:	434a      	muls	r2, r1
 8004d18:	0053      	lsls	r3, r2, #1
 8004d1a:	9302      	str	r3, [sp, #8]
 8004d1c:	9b03      	ldr	r3, [sp, #12]
 8004d1e:	42bb      	cmp	r3, r7
 8004d20:	d808      	bhi.n	8004d34 <ssd1306_WriteChar+0x64>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8004d22:	9a01      	ldr	r2, [sp, #4]
 8004d24:	4b15      	ldr	r3, [pc, #84]	@ (8004d7c <ssd1306_WriteChar+0xac>)
 8004d26:	18ad      	adds	r5, r5, r2
 8004d28:	801d      	strh	r5, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 8004d2a:	0020      	movs	r0, r4
 8004d2c:	b00b      	add	sp, #44	@ 0x2c
 8004d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8004d30:	7805      	ldrb	r5, [r0, #0]
 8004d32:	e7e2      	b.n	8004cfa <ssd1306_WriteChar+0x2a>
        for(j = 0; j < char_width; j++) {
 8004d34:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.height + i];
 8004d36:	9b08      	ldr	r3, [sp, #32]
 8004d38:	9a02      	ldr	r2, [sp, #8]
 8004d3a:	5a9b      	ldrh	r3, [r3, r2]
 8004d3c:	9306      	str	r3, [sp, #24]
        for(j = 0; j < char_width; j++) {
 8004d3e:	42b5      	cmp	r5, r6
 8004d40:	d804      	bhi.n	8004d4c <ssd1306_WriteChar+0x7c>
    for(i = 0; i < Font.height; i++) {
 8004d42:	9b02      	ldr	r3, [sp, #8]
 8004d44:	3701      	adds	r7, #1
 8004d46:	3302      	adds	r3, #2
 8004d48:	9302      	str	r3, [sp, #8]
 8004d4a:	e7e7      	b.n	8004d1c <ssd1306_WriteChar+0x4c>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004d4c:	9b01      	ldr	r3, [sp, #4]
            if((b << j) & 0x8000)  {
 8004d4e:	2280      	movs	r2, #128	@ 0x80
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004d50:	18f0      	adds	r0, r6, r3
 8004d52:	9b04      	ldr	r3, [sp, #16]
            if((b << j) & 0x8000)  {
 8004d54:	0212      	lsls	r2, r2, #8
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004d56:	18f9      	adds	r1, r7, r3
            if((b << j) & 0x8000)  {
 8004d58:	9b06      	ldr	r3, [sp, #24]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004d5a:	b2c0      	uxtb	r0, r0
            if((b << j) & 0x8000)  {
 8004d5c:	40b3      	lsls	r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004d5e:	b2c9      	uxtb	r1, r1
            if((b << j) & 0x8000)  {
 8004d60:	4213      	tst	r3, r2
 8004d62:	d004      	beq.n	8004d6e <ssd1306_WriteChar+0x9e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004d64:	9a05      	ldr	r2, [sp, #20]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004d66:	f7ff ff9b 	bl	8004ca0 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8004d6a:	3601      	adds	r6, #1
 8004d6c:	e7e7      	b.n	8004d3e <ssd1306_WriteChar+0x6e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004d6e:	9b05      	ldr	r3, [sp, #20]
 8004d70:	425a      	negs	r2, r3
 8004d72:	415a      	adcs	r2, r3
 8004d74:	b2d2      	uxtb	r2, r2
 8004d76:	e7f6      	b.n	8004d66 <ssd1306_WriteChar+0x96>
        return 0;
 8004d78:	2400      	movs	r4, #0
 8004d7a:	e7d6      	b.n	8004d2a <ssd1306_WriteChar+0x5a>
 8004d7c:	2000055c 	.word	0x2000055c

08004d80 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004d80:	b530      	push	{r4, r5, lr}
 8004d82:	0004      	movs	r4, r0
 8004d84:	b087      	sub	sp, #28
 8004d86:	9305      	str	r3, [sp, #20]
 8004d88:	ab0a      	add	r3, sp, #40	@ 0x28
 8004d8a:	781d      	ldrb	r5, [r3, #0]
 8004d8c:	9103      	str	r1, [sp, #12]
 8004d8e:	9204      	str	r2, [sp, #16]
    while (*str) {
 8004d90:	7820      	ldrb	r0, [r4, #0]
 8004d92:	2800      	cmp	r0, #0
 8004d94:	d101      	bne.n	8004d9a <ssd1306_WriteString+0x1a>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8004d96:	b007      	add	sp, #28
 8004d98:	bd30      	pop	{r4, r5, pc}
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8004d9a:	9b05      	ldr	r3, [sp, #20]
 8004d9c:	9903      	ldr	r1, [sp, #12]
 8004d9e:	9a04      	ldr	r2, [sp, #16]
 8004da0:	9500      	str	r5, [sp, #0]
 8004da2:	f7ff ff95 	bl	8004cd0 <ssd1306_WriteChar>
 8004da6:	0003      	movs	r3, r0
 8004da8:	7820      	ldrb	r0, [r4, #0]
 8004daa:	4283      	cmp	r3, r0
 8004dac:	d1f3      	bne.n	8004d96 <ssd1306_WriteString+0x16>
        str++;
 8004dae:	3401      	adds	r4, #1
 8004db0:	e7ee      	b.n	8004d90 <ssd1306_WriteString+0x10>
	...

08004db4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8004db4:	4b01      	ldr	r3, [pc, #4]	@ (8004dbc <ssd1306_SetCursor+0x8>)
 8004db6:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8004db8:	8059      	strh	r1, [r3, #2]
}
 8004dba:	4770      	bx	lr
 8004dbc:	2000055c 	.word	0x2000055c

08004dc0 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8004dc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dc2:	ac08      	add	r4, sp, #32
 8004dc4:	7824      	ldrb	r4, [r4, #0]
 8004dc6:	9401      	str	r4, [sp, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8004dc8:	1c04      	adds	r4, r0, #0
 8004dca:	4290      	cmp	r0, r2
 8004dcc:	d900      	bls.n	8004dd0 <ssd1306_FillRectangle+0x10>
 8004dce:	1c14      	adds	r4, r2, #0
 8004dd0:	b2e4      	uxtb	r4, r4
 8004dd2:	9400      	str	r4, [sp, #0]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8004dd4:	1c06      	adds	r6, r0, #0
 8004dd6:	4290      	cmp	r0, r2
 8004dd8:	d200      	bcs.n	8004ddc <ssd1306_FillRectangle+0x1c>
 8004dda:	1c16      	adds	r6, r2, #0
 8004ddc:	b2f6      	uxtb	r6, r6
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8004dde:	1c0c      	adds	r4, r1, #0
 8004de0:	4299      	cmp	r1, r3
 8004de2:	d900      	bls.n	8004de6 <ssd1306_FillRectangle+0x26>
 8004de4:	1c1c      	adds	r4, r3, #0
 8004de6:	b2e4      	uxtb	r4, r4
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8004de8:	1c0f      	adds	r7, r1, #0
 8004dea:	4299      	cmp	r1, r3
 8004dec:	d200      	bcs.n	8004df0 <ssd1306_FillRectangle+0x30>
 8004dee:	1c1f      	adds	r7, r3, #0
 8004df0:	b2ff      	uxtb	r7, r7

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8004df2:	42bc      	cmp	r4, r7
 8004df4:	d801      	bhi.n	8004dfa <ssd1306_FillRectangle+0x3a>
 8004df6:	2c1f      	cmp	r4, #31
 8004df8:	d900      	bls.n	8004dfc <ssd1306_FillRectangle+0x3c>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
            ssd1306_DrawPixel(x, y, color);
        }
    }
    return;
}
 8004dfa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004dfc:	9d00      	ldr	r5, [sp, #0]
 8004dfe:	e009      	b.n	8004e14 <ssd1306_FillRectangle+0x54>
 8004e00:	b26b      	sxtb	r3, r5
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	db08      	blt.n	8004e18 <ssd1306_FillRectangle+0x58>
            ssd1306_DrawPixel(x, y, color);
 8004e06:	0028      	movs	r0, r5
 8004e08:	0021      	movs	r1, r4
 8004e0a:	9a01      	ldr	r2, [sp, #4]
 8004e0c:	f7ff ff48 	bl	8004ca0 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004e10:	3501      	adds	r5, #1
 8004e12:	b2ed      	uxtb	r5, r5
 8004e14:	42b5      	cmp	r5, r6
 8004e16:	d9f3      	bls.n	8004e00 <ssd1306_FillRectangle+0x40>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8004e18:	3401      	adds	r4, #1
 8004e1a:	b2e4      	uxtb	r4, r4
 8004e1c:	e7e9      	b.n	8004df2 <ssd1306_FillRectangle+0x32>

08004e1e <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8004e1e:	b510      	push	{r4, lr}
 8004e20:	0004      	movs	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8004e22:	2081      	movs	r0, #129	@ 0x81
 8004e24:	f7ff fef0 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004e28:	0020      	movs	r0, r4
 8004e2a:	f7ff feed 	bl	8004c08 <ssd1306_WriteCommand>
}
 8004e2e:	bd10      	pop	{r4, pc}

08004e30 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004e30:	0003      	movs	r3, r0
 8004e32:	b510      	push	{r4, lr}
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
    } else {
        value = 0xAE;   // Display off
 8004e34:	20ae      	movs	r0, #174	@ 0xae
    if (on) {
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d001      	beq.n	8004e3e <ssd1306_SetDisplayOn+0xe>
        SSD1306.DisplayOn = 1;
 8004e3a:	2301      	movs	r3, #1
        value = 0xAF;   // Display on
 8004e3c:	18c0      	adds	r0, r0, r3
 8004e3e:	4a02      	ldr	r2, [pc, #8]	@ (8004e48 <ssd1306_SetDisplayOn+0x18>)
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
}
 8004e40:	7153      	strb	r3, [r2, #5]
    ssd1306_WriteCommand(value);
 8004e42:	f7ff fee1 	bl	8004c08 <ssd1306_WriteCommand>
}
 8004e46:	bd10      	pop	{r4, pc}
 8004e48:	2000055c 	.word	0x2000055c

08004e4c <ssd1306_Init>:
void ssd1306_Init(void) {
 8004e4c:	b510      	push	{r4, lr}
    BSP_delayMs(100);
 8004e4e:	2064      	movs	r0, #100	@ 0x64
 8004e50:	f7fb fb98 	bl	8000584 <BSP_delayMs>
    ssd1306_SetDisplayOn(0); //display off
 8004e54:	2000      	movs	r0, #0
 8004e56:	f7ff ffeb 	bl	8004e30 <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8004e5a:	2020      	movs	r0, #32
 8004e5c:	f7ff fed4 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8004e60:	2000      	movs	r0, #0
 8004e62:	f7ff fed1 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004e66:	20b0      	movs	r0, #176	@ 0xb0
 8004e68:	f7ff fece 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8004e6c:	20c8      	movs	r0, #200	@ 0xc8
 8004e6e:	f7ff fecb 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8004e72:	2000      	movs	r0, #0
 8004e74:	f7ff fec8 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8004e78:	2010      	movs	r0, #16
 8004e7a:	f7ff fec5 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8004e7e:	2040      	movs	r0, #64	@ 0x40
 8004e80:	f7ff fec2 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8004e84:	20ff      	movs	r0, #255	@ 0xff
 8004e86:	f7ff ffca 	bl	8004e1e <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8004e8a:	20a1      	movs	r0, #161	@ 0xa1
 8004e8c:	f7ff febc 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8004e90:	20a6      	movs	r0, #166	@ 0xa6
 8004e92:	f7ff feb9 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8004e96:	20a8      	movs	r0, #168	@ 0xa8
 8004e98:	f7ff feb6 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x1F); //
 8004e9c:	201f      	movs	r0, #31
 8004e9e:	f7ff feb3 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8004ea2:	20a4      	movs	r0, #164	@ 0xa4
 8004ea4:	f7ff feb0 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8004ea8:	20d3      	movs	r0, #211	@ 0xd3
 8004eaa:	f7ff fead 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8004eae:	2000      	movs	r0, #0
 8004eb0:	f7ff feaa 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8004eb4:	20d5      	movs	r0, #213	@ 0xd5
 8004eb6:	f7ff fea7 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8004eba:	20f0      	movs	r0, #240	@ 0xf0
 8004ebc:	f7ff fea4 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8004ec0:	20d9      	movs	r0, #217	@ 0xd9
 8004ec2:	f7ff fea1 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8004ec6:	2022      	movs	r0, #34	@ 0x22
 8004ec8:	f7ff fe9e 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8004ecc:	20da      	movs	r0, #218	@ 0xda
 8004ece:	f7ff fe9b 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x02);
 8004ed2:	2002      	movs	r0, #2
 8004ed4:	f7ff fe98 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8004ed8:	20db      	movs	r0, #219	@ 0xdb
 8004eda:	f7ff fe95 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8004ede:	2020      	movs	r0, #32
 8004ee0:	f7ff fe92 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8004ee4:	208d      	movs	r0, #141	@ 0x8d
 8004ee6:	f7ff fe8f 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8004eea:	2014      	movs	r0, #20
 8004eec:	f7ff fe8c 	bl	8004c08 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8004ef0:	2001      	movs	r0, #1
 8004ef2:	f7ff ff9d 	bl	8004e30 <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 8004ef6:	2000      	movs	r0, #0
 8004ef8:	f7ff feac 	bl	8004c54 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8004efc:	f7ff feb8 	bl	8004c70 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8004f00:	2200      	movs	r2, #0
 8004f02:	4b03      	ldr	r3, [pc, #12]	@ (8004f10 <ssd1306_Init+0xc4>)
 8004f04:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8004f06:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8004f08:	3201      	adds	r2, #1
 8004f0a:	711a      	strb	r2, [r3, #4]
}
 8004f0c:	bd10      	pop	{r4, pc}
 8004f0e:	46c0      	nop			@ (mov r8, r8)
 8004f10:	2000055c 	.word	0x2000055c

08004f14 <std>:
 8004f14:	2300      	movs	r3, #0
 8004f16:	b510      	push	{r4, lr}
 8004f18:	0004      	movs	r4, r0
 8004f1a:	6003      	str	r3, [r0, #0]
 8004f1c:	6043      	str	r3, [r0, #4]
 8004f1e:	6083      	str	r3, [r0, #8]
 8004f20:	8181      	strh	r1, [r0, #12]
 8004f22:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f24:	81c2      	strh	r2, [r0, #14]
 8004f26:	6103      	str	r3, [r0, #16]
 8004f28:	6143      	str	r3, [r0, #20]
 8004f2a:	6183      	str	r3, [r0, #24]
 8004f2c:	0019      	movs	r1, r3
 8004f2e:	2208      	movs	r2, #8
 8004f30:	305c      	adds	r0, #92	@ 0x5c
 8004f32:	f000 fa43 	bl	80053bc <memset>
 8004f36:	4b0b      	ldr	r3, [pc, #44]	@ (8004f64 <std+0x50>)
 8004f38:	6224      	str	r4, [r4, #32]
 8004f3a:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f68 <std+0x54>)
 8004f3e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f40:	4b0a      	ldr	r3, [pc, #40]	@ (8004f6c <std+0x58>)
 8004f42:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f44:	4b0a      	ldr	r3, [pc, #40]	@ (8004f70 <std+0x5c>)
 8004f46:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f48:	4b0a      	ldr	r3, [pc, #40]	@ (8004f74 <std+0x60>)
 8004f4a:	429c      	cmp	r4, r3
 8004f4c:	d005      	beq.n	8004f5a <std+0x46>
 8004f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f78 <std+0x64>)
 8004f50:	429c      	cmp	r4, r3
 8004f52:	d002      	beq.n	8004f5a <std+0x46>
 8004f54:	4b09      	ldr	r3, [pc, #36]	@ (8004f7c <std+0x68>)
 8004f56:	429c      	cmp	r4, r3
 8004f58:	d103      	bne.n	8004f62 <std+0x4e>
 8004f5a:	0020      	movs	r0, r4
 8004f5c:	3058      	adds	r0, #88	@ 0x58
 8004f5e:	f000 faad 	bl	80054bc <__retarget_lock_init_recursive>
 8004f62:	bd10      	pop	{r4, pc}
 8004f64:	080051c1 	.word	0x080051c1
 8004f68:	080051e9 	.word	0x080051e9
 8004f6c:	08005221 	.word	0x08005221
 8004f70:	0800524d 	.word	0x0800524d
 8004f74:	20000764 	.word	0x20000764
 8004f78:	200007cc 	.word	0x200007cc
 8004f7c:	20000834 	.word	0x20000834

08004f80 <stdio_exit_handler>:
 8004f80:	b510      	push	{r4, lr}
 8004f82:	4a03      	ldr	r2, [pc, #12]	@ (8004f90 <stdio_exit_handler+0x10>)
 8004f84:	4903      	ldr	r1, [pc, #12]	@ (8004f94 <stdio_exit_handler+0x14>)
 8004f86:	4804      	ldr	r0, [pc, #16]	@ (8004f98 <stdio_exit_handler+0x18>)
 8004f88:	f000 f86c 	bl	8005064 <_fwalk_sglue>
 8004f8c:	bd10      	pop	{r4, pc}
 8004f8e:	46c0      	nop			@ (mov r8, r8)
 8004f90:	2000000c 	.word	0x2000000c
 8004f94:	08006015 	.word	0x08006015
 8004f98:	2000001c 	.word	0x2000001c

08004f9c <cleanup_stdio>:
 8004f9c:	6841      	ldr	r1, [r0, #4]
 8004f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004fcc <cleanup_stdio+0x30>)
 8004fa0:	b510      	push	{r4, lr}
 8004fa2:	0004      	movs	r4, r0
 8004fa4:	4299      	cmp	r1, r3
 8004fa6:	d001      	beq.n	8004fac <cleanup_stdio+0x10>
 8004fa8:	f001 f834 	bl	8006014 <_fflush_r>
 8004fac:	68a1      	ldr	r1, [r4, #8]
 8004fae:	4b08      	ldr	r3, [pc, #32]	@ (8004fd0 <cleanup_stdio+0x34>)
 8004fb0:	4299      	cmp	r1, r3
 8004fb2:	d002      	beq.n	8004fba <cleanup_stdio+0x1e>
 8004fb4:	0020      	movs	r0, r4
 8004fb6:	f001 f82d 	bl	8006014 <_fflush_r>
 8004fba:	68e1      	ldr	r1, [r4, #12]
 8004fbc:	4b05      	ldr	r3, [pc, #20]	@ (8004fd4 <cleanup_stdio+0x38>)
 8004fbe:	4299      	cmp	r1, r3
 8004fc0:	d002      	beq.n	8004fc8 <cleanup_stdio+0x2c>
 8004fc2:	0020      	movs	r0, r4
 8004fc4:	f001 f826 	bl	8006014 <_fflush_r>
 8004fc8:	bd10      	pop	{r4, pc}
 8004fca:	46c0      	nop			@ (mov r8, r8)
 8004fcc:	20000764 	.word	0x20000764
 8004fd0:	200007cc 	.word	0x200007cc
 8004fd4:	20000834 	.word	0x20000834

08004fd8 <global_stdio_init.part.0>:
 8004fd8:	b510      	push	{r4, lr}
 8004fda:	4b09      	ldr	r3, [pc, #36]	@ (8005000 <global_stdio_init.part.0+0x28>)
 8004fdc:	4a09      	ldr	r2, [pc, #36]	@ (8005004 <global_stdio_init.part.0+0x2c>)
 8004fde:	2104      	movs	r1, #4
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	4809      	ldr	r0, [pc, #36]	@ (8005008 <global_stdio_init.part.0+0x30>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f7ff ff95 	bl	8004f14 <std>
 8004fea:	2201      	movs	r2, #1
 8004fec:	2109      	movs	r1, #9
 8004fee:	4807      	ldr	r0, [pc, #28]	@ (800500c <global_stdio_init.part.0+0x34>)
 8004ff0:	f7ff ff90 	bl	8004f14 <std>
 8004ff4:	2202      	movs	r2, #2
 8004ff6:	2112      	movs	r1, #18
 8004ff8:	4805      	ldr	r0, [pc, #20]	@ (8005010 <global_stdio_init.part.0+0x38>)
 8004ffa:	f7ff ff8b 	bl	8004f14 <std>
 8004ffe:	bd10      	pop	{r4, pc}
 8005000:	2000089c 	.word	0x2000089c
 8005004:	08004f81 	.word	0x08004f81
 8005008:	20000764 	.word	0x20000764
 800500c:	200007cc 	.word	0x200007cc
 8005010:	20000834 	.word	0x20000834

08005014 <__sfp_lock_acquire>:
 8005014:	b510      	push	{r4, lr}
 8005016:	4802      	ldr	r0, [pc, #8]	@ (8005020 <__sfp_lock_acquire+0xc>)
 8005018:	f000 fa51 	bl	80054be <__retarget_lock_acquire_recursive>
 800501c:	bd10      	pop	{r4, pc}
 800501e:	46c0      	nop			@ (mov r8, r8)
 8005020:	200008a5 	.word	0x200008a5

08005024 <__sfp_lock_release>:
 8005024:	b510      	push	{r4, lr}
 8005026:	4802      	ldr	r0, [pc, #8]	@ (8005030 <__sfp_lock_release+0xc>)
 8005028:	f000 fa4a 	bl	80054c0 <__retarget_lock_release_recursive>
 800502c:	bd10      	pop	{r4, pc}
 800502e:	46c0      	nop			@ (mov r8, r8)
 8005030:	200008a5 	.word	0x200008a5

08005034 <__sinit>:
 8005034:	b510      	push	{r4, lr}
 8005036:	0004      	movs	r4, r0
 8005038:	f7ff ffec 	bl	8005014 <__sfp_lock_acquire>
 800503c:	6a23      	ldr	r3, [r4, #32]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d002      	beq.n	8005048 <__sinit+0x14>
 8005042:	f7ff ffef 	bl	8005024 <__sfp_lock_release>
 8005046:	bd10      	pop	{r4, pc}
 8005048:	4b04      	ldr	r3, [pc, #16]	@ (800505c <__sinit+0x28>)
 800504a:	6223      	str	r3, [r4, #32]
 800504c:	4b04      	ldr	r3, [pc, #16]	@ (8005060 <__sinit+0x2c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1f6      	bne.n	8005042 <__sinit+0xe>
 8005054:	f7ff ffc0 	bl	8004fd8 <global_stdio_init.part.0>
 8005058:	e7f3      	b.n	8005042 <__sinit+0xe>
 800505a:	46c0      	nop			@ (mov r8, r8)
 800505c:	08004f9d 	.word	0x08004f9d
 8005060:	2000089c 	.word	0x2000089c

08005064 <_fwalk_sglue>:
 8005064:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005066:	0014      	movs	r4, r2
 8005068:	2600      	movs	r6, #0
 800506a:	9000      	str	r0, [sp, #0]
 800506c:	9101      	str	r1, [sp, #4]
 800506e:	68a5      	ldr	r5, [r4, #8]
 8005070:	6867      	ldr	r7, [r4, #4]
 8005072:	3f01      	subs	r7, #1
 8005074:	d504      	bpl.n	8005080 <_fwalk_sglue+0x1c>
 8005076:	6824      	ldr	r4, [r4, #0]
 8005078:	2c00      	cmp	r4, #0
 800507a:	d1f8      	bne.n	800506e <_fwalk_sglue+0xa>
 800507c:	0030      	movs	r0, r6
 800507e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005080:	89ab      	ldrh	r3, [r5, #12]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d908      	bls.n	8005098 <_fwalk_sglue+0x34>
 8005086:	220e      	movs	r2, #14
 8005088:	5eab      	ldrsh	r3, [r5, r2]
 800508a:	3301      	adds	r3, #1
 800508c:	d004      	beq.n	8005098 <_fwalk_sglue+0x34>
 800508e:	0029      	movs	r1, r5
 8005090:	9800      	ldr	r0, [sp, #0]
 8005092:	9b01      	ldr	r3, [sp, #4]
 8005094:	4798      	blx	r3
 8005096:	4306      	orrs	r6, r0
 8005098:	3568      	adds	r5, #104	@ 0x68
 800509a:	e7ea      	b.n	8005072 <_fwalk_sglue+0xe>

0800509c <iprintf>:
 800509c:	b40f      	push	{r0, r1, r2, r3}
 800509e:	b507      	push	{r0, r1, r2, lr}
 80050a0:	4905      	ldr	r1, [pc, #20]	@ (80050b8 <iprintf+0x1c>)
 80050a2:	ab04      	add	r3, sp, #16
 80050a4:	6808      	ldr	r0, [r1, #0]
 80050a6:	cb04      	ldmia	r3!, {r2}
 80050a8:	6881      	ldr	r1, [r0, #8]
 80050aa:	9301      	str	r3, [sp, #4]
 80050ac:	f000 fc94 	bl	80059d8 <_vfiprintf_r>
 80050b0:	b003      	add	sp, #12
 80050b2:	bc08      	pop	{r3}
 80050b4:	b004      	add	sp, #16
 80050b6:	4718      	bx	r3
 80050b8:	20000018 	.word	0x20000018

080050bc <_puts_r>:
 80050bc:	6a03      	ldr	r3, [r0, #32]
 80050be:	b570      	push	{r4, r5, r6, lr}
 80050c0:	0005      	movs	r5, r0
 80050c2:	000e      	movs	r6, r1
 80050c4:	6884      	ldr	r4, [r0, #8]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <_puts_r+0x12>
 80050ca:	f7ff ffb3 	bl	8005034 <__sinit>
 80050ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050d0:	07db      	lsls	r3, r3, #31
 80050d2:	d405      	bmi.n	80050e0 <_puts_r+0x24>
 80050d4:	89a3      	ldrh	r3, [r4, #12]
 80050d6:	059b      	lsls	r3, r3, #22
 80050d8:	d402      	bmi.n	80050e0 <_puts_r+0x24>
 80050da:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050dc:	f000 f9ef 	bl	80054be <__retarget_lock_acquire_recursive>
 80050e0:	89a3      	ldrh	r3, [r4, #12]
 80050e2:	071b      	lsls	r3, r3, #28
 80050e4:	d502      	bpl.n	80050ec <_puts_r+0x30>
 80050e6:	6923      	ldr	r3, [r4, #16]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d11f      	bne.n	800512c <_puts_r+0x70>
 80050ec:	0021      	movs	r1, r4
 80050ee:	0028      	movs	r0, r5
 80050f0:	f000 f8f4 	bl	80052dc <__swsetup_r>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	d019      	beq.n	800512c <_puts_r+0x70>
 80050f8:	2501      	movs	r5, #1
 80050fa:	426d      	negs	r5, r5
 80050fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050fe:	07db      	lsls	r3, r3, #31
 8005100:	d405      	bmi.n	800510e <_puts_r+0x52>
 8005102:	89a3      	ldrh	r3, [r4, #12]
 8005104:	059b      	lsls	r3, r3, #22
 8005106:	d402      	bmi.n	800510e <_puts_r+0x52>
 8005108:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800510a:	f000 f9d9 	bl	80054c0 <__retarget_lock_release_recursive>
 800510e:	0028      	movs	r0, r5
 8005110:	bd70      	pop	{r4, r5, r6, pc}
 8005112:	3601      	adds	r6, #1
 8005114:	60a3      	str	r3, [r4, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	da04      	bge.n	8005124 <_puts_r+0x68>
 800511a:	69a2      	ldr	r2, [r4, #24]
 800511c:	429a      	cmp	r2, r3
 800511e:	dc16      	bgt.n	800514e <_puts_r+0x92>
 8005120:	290a      	cmp	r1, #10
 8005122:	d014      	beq.n	800514e <_puts_r+0x92>
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	1c5a      	adds	r2, r3, #1
 8005128:	6022      	str	r2, [r4, #0]
 800512a:	7019      	strb	r1, [r3, #0]
 800512c:	68a3      	ldr	r3, [r4, #8]
 800512e:	7831      	ldrb	r1, [r6, #0]
 8005130:	3b01      	subs	r3, #1
 8005132:	2900      	cmp	r1, #0
 8005134:	d1ed      	bne.n	8005112 <_puts_r+0x56>
 8005136:	60a3      	str	r3, [r4, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	da0f      	bge.n	800515c <_puts_r+0xa0>
 800513c:	0022      	movs	r2, r4
 800513e:	0028      	movs	r0, r5
 8005140:	310a      	adds	r1, #10
 8005142:	f000 f889 	bl	8005258 <__swbuf_r>
 8005146:	3001      	adds	r0, #1
 8005148:	d0d6      	beq.n	80050f8 <_puts_r+0x3c>
 800514a:	250a      	movs	r5, #10
 800514c:	e7d6      	b.n	80050fc <_puts_r+0x40>
 800514e:	0022      	movs	r2, r4
 8005150:	0028      	movs	r0, r5
 8005152:	f000 f881 	bl	8005258 <__swbuf_r>
 8005156:	3001      	adds	r0, #1
 8005158:	d1e8      	bne.n	800512c <_puts_r+0x70>
 800515a:	e7cd      	b.n	80050f8 <_puts_r+0x3c>
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	1c5a      	adds	r2, r3, #1
 8005160:	6022      	str	r2, [r4, #0]
 8005162:	220a      	movs	r2, #10
 8005164:	701a      	strb	r2, [r3, #0]
 8005166:	e7f0      	b.n	800514a <_puts_r+0x8e>

08005168 <puts>:
 8005168:	b510      	push	{r4, lr}
 800516a:	4b03      	ldr	r3, [pc, #12]	@ (8005178 <puts+0x10>)
 800516c:	0001      	movs	r1, r0
 800516e:	6818      	ldr	r0, [r3, #0]
 8005170:	f7ff ffa4 	bl	80050bc <_puts_r>
 8005174:	bd10      	pop	{r4, pc}
 8005176:	46c0      	nop			@ (mov r8, r8)
 8005178:	20000018 	.word	0x20000018

0800517c <siprintf>:
 800517c:	b40e      	push	{r1, r2, r3}
 800517e:	b510      	push	{r4, lr}
 8005180:	2400      	movs	r4, #0
 8005182:	490c      	ldr	r1, [pc, #48]	@ (80051b4 <siprintf+0x38>)
 8005184:	b09d      	sub	sp, #116	@ 0x74
 8005186:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005188:	9002      	str	r0, [sp, #8]
 800518a:	9006      	str	r0, [sp, #24]
 800518c:	9107      	str	r1, [sp, #28]
 800518e:	9104      	str	r1, [sp, #16]
 8005190:	4809      	ldr	r0, [pc, #36]	@ (80051b8 <siprintf+0x3c>)
 8005192:	490a      	ldr	r1, [pc, #40]	@ (80051bc <siprintf+0x40>)
 8005194:	cb04      	ldmia	r3!, {r2}
 8005196:	9105      	str	r1, [sp, #20]
 8005198:	6800      	ldr	r0, [r0, #0]
 800519a:	a902      	add	r1, sp, #8
 800519c:	9301      	str	r3, [sp, #4]
 800519e:	941b      	str	r4, [sp, #108]	@ 0x6c
 80051a0:	f000 faf4 	bl	800578c <_svfiprintf_r>
 80051a4:	9b02      	ldr	r3, [sp, #8]
 80051a6:	701c      	strb	r4, [r3, #0]
 80051a8:	b01d      	add	sp, #116	@ 0x74
 80051aa:	bc10      	pop	{r4}
 80051ac:	bc08      	pop	{r3}
 80051ae:	b003      	add	sp, #12
 80051b0:	4718      	bx	r3
 80051b2:	46c0      	nop			@ (mov r8, r8)
 80051b4:	7fffffff 	.word	0x7fffffff
 80051b8:	20000018 	.word	0x20000018
 80051bc:	ffff0208 	.word	0xffff0208

080051c0 <__sread>:
 80051c0:	b570      	push	{r4, r5, r6, lr}
 80051c2:	000c      	movs	r4, r1
 80051c4:	250e      	movs	r5, #14
 80051c6:	5f49      	ldrsh	r1, [r1, r5]
 80051c8:	f000 f926 	bl	8005418 <_read_r>
 80051cc:	2800      	cmp	r0, #0
 80051ce:	db03      	blt.n	80051d8 <__sread+0x18>
 80051d0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80051d2:	181b      	adds	r3, r3, r0
 80051d4:	6563      	str	r3, [r4, #84]	@ 0x54
 80051d6:	bd70      	pop	{r4, r5, r6, pc}
 80051d8:	89a3      	ldrh	r3, [r4, #12]
 80051da:	4a02      	ldr	r2, [pc, #8]	@ (80051e4 <__sread+0x24>)
 80051dc:	4013      	ands	r3, r2
 80051de:	81a3      	strh	r3, [r4, #12]
 80051e0:	e7f9      	b.n	80051d6 <__sread+0x16>
 80051e2:	46c0      	nop			@ (mov r8, r8)
 80051e4:	ffffefff 	.word	0xffffefff

080051e8 <__swrite>:
 80051e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ea:	001f      	movs	r7, r3
 80051ec:	898b      	ldrh	r3, [r1, #12]
 80051ee:	0005      	movs	r5, r0
 80051f0:	000c      	movs	r4, r1
 80051f2:	0016      	movs	r6, r2
 80051f4:	05db      	lsls	r3, r3, #23
 80051f6:	d505      	bpl.n	8005204 <__swrite+0x1c>
 80051f8:	230e      	movs	r3, #14
 80051fa:	5ec9      	ldrsh	r1, [r1, r3]
 80051fc:	2200      	movs	r2, #0
 80051fe:	2302      	movs	r3, #2
 8005200:	f000 f8f6 	bl	80053f0 <_lseek_r>
 8005204:	89a3      	ldrh	r3, [r4, #12]
 8005206:	4a05      	ldr	r2, [pc, #20]	@ (800521c <__swrite+0x34>)
 8005208:	0028      	movs	r0, r5
 800520a:	4013      	ands	r3, r2
 800520c:	81a3      	strh	r3, [r4, #12]
 800520e:	0032      	movs	r2, r6
 8005210:	230e      	movs	r3, #14
 8005212:	5ee1      	ldrsh	r1, [r4, r3]
 8005214:	003b      	movs	r3, r7
 8005216:	f000 f913 	bl	8005440 <_write_r>
 800521a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800521c:	ffffefff 	.word	0xffffefff

08005220 <__sseek>:
 8005220:	b570      	push	{r4, r5, r6, lr}
 8005222:	000c      	movs	r4, r1
 8005224:	250e      	movs	r5, #14
 8005226:	5f49      	ldrsh	r1, [r1, r5]
 8005228:	f000 f8e2 	bl	80053f0 <_lseek_r>
 800522c:	89a3      	ldrh	r3, [r4, #12]
 800522e:	1c42      	adds	r2, r0, #1
 8005230:	d103      	bne.n	800523a <__sseek+0x1a>
 8005232:	4a05      	ldr	r2, [pc, #20]	@ (8005248 <__sseek+0x28>)
 8005234:	4013      	ands	r3, r2
 8005236:	81a3      	strh	r3, [r4, #12]
 8005238:	bd70      	pop	{r4, r5, r6, pc}
 800523a:	2280      	movs	r2, #128	@ 0x80
 800523c:	0152      	lsls	r2, r2, #5
 800523e:	4313      	orrs	r3, r2
 8005240:	81a3      	strh	r3, [r4, #12]
 8005242:	6560      	str	r0, [r4, #84]	@ 0x54
 8005244:	e7f8      	b.n	8005238 <__sseek+0x18>
 8005246:	46c0      	nop			@ (mov r8, r8)
 8005248:	ffffefff 	.word	0xffffefff

0800524c <__sclose>:
 800524c:	b510      	push	{r4, lr}
 800524e:	230e      	movs	r3, #14
 8005250:	5ec9      	ldrsh	r1, [r1, r3]
 8005252:	f000 f8bb 	bl	80053cc <_close_r>
 8005256:	bd10      	pop	{r4, pc}

08005258 <__swbuf_r>:
 8005258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800525a:	0006      	movs	r6, r0
 800525c:	000d      	movs	r5, r1
 800525e:	0014      	movs	r4, r2
 8005260:	2800      	cmp	r0, #0
 8005262:	d004      	beq.n	800526e <__swbuf_r+0x16>
 8005264:	6a03      	ldr	r3, [r0, #32]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <__swbuf_r+0x16>
 800526a:	f7ff fee3 	bl	8005034 <__sinit>
 800526e:	69a3      	ldr	r3, [r4, #24]
 8005270:	60a3      	str	r3, [r4, #8]
 8005272:	89a3      	ldrh	r3, [r4, #12]
 8005274:	071b      	lsls	r3, r3, #28
 8005276:	d502      	bpl.n	800527e <__swbuf_r+0x26>
 8005278:	6923      	ldr	r3, [r4, #16]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d109      	bne.n	8005292 <__swbuf_r+0x3a>
 800527e:	0021      	movs	r1, r4
 8005280:	0030      	movs	r0, r6
 8005282:	f000 f82b 	bl	80052dc <__swsetup_r>
 8005286:	2800      	cmp	r0, #0
 8005288:	d003      	beq.n	8005292 <__swbuf_r+0x3a>
 800528a:	2501      	movs	r5, #1
 800528c:	426d      	negs	r5, r5
 800528e:	0028      	movs	r0, r5
 8005290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005292:	6923      	ldr	r3, [r4, #16]
 8005294:	6820      	ldr	r0, [r4, #0]
 8005296:	b2ef      	uxtb	r7, r5
 8005298:	1ac0      	subs	r0, r0, r3
 800529a:	6963      	ldr	r3, [r4, #20]
 800529c:	b2ed      	uxtb	r5, r5
 800529e:	4283      	cmp	r3, r0
 80052a0:	dc05      	bgt.n	80052ae <__swbuf_r+0x56>
 80052a2:	0021      	movs	r1, r4
 80052a4:	0030      	movs	r0, r6
 80052a6:	f000 feb5 	bl	8006014 <_fflush_r>
 80052aa:	2800      	cmp	r0, #0
 80052ac:	d1ed      	bne.n	800528a <__swbuf_r+0x32>
 80052ae:	68a3      	ldr	r3, [r4, #8]
 80052b0:	3001      	adds	r0, #1
 80052b2:	3b01      	subs	r3, #1
 80052b4:	60a3      	str	r3, [r4, #8]
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	1c5a      	adds	r2, r3, #1
 80052ba:	6022      	str	r2, [r4, #0]
 80052bc:	701f      	strb	r7, [r3, #0]
 80052be:	6963      	ldr	r3, [r4, #20]
 80052c0:	4283      	cmp	r3, r0
 80052c2:	d004      	beq.n	80052ce <__swbuf_r+0x76>
 80052c4:	89a3      	ldrh	r3, [r4, #12]
 80052c6:	07db      	lsls	r3, r3, #31
 80052c8:	d5e1      	bpl.n	800528e <__swbuf_r+0x36>
 80052ca:	2d0a      	cmp	r5, #10
 80052cc:	d1df      	bne.n	800528e <__swbuf_r+0x36>
 80052ce:	0021      	movs	r1, r4
 80052d0:	0030      	movs	r0, r6
 80052d2:	f000 fe9f 	bl	8006014 <_fflush_r>
 80052d6:	2800      	cmp	r0, #0
 80052d8:	d0d9      	beq.n	800528e <__swbuf_r+0x36>
 80052da:	e7d6      	b.n	800528a <__swbuf_r+0x32>

080052dc <__swsetup_r>:
 80052dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005394 <__swsetup_r+0xb8>)
 80052de:	b570      	push	{r4, r5, r6, lr}
 80052e0:	0005      	movs	r5, r0
 80052e2:	6818      	ldr	r0, [r3, #0]
 80052e4:	000c      	movs	r4, r1
 80052e6:	2800      	cmp	r0, #0
 80052e8:	d004      	beq.n	80052f4 <__swsetup_r+0x18>
 80052ea:	6a03      	ldr	r3, [r0, #32]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <__swsetup_r+0x18>
 80052f0:	f7ff fea0 	bl	8005034 <__sinit>
 80052f4:	220c      	movs	r2, #12
 80052f6:	5ea3      	ldrsh	r3, [r4, r2]
 80052f8:	071a      	lsls	r2, r3, #28
 80052fa:	d423      	bmi.n	8005344 <__swsetup_r+0x68>
 80052fc:	06da      	lsls	r2, r3, #27
 80052fe:	d407      	bmi.n	8005310 <__swsetup_r+0x34>
 8005300:	2209      	movs	r2, #9
 8005302:	602a      	str	r2, [r5, #0]
 8005304:	2240      	movs	r2, #64	@ 0x40
 8005306:	2001      	movs	r0, #1
 8005308:	4313      	orrs	r3, r2
 800530a:	81a3      	strh	r3, [r4, #12]
 800530c:	4240      	negs	r0, r0
 800530e:	e03a      	b.n	8005386 <__swsetup_r+0xaa>
 8005310:	075b      	lsls	r3, r3, #29
 8005312:	d513      	bpl.n	800533c <__swsetup_r+0x60>
 8005314:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005316:	2900      	cmp	r1, #0
 8005318:	d008      	beq.n	800532c <__swsetup_r+0x50>
 800531a:	0023      	movs	r3, r4
 800531c:	3344      	adds	r3, #68	@ 0x44
 800531e:	4299      	cmp	r1, r3
 8005320:	d002      	beq.n	8005328 <__swsetup_r+0x4c>
 8005322:	0028      	movs	r0, r5
 8005324:	f000 f8d6 	bl	80054d4 <_free_r>
 8005328:	2300      	movs	r3, #0
 800532a:	6363      	str	r3, [r4, #52]	@ 0x34
 800532c:	2224      	movs	r2, #36	@ 0x24
 800532e:	89a3      	ldrh	r3, [r4, #12]
 8005330:	4393      	bics	r3, r2
 8005332:	81a3      	strh	r3, [r4, #12]
 8005334:	2300      	movs	r3, #0
 8005336:	6063      	str	r3, [r4, #4]
 8005338:	6923      	ldr	r3, [r4, #16]
 800533a:	6023      	str	r3, [r4, #0]
 800533c:	2308      	movs	r3, #8
 800533e:	89a2      	ldrh	r2, [r4, #12]
 8005340:	4313      	orrs	r3, r2
 8005342:	81a3      	strh	r3, [r4, #12]
 8005344:	6923      	ldr	r3, [r4, #16]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10b      	bne.n	8005362 <__swsetup_r+0x86>
 800534a:	21a0      	movs	r1, #160	@ 0xa0
 800534c:	2280      	movs	r2, #128	@ 0x80
 800534e:	89a3      	ldrh	r3, [r4, #12]
 8005350:	0089      	lsls	r1, r1, #2
 8005352:	0092      	lsls	r2, r2, #2
 8005354:	400b      	ands	r3, r1
 8005356:	4293      	cmp	r3, r2
 8005358:	d003      	beq.n	8005362 <__swsetup_r+0x86>
 800535a:	0021      	movs	r1, r4
 800535c:	0028      	movs	r0, r5
 800535e:	f000 feaf 	bl	80060c0 <__smakebuf_r>
 8005362:	220c      	movs	r2, #12
 8005364:	5ea3      	ldrsh	r3, [r4, r2]
 8005366:	2101      	movs	r1, #1
 8005368:	001a      	movs	r2, r3
 800536a:	400a      	ands	r2, r1
 800536c:	420b      	tst	r3, r1
 800536e:	d00b      	beq.n	8005388 <__swsetup_r+0xac>
 8005370:	2200      	movs	r2, #0
 8005372:	60a2      	str	r2, [r4, #8]
 8005374:	6962      	ldr	r2, [r4, #20]
 8005376:	4252      	negs	r2, r2
 8005378:	61a2      	str	r2, [r4, #24]
 800537a:	2000      	movs	r0, #0
 800537c:	6922      	ldr	r2, [r4, #16]
 800537e:	4282      	cmp	r2, r0
 8005380:	d101      	bne.n	8005386 <__swsetup_r+0xaa>
 8005382:	061a      	lsls	r2, r3, #24
 8005384:	d4be      	bmi.n	8005304 <__swsetup_r+0x28>
 8005386:	bd70      	pop	{r4, r5, r6, pc}
 8005388:	0799      	lsls	r1, r3, #30
 800538a:	d400      	bmi.n	800538e <__swsetup_r+0xb2>
 800538c:	6962      	ldr	r2, [r4, #20]
 800538e:	60a2      	str	r2, [r4, #8]
 8005390:	e7f3      	b.n	800537a <__swsetup_r+0x9e>
 8005392:	46c0      	nop			@ (mov r8, r8)
 8005394:	20000018 	.word	0x20000018

08005398 <memmove>:
 8005398:	b510      	push	{r4, lr}
 800539a:	4288      	cmp	r0, r1
 800539c:	d902      	bls.n	80053a4 <memmove+0xc>
 800539e:	188b      	adds	r3, r1, r2
 80053a0:	4298      	cmp	r0, r3
 80053a2:	d308      	bcc.n	80053b6 <memmove+0x1e>
 80053a4:	2300      	movs	r3, #0
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d007      	beq.n	80053ba <memmove+0x22>
 80053aa:	5ccc      	ldrb	r4, [r1, r3]
 80053ac:	54c4      	strb	r4, [r0, r3]
 80053ae:	3301      	adds	r3, #1
 80053b0:	e7f9      	b.n	80053a6 <memmove+0xe>
 80053b2:	5c8b      	ldrb	r3, [r1, r2]
 80053b4:	5483      	strb	r3, [r0, r2]
 80053b6:	3a01      	subs	r2, #1
 80053b8:	d2fb      	bcs.n	80053b2 <memmove+0x1a>
 80053ba:	bd10      	pop	{r4, pc}

080053bc <memset>:
 80053bc:	0003      	movs	r3, r0
 80053be:	1882      	adds	r2, r0, r2
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d100      	bne.n	80053c6 <memset+0xa>
 80053c4:	4770      	bx	lr
 80053c6:	7019      	strb	r1, [r3, #0]
 80053c8:	3301      	adds	r3, #1
 80053ca:	e7f9      	b.n	80053c0 <memset+0x4>

080053cc <_close_r>:
 80053cc:	2300      	movs	r3, #0
 80053ce:	b570      	push	{r4, r5, r6, lr}
 80053d0:	4d06      	ldr	r5, [pc, #24]	@ (80053ec <_close_r+0x20>)
 80053d2:	0004      	movs	r4, r0
 80053d4:	0008      	movs	r0, r1
 80053d6:	602b      	str	r3, [r5, #0]
 80053d8:	f7fb ffb0 	bl	800133c <_close>
 80053dc:	1c43      	adds	r3, r0, #1
 80053de:	d103      	bne.n	80053e8 <_close_r+0x1c>
 80053e0:	682b      	ldr	r3, [r5, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d000      	beq.n	80053e8 <_close_r+0x1c>
 80053e6:	6023      	str	r3, [r4, #0]
 80053e8:	bd70      	pop	{r4, r5, r6, pc}
 80053ea:	46c0      	nop			@ (mov r8, r8)
 80053ec:	200008a0 	.word	0x200008a0

080053f0 <_lseek_r>:
 80053f0:	b570      	push	{r4, r5, r6, lr}
 80053f2:	0004      	movs	r4, r0
 80053f4:	0008      	movs	r0, r1
 80053f6:	0011      	movs	r1, r2
 80053f8:	001a      	movs	r2, r3
 80053fa:	2300      	movs	r3, #0
 80053fc:	4d05      	ldr	r5, [pc, #20]	@ (8005414 <_lseek_r+0x24>)
 80053fe:	602b      	str	r3, [r5, #0]
 8005400:	f7fb ffa6 	bl	8001350 <_lseek>
 8005404:	1c43      	adds	r3, r0, #1
 8005406:	d103      	bne.n	8005410 <_lseek_r+0x20>
 8005408:	682b      	ldr	r3, [r5, #0]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d000      	beq.n	8005410 <_lseek_r+0x20>
 800540e:	6023      	str	r3, [r4, #0]
 8005410:	bd70      	pop	{r4, r5, r6, pc}
 8005412:	46c0      	nop			@ (mov r8, r8)
 8005414:	200008a0 	.word	0x200008a0

08005418 <_read_r>:
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	0004      	movs	r4, r0
 800541c:	0008      	movs	r0, r1
 800541e:	0011      	movs	r1, r2
 8005420:	001a      	movs	r2, r3
 8005422:	2300      	movs	r3, #0
 8005424:	4d05      	ldr	r5, [pc, #20]	@ (800543c <_read_r+0x24>)
 8005426:	602b      	str	r3, [r5, #0]
 8005428:	f7fb ff65 	bl	80012f6 <_read>
 800542c:	1c43      	adds	r3, r0, #1
 800542e:	d103      	bne.n	8005438 <_read_r+0x20>
 8005430:	682b      	ldr	r3, [r5, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d000      	beq.n	8005438 <_read_r+0x20>
 8005436:	6023      	str	r3, [r4, #0]
 8005438:	bd70      	pop	{r4, r5, r6, pc}
 800543a:	46c0      	nop			@ (mov r8, r8)
 800543c:	200008a0 	.word	0x200008a0

08005440 <_write_r>:
 8005440:	b570      	push	{r4, r5, r6, lr}
 8005442:	0004      	movs	r4, r0
 8005444:	0008      	movs	r0, r1
 8005446:	0011      	movs	r1, r2
 8005448:	001a      	movs	r2, r3
 800544a:	2300      	movs	r3, #0
 800544c:	4d05      	ldr	r5, [pc, #20]	@ (8005464 <_write_r+0x24>)
 800544e:	602b      	str	r3, [r5, #0]
 8005450:	f7fb ff5e 	bl	8001310 <_write>
 8005454:	1c43      	adds	r3, r0, #1
 8005456:	d103      	bne.n	8005460 <_write_r+0x20>
 8005458:	682b      	ldr	r3, [r5, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d000      	beq.n	8005460 <_write_r+0x20>
 800545e:	6023      	str	r3, [r4, #0]
 8005460:	bd70      	pop	{r4, r5, r6, pc}
 8005462:	46c0      	nop			@ (mov r8, r8)
 8005464:	200008a0 	.word	0x200008a0

08005468 <__errno>:
 8005468:	4b01      	ldr	r3, [pc, #4]	@ (8005470 <__errno+0x8>)
 800546a:	6818      	ldr	r0, [r3, #0]
 800546c:	4770      	bx	lr
 800546e:	46c0      	nop			@ (mov r8, r8)
 8005470:	20000018 	.word	0x20000018

08005474 <__libc_init_array>:
 8005474:	b570      	push	{r4, r5, r6, lr}
 8005476:	2600      	movs	r6, #0
 8005478:	4c0c      	ldr	r4, [pc, #48]	@ (80054ac <__libc_init_array+0x38>)
 800547a:	4d0d      	ldr	r5, [pc, #52]	@ (80054b0 <__libc_init_array+0x3c>)
 800547c:	1b64      	subs	r4, r4, r5
 800547e:	10a4      	asrs	r4, r4, #2
 8005480:	42a6      	cmp	r6, r4
 8005482:	d109      	bne.n	8005498 <__libc_init_array+0x24>
 8005484:	2600      	movs	r6, #0
 8005486:	f000 fed7 	bl	8006238 <_init>
 800548a:	4c0a      	ldr	r4, [pc, #40]	@ (80054b4 <__libc_init_array+0x40>)
 800548c:	4d0a      	ldr	r5, [pc, #40]	@ (80054b8 <__libc_init_array+0x44>)
 800548e:	1b64      	subs	r4, r4, r5
 8005490:	10a4      	asrs	r4, r4, #2
 8005492:	42a6      	cmp	r6, r4
 8005494:	d105      	bne.n	80054a2 <__libc_init_array+0x2e>
 8005496:	bd70      	pop	{r4, r5, r6, pc}
 8005498:	00b3      	lsls	r3, r6, #2
 800549a:	58eb      	ldr	r3, [r5, r3]
 800549c:	4798      	blx	r3
 800549e:	3601      	adds	r6, #1
 80054a0:	e7ee      	b.n	8005480 <__libc_init_array+0xc>
 80054a2:	00b3      	lsls	r3, r6, #2
 80054a4:	58eb      	ldr	r3, [r5, r3]
 80054a6:	4798      	blx	r3
 80054a8:	3601      	adds	r6, #1
 80054aa:	e7f2      	b.n	8005492 <__libc_init_array+0x1e>
 80054ac:	080077fc 	.word	0x080077fc
 80054b0:	080077fc 	.word	0x080077fc
 80054b4:	08007800 	.word	0x08007800
 80054b8:	080077fc 	.word	0x080077fc

080054bc <__retarget_lock_init_recursive>:
 80054bc:	4770      	bx	lr

080054be <__retarget_lock_acquire_recursive>:
 80054be:	4770      	bx	lr

080054c0 <__retarget_lock_release_recursive>:
 80054c0:	4770      	bx	lr

080054c2 <memcpy>:
 80054c2:	2300      	movs	r3, #0
 80054c4:	b510      	push	{r4, lr}
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d100      	bne.n	80054cc <memcpy+0xa>
 80054ca:	bd10      	pop	{r4, pc}
 80054cc:	5ccc      	ldrb	r4, [r1, r3]
 80054ce:	54c4      	strb	r4, [r0, r3]
 80054d0:	3301      	adds	r3, #1
 80054d2:	e7f8      	b.n	80054c6 <memcpy+0x4>

080054d4 <_free_r>:
 80054d4:	b570      	push	{r4, r5, r6, lr}
 80054d6:	0005      	movs	r5, r0
 80054d8:	1e0c      	subs	r4, r1, #0
 80054da:	d010      	beq.n	80054fe <_free_r+0x2a>
 80054dc:	3c04      	subs	r4, #4
 80054de:	6823      	ldr	r3, [r4, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	da00      	bge.n	80054e6 <_free_r+0x12>
 80054e4:	18e4      	adds	r4, r4, r3
 80054e6:	0028      	movs	r0, r5
 80054e8:	f000 f8e0 	bl	80056ac <__malloc_lock>
 80054ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005564 <_free_r+0x90>)
 80054ee:	6813      	ldr	r3, [r2, #0]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d105      	bne.n	8005500 <_free_r+0x2c>
 80054f4:	6063      	str	r3, [r4, #4]
 80054f6:	6014      	str	r4, [r2, #0]
 80054f8:	0028      	movs	r0, r5
 80054fa:	f000 f8df 	bl	80056bc <__malloc_unlock>
 80054fe:	bd70      	pop	{r4, r5, r6, pc}
 8005500:	42a3      	cmp	r3, r4
 8005502:	d908      	bls.n	8005516 <_free_r+0x42>
 8005504:	6820      	ldr	r0, [r4, #0]
 8005506:	1821      	adds	r1, r4, r0
 8005508:	428b      	cmp	r3, r1
 800550a:	d1f3      	bne.n	80054f4 <_free_r+0x20>
 800550c:	6819      	ldr	r1, [r3, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	1809      	adds	r1, r1, r0
 8005512:	6021      	str	r1, [r4, #0]
 8005514:	e7ee      	b.n	80054f4 <_free_r+0x20>
 8005516:	001a      	movs	r2, r3
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <_free_r+0x4e>
 800551e:	42a3      	cmp	r3, r4
 8005520:	d9f9      	bls.n	8005516 <_free_r+0x42>
 8005522:	6811      	ldr	r1, [r2, #0]
 8005524:	1850      	adds	r0, r2, r1
 8005526:	42a0      	cmp	r0, r4
 8005528:	d10b      	bne.n	8005542 <_free_r+0x6e>
 800552a:	6820      	ldr	r0, [r4, #0]
 800552c:	1809      	adds	r1, r1, r0
 800552e:	1850      	adds	r0, r2, r1
 8005530:	6011      	str	r1, [r2, #0]
 8005532:	4283      	cmp	r3, r0
 8005534:	d1e0      	bne.n	80054f8 <_free_r+0x24>
 8005536:	6818      	ldr	r0, [r3, #0]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	1841      	adds	r1, r0, r1
 800553c:	6011      	str	r1, [r2, #0]
 800553e:	6053      	str	r3, [r2, #4]
 8005540:	e7da      	b.n	80054f8 <_free_r+0x24>
 8005542:	42a0      	cmp	r0, r4
 8005544:	d902      	bls.n	800554c <_free_r+0x78>
 8005546:	230c      	movs	r3, #12
 8005548:	602b      	str	r3, [r5, #0]
 800554a:	e7d5      	b.n	80054f8 <_free_r+0x24>
 800554c:	6820      	ldr	r0, [r4, #0]
 800554e:	1821      	adds	r1, r4, r0
 8005550:	428b      	cmp	r3, r1
 8005552:	d103      	bne.n	800555c <_free_r+0x88>
 8005554:	6819      	ldr	r1, [r3, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	1809      	adds	r1, r1, r0
 800555a:	6021      	str	r1, [r4, #0]
 800555c:	6063      	str	r3, [r4, #4]
 800555e:	6054      	str	r4, [r2, #4]
 8005560:	e7ca      	b.n	80054f8 <_free_r+0x24>
 8005562:	46c0      	nop			@ (mov r8, r8)
 8005564:	200008ac 	.word	0x200008ac

08005568 <sbrk_aligned>:
 8005568:	b570      	push	{r4, r5, r6, lr}
 800556a:	4e0f      	ldr	r6, [pc, #60]	@ (80055a8 <sbrk_aligned+0x40>)
 800556c:	000d      	movs	r5, r1
 800556e:	6831      	ldr	r1, [r6, #0]
 8005570:	0004      	movs	r4, r0
 8005572:	2900      	cmp	r1, #0
 8005574:	d102      	bne.n	800557c <sbrk_aligned+0x14>
 8005576:	f000 fe09 	bl	800618c <_sbrk_r>
 800557a:	6030      	str	r0, [r6, #0]
 800557c:	0029      	movs	r1, r5
 800557e:	0020      	movs	r0, r4
 8005580:	f000 fe04 	bl	800618c <_sbrk_r>
 8005584:	1c43      	adds	r3, r0, #1
 8005586:	d103      	bne.n	8005590 <sbrk_aligned+0x28>
 8005588:	2501      	movs	r5, #1
 800558a:	426d      	negs	r5, r5
 800558c:	0028      	movs	r0, r5
 800558e:	bd70      	pop	{r4, r5, r6, pc}
 8005590:	2303      	movs	r3, #3
 8005592:	1cc5      	adds	r5, r0, #3
 8005594:	439d      	bics	r5, r3
 8005596:	42a8      	cmp	r0, r5
 8005598:	d0f8      	beq.n	800558c <sbrk_aligned+0x24>
 800559a:	1a29      	subs	r1, r5, r0
 800559c:	0020      	movs	r0, r4
 800559e:	f000 fdf5 	bl	800618c <_sbrk_r>
 80055a2:	3001      	adds	r0, #1
 80055a4:	d1f2      	bne.n	800558c <sbrk_aligned+0x24>
 80055a6:	e7ef      	b.n	8005588 <sbrk_aligned+0x20>
 80055a8:	200008a8 	.word	0x200008a8

080055ac <_malloc_r>:
 80055ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055ae:	2203      	movs	r2, #3
 80055b0:	1ccb      	adds	r3, r1, #3
 80055b2:	4393      	bics	r3, r2
 80055b4:	3308      	adds	r3, #8
 80055b6:	0005      	movs	r5, r0
 80055b8:	001f      	movs	r7, r3
 80055ba:	2b0c      	cmp	r3, #12
 80055bc:	d234      	bcs.n	8005628 <_malloc_r+0x7c>
 80055be:	270c      	movs	r7, #12
 80055c0:	42b9      	cmp	r1, r7
 80055c2:	d833      	bhi.n	800562c <_malloc_r+0x80>
 80055c4:	0028      	movs	r0, r5
 80055c6:	f000 f871 	bl	80056ac <__malloc_lock>
 80055ca:	4e37      	ldr	r6, [pc, #220]	@ (80056a8 <_malloc_r+0xfc>)
 80055cc:	6833      	ldr	r3, [r6, #0]
 80055ce:	001c      	movs	r4, r3
 80055d0:	2c00      	cmp	r4, #0
 80055d2:	d12f      	bne.n	8005634 <_malloc_r+0x88>
 80055d4:	0039      	movs	r1, r7
 80055d6:	0028      	movs	r0, r5
 80055d8:	f7ff ffc6 	bl	8005568 <sbrk_aligned>
 80055dc:	0004      	movs	r4, r0
 80055de:	1c43      	adds	r3, r0, #1
 80055e0:	d15f      	bne.n	80056a2 <_malloc_r+0xf6>
 80055e2:	6834      	ldr	r4, [r6, #0]
 80055e4:	9400      	str	r4, [sp, #0]
 80055e6:	9b00      	ldr	r3, [sp, #0]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d14a      	bne.n	8005682 <_malloc_r+0xd6>
 80055ec:	2c00      	cmp	r4, #0
 80055ee:	d052      	beq.n	8005696 <_malloc_r+0xea>
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	0028      	movs	r0, r5
 80055f4:	18e3      	adds	r3, r4, r3
 80055f6:	9900      	ldr	r1, [sp, #0]
 80055f8:	9301      	str	r3, [sp, #4]
 80055fa:	f000 fdc7 	bl	800618c <_sbrk_r>
 80055fe:	9b01      	ldr	r3, [sp, #4]
 8005600:	4283      	cmp	r3, r0
 8005602:	d148      	bne.n	8005696 <_malloc_r+0xea>
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	0028      	movs	r0, r5
 8005608:	1aff      	subs	r7, r7, r3
 800560a:	0039      	movs	r1, r7
 800560c:	f7ff ffac 	bl	8005568 <sbrk_aligned>
 8005610:	3001      	adds	r0, #1
 8005612:	d040      	beq.n	8005696 <_malloc_r+0xea>
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	19db      	adds	r3, r3, r7
 8005618:	6023      	str	r3, [r4, #0]
 800561a:	6833      	ldr	r3, [r6, #0]
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	2a00      	cmp	r2, #0
 8005620:	d133      	bne.n	800568a <_malloc_r+0xde>
 8005622:	9b00      	ldr	r3, [sp, #0]
 8005624:	6033      	str	r3, [r6, #0]
 8005626:	e019      	b.n	800565c <_malloc_r+0xb0>
 8005628:	2b00      	cmp	r3, #0
 800562a:	dac9      	bge.n	80055c0 <_malloc_r+0x14>
 800562c:	230c      	movs	r3, #12
 800562e:	602b      	str	r3, [r5, #0]
 8005630:	2000      	movs	r0, #0
 8005632:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005634:	6821      	ldr	r1, [r4, #0]
 8005636:	1bc9      	subs	r1, r1, r7
 8005638:	d420      	bmi.n	800567c <_malloc_r+0xd0>
 800563a:	290b      	cmp	r1, #11
 800563c:	d90a      	bls.n	8005654 <_malloc_r+0xa8>
 800563e:	19e2      	adds	r2, r4, r7
 8005640:	6027      	str	r7, [r4, #0]
 8005642:	42a3      	cmp	r3, r4
 8005644:	d104      	bne.n	8005650 <_malloc_r+0xa4>
 8005646:	6032      	str	r2, [r6, #0]
 8005648:	6863      	ldr	r3, [r4, #4]
 800564a:	6011      	str	r1, [r2, #0]
 800564c:	6053      	str	r3, [r2, #4]
 800564e:	e005      	b.n	800565c <_malloc_r+0xb0>
 8005650:	605a      	str	r2, [r3, #4]
 8005652:	e7f9      	b.n	8005648 <_malloc_r+0x9c>
 8005654:	6862      	ldr	r2, [r4, #4]
 8005656:	42a3      	cmp	r3, r4
 8005658:	d10e      	bne.n	8005678 <_malloc_r+0xcc>
 800565a:	6032      	str	r2, [r6, #0]
 800565c:	0028      	movs	r0, r5
 800565e:	f000 f82d 	bl	80056bc <__malloc_unlock>
 8005662:	0020      	movs	r0, r4
 8005664:	2207      	movs	r2, #7
 8005666:	300b      	adds	r0, #11
 8005668:	1d23      	adds	r3, r4, #4
 800566a:	4390      	bics	r0, r2
 800566c:	1ac2      	subs	r2, r0, r3
 800566e:	4298      	cmp	r0, r3
 8005670:	d0df      	beq.n	8005632 <_malloc_r+0x86>
 8005672:	1a1b      	subs	r3, r3, r0
 8005674:	50a3      	str	r3, [r4, r2]
 8005676:	e7dc      	b.n	8005632 <_malloc_r+0x86>
 8005678:	605a      	str	r2, [r3, #4]
 800567a:	e7ef      	b.n	800565c <_malloc_r+0xb0>
 800567c:	0023      	movs	r3, r4
 800567e:	6864      	ldr	r4, [r4, #4]
 8005680:	e7a6      	b.n	80055d0 <_malloc_r+0x24>
 8005682:	9c00      	ldr	r4, [sp, #0]
 8005684:	6863      	ldr	r3, [r4, #4]
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	e7ad      	b.n	80055e6 <_malloc_r+0x3a>
 800568a:	001a      	movs	r2, r3
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	42a3      	cmp	r3, r4
 8005690:	d1fb      	bne.n	800568a <_malloc_r+0xde>
 8005692:	2300      	movs	r3, #0
 8005694:	e7da      	b.n	800564c <_malloc_r+0xa0>
 8005696:	230c      	movs	r3, #12
 8005698:	0028      	movs	r0, r5
 800569a:	602b      	str	r3, [r5, #0]
 800569c:	f000 f80e 	bl	80056bc <__malloc_unlock>
 80056a0:	e7c6      	b.n	8005630 <_malloc_r+0x84>
 80056a2:	6007      	str	r7, [r0, #0]
 80056a4:	e7da      	b.n	800565c <_malloc_r+0xb0>
 80056a6:	46c0      	nop			@ (mov r8, r8)
 80056a8:	200008ac 	.word	0x200008ac

080056ac <__malloc_lock>:
 80056ac:	b510      	push	{r4, lr}
 80056ae:	4802      	ldr	r0, [pc, #8]	@ (80056b8 <__malloc_lock+0xc>)
 80056b0:	f7ff ff05 	bl	80054be <__retarget_lock_acquire_recursive>
 80056b4:	bd10      	pop	{r4, pc}
 80056b6:	46c0      	nop			@ (mov r8, r8)
 80056b8:	200008a4 	.word	0x200008a4

080056bc <__malloc_unlock>:
 80056bc:	b510      	push	{r4, lr}
 80056be:	4802      	ldr	r0, [pc, #8]	@ (80056c8 <__malloc_unlock+0xc>)
 80056c0:	f7ff fefe 	bl	80054c0 <__retarget_lock_release_recursive>
 80056c4:	bd10      	pop	{r4, pc}
 80056c6:	46c0      	nop			@ (mov r8, r8)
 80056c8:	200008a4 	.word	0x200008a4

080056cc <__ssputs_r>:
 80056cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ce:	688e      	ldr	r6, [r1, #8]
 80056d0:	b085      	sub	sp, #20
 80056d2:	001f      	movs	r7, r3
 80056d4:	000c      	movs	r4, r1
 80056d6:	680b      	ldr	r3, [r1, #0]
 80056d8:	9002      	str	r0, [sp, #8]
 80056da:	9203      	str	r2, [sp, #12]
 80056dc:	42be      	cmp	r6, r7
 80056de:	d830      	bhi.n	8005742 <__ssputs_r+0x76>
 80056e0:	210c      	movs	r1, #12
 80056e2:	5e62      	ldrsh	r2, [r4, r1]
 80056e4:	2190      	movs	r1, #144	@ 0x90
 80056e6:	00c9      	lsls	r1, r1, #3
 80056e8:	420a      	tst	r2, r1
 80056ea:	d028      	beq.n	800573e <__ssputs_r+0x72>
 80056ec:	2003      	movs	r0, #3
 80056ee:	6921      	ldr	r1, [r4, #16]
 80056f0:	1a5b      	subs	r3, r3, r1
 80056f2:	9301      	str	r3, [sp, #4]
 80056f4:	6963      	ldr	r3, [r4, #20]
 80056f6:	4343      	muls	r3, r0
 80056f8:	9801      	ldr	r0, [sp, #4]
 80056fa:	0fdd      	lsrs	r5, r3, #31
 80056fc:	18ed      	adds	r5, r5, r3
 80056fe:	1c7b      	adds	r3, r7, #1
 8005700:	181b      	adds	r3, r3, r0
 8005702:	106d      	asrs	r5, r5, #1
 8005704:	42ab      	cmp	r3, r5
 8005706:	d900      	bls.n	800570a <__ssputs_r+0x3e>
 8005708:	001d      	movs	r5, r3
 800570a:	0552      	lsls	r2, r2, #21
 800570c:	d528      	bpl.n	8005760 <__ssputs_r+0x94>
 800570e:	0029      	movs	r1, r5
 8005710:	9802      	ldr	r0, [sp, #8]
 8005712:	f7ff ff4b 	bl	80055ac <_malloc_r>
 8005716:	1e06      	subs	r6, r0, #0
 8005718:	d02c      	beq.n	8005774 <__ssputs_r+0xa8>
 800571a:	9a01      	ldr	r2, [sp, #4]
 800571c:	6921      	ldr	r1, [r4, #16]
 800571e:	f7ff fed0 	bl	80054c2 <memcpy>
 8005722:	89a2      	ldrh	r2, [r4, #12]
 8005724:	4b18      	ldr	r3, [pc, #96]	@ (8005788 <__ssputs_r+0xbc>)
 8005726:	401a      	ands	r2, r3
 8005728:	2380      	movs	r3, #128	@ 0x80
 800572a:	4313      	orrs	r3, r2
 800572c:	81a3      	strh	r3, [r4, #12]
 800572e:	9b01      	ldr	r3, [sp, #4]
 8005730:	6126      	str	r6, [r4, #16]
 8005732:	18f6      	adds	r6, r6, r3
 8005734:	6026      	str	r6, [r4, #0]
 8005736:	003e      	movs	r6, r7
 8005738:	6165      	str	r5, [r4, #20]
 800573a:	1aed      	subs	r5, r5, r3
 800573c:	60a5      	str	r5, [r4, #8]
 800573e:	42be      	cmp	r6, r7
 8005740:	d900      	bls.n	8005744 <__ssputs_r+0x78>
 8005742:	003e      	movs	r6, r7
 8005744:	0032      	movs	r2, r6
 8005746:	9903      	ldr	r1, [sp, #12]
 8005748:	6820      	ldr	r0, [r4, #0]
 800574a:	f7ff fe25 	bl	8005398 <memmove>
 800574e:	2000      	movs	r0, #0
 8005750:	68a3      	ldr	r3, [r4, #8]
 8005752:	1b9b      	subs	r3, r3, r6
 8005754:	60a3      	str	r3, [r4, #8]
 8005756:	6823      	ldr	r3, [r4, #0]
 8005758:	199b      	adds	r3, r3, r6
 800575a:	6023      	str	r3, [r4, #0]
 800575c:	b005      	add	sp, #20
 800575e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005760:	002a      	movs	r2, r5
 8005762:	9802      	ldr	r0, [sp, #8]
 8005764:	f000 fd2f 	bl	80061c6 <_realloc_r>
 8005768:	1e06      	subs	r6, r0, #0
 800576a:	d1e0      	bne.n	800572e <__ssputs_r+0x62>
 800576c:	6921      	ldr	r1, [r4, #16]
 800576e:	9802      	ldr	r0, [sp, #8]
 8005770:	f7ff feb0 	bl	80054d4 <_free_r>
 8005774:	230c      	movs	r3, #12
 8005776:	2001      	movs	r0, #1
 8005778:	9a02      	ldr	r2, [sp, #8]
 800577a:	4240      	negs	r0, r0
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	89a2      	ldrh	r2, [r4, #12]
 8005780:	3334      	adds	r3, #52	@ 0x34
 8005782:	4313      	orrs	r3, r2
 8005784:	81a3      	strh	r3, [r4, #12]
 8005786:	e7e9      	b.n	800575c <__ssputs_r+0x90>
 8005788:	fffffb7f 	.word	0xfffffb7f

0800578c <_svfiprintf_r>:
 800578c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800578e:	b0a1      	sub	sp, #132	@ 0x84
 8005790:	9003      	str	r0, [sp, #12]
 8005792:	001d      	movs	r5, r3
 8005794:	898b      	ldrh	r3, [r1, #12]
 8005796:	000f      	movs	r7, r1
 8005798:	0016      	movs	r6, r2
 800579a:	061b      	lsls	r3, r3, #24
 800579c:	d511      	bpl.n	80057c2 <_svfiprintf_r+0x36>
 800579e:	690b      	ldr	r3, [r1, #16]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10e      	bne.n	80057c2 <_svfiprintf_r+0x36>
 80057a4:	2140      	movs	r1, #64	@ 0x40
 80057a6:	f7ff ff01 	bl	80055ac <_malloc_r>
 80057aa:	6038      	str	r0, [r7, #0]
 80057ac:	6138      	str	r0, [r7, #16]
 80057ae:	2800      	cmp	r0, #0
 80057b0:	d105      	bne.n	80057be <_svfiprintf_r+0x32>
 80057b2:	230c      	movs	r3, #12
 80057b4:	9a03      	ldr	r2, [sp, #12]
 80057b6:	6013      	str	r3, [r2, #0]
 80057b8:	2001      	movs	r0, #1
 80057ba:	4240      	negs	r0, r0
 80057bc:	e0cf      	b.n	800595e <_svfiprintf_r+0x1d2>
 80057be:	2340      	movs	r3, #64	@ 0x40
 80057c0:	617b      	str	r3, [r7, #20]
 80057c2:	2300      	movs	r3, #0
 80057c4:	ac08      	add	r4, sp, #32
 80057c6:	6163      	str	r3, [r4, #20]
 80057c8:	3320      	adds	r3, #32
 80057ca:	7663      	strb	r3, [r4, #25]
 80057cc:	3310      	adds	r3, #16
 80057ce:	76a3      	strb	r3, [r4, #26]
 80057d0:	9507      	str	r5, [sp, #28]
 80057d2:	0035      	movs	r5, r6
 80057d4:	782b      	ldrb	r3, [r5, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <_svfiprintf_r+0x52>
 80057da:	2b25      	cmp	r3, #37	@ 0x25
 80057dc:	d148      	bne.n	8005870 <_svfiprintf_r+0xe4>
 80057de:	1bab      	subs	r3, r5, r6
 80057e0:	9305      	str	r3, [sp, #20]
 80057e2:	42b5      	cmp	r5, r6
 80057e4:	d00b      	beq.n	80057fe <_svfiprintf_r+0x72>
 80057e6:	0032      	movs	r2, r6
 80057e8:	0039      	movs	r1, r7
 80057ea:	9803      	ldr	r0, [sp, #12]
 80057ec:	f7ff ff6e 	bl	80056cc <__ssputs_r>
 80057f0:	3001      	adds	r0, #1
 80057f2:	d100      	bne.n	80057f6 <_svfiprintf_r+0x6a>
 80057f4:	e0ae      	b.n	8005954 <_svfiprintf_r+0x1c8>
 80057f6:	6963      	ldr	r3, [r4, #20]
 80057f8:	9a05      	ldr	r2, [sp, #20]
 80057fa:	189b      	adds	r3, r3, r2
 80057fc:	6163      	str	r3, [r4, #20]
 80057fe:	782b      	ldrb	r3, [r5, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d100      	bne.n	8005806 <_svfiprintf_r+0x7a>
 8005804:	e0a6      	b.n	8005954 <_svfiprintf_r+0x1c8>
 8005806:	2201      	movs	r2, #1
 8005808:	2300      	movs	r3, #0
 800580a:	4252      	negs	r2, r2
 800580c:	6062      	str	r2, [r4, #4]
 800580e:	a904      	add	r1, sp, #16
 8005810:	3254      	adds	r2, #84	@ 0x54
 8005812:	1852      	adds	r2, r2, r1
 8005814:	1c6e      	adds	r6, r5, #1
 8005816:	6023      	str	r3, [r4, #0]
 8005818:	60e3      	str	r3, [r4, #12]
 800581a:	60a3      	str	r3, [r4, #8]
 800581c:	7013      	strb	r3, [r2, #0]
 800581e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005820:	4b54      	ldr	r3, [pc, #336]	@ (8005974 <_svfiprintf_r+0x1e8>)
 8005822:	2205      	movs	r2, #5
 8005824:	0018      	movs	r0, r3
 8005826:	7831      	ldrb	r1, [r6, #0]
 8005828:	9305      	str	r3, [sp, #20]
 800582a:	f000 fcc1 	bl	80061b0 <memchr>
 800582e:	1c75      	adds	r5, r6, #1
 8005830:	2800      	cmp	r0, #0
 8005832:	d11f      	bne.n	8005874 <_svfiprintf_r+0xe8>
 8005834:	6822      	ldr	r2, [r4, #0]
 8005836:	06d3      	lsls	r3, r2, #27
 8005838:	d504      	bpl.n	8005844 <_svfiprintf_r+0xb8>
 800583a:	2353      	movs	r3, #83	@ 0x53
 800583c:	a904      	add	r1, sp, #16
 800583e:	185b      	adds	r3, r3, r1
 8005840:	2120      	movs	r1, #32
 8005842:	7019      	strb	r1, [r3, #0]
 8005844:	0713      	lsls	r3, r2, #28
 8005846:	d504      	bpl.n	8005852 <_svfiprintf_r+0xc6>
 8005848:	2353      	movs	r3, #83	@ 0x53
 800584a:	a904      	add	r1, sp, #16
 800584c:	185b      	adds	r3, r3, r1
 800584e:	212b      	movs	r1, #43	@ 0x2b
 8005850:	7019      	strb	r1, [r3, #0]
 8005852:	7833      	ldrb	r3, [r6, #0]
 8005854:	2b2a      	cmp	r3, #42	@ 0x2a
 8005856:	d016      	beq.n	8005886 <_svfiprintf_r+0xfa>
 8005858:	0035      	movs	r5, r6
 800585a:	2100      	movs	r1, #0
 800585c:	200a      	movs	r0, #10
 800585e:	68e3      	ldr	r3, [r4, #12]
 8005860:	782a      	ldrb	r2, [r5, #0]
 8005862:	1c6e      	adds	r6, r5, #1
 8005864:	3a30      	subs	r2, #48	@ 0x30
 8005866:	2a09      	cmp	r2, #9
 8005868:	d950      	bls.n	800590c <_svfiprintf_r+0x180>
 800586a:	2900      	cmp	r1, #0
 800586c:	d111      	bne.n	8005892 <_svfiprintf_r+0x106>
 800586e:	e017      	b.n	80058a0 <_svfiprintf_r+0x114>
 8005870:	3501      	adds	r5, #1
 8005872:	e7af      	b.n	80057d4 <_svfiprintf_r+0x48>
 8005874:	9b05      	ldr	r3, [sp, #20]
 8005876:	6822      	ldr	r2, [r4, #0]
 8005878:	1ac0      	subs	r0, r0, r3
 800587a:	2301      	movs	r3, #1
 800587c:	4083      	lsls	r3, r0
 800587e:	4313      	orrs	r3, r2
 8005880:	002e      	movs	r6, r5
 8005882:	6023      	str	r3, [r4, #0]
 8005884:	e7cc      	b.n	8005820 <_svfiprintf_r+0x94>
 8005886:	9b07      	ldr	r3, [sp, #28]
 8005888:	1d19      	adds	r1, r3, #4
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	9107      	str	r1, [sp, #28]
 800588e:	2b00      	cmp	r3, #0
 8005890:	db01      	blt.n	8005896 <_svfiprintf_r+0x10a>
 8005892:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005894:	e004      	b.n	80058a0 <_svfiprintf_r+0x114>
 8005896:	425b      	negs	r3, r3
 8005898:	60e3      	str	r3, [r4, #12]
 800589a:	2302      	movs	r3, #2
 800589c:	4313      	orrs	r3, r2
 800589e:	6023      	str	r3, [r4, #0]
 80058a0:	782b      	ldrb	r3, [r5, #0]
 80058a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80058a4:	d10c      	bne.n	80058c0 <_svfiprintf_r+0x134>
 80058a6:	786b      	ldrb	r3, [r5, #1]
 80058a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80058aa:	d134      	bne.n	8005916 <_svfiprintf_r+0x18a>
 80058ac:	9b07      	ldr	r3, [sp, #28]
 80058ae:	3502      	adds	r5, #2
 80058b0:	1d1a      	adds	r2, r3, #4
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	9207      	str	r2, [sp, #28]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	da01      	bge.n	80058be <_svfiprintf_r+0x132>
 80058ba:	2301      	movs	r3, #1
 80058bc:	425b      	negs	r3, r3
 80058be:	9309      	str	r3, [sp, #36]	@ 0x24
 80058c0:	4e2d      	ldr	r6, [pc, #180]	@ (8005978 <_svfiprintf_r+0x1ec>)
 80058c2:	2203      	movs	r2, #3
 80058c4:	0030      	movs	r0, r6
 80058c6:	7829      	ldrb	r1, [r5, #0]
 80058c8:	f000 fc72 	bl	80061b0 <memchr>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	d006      	beq.n	80058de <_svfiprintf_r+0x152>
 80058d0:	2340      	movs	r3, #64	@ 0x40
 80058d2:	1b80      	subs	r0, r0, r6
 80058d4:	4083      	lsls	r3, r0
 80058d6:	6822      	ldr	r2, [r4, #0]
 80058d8:	3501      	adds	r5, #1
 80058da:	4313      	orrs	r3, r2
 80058dc:	6023      	str	r3, [r4, #0]
 80058de:	7829      	ldrb	r1, [r5, #0]
 80058e0:	2206      	movs	r2, #6
 80058e2:	4826      	ldr	r0, [pc, #152]	@ (800597c <_svfiprintf_r+0x1f0>)
 80058e4:	1c6e      	adds	r6, r5, #1
 80058e6:	7621      	strb	r1, [r4, #24]
 80058e8:	f000 fc62 	bl	80061b0 <memchr>
 80058ec:	2800      	cmp	r0, #0
 80058ee:	d038      	beq.n	8005962 <_svfiprintf_r+0x1d6>
 80058f0:	4b23      	ldr	r3, [pc, #140]	@ (8005980 <_svfiprintf_r+0x1f4>)
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d122      	bne.n	800593c <_svfiprintf_r+0x1b0>
 80058f6:	2207      	movs	r2, #7
 80058f8:	9b07      	ldr	r3, [sp, #28]
 80058fa:	3307      	adds	r3, #7
 80058fc:	4393      	bics	r3, r2
 80058fe:	3308      	adds	r3, #8
 8005900:	9307      	str	r3, [sp, #28]
 8005902:	6963      	ldr	r3, [r4, #20]
 8005904:	9a04      	ldr	r2, [sp, #16]
 8005906:	189b      	adds	r3, r3, r2
 8005908:	6163      	str	r3, [r4, #20]
 800590a:	e762      	b.n	80057d2 <_svfiprintf_r+0x46>
 800590c:	4343      	muls	r3, r0
 800590e:	0035      	movs	r5, r6
 8005910:	2101      	movs	r1, #1
 8005912:	189b      	adds	r3, r3, r2
 8005914:	e7a4      	b.n	8005860 <_svfiprintf_r+0xd4>
 8005916:	2300      	movs	r3, #0
 8005918:	200a      	movs	r0, #10
 800591a:	0019      	movs	r1, r3
 800591c:	3501      	adds	r5, #1
 800591e:	6063      	str	r3, [r4, #4]
 8005920:	782a      	ldrb	r2, [r5, #0]
 8005922:	1c6e      	adds	r6, r5, #1
 8005924:	3a30      	subs	r2, #48	@ 0x30
 8005926:	2a09      	cmp	r2, #9
 8005928:	d903      	bls.n	8005932 <_svfiprintf_r+0x1a6>
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0c8      	beq.n	80058c0 <_svfiprintf_r+0x134>
 800592e:	9109      	str	r1, [sp, #36]	@ 0x24
 8005930:	e7c6      	b.n	80058c0 <_svfiprintf_r+0x134>
 8005932:	4341      	muls	r1, r0
 8005934:	0035      	movs	r5, r6
 8005936:	2301      	movs	r3, #1
 8005938:	1889      	adds	r1, r1, r2
 800593a:	e7f1      	b.n	8005920 <_svfiprintf_r+0x194>
 800593c:	aa07      	add	r2, sp, #28
 800593e:	9200      	str	r2, [sp, #0]
 8005940:	0021      	movs	r1, r4
 8005942:	003a      	movs	r2, r7
 8005944:	4b0f      	ldr	r3, [pc, #60]	@ (8005984 <_svfiprintf_r+0x1f8>)
 8005946:	9803      	ldr	r0, [sp, #12]
 8005948:	e000      	b.n	800594c <_svfiprintf_r+0x1c0>
 800594a:	bf00      	nop
 800594c:	9004      	str	r0, [sp, #16]
 800594e:	9b04      	ldr	r3, [sp, #16]
 8005950:	3301      	adds	r3, #1
 8005952:	d1d6      	bne.n	8005902 <_svfiprintf_r+0x176>
 8005954:	89bb      	ldrh	r3, [r7, #12]
 8005956:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005958:	065b      	lsls	r3, r3, #25
 800595a:	d500      	bpl.n	800595e <_svfiprintf_r+0x1d2>
 800595c:	e72c      	b.n	80057b8 <_svfiprintf_r+0x2c>
 800595e:	b021      	add	sp, #132	@ 0x84
 8005960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005962:	aa07      	add	r2, sp, #28
 8005964:	9200      	str	r2, [sp, #0]
 8005966:	0021      	movs	r1, r4
 8005968:	003a      	movs	r2, r7
 800596a:	4b06      	ldr	r3, [pc, #24]	@ (8005984 <_svfiprintf_r+0x1f8>)
 800596c:	9803      	ldr	r0, [sp, #12]
 800596e:	f000 f9bf 	bl	8005cf0 <_printf_i>
 8005972:	e7eb      	b.n	800594c <_svfiprintf_r+0x1c0>
 8005974:	0800631c 	.word	0x0800631c
 8005978:	08006322 	.word	0x08006322
 800597c:	08006326 	.word	0x08006326
 8005980:	00000000 	.word	0x00000000
 8005984:	080056cd 	.word	0x080056cd

08005988 <__sfputc_r>:
 8005988:	6893      	ldr	r3, [r2, #8]
 800598a:	b510      	push	{r4, lr}
 800598c:	3b01      	subs	r3, #1
 800598e:	6093      	str	r3, [r2, #8]
 8005990:	2b00      	cmp	r3, #0
 8005992:	da04      	bge.n	800599e <__sfputc_r+0x16>
 8005994:	6994      	ldr	r4, [r2, #24]
 8005996:	42a3      	cmp	r3, r4
 8005998:	db07      	blt.n	80059aa <__sfputc_r+0x22>
 800599a:	290a      	cmp	r1, #10
 800599c:	d005      	beq.n	80059aa <__sfputc_r+0x22>
 800599e:	6813      	ldr	r3, [r2, #0]
 80059a0:	1c58      	adds	r0, r3, #1
 80059a2:	6010      	str	r0, [r2, #0]
 80059a4:	7019      	strb	r1, [r3, #0]
 80059a6:	0008      	movs	r0, r1
 80059a8:	bd10      	pop	{r4, pc}
 80059aa:	f7ff fc55 	bl	8005258 <__swbuf_r>
 80059ae:	0001      	movs	r1, r0
 80059b0:	e7f9      	b.n	80059a6 <__sfputc_r+0x1e>

080059b2 <__sfputs_r>:
 80059b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059b4:	0006      	movs	r6, r0
 80059b6:	000f      	movs	r7, r1
 80059b8:	0014      	movs	r4, r2
 80059ba:	18d5      	adds	r5, r2, r3
 80059bc:	42ac      	cmp	r4, r5
 80059be:	d101      	bne.n	80059c4 <__sfputs_r+0x12>
 80059c0:	2000      	movs	r0, #0
 80059c2:	e007      	b.n	80059d4 <__sfputs_r+0x22>
 80059c4:	7821      	ldrb	r1, [r4, #0]
 80059c6:	003a      	movs	r2, r7
 80059c8:	0030      	movs	r0, r6
 80059ca:	f7ff ffdd 	bl	8005988 <__sfputc_r>
 80059ce:	3401      	adds	r4, #1
 80059d0:	1c43      	adds	r3, r0, #1
 80059d2:	d1f3      	bne.n	80059bc <__sfputs_r+0xa>
 80059d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080059d8 <_vfiprintf_r>:
 80059d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059da:	b0a1      	sub	sp, #132	@ 0x84
 80059dc:	000f      	movs	r7, r1
 80059de:	0015      	movs	r5, r2
 80059e0:	001e      	movs	r6, r3
 80059e2:	9003      	str	r0, [sp, #12]
 80059e4:	2800      	cmp	r0, #0
 80059e6:	d004      	beq.n	80059f2 <_vfiprintf_r+0x1a>
 80059e8:	6a03      	ldr	r3, [r0, #32]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <_vfiprintf_r+0x1a>
 80059ee:	f7ff fb21 	bl	8005034 <__sinit>
 80059f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059f4:	07db      	lsls	r3, r3, #31
 80059f6:	d405      	bmi.n	8005a04 <_vfiprintf_r+0x2c>
 80059f8:	89bb      	ldrh	r3, [r7, #12]
 80059fa:	059b      	lsls	r3, r3, #22
 80059fc:	d402      	bmi.n	8005a04 <_vfiprintf_r+0x2c>
 80059fe:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005a00:	f7ff fd5d 	bl	80054be <__retarget_lock_acquire_recursive>
 8005a04:	89bb      	ldrh	r3, [r7, #12]
 8005a06:	071b      	lsls	r3, r3, #28
 8005a08:	d502      	bpl.n	8005a10 <_vfiprintf_r+0x38>
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d113      	bne.n	8005a38 <_vfiprintf_r+0x60>
 8005a10:	0039      	movs	r1, r7
 8005a12:	9803      	ldr	r0, [sp, #12]
 8005a14:	f7ff fc62 	bl	80052dc <__swsetup_r>
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	d00d      	beq.n	8005a38 <_vfiprintf_r+0x60>
 8005a1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a1e:	07db      	lsls	r3, r3, #31
 8005a20:	d503      	bpl.n	8005a2a <_vfiprintf_r+0x52>
 8005a22:	2001      	movs	r0, #1
 8005a24:	4240      	negs	r0, r0
 8005a26:	b021      	add	sp, #132	@ 0x84
 8005a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a2a:	89bb      	ldrh	r3, [r7, #12]
 8005a2c:	059b      	lsls	r3, r3, #22
 8005a2e:	d4f8      	bmi.n	8005a22 <_vfiprintf_r+0x4a>
 8005a30:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005a32:	f7ff fd45 	bl	80054c0 <__retarget_lock_release_recursive>
 8005a36:	e7f4      	b.n	8005a22 <_vfiprintf_r+0x4a>
 8005a38:	2300      	movs	r3, #0
 8005a3a:	ac08      	add	r4, sp, #32
 8005a3c:	6163      	str	r3, [r4, #20]
 8005a3e:	3320      	adds	r3, #32
 8005a40:	7663      	strb	r3, [r4, #25]
 8005a42:	3310      	adds	r3, #16
 8005a44:	76a3      	strb	r3, [r4, #26]
 8005a46:	9607      	str	r6, [sp, #28]
 8005a48:	002e      	movs	r6, r5
 8005a4a:	7833      	ldrb	r3, [r6, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <_vfiprintf_r+0x7c>
 8005a50:	2b25      	cmp	r3, #37	@ 0x25
 8005a52:	d148      	bne.n	8005ae6 <_vfiprintf_r+0x10e>
 8005a54:	1b73      	subs	r3, r6, r5
 8005a56:	9305      	str	r3, [sp, #20]
 8005a58:	42ae      	cmp	r6, r5
 8005a5a:	d00b      	beq.n	8005a74 <_vfiprintf_r+0x9c>
 8005a5c:	002a      	movs	r2, r5
 8005a5e:	0039      	movs	r1, r7
 8005a60:	9803      	ldr	r0, [sp, #12]
 8005a62:	f7ff ffa6 	bl	80059b2 <__sfputs_r>
 8005a66:	3001      	adds	r0, #1
 8005a68:	d100      	bne.n	8005a6c <_vfiprintf_r+0x94>
 8005a6a:	e0ae      	b.n	8005bca <_vfiprintf_r+0x1f2>
 8005a6c:	6963      	ldr	r3, [r4, #20]
 8005a6e:	9a05      	ldr	r2, [sp, #20]
 8005a70:	189b      	adds	r3, r3, r2
 8005a72:	6163      	str	r3, [r4, #20]
 8005a74:	7833      	ldrb	r3, [r6, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d100      	bne.n	8005a7c <_vfiprintf_r+0xa4>
 8005a7a:	e0a6      	b.n	8005bca <_vfiprintf_r+0x1f2>
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	2300      	movs	r3, #0
 8005a80:	4252      	negs	r2, r2
 8005a82:	6062      	str	r2, [r4, #4]
 8005a84:	a904      	add	r1, sp, #16
 8005a86:	3254      	adds	r2, #84	@ 0x54
 8005a88:	1852      	adds	r2, r2, r1
 8005a8a:	1c75      	adds	r5, r6, #1
 8005a8c:	6023      	str	r3, [r4, #0]
 8005a8e:	60e3      	str	r3, [r4, #12]
 8005a90:	60a3      	str	r3, [r4, #8]
 8005a92:	7013      	strb	r3, [r2, #0]
 8005a94:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005a96:	4b59      	ldr	r3, [pc, #356]	@ (8005bfc <_vfiprintf_r+0x224>)
 8005a98:	2205      	movs	r2, #5
 8005a9a:	0018      	movs	r0, r3
 8005a9c:	7829      	ldrb	r1, [r5, #0]
 8005a9e:	9305      	str	r3, [sp, #20]
 8005aa0:	f000 fb86 	bl	80061b0 <memchr>
 8005aa4:	1c6e      	adds	r6, r5, #1
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d11f      	bne.n	8005aea <_vfiprintf_r+0x112>
 8005aaa:	6822      	ldr	r2, [r4, #0]
 8005aac:	06d3      	lsls	r3, r2, #27
 8005aae:	d504      	bpl.n	8005aba <_vfiprintf_r+0xe2>
 8005ab0:	2353      	movs	r3, #83	@ 0x53
 8005ab2:	a904      	add	r1, sp, #16
 8005ab4:	185b      	adds	r3, r3, r1
 8005ab6:	2120      	movs	r1, #32
 8005ab8:	7019      	strb	r1, [r3, #0]
 8005aba:	0713      	lsls	r3, r2, #28
 8005abc:	d504      	bpl.n	8005ac8 <_vfiprintf_r+0xf0>
 8005abe:	2353      	movs	r3, #83	@ 0x53
 8005ac0:	a904      	add	r1, sp, #16
 8005ac2:	185b      	adds	r3, r3, r1
 8005ac4:	212b      	movs	r1, #43	@ 0x2b
 8005ac6:	7019      	strb	r1, [r3, #0]
 8005ac8:	782b      	ldrb	r3, [r5, #0]
 8005aca:	2b2a      	cmp	r3, #42	@ 0x2a
 8005acc:	d016      	beq.n	8005afc <_vfiprintf_r+0x124>
 8005ace:	002e      	movs	r6, r5
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	200a      	movs	r0, #10
 8005ad4:	68e3      	ldr	r3, [r4, #12]
 8005ad6:	7832      	ldrb	r2, [r6, #0]
 8005ad8:	1c75      	adds	r5, r6, #1
 8005ada:	3a30      	subs	r2, #48	@ 0x30
 8005adc:	2a09      	cmp	r2, #9
 8005ade:	d950      	bls.n	8005b82 <_vfiprintf_r+0x1aa>
 8005ae0:	2900      	cmp	r1, #0
 8005ae2:	d111      	bne.n	8005b08 <_vfiprintf_r+0x130>
 8005ae4:	e017      	b.n	8005b16 <_vfiprintf_r+0x13e>
 8005ae6:	3601      	adds	r6, #1
 8005ae8:	e7af      	b.n	8005a4a <_vfiprintf_r+0x72>
 8005aea:	9b05      	ldr	r3, [sp, #20]
 8005aec:	6822      	ldr	r2, [r4, #0]
 8005aee:	1ac0      	subs	r0, r0, r3
 8005af0:	2301      	movs	r3, #1
 8005af2:	4083      	lsls	r3, r0
 8005af4:	4313      	orrs	r3, r2
 8005af6:	0035      	movs	r5, r6
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	e7cc      	b.n	8005a96 <_vfiprintf_r+0xbe>
 8005afc:	9b07      	ldr	r3, [sp, #28]
 8005afe:	1d19      	adds	r1, r3, #4
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	9107      	str	r1, [sp, #28]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	db01      	blt.n	8005b0c <_vfiprintf_r+0x134>
 8005b08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b0a:	e004      	b.n	8005b16 <_vfiprintf_r+0x13e>
 8005b0c:	425b      	negs	r3, r3
 8005b0e:	60e3      	str	r3, [r4, #12]
 8005b10:	2302      	movs	r3, #2
 8005b12:	4313      	orrs	r3, r2
 8005b14:	6023      	str	r3, [r4, #0]
 8005b16:	7833      	ldrb	r3, [r6, #0]
 8005b18:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b1a:	d10c      	bne.n	8005b36 <_vfiprintf_r+0x15e>
 8005b1c:	7873      	ldrb	r3, [r6, #1]
 8005b1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b20:	d134      	bne.n	8005b8c <_vfiprintf_r+0x1b4>
 8005b22:	9b07      	ldr	r3, [sp, #28]
 8005b24:	3602      	adds	r6, #2
 8005b26:	1d1a      	adds	r2, r3, #4
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	9207      	str	r2, [sp, #28]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	da01      	bge.n	8005b34 <_vfiprintf_r+0x15c>
 8005b30:	2301      	movs	r3, #1
 8005b32:	425b      	negs	r3, r3
 8005b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b36:	4d32      	ldr	r5, [pc, #200]	@ (8005c00 <_vfiprintf_r+0x228>)
 8005b38:	2203      	movs	r2, #3
 8005b3a:	0028      	movs	r0, r5
 8005b3c:	7831      	ldrb	r1, [r6, #0]
 8005b3e:	f000 fb37 	bl	80061b0 <memchr>
 8005b42:	2800      	cmp	r0, #0
 8005b44:	d006      	beq.n	8005b54 <_vfiprintf_r+0x17c>
 8005b46:	2340      	movs	r3, #64	@ 0x40
 8005b48:	1b40      	subs	r0, r0, r5
 8005b4a:	4083      	lsls	r3, r0
 8005b4c:	6822      	ldr	r2, [r4, #0]
 8005b4e:	3601      	adds	r6, #1
 8005b50:	4313      	orrs	r3, r2
 8005b52:	6023      	str	r3, [r4, #0]
 8005b54:	7831      	ldrb	r1, [r6, #0]
 8005b56:	2206      	movs	r2, #6
 8005b58:	482a      	ldr	r0, [pc, #168]	@ (8005c04 <_vfiprintf_r+0x22c>)
 8005b5a:	1c75      	adds	r5, r6, #1
 8005b5c:	7621      	strb	r1, [r4, #24]
 8005b5e:	f000 fb27 	bl	80061b0 <memchr>
 8005b62:	2800      	cmp	r0, #0
 8005b64:	d040      	beq.n	8005be8 <_vfiprintf_r+0x210>
 8005b66:	4b28      	ldr	r3, [pc, #160]	@ (8005c08 <_vfiprintf_r+0x230>)
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d122      	bne.n	8005bb2 <_vfiprintf_r+0x1da>
 8005b6c:	2207      	movs	r2, #7
 8005b6e:	9b07      	ldr	r3, [sp, #28]
 8005b70:	3307      	adds	r3, #7
 8005b72:	4393      	bics	r3, r2
 8005b74:	3308      	adds	r3, #8
 8005b76:	9307      	str	r3, [sp, #28]
 8005b78:	6963      	ldr	r3, [r4, #20]
 8005b7a:	9a04      	ldr	r2, [sp, #16]
 8005b7c:	189b      	adds	r3, r3, r2
 8005b7e:	6163      	str	r3, [r4, #20]
 8005b80:	e762      	b.n	8005a48 <_vfiprintf_r+0x70>
 8005b82:	4343      	muls	r3, r0
 8005b84:	002e      	movs	r6, r5
 8005b86:	2101      	movs	r1, #1
 8005b88:	189b      	adds	r3, r3, r2
 8005b8a:	e7a4      	b.n	8005ad6 <_vfiprintf_r+0xfe>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	200a      	movs	r0, #10
 8005b90:	0019      	movs	r1, r3
 8005b92:	3601      	adds	r6, #1
 8005b94:	6063      	str	r3, [r4, #4]
 8005b96:	7832      	ldrb	r2, [r6, #0]
 8005b98:	1c75      	adds	r5, r6, #1
 8005b9a:	3a30      	subs	r2, #48	@ 0x30
 8005b9c:	2a09      	cmp	r2, #9
 8005b9e:	d903      	bls.n	8005ba8 <_vfiprintf_r+0x1d0>
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d0c8      	beq.n	8005b36 <_vfiprintf_r+0x15e>
 8005ba4:	9109      	str	r1, [sp, #36]	@ 0x24
 8005ba6:	e7c6      	b.n	8005b36 <_vfiprintf_r+0x15e>
 8005ba8:	4341      	muls	r1, r0
 8005baa:	002e      	movs	r6, r5
 8005bac:	2301      	movs	r3, #1
 8005bae:	1889      	adds	r1, r1, r2
 8005bb0:	e7f1      	b.n	8005b96 <_vfiprintf_r+0x1be>
 8005bb2:	aa07      	add	r2, sp, #28
 8005bb4:	9200      	str	r2, [sp, #0]
 8005bb6:	0021      	movs	r1, r4
 8005bb8:	003a      	movs	r2, r7
 8005bba:	4b14      	ldr	r3, [pc, #80]	@ (8005c0c <_vfiprintf_r+0x234>)
 8005bbc:	9803      	ldr	r0, [sp, #12]
 8005bbe:	e000      	b.n	8005bc2 <_vfiprintf_r+0x1ea>
 8005bc0:	bf00      	nop
 8005bc2:	9004      	str	r0, [sp, #16]
 8005bc4:	9b04      	ldr	r3, [sp, #16]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	d1d6      	bne.n	8005b78 <_vfiprintf_r+0x1a0>
 8005bca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bcc:	07db      	lsls	r3, r3, #31
 8005bce:	d405      	bmi.n	8005bdc <_vfiprintf_r+0x204>
 8005bd0:	89bb      	ldrh	r3, [r7, #12]
 8005bd2:	059b      	lsls	r3, r3, #22
 8005bd4:	d402      	bmi.n	8005bdc <_vfiprintf_r+0x204>
 8005bd6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005bd8:	f7ff fc72 	bl	80054c0 <__retarget_lock_release_recursive>
 8005bdc:	89bb      	ldrh	r3, [r7, #12]
 8005bde:	065b      	lsls	r3, r3, #25
 8005be0:	d500      	bpl.n	8005be4 <_vfiprintf_r+0x20c>
 8005be2:	e71e      	b.n	8005a22 <_vfiprintf_r+0x4a>
 8005be4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005be6:	e71e      	b.n	8005a26 <_vfiprintf_r+0x4e>
 8005be8:	aa07      	add	r2, sp, #28
 8005bea:	9200      	str	r2, [sp, #0]
 8005bec:	0021      	movs	r1, r4
 8005bee:	003a      	movs	r2, r7
 8005bf0:	4b06      	ldr	r3, [pc, #24]	@ (8005c0c <_vfiprintf_r+0x234>)
 8005bf2:	9803      	ldr	r0, [sp, #12]
 8005bf4:	f000 f87c 	bl	8005cf0 <_printf_i>
 8005bf8:	e7e3      	b.n	8005bc2 <_vfiprintf_r+0x1ea>
 8005bfa:	46c0      	nop			@ (mov r8, r8)
 8005bfc:	0800631c 	.word	0x0800631c
 8005c00:	08006322 	.word	0x08006322
 8005c04:	08006326 	.word	0x08006326
 8005c08:	00000000 	.word	0x00000000
 8005c0c:	080059b3 	.word	0x080059b3

08005c10 <_printf_common>:
 8005c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c12:	0016      	movs	r6, r2
 8005c14:	9301      	str	r3, [sp, #4]
 8005c16:	688a      	ldr	r2, [r1, #8]
 8005c18:	690b      	ldr	r3, [r1, #16]
 8005c1a:	000c      	movs	r4, r1
 8005c1c:	9000      	str	r0, [sp, #0]
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	da00      	bge.n	8005c24 <_printf_common+0x14>
 8005c22:	0013      	movs	r3, r2
 8005c24:	0022      	movs	r2, r4
 8005c26:	6033      	str	r3, [r6, #0]
 8005c28:	3243      	adds	r2, #67	@ 0x43
 8005c2a:	7812      	ldrb	r2, [r2, #0]
 8005c2c:	2a00      	cmp	r2, #0
 8005c2e:	d001      	beq.n	8005c34 <_printf_common+0x24>
 8005c30:	3301      	adds	r3, #1
 8005c32:	6033      	str	r3, [r6, #0]
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	069b      	lsls	r3, r3, #26
 8005c38:	d502      	bpl.n	8005c40 <_printf_common+0x30>
 8005c3a:	6833      	ldr	r3, [r6, #0]
 8005c3c:	3302      	adds	r3, #2
 8005c3e:	6033      	str	r3, [r6, #0]
 8005c40:	6822      	ldr	r2, [r4, #0]
 8005c42:	2306      	movs	r3, #6
 8005c44:	0015      	movs	r5, r2
 8005c46:	401d      	ands	r5, r3
 8005c48:	421a      	tst	r2, r3
 8005c4a:	d027      	beq.n	8005c9c <_printf_common+0x8c>
 8005c4c:	0023      	movs	r3, r4
 8005c4e:	3343      	adds	r3, #67	@ 0x43
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	1e5a      	subs	r2, r3, #1
 8005c54:	4193      	sbcs	r3, r2
 8005c56:	6822      	ldr	r2, [r4, #0]
 8005c58:	0692      	lsls	r2, r2, #26
 8005c5a:	d430      	bmi.n	8005cbe <_printf_common+0xae>
 8005c5c:	0022      	movs	r2, r4
 8005c5e:	9901      	ldr	r1, [sp, #4]
 8005c60:	9800      	ldr	r0, [sp, #0]
 8005c62:	9d08      	ldr	r5, [sp, #32]
 8005c64:	3243      	adds	r2, #67	@ 0x43
 8005c66:	47a8      	blx	r5
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d025      	beq.n	8005cb8 <_printf_common+0xa8>
 8005c6c:	2206      	movs	r2, #6
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	2500      	movs	r5, #0
 8005c72:	4013      	ands	r3, r2
 8005c74:	2b04      	cmp	r3, #4
 8005c76:	d105      	bne.n	8005c84 <_printf_common+0x74>
 8005c78:	6833      	ldr	r3, [r6, #0]
 8005c7a:	68e5      	ldr	r5, [r4, #12]
 8005c7c:	1aed      	subs	r5, r5, r3
 8005c7e:	43eb      	mvns	r3, r5
 8005c80:	17db      	asrs	r3, r3, #31
 8005c82:	401d      	ands	r5, r3
 8005c84:	68a3      	ldr	r3, [r4, #8]
 8005c86:	6922      	ldr	r2, [r4, #16]
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	dd01      	ble.n	8005c90 <_printf_common+0x80>
 8005c8c:	1a9b      	subs	r3, r3, r2
 8005c8e:	18ed      	adds	r5, r5, r3
 8005c90:	2600      	movs	r6, #0
 8005c92:	42b5      	cmp	r5, r6
 8005c94:	d120      	bne.n	8005cd8 <_printf_common+0xc8>
 8005c96:	2000      	movs	r0, #0
 8005c98:	e010      	b.n	8005cbc <_printf_common+0xac>
 8005c9a:	3501      	adds	r5, #1
 8005c9c:	68e3      	ldr	r3, [r4, #12]
 8005c9e:	6832      	ldr	r2, [r6, #0]
 8005ca0:	1a9b      	subs	r3, r3, r2
 8005ca2:	42ab      	cmp	r3, r5
 8005ca4:	ddd2      	ble.n	8005c4c <_printf_common+0x3c>
 8005ca6:	0022      	movs	r2, r4
 8005ca8:	2301      	movs	r3, #1
 8005caa:	9901      	ldr	r1, [sp, #4]
 8005cac:	9800      	ldr	r0, [sp, #0]
 8005cae:	9f08      	ldr	r7, [sp, #32]
 8005cb0:	3219      	adds	r2, #25
 8005cb2:	47b8      	blx	r7
 8005cb4:	3001      	adds	r0, #1
 8005cb6:	d1f0      	bne.n	8005c9a <_printf_common+0x8a>
 8005cb8:	2001      	movs	r0, #1
 8005cba:	4240      	negs	r0, r0
 8005cbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005cbe:	2030      	movs	r0, #48	@ 0x30
 8005cc0:	18e1      	adds	r1, r4, r3
 8005cc2:	3143      	adds	r1, #67	@ 0x43
 8005cc4:	7008      	strb	r0, [r1, #0]
 8005cc6:	0021      	movs	r1, r4
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	3145      	adds	r1, #69	@ 0x45
 8005ccc:	7809      	ldrb	r1, [r1, #0]
 8005cce:	18a2      	adds	r2, r4, r2
 8005cd0:	3243      	adds	r2, #67	@ 0x43
 8005cd2:	3302      	adds	r3, #2
 8005cd4:	7011      	strb	r1, [r2, #0]
 8005cd6:	e7c1      	b.n	8005c5c <_printf_common+0x4c>
 8005cd8:	0022      	movs	r2, r4
 8005cda:	2301      	movs	r3, #1
 8005cdc:	9901      	ldr	r1, [sp, #4]
 8005cde:	9800      	ldr	r0, [sp, #0]
 8005ce0:	9f08      	ldr	r7, [sp, #32]
 8005ce2:	321a      	adds	r2, #26
 8005ce4:	47b8      	blx	r7
 8005ce6:	3001      	adds	r0, #1
 8005ce8:	d0e6      	beq.n	8005cb8 <_printf_common+0xa8>
 8005cea:	3601      	adds	r6, #1
 8005cec:	e7d1      	b.n	8005c92 <_printf_common+0x82>
	...

08005cf0 <_printf_i>:
 8005cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cf2:	b08b      	sub	sp, #44	@ 0x2c
 8005cf4:	9206      	str	r2, [sp, #24]
 8005cf6:	000a      	movs	r2, r1
 8005cf8:	3243      	adds	r2, #67	@ 0x43
 8005cfa:	9307      	str	r3, [sp, #28]
 8005cfc:	9005      	str	r0, [sp, #20]
 8005cfe:	9203      	str	r2, [sp, #12]
 8005d00:	7e0a      	ldrb	r2, [r1, #24]
 8005d02:	000c      	movs	r4, r1
 8005d04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005d06:	2a78      	cmp	r2, #120	@ 0x78
 8005d08:	d809      	bhi.n	8005d1e <_printf_i+0x2e>
 8005d0a:	2a62      	cmp	r2, #98	@ 0x62
 8005d0c:	d80b      	bhi.n	8005d26 <_printf_i+0x36>
 8005d0e:	2a00      	cmp	r2, #0
 8005d10:	d100      	bne.n	8005d14 <_printf_i+0x24>
 8005d12:	e0ba      	b.n	8005e8a <_printf_i+0x19a>
 8005d14:	497a      	ldr	r1, [pc, #488]	@ (8005f00 <_printf_i+0x210>)
 8005d16:	9104      	str	r1, [sp, #16]
 8005d18:	2a58      	cmp	r2, #88	@ 0x58
 8005d1a:	d100      	bne.n	8005d1e <_printf_i+0x2e>
 8005d1c:	e08e      	b.n	8005e3c <_printf_i+0x14c>
 8005d1e:	0025      	movs	r5, r4
 8005d20:	3542      	adds	r5, #66	@ 0x42
 8005d22:	702a      	strb	r2, [r5, #0]
 8005d24:	e022      	b.n	8005d6c <_printf_i+0x7c>
 8005d26:	0010      	movs	r0, r2
 8005d28:	3863      	subs	r0, #99	@ 0x63
 8005d2a:	2815      	cmp	r0, #21
 8005d2c:	d8f7      	bhi.n	8005d1e <_printf_i+0x2e>
 8005d2e:	f7fa f9f5 	bl	800011c <__gnu_thumb1_case_shi>
 8005d32:	0016      	.short	0x0016
 8005d34:	fff6001f 	.word	0xfff6001f
 8005d38:	fff6fff6 	.word	0xfff6fff6
 8005d3c:	001ffff6 	.word	0x001ffff6
 8005d40:	fff6fff6 	.word	0xfff6fff6
 8005d44:	fff6fff6 	.word	0xfff6fff6
 8005d48:	0036009f 	.word	0x0036009f
 8005d4c:	fff6007e 	.word	0xfff6007e
 8005d50:	00b0fff6 	.word	0x00b0fff6
 8005d54:	0036fff6 	.word	0x0036fff6
 8005d58:	fff6fff6 	.word	0xfff6fff6
 8005d5c:	0082      	.short	0x0082
 8005d5e:	0025      	movs	r5, r4
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	3542      	adds	r5, #66	@ 0x42
 8005d64:	1d11      	adds	r1, r2, #4
 8005d66:	6019      	str	r1, [r3, #0]
 8005d68:	6813      	ldr	r3, [r2, #0]
 8005d6a:	702b      	strb	r3, [r5, #0]
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e09e      	b.n	8005eae <_printf_i+0x1be>
 8005d70:	6818      	ldr	r0, [r3, #0]
 8005d72:	6809      	ldr	r1, [r1, #0]
 8005d74:	1d02      	adds	r2, r0, #4
 8005d76:	060d      	lsls	r5, r1, #24
 8005d78:	d50b      	bpl.n	8005d92 <_printf_i+0xa2>
 8005d7a:	6806      	ldr	r6, [r0, #0]
 8005d7c:	601a      	str	r2, [r3, #0]
 8005d7e:	2e00      	cmp	r6, #0
 8005d80:	da03      	bge.n	8005d8a <_printf_i+0x9a>
 8005d82:	232d      	movs	r3, #45	@ 0x2d
 8005d84:	9a03      	ldr	r2, [sp, #12]
 8005d86:	4276      	negs	r6, r6
 8005d88:	7013      	strb	r3, [r2, #0]
 8005d8a:	4b5d      	ldr	r3, [pc, #372]	@ (8005f00 <_printf_i+0x210>)
 8005d8c:	270a      	movs	r7, #10
 8005d8e:	9304      	str	r3, [sp, #16]
 8005d90:	e018      	b.n	8005dc4 <_printf_i+0xd4>
 8005d92:	6806      	ldr	r6, [r0, #0]
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	0649      	lsls	r1, r1, #25
 8005d98:	d5f1      	bpl.n	8005d7e <_printf_i+0x8e>
 8005d9a:	b236      	sxth	r6, r6
 8005d9c:	e7ef      	b.n	8005d7e <_printf_i+0x8e>
 8005d9e:	6808      	ldr	r0, [r1, #0]
 8005da0:	6819      	ldr	r1, [r3, #0]
 8005da2:	c940      	ldmia	r1!, {r6}
 8005da4:	0605      	lsls	r5, r0, #24
 8005da6:	d402      	bmi.n	8005dae <_printf_i+0xbe>
 8005da8:	0640      	lsls	r0, r0, #25
 8005daa:	d500      	bpl.n	8005dae <_printf_i+0xbe>
 8005dac:	b2b6      	uxth	r6, r6
 8005dae:	6019      	str	r1, [r3, #0]
 8005db0:	4b53      	ldr	r3, [pc, #332]	@ (8005f00 <_printf_i+0x210>)
 8005db2:	270a      	movs	r7, #10
 8005db4:	9304      	str	r3, [sp, #16]
 8005db6:	2a6f      	cmp	r2, #111	@ 0x6f
 8005db8:	d100      	bne.n	8005dbc <_printf_i+0xcc>
 8005dba:	3f02      	subs	r7, #2
 8005dbc:	0023      	movs	r3, r4
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	3343      	adds	r3, #67	@ 0x43
 8005dc2:	701a      	strb	r2, [r3, #0]
 8005dc4:	6863      	ldr	r3, [r4, #4]
 8005dc6:	60a3      	str	r3, [r4, #8]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	db06      	blt.n	8005dda <_printf_i+0xea>
 8005dcc:	2104      	movs	r1, #4
 8005dce:	6822      	ldr	r2, [r4, #0]
 8005dd0:	9d03      	ldr	r5, [sp, #12]
 8005dd2:	438a      	bics	r2, r1
 8005dd4:	6022      	str	r2, [r4, #0]
 8005dd6:	4333      	orrs	r3, r6
 8005dd8:	d00c      	beq.n	8005df4 <_printf_i+0x104>
 8005dda:	9d03      	ldr	r5, [sp, #12]
 8005ddc:	0030      	movs	r0, r6
 8005dde:	0039      	movs	r1, r7
 8005de0:	f7fa fa2c 	bl	800023c <__aeabi_uidivmod>
 8005de4:	9b04      	ldr	r3, [sp, #16]
 8005de6:	3d01      	subs	r5, #1
 8005de8:	5c5b      	ldrb	r3, [r3, r1]
 8005dea:	702b      	strb	r3, [r5, #0]
 8005dec:	0033      	movs	r3, r6
 8005dee:	0006      	movs	r6, r0
 8005df0:	429f      	cmp	r7, r3
 8005df2:	d9f3      	bls.n	8005ddc <_printf_i+0xec>
 8005df4:	2f08      	cmp	r7, #8
 8005df6:	d109      	bne.n	8005e0c <_printf_i+0x11c>
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	07db      	lsls	r3, r3, #31
 8005dfc:	d506      	bpl.n	8005e0c <_printf_i+0x11c>
 8005dfe:	6862      	ldr	r2, [r4, #4]
 8005e00:	6923      	ldr	r3, [r4, #16]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	dc02      	bgt.n	8005e0c <_printf_i+0x11c>
 8005e06:	2330      	movs	r3, #48	@ 0x30
 8005e08:	3d01      	subs	r5, #1
 8005e0a:	702b      	strb	r3, [r5, #0]
 8005e0c:	9b03      	ldr	r3, [sp, #12]
 8005e0e:	1b5b      	subs	r3, r3, r5
 8005e10:	6123      	str	r3, [r4, #16]
 8005e12:	9b07      	ldr	r3, [sp, #28]
 8005e14:	0021      	movs	r1, r4
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	9805      	ldr	r0, [sp, #20]
 8005e1a:	9b06      	ldr	r3, [sp, #24]
 8005e1c:	aa09      	add	r2, sp, #36	@ 0x24
 8005e1e:	f7ff fef7 	bl	8005c10 <_printf_common>
 8005e22:	3001      	adds	r0, #1
 8005e24:	d148      	bne.n	8005eb8 <_printf_i+0x1c8>
 8005e26:	2001      	movs	r0, #1
 8005e28:	4240      	negs	r0, r0
 8005e2a:	b00b      	add	sp, #44	@ 0x2c
 8005e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e2e:	2220      	movs	r2, #32
 8005e30:	6809      	ldr	r1, [r1, #0]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	6022      	str	r2, [r4, #0]
 8005e36:	2278      	movs	r2, #120	@ 0x78
 8005e38:	4932      	ldr	r1, [pc, #200]	@ (8005f04 <_printf_i+0x214>)
 8005e3a:	9104      	str	r1, [sp, #16]
 8005e3c:	0021      	movs	r1, r4
 8005e3e:	3145      	adds	r1, #69	@ 0x45
 8005e40:	700a      	strb	r2, [r1, #0]
 8005e42:	6819      	ldr	r1, [r3, #0]
 8005e44:	6822      	ldr	r2, [r4, #0]
 8005e46:	c940      	ldmia	r1!, {r6}
 8005e48:	0610      	lsls	r0, r2, #24
 8005e4a:	d402      	bmi.n	8005e52 <_printf_i+0x162>
 8005e4c:	0650      	lsls	r0, r2, #25
 8005e4e:	d500      	bpl.n	8005e52 <_printf_i+0x162>
 8005e50:	b2b6      	uxth	r6, r6
 8005e52:	6019      	str	r1, [r3, #0]
 8005e54:	07d3      	lsls	r3, r2, #31
 8005e56:	d502      	bpl.n	8005e5e <_printf_i+0x16e>
 8005e58:	2320      	movs	r3, #32
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	6023      	str	r3, [r4, #0]
 8005e5e:	2e00      	cmp	r6, #0
 8005e60:	d001      	beq.n	8005e66 <_printf_i+0x176>
 8005e62:	2710      	movs	r7, #16
 8005e64:	e7aa      	b.n	8005dbc <_printf_i+0xcc>
 8005e66:	2220      	movs	r2, #32
 8005e68:	6823      	ldr	r3, [r4, #0]
 8005e6a:	4393      	bics	r3, r2
 8005e6c:	6023      	str	r3, [r4, #0]
 8005e6e:	e7f8      	b.n	8005e62 <_printf_i+0x172>
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	680d      	ldr	r5, [r1, #0]
 8005e74:	1d10      	adds	r0, r2, #4
 8005e76:	6949      	ldr	r1, [r1, #20]
 8005e78:	6018      	str	r0, [r3, #0]
 8005e7a:	6813      	ldr	r3, [r2, #0]
 8005e7c:	062e      	lsls	r6, r5, #24
 8005e7e:	d501      	bpl.n	8005e84 <_printf_i+0x194>
 8005e80:	6019      	str	r1, [r3, #0]
 8005e82:	e002      	b.n	8005e8a <_printf_i+0x19a>
 8005e84:	066d      	lsls	r5, r5, #25
 8005e86:	d5fb      	bpl.n	8005e80 <_printf_i+0x190>
 8005e88:	8019      	strh	r1, [r3, #0]
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	9d03      	ldr	r5, [sp, #12]
 8005e8e:	6123      	str	r3, [r4, #16]
 8005e90:	e7bf      	b.n	8005e12 <_printf_i+0x122>
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	1d11      	adds	r1, r2, #4
 8005e96:	6019      	str	r1, [r3, #0]
 8005e98:	6815      	ldr	r5, [r2, #0]
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	0028      	movs	r0, r5
 8005e9e:	6862      	ldr	r2, [r4, #4]
 8005ea0:	f000 f986 	bl	80061b0 <memchr>
 8005ea4:	2800      	cmp	r0, #0
 8005ea6:	d001      	beq.n	8005eac <_printf_i+0x1bc>
 8005ea8:	1b40      	subs	r0, r0, r5
 8005eaa:	6060      	str	r0, [r4, #4]
 8005eac:	6863      	ldr	r3, [r4, #4]
 8005eae:	6123      	str	r3, [r4, #16]
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	9a03      	ldr	r2, [sp, #12]
 8005eb4:	7013      	strb	r3, [r2, #0]
 8005eb6:	e7ac      	b.n	8005e12 <_printf_i+0x122>
 8005eb8:	002a      	movs	r2, r5
 8005eba:	6923      	ldr	r3, [r4, #16]
 8005ebc:	9906      	ldr	r1, [sp, #24]
 8005ebe:	9805      	ldr	r0, [sp, #20]
 8005ec0:	9d07      	ldr	r5, [sp, #28]
 8005ec2:	47a8      	blx	r5
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	d0ae      	beq.n	8005e26 <_printf_i+0x136>
 8005ec8:	6823      	ldr	r3, [r4, #0]
 8005eca:	079b      	lsls	r3, r3, #30
 8005ecc:	d415      	bmi.n	8005efa <_printf_i+0x20a>
 8005ece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ed0:	68e0      	ldr	r0, [r4, #12]
 8005ed2:	4298      	cmp	r0, r3
 8005ed4:	daa9      	bge.n	8005e2a <_printf_i+0x13a>
 8005ed6:	0018      	movs	r0, r3
 8005ed8:	e7a7      	b.n	8005e2a <_printf_i+0x13a>
 8005eda:	0022      	movs	r2, r4
 8005edc:	2301      	movs	r3, #1
 8005ede:	9906      	ldr	r1, [sp, #24]
 8005ee0:	9805      	ldr	r0, [sp, #20]
 8005ee2:	9e07      	ldr	r6, [sp, #28]
 8005ee4:	3219      	adds	r2, #25
 8005ee6:	47b0      	blx	r6
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d09c      	beq.n	8005e26 <_printf_i+0x136>
 8005eec:	3501      	adds	r5, #1
 8005eee:	68e3      	ldr	r3, [r4, #12]
 8005ef0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ef2:	1a9b      	subs	r3, r3, r2
 8005ef4:	42ab      	cmp	r3, r5
 8005ef6:	dcf0      	bgt.n	8005eda <_printf_i+0x1ea>
 8005ef8:	e7e9      	b.n	8005ece <_printf_i+0x1de>
 8005efa:	2500      	movs	r5, #0
 8005efc:	e7f7      	b.n	8005eee <_printf_i+0x1fe>
 8005efe:	46c0      	nop			@ (mov r8, r8)
 8005f00:	0800632d 	.word	0x0800632d
 8005f04:	0800633e 	.word	0x0800633e

08005f08 <__sflush_r>:
 8005f08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f0a:	220c      	movs	r2, #12
 8005f0c:	5e8b      	ldrsh	r3, [r1, r2]
 8005f0e:	0005      	movs	r5, r0
 8005f10:	000c      	movs	r4, r1
 8005f12:	071a      	lsls	r2, r3, #28
 8005f14:	d456      	bmi.n	8005fc4 <__sflush_r+0xbc>
 8005f16:	684a      	ldr	r2, [r1, #4]
 8005f18:	2a00      	cmp	r2, #0
 8005f1a:	dc02      	bgt.n	8005f22 <__sflush_r+0x1a>
 8005f1c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005f1e:	2a00      	cmp	r2, #0
 8005f20:	dd4e      	ble.n	8005fc0 <__sflush_r+0xb8>
 8005f22:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005f24:	2f00      	cmp	r7, #0
 8005f26:	d04b      	beq.n	8005fc0 <__sflush_r+0xb8>
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2080      	movs	r0, #128	@ 0x80
 8005f2c:	682e      	ldr	r6, [r5, #0]
 8005f2e:	602a      	str	r2, [r5, #0]
 8005f30:	001a      	movs	r2, r3
 8005f32:	0140      	lsls	r0, r0, #5
 8005f34:	6a21      	ldr	r1, [r4, #32]
 8005f36:	4002      	ands	r2, r0
 8005f38:	4203      	tst	r3, r0
 8005f3a:	d033      	beq.n	8005fa4 <__sflush_r+0x9c>
 8005f3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005f3e:	89a3      	ldrh	r3, [r4, #12]
 8005f40:	075b      	lsls	r3, r3, #29
 8005f42:	d506      	bpl.n	8005f52 <__sflush_r+0x4a>
 8005f44:	6863      	ldr	r3, [r4, #4]
 8005f46:	1ad2      	subs	r2, r2, r3
 8005f48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <__sflush_r+0x4a>
 8005f4e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005f50:	1ad2      	subs	r2, r2, r3
 8005f52:	2300      	movs	r3, #0
 8005f54:	0028      	movs	r0, r5
 8005f56:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005f58:	6a21      	ldr	r1, [r4, #32]
 8005f5a:	47b8      	blx	r7
 8005f5c:	89a2      	ldrh	r2, [r4, #12]
 8005f5e:	1c43      	adds	r3, r0, #1
 8005f60:	d106      	bne.n	8005f70 <__sflush_r+0x68>
 8005f62:	6829      	ldr	r1, [r5, #0]
 8005f64:	291d      	cmp	r1, #29
 8005f66:	d846      	bhi.n	8005ff6 <__sflush_r+0xee>
 8005f68:	4b29      	ldr	r3, [pc, #164]	@ (8006010 <__sflush_r+0x108>)
 8005f6a:	40cb      	lsrs	r3, r1
 8005f6c:	07db      	lsls	r3, r3, #31
 8005f6e:	d542      	bpl.n	8005ff6 <__sflush_r+0xee>
 8005f70:	2300      	movs	r3, #0
 8005f72:	6063      	str	r3, [r4, #4]
 8005f74:	6923      	ldr	r3, [r4, #16]
 8005f76:	6023      	str	r3, [r4, #0]
 8005f78:	04d2      	lsls	r2, r2, #19
 8005f7a:	d505      	bpl.n	8005f88 <__sflush_r+0x80>
 8005f7c:	1c43      	adds	r3, r0, #1
 8005f7e:	d102      	bne.n	8005f86 <__sflush_r+0x7e>
 8005f80:	682b      	ldr	r3, [r5, #0]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d100      	bne.n	8005f88 <__sflush_r+0x80>
 8005f86:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f8a:	602e      	str	r6, [r5, #0]
 8005f8c:	2900      	cmp	r1, #0
 8005f8e:	d017      	beq.n	8005fc0 <__sflush_r+0xb8>
 8005f90:	0023      	movs	r3, r4
 8005f92:	3344      	adds	r3, #68	@ 0x44
 8005f94:	4299      	cmp	r1, r3
 8005f96:	d002      	beq.n	8005f9e <__sflush_r+0x96>
 8005f98:	0028      	movs	r0, r5
 8005f9a:	f7ff fa9b 	bl	80054d4 <_free_r>
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fa2:	e00d      	b.n	8005fc0 <__sflush_r+0xb8>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	0028      	movs	r0, r5
 8005fa8:	47b8      	blx	r7
 8005faa:	0002      	movs	r2, r0
 8005fac:	1c43      	adds	r3, r0, #1
 8005fae:	d1c6      	bne.n	8005f3e <__sflush_r+0x36>
 8005fb0:	682b      	ldr	r3, [r5, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d0c3      	beq.n	8005f3e <__sflush_r+0x36>
 8005fb6:	2b1d      	cmp	r3, #29
 8005fb8:	d001      	beq.n	8005fbe <__sflush_r+0xb6>
 8005fba:	2b16      	cmp	r3, #22
 8005fbc:	d11a      	bne.n	8005ff4 <__sflush_r+0xec>
 8005fbe:	602e      	str	r6, [r5, #0]
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	e01e      	b.n	8006002 <__sflush_r+0xfa>
 8005fc4:	690e      	ldr	r6, [r1, #16]
 8005fc6:	2e00      	cmp	r6, #0
 8005fc8:	d0fa      	beq.n	8005fc0 <__sflush_r+0xb8>
 8005fca:	680f      	ldr	r7, [r1, #0]
 8005fcc:	600e      	str	r6, [r1, #0]
 8005fce:	1bba      	subs	r2, r7, r6
 8005fd0:	9201      	str	r2, [sp, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	079b      	lsls	r3, r3, #30
 8005fd6:	d100      	bne.n	8005fda <__sflush_r+0xd2>
 8005fd8:	694a      	ldr	r2, [r1, #20]
 8005fda:	60a2      	str	r2, [r4, #8]
 8005fdc:	9b01      	ldr	r3, [sp, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	ddee      	ble.n	8005fc0 <__sflush_r+0xb8>
 8005fe2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005fe4:	0032      	movs	r2, r6
 8005fe6:	001f      	movs	r7, r3
 8005fe8:	0028      	movs	r0, r5
 8005fea:	9b01      	ldr	r3, [sp, #4]
 8005fec:	6a21      	ldr	r1, [r4, #32]
 8005fee:	47b8      	blx	r7
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	dc07      	bgt.n	8006004 <__sflush_r+0xfc>
 8005ff4:	89a2      	ldrh	r2, [r4, #12]
 8005ff6:	2340      	movs	r3, #64	@ 0x40
 8005ff8:	2001      	movs	r0, #1
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	b21b      	sxth	r3, r3
 8005ffe:	81a3      	strh	r3, [r4, #12]
 8006000:	4240      	negs	r0, r0
 8006002:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006004:	9b01      	ldr	r3, [sp, #4]
 8006006:	1836      	adds	r6, r6, r0
 8006008:	1a1b      	subs	r3, r3, r0
 800600a:	9301      	str	r3, [sp, #4]
 800600c:	e7e6      	b.n	8005fdc <__sflush_r+0xd4>
 800600e:	46c0      	nop			@ (mov r8, r8)
 8006010:	20400001 	.word	0x20400001

08006014 <_fflush_r>:
 8006014:	690b      	ldr	r3, [r1, #16]
 8006016:	b570      	push	{r4, r5, r6, lr}
 8006018:	0005      	movs	r5, r0
 800601a:	000c      	movs	r4, r1
 800601c:	2b00      	cmp	r3, #0
 800601e:	d102      	bne.n	8006026 <_fflush_r+0x12>
 8006020:	2500      	movs	r5, #0
 8006022:	0028      	movs	r0, r5
 8006024:	bd70      	pop	{r4, r5, r6, pc}
 8006026:	2800      	cmp	r0, #0
 8006028:	d004      	beq.n	8006034 <_fflush_r+0x20>
 800602a:	6a03      	ldr	r3, [r0, #32]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d101      	bne.n	8006034 <_fflush_r+0x20>
 8006030:	f7ff f800 	bl	8005034 <__sinit>
 8006034:	220c      	movs	r2, #12
 8006036:	5ea3      	ldrsh	r3, [r4, r2]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0f1      	beq.n	8006020 <_fflush_r+0xc>
 800603c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800603e:	07d2      	lsls	r2, r2, #31
 8006040:	d404      	bmi.n	800604c <_fflush_r+0x38>
 8006042:	059b      	lsls	r3, r3, #22
 8006044:	d402      	bmi.n	800604c <_fflush_r+0x38>
 8006046:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006048:	f7ff fa39 	bl	80054be <__retarget_lock_acquire_recursive>
 800604c:	0028      	movs	r0, r5
 800604e:	0021      	movs	r1, r4
 8006050:	f7ff ff5a 	bl	8005f08 <__sflush_r>
 8006054:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006056:	0005      	movs	r5, r0
 8006058:	07db      	lsls	r3, r3, #31
 800605a:	d4e2      	bmi.n	8006022 <_fflush_r+0xe>
 800605c:	89a3      	ldrh	r3, [r4, #12]
 800605e:	059b      	lsls	r3, r3, #22
 8006060:	d4df      	bmi.n	8006022 <_fflush_r+0xe>
 8006062:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006064:	f7ff fa2c 	bl	80054c0 <__retarget_lock_release_recursive>
 8006068:	e7db      	b.n	8006022 <_fflush_r+0xe>
	...

0800606c <__swhatbuf_r>:
 800606c:	b570      	push	{r4, r5, r6, lr}
 800606e:	000e      	movs	r6, r1
 8006070:	001d      	movs	r5, r3
 8006072:	230e      	movs	r3, #14
 8006074:	5ec9      	ldrsh	r1, [r1, r3]
 8006076:	0014      	movs	r4, r2
 8006078:	b096      	sub	sp, #88	@ 0x58
 800607a:	2900      	cmp	r1, #0
 800607c:	da0c      	bge.n	8006098 <__swhatbuf_r+0x2c>
 800607e:	89b2      	ldrh	r2, [r6, #12]
 8006080:	2380      	movs	r3, #128	@ 0x80
 8006082:	0011      	movs	r1, r2
 8006084:	4019      	ands	r1, r3
 8006086:	421a      	tst	r2, r3
 8006088:	d114      	bne.n	80060b4 <__swhatbuf_r+0x48>
 800608a:	2380      	movs	r3, #128	@ 0x80
 800608c:	00db      	lsls	r3, r3, #3
 800608e:	2000      	movs	r0, #0
 8006090:	6029      	str	r1, [r5, #0]
 8006092:	6023      	str	r3, [r4, #0]
 8006094:	b016      	add	sp, #88	@ 0x58
 8006096:	bd70      	pop	{r4, r5, r6, pc}
 8006098:	466a      	mov	r2, sp
 800609a:	f000 f853 	bl	8006144 <_fstat_r>
 800609e:	2800      	cmp	r0, #0
 80060a0:	dbed      	blt.n	800607e <__swhatbuf_r+0x12>
 80060a2:	23f0      	movs	r3, #240	@ 0xf0
 80060a4:	9901      	ldr	r1, [sp, #4]
 80060a6:	021b      	lsls	r3, r3, #8
 80060a8:	4019      	ands	r1, r3
 80060aa:	4b04      	ldr	r3, [pc, #16]	@ (80060bc <__swhatbuf_r+0x50>)
 80060ac:	18c9      	adds	r1, r1, r3
 80060ae:	424b      	negs	r3, r1
 80060b0:	4159      	adcs	r1, r3
 80060b2:	e7ea      	b.n	800608a <__swhatbuf_r+0x1e>
 80060b4:	2100      	movs	r1, #0
 80060b6:	2340      	movs	r3, #64	@ 0x40
 80060b8:	e7e9      	b.n	800608e <__swhatbuf_r+0x22>
 80060ba:	46c0      	nop			@ (mov r8, r8)
 80060bc:	ffffe000 	.word	0xffffe000

080060c0 <__smakebuf_r>:
 80060c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060c2:	2602      	movs	r6, #2
 80060c4:	898b      	ldrh	r3, [r1, #12]
 80060c6:	0005      	movs	r5, r0
 80060c8:	000c      	movs	r4, r1
 80060ca:	b085      	sub	sp, #20
 80060cc:	4233      	tst	r3, r6
 80060ce:	d007      	beq.n	80060e0 <__smakebuf_r+0x20>
 80060d0:	0023      	movs	r3, r4
 80060d2:	3347      	adds	r3, #71	@ 0x47
 80060d4:	6023      	str	r3, [r4, #0]
 80060d6:	6123      	str	r3, [r4, #16]
 80060d8:	2301      	movs	r3, #1
 80060da:	6163      	str	r3, [r4, #20]
 80060dc:	b005      	add	sp, #20
 80060de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060e0:	ab03      	add	r3, sp, #12
 80060e2:	aa02      	add	r2, sp, #8
 80060e4:	f7ff ffc2 	bl	800606c <__swhatbuf_r>
 80060e8:	9f02      	ldr	r7, [sp, #8]
 80060ea:	9001      	str	r0, [sp, #4]
 80060ec:	0039      	movs	r1, r7
 80060ee:	0028      	movs	r0, r5
 80060f0:	f7ff fa5c 	bl	80055ac <_malloc_r>
 80060f4:	2800      	cmp	r0, #0
 80060f6:	d108      	bne.n	800610a <__smakebuf_r+0x4a>
 80060f8:	220c      	movs	r2, #12
 80060fa:	5ea3      	ldrsh	r3, [r4, r2]
 80060fc:	059a      	lsls	r2, r3, #22
 80060fe:	d4ed      	bmi.n	80060dc <__smakebuf_r+0x1c>
 8006100:	2203      	movs	r2, #3
 8006102:	4393      	bics	r3, r2
 8006104:	431e      	orrs	r6, r3
 8006106:	81a6      	strh	r6, [r4, #12]
 8006108:	e7e2      	b.n	80060d0 <__smakebuf_r+0x10>
 800610a:	2380      	movs	r3, #128	@ 0x80
 800610c:	89a2      	ldrh	r2, [r4, #12]
 800610e:	6020      	str	r0, [r4, #0]
 8006110:	4313      	orrs	r3, r2
 8006112:	81a3      	strh	r3, [r4, #12]
 8006114:	9b03      	ldr	r3, [sp, #12]
 8006116:	6120      	str	r0, [r4, #16]
 8006118:	6167      	str	r7, [r4, #20]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00c      	beq.n	8006138 <__smakebuf_r+0x78>
 800611e:	0028      	movs	r0, r5
 8006120:	230e      	movs	r3, #14
 8006122:	5ee1      	ldrsh	r1, [r4, r3]
 8006124:	f000 f820 	bl	8006168 <_isatty_r>
 8006128:	2800      	cmp	r0, #0
 800612a:	d005      	beq.n	8006138 <__smakebuf_r+0x78>
 800612c:	2303      	movs	r3, #3
 800612e:	89a2      	ldrh	r2, [r4, #12]
 8006130:	439a      	bics	r2, r3
 8006132:	3b02      	subs	r3, #2
 8006134:	4313      	orrs	r3, r2
 8006136:	81a3      	strh	r3, [r4, #12]
 8006138:	89a3      	ldrh	r3, [r4, #12]
 800613a:	9a01      	ldr	r2, [sp, #4]
 800613c:	4313      	orrs	r3, r2
 800613e:	81a3      	strh	r3, [r4, #12]
 8006140:	e7cc      	b.n	80060dc <__smakebuf_r+0x1c>
	...

08006144 <_fstat_r>:
 8006144:	2300      	movs	r3, #0
 8006146:	b570      	push	{r4, r5, r6, lr}
 8006148:	4d06      	ldr	r5, [pc, #24]	@ (8006164 <_fstat_r+0x20>)
 800614a:	0004      	movs	r4, r0
 800614c:	0008      	movs	r0, r1
 800614e:	0011      	movs	r1, r2
 8006150:	602b      	str	r3, [r5, #0]
 8006152:	f7fb f8f6 	bl	8001342 <_fstat>
 8006156:	1c43      	adds	r3, r0, #1
 8006158:	d103      	bne.n	8006162 <_fstat_r+0x1e>
 800615a:	682b      	ldr	r3, [r5, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d000      	beq.n	8006162 <_fstat_r+0x1e>
 8006160:	6023      	str	r3, [r4, #0]
 8006162:	bd70      	pop	{r4, r5, r6, pc}
 8006164:	200008a0 	.word	0x200008a0

08006168 <_isatty_r>:
 8006168:	2300      	movs	r3, #0
 800616a:	b570      	push	{r4, r5, r6, lr}
 800616c:	4d06      	ldr	r5, [pc, #24]	@ (8006188 <_isatty_r+0x20>)
 800616e:	0004      	movs	r4, r0
 8006170:	0008      	movs	r0, r1
 8006172:	602b      	str	r3, [r5, #0]
 8006174:	f7fb f8ea 	bl	800134c <_isatty>
 8006178:	1c43      	adds	r3, r0, #1
 800617a:	d103      	bne.n	8006184 <_isatty_r+0x1c>
 800617c:	682b      	ldr	r3, [r5, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d000      	beq.n	8006184 <_isatty_r+0x1c>
 8006182:	6023      	str	r3, [r4, #0]
 8006184:	bd70      	pop	{r4, r5, r6, pc}
 8006186:	46c0      	nop			@ (mov r8, r8)
 8006188:	200008a0 	.word	0x200008a0

0800618c <_sbrk_r>:
 800618c:	2300      	movs	r3, #0
 800618e:	b570      	push	{r4, r5, r6, lr}
 8006190:	4d06      	ldr	r5, [pc, #24]	@ (80061ac <_sbrk_r+0x20>)
 8006192:	0004      	movs	r4, r0
 8006194:	0008      	movs	r0, r1
 8006196:	602b      	str	r3, [r5, #0]
 8006198:	f7fb f8dc 	bl	8001354 <_sbrk>
 800619c:	1c43      	adds	r3, r0, #1
 800619e:	d103      	bne.n	80061a8 <_sbrk_r+0x1c>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d000      	beq.n	80061a8 <_sbrk_r+0x1c>
 80061a6:	6023      	str	r3, [r4, #0]
 80061a8:	bd70      	pop	{r4, r5, r6, pc}
 80061aa:	46c0      	nop			@ (mov r8, r8)
 80061ac:	200008a0 	.word	0x200008a0

080061b0 <memchr>:
 80061b0:	b2c9      	uxtb	r1, r1
 80061b2:	1882      	adds	r2, r0, r2
 80061b4:	4290      	cmp	r0, r2
 80061b6:	d101      	bne.n	80061bc <memchr+0xc>
 80061b8:	2000      	movs	r0, #0
 80061ba:	4770      	bx	lr
 80061bc:	7803      	ldrb	r3, [r0, #0]
 80061be:	428b      	cmp	r3, r1
 80061c0:	d0fb      	beq.n	80061ba <memchr+0xa>
 80061c2:	3001      	adds	r0, #1
 80061c4:	e7f6      	b.n	80061b4 <memchr+0x4>

080061c6 <_realloc_r>:
 80061c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061c8:	0006      	movs	r6, r0
 80061ca:	000c      	movs	r4, r1
 80061cc:	0015      	movs	r5, r2
 80061ce:	2900      	cmp	r1, #0
 80061d0:	d105      	bne.n	80061de <_realloc_r+0x18>
 80061d2:	0011      	movs	r1, r2
 80061d4:	f7ff f9ea 	bl	80055ac <_malloc_r>
 80061d8:	0004      	movs	r4, r0
 80061da:	0020      	movs	r0, r4
 80061dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80061de:	2a00      	cmp	r2, #0
 80061e0:	d103      	bne.n	80061ea <_realloc_r+0x24>
 80061e2:	f7ff f977 	bl	80054d4 <_free_r>
 80061e6:	002c      	movs	r4, r5
 80061e8:	e7f7      	b.n	80061da <_realloc_r+0x14>
 80061ea:	f000 f81c 	bl	8006226 <_malloc_usable_size_r>
 80061ee:	0007      	movs	r7, r0
 80061f0:	4285      	cmp	r5, r0
 80061f2:	d802      	bhi.n	80061fa <_realloc_r+0x34>
 80061f4:	0843      	lsrs	r3, r0, #1
 80061f6:	42ab      	cmp	r3, r5
 80061f8:	d3ef      	bcc.n	80061da <_realloc_r+0x14>
 80061fa:	0029      	movs	r1, r5
 80061fc:	0030      	movs	r0, r6
 80061fe:	f7ff f9d5 	bl	80055ac <_malloc_r>
 8006202:	9001      	str	r0, [sp, #4]
 8006204:	2800      	cmp	r0, #0
 8006206:	d101      	bne.n	800620c <_realloc_r+0x46>
 8006208:	9c01      	ldr	r4, [sp, #4]
 800620a:	e7e6      	b.n	80061da <_realloc_r+0x14>
 800620c:	002a      	movs	r2, r5
 800620e:	42bd      	cmp	r5, r7
 8006210:	d900      	bls.n	8006214 <_realloc_r+0x4e>
 8006212:	003a      	movs	r2, r7
 8006214:	0021      	movs	r1, r4
 8006216:	9801      	ldr	r0, [sp, #4]
 8006218:	f7ff f953 	bl	80054c2 <memcpy>
 800621c:	0021      	movs	r1, r4
 800621e:	0030      	movs	r0, r6
 8006220:	f7ff f958 	bl	80054d4 <_free_r>
 8006224:	e7f0      	b.n	8006208 <_realloc_r+0x42>

08006226 <_malloc_usable_size_r>:
 8006226:	1f0b      	subs	r3, r1, #4
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	1f18      	subs	r0, r3, #4
 800622c:	2b00      	cmp	r3, #0
 800622e:	da01      	bge.n	8006234 <_malloc_usable_size_r+0xe>
 8006230:	580b      	ldr	r3, [r1, r0]
 8006232:	18c0      	adds	r0, r0, r3
 8006234:	4770      	bx	lr
	...

08006238 <_init>:
 8006238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623a:	46c0      	nop			@ (mov r8, r8)
 800623c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800623e:	bc08      	pop	{r3}
 8006240:	469e      	mov	lr, r3
 8006242:	4770      	bx	lr

08006244 <_fini>:
 8006244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006246:	46c0      	nop			@ (mov r8, r8)
 8006248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800624a:	bc08      	pop	{r3}
 800624c:	469e      	mov	lr, r3
 800624e:	4770      	bx	lr
