#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5641369d2e60 .scope module, "FDCP" "FDCP" 2 12;
 .timescale -10 -11;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "CLR"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /INPUT 1 "PRE"
P_0x5641369acc30 .param/l "INIT" 0 2 14, C4<0>;
o0x7f530305b018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369d3680_0 .net "C", 0 0, o0x7f530305b018;  0 drivers
o0x7f530305b048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369f2520_0 .net "CLR", 0 0, o0x7f530305b048;  0 drivers
o0x7f530305b078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369f25e0_0 .net "D", 0 0, o0x7f530305b078;  0 drivers
o0x7f530305b0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369f26b0_0 .net "PRE", 0 0, o0x7f530305b0a8;  0 drivers
v0x5641369f2770_0 .var "Q", 0 0;
E_0x56413699bb90 .event posedge, v0x5641369d3680_0, v0x5641369f26b0_0, v0x5641369f2520_0;
S_0x5641369d2fe0 .scope module, "FDCPE" "FDCPE" 3 12;
 .timescale -10 -11;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "CE"
    .port_info 3 /INPUT 1 "CLR"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 1 "PRE"
P_0x56413699c810 .param/l "INIT" 0 3 14, C4<0>;
o0x7f530305b1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369f2960_0 .net "C", 0 0, o0x7f530305b1f8;  0 drivers
o0x7f530305b228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369f2a40_0 .net "CE", 0 0, o0x7f530305b228;  0 drivers
o0x7f530305b258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369f2b00_0 .net "CLR", 0 0, o0x7f530305b258;  0 drivers
o0x7f530305b288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369f2ba0_0 .net "D", 0 0, o0x7f530305b288;  0 drivers
o0x7f530305b2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5641369f2c60_0 .net "PRE", 0 0, o0x7f530305b2b8;  0 drivers
v0x5641369f2d70_0 .var "Q", 0 0;
E_0x5641369b8230 .event posedge, v0x5641369f2960_0, v0x5641369f2c60_0, v0x5641369f2b00_0;
S_0x5641369d3200 .scope module, "KEEPER" "KEEPER" 4 23;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "O"
L_0x56413699cc90 .functor BUF 1 [5 5], v0x5641369f3010_0, C4<0>, C4<0>, C4<0>;
v0x5641369f2f30_0 .net8 "O", 0 0, L_0x56413699cc90;  1 drivers, strength-aware
v0x5641369f3010_0 .var "in", 0 0;
E_0x5641369b8120 .event edge, v0x5641369f2f30_0;
S_0x5641369d3380 .scope module, "PULLUP" "PULLUP" 5 26;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O"
L_0x56413699ce60 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x56413699c8f0/d .functor BUF 1 [3 3], L_0x56413699ce60, C4<0>, C4<0>, C4<0>;
L_0x56413699c8f0 .delay 1 (100,100,100) L_0x56413699c8f0/d;
v0x5641369f3110_0 .net8 "A", 0 0, L_0x56413699ce60;  1 drivers, strength-aware
v0x5641369f31d0_0 .net8 "O", 0 0, L_0x56413699c8f0;  1 drivers, strength-aware
S_0x5641369d3500 .scope module, "test_load" "test_load" 6 3;
 .timescale -9 -12;
v0x5641369f5f80_0 .var "CLK", 1 2;
v0x5641369f6060_0 .var "CLK100M", 0 0;
v0x5641369f6100_0 .var "CLK14M", 0 0;
v0x5641369f61d0_0 .var "CLK16M", 0 0;
v0x5641369f6290_0 .var "CLK20M", 0 0;
v0x5641369f63a0_0 .var "CLK21M", 0 0;
v0x5641369f6460_0 .var "CLK25M", 0 0;
v0x5641369f6520_0 .var "CLK33M", 0 0;
v0x5641369f65e0_0 .var "CLK35M", 0 0;
v0x5641369f66a0_0 .var "CLK40M", 0 0;
v0x5641369f6760_0 .var "CLK50M", 0 0;
v0x5641369f6820_0 .var "CLK55M", 0 0;
v0x5641369f68e0_0 .var "CLK62M", 0 0;
v0x5641369f69a0_0 .var "CLK71M", 0 0;
v0x5641369f6a60_0 .var "CLK7M", 0 0;
v0x5641369f6b00_0 .net "SCLK", 0 0, L_0x5641369f7020;  1 drivers
v0x5641369f6bd0_0 .var "SD", 7 0;
v0x5641369f6ca0_0 .var/i "delay_count", 31 0;
S_0x5641369f32d0 .scope module, "UUT" "tf0060dca" 7 7, 8 2 0, S_0x5641369d3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLKOUT"
    .port_info 1 /OUTPUT 1 "SCLK"
    .port_info 2 /OUTPUT 1 "LOAD_SHIFT"
    .port_info 3 /OUTPUT 1 "DI"
    .port_info 4 /INPUT 2 "CLK"
    .port_info 5 /INPUT 8 "SD"
P_0x5641369f34a0 .param/l "CH1_ADDRESS" 1 8 13, +C4<00000000000000000000000000000000>;
P_0x5641369f34e0 .param/l "CH2_ADDRESS" 1 8 19, +C4<00000000000000000000000000000001>;
P_0x5641369f3520 .param/l "LOAD_CH1A" 1 8 15, C4<000000000000000000000000000001110>;
P_0x5641369f3560 .param/l "LOAD_CH1D" 1 8 16, C4<0000000000000000000000000000011110>;
P_0x5641369f35a0 .param/l "LOAD_CH1_END" 1 8 17, C4<00000000000000000000000000000101110>;
P_0x5641369f35e0 .param/l "LOAD_CH1_START" 1 8 14, +C4<00000000000000000000000000001111>;
P_0x5641369f3620 .param/l "LOAD_CH2A" 1 8 21, C4<000000000000000000000000000111110>;
P_0x5641369f3660 .param/l "LOAD_CH2D" 1 8 22, C4<0000000000000000000000000001001110>;
P_0x5641369f36a0 .param/l "LOAD_CH2_END" 1 8 23, C4<00000000000000000000000000001011110>;
P_0x5641369f36e0 .param/l "LOAD_CH2_START" 1 8 20, +C4<00000000000000000000000000111111>;
v0x5641369f3d60_0 .net "CLK", 2 1, v0x5641369f5f80_0;  1 drivers
v0x5641369f3e60_0 .var "CLK12M", 0 0;
v0x5641369f3f20_0 .net "CLKOUT", 0 0, v0x5641369f6a60_0;  1 drivers
v0x5641369f3ff0_0 .net "DI", 0 0, L_0x5641369f7110;  1 drivers
v0x5641369f40b0_0 .var "LOAD_SHIFT", 0 0;
v0x5641369f41c0_0 .net "SCLK", 0 0, L_0x5641369f7020;  alias, 1 drivers
v0x5641369f4280_0 .net "SD", 7 0, v0x5641369f6bd0_0;  1 drivers
v0x5641369f4360_0 .var "_ch1_data", 7 0;
v0x5641369f4440_0 .var "_ch2_data", 7 0;
v0x5641369f4520_0 .net *"_s10", 0 0, L_0x5641369f7300;  1 drivers
v0x5641369f4600_0 .net *"_s6", 0 0, L_0x5641369f71e0;  1 drivers
v0x5641369f46e0_0 .var "counter", 6 0;
v0x5641369f47c0 .array "mapping", 127 0, 7 0;
v0x5641369f4880_0 .var "shift_reg", 8 0;
E_0x5641369b7f70 .event posedge, v0x5641369f3f20_0;
E_0x5641369d2530 .event negedge, L_0x5641369f7300;
E_0x5641369f3d00 .event negedge, L_0x5641369f71e0;
L_0x5641369f7020 .part v0x5641369f46e0_0, 0, 1;
L_0x5641369f7110 .part v0x5641369f4880_0, 8, 1;
L_0x5641369f71e0 .part v0x5641369f5f80_0, 0, 1;
L_0x5641369f7300 .part v0x5641369f5f80_0, 1, 1;
S_0x5641369f4a60 .scope task, "assert" "assert" 9 16, 9 16 0, S_0x5641369d3500;
 .timescale -9 -12;
v0x5641369f4c00_0 .var "actual", 31 0;
v0x5641369f4ce0_0 .var "expected", 31 0;
TD_test_load.assert ;
    %load/vec4 v0x5641369f4ce0_0;
    %load/vec4 v0x5641369f4c00_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 9 21 "$display", "ASSERT Failed: expected %b (%x), actual %b (%x)", v0x5641369f4ce0_0, v0x5641369f4ce0_0, v0x5641369f4c00_0, v0x5641369f4c00_0 {0 0 0};
    %vpi_call 9 22 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_0.0 ;
    %end;
S_0x5641369f4dc0 .scope task, "assert_less_than" "assert_less_than" 9 27, 9 27 0, S_0x5641369d3500;
 .timescale -9 -12;
v0x5641369f4f90_0 .var "first", 31 0;
v0x5641369f5070_0 .var "second", 31 0;
TD_test_load.assert_less_than ;
    %load/vec4 v0x5641369f5070_0;
    %load/vec4 v0x5641369f4f90_0;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %vpi_call 9 32 "$display", "ASSERT LESS THAN Failed: first %b >  %b", v0x5641369f4f90_0, v0x5641369f5070_0 {0 0 0};
    %vpi_call 9 33 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_1.2 ;
    %end;
S_0x5641369f5150 .scope task, "assert_more_than" "assert_more_than" 9 38, 9 38 0, S_0x5641369d3500;
 .timescale -9 -12;
v0x5641369f5320_0 .var "first", 31 0;
v0x5641369f5420_0 .var "second", 31 0;
TD_test_load.assert_more_than ;
    %load/vec4 v0x5641369f5320_0;
    %load/vec4 v0x5641369f5420_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 9 43 "$display", "ASSERT MORE THAN Failed: first %b < %b", v0x5641369f5320_0, v0x5641369f5420_0 {0 0 0};
    %vpi_call 9 44 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_2.4 ;
    %end;
S_0x5641369f5500 .scope task, "assertexactly" "assertexactly" 9 5, 9 5 0, S_0x5641369d3500;
 .timescale -9 -12;
v0x5641369f5720_0 .var "actual", 31 0;
v0x5641369f5820_0 .var "expected", 31 0;
TD_test_load.assertexactly ;
    %load/vec4 v0x5641369f5820_0;
    %load/vec4 v0x5641369f5720_0;
    %cmp/ne;
    %jmp/0xz  T_3.6, 6;
    %vpi_call 9 10 "$display", "ASSERT Failed: expected %b (%x), actual %b (%x)", v0x5641369f5820_0, v0x5641369f5820_0, v0x5641369f5720_0, v0x5641369f5720_0 {0 0 0};
    %vpi_call 9 11 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_3.6 ;
    %end;
S_0x5641369f5900 .scope task, "randomdelay" "randomdelay" 9 50, 9 50 0, S_0x5641369d3500;
 .timescale -9 -12;
v0x5641369f5ad0_0 .var "delay", 31 0;
TD_test_load.randomdelay ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5641369f6ca0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x5641369f6ca0_0;
    %load/vec4 v0x5641369f5ad0_0;
    %cmp/u;
    %jmp/0xz T_4.9, 5;
    %delay 1000, 0;
    %load/vec4 v0x5641369f6ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5641369f6ca0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0x5641369f5bd0 .scope task, "setch" "setch" 6 8, 6 8 0, S_0x5641369d3500;
 .timescale -9 -12;
v0x5641369f5da0_0 .var "ch", 2 1;
v0x5641369f5ea0_0 .var "val", 7 0;
TD_test_load.setch ;
    %load/vec4 v0x5641369f5ea0_0;
    %store/vec4 v0x5641369f6bd0_0, 0, 8;
    %delay 50000, 0;
    %load/vec4 v0x5641369f5da0_0;
    %store/vec4 v0x5641369f5f80_0, 0, 2;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5641369f5f80_0, 0, 2;
    %delay 5000, 0;
    %end;
    .scope S_0x5641369d2e60;
T_6 ;
    %wait E_0x56413699bb90;
    %load/vec4 v0x5641369f2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641369f2770_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5641369f26b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641369f2770_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5641369f25e0_0;
    %assign/vec4 v0x5641369f2770_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5641369d2fe0;
T_7 ;
    %wait E_0x5641369b8230;
    %load/vec4 v0x5641369f2b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641369f2d70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5641369f2c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641369f2d70_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5641369f2a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5641369f2ba0_0;
    %assign/vec4 v0x5641369f2d70_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5641369d3200;
T_8 ;
    %wait E_0x5641369b8120;
    %load/vec4 v0x5641369f2f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641369f3010_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641369f3010_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5641369f32d0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641369f40b0_0, 0, 1;
    %vpi_call 8 29 "$readmemh", "mapping.mif", v0x5641369f47c0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5641369f32d0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5641369f4360_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x5641369f32d0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5641369f4440_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x5641369f32d0;
T_12 ;
    %wait E_0x5641369f3d00;
    %load/vec4 v0x5641369f4280_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5641369f47c0, 4;
    %assign/vec4 v0x5641369f4360_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5641369f32d0;
T_13 ;
    %wait E_0x5641369d2530;
    %load/vec4 v0x5641369f4280_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5641369f47c0, 4;
    %assign/vec4 v0x5641369f4440_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5641369f32d0;
T_14 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5641369f46e0_0, 0, 7;
    %end;
    .thread T_14;
    .scope S_0x5641369f32d0;
T_15 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5641369f4880_0, 0, 9;
    %end;
    .thread T_15;
    .scope S_0x5641369f32d0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f3e60_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5641369f32d0;
T_17 ;
    %wait E_0x5641369b7f70;
    %load/vec4 v0x5641369f46e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5641369f46e0_0, 0;
    %load/vec4 v0x5641369f46e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641369f40b0_0, 0;
T_17.0 ;
    %load/vec4 v0x5641369f46e0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641369f40b0_0, 0;
T_17.2 ;
    %load/vec4 v0x5641369f46e0_0;
    %pad/u 35;
    %cmpi/e 46, 0, 35;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641369f40b0_0, 0;
T_17.4 ;
    %load/vec4 v0x5641369f46e0_0;
    %pad/u 35;
    %cmpi/e 94, 0, 35;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641369f40b0_0, 0;
T_17.6 ;
    %load/vec4 v0x5641369f46e0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x5641369f4880_0;
    %parti/s 8, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x5641369f4880_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x5641369f46e0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 7;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %jmp T_17.14;
T_17.10 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5641369f4880_0, 4, 5;
    %jmp T_17.14;
T_17.11 ;
    %load/vec4 v0x5641369f4360_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5641369f4880_0, 4, 5;
    %jmp T_17.14;
T_17.12 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5641369f4880_0, 4, 5;
    %jmp T_17.14;
T_17.13 ;
    %load/vec4 v0x5641369f4440_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5641369f4880_0, 4, 5;
    %jmp T_17.14;
T_17.14 ;
    %pop/vec4 1;
T_17.9 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5641369d3500;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f6a60_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5641369d3500;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f6100_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5641369d3500;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f61d0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5641369d3500;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f6290_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5641369d3500;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f63a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5641369d3500;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f6460_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5641369d3500;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f6520_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5641369d3500;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f65e0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5641369d3500;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f66a0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5641369d3500;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f6760_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5641369d3500;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f6820_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5641369d3500;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f68e0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x5641369d3500;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f69a0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5641369d3500;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641369f6060_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x5641369d3500;
T_32 ;
    %delay 71000, 0;
    %load/vec4 v0x5641369f6a60_0;
    %inv;
    %store/vec4 v0x5641369f6a60_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5641369d3500;
T_33 ;
    %delay 35000, 0;
    %load/vec4 v0x5641369f6100_0;
    %inv;
    %store/vec4 v0x5641369f6100_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5641369d3500;
T_34 ;
    %delay 32000, 0;
    %load/vec4 v0x5641369f61d0_0;
    %inv;
    %store/vec4 v0x5641369f61d0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5641369d3500;
T_35 ;
    %delay 25000, 0;
    %load/vec4 v0x5641369f6290_0;
    %inv;
    %store/vec4 v0x5641369f6290_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5641369d3500;
T_36 ;
    %delay 23000, 0;
    %load/vec4 v0x5641369f63a0_0;
    %inv;
    %store/vec4 v0x5641369f63a0_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5641369d3500;
T_37 ;
    %delay 20000, 0;
    %load/vec4 v0x5641369f6460_0;
    %inv;
    %store/vec4 v0x5641369f6460_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5641369d3500;
T_38 ;
    %delay 16000, 0;
    %load/vec4 v0x5641369f6520_0;
    %inv;
    %store/vec4 v0x5641369f6520_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5641369d3500;
T_39 ;
    %delay 14000, 0;
    %load/vec4 v0x5641369f65e0_0;
    %inv;
    %store/vec4 v0x5641369f65e0_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5641369d3500;
T_40 ;
    %delay 13000, 0;
    %load/vec4 v0x5641369f66a0_0;
    %inv;
    %store/vec4 v0x5641369f66a0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5641369d3500;
T_41 ;
    %delay 10000, 0;
    %load/vec4 v0x5641369f6760_0;
    %inv;
    %store/vec4 v0x5641369f6760_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5641369d3500;
T_42 ;
    %delay 9000, 0;
    %load/vec4 v0x5641369f6820_0;
    %inv;
    %store/vec4 v0x5641369f6820_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5641369d3500;
T_43 ;
    %delay 8000, 0;
    %load/vec4 v0x5641369f68e0_0;
    %inv;
    %store/vec4 v0x5641369f68e0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5641369d3500;
T_44 ;
    %delay 7000, 0;
    %load/vec4 v0x5641369f69a0_0;
    %inv;
    %store/vec4 v0x5641369f69a0_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5641369d3500;
T_45 ;
    %delay 5000, 0;
    %load/vec4 v0x5641369f6060_0;
    %inv;
    %store/vec4 v0x5641369f6060_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5641369d3500;
T_46 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5641369f5f80_0, 0, 2;
    %end;
    .thread T_46;
    .scope S_0x5641369d3500;
T_47 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5641369f6bd0_0, 0, 8;
    %end;
    .thread T_47;
    .scope S_0x5641369d3500;
T_48 ;
    %vpi_call 6 25 "$dumpfile", "test_load.vcd" {0 0 0};
    %vpi_call 6 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5641369d3500 {0 0 0};
    %delay 1000, 0;
    %delay 20000000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5641369f5da0_0, 0, 2;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5641369f5ea0_0, 0, 8;
    %fork TD_test_load.setch, S_0x5641369f5bd0;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5641369f5da0_0, 0, 2;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x5641369f5ea0_0, 0, 8;
    %fork TD_test_load.setch, S_0x5641369f5bd0;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5641369f5da0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5641369f5ea0_0, 0, 8;
    %fork TD_test_load.setch, S_0x5641369f5bd0;
    %join;
    %delay 2000000, 0;
    %vpi_call 6 40 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../rtl//FDCP.v";
    "../rtl//FDCPE.v";
    "../rtl//KEEPER.v";
    "../rtl//PULLUP.v";
    "test_load.v";
    "./system_fixture.vinc";
    "../../rtl/tf0060dca.v";
    "./../unittest.vinc";
