
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011975                       # Number of seconds simulated
sim_ticks                                 11975203338                       # Number of ticks simulated
final_tick                               577273635165                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200491                       # Simulator instruction rate (inst/s)
host_op_rate                                   253711                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 277336                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342384                       # Number of bytes of host memory used
host_seconds                                 43179.33                       # Real time elapsed on the host
sim_insts                                  8657054841                       # Number of instructions simulated
sim_ops                                   10955055959                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       199552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       193792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       196480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       380288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       195840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       313856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       124672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       313984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1954176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       701184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            701184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1559                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1514                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2971                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1530                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2452                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          974                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2453                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15267                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5478                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5478                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       331351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16663767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       416861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16182773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       384795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16407237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       374106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     31756287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       363418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16353793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       363418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     26208824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       374106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10410846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       374106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26219513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163185204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       331351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       416861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       384795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       374106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       363418                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       363418                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       374106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       374106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2982162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58552993                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58552993                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58552993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       331351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16663767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       416861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16182773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       384795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16407237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       374106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     31756287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       363418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16353793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       363418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     26208824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       374106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10410846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       374106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26219513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              221738197                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28717515                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182591                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952375                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175507                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459315                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434106                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128259                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5281                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23134258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12404268                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182591                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562365                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         576391                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        321371                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1400505                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171968                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26622294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.761530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23855576     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425713      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210777      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420264      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131389      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389795      1.46%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60385      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96593      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1031802      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26622294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076002                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.431941                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22845649                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       615625                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761074                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2239                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397703                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       203181                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2214                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13850642                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5137                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397703                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22878543                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         363165                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       155302                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2731844                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        95733                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13830879                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10332                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77229                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18101458                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642233                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642233                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3455002                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1830                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          931                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           205210                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2516345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3400                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90862                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13758680                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12871669                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8585                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2505794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5148363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26622294                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094496                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20974875     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1766426      6.64%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1903117      7.15%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1105609      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561012      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       139819      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164288      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3873      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3275      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26622294                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21284     57.56%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8508     23.01%     80.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7188     19.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10080939     78.32%     78.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99388      0.77%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2295359     17.83%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395082      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12871669                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448217                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36980                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52411195                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16266351                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12542518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12908649                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9748                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       513386                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10359                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397703                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         234761                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12068                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760531                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1759                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2516345                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398667                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117869                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185823                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708848                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2263424                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162819                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2658461                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933687                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            395037                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442547                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12545302                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12542518                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596563                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448783                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.436755                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461831                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524560                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       174230                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26224591                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299538                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22050097     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1632933      6.23%     90.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056277      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330572      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       556313      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105664      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67440      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61330      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363965      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26224591                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363965                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39621592                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920057                       # The number of ROB writes
system.switch_cpus0.timesIdled                 515122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2095221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.871751                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.871751                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348220                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348220                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59105172                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16320260                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14743837                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                28717515                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2342109                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1920140                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       232692                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       956728                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          912428                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          240485                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10392                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22443088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13325886                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2342109                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1152913                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2931159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         658451                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        679427                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1384701                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       231152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26475806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23544647     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          317610      1.20%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          367611      1.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          201738      0.76%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          231493      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          127410      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           87110      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          227299      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1370888      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26475806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081557                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464033                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22260347                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       865782                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2906950                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22945                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        419778                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       380393                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2354                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16273626                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12070                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        419778                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22295388                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         235953                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       532550                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2896193                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        95940                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16264460                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22352                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        46181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22615275                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75737721                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75737721                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19305803                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3309460                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4236                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2352                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           261668                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1553069                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       845214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22275                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       187412                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16239897                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4244                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15354661                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20149                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2024955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4667639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26475806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20008840     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2597704      9.81%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1399316      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       968947      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       845842      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       431798      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       104883      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67980      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50496      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26475806                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3699     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14657     44.06%     55.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14908     44.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12855701     83.73%     83.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       240099      1.56%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1880      0.01%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1417675      9.23%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       839306      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15354661                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534679                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33264                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002166                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     57238540                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18269266                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15095877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15387925                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        38410                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       274261                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        18145                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          939                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        419778                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         184447                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14129                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16244163                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1553069                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       845214                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2351                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       130670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       265242                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15123232                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1330529                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231428                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2169622                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2116454                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            839093                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526620                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15096114                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15095877                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8974348                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23511068                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525668                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381707                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11335886                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13908021                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2336246                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3791                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       233854                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26056028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20375658     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2634072     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1104313      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       660994      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       460301      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       296871      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154890      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       123990      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       244939      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26056028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11335886                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13908021                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2105877                       # Number of memory references committed
system.switch_cpus1.commit.loads              1278808                       # Number of loads committed
system.switch_cpus1.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1990808                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12538296                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       282948                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       244939                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            42055278                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32908335                       # The number of ROB writes
system.switch_cpus1.timesIdled                 345991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2241709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11335886                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13908021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11335886                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.533328                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.533328                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394738                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394738                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68213975                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20960698                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15181024                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3786                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                28717515                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2346079                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1923001                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       232497                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       957874                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          912963                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          240515                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10335                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     22428864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13346716                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2346079                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1153478                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2933943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         660175                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        682980                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1384128                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       230910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26469850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23535907     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          318205      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          366534      1.38%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          201536      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          231329      0.87%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          127405      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           87467      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          228458      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1373009      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26469850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081695                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464759                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22246340                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       869203                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2909255                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23344                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        421704                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       381537                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2360                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16297863                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        12075                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        421704                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22281723                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         248703                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       521858                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2898451                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        97407                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16288044                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         22989                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        46671                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     22642310                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     75842828                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     75842828                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19305540                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3336677                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4210                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2327                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           265506                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1555307                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       846392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        22407                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       187824                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16261661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15364145                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        21274                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2045214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4729537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26469850                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580439                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270182                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19999964     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2598871      9.82%     85.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1399316      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       968854      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       846514      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       432828      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       105291      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67558      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        50654      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26469850                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3711     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14878     44.21%     55.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15064     44.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12862054     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       240242      1.56%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1880      0.01%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1419376      9.24%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       840593      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15364145                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.535010                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              33653                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002190                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     57253062                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     18311261                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15104976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15397798                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        38584                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       276508                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        19330                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          939                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        421704                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         196022                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        14467                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16265904                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1555307                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       846392                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2323                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10394                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       134145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       131194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       265339                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15133824                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1332172                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       230316                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2172521                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2117931                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            840349                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526989                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15105241                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15104976                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8976960                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         23524269                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525985                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381604                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11335738                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13907840                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2358090                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3791                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       233644                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26048146                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.353175                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20368011     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2633681     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1104840      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       661370      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       459713      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       296463      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       154746      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       123850      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       245472      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26048146                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11335738                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13907840                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2105853                       # Number of memory references committed
system.switch_cpus2.commit.loads              1278795                       # Number of loads committed
system.switch_cpus2.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1990784                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12538131                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       282943                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       245472                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            42068526                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           32953640                       # The number of ROB writes
system.switch_cpus2.timesIdled                 345679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2247665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11335738                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13907840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11335738                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.533361                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.533361                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.394733                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.394733                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68256985                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20969326                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       15203259                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3786                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                28717515                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2241898                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2022386                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       119528                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       844280                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          798923                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          123939                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         5341                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23735090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              14100431                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2241898                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       922862                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2787193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         374813                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        546462                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1364406                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       119978                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27321096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.934166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24533903     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           98544      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          203662      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           84971      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          463564      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          411682      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           79788      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          167416      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1277566      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27321096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078067                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491005                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        23606022                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       677224                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2776945                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         8800                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        252100                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       197159                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16534772                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1504                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        252100                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        23630688                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         479955                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       121621                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2762359                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        74368                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16524859                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         31103                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        27337                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          305                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     19410361                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     77826228                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     77826228                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17192920                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2217351                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1925                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          976                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           191118                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3896440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1969645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17994                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        95207                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16490149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1931                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15850885                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8586                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1280395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3072150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27321096                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580170                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.377882                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21694567     79.41%     79.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1679227      6.15%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1385416      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       597870      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       758316      2.78%     95.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       734428      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       417762      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        32840      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        20670      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27321096                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          40143     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        312643     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         9052      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      9947914     62.76%     62.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       138482      0.87%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          948      0.01%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3798437     23.96%     87.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1965104     12.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15850885                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.551959                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             361838                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022828                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     59393290                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     17772879                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15714170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16212723                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        28452                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       152540                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12229                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1401                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        252100                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         439101                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        20385                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16492094                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3896440                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1969645                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          977                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         14005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        68677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        71112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       139789                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15738790                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3785259                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       112095                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5750179                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2062456                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1964920                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548055                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15714754                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15714170                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8486210                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         16720747                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547198                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507526                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     12760521                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14995585                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1498068                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1911                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       121919                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     27068996                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.553976                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.377743                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     21633701     79.92%     79.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1981556      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       930237      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       920826      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       249793      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1070769      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        80282      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        58288      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       143544      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     27068996                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     12760521                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14995585                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               5701307                       # Number of memory references committed
system.switch_cpus3.commit.loads              3743891                       # Number of loads committed
system.switch_cpus3.commit.membars                954                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1980702                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         13334327                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       145288                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       143544                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            43419066                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           33239516                       # The number of ROB writes
system.switch_cpus3.timesIdled                 522134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1396419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           12760521                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14995585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     12760521                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.250497                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.250497                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.444346                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.444346                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        77798777                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18256336                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19681607                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1908                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                28717515                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2343297                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1921558                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       233146                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       958626                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          913580                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          240128                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10363                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     22426698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13326408                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2343297                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1153708                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2931697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         660287                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        682138                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1384192                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       231458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     26464072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        23532375     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          317785      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          368732      1.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          201949      0.76%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          230434      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          127447      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           88047      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          226832      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1370471      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     26464072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081598                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464052                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22244781                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       867848                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2906855                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        23396                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        421188                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       380189                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2351                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16270755                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        12087                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        421188                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        22280527                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         256884                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       512222                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2895795                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        97452                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16260723                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22853                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        46641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     22607497                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     75716389                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     75716389                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     19285873                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3321615                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         4245                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2364                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           266570                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1552500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       844346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        22153                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       187055                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16234442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         4248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15340348                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        20555                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2032685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4705815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     26464072                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579667                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269344                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     20001350     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2598814      9.82%     85.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1395653      5.27%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       969682      3.66%     94.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       844237      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       430797      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       105144      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        67775      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        50620      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     26464072                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3778     11.41%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         14464     43.70%     55.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        14857     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12843994     83.73%     83.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       239613      1.56%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1878      0.01%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1416460      9.23%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       838403      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15340348                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534181                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              33099                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     57198421                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     18271543                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15082493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15373447                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        38069                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       275007                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        18123                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          937                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        421188                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         204257                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        14826                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16238717                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         4754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1552500                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       844346                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2357                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10668                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          170                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       134986                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       130655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       265641                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15110210                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1329499                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       230137                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2167680                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2114824                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            838181                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526167                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15082777                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15082493                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8964944                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23488284                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525202                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381677                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11324200                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13893692                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2345190                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3787                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       234290                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26042884                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533493                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.352531                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20367799     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2631946     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1103191      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       660711      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       459314      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       296629      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       154815      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       123892      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       244587      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26042884                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11324200                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13893692                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2103713                       # Number of memory references committed
system.switch_cpus4.commit.loads              1277493                       # Number of loads committed
system.switch_cpus4.commit.membars               1890                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1988760                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12525377                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       282658                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       244587                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            42037101                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           32898979                       # The number of ROB writes
system.switch_cpus4.timesIdled                 346060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2253443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11324200                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13893692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11324200                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.535942                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.535942                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.394331                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.394331                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        68154353                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       20941220                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15179581                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3782                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                28717515                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2337455                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1911222                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       229963                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       987402                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          922662                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          240287                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10238                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22695297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13254262                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2337455                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1162949                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2777795                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         665014                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        390796                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1396578                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       231615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26293890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23516095     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          150062      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          237385      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          377249      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          158034      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          177923      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          186681      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          122975      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1367486      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26293890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081395                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461539                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22494344                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       593786                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2769002                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7052                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        429704                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       383384                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16186644                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1652                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        429704                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22526689                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         190266                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       308826                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2744044                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        94359                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16176625                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2022                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         27462                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        35495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3790                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     22455215                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     75245991                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     75245991                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     19178387                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3276821                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4166                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2311                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           288438                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1544392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       829515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        24824                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       188436                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16154476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15295422                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18982                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2043875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4531389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26293890                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581710                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273403                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19844599     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2587608      9.84%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1416226      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       965434      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       901708      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       260875      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       201361      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        68945      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        47134      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26293890                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3550     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10980     38.63%     51.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13890     48.87%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12812204     83.76%     83.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       241417      1.58%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1854      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1415273      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       824674      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15295422                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532616                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28420                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001858                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     56932136                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     18202736                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15048429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15323842                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        46375                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       278631                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        25005                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          968                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        429704                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         130789                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13486                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16158681                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1544392                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       829515                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2310                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9864                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       134046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       131412                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       265458                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15077612                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1331617                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       217810                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2155938                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2121751                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            824321                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525032                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15048664                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15048429                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8799867                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22983908                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524016                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382871                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11265038                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13808060                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2350656                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       234615                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     25864186                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533868                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387192                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20256085     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2717053     10.51%     88.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1057830      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       569297      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       426462      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       237828      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       146663      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       131254      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       321714      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     25864186                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11265038                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13808060                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2070266                       # Number of memory references committed
system.switch_cpus5.commit.loads              1265760                       # Number of loads committed
system.switch_cpus5.commit.membars               1866                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1982012                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12442164                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       280500                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       321714                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            41701110                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32747187                       # The number of ROB writes
system.switch_cpus5.timesIdled                 367039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2423625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11265038                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13808060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11265038                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.549260                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.549260                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392271                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392271                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        67994527                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       20860033                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15097923                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3736                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28717515                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2609781                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      2172745                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       238616                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       997515                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          952437                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          279710                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        11064                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22679113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              14312617                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2609781                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1232147                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2982469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         664219                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        736412                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1409733                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       228008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26821422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.031504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23838953     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          183166      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          231776      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          367124      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          152424      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          197264      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          229658      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          105212      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1515845      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26821422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090878                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498393                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22544959                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       883675                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2968121                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1491                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        423171                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       397205                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      17488573                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1463                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        423171                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22568701                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          73453                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       745494                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2945899                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        64694                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      17379415                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9197                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        44978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     24279458                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     80810197                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     80810197                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     20295408                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3984050                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4229                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2215                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           230830                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1625432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       850175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         9967                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       190159                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16966458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4242                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         16271289                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        16565                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2068520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4212362                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26821422                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606653                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327802                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19929447     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      3141624     11.71%     86.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1286311      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       719667      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       976558      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       299604      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       296398      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       159102      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        12711      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26821422                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         112724     79.29%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         14880     10.47%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        14563     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     13709298     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       222182      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         2013      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1490528      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       847268      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      16271289                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566598                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             142167                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008737                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     59522732                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     19039325                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15847319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      16413456                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        12246                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       306270                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11892                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        423171                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          56148                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         7000                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16970703                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        13272                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1625432                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       850175                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2216                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          6121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       139907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       134838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       274745                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15987575                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1466593                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       283714                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2313745                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2261215                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            847152                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556719                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15847424                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15847319                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          9494897                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         25499082                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551835                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372362                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11807076                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     14549241                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2421551                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         4056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       240464                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     26398251                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551144                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.371701                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20241842     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      3119837     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1131260      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       565621      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       516061      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       217253      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       214705      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102094      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       289578      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     26398251                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11807076                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      14549241                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2157445                       # Number of memory references committed
system.switch_cpus6.commit.loads              1319162                       # Number of loads committed
system.switch_cpus6.commit.membars               2024                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           2108925                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         13099029                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       300431                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       289578                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            43079387                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           34364773                       # The number of ROB writes
system.switch_cpus6.timesIdled                 345584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1896093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11807076                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             14549241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11807076                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.432229                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.432229                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411145                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411145                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        71935271                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       22148220                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       16177710                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          4052                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                28717515                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2336495                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1910497                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       230374                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       988643                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          922516                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          239876                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10312                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22694966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13247331                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2336495                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1162392                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2776295                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         666385                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        396523                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1396768                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       232076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26298771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23522476     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          150233      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          237379      0.90%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          376546      1.43%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          158025      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          177547      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          185752      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          123449      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1367364      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26298771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081361                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461298                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22493474                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       600058                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2767453                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7096                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        430688                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       383256                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16179468                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        430688                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22525991                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         192980                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       313402                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2742352                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        93356                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16169443                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1977                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         27292                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        35453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         2652                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     22440665                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75213713                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75213713                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19161795                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3278865                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4088                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2236                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           289142                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1544995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       829266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        24809                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       188390                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16146902                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15284032                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19264                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2047430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4550779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          365                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26298771                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581169                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.272841                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19854000     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2586072      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1414525      5.38%     90.71% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       964969      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       901663      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       260621      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       201363      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        68396      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        47162      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26298771                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3574     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         10994     38.63%     51.19% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13891     48.81%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12803190     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       240914      1.58%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1852      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1413819      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       824257      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15284032                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532220                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              28459                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     56914558                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18198625                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15037119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15312491                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        45904                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       280336                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        25474                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          979                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        430688                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         133329                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13583                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16151033                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1544995                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       829266                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2235                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       134363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       131298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       265661                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15066594                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1330437                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       217438                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   31                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2154309                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2119998                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            823872                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524648                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15037373                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15037119                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8790664                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         22968548                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523622                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382726                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11255237                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13796060                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2354990                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3735                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       235006                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     25868083                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533324                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386549                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20264691     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2714703     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1057288      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       568334      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       426506      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       237427      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       146598      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       131256      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       321280      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     25868083                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11255237                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13796060                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2068448                       # Number of memory references committed
system.switch_cpus7.commit.loads              1264656                       # Number of loads committed
system.switch_cpus7.commit.membars               1864                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1980307                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12431325                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       280250                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       321280                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            41697775                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32732832                       # The number of ROB writes
system.switch_cpus7.timesIdled                 367254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2418744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11255237                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13796060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11255237                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.551480                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.551480                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391929                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391929                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        67943697                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20842379                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15089316                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3730                       # number of misc regfile writes
system.l2.replacements                          15269                       # number of replacements
system.l2.tagsinuse                      32764.613844                       # Cycle average of tags in use
system.l2.total_refs                          1951248                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48029                       # Sample count of references to valid blocks.
system.l2.avg_refs                          40.626455                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           382.974056                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     25.764025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    803.679357                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     30.449965                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    723.771728                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.041833                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    730.559188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.337017                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1485.051617                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     27.805259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    726.471689                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     27.035742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1195.928663                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.541177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    492.932752                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     28.561313                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1197.399342                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3557.010780                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3038.991920                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3041.602486                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3741.533587                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3046.301522                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3297.621186                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1775.532784                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3300.714859                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011687                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000786                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024526                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.022088                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000825                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.022295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000926                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.045320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000849                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.022170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000825                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.036497                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.015043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.036542                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.108551                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.092743                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.092822                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.114183                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.092966                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.100635                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.054185                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.100730                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999897                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4465                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4568                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4567                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         6179                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4559                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5669                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3223                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         5713                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   38952                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14509                       # number of Writeback hits
system.l2.Writeback_hits::total                 14509                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   124                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4586                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4585                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         6188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4577                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5687                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         5731                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39076                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4474                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4586                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4585                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         6188                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4577                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5687                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3239                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         5731                       # number of overall hits
system.l2.overall_hits::total                   39076                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1559                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1514                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1535                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2972                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1530                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2452                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          974                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2453                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15268                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1559                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1514                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1530                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2452                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          974                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2453                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15268                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1559                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1514                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1535                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2972                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1530                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2452                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          974                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2453                       # number of overall misses
system.l2.overall_misses::total                 15268                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4808112                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    258408811                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6409326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    254117973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5809492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    257986461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5662605                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    493825941                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5605029                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    258711133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5286306                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    409602053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5550470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    163732415                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5763315                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    408207450                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2549486892                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4808112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    258408811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6409326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    254117973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5809492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    257986461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5662605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    493825941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5605029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    258711133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5286306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    409602053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5550470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    163732415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5763315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    408207450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2549486892                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4808112                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    258408811                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6409326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    254117973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5809492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    257986461                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5662605                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    493825941                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5605029                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    258711133                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5286306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    409602053                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5550470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    163732415                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5763315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    408207450                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2549486892                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6024                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6082                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         6102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         9151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         6089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         8121                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         4197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         8166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               54220                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14509                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14509                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               124                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6033                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6100                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         6120                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         9160                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         6107                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         8139                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         4213                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         8184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54344                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6033                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6100                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         6120                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         9160                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         6107                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         8139                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         4213                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         8184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54344                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.258798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.248931                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.251557                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.324773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.251273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.301933                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.232071                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.300392                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.281594                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.258412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.248197                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.250817                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.324454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.250532                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.301266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.231189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.299731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280951                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.258412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.248197                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.250817                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.324454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.250532                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.301266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.231189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.299731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280951                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155100.387097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165752.925593                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164341.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167845.424703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 161374.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168069.355700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 161788.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 166159.468708                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 164853.794118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 169092.243791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155479.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 167048.145595                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 158584.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 168103.095483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 164666.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 166411.516510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166982.374378                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155100.387097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165752.925593                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164341.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167845.424703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 161374.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168069.355700                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 161788.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 166159.468708                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 164853.794118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 169092.243791                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155479.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 167048.145595                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 158584.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 168103.095483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 164666.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 166411.516510                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166982.374378                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155100.387097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165752.925593                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164341.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167845.424703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 161374.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168069.355700                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 161788.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 166159.468708                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 164853.794118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 169092.243791                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155479.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 167048.145595                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 158584.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 168103.095483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 164666.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 166411.516510                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166982.374378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5478                       # number of writebacks
system.l2.writebacks::total                      5478                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1514                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2972                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1530                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          974                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2453                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15268                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15268                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3004030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    167581653                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      4140658                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    165955223                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3712460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    168599023                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3620288                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    320868930                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3623870                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    169595120                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3310943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    266795523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3513438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    107019637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3724491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    265348988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1660414275                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3004030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    167581653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4140658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    165955223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3712460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    168599023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3620288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    320868930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3623870                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    169595120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3310943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    266795523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3513438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    107019637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3724491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    265348988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1660414275                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3004030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    167581653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4140658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    165955223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3712460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    168599023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3620288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    320868930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3623870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    169595120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3310943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    266795523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3513438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    107019637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3724491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    265348988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1660414275                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.248931                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251557                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.324773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.251273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.301933                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.232071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.300392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.281594                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.258412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.248197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.250817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.324454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.250532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.301266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.231189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.299731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280951                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.258412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.248197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.250817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.324454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.250532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.301266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.231189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.299731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280951                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96904.193548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107493.042335                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106170.717949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109613.753633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 103123.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109836.497068                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 103436.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107963.973755                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 106584.411765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 110846.483660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97380.676471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 108807.309543                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 100383.942857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 109876.424025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 106414.028571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 108173.252344                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108751.262444                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96904.193548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107493.042335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106170.717949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109613.753633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 103123.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109836.497068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 103436.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107963.973755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 106584.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 110846.483660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97380.676471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 108807.309543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 100383.942857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 109876.424025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 106414.028571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 108173.252344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108751.262444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96904.193548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107493.042335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106170.717949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109613.753633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 103123.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109836.497068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 103436.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107963.973755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 106584.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 110846.483660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97380.676471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 108807.309543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 100383.942857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 109876.424025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 106414.028571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 108173.252344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108751.262444                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               553.201645                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432734                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1791471.796064                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    27.148866                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.052778                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.043508                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843033                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.886541                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1400465                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1400465                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1400465                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1400465                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1400465                       # number of overall hits
system.cpu0.icache.overall_hits::total        1400465                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.cpu0.icache.overall_misses::total           40                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6132558                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6132558                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6132558                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6132558                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6132558                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6132558                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1400505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1400505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1400505                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1400505                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1400505                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1400505                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153313.950000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153313.950000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153313.950000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153313.950000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153313.950000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153313.950000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           32                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           32                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5190372                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5190372                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5190372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5190372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5190372                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5190372                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162199.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162199.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162199.125000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162199.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162199.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162199.125000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6033                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221204918                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6289                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35173.305454                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.423144                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.576856                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720403                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279597                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2072655                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2072655                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          917                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          917                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459081                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459081                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459081                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459081                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20216                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20216                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20261                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20261                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20261                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2141642975                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2141642975                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3778025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3778025                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2145421000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2145421000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2145421000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2145421000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2092871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2092871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2479342                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2479342                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2479342                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2479342                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009659                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009659                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008172                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008172                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008172                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008172                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105938.018154                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105938.018154                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83956.111111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83956.111111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105889.195992                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105889.195992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105889.195992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105889.195992                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          833                       # number of writebacks
system.cpu0.dcache.writebacks::total              833                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14192                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14228                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14228                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14228                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14228                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6024                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6033                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6033                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    569404614                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    569404614                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    569981514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    569981514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    569981514                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    569981514                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002433                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002433                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002433                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002433                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94522.678287                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94522.678287                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94477.293884                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94477.293884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94477.293884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94477.293884                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               514.114967                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1076052480                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2061403.218391                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.472108                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   481.642860                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052039                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.771864                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823902                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1384653                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1384653                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1384653                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1384653                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1384653                       # number of overall hits
system.cpu1.icache.overall_hits::total        1384653                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8232157                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8232157                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8232157                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8232157                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8232157                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8232157                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1384701                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1384701                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1384701                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1384701                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1384701                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1384701                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171503.270833                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171503.270833                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171503.270833                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171503.270833                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171503.270833                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171503.270833                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6957143                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6957143                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6957143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6957143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6957143                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6957143                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173928.575000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 173928.575000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 173928.575000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 173928.575000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 173928.575000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 173928.575000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6100                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170151625                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6356                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26770.236784                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.574685                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.425315                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888964                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111036                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       971789                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         971789                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       822741                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        822741                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1944                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1944                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1893                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1893                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1794530                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1794530                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1794530                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1794530                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20808                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          269                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          269                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21077                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21077                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21077                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21077                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2524245582                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2524245582                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29683318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29683318                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2553928900                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2553928900                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2553928900                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2553928900                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       992597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       992597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       823010                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       823010                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1815607                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1815607                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1815607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1815607                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.020963                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020963                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000327                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011609                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011609                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121311.302480                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121311.302480                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 110346.907063                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110346.907063                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121171.366893                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121171.366893                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121171.366893                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121171.366893                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2504                       # number of writebacks
system.cpu1.dcache.writebacks::total             2504                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14726                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14726                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          251                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          251                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14977                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14977                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14977                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14977                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6082                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6082                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6100                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6100                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    573367231                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    573367231                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1174908                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1174908                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    574542139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    574542139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    574542139                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    574542139                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006127                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006127                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94272.810095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94272.810095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65272.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65272.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94187.235902                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94187.235902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94187.235902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94187.235902                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.138878                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1076051909                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2073317.743738                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.138878                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.046697                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819133                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1384082                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1384082                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1384082                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1384082                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1384082                       # number of overall hits
system.cpu2.icache.overall_hits::total        1384082                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7458161                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7458161                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7458161                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7458161                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7458161                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7458161                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1384128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1384128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1384128                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1384128                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1384128                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1384128                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 162133.934783                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 162133.934783                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 162133.934783                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 162133.934783                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 162133.934783                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 162133.934783                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6300624                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6300624                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6300624                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6300624                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6300624                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6300624                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 170287.135135                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 170287.135135                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 170287.135135                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 170287.135135                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 170287.135135                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 170287.135135                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6120                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170152950                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6376                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              26686.472710                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.567805                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.432195                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888937                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111063                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       973135                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         973135                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       822733                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        822733                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1931                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1931                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1893                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1893                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1795868                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1795868                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1795868                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1795868                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20914                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20914                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          266                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        21180                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         21180                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        21180                       # number of overall misses
system.cpu2.dcache.overall_misses::total        21180                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2535788952                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2535788952                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     29187481                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29187481                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2564976433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2564976433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2564976433                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2564976433                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       994049                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       994049                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       822999                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       822999                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1817048                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1817048                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1817048                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1817048                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021039                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021039                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000323                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000323                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011656                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011656                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011656                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011656                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121248.395907                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121248.395907                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 109727.372180                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109727.372180                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121103.703163                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121103.703163                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121103.703163                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121103.703163                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2488                       # number of writebacks
system.cpu2.dcache.writebacks::total             2488                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14812                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14812                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          248                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        15060                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        15060                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        15060                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        15060                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6102                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6102                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6120                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6120                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6120                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6120                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    577821799                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    577821799                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1194142                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1194142                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    579015941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    579015941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    579015941                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    579015941                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006139                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006139                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003368                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003368                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003368                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003368                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94693.837922                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94693.837922                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66341.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66341.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94610.447876                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94610.447876                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94610.447876                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94610.447876                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               572.743059                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1108891677                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1915184.243523                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.491463                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.251597                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050467                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867390                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.917857                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1364359                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1364359                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1364359                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1364359                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1364359                       # number of overall hits
system.cpu3.icache.overall_hits::total        1364359                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7787680                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7787680                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7787680                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7787680                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7787680                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7787680                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1364406                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1364406                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1364406                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1364406                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1364406                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1364406                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165695.319149                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165695.319149                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165695.319149                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165695.319149                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165695.319149                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165695.319149                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6101610                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6101610                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6101610                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6101610                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6101610                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6101610                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 169489.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 169489.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 169489.166667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 169489.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 169489.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 169489.166667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  9159                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               440735378                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  9415                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              46812.042273                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.164309                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.835691                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.434236                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.565764                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3572604                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3572604                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1955456                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1955456                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          958                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          958                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          954                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          954                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      5528060                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5528060                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      5528060                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5528060                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        32183                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        32183                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           29                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        32212                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         32212                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        32212                       # number of overall misses
system.cpu3.dcache.overall_misses::total        32212                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3659412676                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3659412676                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2327982                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2327982                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3661740658                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3661740658                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3661740658                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3661740658                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3604787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3604787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1955485                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1955485                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          954                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      5560272                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5560272                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      5560272                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5560272                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008928                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008928                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005793                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005793                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005793                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005793                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113706.387720                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113706.387720                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80275.241379                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80275.241379                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113676.290140                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113676.290140                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113676.290140                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113676.290140                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2391                       # number of writebacks
system.cpu3.dcache.writebacks::total             2391                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        23032                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        23032                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        23052                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        23052                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        23052                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        23052                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         9151                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9151                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         9160                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         9160                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         9160                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         9160                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    949698965                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    949698965                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       588700                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       588700                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    950287665                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    950287665                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    950287665                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    950287665                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001647                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001647                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001647                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001647                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103780.894438                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103780.894438                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65411.111111                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65411.111111                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 103743.194869                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103743.194869                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 103743.194869                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103743.194869                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               511.593912                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1076051975                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2081338.442940                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.593912                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047426                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.819862                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1384148                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1384148                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1384148                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1384148                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1384148                       # number of overall hits
system.cpu4.icache.overall_hits::total        1384148                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7018982                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7018982                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7018982                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7018982                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7018982                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7018982                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1384192                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1384192                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1384192                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1384192                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1384192                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1384192                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 159522.318182                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 159522.318182                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 159522.318182                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 159522.318182                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 159522.318182                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 159522.318182                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6065900                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6065900                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6065900                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6065900                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6065900                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6065900                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 173311.428571                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 173311.428571                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 173311.428571                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 173311.428571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 173311.428571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 173311.428571                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6107                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               170150320                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6363                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26740.581487                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   227.559888                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    28.440112                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.888906                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.111094                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       971303                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         971303                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       821899                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        821899                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1969                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1969                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1891                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1891                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1793202                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1793202                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1793202                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1793202                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        20889                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        20889                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          266                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        21155                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         21155                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        21155                       # number of overall misses
system.cpu4.dcache.overall_misses::total        21155                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2544646354                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2544646354                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     28462714                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     28462714                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2573109068                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2573109068                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2573109068                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2573109068                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       992192                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       992192                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       822165                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       822165                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1814357                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1814357                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1814357                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1814357                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021053                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021053                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000324                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000324                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011660                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011660                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011660                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011660                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 121817.528556                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 121817.528556                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 107002.684211                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 107002.684211                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 121631.248783                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 121631.248783                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 121631.248783                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 121631.248783                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2498                       # number of writebacks
system.cpu4.dcache.writebacks::total             2498                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        14800                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        14800                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          248                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        15048                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        15048                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        15048                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        15048                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6089                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6089                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6107                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6107                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6107                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6107                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    577907962                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    577907962                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1184392                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1184392                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    579092354                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    579092354                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    579092354                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    579092354                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006137                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006137                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003366                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003366                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003366                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003366                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94910.159632                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94910.159632                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65799.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65799.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94824.357950                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94824.357950                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94824.357950                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94824.357950                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.578486                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1080583010                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2058253.352381                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.578486                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.047401                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.832658                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1396533                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1396533                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1396533                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1396533                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1396533                       # number of overall hits
system.cpu5.icache.overall_hits::total        1396533                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7236625                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7236625                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7236625                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7236625                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7236625                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7236625                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1396578                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1396578                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1396578                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1396578                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1396578                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1396578                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160813.888889                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160813.888889                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160813.888889                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160813.888889                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160813.888889                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160813.888889                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5763625                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5763625                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5763625                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5763625                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5763625                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5763625                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       164675                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       164675                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       164675                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       164675                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       164675                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       164675                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8139                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               178893031                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8395                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21309.473615                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.851077                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.148923                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.893950                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.106050                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       968614                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         968614                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       800623                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        800623                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2260                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2260                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1868                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1868                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1769237                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1769237                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1769237                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1769237                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20933                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20933                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          107                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        21040                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         21040                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        21040                       # number of overall misses
system.cpu5.dcache.overall_misses::total        21040                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2395743405                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2395743405                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8595533                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8595533                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2404338938                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2404338938                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2404338938                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2404338938                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       989547                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       989547                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       800730                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       800730                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1868                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1868                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1790277                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1790277                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1790277                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1790277                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021154                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021154                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000134                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011752                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011752                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011752                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011752                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114448.163426                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114448.163426                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80332.084112                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80332.084112                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 114274.664354                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 114274.664354                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 114274.664354                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 114274.664354                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1404                       # number of writebacks
system.cpu5.dcache.writebacks::total             1404                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12812                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12812                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           89                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12901                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12901                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12901                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12901                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         8121                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         8121                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8139                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8139                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8139                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8139                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    810352022                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    810352022                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1158966                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1158966                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    811510988                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    811510988                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    811510988                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    811510988                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008207                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008207                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004546                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004546                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004546                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004546                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99784.758281                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99784.758281                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64387                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64387                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99706.473523                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99706.473523                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99706.473523                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99706.473523                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.466299                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1077533699                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2190109.144309                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.466299                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050427                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.779593                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1409685                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1409685                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1409685                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1409685                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1409685                       # number of overall hits
system.cpu6.icache.overall_hits::total        1409685                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7872151                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7872151                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7872151                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7872151                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7872151                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7872151                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1409733                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1409733                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1409733                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1409733                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1409733                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1409733                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000034                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 164003.145833                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 164003.145833                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 164003.145833                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 164003.145833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 164003.145833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 164003.145833                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6066800                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6066800                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6066800                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6066800                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6066800                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6066800                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 163967.567568                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 163967.567568                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 163967.567568                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 163967.567568                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 163967.567568                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 163967.567568                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4213                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               160312349                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4469                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35872.085254                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   221.088969                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    34.911031                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.863629                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.136371                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1122712                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1122712                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       834115                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        834115                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2179                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2179                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         2026                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         2026                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1956827                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1956827                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1956827                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1956827                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        10819                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        10819                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           75                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        10894                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         10894                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        10894                       # number of overall misses
system.cpu6.dcache.overall_misses::total        10894                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1094245430                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1094245430                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6211537                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6211537                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1100456967                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1100456967                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1100456967                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1100456967                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1133531                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1133531                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       834190                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       834190                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1967721                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1967721                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1967721                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1967721                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009545                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009545                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000090                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005536                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005536                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005536                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005536                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 101141.087901                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 101141.087901                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82820.493333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82820.493333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 101014.959335                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 101014.959335                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 101014.959335                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 101014.959335                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          948                       # number of writebacks
system.cpu6.dcache.writebacks::total              948                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         6622                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         6622                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           59                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         6681                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         6681                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         6681                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         6681                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4197                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4197                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4213                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4213                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4213                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4213                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    385734403                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    385734403                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1166462                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1166462                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    386900865                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    386900865                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    386900865                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    386900865                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003703                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003703                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002141                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002141                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91907.172504                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91907.172504                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72903.875000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72903.875000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91835.002374                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91835.002374                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91835.002374                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91835.002374                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               520.489979                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1080583198                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2054340.680608                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.489979                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048862                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.834119                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1396721                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1396721                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1396721                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1396721                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1396721                       # number of overall hits
system.cpu7.icache.overall_hits::total        1396721                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7850010                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7850010                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7850010                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7850010                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7850010                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7850010                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1396768                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1396768                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1396768                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1396768                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1396768                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1396768                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 167021.489362                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 167021.489362                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 167021.489362                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 167021.489362                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 167021.489362                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 167021.489362                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6157629                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6157629                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6157629                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6157629                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6157629                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6157629                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 171045.250000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 171045.250000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 171045.250000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 171045.250000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 171045.250000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 171045.250000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  8184                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               178891716                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  8440                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              21195.700948                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   228.827760                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    27.172240                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.893858                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.106142                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       968092                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         968092                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       799913                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        799913                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2180                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2180                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1865                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1865                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1768005                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1768005                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1768005                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1768005                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        21048                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        21048                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          107                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        21155                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         21155                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        21155                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21155                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2404622652                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2404622652                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8843174                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8843174                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2413465826                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2413465826                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2413465826                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2413465826                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       989140                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       989140                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       800020                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       800020                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1865                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1865                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1789160                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1789160                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1789160                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1789160                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021279                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021279                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000134                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011824                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011824                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011824                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011824                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114244.709806                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114244.709806                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82646.485981                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82646.485981                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114084.888962                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114084.888962                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114084.888962                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114084.888962                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1443                       # number of writebacks
system.cpu7.dcache.writebacks::total             1443                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12882                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12882                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           89                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        12971                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        12971                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        12971                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        12971                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         8166                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         8166                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         8184                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         8184                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         8184                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         8184                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    811150790                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    811150790                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1205251                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1205251                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    812356041                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    812356041                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    812356041                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    812356041                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008256                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008256                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004574                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004574                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004574                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004574                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 99332.695322                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 99332.695322                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66958.388889                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66958.388889                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 99261.490836                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 99261.490836                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 99261.490836                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 99261.490836                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
