<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xczu3_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="128"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[127]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[126]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[125]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[124]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[123]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[122]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[121]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[120]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[119]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[118]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[117]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[116]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[115]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[114]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[113]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[112]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[111]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[110]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[109]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[108]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[107]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[106]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[105]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[104]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[103]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[102]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[101]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[100]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[99]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[98]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[97]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[96]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[95]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[94]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[93]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[92]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[91]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[90]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[89]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[88]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[87]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[86]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[85]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[84]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[83]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[82]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[81]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[80]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[79]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[78]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[77]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[76]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[75]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[74]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[73]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[72]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[71]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[70]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[69]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[68]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[67]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[66]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[65]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[64]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[63]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[62]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[61]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[60]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[59]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[58]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[57]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[56]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[55]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[54]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[53]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[52]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[51]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[50]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[49]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[48]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[47]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[46]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[45]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[44]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[43]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[42]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[41]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[40]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[39]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[38]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[37]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[36]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[35]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[34]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[33]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[32]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[31]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[30]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[29]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[28]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[27]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[26]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[25]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[24]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[23]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[22]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[21]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[20]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[19]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[18]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[17]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[16]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[15]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[14]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[13]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[12]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[11]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[10]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[9]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[8]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[7]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[6]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[5]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[4]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[3]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[2]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[1]"/>
        <net name="u_dw_block/u_ddr_read_write/fifo_rd_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[31]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[30]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[29]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[28]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[27]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[26]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[25]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[24]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[23]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[22]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[21]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[20]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[19]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[18]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[17]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[16]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[15]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[14]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[13]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[12]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[11]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[10]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[9]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[8]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[7]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[6]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[5]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[4]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[3]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[2]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[1]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_size[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/rcur_s[1]"/>
        <net name="u_dw_block/u_ddr_read_write/rcur_s[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/cur_s[1]"/>
        <net name="u_dw_block/u_ddr_read_write/cur_s[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[31]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[30]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[29]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[28]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[27]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[26]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[25]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[24]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[23]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[22]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[21]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[20]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[19]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[18]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[17]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[16]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[15]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[14]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[13]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[12]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[11]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[10]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[9]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[8]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[7]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[6]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[5]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[4]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[3]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[2]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[1]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[31]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[30]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[29]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[28]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[27]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[26]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[25]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[24]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[23]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[22]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[21]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[20]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[19]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[18]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[17]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[16]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[15]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[14]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[13]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[12]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[11]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[10]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[9]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[8]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[7]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[6]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[5]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[4]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[3]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[2]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[1]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="128"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[127]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[126]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[125]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[124]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[123]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[122]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[121]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[120]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[119]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[118]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[117]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[116]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[115]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[114]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[113]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[112]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[111]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[110]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[109]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[108]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[107]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[106]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[105]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[104]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[103]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[102]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[101]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[100]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[99]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[98]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[97]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[96]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[95]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[94]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[93]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[92]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[91]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[90]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[89]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[88]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[87]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[86]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[85]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[84]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[83]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[82]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[81]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[80]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[79]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[78]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[77]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[76]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[75]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[74]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[73]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[72]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[71]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[70]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[69]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[68]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[67]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[66]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[65]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[64]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[63]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[62]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[61]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[60]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[59]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[58]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[57]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[56]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[55]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[54]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[53]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[52]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[51]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[50]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[49]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[48]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[47]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[46]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[45]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[44]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[43]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[42]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[41]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[40]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[39]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[38]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[37]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[36]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[35]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[34]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[33]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[32]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[31]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[30]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[29]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[28]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[27]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[26]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[25]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[24]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[23]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[22]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[21]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[20]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[19]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[18]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[17]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[16]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[15]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[14]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[13]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[12]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[11]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[10]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[9]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[8]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[7]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[6]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[5]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[4]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[3]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[2]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[1]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="128"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[127]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[126]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[125]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[124]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[123]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[122]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[121]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[120]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[119]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[118]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[117]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[116]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[115]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[114]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[113]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[112]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[111]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[110]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[109]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[108]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[107]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[106]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[105]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[104]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[103]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[102]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[101]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[100]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[99]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[98]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[97]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[96]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[95]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[94]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[93]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[92]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[91]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[90]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[89]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[88]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[87]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[86]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[85]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[84]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[83]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[82]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[81]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[80]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[79]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[78]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[77]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[76]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[75]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[74]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[73]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[72]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[71]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[70]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[69]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[68]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[67]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[66]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[65]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[64]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[63]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[62]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[61]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[60]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[59]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[58]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[57]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[56]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[55]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[54]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[53]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[52]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[51]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[50]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[49]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[48]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[47]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[46]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[45]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[44]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[43]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[42]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[41]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[40]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[39]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[38]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[37]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[36]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[35]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[34]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[33]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[32]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[31]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[30]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[29]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[28]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[27]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[26]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[25]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[24]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[23]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[22]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[21]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[20]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[19]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[18]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[17]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[16]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[15]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[14]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[13]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[12]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[11]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[10]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[9]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[8]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[7]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[6]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[5]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[4]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[3]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[2]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[1]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[31]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[30]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[29]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[28]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[27]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[26]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[25]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[24]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[23]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[22]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[21]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[20]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[19]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[18]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[17]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[16]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[15]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[14]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[13]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[12]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[11]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[10]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[9]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[8]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[7]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[6]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[5]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[4]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[3]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[2]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[1]"/>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_size[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/cur_s[1]"/>
        <net name="u_dw_block/cur_s[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="128"/>
      </probeOptions>
      <nets>
        <net name="dma_rd_data[127]"/>
        <net name="dma_rd_data[126]"/>
        <net name="dma_rd_data[125]"/>
        <net name="dma_rd_data[124]"/>
        <net name="dma_rd_data[123]"/>
        <net name="dma_rd_data[122]"/>
        <net name="dma_rd_data[121]"/>
        <net name="dma_rd_data[120]"/>
        <net name="dma_rd_data[119]"/>
        <net name="dma_rd_data[118]"/>
        <net name="dma_rd_data[117]"/>
        <net name="dma_rd_data[116]"/>
        <net name="dma_rd_data[115]"/>
        <net name="dma_rd_data[114]"/>
        <net name="dma_rd_data[113]"/>
        <net name="dma_rd_data[112]"/>
        <net name="dma_rd_data[111]"/>
        <net name="dma_rd_data[110]"/>
        <net name="dma_rd_data[109]"/>
        <net name="dma_rd_data[108]"/>
        <net name="dma_rd_data[107]"/>
        <net name="dma_rd_data[106]"/>
        <net name="dma_rd_data[105]"/>
        <net name="dma_rd_data[104]"/>
        <net name="dma_rd_data[103]"/>
        <net name="dma_rd_data[102]"/>
        <net name="dma_rd_data[101]"/>
        <net name="dma_rd_data[100]"/>
        <net name="dma_rd_data[99]"/>
        <net name="dma_rd_data[98]"/>
        <net name="dma_rd_data[97]"/>
        <net name="dma_rd_data[96]"/>
        <net name="dma_rd_data[95]"/>
        <net name="dma_rd_data[94]"/>
        <net name="dma_rd_data[93]"/>
        <net name="dma_rd_data[92]"/>
        <net name="dma_rd_data[91]"/>
        <net name="dma_rd_data[90]"/>
        <net name="dma_rd_data[89]"/>
        <net name="dma_rd_data[88]"/>
        <net name="dma_rd_data[87]"/>
        <net name="dma_rd_data[86]"/>
        <net name="dma_rd_data[85]"/>
        <net name="dma_rd_data[84]"/>
        <net name="dma_rd_data[83]"/>
        <net name="dma_rd_data[82]"/>
        <net name="dma_rd_data[81]"/>
        <net name="dma_rd_data[80]"/>
        <net name="dma_rd_data[79]"/>
        <net name="dma_rd_data[78]"/>
        <net name="dma_rd_data[77]"/>
        <net name="dma_rd_data[76]"/>
        <net name="dma_rd_data[75]"/>
        <net name="dma_rd_data[74]"/>
        <net name="dma_rd_data[73]"/>
        <net name="dma_rd_data[72]"/>
        <net name="dma_rd_data[71]"/>
        <net name="dma_rd_data[70]"/>
        <net name="dma_rd_data[69]"/>
        <net name="dma_rd_data[68]"/>
        <net name="dma_rd_data[67]"/>
        <net name="dma_rd_data[66]"/>
        <net name="dma_rd_data[65]"/>
        <net name="dma_rd_data[64]"/>
        <net name="dma_rd_data[63]"/>
        <net name="dma_rd_data[62]"/>
        <net name="dma_rd_data[61]"/>
        <net name="dma_rd_data[60]"/>
        <net name="dma_rd_data[59]"/>
        <net name="dma_rd_data[58]"/>
        <net name="dma_rd_data[57]"/>
        <net name="dma_rd_data[56]"/>
        <net name="dma_rd_data[55]"/>
        <net name="dma_rd_data[54]"/>
        <net name="dma_rd_data[53]"/>
        <net name="dma_rd_data[52]"/>
        <net name="dma_rd_data[51]"/>
        <net name="dma_rd_data[50]"/>
        <net name="dma_rd_data[49]"/>
        <net name="dma_rd_data[48]"/>
        <net name="dma_rd_data[47]"/>
        <net name="dma_rd_data[46]"/>
        <net name="dma_rd_data[45]"/>
        <net name="dma_rd_data[44]"/>
        <net name="dma_rd_data[43]"/>
        <net name="dma_rd_data[42]"/>
        <net name="dma_rd_data[41]"/>
        <net name="dma_rd_data[40]"/>
        <net name="dma_rd_data[39]"/>
        <net name="dma_rd_data[38]"/>
        <net name="dma_rd_data[37]"/>
        <net name="dma_rd_data[36]"/>
        <net name="dma_rd_data[35]"/>
        <net name="dma_rd_data[34]"/>
        <net name="dma_rd_data[33]"/>
        <net name="dma_rd_data[32]"/>
        <net name="dma_rd_data[31]"/>
        <net name="dma_rd_data[30]"/>
        <net name="dma_rd_data[29]"/>
        <net name="dma_rd_data[28]"/>
        <net name="dma_rd_data[27]"/>
        <net name="dma_rd_data[26]"/>
        <net name="dma_rd_data[25]"/>
        <net name="dma_rd_data[24]"/>
        <net name="dma_rd_data[23]"/>
        <net name="dma_rd_data[22]"/>
        <net name="dma_rd_data[21]"/>
        <net name="dma_rd_data[20]"/>
        <net name="dma_rd_data[19]"/>
        <net name="dma_rd_data[18]"/>
        <net name="dma_rd_data[17]"/>
        <net name="dma_rd_data[16]"/>
        <net name="dma_rd_data[15]"/>
        <net name="dma_rd_data[14]"/>
        <net name="dma_rd_data[13]"/>
        <net name="dma_rd_data[12]"/>
        <net name="dma_rd_data[11]"/>
        <net name="dma_rd_data[10]"/>
        <net name="dma_rd_data[9]"/>
        <net name="dma_rd_data[8]"/>
        <net name="dma_rd_data[7]"/>
        <net name="dma_rd_data[6]"/>
        <net name="dma_rd_data[5]"/>
        <net name="dma_rd_data[4]"/>
        <net name="dma_rd_data[3]"/>
        <net name="dma_rd_data[2]"/>
        <net name="dma_rd_data[1]"/>
        <net name="dma_rd_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_areq"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_rd_last"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_areq"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/dma_wr_last"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_dw_block/u_ddr_read_write/merge_wr_rdy"/>
      </nets>
    </probe>
  </probeset>
</probeData>
