<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3626" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3626{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3626{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3626{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3626{left:69px;bottom:506px;letter-spacing:0.14px;}
#t5_3626{left:151px;bottom:506px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3626{left:69px;bottom:482px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_3626{left:69px;bottom:465px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#t8_3626{left:393px;bottom:463px;}
#t9_3626{left:403px;bottom:465px;letter-spacing:-0.25px;word-spacing:-0.34px;}
#ta_3626{left:69px;bottom:397px;letter-spacing:0.18px;}
#tb_3626{left:150px;bottom:397px;letter-spacing:0.2px;word-spacing:-0.04px;}
#tc_3626{left:149px;bottom:371px;letter-spacing:0.21px;}
#td_3626{left:69px;bottom:346px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#te_3626{left:69px;bottom:329px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_3626{left:69px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tg_3626{left:224px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#th_3626{left:396px;bottom:313px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#ti_3626{left:69px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_3626{left:258px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.03px;}
#tk_3626{left:353px;bottom:1068px;letter-spacing:0.14px;word-spacing:-0.02px;}
#tl_3626{left:73px;bottom:1048px;letter-spacing:-0.16px;}
#tm_3626{left:204px;bottom:1048px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#tn_3626{left:257px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#to_3626{left:419px;bottom:1048px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tp_3626{left:73px;bottom:1025px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tq_3626{left:170px;bottom:1032px;}
#tr_3626{left:70px;bottom:590px;letter-spacing:-0.14px;}
#ts_3626{left:69px;bottom:571px;letter-spacing:-0.11px;}
#tt_3626{left:204px;bottom:1025px;letter-spacing:-0.14px;}
#tu_3626{left:257px;bottom:1025px;letter-spacing:-0.17px;}
#tv_3626{left:419px;bottom:1025px;letter-spacing:-0.13px;}
#tw_3626{left:73px;bottom:1002px;letter-spacing:-0.1px;word-spacing:-0.14px;}
#tx_3626{left:204px;bottom:1002px;letter-spacing:-0.15px;}
#ty_3626{left:257px;bottom:1002px;letter-spacing:-0.14px;}
#tz_3626{left:419px;bottom:1002px;letter-spacing:-0.11px;}
#t10_3626{left:419px;bottom:981px;letter-spacing:-0.13px;}
#t11_3626{left:419px;bottom:964px;letter-spacing:-0.12px;}
#t12_3626{left:419px;bottom:943px;letter-spacing:-0.12px;}
#t13_3626{left:419px;bottom:921px;letter-spacing:-0.11px;}
#t14_3626{left:419px;bottom:900px;letter-spacing:-0.12px;}
#t15_3626{left:419px;bottom:878px;letter-spacing:-0.11px;}
#t16_3626{left:419px;bottom:857px;letter-spacing:-0.12px;}
#t17_3626{left:419px;bottom:836px;letter-spacing:-0.11px;}
#t18_3626{left:419px;bottom:814px;letter-spacing:-0.11px;}
#t19_3626{left:419px;bottom:793px;letter-spacing:-0.11px;}
#t1a_3626{left:419px;bottom:771px;letter-spacing:-0.11px;}
#t1b_3626{left:204px;bottom:749px;letter-spacing:-0.13px;}
#t1c_3626{left:257px;bottom:749px;letter-spacing:-0.16px;}
#t1d_3626{left:419px;bottom:749px;letter-spacing:-0.12px;}
#t1e_3626{left:419px;bottom:727px;letter-spacing:-0.12px;}
#t1f_3626{left:204px;bottom:704px;letter-spacing:-0.15px;}
#t1g_3626{left:257px;bottom:704px;letter-spacing:-0.13px;}
#t1h_3626{left:419px;bottom:704px;letter-spacing:-0.12px;}
#t1i_3626{left:204px;bottom:681px;letter-spacing:-0.14px;}
#t1j_3626{left:257px;bottom:681px;letter-spacing:-0.12px;}
#t1k_3626{left:419px;bottom:681px;letter-spacing:-0.11px;}
#t1l_3626{left:204px;bottom:658px;letter-spacing:-0.14px;}
#t1m_3626{left:419px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1n_3626{left:73px;bottom:635px;letter-spacing:-0.11px;}
#t1o_3626{left:73px;bottom:619px;letter-spacing:-0.11px;}
#t1p_3626{left:177px;bottom:625px;}
#t1q_3626{left:204px;bottom:635px;letter-spacing:-0.14px;}

.s1_3626{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3626{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3626{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3626{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3626{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s6_3626{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3626{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3626{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3626{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3626{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3626{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_3626{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3626" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3626Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3626" style="-webkit-user-select: none;"><object width="935" height="1210" data="3626/3626.svg" type="image/svg+xml" id="pdf3626" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3626" class="t s1_3626">17-44 </span><span id="t2_3626" class="t s1_3626">Vol. 3B </span>
<span id="t3_3626" class="t s2_3626">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3626" class="t s3_3626">17.13.5 </span><span id="t5_3626" class="t s3_3626">High Bandwidth Memory Machine Check Errors </span>
<span id="t6_3626" class="t s4_3626">MC error codes associated with high bandwidth memory for the 4th generation Intel Xeon Scalable Processor </span>
<span id="t7_3626" class="t s4_3626">Family are reported in the IA32_MC29_STATUS</span><span id="t8_3626" class="t s5_3626">−</span><span id="t9_3626" class="t s4_3626">IA32_MC31_STATUS MSRs. </span>
<span id="ta_3626" class="t s6_3626">17.14 </span><span id="tb_3626" class="t s6_3626">INCREMENTAL DECODING INFORMATION: PROCESSOR FAMILY 0FH, </span>
<span id="tc_3626" class="t s6_3626">MACHINE ERROR CODES FOR MACHINE CHECK </span>
<span id="td_3626" class="t s4_3626">Table 17-45 provides information for interpreting additional family 0FH model-specific fields for external bus errors. </span>
<span id="te_3626" class="t s4_3626">These errors are reported in the IA32_MCi_STATUS MSRs. They are reported architecturally as compound errors </span>
<span id="tf_3626" class="t s4_3626">with a general form of </span><span id="tg_3626" class="t s7_3626">0000 1PPT RRRR IILL </span><span id="th_3626" class="t s4_3626">in the MCA error code field. See Chapter 16 for information on the </span>
<span id="ti_3626" class="t s4_3626">interpretation of compound error codes. </span>
<span id="tj_3626" class="t s8_3626">Table 17-44. </span><span id="tk_3626" class="t s8_3626">M2M MC Error Codes for IA32_MC12_STATUS </span>
<span id="tl_3626" class="t s9_3626">Type </span><span id="tm_3626" class="t s9_3626">Bit No. </span><span id="tn_3626" class="t s9_3626">Bit Function </span><span id="to_3626" class="t s9_3626">Bit Description </span>
<span id="tp_3626" class="t sa_3626">MCA Error Codes </span>
<span id="tq_3626" class="t sb_3626">1 </span>
<span id="tr_3626" class="t sc_3626">NOTES: </span>
<span id="ts_3626" class="t sa_3626">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="tt_3626" class="t sa_3626">15:0 </span><span id="tu_3626" class="t sa_3626">MCACOD </span><span id="tv_3626" class="t sa_3626">Compound error format: 0000 0000 1MMM CCCC </span>
<span id="tw_3626" class="t sa_3626">Model Specific Errors </span><span id="tx_3626" class="t sa_3626">23:16 </span><span id="ty_3626" class="t sa_3626">MscodDataRdErr </span><span id="tz_3626" class="t sa_3626">00H: No error (default). </span>
<span id="t10_3626" class="t sa_3626">01H: Read ECC error (MemSpecRd; MemRd; MemRdData; MemRdXto*; </span>
<span id="t11_3626" class="t sa_3626">MemInv; MemInvXto*; MemInvItoX). </span>
<span id="t12_3626" class="t sa_3626">02H: Bucket1 error. </span>
<span id="t13_3626" class="t sa_3626">03H: RdTrkr Parity error. </span>
<span id="t14_3626" class="t sa_3626">05H: Prefetch channel mismatch. </span>
<span id="t15_3626" class="t sa_3626">07H: Read completion parity error. </span>
<span id="t16_3626" class="t sa_3626">08H: Response parity error. </span>
<span id="t17_3626" class="t sa_3626">09H: Timeout error. </span>
<span id="t18_3626" class="t sa_3626">0AH: CMI reserved credit pool error. </span>
<span id="t19_3626" class="t sa_3626">0BH: CMI total credit count error. </span>
<span id="t1a_3626" class="t sa_3626">0CH: CMI credit oversubscription error. </span>
<span id="t1b_3626" class="t sa_3626">25:24 </span><span id="t1c_3626" class="t sa_3626">MscodDDRType </span><span id="t1d_3626" class="t sa_3626">00: Not logged, whether error on DDR4 or DDRT. </span>
<span id="t1e_3626" class="t sa_3626">01: HBM errors. </span>
<span id="t1f_3626" class="t sa_3626">31:26 </span><span id="t1g_3626" class="t sa_3626">Reserved </span><span id="t1h_3626" class="t sa_3626">Reserved </span>
<span id="t1i_3626" class="t sa_3626">37:32 </span><span id="t1j_3626" class="t sa_3626">Other Info </span><span id="t1k_3626" class="t sa_3626">Other Info. </span>
<span id="t1l_3626" class="t sa_3626">56:38 </span><span id="t1m_3626" class="t sa_3626">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1n_3626" class="t sa_3626">Status Register </span>
<span id="t1o_3626" class="t sa_3626">Validity Indicators </span>
<span id="t1p_3626" class="t sb_3626">1 </span>
<span id="t1q_3626" class="t sa_3626">63:57 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
