# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name knn_set \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set \
    op interface \
    ports { knn_set { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name knn_set_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_1 \
    op interface \
    ports { knn_set_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name knn_set_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_2 \
    op interface \
    ports { knn_set_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name knn_set_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_3 \
    op interface \
    ports { knn_set_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name knn_set_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_4 \
    op interface \
    ports { knn_set_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name knn_set_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_5 \
    op interface \
    ports { knn_set_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name knn_set_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_6 \
    op interface \
    ports { knn_set_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name knn_set_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_7 \
    op interface \
    ports { knn_set_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name knn_set_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_8 \
    op interface \
    ports { knn_set_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name knn_set_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_9 \
    op interface \
    ports { knn_set_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name knn_set_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_10 \
    op interface \
    ports { knn_set_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name knn_set_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_11 \
    op interface \
    ports { knn_set_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name knn_set_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_12 \
    op interface \
    ports { knn_set_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name knn_set_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_13 \
    op interface \
    ports { knn_set_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name knn_set_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_14 \
    op interface \
    ports { knn_set_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name knn_set_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_15 \
    op interface \
    ports { knn_set_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name knn_set_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_16 \
    op interface \
    ports { knn_set_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name knn_set_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_17 \
    op interface \
    ports { knn_set_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name knn_set_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_18 \
    op interface \
    ports { knn_set_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name knn_set_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_19 \
    op interface \
    ports { knn_set_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name knn_set_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_20 \
    op interface \
    ports { knn_set_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name knn_set_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_21 \
    op interface \
    ports { knn_set_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name knn_set_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_22 \
    op interface \
    ports { knn_set_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name knn_set_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_23 \
    op interface \
    ports { knn_set_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name knn_set_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_24 \
    op interface \
    ports { knn_set_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name knn_set_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_25 \
    op interface \
    ports { knn_set_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name knn_set_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_26 \
    op interface \
    ports { knn_set_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name knn_set_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_27 \
    op interface \
    ports { knn_set_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name knn_set_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_28 \
    op interface \
    ports { knn_set_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name knn_set_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_29 \
    op interface \
    ports { knn_set_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name knn_set_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_30 \
    op interface \
    ports { knn_set_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name knn_set_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_31 \
    op interface \
    ports { knn_set_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name knn_set_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_32 \
    op interface \
    ports { knn_set_32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name knn_set_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_33 \
    op interface \
    ports { knn_set_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name knn_set_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_34 \
    op interface \
    ports { knn_set_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name knn_set_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_35 \
    op interface \
    ports { knn_set_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name knn_set_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_36 \
    op interface \
    ports { knn_set_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name knn_set_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_37 \
    op interface \
    ports { knn_set_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name knn_set_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_38 \
    op interface \
    ports { knn_set_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name knn_set_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_39 \
    op interface \
    ports { knn_set_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name knn_set_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_40 \
    op interface \
    ports { knn_set_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name knn_set_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_41 \
    op interface \
    ports { knn_set_41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name knn_set_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_42 \
    op interface \
    ports { knn_set_42 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name knn_set_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_43 \
    op interface \
    ports { knn_set_43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name knn_set_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_44 \
    op interface \
    ports { knn_set_44 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name knn_set_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_45 \
    op interface \
    ports { knn_set_45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name knn_set_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_46 \
    op interface \
    ports { knn_set_46 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name knn_set_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_47 \
    op interface \
    ports { knn_set_47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name knn_set_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_48 \
    op interface \
    ports { knn_set_48 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name knn_set_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_49 \
    op interface \
    ports { knn_set_49 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name knn_set_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_50 \
    op interface \
    ports { knn_set_50 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name knn_set_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_51 \
    op interface \
    ports { knn_set_51 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name knn_set_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_52 \
    op interface \
    ports { knn_set_52 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name knn_set_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_53 \
    op interface \
    ports { knn_set_53 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name knn_set_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_54 \
    op interface \
    ports { knn_set_54 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name knn_set_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_55 \
    op interface \
    ports { knn_set_55 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name knn_set_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_56 \
    op interface \
    ports { knn_set_56 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name knn_set_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_57 \
    op interface \
    ports { knn_set_57 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name knn_set_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_58 \
    op interface \
    ports { knn_set_58 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name knn_set_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_59 \
    op interface \
    ports { knn_set_59 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name knn_set_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_60 \
    op interface \
    ports { knn_set_60 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name knn_set_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_61 \
    op interface \
    ports { knn_set_61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name knn_set_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_62 \
    op interface \
    ports { knn_set_62 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name knn_set_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_63 \
    op interface \
    ports { knn_set_63 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name knn_set_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_64 \
    op interface \
    ports { knn_set_64 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name knn_set_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_65 \
    op interface \
    ports { knn_set_65 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name knn_set_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_66 \
    op interface \
    ports { knn_set_66 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name knn_set_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_67 \
    op interface \
    ports { knn_set_67 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name knn_set_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_68 \
    op interface \
    ports { knn_set_68 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name knn_set_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_69 \
    op interface \
    ports { knn_set_69 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name knn_set_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_70 \
    op interface \
    ports { knn_set_70 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name knn_set_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_71 \
    op interface \
    ports { knn_set_71 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name knn_set_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_72 \
    op interface \
    ports { knn_set_72 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name knn_set_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_73 \
    op interface \
    ports { knn_set_73 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name knn_set_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_74 \
    op interface \
    ports { knn_set_74 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name knn_set_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_75 \
    op interface \
    ports { knn_set_75 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name knn_set_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_76 \
    op interface \
    ports { knn_set_76 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name knn_set_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_77 \
    op interface \
    ports { knn_set_77 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name knn_set_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_78 \
    op interface \
    ports { knn_set_78 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name knn_set_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_79 \
    op interface \
    ports { knn_set_79 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name knn_set_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_80 \
    op interface \
    ports { knn_set_80 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name knn_set_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_81 \
    op interface \
    ports { knn_set_81 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name knn_set_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_82 \
    op interface \
    ports { knn_set_82 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name knn_set_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_83 \
    op interface \
    ports { knn_set_83 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name knn_set_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_84 \
    op interface \
    ports { knn_set_84 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name knn_set_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_85 \
    op interface \
    ports { knn_set_85 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name knn_set_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_86 \
    op interface \
    ports { knn_set_86 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name knn_set_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_87 \
    op interface \
    ports { knn_set_87 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name knn_set_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_88 \
    op interface \
    ports { knn_set_88 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name knn_set_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_89 \
    op interface \
    ports { knn_set_89 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name knn_set_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_90 \
    op interface \
    ports { knn_set_90 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name knn_set_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_91 \
    op interface \
    ports { knn_set_91 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name knn_set_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_92 \
    op interface \
    ports { knn_set_92 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name knn_set_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_93 \
    op interface \
    ports { knn_set_93 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name knn_set_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_94 \
    op interface \
    ports { knn_set_94 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name knn_set_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_95 \
    op interface \
    ports { knn_set_95 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name knn_set_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_96 \
    op interface \
    ports { knn_set_96 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name knn_set_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_97 \
    op interface \
    ports { knn_set_97 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name knn_set_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_98 \
    op interface \
    ports { knn_set_98 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name knn_set_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_99 \
    op interface \
    ports { knn_set_99 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name knn_set_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_100 \
    op interface \
    ports { knn_set_100 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name knn_set_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_101 \
    op interface \
    ports { knn_set_101 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name knn_set_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_102 \
    op interface \
    ports { knn_set_102 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name knn_set_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_103 \
    op interface \
    ports { knn_set_103 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name knn_set_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_104 \
    op interface \
    ports { knn_set_104 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name knn_set_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_105 \
    op interface \
    ports { knn_set_105 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name knn_set_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_106 \
    op interface \
    ports { knn_set_106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name knn_set_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_107 \
    op interface \
    ports { knn_set_107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name knn_set_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_108 \
    op interface \
    ports { knn_set_108 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name knn_set_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_109 \
    op interface \
    ports { knn_set_109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name knn_set_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_110 \
    op interface \
    ports { knn_set_110 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name knn_set_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_111 \
    op interface \
    ports { knn_set_111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name knn_set_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_112 \
    op interface \
    ports { knn_set_112 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name knn_set_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_113 \
    op interface \
    ports { knn_set_113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name knn_set_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_114 \
    op interface \
    ports { knn_set_114 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name knn_set_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_115 \
    op interface \
    ports { knn_set_115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name knn_set_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_116 \
    op interface \
    ports { knn_set_116 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name knn_set_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_117 \
    op interface \
    ports { knn_set_117 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name knn_set_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_118 \
    op interface \
    ports { knn_set_118 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name knn_set_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_knn_set_119 \
    op interface \
    ports { knn_set_119 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name p_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out \
    op interface \
    ports { p_out { O 32 vector } p_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name p_out1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out1 \
    op interface \
    ports { p_out1 { O 32 vector } p_out1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name div_i32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_div_i32_out \
    op interface \
    ports { div_i32_out { O 32 vector } div_i32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName DigitRec_flow_control_loop_pipe_sequential_init_U
set CompName DigitRec_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix DigitRec_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


