Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 04 21:56:36 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 356 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.529        0.000                      0                21680        0.020        0.000                      0                21680        1.178        0.000                       0                  8370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk                                           {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0        {0.000 40.000}       80.000          12.500          
  clk_out1_linebuffer_test_clk_wiz_0_1        {0.000 8.333}        16.667          60.000          
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk  {0.000 1.667}        3.333           300.000         
  clk_out2_linebuffer_test_clk_wiz_0_1        {0.000 1.667}        3.333           300.000         
  clkfbout_linebuffer_test_clk_wiz_0_0        {0.000 8.000}        16.000          62.500          
  clkfbout_linebuffer_test_clk_wiz_0_1        {0.000 20.000}       40.000          25.000          
clk_fpga_0                                    {0.000 5.000}        10.000          100.000         
sys_clk_pin                                   {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1      {0.000 40.000}       80.000          12.500          
  clk_out1_linebuffer_test_clk_wiz_0_1_1      {0.000 8.333}        16.667          60.000          
  clk_out2_linebuffer_test_clk_wiz_0_1_1      {0.000 1.667}        3.333           300.000         
  clkfbout_linebuffer_test_clk_wiz_0_0_1      {0.000 8.000}        16.000          62.500          
  clkfbout_linebuffer_test_clk_wiz_0_1_1      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                             2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0             73.337        0.000                      0                  426        0.171        0.000                      0                  426       39.500        0.000                       0                   126  
  clk_out1_linebuffer_test_clk_wiz_0_1              9.406        0.000                      0                  491        0.168        0.000                      0                  491        7.833        0.000                       0                   234  
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                    1.666        0.000                       0                     8  
  clk_out2_linebuffer_test_clk_wiz_0_1                                                                                                                                                          1.178        0.000                       0                     2  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                         13.845        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1                                                                                                                                                         37.845        0.000                       0                     3  
clk_fpga_0                                          0.529        0.000                      0                20319        0.020        0.000                      0                20319        3.750        0.000                       0                  7992  
sys_clk_pin                                                                                                                                                                                     2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0_1           73.342        0.000                      0                  426        0.171        0.000                      0                  426       39.500        0.000                       0                   126  
  clk_out1_linebuffer_test_clk_wiz_0_1_1            9.410        0.000                      0                  491        0.168        0.000                      0                  491        7.833        0.000                       0                   234  
  clk_out2_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                        1.178        0.000                       0                     2  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                       13.845        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                       37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1  clk_out1_linebuffer_test_clk_wiz_0_0         73.337        0.000                      0                  426        0.040        0.000                      0                  426  
clk_out1_linebuffer_test_clk_wiz_0_1_1  clk_out1_linebuffer_test_clk_wiz_0_1          9.406        0.000                      0                  491        0.032        0.000                      0                  491  
clk_out1_linebuffer_test_clk_wiz_0_0    clk_out1_linebuffer_test_clk_wiz_0_0_1       73.337        0.000                      0                  426        0.040        0.000                      0                  426  
clk_out1_linebuffer_test_clk_wiz_0_1    clk_out1_linebuffer_test_clk_wiz_0_1_1        9.406        0.000                      0                  491        0.032        0.000                      0                  491  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.376        0.000                      0                  444        0.322        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       73.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.557%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.216    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
                         clock pessimism             -0.188    -0.450    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.063    -0.387    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.216    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
                         clock pessimism             -0.188    -0.450    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.060    -0.390    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.633%)  route 0.108ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/Q
                         net (fo=2, routed)           0.108    -0.234    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/C
                         clock pessimism             -0.211    -0.470    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.057    -0.413    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.211    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.072    -0.395    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.513    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.249    linebuffer_test_i/i_buf_controller_0/inst/o_data[4]
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.290    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
                         clock pessimism             -0.223    -0.513    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.070    -0.443    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.513    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/Q
                         net (fo=2, routed)           0.131    -0.241    linebuffer_test_i/i_buf_controller_0/inst/o_data[5]
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.290    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                         clock pessimism             -0.223    -0.513    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.066    -0.447    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.910%)  route 0.131ns (48.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.214    linebuffer_test_i/i_buf_controller_0/inst/o_data[7]
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.224    -0.486    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.066    -0.420    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/Q
                         net (fo=2, routed)           0.154    -0.188    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.071    -0.396    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/Q
                         net (fo=2, routed)           0.176    -0.166    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
                         clock pessimism             -0.188    -0.450    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.075    -0.375    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.463%)  route 0.138ns (49.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/Q
                         net (fo=2, routed)           0.138    -0.206    linebuffer_test_i/i_buf_controller_0/inst/o_data[6]
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/C
                         clock pessimism             -0.224    -0.486    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.070    -0.416    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X1Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X1Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X2Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X2Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X1Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X2Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y18  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         80.000      78.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       80.000      80.000     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y2     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y2     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y2     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y2     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y0     linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y0     linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y3     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y3     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y4     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.014ns (15.477%)  route 5.538ns (84.523%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 15.364 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.662     4.470    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.594 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.259     5.853    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X1Y5          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.530    15.364    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.838    
                         clock uncertainty           -0.136    15.702    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.259    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  9.406    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.126ns (17.100%)  route 5.459ns (82.900%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 15.320 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.871     5.779    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.903 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.903    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.486    15.320    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.473    15.794    
                         clock uncertainty           -0.136    15.658    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.687    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.822ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 1.014ns (16.509%)  route 5.128ns (83.491%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 15.370 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.457     4.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.388 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.055     5.443    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.536    15.370    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.844    
                         clock uncertainty           -0.136    15.708    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.265    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  9.822    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.126ns (17.396%)  route 5.347ns (82.604%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.759     5.667    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.791 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.791    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.736    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.126ns (17.401%)  route 5.345ns (82.599%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.757     5.665    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.789 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.789    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.081    15.740    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  9.951    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.014ns (16.983%)  route 4.957ns (83.017%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 15.375 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.455     4.262    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.386 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.886     5.272    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.541    15.375    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.849    
                         clock uncertainty           -0.136    15.713    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.270    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.014ns (17.059%)  route 4.930ns (82.941%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 15.374 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.459     4.267    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.391 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.855     5.245    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.540    15.374    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.848    
                         clock uncertainty           -0.136    15.712    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.269    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.053ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.014ns (17.157%)  route 4.896ns (82.843%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 15.369 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.070     3.877    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.001 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.211     5.211    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.535    15.369    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.843    
                         clock uncertainty           -0.136    15.707    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 10.053    

Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.014ns (18.017%)  route 4.614ns (81.983%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.378 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.456     4.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.388 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.542     4.929    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.544    15.378    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.852    
                         clock uncertainty           -0.136    15.716    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.273    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 10.344    

Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.002ns (17.411%)  route 4.753ns (82.589%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.819     4.741    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.332     5.073 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.073    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.688    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.688    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 10.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.091    -0.369    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.587    -0.474    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X42Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.857    -0.706    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.120    -0.338    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.431ns (78.189%)  route 0.120ns (21.811%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.056 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    linebuffer_test_i/o_buf_controller/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.149 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.336    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.838%)  route 0.110ns (37.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.222    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X41Y96         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X41Y96         FDSE (Hold_fdse_C_D)         0.092    -0.365    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.442ns (78.615%)  route 0.120ns (21.385%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.067 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    linebuffer_test_i/o_buf_controller/inst/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.560    -0.501    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          0.157    -0.203    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X32Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.120    -0.368    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.812%)  route 0.181ns (56.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.586    -0.475    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/o_buf_controller/inst/vsync_reg/Q
                         net (fo=2, routed)           0.181    -0.153    linebuffer_test_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X40Y54         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2vga_0/U0/PixelClk
    SLICE_X40Y54         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.367    linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.192    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.365    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.467ns (79.526%)  route 0.120ns (20.474%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.092 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.092    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y5      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X34Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X35Y93     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk
  To Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         linebuffer_test_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y98  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y97  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y96  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y95  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y74  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y73  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y92  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y91  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y17   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y20  linebuffer_test_i/tpg_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 2.986ns (32.161%)  route 6.298ns (67.839%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.766 - 10.000 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.749     3.057    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X42Y35         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     3.575 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[2]/Q
                         net (fo=1, routed)           1.009     4.584    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/num_transactions_q_reg[2][2]
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.708    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.221 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.883     6.104    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X43Y35         LUT5 (Prop_lut5_I3_O)        0.124     6.228 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.263     6.491    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.615 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.307     6.922    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.046 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.568     7.615    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.619     8.358    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X41Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.895 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[2]
                         net (fo=5, routed)           0.607     9.502    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[2]
    SLICE_X40Y38         LUT3 (Prop_lut3_I1_O)        0.302     9.804 f  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.602    10.406    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.530 f  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.345    10.875    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    10.999 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3/O
                         net (fo=1, routed)           0.661    11.660    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.784 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.433    12.217    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124    12.341 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.341    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X39Y39         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.573    12.765    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y39         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.230    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.029    12.871    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.011ns (22.861%)  route 6.786ns (77.139%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.604    11.859    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X33Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X33Y8          FDRE (Setup_fdre_C_CE)      -0.205    12.563    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.011ns (22.861%)  route 6.786ns (77.139%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.604    11.859    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X33Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X33Y8          FDRE (Setup_fdre_C_CE)      -0.205    12.563    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.011ns (22.861%)  route 6.786ns (77.139%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.604    11.859    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X33Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X33Y8          FDRE (Setup_fdre_C_CE)      -0.205    12.563    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.011ns (22.861%)  route 6.786ns (77.139%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.604    11.859    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X32Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X32Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.169    12.599    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.011ns (22.861%)  route 6.786ns (77.139%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.604    11.859    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X32Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X32Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.169    12.599    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.011ns (22.861%)  route 6.786ns (77.139%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.604    11.859    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X32Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X32Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.169    12.599    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 2.011ns (23.270%)  route 6.631ns (76.730%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.450    11.704    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X35Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y8          FDRE (Setup_fdre_C_CE)      -0.205    12.563    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 2.011ns (23.270%)  route 6.631ns (76.730%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.450    11.704    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X34Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X34Y8          FDRE (Setup_fdre_C_CE)      -0.169    12.599    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 2.011ns (23.270%)  route 6.631ns (76.730%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.754     3.062    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X43Y3          FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.456     3.518 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.924     4.442    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.152     4.594 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           1.003     5.597    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.332     5.929 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.291     6.220    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.344 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.726     7.070    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.194 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.977     8.171    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.436     8.731    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.855 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.502     9.357    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.481 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          0.728    10.209    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I0_O)        0.119    10.328 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.595    10.922    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.332    11.254 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.450    11.704    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X34Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.499    12.691    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X34Y8          FDRE (Setup_fdre_C_CE)      -0.169    12.599    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.452%)  route 0.182ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y20         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.182     1.237    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[0]
    SLICE_X20Y17         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.822     1.192    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X20Y17         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y17         FDRE (Hold_fdre_C_D)         0.059     1.217    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.011%)  route 0.171ns (42.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.584     0.925    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.171     1.224    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[24]
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.099     1.323 r  linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.323    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X3Y49          FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.854     1.224    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y49          FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.881%)  route 0.222ns (61.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X19Y43         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/Q
                         net (fo=2, routed)           0.222     1.266    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[32]
    SLICE_X23Y42         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.827     1.197    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_aclk
    SLICE_X23Y42         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[7]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y42         FDRE (Hold_fdre_C_D)         0.066     1.229    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.378%)  route 0.226ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X19Y43         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]/Q
                         net (fo=2, routed)           0.226     1.271    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[25]
    SLICE_X22Y41         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.827     1.197    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_aclk
    SLICE_X22Y41         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[0]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.070     1.233    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.041%)  route 0.192ns (59.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.564     0.905    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X18Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[31]/Q
                         net (fo=2, routed)           0.192     1.224    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][55]
    SLICE_X22Y48         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y48         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.018     1.183    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.139%)  route 0.208ns (61.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.555     0.896    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_0
    SLICE_X22Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[40]/Q
                         net (fo=1, routed)           0.208     1.231    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_payload_i_reg[57][49]
    SLICE_X21Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X21Y10         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[55]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y10         FDRE (Hold_fdre_C_D)         0.025     1.189    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.238%)  route 0.238ns (62.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.553     0.894    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X21Y18         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[12]/Q
                         net (fo=2, routed)           0.238     1.272    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[12]
    SLICE_X22Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.822     1.192    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X22Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[13]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.071     1.229    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.180%)  route 0.216ns (56.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X20Y42         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.216     1.279    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/UNCONN_IN[9]
    SLICE_X22Y39         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.826     1.196    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_0
    SLICE_X22Y39         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.072     1.234    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.133%)  route 0.187ns (55.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.552     0.893    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y19         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[5]/Q
                         net (fo=1, routed)           0.187     1.228    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[49]
    SLICE_X21Y17         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.822     1.192    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X21Y17         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[49]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.021     1.179    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.897%)  route 0.178ns (58.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.560     0.901    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X21Y46         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[8]/Q
                         net (fo=2, routed)           0.178     1.206    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][32]
    SLICE_X22Y46         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y46         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)        -0.007     1.157    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y1   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y1   linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       73.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.342ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.126    77.316    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.111    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                         77.111    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.342    

Slack (MET) :             73.342ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.126    77.316    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.111    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                         77.111    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.342    

Slack (MET) :             73.342ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.126    77.316    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.111    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]
  -------------------------------------------------------------------
                         required time                         77.111    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.342    

Slack (MET) :             73.342ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.126    77.316    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.111    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]
  -------------------------------------------------------------------
                         required time                         77.111    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.342    

Slack (MET) :             73.342ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.126    77.316    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.111    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]
  -------------------------------------------------------------------
                         required time                         77.111    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.342    

Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.126    77.410    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.205    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         77.205    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.283    

Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.126    77.410    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.205    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         77.205    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.283    

Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.126    77.410    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.205    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                         77.205    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.283    

Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.126    77.410    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.205    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                         77.205    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.283    

Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.126    77.410    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.205    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                         77.205    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.557%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.216    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
                         clock pessimism             -0.188    -0.450    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.063    -0.387    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.216    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
                         clock pessimism             -0.188    -0.450    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.060    -0.390    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.633%)  route 0.108ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/Q
                         net (fo=2, routed)           0.108    -0.234    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/C
                         clock pessimism             -0.211    -0.470    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.057    -0.413    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.211    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.072    -0.395    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.513    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.249    linebuffer_test_i/i_buf_controller_0/inst/o_data[4]
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.290    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
                         clock pessimism             -0.223    -0.513    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.070    -0.443    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.513    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/Q
                         net (fo=2, routed)           0.131    -0.241    linebuffer_test_i/i_buf_controller_0/inst/o_data[5]
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.290    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                         clock pessimism             -0.223    -0.513    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.066    -0.447    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.910%)  route 0.131ns (48.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.214    linebuffer_test_i/i_buf_controller_0/inst/o_data[7]
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.224    -0.486    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.066    -0.420    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/Q
                         net (fo=2, routed)           0.154    -0.188    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.071    -0.396    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/Q
                         net (fo=2, routed)           0.176    -0.166    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
                         clock pessimism             -0.188    -0.450    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.075    -0.375    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.463%)  route 0.138ns (49.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/Q
                         net (fo=2, routed)           0.138    -0.206    linebuffer_test_i/i_buf_controller_0/inst/o_data[6]
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/C
                         clock pessimism             -0.224    -0.486    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.070    -0.416    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X1Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X1Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X2Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X2Y1     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X1Y2     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X2Y0     linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y18  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         80.000      78.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       80.000      80.000     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y2     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y2     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y2     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y2     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y0     linebuffer_test_i/test_pattern_generator_0/inst/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y0     linebuffer_test_i/test_pattern_generator_0/inst/r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y3     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y3     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y4     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y1     linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        9.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.014ns (15.477%)  route 5.538ns (84.523%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 15.364 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.662     4.470    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.594 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.259     5.853    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X1Y5          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.530    15.364    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.838    
                         clock uncertainty           -0.132    15.706    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.263    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.788ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.126ns (17.100%)  route 5.459ns (82.900%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 15.320 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.871     5.779    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.903 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.903    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.486    15.320    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.473    15.794    
                         clock uncertainty           -0.132    15.662    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.691    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  9.788    

Slack (MET) :             9.826ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 1.014ns (16.509%)  route 5.128ns (83.491%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 15.370 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.457     4.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.388 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.055     5.443    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.536    15.370    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.844    
                         clock uncertainty           -0.132    15.712    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.269    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  9.826    

Slack (MET) :             9.949ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.126ns (17.396%)  route 5.347ns (82.604%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.759     5.667    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.791 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.791    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.132    15.663    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.740    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  9.949    

Slack (MET) :             9.955ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.126ns (17.401%)  route 5.345ns (82.599%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.757     5.665    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.789 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.789    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.132    15.663    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.081    15.744    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  9.955    

Slack (MET) :             10.002ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.014ns (16.983%)  route 4.957ns (83.017%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 15.375 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.455     4.262    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.386 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.886     5.272    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.541    15.375    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.849    
                         clock uncertainty           -0.132    15.717    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.274    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                 10.002    

Slack (MET) :             10.028ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.014ns (17.059%)  route 4.930ns (82.941%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 15.374 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.459     4.267    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.391 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.855     5.245    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.540    15.374    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.848    
                         clock uncertainty           -0.132    15.716    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.273    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 10.028    

Slack (MET) :             10.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.014ns (17.157%)  route 4.896ns (82.843%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 15.369 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.070     3.877    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.001 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.211     5.211    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.535    15.369    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.843    
                         clock uncertainty           -0.132    15.711    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.268    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 10.057    

Slack (MET) :             10.348ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.014ns (18.017%)  route 4.614ns (81.983%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.378 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.456     4.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.388 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.542     4.929    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.544    15.378    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.852    
                         clock uncertainty           -0.132    15.720    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.277    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 10.348    

Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.002ns (17.411%)  route 4.753ns (82.589%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.819     4.741    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.332     5.073 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.073    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.132    15.663    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.692    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.692    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 10.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.091    -0.369    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.587    -0.474    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X42Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.857    -0.706    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.120    -0.338    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.431ns (78.189%)  route 0.120ns (21.811%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.056 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    linebuffer_test_i/o_buf_controller/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.149 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.336    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.838%)  route 0.110ns (37.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.222    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X41Y96         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X41Y96         FDSE (Hold_fdse_C_D)         0.092    -0.365    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.442ns (78.615%)  route 0.120ns (21.385%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.067 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    linebuffer_test_i/o_buf_controller/inst/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.560    -0.501    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          0.157    -0.203    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X32Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.120    -0.368    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.812%)  route 0.181ns (56.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.586    -0.475    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/o_buf_controller/inst/vsync_reg/Q
                         net (fo=2, routed)           0.181    -0.153    linebuffer_test_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X40Y54         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2vga_0/U0/PixelClk
    SLICE_X40Y54         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.367    linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.192    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.365    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.467ns (79.526%)  route 0.120ns (20.474%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.092 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.092    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y5      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X34Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y96     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X35Y93     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X33Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X32Y99     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y17   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y20  linebuffer_test_i/tpg_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y1  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       73.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.557%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.216    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
                         clock pessimism             -0.188    -0.450    
                         clock uncertainty            0.131    -0.318    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.063    -0.255    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.216    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
                         clock pessimism             -0.188    -0.450    
                         clock uncertainty            0.131    -0.318    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.060    -0.258    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.633%)  route 0.108ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/Q
                         net (fo=2, routed)           0.108    -0.234    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/C
                         clock pessimism             -0.211    -0.470    
                         clock uncertainty            0.131    -0.338    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.057    -0.281    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.211    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.131    -0.335    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.072    -0.263    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.513    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.249    linebuffer_test_i/i_buf_controller_0/inst/o_data[4]
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.290    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
                         clock pessimism             -0.223    -0.513    
                         clock uncertainty            0.131    -0.381    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.070    -0.311    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.513    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/Q
                         net (fo=2, routed)           0.131    -0.241    linebuffer_test_i/i_buf_controller_0/inst/o_data[5]
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.290    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                         clock pessimism             -0.223    -0.513    
                         clock uncertainty            0.131    -0.381    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.066    -0.315    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.910%)  route 0.131ns (48.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.214    linebuffer_test_i/i_buf_controller_0/inst/o_data[7]
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.224    -0.486    
                         clock uncertainty            0.131    -0.354    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.066    -0.288    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/Q
                         net (fo=2, routed)           0.154    -0.188    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.131    -0.335    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.071    -0.264    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/Q
                         net (fo=2, routed)           0.176    -0.166    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
                         clock pessimism             -0.188    -0.450    
                         clock uncertainty            0.131    -0.318    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.075    -0.243    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.463%)  route 0.138ns (49.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/Q
                         net (fo=2, routed)           0.138    -0.206    linebuffer_test_i/i_buf_controller_0/inst/o_data[6]
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/C
                         clock pessimism             -0.224    -0.486    
                         clock uncertainty            0.131    -0.354    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.070    -0.284    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.014ns (15.477%)  route 5.538ns (84.523%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 15.364 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.662     4.470    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.594 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.259     5.853    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X1Y5          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.530    15.364    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.838    
                         clock uncertainty           -0.136    15.702    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.259    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  9.406    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.126ns (17.100%)  route 5.459ns (82.900%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 15.320 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.871     5.779    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.903 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.903    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.486    15.320    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.473    15.794    
                         clock uncertainty           -0.136    15.658    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.687    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.822ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 1.014ns (16.509%)  route 5.128ns (83.491%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 15.370 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.457     4.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.388 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.055     5.443    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.536    15.370    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.844    
                         clock uncertainty           -0.136    15.708    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.265    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  9.822    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.126ns (17.396%)  route 5.347ns (82.604%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.759     5.667    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.791 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.791    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.736    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.126ns (17.401%)  route 5.345ns (82.599%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.757     5.665    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.789 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.789    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.081    15.740    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  9.951    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.014ns (16.983%)  route 4.957ns (83.017%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 15.375 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.455     4.262    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.386 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.886     5.272    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.541    15.375    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.849    
                         clock uncertainty           -0.136    15.713    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.270    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.014ns (17.059%)  route 4.930ns (82.941%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 15.374 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.459     4.267    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.391 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.855     5.245    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.540    15.374    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.848    
                         clock uncertainty           -0.136    15.712    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.269    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.053ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.014ns (17.157%)  route 4.896ns (82.843%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 15.369 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.070     3.877    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.001 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.211     5.211    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.535    15.369    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.843    
                         clock uncertainty           -0.136    15.707    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 10.053    

Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.014ns (18.017%)  route 4.614ns (81.983%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.378 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.456     4.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.388 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.542     4.929    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.544    15.378    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.852    
                         clock uncertainty           -0.136    15.716    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.273    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 10.344    

Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.002ns (17.411%)  route 4.753ns (82.589%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.819     4.741    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.332     5.073 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.073    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.688    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.688    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 10.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.136    -0.324    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.091    -0.233    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.587    -0.474    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X42Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.857    -0.706    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.136    -0.322    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.120    -0.202    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.431ns (78.189%)  route 0.120ns (21.811%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.056 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.136    -0.096    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.009    linebuffer_test_i/o_buf_controller/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.149 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.136    -0.321    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.838%)  route 0.110ns (37.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.222    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X41Y96         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.136    -0.321    
    SLICE_X41Y96         FDSE (Hold_fdse_C_D)         0.092    -0.229    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.442ns (78.615%)  route 0.120ns (21.385%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.067 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.136    -0.096    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.009    linebuffer_test_i/o_buf_controller/inst/addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.560    -0.501    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          0.157    -0.203    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X32Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.136    -0.352    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.120    -0.232    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.812%)  route 0.181ns (56.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.586    -0.475    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/o_buf_controller/inst/vsync_reg/Q
                         net (fo=2, routed)           0.181    -0.153    linebuffer_test_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X40Y54         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2vga_0/U0/PixelClk
    SLICE_X40Y54         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.136    -0.301    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.231    linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.192    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.136    -0.321    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.229    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.467ns (79.526%)  route 0.120ns (20.474%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.092 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.092    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.136    -0.096    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.009    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       73.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             73.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.429ns (23.448%)  route 4.665ns (76.552%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 77.963 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.893     3.769    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510    77.963    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X11Y5          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/C
                         clock pessimism             -0.522    77.442    
                         clock uncertainty           -0.131    77.310    
    SLICE_X11Y5          FDRE (Setup_fdre_C_CE)      -0.205    77.105    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]
  -------------------------------------------------------------------
                         required time                         77.105    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 73.337    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    

Slack (MET) :             74.277ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@80.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.429ns (27.231%)  route 3.819ns (72.769%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 77.956 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -2.326    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/Q
                         net (fo=4, routed)           1.184    -0.686    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]
    SLICE_X39Y3          LUT4 (Prop_lut4_I1_O)        0.124    -0.562 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_9/O
                         net (fo=1, routed)           0.000    -0.562    linebuffer_test_i/i_buf_controller_0/inst/we_i_9_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    -0.026 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.589     0.563    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.313     0.876 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          2.046     2.922    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    82.602    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    74.965 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    76.362    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    76.453 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         1.503    77.956    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/C
                         clock pessimism             -0.421    77.535    
                         clock uncertainty           -0.131    77.404    
    SLICE_X27Y2          FDRE (Setup_fdre_C_CE)      -0.205    77.199    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                         77.199    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 74.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.557%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.216    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[12]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
                         clock pessimism             -0.188    -0.450    
                         clock uncertainty            0.131    -0.318    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.063    -0.255    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y4          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.216    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
                         clock pessimism             -0.188    -0.450    
                         clock uncertainty            0.131    -0.318    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.060    -0.258    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.633%)  route 0.108ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]/Q
                         net (fo=2, routed)           0.108    -0.234    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[2]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]/C
                         clock pessimism             -0.211    -0.470    
                         clock uncertainty            0.131    -0.338    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.057    -0.281    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.211    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[6]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.131    -0.335    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.072    -0.263    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.513    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.249    linebuffer_test_i/i_buf_controller_0/inst/o_data[4]
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.290    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
                         clock pessimism             -0.223    -0.513    
                         clock uncertainty            0.131    -0.381    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.070    -0.311    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.513    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[5]/Q
                         net (fo=2, routed)           0.131    -0.241    linebuffer_test_i/i_buf_controller_0/inst/o_data[5]
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -0.290    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X33Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                         clock pessimism             -0.223    -0.513    
                         clock uncertainty            0.131    -0.381    
    SLICE_X33Y3          FDRE (Hold_fdre_C_D)         0.066    -0.315    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.910%)  route 0.131ns (48.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.214    linebuffer_test_i/i_buf_controller_0/inst/o_data[7]
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism             -0.224    -0.486    
                         clock uncertainty            0.131    -0.354    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.066    -0.288    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.595    -0.483    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y2          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]/Q
                         net (fo=2, routed)           0.154    -0.188    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[8]
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.259    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X40Y1          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.131    -0.335    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.071    -0.264    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.484    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X41Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]/Q
                         net (fo=2, routed)           0.176    -0.166    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[10]
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
                         clock pessimism             -0.188    -0.450    
                         clock uncertainty            0.131    -0.318    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.075    -0.243    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.463%)  route 0.138ns (49.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.486    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[6]/Q
                         net (fo=2, routed)           0.138    -0.206    linebuffer_test_i/i_buf_controller_0/inst/o_data[6]
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/tpg_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/tpg_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/tpg_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/tpg_clk_gen/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.262    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y3          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]/C
                         clock pessimism             -0.224    -0.486    
                         clock uncertainty            0.131    -0.354    
    SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.070    -0.284    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        9.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.406ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.014ns (15.477%)  route 5.538ns (84.523%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 15.364 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.662     4.470    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.594 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           1.259     5.853    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_5
    RAMB36_X1Y5          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.530    15.364    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.838    
                         clock uncertainty           -0.136    15.702    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.259    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  9.406    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.126ns (17.100%)  route 5.459ns (82.900%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 15.320 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.871     5.779    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.903 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.903    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.486    15.320    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.473    15.794    
                         clock uncertainty           -0.136    15.658    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.687    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.822ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 1.014ns (16.509%)  route 5.128ns (83.491%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 15.370 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.457     4.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.388 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.055     5.443    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.536    15.370    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.844    
                         clock uncertainty           -0.136    15.708    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.265    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  9.822    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.126ns (17.396%)  route 5.347ns (82.604%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.759     5.667    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.791 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.791    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.736    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 1.126ns (17.401%)  route 5.345ns (82.599%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.654     4.576    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.332     4.908 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.757     5.665    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.789 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.789    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.081    15.740    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  9.951    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.014ns (16.983%)  route 4.957ns (83.017%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 15.375 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.455     4.262    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.386 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.886     5.272    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.541    15.375    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.849    
                         clock uncertainty           -0.136    15.713    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.270    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.014ns (17.059%)  route 4.930ns (82.941%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 15.374 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.459     4.267    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.391 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.855     5.245    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.540    15.374    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.848    
                         clock uncertainty           -0.136    15.712    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.269    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.053ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.014ns (17.157%)  route 4.896ns (82.843%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 15.369 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.070     3.877    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.001 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.211     5.211    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.535    15.369    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.843    
                         clock uncertainty           -0.136    15.707    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 10.053    

Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.014ns (18.017%)  route 4.614ns (81.983%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 15.378 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.181 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]/Q
                         net (fo=3, routed)           1.110     0.930    linebuffer_test_i/o_buf_controller/inst/h_count_reg[11]
    SLICE_X29Y54         LUT3 (Prop_lut3_I0_O)        0.124     1.054 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.678     1.731    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.855 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.828     2.683    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X30Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.807 r  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.456     4.264    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.124     4.388 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.542     4.929    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.544    15.378    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    15.852    
                         clock uncertainty           -0.136    15.716    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.273    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                 10.344    

Slack (MET) :             10.615ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.002ns (17.411%)  route 4.753ns (82.589%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 15.321 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.677    -0.682    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y43         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[2]/Q
                         net (fo=19, routed)          3.934     3.770    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.152     3.922 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.819     4.741    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.332     5.073 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.073    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    12.341 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.743    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.834 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         1.487    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.473    15.795    
                         clock uncertainty           -0.136    15.659    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.688    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.688    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                 10.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.086    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.136    -0.324    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.091    -0.233    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.587    -0.474    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.132    -0.201    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X42Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.857    -0.706    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.136    -0.322    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.120    -0.202    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.431ns (78.189%)  route 0.120ns (21.811%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.056 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.136    -0.096    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.009    linebuffer_test_i/o_buf_controller/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.149 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.136    -0.321    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.838%)  route 0.110ns (37.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.222    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X41Y96         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.136    -0.321    
    SLICE_X41Y96         FDSE (Hold_fdse_C_D)         0.092    -0.229    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.442ns (78.615%)  route 0.120ns (21.385%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.067 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.136    -0.096    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.009    linebuffer_test_i/o_buf_controller/inst/addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.560    -0.501    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]/Q
                         net (fo=11, routed)          0.157    -0.203    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.158    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X32Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X32Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.136    -0.352    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.120    -0.232    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.812%)  route 0.181ns (56.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.586    -0.475    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X36Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  linebuffer_test_i/o_buf_controller/inst/vsync_reg/Q
                         net (fo=2, routed)           0.181    -0.153    linebuffer_test_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X40Y54         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2vga_0/U0/PixelClk
    SLICE_X40Y54         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.136    -0.301    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.070    -0.231    linebuffer_test_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.051%)  route 0.140ns (42.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.588    -0.473    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.192    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.858    -0.705    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.136    -0.321    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.229    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.467ns (79.526%)  route 0.120ns (20.474%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.566    -0.495    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y48         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.234    linebuffer_test_i/o_buf_controller/inst/addr[4]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.037 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    linebuffer_test_i/o_buf_controller/inst/addr_reg[9]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.002 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    linebuffer_test_i/o_buf_controller/inst/addr_reg[13]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.092 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.092    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=232, routed)         0.829    -0.734    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X31Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.136    -0.096    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     0.009    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.580ns (8.432%)  route 6.298ns (91.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.603     8.120    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.244 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.695     9.939    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y2           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y2           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X8Y2           FDPE (Recov_fdpe_C_PRE)     -0.361    12.315    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.580ns (8.432%)  route 6.298ns (91.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.603     8.120    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.244 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.695     9.939    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y2           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y2           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X8Y2           FDPE (Recov_fdpe_C_PRE)     -0.361    12.315    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.580ns (8.441%)  route 6.291ns (91.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.295     6.812    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X19Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.936 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.997     9.932    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y34          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.541    12.733    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y34          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X0Y34          FDPE (Recov_fdpe_C_PRE)     -0.361    12.348    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.580ns (8.441%)  route 6.291ns (91.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.295     6.812    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X19Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.936 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.997     9.932    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y34          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.541    12.733    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y34          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X0Y34          FDPE (Recov_fdpe_C_PRE)     -0.361    12.348    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.580ns (8.432%)  route 6.298ns (91.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.603     8.120    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.244 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.695     9.939    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y2           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y2           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X8Y2           FDPE (Recov_fdpe_C_PRE)     -0.319    12.357    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.580ns (8.432%)  route 6.298ns (91.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.603     8.120    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.244 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.695     9.939    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y2           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y2           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X8Y2           FDPE (Recov_fdpe_C_PRE)     -0.319    12.357    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.580ns (8.441%)  route 6.291ns (91.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.295     6.812    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X19Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.936 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.997     9.932    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y34          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.541    12.733    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y34          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X0Y34          FDPE (Recov_fdpe_C_PRE)     -0.319    12.390    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.580ns (8.441%)  route 6.291ns (91.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.295     6.812    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X19Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.936 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.997     9.932    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y34          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.541    12.733    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y34          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X0Y34          FDPE (Recov_fdpe_C_PRE)     -0.319    12.390    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.580ns (8.708%)  route 6.080ns (91.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.603     8.120    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.244 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.477     9.721    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y15         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y15         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X13Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    12.310    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.580ns (8.708%)  route 6.080ns (91.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.753     3.061    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y49         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     3.517 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.603     8.120    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.244 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.477     9.721    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y15         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y15         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X13Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    12.310    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  2.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.164    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y19         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y19         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.164    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y19         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y19         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.164    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y19         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y19         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.164    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y19         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y19         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.164    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y19         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y19         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.164    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y19         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y19         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.164    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y19         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y19         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.577     0.918    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y32          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.187    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X0Y31          FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.842     1.212    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X0Y31          FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.931    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.067     0.864    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.164    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y19         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X16Y19         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X16Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     0.839    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.577     0.918    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y32          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.187    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X0Y31          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.842     1.212    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X0Y31          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.281     0.931    
    SLICE_X0Y31          FDPE (Remov_fdpe_C_PRE)     -0.071     0.860    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.328    





