
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _099_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     1    0.002770    0.004669    0.002292    2.002292 v rst (in)
                                                         rst (net)
                      0.004677    0.000000    2.002292 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.007070    0.033625    0.060011    2.062303 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.033636    0.000582    2.062885 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.105790    0.084450    0.140127    2.203011 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.094459    0.022372    2.225383 v fanout18/A (sky130_fd_sc_hd__buf_4)
    10    0.054678    0.060026    0.151666    2.377049 v fanout18/X (sky130_fd_sc_hd__buf_4)
                                                         net18 (net)
                      0.060296    0.003446    2.380496 v _075_/A (sky130_fd_sc_hd__inv_2)
     1    0.007413    0.034578    0.050099    2.430594 ^ _075_/Y (sky130_fd_sc_hd__inv_2)
                                                         _028_ (net)
                      0.034583    0.000395    2.430990 ^ _099_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.430990   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.074855    0.255319    0.187692   10.187692 ^ clk (in)
                                                         clk (net)
                      0.259290    0.000000   10.187692 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072910    0.072230    0.152082   10.339774 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072514    0.003327   10.343101 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.101647    0.090956    0.133806   10.476907 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092876    0.010307   10.487214 ^ _099_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.237214   clock uncertainty
                                  0.000000   10.237214   clock reconvergence pessimism
                                  0.152237   10.389451   library recovery time
                                             10.389451   data required time
---------------------------------------------------------------------------------------------
                                             10.389451   data required time
                                             -2.430990   data arrival time
---------------------------------------------------------------------------------------------
                                              7.958462   slack (MET)


Startpoint: _087_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.074855    0.255319    0.187692    0.187692 ^ clk (in)
                                                         clk (net)
                      0.259290    0.000000    0.187692 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072910    0.072230    0.152082    0.339774 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080774    0.019090    0.358864 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.075790    0.071650    0.126791    0.485655 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.074411    0.011064    0.496719 ^ _087_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.005208    0.045512    0.221282    0.718001 ^ _087_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net7 (net)
                      0.045515    0.000383    0.718384 ^ output7/A (sky130_fd_sc_hd__buf_2)
     1    0.034454    0.128933    0.141424    0.859807 ^ output7/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[14] (net)
                      0.128963    0.001613    0.861420 ^ sine_out[14] (out)
                                              0.861420   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.861420   data arrival time
---------------------------------------------------------------------------------------------
                                              6.888580   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     15     -5 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
