{"vcs1":{"timestamp_begin":1731076561.059451258, "rt":1.57, "ut":0.37, "st":0.27}}
{"vcselab":{"timestamp_begin":1731076562.711349252, "rt":0.95, "ut":0.26, "st":0.19}}
{"link":{"timestamp_begin":1731076563.779065177, "rt":0.40, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731076560.268523216}
{"VCS_COMP_START_TIME": 1731076560.268523216}
{"VCS_COMP_END_TIME": 1731076565.641423394}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231544}}
