/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Dec  1 06:47:07 2016
 *                 Full Compile MD5 Checksum  20bceb797972bbbfe6886f688dd76df1
 *                     (minus title and desc)
 *                 MD5 Checksum               60da5b9432d9a6239bf2f04b2e62b119
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_UARTC_H__
#define BCHP_UARTC_H__

/***************************************************************************
 *UARTC - UART C
 ***************************************************************************/
#define BCHP_UARTC_RBR                           0x0040e000 /* [RO][32] Receive Buffer Register */
#define BCHP_UARTC_THR                           0x0040e000 /* [WO][32] Transmit Holding Register */
#define BCHP_UARTC_DLL                           0x0040e000 /* [RW][32] Divisor Latch Low */
#define BCHP_UARTC_DLH                           0x0040e004 /* [RW][32] Divisor Latch High */
#define BCHP_UARTC_IER                           0x0040e004 /* [RW][32] Interrupt Enable Register */
#define BCHP_UARTC_IIR                           0x0040e008 /* [RO][32] Interrupt Identity Register */
#define BCHP_UARTC_FCR                           0x0040e008 /* [WO][32] FIFO Control Register */
#define BCHP_UARTC_LCR                           0x0040e00c /* [RW][32] Line Control Register */
#define BCHP_UARTC_MCR                           0x0040e010 /* [RW][32] Modem Control Register */
#define BCHP_UARTC_LSR                           0x0040e014 /* [RO][32] Line Status Register */
#define BCHP_UARTC_MSR                           0x0040e018 /* [RO][32] Modem Status Register */
#define BCHP_UARTC_SCR                           0x0040e01c /* [RW][32] Scratchpad Register */

/***************************************************************************
 *RBR - Receive Buffer Register
 ***************************************************************************/
/* UARTC :: RBR :: reserved0 [31:08] */
#define BCHP_UARTC_RBR_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_RBR_reserved0_SHIFT                             8

/* UARTC :: RBR :: RBR [07:00] */
#define BCHP_UARTC_RBR_RBR_MASK                                    0x000000ff
#define BCHP_UARTC_RBR_RBR_SHIFT                                   0
#define BCHP_UARTC_RBR_RBR_DEFAULT                                 0x00000000

/***************************************************************************
 *THR - Transmit Holding Register
 ***************************************************************************/
/* UARTC :: THR :: reserved0 [31:08] */
#define BCHP_UARTC_THR_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_THR_reserved0_SHIFT                             8

/* UARTC :: THR :: THR [07:00] */
#define BCHP_UARTC_THR_THR_MASK                                    0x000000ff
#define BCHP_UARTC_THR_THR_SHIFT                                   0
#define BCHP_UARTC_THR_THR_DEFAULT                                 0x00000000

/***************************************************************************
 *DLL - Divisor Latch Low
 ***************************************************************************/
/* UARTC :: DLL :: reserved0 [31:08] */
#define BCHP_UARTC_DLL_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_DLL_reserved0_SHIFT                             8

/* UARTC :: DLL :: DLL [07:00] */
#define BCHP_UARTC_DLL_DLL_MASK                                    0x000000ff
#define BCHP_UARTC_DLL_DLL_SHIFT                                   0
#define BCHP_UARTC_DLL_DLL_DEFAULT                                 0x00000000

/***************************************************************************
 *DLH - Divisor Latch High
 ***************************************************************************/
/* UARTC :: DLH :: reserved0 [31:08] */
#define BCHP_UARTC_DLH_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_DLH_reserved0_SHIFT                             8

/* UARTC :: DLH :: DLH [07:00] */
#define BCHP_UARTC_DLH_DLH_MASK                                    0x000000ff
#define BCHP_UARTC_DLH_DLH_SHIFT                                   0
#define BCHP_UARTC_DLH_DLH_DEFAULT                                 0x00000000

/***************************************************************************
 *IER - Interrupt Enable Register
 ***************************************************************************/
/* UARTC :: IER :: reserved0 [31:08] */
#define BCHP_UARTC_IER_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_IER_reserved0_SHIFT                             8

/* UARTC :: IER :: PTIME [07:07] */
#define BCHP_UARTC_IER_PTIME_MASK                                  0x00000080
#define BCHP_UARTC_IER_PTIME_SHIFT                                 7
#define BCHP_UARTC_IER_PTIME_DEFAULT                               0x00000000

/* UARTC :: IER :: reserved1 [06:04] */
#define BCHP_UARTC_IER_reserved1_MASK                              0x00000070
#define BCHP_UARTC_IER_reserved1_SHIFT                             4

/* UARTC :: IER :: EDSSI [03:03] */
#define BCHP_UARTC_IER_EDSSI_MASK                                  0x00000008
#define BCHP_UARTC_IER_EDSSI_SHIFT                                 3
#define BCHP_UARTC_IER_EDSSI_DEFAULT                               0x00000000

/* UARTC :: IER :: ELSI [02:02] */
#define BCHP_UARTC_IER_ELSI_MASK                                   0x00000004
#define BCHP_UARTC_IER_ELSI_SHIFT                                  2
#define BCHP_UARTC_IER_ELSI_DEFAULT                                0x00000000

/* UARTC :: IER :: ETBEI [01:01] */
#define BCHP_UARTC_IER_ETBEI_MASK                                  0x00000002
#define BCHP_UARTC_IER_ETBEI_SHIFT                                 1
#define BCHP_UARTC_IER_ETBEI_DEFAULT                               0x00000000

/* UARTC :: IER :: ERBFI [00:00] */
#define BCHP_UARTC_IER_ERBFI_MASK                                  0x00000001
#define BCHP_UARTC_IER_ERBFI_SHIFT                                 0
#define BCHP_UARTC_IER_ERBFI_DEFAULT                               0x00000000

/***************************************************************************
 *IIR - Interrupt Identity Register
 ***************************************************************************/
/* UARTC :: IIR :: reserved0 [31:08] */
#define BCHP_UARTC_IIR_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_IIR_reserved0_SHIFT                             8

/* UARTC :: IIR :: FIFOSE [07:06] */
#define BCHP_UARTC_IIR_FIFOSE_MASK                                 0x000000c0
#define BCHP_UARTC_IIR_FIFOSE_SHIFT                                6
#define BCHP_UARTC_IIR_FIFOSE_DEFAULT                              0x00000000

/* UARTC :: IIR :: reserved1 [05:04] */
#define BCHP_UARTC_IIR_reserved1_MASK                              0x00000030
#define BCHP_UARTC_IIR_reserved1_SHIFT                             4

/* UARTC :: IIR :: IID [03:00] */
#define BCHP_UARTC_IIR_IID_MASK                                    0x0000000f
#define BCHP_UARTC_IIR_IID_SHIFT                                   0
#define BCHP_UARTC_IIR_IID_DEFAULT                                 0x00000001

/***************************************************************************
 *FCR - FIFO Control Register
 ***************************************************************************/
/* UARTC :: FCR :: reserved0 [31:08] */
#define BCHP_UARTC_FCR_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_FCR_reserved0_SHIFT                             8

/* UARTC :: FCR :: RT [07:06] */
#define BCHP_UARTC_FCR_RT_MASK                                     0x000000c0
#define BCHP_UARTC_FCR_RT_SHIFT                                    6
#define BCHP_UARTC_FCR_RT_DEFAULT                                  0x00000000

/* UARTC :: FCR :: TET [05:04] */
#define BCHP_UARTC_FCR_TET_MASK                                    0x00000030
#define BCHP_UARTC_FCR_TET_SHIFT                                   4
#define BCHP_UARTC_FCR_TET_DEFAULT                                 0x00000000

/* UARTC :: FCR :: DMAM [03:03] */
#define BCHP_UARTC_FCR_DMAM_MASK                                   0x00000008
#define BCHP_UARTC_FCR_DMAM_SHIFT                                  3
#define BCHP_UARTC_FCR_DMAM_DEFAULT                                0x00000000

/* UARTC :: FCR :: XFIFOR [02:02] */
#define BCHP_UARTC_FCR_XFIFOR_MASK                                 0x00000004
#define BCHP_UARTC_FCR_XFIFOR_SHIFT                                2
#define BCHP_UARTC_FCR_XFIFOR_DEFAULT                              0x00000000

/* UARTC :: FCR :: RFIFOR [01:01] */
#define BCHP_UARTC_FCR_RFIFOR_MASK                                 0x00000002
#define BCHP_UARTC_FCR_RFIFOR_SHIFT                                1
#define BCHP_UARTC_FCR_RFIFOR_DEFAULT                              0x00000000

/* UARTC :: FCR :: FIFOE [00:00] */
#define BCHP_UARTC_FCR_FIFOE_MASK                                  0x00000001
#define BCHP_UARTC_FCR_FIFOE_SHIFT                                 0
#define BCHP_UARTC_FCR_FIFOE_DEFAULT                               0x00000000

/***************************************************************************
 *LCR - Line Control Register
 ***************************************************************************/
/* UARTC :: LCR :: reserved0 [31:08] */
#define BCHP_UARTC_LCR_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_LCR_reserved0_SHIFT                             8

/* UARTC :: LCR :: DLAB [07:07] */
#define BCHP_UARTC_LCR_DLAB_MASK                                   0x00000080
#define BCHP_UARTC_LCR_DLAB_SHIFT                                  7
#define BCHP_UARTC_LCR_DLAB_DEFAULT                                0x00000000

/* UARTC :: LCR :: BC [06:06] */
#define BCHP_UARTC_LCR_BC_MASK                                     0x00000040
#define BCHP_UARTC_LCR_BC_SHIFT                                    6
#define BCHP_UARTC_LCR_BC_DEFAULT                                  0x00000000

/* UARTC :: LCR :: reserved1 [05:05] */
#define BCHP_UARTC_LCR_reserved1_MASK                              0x00000020
#define BCHP_UARTC_LCR_reserved1_SHIFT                             5

/* UARTC :: LCR :: EPS [04:04] */
#define BCHP_UARTC_LCR_EPS_MASK                                    0x00000010
#define BCHP_UARTC_LCR_EPS_SHIFT                                   4
#define BCHP_UARTC_LCR_EPS_DEFAULT                                 0x00000000

/* UARTC :: LCR :: PEN [03:03] */
#define BCHP_UARTC_LCR_PEN_MASK                                    0x00000008
#define BCHP_UARTC_LCR_PEN_SHIFT                                   3
#define BCHP_UARTC_LCR_PEN_DEFAULT                                 0x00000000

/* UARTC :: LCR :: STOP [02:02] */
#define BCHP_UARTC_LCR_STOP_MASK                                   0x00000004
#define BCHP_UARTC_LCR_STOP_SHIFT                                  2
#define BCHP_UARTC_LCR_STOP_DEFAULT                                0x00000000

/* UARTC :: LCR :: DLS [01:00] */
#define BCHP_UARTC_LCR_DLS_MASK                                    0x00000003
#define BCHP_UARTC_LCR_DLS_SHIFT                                   0
#define BCHP_UARTC_LCR_DLS_DEFAULT                                 0x00000000

/***************************************************************************
 *MCR - Modem Control Register
 ***************************************************************************/
/* UARTC :: MCR :: reserved0 [31:07] */
#define BCHP_UARTC_MCR_reserved0_MASK                              0xffffff80
#define BCHP_UARTC_MCR_reserved0_SHIFT                             7

/* UARTC :: MCR :: SIRE [06:06] */
#define BCHP_UARTC_MCR_SIRE_MASK                                   0x00000040
#define BCHP_UARTC_MCR_SIRE_SHIFT                                  6
#define BCHP_UARTC_MCR_SIRE_DEFAULT                                0x00000000

/* UARTC :: MCR :: AFCE [05:05] */
#define BCHP_UARTC_MCR_AFCE_MASK                                   0x00000020
#define BCHP_UARTC_MCR_AFCE_SHIFT                                  5
#define BCHP_UARTC_MCR_AFCE_DEFAULT                                0x00000000

/* UARTC :: MCR :: LB [04:04] */
#define BCHP_UARTC_MCR_LB_MASK                                     0x00000010
#define BCHP_UARTC_MCR_LB_SHIFT                                    4
#define BCHP_UARTC_MCR_LB_DEFAULT                                  0x00000000

/* UARTC :: MCR :: OUT2 [03:03] */
#define BCHP_UARTC_MCR_OUT2_MASK                                   0x00000008
#define BCHP_UARTC_MCR_OUT2_SHIFT                                  3
#define BCHP_UARTC_MCR_OUT2_DEFAULT                                0x00000000

/* UARTC :: MCR :: OUT1 [02:02] */
#define BCHP_UARTC_MCR_OUT1_MASK                                   0x00000004
#define BCHP_UARTC_MCR_OUT1_SHIFT                                  2
#define BCHP_UARTC_MCR_OUT1_DEFAULT                                0x00000000

/* UARTC :: MCR :: RTS [01:01] */
#define BCHP_UARTC_MCR_RTS_MASK                                    0x00000002
#define BCHP_UARTC_MCR_RTS_SHIFT                                   1
#define BCHP_UARTC_MCR_RTS_DEFAULT                                 0x00000000

/* UARTC :: MCR :: DTR [00:00] */
#define BCHP_UARTC_MCR_DTR_MASK                                    0x00000001
#define BCHP_UARTC_MCR_DTR_SHIFT                                   0
#define BCHP_UARTC_MCR_DTR_DEFAULT                                 0x00000000

/***************************************************************************
 *LSR - Line Status Register
 ***************************************************************************/
/* UARTC :: LSR :: reserved0 [31:08] */
#define BCHP_UARTC_LSR_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_LSR_reserved0_SHIFT                             8

/* UARTC :: LSR :: RFE [07:07] */
#define BCHP_UARTC_LSR_RFE_MASK                                    0x00000080
#define BCHP_UARTC_LSR_RFE_SHIFT                                   7
#define BCHP_UARTC_LSR_RFE_DEFAULT                                 0x00000000

/* UARTC :: LSR :: TEMT [06:06] */
#define BCHP_UARTC_LSR_TEMT_MASK                                   0x00000040
#define BCHP_UARTC_LSR_TEMT_SHIFT                                  6
#define BCHP_UARTC_LSR_TEMT_DEFAULT                                0x00000001

/* UARTC :: LSR :: THRE [05:05] */
#define BCHP_UARTC_LSR_THRE_MASK                                   0x00000020
#define BCHP_UARTC_LSR_THRE_SHIFT                                  5
#define BCHP_UARTC_LSR_THRE_DEFAULT                                0x00000001

/* UARTC :: LSR :: BI [04:04] */
#define BCHP_UARTC_LSR_BI_MASK                                     0x00000010
#define BCHP_UARTC_LSR_BI_SHIFT                                    4
#define BCHP_UARTC_LSR_BI_DEFAULT                                  0x00000000

/* UARTC :: LSR :: FE [03:03] */
#define BCHP_UARTC_LSR_FE_MASK                                     0x00000008
#define BCHP_UARTC_LSR_FE_SHIFT                                    3
#define BCHP_UARTC_LSR_FE_DEFAULT                                  0x00000000

/* UARTC :: LSR :: PE [02:02] */
#define BCHP_UARTC_LSR_PE_MASK                                     0x00000004
#define BCHP_UARTC_LSR_PE_SHIFT                                    2
#define BCHP_UARTC_LSR_PE_DEFAULT                                  0x00000000

/* UARTC :: LSR :: OE [01:01] */
#define BCHP_UARTC_LSR_OE_MASK                                     0x00000002
#define BCHP_UARTC_LSR_OE_SHIFT                                    1
#define BCHP_UARTC_LSR_OE_DEFAULT                                  0x00000000

/* UARTC :: LSR :: DR [00:00] */
#define BCHP_UARTC_LSR_DR_MASK                                     0x00000001
#define BCHP_UARTC_LSR_DR_SHIFT                                    0
#define BCHP_UARTC_LSR_DR_DEFAULT                                  0x00000000

/***************************************************************************
 *MSR - Modem Status Register
 ***************************************************************************/
/* UARTC :: MSR :: reserved0 [31:08] */
#define BCHP_UARTC_MSR_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_MSR_reserved0_SHIFT                             8

/* UARTC :: MSR :: DCD [07:07] */
#define BCHP_UARTC_MSR_DCD_MASK                                    0x00000080
#define BCHP_UARTC_MSR_DCD_SHIFT                                   7
#define BCHP_UARTC_MSR_DCD_DEFAULT                                 0x00000000

/* UARTC :: MSR :: RI [06:06] */
#define BCHP_UARTC_MSR_RI_MASK                                     0x00000040
#define BCHP_UARTC_MSR_RI_SHIFT                                    6
#define BCHP_UARTC_MSR_RI_DEFAULT                                  0x00000000

/* UARTC :: MSR :: DSR [05:05] */
#define BCHP_UARTC_MSR_DSR_MASK                                    0x00000020
#define BCHP_UARTC_MSR_DSR_SHIFT                                   5
#define BCHP_UARTC_MSR_DSR_DEFAULT                                 0x00000000

/* UARTC :: MSR :: CTS [04:04] */
#define BCHP_UARTC_MSR_CTS_MASK                                    0x00000010
#define BCHP_UARTC_MSR_CTS_SHIFT                                   4
#define BCHP_UARTC_MSR_CTS_DEFAULT                                 0x00000000

/* UARTC :: MSR :: DDCD [03:03] */
#define BCHP_UARTC_MSR_DDCD_MASK                                   0x00000008
#define BCHP_UARTC_MSR_DDCD_SHIFT                                  3
#define BCHP_UARTC_MSR_DDCD_DEFAULT                                0x00000000

/* UARTC :: MSR :: TERI [02:02] */
#define BCHP_UARTC_MSR_TERI_MASK                                   0x00000004
#define BCHP_UARTC_MSR_TERI_SHIFT                                  2
#define BCHP_UARTC_MSR_TERI_DEFAULT                                0x00000000

/* UARTC :: MSR :: DDSR [01:01] */
#define BCHP_UARTC_MSR_DDSR_MASK                                   0x00000002
#define BCHP_UARTC_MSR_DDSR_SHIFT                                  1
#define BCHP_UARTC_MSR_DDSR_DEFAULT                                0x00000000

/* UARTC :: MSR :: DCTS [00:00] */
#define BCHP_UARTC_MSR_DCTS_MASK                                   0x00000001
#define BCHP_UARTC_MSR_DCTS_SHIFT                                  0
#define BCHP_UARTC_MSR_DCTS_DEFAULT                                0x00000000

/***************************************************************************
 *SCR - Scratchpad Register
 ***************************************************************************/
/* UARTC :: SCR :: reserved0 [31:08] */
#define BCHP_UARTC_SCR_reserved0_MASK                              0xffffff00
#define BCHP_UARTC_SCR_reserved0_SHIFT                             8

/* UARTC :: SCR :: SCR [07:00] */
#define BCHP_UARTC_SCR_SCR_MASK                                    0x000000ff
#define BCHP_UARTC_SCR_SCR_SHIFT                                   0
#define BCHP_UARTC_SCR_SCR_DEFAULT                                 0x00000000

#endif /* #ifndef BCHP_UARTC_H__ */

/* End of File */
