// Seed: 1946516553
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  supply1 id_5 = 1;
  assign id_3 = id_5 == 1'b0;
  tri1 id_6 = 1;
  always assign id_6 = 1 + id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5,
    output wor id_6,
    input logic id_7
);
  reg  id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_10
  );
  always #1 id_9 <= id_7;
endmodule
