// Seed: 1187845056
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2
);
  wire id_4;
  wire id_5;
  module_3(
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5
  );
  wire id_6;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri   id_3
);
  wor id_5 = id_3;
  not (id_0, id_1);
  module_0(
      id_0, id_3, id_5
  );
endmodule
module module_2 (
    input  wor   id_0,
    input  wand  id_1,
    output uwire id_2
);
  module_0(
      id_2, id_1, id_1
  );
  assign id_2 = id_0;
  assign id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_14 = 1;
endmodule
