// Seed: 482643448
module module_0 (
    input supply1 id_0,
    output wor id_1
    , id_19,
    output wire id_2,
    input tri1 id_3,
    input wor id_4
    , id_20,
    output wire id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8,
    input uwire id_9,
    input tri id_10,
    output tri1 id_11,
    input wor id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri id_15,
    input wand id_16,
    output supply1 id_17
);
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output uwire id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    input uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input tri id_16,
    input wand id_17,
    output tri id_18,
    input wand id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22,
    input supply1 id_23,
    input wand id_24,
    output supply1 id_25,
    input supply0 id_26,
    input supply1 id_27,
    output tri id_28
);
  assign id_0 = (id_10);
  xnor (id_18, id_6, id_19, id_20, id_27, id_30, id_9, id_24, id_14);
  always disable id_30;
  module_0(
      id_6,
      id_15,
      id_2,
      id_22,
      id_22,
      id_25,
      id_16,
      id_19,
      id_17,
      id_24,
      id_14,
      id_0,
      id_24,
      id_2,
      id_23,
      id_6,
      id_7,
      id_18
  );
  wire id_31;
  always @(1 or posedge 1 - id_21);
  wire id_32;
endmodule
