Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.176,0.578
"Bus Turnaround Time (Slow 900mV 85C Model)",5.428,--
"Core (Slow 900mV 85C Model)",-0.118,0.155
"Core Recovery/Removal (Slow 900mV 85C Model)",0.742,0.515
"Read Capture (Slow 900mV 85C Model)",0.149,0.101
"Read Resync (Slow 900mV 85C Model)",2.765,5.213
"Write (Slow 900mV 85C Model)",-0.084,-0.084
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.161,0.647
"Bus Turnaround Time (Slow 900mV 0C Model)",5.465,--
"Core (Slow 900mV 0C Model)",0.127,0.259
"Core Recovery/Removal (Slow 900mV 0C Model)",0.911,0.494
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.886,5.267
"Write (Slow 900mV 0C Model)",-0.054,-0.054
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.128,0.831
"Bus Turnaround Time (Fast 900mV 0C Model)",5.519,--
"Core (Fast 900mV 0C Model)",0.644,0.122
"Core Recovery/Removal (Fast 900mV 0C Model)",2.129,0.267
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.265,5.722
"Write (Fast 900mV 0C Model)",-0.075,-0.075
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
