# verilog_dividend_divisor

result = int(dividend / divisor)

The clock this module needs depends on the result number.

ex : 58 = 3371/58, means the result will be calculated after 58 clocks.

Waveform : 

![image](https://github.com/KuiLiangLin/verilog_dividend_divisor/blob/master/Waveform.JPG)



