# UVM-ALU-verification

This repo presents a full UVM environment for the verification of a simple ALU unit.   

## Environment Structure
![UVM_Environment](https://github.com/alhusseingamal/UVM-ALU-verification/blob/main/images/alu_uvm_environment.drawio.png)

## Sample Capture of UVM Reporting
![UVM_Reporting_Captures](https://github.com/alhusseingamal/UVM-ALU-verification/blob/main/images/simulation-results-sample-capture.png)
