{
  "Top": "multihart_ip",
  "RtlTop": "multihart_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "multihart_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "running_hart_set": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "running_hart_set",
          "usage": "data",
          "direction": "in"
        }]
    },
    "start_pc": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "start_pc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "code_ram": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "code_ram",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_ram": {
      "index": "3",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "data_ram",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "nb_instruction": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "nb_cycle": {
      "index": "5",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "multihart_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "multihart_ip",
    "Version": "1.0",
    "DisplayName": "Multihart_ip",
    "Revision": "2113725977",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_multihart_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/compute.cpp",
      "..\/..\/..\/..\/decode.cpp",
      "..\/..\/..\/..\/disassemble.cpp",
      "..\/..\/..\/..\/emulate.cpp",
      "..\/..\/..\/..\/execute.cpp",
      "..\/..\/..\/..\/fetch.cpp",
      "..\/..\/..\/..\/immediate.cpp",
      "..\/..\/..\/..\/issue.cpp",
      "..\/..\/..\/..\/mem.cpp",
      "..\/..\/..\/..\/mem_access.cpp",
      "..\/..\/..\/..\/multihart_ip.cpp",
      "..\/..\/..\/..\/new_cycle.cpp",
      "..\/..\/..\/..\/print.cpp",
      "..\/..\/..\/..\/type.cpp",
      "..\/..\/..\/..\/wb.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbench_seq_multihart_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/multihart_ip_control_s_axi.vhd",
      "impl\/vhdl\/multihart_ip_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_193_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_7_2_5_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_3_8_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_13_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_15_6_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_17_7_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_1_1_1.vhd",
      "impl\/vhdl\/multihart_ip_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/multihart_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/multihart_ip_control_s_axi.v",
      "impl\/verilog\/multihart_ip_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_193_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_7_2_5_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_3_8_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_13_5_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_15_6_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_17_7_32_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_1_1_1.v",
      "impl\/verilog\/multihart_ip_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/multihart_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.mdd",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.tcl",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/data\/multihart_ip.yaml",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_hw.h",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_linux.c",
      "impl\/misc\/drivers\/multihart_ip_v1_0\/src\/xmultihart_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/multihart_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "19",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "start_pc": {
          "offset": "24",
          "range": "8"
        },
        "code_ram": {
          "offset": "131072",
          "range": "131072"
        },
        "data_ram": {
          "offset": "262144",
          "range": "131072"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "running_hart_set",
          "access": "W",
          "description": "Data signal of running_hart_set",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "running_hart_set",
              "access": "W",
              "description": "Bit 31 to 0 of running_hart_set"
            }]
        },
        {
          "offset": "0x20",
          "name": "nb_instruction",
          "access": "R",
          "description": "Data signal of nb_instruction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_instruction",
              "access": "R",
              "description": "Bit 31 to 0 of nb_instruction"
            }]
        },
        {
          "offset": "0x24",
          "name": "nb_instruction_ctrl",
          "access": "R",
          "description": "Control signal of nb_instruction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_instruction_ap_vld",
              "access": "R",
              "description": "Control signal nb_instruction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "nb_cycle",
          "access": "R",
          "description": "Data signal of nb_cycle",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_cycle",
              "access": "R",
              "description": "Bit 31 to 0 of nb_cycle"
            }]
        },
        {
          "offset": "0x34",
          "name": "nb_cycle_ctrl",
          "access": "R",
          "description": "Control signal of nb_cycle",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_cycle_ap_vld",
              "access": "R",
              "description": "Control signal nb_cycle_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "running_hart_set"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "start_pc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "code_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "262144",
          "argName": "data_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "nb_instruction"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "nb_cycle"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "multihart_ip",
      "BindInstances": "has_exited_fu_148_p2 has_exited_6_fu_164_p2 control_s_axi_U",
      "Instances": [{
          "ModuleName": "multihart_ip_Pipeline_VITIS_LOOP_193_1",
          "InstanceName": "grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_123",
          "BindInstances": "c_nbi_out c_nbc_out xor_ln55_fu_3029_p2 c_fu_3035_p2 xor_ln57_fu_3041_p2 c_12_fu_3047_p2 xor_ln73_fu_3053_p2 selected_hart_fu_3059_p2 is_selected_fu_3065_p2 select_ln118_fu_3071_p3 select_ln118_1_fu_3079_p3 xor_ln118_fu_3087_p2 f_state_fetch_pc_6_fu_3093_p3 f_state_fetch_pc_5_fu_3101_p3 or_ln118_fu_3109_p2 f_state_is_full_3_fu_3115_p2 or_ln118_1_fu_3121_p2 f_state_is_full_2_fu_3127_p2 select_ln122_fu_3133_p3 select_ln122_1_fu_3141_p3 xor_ln122_fu_3149_p2 f_state_fetch_pc_9_fu_3155_p3 f_state_fetch_pc_8_fu_3163_p3 or_ln122_fu_3171_p2 f_state_is_full_5_fu_3177_p2 or_ln122_1_fu_3183_p2 f_state_is_full_4_fu_3189_p2 select_ln127_fu_3195_p3 xor_ln127_fu_3203_p2 xor_ln127_1_fu_3209_p2 or_ln127_fu_3215_p2 select_ln128_fu_3221_p3 p_ph_fu_3261_p6 and_ln127_fu_3235_p2 sel_tmp3_demorgan_fu_3241_p2 sel_tmp3_fu_3247_p2 sparsemux_7_2_1_1_1_U1 fetching_hart_fu_3281_p3 and_ln131_fu_3289_p2 and_ln131_1_fu_3295_p2 or_ln131_fu_3301_p2 cond_lvalue44_i57685802_fu_3307_p3 f_to_d_fetch_pc_2_fu_3315_p3 sel_tmp17_fu_3328_p2 or_ln131_1_fu_3334_p2 xor_ln74_fu_3340_p2 and_ln131_2_fu_3346_p2 and_ln131_3_fu_3352_p2 or_ln131_2_fu_3358_p2 f_state_is_full_9_demorgan_fu_7567_p2 f_state_is_full_9_fu_7571_p2 f_state_is_full_6_fu_7577_p2 not_sel_tmp22_fu_7582_p2 f_state_is_full_8_fu_7587_p2 f_state_is_full_7_fu_7592_p2 f_to_d_hart_1_fu_7597_p3 f_to_d_fetch_pc_1_fu_7602_p3 f_to_d_instruction_1_fu_7608_p3 xor_ln137_fu_3364_p2 c_13_fu_3370_p2 xor_ln139_fu_3376_p2 c_14_fu_3382_p2 selected_hart_1_fu_3388_p2 is_selected_6_fu_3394_p2 select_ln199_fu_3400_p3 select_ln199_1_fu_3408_p3 select_ln199_2_fu_7614_p3 select_ln199_3_fu_7621_p3 xor_ln199_fu_3416_p2 d_state_instruction_4_fu_3422_p3 d_state_instruction_3_fu_3430_p3 d_state_fetch_pc_4_fu_7628_p3 d_state_fetch_pc_3_fu_7636_p3 or_ln199_fu_3438_p2 d_state_is_full_3_fu_3444_p2 or_ln199_1_fu_3450_p2 d_state_is_full_2_fu_3456_p2 xor_ln203_fu_3462_p2 or_ln203_fu_3468_p2 decoding_hart_fu_3474_p3 select_ln204_fu_3482_p3 xor_ln208_fu_3510_p2 d_state_is_full_9_fu_3516_p2 d_state_is_full_8_fu_3522_p2 select_ln103_fu_3528_p3 d_i_is_lui_fu_3546_p2 d_i_is_jal_fu_3552_p2 d_state_d_i_is_jalr_fu_3558_p2 d_i_is_load_1_fu_3564_p2 d_i_is_store_fu_3570_p2 icmp_ln41_fu_3576_p2 or_ln102_fu_3642_p2 or_ln102_1_fu_3648_p2 icmp_ln50_fu_3654_p2 icmp_ln51_fu_3690_p2 or_ln51_fu_3696_p2 or_ln51_1_fu_3702_p2 or_ln51_2_fu_3708_p2 or_ln51_3_fu_3714_p2 icmp_ln54_fu_3720_p2 xor_ln51_fu_3726_p2 d_i_is_rs2_reg_fu_3732_p2 d_i_is_ret_fu_7649_p2 icmp_ln63_fu_7654_p2 d_i_is_r_type_fu_7659_p2 select_ln108_fu_7777_p3 d_to_f_relative_pc_1_ph_v_fu_7794_p3 d_to_f_relative_pc_1_ph_fu_7801_p2 icmp_ln229_fu_3748_p2 xor_ln230_fu_7807_p2 xor_ln229_fu_7812_p2 or_ln229_1_fu_7817_p2 or_ln229_fu_7823_p2 and_ln229_fu_7828_p2 sparsemux_65_5_1_1_1_U2 is_locked_1_fu_4086_p2 sparsemux_65_5_1_1_1_U3 is_locked_2_fu_4228_p2 wait_12_fu_4234_p2 xor_ln80_fu_4240_p2 and_ln80_fu_4246_p2 xor_ln80_1_fu_4252_p2 c_4_fu_4258_p2 sparsemux_65_5_1_1_1_U4 is_locked_1_1_fu_4400_p2 sparsemux_65_5_1_1_1_U5 is_locked_2_1_fu_4542_p2 wait_12_1_fu_4548_p2 xor_ln90_fu_4554_p2 and_ln90_fu_4560_p2 xor_ln90_1_fu_4566_p2 c_5_fu_4572_p2 or_ln154_fu_4578_p2 selected_hart_2_fu_4584_p2 is_selected_7_fu_4590_p2 i_state_relative_pc_11_fu_8068_p3 i_state_relative_pc_10_fu_8075_p3 i_state_d_i_is_r_type_7_fu_8082_p3 i_state_d_i_is_r_type_4_fu_8089_p3 i_state_d_i_has_no_dest_7_fu_4596_p3 i_state_d_i_has_no_dest_4_fu_4604_p3 i_state_d_i_is_lui_7_fu_8096_p3 i_state_d_i_is_lui_4_fu_8102_p3 i_state_d_i_is_ret_7_fu_8108_p3 i_state_d_i_is_ret_4_fu_8115_p3 i_state_d_i_is_jal_7_fu_8122_p3 i_state_d_i_is_jal_4_fu_8129_p3 i_state_d_i_is_jalr_7_fu_8136_p3 i_state_d_i_is_jalr_4_fu_8143_p3 i_state_d_i_is_branch_7_fu_8150_p3 i_state_d_i_is_branch_4_fu_8157_p3 i_state_d_i_is_store_7_fu_8164_p3 i_state_d_i_is_store_4_fu_8171_p3 i_state_d_i_is_load_7_fu_8178_p3 i_state_d_i_is_load_4_fu_8184_p3 i_state_d_i_is_rs2_reg_7_fu_4612_p3 i_state_d_i_is_rs2_reg_4_fu_4620_p3 i_state_d_i_is_rs1_reg_7_fu_4628_p3 i_state_d_i_is_rs1_reg_4_fu_4636_p3 i_state_d_i_imm_11_fu_8190_p3 i_state_d_i_imm_10_fu_8197_p3 i_state_d_i_type_7_fu_8204_p3 i_state_d_i_type_4_fu_8211_p3 i_state_d_i_func7_7_fu_8218_p3 i_state_d_i_func7_4_fu_8225_p3 i_state_d_i_rs2_11_fu_4644_p3 i_state_d_i_rs2_10_fu_4652_p3 i_state_d_i_rs1_11_fu_4660_p3 i_state_d_i_rs1_10_fu_4668_p3 i_state_d_i_func3_11_fu_8232_p3 i_state_d_i_func3_10_fu_8238_p3 i_state_d_i_rd_7_fu_4676_p3 i_state_d_i_rd_4_fu_4684_p3 i_state_fetch_pc_11_fu_8244_p3 i_state_fetch_pc_10_fu_8251_p3 xor_ln202_fu_8258_p2 sparsemux_65_5_1_1_1_U6 sparsemux_65_5_1_1_1_U7 select_ln30_fu_4964_p3 is_locked_1_2_fu_4972_p2 sparsemux_65_5_1_1_1_U8 sparsemux_65_5_1_1_1_U9 select_ln33_fu_5250_p3 is_locked_2_2_fu_5258_p2 i_state_wait_12_2_fu_5264_p2 select_ln34_fu_5270_p3 select_ln34_1_fu_5278_p3 i_state_wait_12_4_fu_5286_p3 i_state_wait_12_3_fu_5294_p3 i_state_relative_pc_6_fu_8263_p3 i_state_relative_pc_5_fu_8271_p3 i_state_d_i_is_r_type_6_fu_8279_p3 i_state_d_i_is_r_type_5_fu_8287_p3 i_state_d_i_has_no_dest_6_fu_5302_p3 i_state_d_i_has_no_dest_5_fu_5310_p3 i_state_d_i_is_lui_6_fu_8295_p3 i_state_d_i_is_lui_5_fu_8303_p3 i_state_d_i_is_ret_6_fu_8311_p3 i_state_d_i_is_ret_5_fu_8319_p3 i_state_d_i_is_jal_6_fu_8327_p3 i_state_d_i_is_jal_5_fu_8335_p3 i_state_d_i_is_jalr_6_fu_8343_p3 i_state_d_i_is_jalr_5_fu_8351_p3 i_state_d_i_is_branch_6_fu_8359_p3 i_state_d_i_is_branch_5_fu_8367_p3 i_state_d_i_is_store_6_fu_8375_p3 i_state_d_i_is_store_5_fu_8383_p3 i_state_d_i_is_load_6_fu_8391_p3 i_state_d_i_is_load_5_fu_8399_p3 i_state_d_i_is_rs2_reg_6_fu_5318_p3 i_state_d_i_is_rs2_reg_5_fu_5326_p3 i_state_d_i_is_rs1_reg_6_fu_5334_p3 i_state_d_i_is_rs1_reg_5_fu_5342_p3 i_state_d_i_imm_6_fu_8407_p3 i_state_d_i_imm_5_fu_8415_p3 i_state_d_i_type_6_fu_8423_p3 i_state_d_i_type_5_fu_8431_p3 i_state_d_i_func7_6_fu_8439_p3 i_state_d_i_func7_5_fu_8447_p3 i_state_d_i_rs2_6_fu_5350_p3 i_state_d_i_rs2_5_fu_5358_p3 i_state_d_i_rs1_6_fu_5366_p3 i_state_d_i_rs1_5_fu_5374_p3 i_state_d_i_func3_6_fu_8455_p3 i_state_d_i_func3_5_fu_8463_p3 i_state_d_i_rd_6_fu_5382_p3 i_state_d_i_rd_5_fu_5390_p3 i_state_fetch_pc_6_fu_8471_p3 i_state_fetch_pc_5_fu_8479_p3 i_state_is_full_3_fu_8487_p2 i_state_is_full_5_fu_8492_p2 i_state_is_full_2_fu_8498_p2 i_state_is_full_4_fu_8504_p2 xor_ln206_fu_5398_p2 or_ln206_fu_5404_p2 select_ln207_fu_5410_p3 issuing_hart_fu_5418_p3 i_to_e_d_i_has_no_dest_fu_5426_p3 xor_ln213_fu_5434_p2 select_ln208_fu_5440_p3 select_ln213_3_fu_5448_p3 xor_ln213_1_fu_5456_p2 or_ln207_fu_5462_p2 and_ln207_fu_5468_p2 cmp_i_i3425870_fu_8510_p3 empty_33_fu_8515_p3 conv_i29_i3415868_fu_5474_p3 i_to_e_d_i_rd_fu_8520_p3 i_hart_1_fu_9300_p2 i_destination_1_fu_9320_p2 i_to_e_d_i_rs1_fu_8540_p3 i_to_e_d_i_rs2_fu_8545_p3 sparsemux_65_5_32_1_1_U10 sparsemux_65_5_32_1_1_U11 i_to_e_rv1_fu_8822_p3 sparsemux_65_5_32_1_1_U12 sparsemux_65_5_32_1_1_U13 i_to_e_rv2_fu_9101_p3 i_to_e_fetch_pc_fu_9108_p3 i_to_e_d_i_func3_fu_9115_p3 i_to_e_d_i_func7_fu_9122_p3 i_to_e_d_i_type_fu_9129_p3 i_to_e_d_i_imm_fu_9136_p3 i_to_e_d_i_is_load_fu_9143_p3 i_to_e_d_i_is_store_fu_9150_p3 i_to_e_d_i_is_branch_fu_9157_p3 i_to_e_d_i_is_jalr_fu_9164_p3 i_to_e_d_i_is_jal_fu_9171_p3 i_to_e_d_i_is_ret_fu_9178_p3 i_to_e_d_i_is_lui_fu_9185_p3 i_to_e_d_i_is_r_type_fu_9192_p3 i_to_e_relative_pc_fu_9199_p3 or_ln207_1_fu_5482_p2 xor_ln207_fu_5488_p2 and_ln207_1_fu_5494_p2 and_ln208_fu_5500_p2 cmp_i_i3425869_fu_9206_p3 conv_i29_i3415867_fu_9211_p3 i_destination_1_fu_9320_p4 xor_ln208_1_fu_9222_p2 and_ln208_2_fu_9227_p2 or_ln208_fu_9232_p2 i_state_is_full_7_demorgan_fu_9237_p2 i_state_is_full_7_fu_9242_p2 i_state_is_full_9_fu_9248_p2 not_sel_tmp172_fu_9254_p2 i_state_is_full_6_fu_9260_p2 i_state_is_full_8_fu_9265_p2 sel_tmp192_fu_9271_p2 and_ln207_2_fu_9276_p2 or_ln208_1_fu_9281_p2 and_ln208_3_fu_9286_p2 sparsemux_7_2_1_1_1_U14 sparsemux_7_2_5_1_1_U15 empty_34_fu_9340_p2 i_to_e_hart_1_fu_9346_p3 i_to_e_fetch_pc_1_fu_9352_p3 i_to_e_d_i_rd_1_fu_9359_p3 i_to_e_d_i_func3_1_fu_9367_p3 i_to_e_d_i_rs2_1_fu_9374_p3 i_to_e_d_i_func7_1_fu_9381_p3 i_to_e_d_i_type_1_fu_9388_p3 i_to_e_d_i_imm_1_fu_9395_p3 i_to_e_d_i_is_load_1_fu_9402_p3 i_to_e_d_i_is_store_1_fu_9410_p3 i_to_e_d_i_is_branch_1_fu_9418_p3 i_to_e_d_i_is_jalr_1_fu_9426_p3 i_to_e_d_i_is_jal_1_fu_9433_p3 i_to_e_d_i_is_ret_1_fu_9441_p3 i_to_e_d_i_is_lui_1_fu_9449_p3 i_to_e_d_i_has_no_dest_1_fu_9457_p3 i_to_e_d_i_is_r_type_1_fu_9465_p3 i_to_e_rv1_1_fu_9472_p3 i_to_e_rv2_1_fu_9479_p3 i_to_e_relative_pc_1_fu_9486_p3 xor_ln115_fu_5506_p2 c_15_fu_5512_p2 xor_ln117_fu_5518_p2 c_16_fu_5524_p2 selected_hart_3_fu_5530_p2 is_selected_8_fu_5536_p2 select_ln184_fu_9494_p3 select_ln184_1_fu_9501_p3 select_ln184_2_fu_5542_p3 select_ln184_3_fu_5550_p3 select_ln184_4_fu_9508_p3 select_ln184_5_fu_9515_p3 select_ln184_6_fu_9522_p3 select_ln184_7_fu_9529_p3 select_ln184_8_fu_9536_p3 select_ln184_9_fu_9543_p3 select_ln184_10_fu_9550_p3 select_ln184_11_fu_9557_p3 select_ln184_12_fu_5558_p3 select_ln184_13_fu_5566_p3 select_ln184_14_fu_9564_p3 select_ln184_15_fu_9571_p3 select_ln184_16_fu_9578_p3 select_ln184_17_fu_9585_p3 select_ln184_18_fu_9592_p3 select_ln184_19_fu_9599_p3 select_ln184_20_fu_5574_p3 select_ln184_21_fu_5582_p3 select_ln184_22_fu_5590_p3 select_ln184_23_fu_5598_p3 select_ln184_24_fu_5606_p3 select_ln184_25_fu_5614_p3 select_ln184_26_fu_5622_p3 select_ln184_27_fu_5630_p3 select_ln184_28_fu_5638_p3 select_ln184_29_fu_5646_p3 select_ln184_30_fu_9606_p3 select_ln184_31_fu_9613_p3 select_ln184_32_fu_5654_p3 select_ln184_33_fu_5662_p3 select_ln184_34_fu_5670_p3 select_ln184_35_fu_5678_p3 select_ln184_36_fu_5686_p3 select_ln184_37_fu_5694_p3 xor_ln184_fu_5702_p2 e_state_relative_pc_1_fu_9620_p3 e_state_relative_pc_fu_9628_p3 e_state_d_i_is_r_type_4_fu_5708_p3 e_state_d_i_is_r_type_3_fu_5716_p3 e_state_d_i_has_no_dest_4_fu_9636_p3 e_state_d_i_has_no_dest_3_fu_9644_p3 e_state_d_i_is_lui_4_fu_9652_p3 e_state_d_i_is_lui_3_fu_9660_p3 e_state_d_i_is_ret_4_fu_9668_p3 e_state_d_i_is_ret_3_fu_9676_p3 e_state_d_i_is_jal_4_fu_9684_p3 e_state_d_i_is_jal_3_fu_9692_p3 e_state_d_i_is_jalr_4_fu_5724_p3 e_state_d_i_is_jalr_3_fu_5732_p3 e_state_d_i_is_branch_4_fu_9700_p3 e_state_d_i_is_branch_3_fu_9708_p3 e_state_d_i_is_store_4_fu_9716_p3 e_state_d_i_is_store_3_fu_9724_p3 e_state_d_i_is_load_4_fu_9732_p3 e_state_d_i_is_load_3_fu_9740_p3 e_state_d_i_imm_4_fu_5740_p3 e_state_d_i_imm_3_fu_5748_p3 e_state_d_i_type_4_fu_5756_p3 e_state_d_i_type_3_fu_5764_p3 e_state_d_i_func7_4_fu_5772_p3 e_state_d_i_func7_3_fu_5780_p3 e_state_d_i_rs2_4_fu_5788_p3 e_state_d_i_rs2_3_fu_5796_p3 e_state_d_i_func3_4_fu_5804_p3 e_state_d_i_func3_3_fu_5812_p3 e_state_d_i_rd_4_fu_9748_p3 e_state_d_i_rd_3_fu_9756_p3 e_state_fetch_pc_4_fu_5820_p3 e_state_fetch_pc_3_fu_5828_p3 e_state_rv2_4_fu_5836_p3 e_state_rv2_3_fu_5844_p3 e_state_rv1_4_fu_5852_p3 e_state_rv1_3_fu_5860_p3 or_ln184_fu_5868_p2 e_state_is_full_3_fu_5874_p2 or_ln184_1_fu_5880_p2 e_state_is_full_2_fu_5886_p2 executing_hart_fu_5892_p3 select_ln189_fu_5900_p3 select_ln42_fu_5908_p3 rv2_fu_5920_p3 func3_fu_5928_p3 icmp_ln24_fu_5936_p2 result_24_fu_9847_p14 result_24_fu_9847_p10 result_24_fu_9847_p8 result_24_fu_9847_p6 icmp_ln18_fu_5942_p2 result_24_fu_9847_p4 result_24_fu_9847_p2 icmp_ln8_fu_9790_p2 icmp_ln8_1_fu_9795_p2 icmp_ln8_2_fu_9800_p2 icmp_ln8_3_fu_9805_p2 icmp_ln8_4_fu_9810_p2 icmp_ln8_5_fu_9815_p2 icmp_ln8_6_fu_9820_p2 or_ln8_fu_9825_p2 sparsemux_15_6_1_1_1_U16 d_i_rs2_2_fu_5948_p3 d_i_imm_7_fu_5956_p3 d_i_is_r_type_1_fu_5964_p3 f7_6_fu_5988_p3 shift_2_fu_6004_p3 rv2_2_fu_6012_p3 result_25_fu_9949_p16 and_ln45_fu_9887_p2 result_2_fu_6020_p2 result_3_fu_6026_p2 result_25_fu_9949_p14 result_5_fu_6036_p2 result_6_fu_9897_p2 result_7_fu_9905_p2 result_25_fu_9949_p6 result_9_fu_6042_p2 result_10_fu_9917_p2 result_25_fu_9949_p4 result_25_fu_9949_p2 sparsemux_17_7_32_1_1_U17 pc_fu_6048_p3 d_i_type_1_fu_6056_p3 d_i_is_load_fu_9988_p3 d_i_is_jalr_fu_6064_p3 d_i_is_lui_1_fu_9995_p3 npc4_fu_10014_p2 result_15_fu_10024_p2 result_16_fu_10032_p2 result_26_fu_10104_p4 result_26_fu_10104_p10 icmp_ln78_fu_10054_p2 icmp_ln78_1_fu_10059_p2 icmp_ln78_2_fu_10064_p2 icmp_ln78_3_fu_10069_p2 sel_tmp482_fu_10074_p2 sel_tmp484_fu_10079_p2 sel_tmp485_fu_10084_p2 sparsemux_13_5_32_1_1_U18 j_b_target_pc_fu_6082_p2 add_ln121_fu_6092_p2 next_pc_fu_6108_p3 select_ln64_fu_10136_p3 and_ln64_fu_10143_p2 or_ln64_fu_10149_p2 select_ln63_fu_10154_p3 e_to_f_target_pc_fu_10161_p3 or_ln68_fu_10168_p2 e_to_m_is_ret_fu_10174_p3 icmp_ln71_fu_10181_p2 xor_ln70_fu_10186_p2 or_ln70_fu_10192_p2 e_state_is_target_fu_10198_p3 e_to_m_rd_fu_10206_p3 e_to_m_has_no_dest_fu_10213_p3 e_to_m_is_store_fu_10220_p3 select_ln98_fu_10234_p3 or_ln98_fu_10241_p2 or_ln98_1_fu_10246_p2 e_to_m_value_s_fu_10284_p8 xor_ln188_fu_6116_p2 and_ln188_fu_6122_p2 xor_ln189_fu_6128_p2 and_ln189_fu_6134_p2 or_ln189_fu_6140_p2 e_state_is_full_5_demorgan_fu_6146_p2 e_state_is_full_5_fu_6152_p2 e_state_is_full_7_fu_6158_p2 not_sel_tmp494_fu_6164_p2 e_state_is_full_4_fu_6170_p2 e_state_is_full_6_fu_6176_p2 or_ln134_fu_6182_p2 xor_ln134_fu_6188_p2 and_ln189_1_fu_6194_p2 or_ln189_1_fu_6200_p2 and_ln189_2_fu_10259_p2 and_ln189_3_fu_10264_p2 and_ln189_4_fu_10269_p2 sparsemux_9_3_32_1_1_U19 e_to_m_address_1_fu_10307_p3 sparsemux_7_2_1_1_1_U20 e_to_m_func3_1_fu_6206_p3 e_to_m_is_store_1_fu_10340_p3 e_to_m_is_load_1_fu_10346_p3 e_to_m_has_no_dest_1_fu_10352_p3 e_to_m_rd_1_fu_10359_p3 e_to_m_hart_1_fu_6214_p3 e_to_f_target_pc_2_fu_10366_p3 e_to_f_hart_fu_6222_p3 e_to_f_is_valid_fu_10372_p2 selected_hart_5_fu_6230_p2 c_17_fu_6236_p2 xor_ln80_2_fu_6242_p2 c_18_fu_6248_p2 selected_hart_4_fu_6254_p2 m_to_w_is_valid_1_fu_6260_p2 m_state_accessed_h_2_fu_6274_p2 select_ln140_fu_6280_p3 select_ln140_1_fu_6288_p3 select_ln140_2_fu_6296_p3 select_ln140_3_fu_6304_p3 select_ln140_4_fu_6312_p3 select_ln140_5_fu_6320_p3 select_ln140_6_fu_10377_p3 select_ln140_7_fu_10384_p3 select_ln140_8_fu_6328_p3 select_ln140_9_fu_6336_p3 select_ln140_10_fu_6344_p3 select_ln140_11_fu_6352_p3 select_ln140_12_fu_6360_p3 select_ln140_13_fu_6368_p3 select_ln140_14_fu_10391_p3 select_ln140_15_fu_10398_p3 select_ln140_16_fu_10405_p3 select_ln140_17_fu_10412_p3 xor_ln140_fu_6376_p2 m_state_accessed_h_4_fu_6382_p3 m_state_accessed_h_3_fu_6390_p3 m_state_value_4_fu_6398_p3 m_state_value_3_fu_6406_p3 m_state_address_4_fu_6414_p3 m_state_address_3_fu_6422_p3 m_state_is_ret_4_fu_10419_p3 m_state_is_ret_3_fu_10427_p3 m_state_func3_4_fu_6430_p3 m_state_func3_3_fu_6438_p3 m_state_is_store_4_fu_6446_p3 m_state_is_store_3_fu_6454_p3 m_state_is_load_4_fu_6462_p3 m_state_is_load_3_fu_6470_p3 m_state_has_no_dest_4_fu_10435_p3 m_state_has_no_dest_3_fu_10443_p3 m_state_rd_4_fu_10451_p3 m_state_rd_3_fu_10459_p3 or_ln140_fu_6478_p2 m_state_is_full_3_fu_6484_p2 or_ln140_1_fu_6490_p2 m_state_is_full_2_fu_6496_p2 xor_ln144_fu_6502_p2 or_ln144_fu_6508_p2 accessing_hart_fu_6514_p3 select_ln145_fu_6622_p3 xor_ln149_fu_6670_p2 m_state_is_full_9_fu_6676_p2 m_state_is_full_8_fu_6682_p2 hart_8_fu_6688_p3 is_load_fu_6696_p3 is_store_fu_6704_p3 select_ln72_fu_6712_p3 msize_fu_6734_p3 select_ln53_fu_6742_p3 shl_ln86_fu_6792_p2 shl_ln86_2_fu_6811_p2 shl_ln80_fu_6839_p2 shl_ln80_2_fu_6858_p2 icmp_ln32_fu_6901_p2 icmp_ln32_1_fu_6907_p2 icmp_ln32_2_fu_6913_p2 sparsemux_9_3_8_1_1_U21 h_fu_10799_p3 sparsemux_13_3_32_1_1_U22 select_ln51_fu_10845_p3 select_ln51_1_fu_10851_p3 m_to_w_rd_1_fu_10873_p3 m_to_w_has_no_dest_1_fu_10880_p3 m_to_w_is_ret_1_fu_10887_p3 m_to_w_value_1_fu_10894_p3 is_selected_5_fu_6946_p2 select_ln118_2_fu_10939_p3 select_ln118_3_fu_10946_p3 select_ln118_4_fu_6952_p3 select_ln118_5_fu_6960_p3 select_ln118_6_fu_6968_p3 select_ln118_7_fu_6976_p3 select_ln118_8_fu_10953_p3 select_ln118_9_fu_10960_p3 xor_ln118_1_fu_6984_p2 w_state_is_ret_4_fu_10967_p3 w_state_is_ret_3_fu_10975_p3 w_state_has_no_dest_4_fu_6990_p3 w_state_has_no_dest_3_fu_6998_p3 w_state_rd_4_fu_7006_p3 w_state_rd_3_fu_7014_p3 w_state_value_4_fu_10983_p3 w_state_value_3_fu_10991_p3 or_ln118_2_fu_7022_p2 w_state_is_full_2_fu_7028_p2 or_ln118_3_fu_7034_p2 w_state_is_full_fu_7040_p2 is_writing_fu_7046_p2 writing_hart_fu_7052_p3 select_ln127_1_fu_7060_p3 xor_ln127_2_fu_10999_p2 is_unlock_fu_11004_p2 select_ln129_fu_7068_p3 w_destination_1_fu_11009_p3 w_hart_1_fu_11015_p3 xor_ln132_fu_11036_p2 w_state_is_full_5_fu_11041_p2 w_state_is_full_4_fu_7096_p2 reg_file_129_fu_11046_p3 select_ln46_fu_11373_p3 select_ln46_1_fu_11389_p3 icmp_ln46_fu_11396_p2 or_ln47_fu_11411_p2 or_ln47_1_fu_11415_p2 xor_ln92_fu_11448_p2 or_ln92_fu_11453_p2 and_ln92_fu_11458_p2 xor_ln94_fu_11464_p2 and_ln94_fu_11470_p2 and_ln96_fu_11476_p2 xor_ln96_fu_11482_p2 icmp_ln96_fu_11488_p2 or_ln96_fu_11494_p2 and_ln69_fu_7102_p2"
        }]
    },
    "Info": {
      "multihart_ip_Pipeline_VITIS_LOOP_193_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "multihart_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "multihart_ip_Pipeline_VITIS_LOOP_193_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.972"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_193_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "4204",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "8183",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "multihart_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.972"
        },
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "45",
          "FF": "4698",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "8675",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "16",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-08 17:17:20 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
