//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Thu Jul 25 11:09:03 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\polarfire_syn_comps.v "
// file 6 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\resetsycnc.v "
// file 7 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\masteraddressdecoder.v "
// file 8 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dependencechecker.v "
// file 9 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\bitscan0.v "
// file 10 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\transactioncontroller.v "
// file 11 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\mastercontrol.v "
// file 12 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\roundrobinarb.v "
// file 13 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v "
// file 14 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\addresscontroller.v "
// file 15 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\revision.v "
// file 16 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\derr_slave.v "
// file 17 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v "
// file 18 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v "
// file 19 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\rdfifodualport.v "
// file 20 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\readdatamux.v "
// file 21 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\requestqual.v "
// file 22 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\readdatacontroller.v "
// file 23 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\rdatacontroller.v "
// file 24 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\slavedatamuxcontroller.v "
// file 25 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\respcontroller.v "
// file 26 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\fifodualport.v "
// file 27 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\writedatamux.v "
// file 28 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\wdatacontroller.v "
// file 29 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4crossbar\axi4crossbar.v "
// file 30 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ahbl_ctrl.v "
// file 31 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\axi4_read_ctrl.v "
// file 32 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\axi4_write_ctrl.v "
// file 33 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ahb_sm.v "
// file 34 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v "
// file 35 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\bin2gray.v "
// file 36 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\cdc_graycodecounter.v "
// file 37 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\cdc_rdctrl.v "
// file 38 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\cdc_wrctrl.v "
// file 39 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v "
// file 40 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\cdc_fifo.v "
// file 41 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\mstrclockdomaincrossing.v "
// file 42 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v "
// file 43 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\hold_reg_ctrl.v "
// file 44 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_hold_reg_rd.v "
// file 45 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v "
// file 46 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_widthconvrd.v "
// file 47 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v "
// file 48 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo.v "
// file 49 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\byte2bit.v "
// file 50 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_readwidthconv.v "
// file 51 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_hold_reg_wr.v "
// file 52 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_widthconvwr.v "
// file 53 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_brespctrl.v "
// file 54 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_writewidthconv.v "
// file 55 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\downconverter.v "
// file 56 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v "
// file 57 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_bchannel.v "
// file 58 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchannel_slvrid_arb.v "
// file 59 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v "
// file 60 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v "
// file 61 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_downsizing.v "
// file 62 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchannel.v "
// file 63 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v "
// file 64 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v "
// file 65 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_writedatafifoctrl.v "
// file 66 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_upsizing.v "
// file 67 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchannel.v "
// file 68 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v "
// file 69 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\upconverter.v "
// file 70 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\mstrdatawidthconv.v "
// file 71 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\mstrprotocolconverter.v "
// file 72 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v "
// file 73 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\registerslice.v "
// file 74 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v "
// file 75 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvclockdomaincrossing.v "
// file 76 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvdatawidthconverter.v "
// file 77 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvaxi4id.v "
// file 78 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v "
// file 79 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v "
// file 80 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protocolconv.v "
// file 81 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvprotocolconverter.v "
// file 82 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v "
// file 83 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v "
// file 84 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\work\coreaxi4interconnect_c0\coreaxi4interconnect_c0.v "
// file 85 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\hdl\mask532.v "
// file 86 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\hdl\mask_axi532.v "
// file 87 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\hdl\master_axi.v "
// file 88 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\work\axi_lite_tut\axi_lite_tut.v "
// file 89 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\component\mss_syn_comps.v "
// file 90 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 91 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\designer\axi_lite_tut\synthesis.fdc "
// file 92 "\c:\users\user\onedrive\desktop\microship_ece552\introduction_tut\smartdesigncanvas\tutorial\synthesis\synwork\axi_lite_tut_prem_autocp.sdc "
// file 93 "\c:/users/user/onedrive/desktop/microship_ece552/introduction_tut/smartdesigncanvas/tutorial/synthesis/synwork/axi_lite_tut_prem_autocp.sdc "

`timescale 100 ps/100 ps
module caxi4interconnect_RegSliceFull_65s_0_1_3_2 (
  slaveAWADDR,
  sr_dwc_slaveAWADDR,
  sr_dwc_slaveAWBURST_0,
  slaveAWBURST_0,
  currState_0,
  sr_dwc_slaveAWREADY,
  slaveAWVALID_i,
  slaveAWREADY,
  SLV_CLK,
  sysReset_arst
)
;
input [31:0] slaveAWADDR ;
output [31:0] sr_dwc_slaveAWADDR ;
output sr_dwc_slaveAWBURST_0 ;
input slaveAWBURST_0 ;
output currState_0 ;
input sr_dwc_slaveAWREADY ;
input slaveAWVALID_i ;
output slaveAWREADY ;
input SLV_CLK ;
input sysReset_arst ;
wire sr_dwc_slaveAWBURST_0 ;
wire slaveAWBURST_0 ;
wire currState_0 ;
wire sr_dwc_slaveAWREADY ;
wire slaveAWVALID_i ;
wire slaveAWREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire [0:0] nextState;
wire [62:18] holdDat_Z;
wire [62:18] sDat_18_Z;
wire VCC ;
wire d_sValid ;
wire GND ;
wire holdDat45_Z ;
wire N_162_i ;
wire N_138 ;
wire N_137 ;
wire N_136 ;
wire N_135 ;
// @72:185
  SLE \currState[1]  (
	.Q(currState_0),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(slaveAWREADY),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[18]  (
	.Q(holdDat_Z[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWBURST_0),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[18]  (
	.Q(sr_dwc_slaveAWBURST_0),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[18]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[40]  (
	.Q(sr_dwc_slaveAWADDR[9]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[40]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[39]  (
	.Q(sr_dwc_slaveAWADDR[8]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[39]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[38]  (
	.Q(sr_dwc_slaveAWADDR[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[38]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[37]  (
	.Q(sr_dwc_slaveAWADDR[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[37]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[36]  (
	.Q(sr_dwc_slaveAWADDR[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[36]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[35]  (
	.Q(sr_dwc_slaveAWADDR[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[35]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[34]  (
	.Q(sr_dwc_slaveAWADDR[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[34]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[33]  (
	.Q(sr_dwc_slaveAWADDR[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[33]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[32]  (
	.Q(sr_dwc_slaveAWADDR[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[32]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[31]  (
	.Q(sr_dwc_slaveAWADDR[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[31]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[55]  (
	.Q(sr_dwc_slaveAWADDR[24]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[55]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[54]  (
	.Q(sr_dwc_slaveAWADDR[23]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[54]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[53]  (
	.Q(sr_dwc_slaveAWADDR[22]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[53]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[52]  (
	.Q(sr_dwc_slaveAWADDR[21]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[52]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[51]  (
	.Q(sr_dwc_slaveAWADDR[20]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[51]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[50]  (
	.Q(sr_dwc_slaveAWADDR[19]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[50]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[49]  (
	.Q(sr_dwc_slaveAWADDR[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[49]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[48]  (
	.Q(sr_dwc_slaveAWADDR[17]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[48]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[47]  (
	.Q(sr_dwc_slaveAWADDR[16]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[47]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[46]  (
	.Q(sr_dwc_slaveAWADDR[15]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[46]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[45]  (
	.Q(sr_dwc_slaveAWADDR[14]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[45]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[44]  (
	.Q(sr_dwc_slaveAWADDR[13]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[44]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[43]  (
	.Q(sr_dwc_slaveAWADDR[12]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[43]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[42]  (
	.Q(sr_dwc_slaveAWADDR[11]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[42]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[41]  (
	.Q(sr_dwc_slaveAWADDR[10]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[41]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[38]  (
	.Q(holdDat_Z[38]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[7]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[37]  (
	.Q(holdDat_Z[37]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[6]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[36]  (
	.Q(holdDat_Z[36]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[5]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[35]  (
	.Q(holdDat_Z[35]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[4]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[34]  (
	.Q(holdDat_Z[34]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[3]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[33]  (
	.Q(holdDat_Z[33]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[2]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[32]  (
	.Q(holdDat_Z[32]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[1]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[31]  (
	.Q(holdDat_Z[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[0]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[62]  (
	.Q(sr_dwc_slaveAWADDR[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[62]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[61]  (
	.Q(sr_dwc_slaveAWADDR[30]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[61]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[60]  (
	.Q(sr_dwc_slaveAWADDR[29]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[60]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[59]  (
	.Q(sr_dwc_slaveAWADDR[28]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[59]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[58]  (
	.Q(sr_dwc_slaveAWADDR[27]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[58]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[57]  (
	.Q(sr_dwc_slaveAWADDR[26]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[57]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[56]  (
	.Q(sr_dwc_slaveAWADDR[25]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[56]),
	.EN(N_162_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[53]  (
	.Q(holdDat_Z[53]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[22]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[52]  (
	.Q(holdDat_Z[52]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[21]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[51]  (
	.Q(holdDat_Z[51]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[20]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[50]  (
	.Q(holdDat_Z[50]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[19]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[49]  (
	.Q(holdDat_Z[49]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[18]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[48]  (
	.Q(holdDat_Z[48]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[17]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[47]  (
	.Q(holdDat_Z[47]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[16]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[46]  (
	.Q(holdDat_Z[46]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[15]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[45]  (
	.Q(holdDat_Z[45]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[14]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[44]  (
	.Q(holdDat_Z[44]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[13]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[43]  (
	.Q(holdDat_Z[43]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[12]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[42]  (
	.Q(holdDat_Z[42]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[11]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[41]  (
	.Q(holdDat_Z[41]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[10]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[40]  (
	.Q(holdDat_Z[40]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[9]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[39]  (
	.Q(holdDat_Z[39]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[8]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[62]  (
	.Q(holdDat_Z[62]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[31]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[61]  (
	.Q(holdDat_Z[61]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[30]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[60]  (
	.Q(holdDat_Z[60]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[29]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[59]  (
	.Q(holdDat_Z[59]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[28]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[58]  (
	.Q(holdDat_Z[58]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[27]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[57]  (
	.Q(holdDat_Z[57]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[26]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[56]  (
	.Q(holdDat_Z[56]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[25]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[55]  (
	.Q(holdDat_Z[55]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[24]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[54]  (
	.Q(holdDat_Z[54]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveAWADDR[23]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:72
  CFG2 holdDat45 (
	.A(slaveAWREADY),
	.B(slaveAWVALID_i),
	.Y(holdDat45_Z)
);
defparam holdDat45.INIT=4'h8;
// @72:86
  CFG3 \sDat_18[62]  (
	.A(slaveAWADDR[31]),
	.B(holdDat_Z[62]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[62])
);
defparam \sDat_18[62] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[61]  (
	.A(slaveAWADDR[30]),
	.B(holdDat_Z[61]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[61])
);
defparam \sDat_18[61] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[60]  (
	.A(slaveAWADDR[29]),
	.B(holdDat_Z[60]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[60])
);
defparam \sDat_18[60] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[59]  (
	.A(slaveAWADDR[28]),
	.B(holdDat_Z[59]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[59])
);
defparam \sDat_18[59] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[58]  (
	.A(slaveAWADDR[27]),
	.B(holdDat_Z[58]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[58])
);
defparam \sDat_18[58] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[57]  (
	.A(slaveAWADDR[26]),
	.B(holdDat_Z[57]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[57])
);
defparam \sDat_18[57] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[56]  (
	.A(slaveAWADDR[25]),
	.B(holdDat_Z[56]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[56])
);
defparam \sDat_18[56] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[55]  (
	.A(slaveAWADDR[24]),
	.B(holdDat_Z[55]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[55])
);
defparam \sDat_18[55] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[54]  (
	.A(slaveAWADDR[23]),
	.B(holdDat_Z[54]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[54])
);
defparam \sDat_18[54] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[53]  (
	.A(slaveAWADDR[22]),
	.B(holdDat_Z[53]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[53])
);
defparam \sDat_18[53] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[52]  (
	.A(slaveAWADDR[21]),
	.B(holdDat_Z[52]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[52])
);
defparam \sDat_18[52] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[51]  (
	.A(slaveAWADDR[20]),
	.B(holdDat_Z[51]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[51])
);
defparam \sDat_18[51] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[50]  (
	.A(slaveAWADDR[19]),
	.B(holdDat_Z[50]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[50])
);
defparam \sDat_18[50] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[49]  (
	.A(slaveAWADDR[18]),
	.B(holdDat_Z[49]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[49])
);
defparam \sDat_18[49] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[48]  (
	.A(slaveAWADDR[17]),
	.B(holdDat_Z[48]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[48])
);
defparam \sDat_18[48] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[47]  (
	.A(slaveAWADDR[16]),
	.B(holdDat_Z[47]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[47])
);
defparam \sDat_18[47] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[46]  (
	.A(slaveAWADDR[15]),
	.B(holdDat_Z[46]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[46])
);
defparam \sDat_18[46] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[45]  (
	.A(slaveAWADDR[14]),
	.B(holdDat_Z[45]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[45])
);
defparam \sDat_18[45] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[44]  (
	.A(slaveAWADDR[13]),
	.B(holdDat_Z[44]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[44])
);
defparam \sDat_18[44] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[43]  (
	.A(slaveAWADDR[12]),
	.B(holdDat_Z[43]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[43])
);
defparam \sDat_18[43] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[42]  (
	.A(slaveAWADDR[11]),
	.B(holdDat_Z[42]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[42])
);
defparam \sDat_18[42] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[41]  (
	.A(slaveAWADDR[10]),
	.B(holdDat_Z[41]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[41])
);
defparam \sDat_18[41] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[40]  (
	.A(slaveAWADDR[9]),
	.B(holdDat_Z[40]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[40])
);
defparam \sDat_18[40] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[39]  (
	.A(slaveAWADDR[8]),
	.B(holdDat_Z[39]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[39])
);
defparam \sDat_18[39] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[38]  (
	.A(slaveAWADDR[7]),
	.B(holdDat_Z[38]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[38])
);
defparam \sDat_18[38] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[37]  (
	.A(slaveAWADDR[6]),
	.B(holdDat_Z[37]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[37])
);
defparam \sDat_18[37] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[36]  (
	.A(slaveAWADDR[5]),
	.B(holdDat_Z[36]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[36])
);
defparam \sDat_18[36] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[35]  (
	.A(slaveAWADDR[4]),
	.B(holdDat_Z[35]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[35])
);
defparam \sDat_18[35] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[34]  (
	.A(slaveAWADDR[3]),
	.B(holdDat_Z[34]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[34])
);
defparam \sDat_18[34] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[33]  (
	.A(slaveAWADDR[2]),
	.B(holdDat_Z[33]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[33])
);
defparam \sDat_18[33] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[32]  (
	.A(slaveAWADDR[1]),
	.B(holdDat_Z[32]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[32])
);
defparam \sDat_18[32] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[31]  (
	.A(slaveAWADDR[0]),
	.B(holdDat_Z[31]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[31])
);
defparam \sDat_18[31] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[18]  (
	.A(slaveAWBURST_0),
	.B(holdDat_Z[18]),
	.C(slaveAWREADY),
	.Y(sDat_18_Z[18])
);
defparam \sDat_18[18] .INIT=8'hAC;
// @72:106
  CFG4 \nextState_0[0]  (
	.A(slaveAWREADY),
	.B(sr_dwc_slaveAWREADY),
	.C(slaveAWVALID_i),
	.D(currState_0),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hCEFF;
// @72:185
  CFG4 \currState_ns_0[1]  (
	.A(slaveAWREADY),
	.B(sr_dwc_slaveAWREADY),
	.C(slaveAWVALID_i),
	.D(currState_0),
	.Y(d_sValid)
);
defparam \currState_ns_0[1] .INIT=16'hF7A0;
// @72:80
  CFG4 \currState_RNII5ITK[1]  (
	.A(slaveAWREADY),
	.B(sr_dwc_slaveAWREADY),
	.C(slaveAWVALID_i),
	.D(currState_0),
	.Y(N_162_i)
);
defparam \currState_RNII5ITK[1] .INIT=16'hC4A0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_65s_0_1_3_2 */

module caxi4interconnect_RegSliceFull_65s_0_1_3_0 (
  slaveARADDR,
  sr_dwc_slaveARADDR,
  slaveARBURST_0,
  sr_dwc_slaveARBURST_0,
  sr_dwc_slaveARREADY,
  slaveARVALID_i,
  slaveARREADY,
  SLV_CLK,
  sysReset_arst,
  sr_dwc_slaveARVALID
)
;
input [31:0] slaveARADDR ;
output [31:0] sr_dwc_slaveARADDR ;
input slaveARBURST_0 ;
output sr_dwc_slaveARBURST_0 ;
input sr_dwc_slaveARREADY ;
input slaveARVALID_i ;
output slaveARREADY ;
input SLV_CLK ;
input sysReset_arst ;
output sr_dwc_slaveARVALID ;
wire slaveARBURST_0 ;
wire sr_dwc_slaveARBURST_0 ;
wire sr_dwc_slaveARREADY ;
wire slaveARVALID_i ;
wire slaveARREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire sr_dwc_slaveARVALID ;
wire [0:0] nextState;
wire [62:18] sDat_18_Z;
wire [62:18] holdDat_Z;
wire VCC ;
wire d_sValid ;
wire GND ;
wire N_128_i ;
wire holdDat45_Z ;
wire N_104 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
// @72:185
  SLE \currState[1]  (
	.Q(sr_dwc_slaveARVALID),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(slaveARREADY),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[18]  (
	.Q(sr_dwc_slaveARBURST_0),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[18]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[18]  (
	.Q(holdDat_Z[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARBURST_0),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[44]  (
	.Q(sr_dwc_slaveARADDR[13]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[44]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[43]  (
	.Q(sr_dwc_slaveARADDR[12]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[43]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[42]  (
	.Q(sr_dwc_slaveARADDR[11]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[42]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[41]  (
	.Q(sr_dwc_slaveARADDR[10]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[41]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[40]  (
	.Q(sr_dwc_slaveARADDR[9]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[40]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[39]  (
	.Q(sr_dwc_slaveARADDR[8]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[39]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[38]  (
	.Q(sr_dwc_slaveARADDR[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[38]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[37]  (
	.Q(sr_dwc_slaveARADDR[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[37]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[36]  (
	.Q(sr_dwc_slaveARADDR[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[36]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[35]  (
	.Q(sr_dwc_slaveARADDR[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[35]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[34]  (
	.Q(sr_dwc_slaveARADDR[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[34]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[33]  (
	.Q(sr_dwc_slaveARADDR[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[33]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[32]  (
	.Q(sr_dwc_slaveARADDR[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[32]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[31]  (
	.Q(sr_dwc_slaveARADDR[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[31]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[59]  (
	.Q(sr_dwc_slaveARADDR[28]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[59]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[58]  (
	.Q(sr_dwc_slaveARADDR[27]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[58]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[57]  (
	.Q(sr_dwc_slaveARADDR[26]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[57]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[56]  (
	.Q(sr_dwc_slaveARADDR[25]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[56]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[55]  (
	.Q(sr_dwc_slaveARADDR[24]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[55]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[54]  (
	.Q(sr_dwc_slaveARADDR[23]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[54]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[53]  (
	.Q(sr_dwc_slaveARADDR[22]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[53]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[52]  (
	.Q(sr_dwc_slaveARADDR[21]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[52]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[51]  (
	.Q(sr_dwc_slaveARADDR[20]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[51]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[50]  (
	.Q(sr_dwc_slaveARADDR[19]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[50]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[49]  (
	.Q(sr_dwc_slaveARADDR[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[49]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[48]  (
	.Q(sr_dwc_slaveARADDR[17]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[48]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[47]  (
	.Q(sr_dwc_slaveARADDR[16]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[47]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[46]  (
	.Q(sr_dwc_slaveARADDR[15]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[46]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[45]  (
	.Q(sr_dwc_slaveARADDR[14]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[45]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[42]  (
	.Q(holdDat_Z[42]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[11]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[41]  (
	.Q(holdDat_Z[41]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[10]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[40]  (
	.Q(holdDat_Z[40]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[9]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[39]  (
	.Q(holdDat_Z[39]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[8]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[38]  (
	.Q(holdDat_Z[38]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[7]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[37]  (
	.Q(holdDat_Z[37]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[6]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[36]  (
	.Q(holdDat_Z[36]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[5]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[35]  (
	.Q(holdDat_Z[35]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[4]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[34]  (
	.Q(holdDat_Z[34]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[3]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[33]  (
	.Q(holdDat_Z[33]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[2]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[32]  (
	.Q(holdDat_Z[32]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[1]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[31]  (
	.Q(holdDat_Z[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[0]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[62]  (
	.Q(sr_dwc_slaveARADDR[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[62]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[61]  (
	.Q(sr_dwc_slaveARADDR[30]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[61]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[60]  (
	.Q(sr_dwc_slaveARADDR[29]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_18_Z[60]),
	.EN(N_128_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[57]  (
	.Q(holdDat_Z[57]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[26]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[56]  (
	.Q(holdDat_Z[56]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[25]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[55]  (
	.Q(holdDat_Z[55]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[24]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[54]  (
	.Q(holdDat_Z[54]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[23]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[53]  (
	.Q(holdDat_Z[53]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[22]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[52]  (
	.Q(holdDat_Z[52]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[21]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[51]  (
	.Q(holdDat_Z[51]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[20]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[50]  (
	.Q(holdDat_Z[50]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[19]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[49]  (
	.Q(holdDat_Z[49]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[18]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[48]  (
	.Q(holdDat_Z[48]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[17]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[47]  (
	.Q(holdDat_Z[47]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[16]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[46]  (
	.Q(holdDat_Z[46]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[15]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[45]  (
	.Q(holdDat_Z[45]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[14]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[44]  (
	.Q(holdDat_Z[44]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[13]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[43]  (
	.Q(holdDat_Z[43]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[12]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[62]  (
	.Q(holdDat_Z[62]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[31]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[61]  (
	.Q(holdDat_Z[61]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[30]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[60]  (
	.Q(holdDat_Z[60]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[29]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[59]  (
	.Q(holdDat_Z[59]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[28]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[58]  (
	.Q(holdDat_Z[58]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveARADDR[27]),
	.EN(holdDat45_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:72
  CFG2 holdDat45 (
	.A(slaveARREADY),
	.B(slaveARVALID_i),
	.Y(holdDat45_Z)
);
defparam holdDat45.INIT=4'h8;
// @72:86
  CFG3 \sDat_18[62]  (
	.A(slaveARADDR[31]),
	.B(holdDat_Z[62]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[62])
);
defparam \sDat_18[62] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[61]  (
	.A(slaveARADDR[30]),
	.B(holdDat_Z[61]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[61])
);
defparam \sDat_18[61] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[60]  (
	.A(slaveARADDR[29]),
	.B(holdDat_Z[60]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[60])
);
defparam \sDat_18[60] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[59]  (
	.A(slaveARADDR[28]),
	.B(holdDat_Z[59]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[59])
);
defparam \sDat_18[59] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[58]  (
	.A(slaveARADDR[27]),
	.B(holdDat_Z[58]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[58])
);
defparam \sDat_18[58] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[57]  (
	.A(slaveARADDR[26]),
	.B(holdDat_Z[57]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[57])
);
defparam \sDat_18[57] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[56]  (
	.A(slaveARADDR[25]),
	.B(holdDat_Z[56]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[56])
);
defparam \sDat_18[56] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[55]  (
	.A(slaveARADDR[24]),
	.B(holdDat_Z[55]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[55])
);
defparam \sDat_18[55] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[54]  (
	.A(slaveARADDR[23]),
	.B(holdDat_Z[54]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[54])
);
defparam \sDat_18[54] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[53]  (
	.A(slaveARADDR[22]),
	.B(holdDat_Z[53]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[53])
);
defparam \sDat_18[53] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[52]  (
	.A(slaveARADDR[21]),
	.B(holdDat_Z[52]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[52])
);
defparam \sDat_18[52] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[51]  (
	.A(slaveARADDR[20]),
	.B(holdDat_Z[51]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[51])
);
defparam \sDat_18[51] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[50]  (
	.A(slaveARADDR[19]),
	.B(holdDat_Z[50]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[50])
);
defparam \sDat_18[50] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[49]  (
	.A(slaveARADDR[18]),
	.B(holdDat_Z[49]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[49])
);
defparam \sDat_18[49] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[48]  (
	.A(slaveARADDR[17]),
	.B(holdDat_Z[48]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[48])
);
defparam \sDat_18[48] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[47]  (
	.A(slaveARADDR[16]),
	.B(holdDat_Z[47]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[47])
);
defparam \sDat_18[47] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[46]  (
	.A(slaveARADDR[15]),
	.B(holdDat_Z[46]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[46])
);
defparam \sDat_18[46] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[45]  (
	.A(slaveARADDR[14]),
	.B(holdDat_Z[45]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[45])
);
defparam \sDat_18[45] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[44]  (
	.A(slaveARADDR[13]),
	.B(holdDat_Z[44]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[44])
);
defparam \sDat_18[44] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[43]  (
	.A(slaveARADDR[12]),
	.B(holdDat_Z[43]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[43])
);
defparam \sDat_18[43] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[42]  (
	.A(slaveARADDR[11]),
	.B(holdDat_Z[42]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[42])
);
defparam \sDat_18[42] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[41]  (
	.A(slaveARADDR[10]),
	.B(holdDat_Z[41]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[41])
);
defparam \sDat_18[41] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[40]  (
	.A(slaveARADDR[9]),
	.B(holdDat_Z[40]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[40])
);
defparam \sDat_18[40] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[39]  (
	.A(slaveARADDR[8]),
	.B(holdDat_Z[39]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[39])
);
defparam \sDat_18[39] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[38]  (
	.A(slaveARADDR[7]),
	.B(holdDat_Z[38]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[38])
);
defparam \sDat_18[38] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[37]  (
	.A(slaveARADDR[6]),
	.B(holdDat_Z[37]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[37])
);
defparam \sDat_18[37] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[36]  (
	.A(slaveARADDR[5]),
	.B(holdDat_Z[36]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[36])
);
defparam \sDat_18[36] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[35]  (
	.A(slaveARADDR[4]),
	.B(holdDat_Z[35]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[35])
);
defparam \sDat_18[35] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[34]  (
	.A(slaveARADDR[3]),
	.B(holdDat_Z[34]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[34])
);
defparam \sDat_18[34] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[33]  (
	.A(slaveARADDR[2]),
	.B(holdDat_Z[33]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[33])
);
defparam \sDat_18[33] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[32]  (
	.A(slaveARADDR[1]),
	.B(holdDat_Z[32]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[32])
);
defparam \sDat_18[32] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[31]  (
	.A(slaveARADDR[0]),
	.B(holdDat_Z[31]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[31])
);
defparam \sDat_18[31] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_18[18]  (
	.A(slaveARBURST_0),
	.B(holdDat_Z[18]),
	.C(slaveARREADY),
	.Y(sDat_18_Z[18])
);
defparam \sDat_18[18] .INIT=8'hAC;
// @72:106
  CFG4 \nextState_0[0]  (
	.A(slaveARREADY),
	.B(sr_dwc_slaveARREADY),
	.C(slaveARVALID_i),
	.D(sr_dwc_slaveARVALID),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hCEFF;
// @72:185
  CFG4 \currState_ns_0[1]  (
	.A(slaveARREADY),
	.B(sr_dwc_slaveARREADY),
	.C(slaveARVALID_i),
	.D(sr_dwc_slaveARVALID),
	.Y(d_sValid)
);
defparam \currState_ns_0[1] .INIT=16'hF7A0;
// @72:80
  CFG4 \currState_RNIAF7QJ[1]  (
	.A(slaveARREADY),
	.B(sr_dwc_slaveARREADY),
	.C(slaveARVALID_i),
	.D(sr_dwc_slaveARVALID),
	.Y(N_128_i)
);
defparam \currState_RNIAF7QJ[1] .INIT=16'hC4A0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_65s_0_1_3_0 */

module caxi4interconnect_RegSliceFull_38s_0_1_3_2 (
  slaveRDATA,
  sr_dwc_slaveRDATA,
  slaveRREADY_i,
  sr_dwc_slaveRVALID,
  sr_dwc_slaveRREADY,
  SLV_CLK,
  sysReset_arst,
  slaveRVALID
)
;
output [31:0] slaveRDATA ;
input [31:0] sr_dwc_slaveRDATA ;
input slaveRREADY_i ;
input sr_dwc_slaveRVALID ;
output sr_dwc_slaveRREADY ;
input SLV_CLK ;
input sysReset_arst ;
output slaveRVALID ;
wire slaveRREADY_i ;
wire sr_dwc_slaveRVALID ;
wire sr_dwc_slaveRREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire slaveRVALID ;
wire [0:0] nextState;
wire [35:4] holdDat_Z;
wire [35:4] sDat_22_Z;
wire VCC ;
wire d_sValid ;
wire GND ;
wire holdDat55_Z ;
wire N_94_i ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_43 ;
wire N_40 ;
// @72:185
  SLE \currState[1]  (
	.Q(slaveRVALID),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(sr_dwc_slaveRREADY),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[14]  (
	.Q(holdDat_Z[14]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[10]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[13]  (
	.Q(holdDat_Z[13]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[9]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[12]  (
	.Q(holdDat_Z[12]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[8]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[11]  (
	.Q(holdDat_Z[11]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[7]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[10]  (
	.Q(holdDat_Z[10]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[6]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[9]  (
	.Q(holdDat_Z[9]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[5]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[8]  (
	.Q(holdDat_Z[8]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[4]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[7]  (
	.Q(holdDat_Z[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[3]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[6]  (
	.Q(holdDat_Z[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[2]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[5]  (
	.Q(holdDat_Z[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[1]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[4]  (
	.Q(holdDat_Z[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[0]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[29]  (
	.Q(holdDat_Z[29]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[25]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[28]  (
	.Q(holdDat_Z[28]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[24]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[27]  (
	.Q(holdDat_Z[27]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[23]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[26]  (
	.Q(holdDat_Z[26]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[22]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[25]  (
	.Q(holdDat_Z[25]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[21]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[24]  (
	.Q(holdDat_Z[24]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[20]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[23]  (
	.Q(holdDat_Z[23]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[19]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[22]  (
	.Q(holdDat_Z[22]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[18]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[21]  (
	.Q(holdDat_Z[21]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[17]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[20]  (
	.Q(holdDat_Z[20]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[16]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[19]  (
	.Q(holdDat_Z[19]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[15]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[18]  (
	.Q(holdDat_Z[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[14]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[17]  (
	.Q(holdDat_Z[17]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[13]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[16]  (
	.Q(holdDat_Z[16]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[12]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[15]  (
	.Q(holdDat_Z[15]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[11]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[12]  (
	.Q(slaveRDATA[8]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[12]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[11]  (
	.Q(slaveRDATA[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[11]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[10]  (
	.Q(slaveRDATA[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[10]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[9]  (
	.Q(slaveRDATA[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[9]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[8]  (
	.Q(slaveRDATA[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[8]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[7]  (
	.Q(slaveRDATA[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[7]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[6]  (
	.Q(slaveRDATA[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[6]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[5]  (
	.Q(slaveRDATA[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[5]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[4]  (
	.Q(slaveRDATA[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[4]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[35]  (
	.Q(holdDat_Z[35]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[31]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[34]  (
	.Q(holdDat_Z[34]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[30]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[33]  (
	.Q(holdDat_Z[33]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[29]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[32]  (
	.Q(holdDat_Z[32]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[28]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[31]  (
	.Q(holdDat_Z[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[27]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[30]  (
	.Q(holdDat_Z[30]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveRDATA[26]),
	.EN(holdDat55_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[27]  (
	.Q(slaveRDATA[23]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[27]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[26]  (
	.Q(slaveRDATA[22]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[26]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[25]  (
	.Q(slaveRDATA[21]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[25]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[24]  (
	.Q(slaveRDATA[20]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[24]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[23]  (
	.Q(slaveRDATA[19]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[23]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[22]  (
	.Q(slaveRDATA[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[22]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[21]  (
	.Q(slaveRDATA[17]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[21]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[20]  (
	.Q(slaveRDATA[16]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[20]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[19]  (
	.Q(slaveRDATA[15]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[19]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[18]  (
	.Q(slaveRDATA[14]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[18]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[17]  (
	.Q(slaveRDATA[13]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[17]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[16]  (
	.Q(slaveRDATA[12]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[16]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[15]  (
	.Q(slaveRDATA[11]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[15]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[14]  (
	.Q(slaveRDATA[10]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[14]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[13]  (
	.Q(slaveRDATA[9]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[13]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[35]  (
	.Q(slaveRDATA[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[35]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[34]  (
	.Q(slaveRDATA[30]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[34]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[33]  (
	.Q(slaveRDATA[29]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[33]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[32]  (
	.Q(slaveRDATA[28]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[32]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[31]  (
	.Q(slaveRDATA[27]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[31]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[30]  (
	.Q(slaveRDATA[26]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[30]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[29]  (
	.Q(slaveRDATA[25]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[29]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[28]  (
	.Q(slaveRDATA[24]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_22_Z[28]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:72
  CFG2 holdDat55 (
	.A(sr_dwc_slaveRVALID),
	.B(sr_dwc_slaveRREADY),
	.Y(holdDat55_Z)
);
defparam holdDat55.INIT=4'h8;
// @72:86
  CFG3 \sDat_22[7]  (
	.A(sr_dwc_slaveRDATA[3]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[7]),
	.Y(sDat_22_Z[7])
);
defparam \sDat_22[7] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[8]  (
	.A(sr_dwc_slaveRDATA[4]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[8]),
	.Y(sDat_22_Z[8])
);
defparam \sDat_22[8] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[9]  (
	.A(sr_dwc_slaveRDATA[5]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[9]),
	.Y(sDat_22_Z[9])
);
defparam \sDat_22[9] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[10]  (
	.A(sr_dwc_slaveRDATA[6]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[10]),
	.Y(sDat_22_Z[10])
);
defparam \sDat_22[10] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[11]  (
	.A(sr_dwc_slaveRDATA[7]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[11]),
	.Y(sDat_22_Z[11])
);
defparam \sDat_22[11] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[12]  (
	.A(sr_dwc_slaveRDATA[8]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[12]),
	.Y(sDat_22_Z[12])
);
defparam \sDat_22[12] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[35]  (
	.A(sr_dwc_slaveRDATA[31]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[35]),
	.Y(sDat_22_Z[35])
);
defparam \sDat_22[35] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[34]  (
	.A(sr_dwc_slaveRDATA[30]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[34]),
	.Y(sDat_22_Z[34])
);
defparam \sDat_22[34] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[33]  (
	.A(sr_dwc_slaveRDATA[29]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[33]),
	.Y(sDat_22_Z[33])
);
defparam \sDat_22[33] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[32]  (
	.A(sr_dwc_slaveRDATA[28]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[32]),
	.Y(sDat_22_Z[32])
);
defparam \sDat_22[32] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[31]  (
	.A(sr_dwc_slaveRDATA[27]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[31]),
	.Y(sDat_22_Z[31])
);
defparam \sDat_22[31] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[30]  (
	.A(sr_dwc_slaveRDATA[26]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[30]),
	.Y(sDat_22_Z[30])
);
defparam \sDat_22[30] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[29]  (
	.A(sr_dwc_slaveRDATA[25]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[29]),
	.Y(sDat_22_Z[29])
);
defparam \sDat_22[29] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[28]  (
	.A(sr_dwc_slaveRDATA[24]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[28]),
	.Y(sDat_22_Z[28])
);
defparam \sDat_22[28] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[27]  (
	.A(sr_dwc_slaveRDATA[23]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[27]),
	.Y(sDat_22_Z[27])
);
defparam \sDat_22[27] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[26]  (
	.A(sr_dwc_slaveRDATA[22]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[26]),
	.Y(sDat_22_Z[26])
);
defparam \sDat_22[26] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[25]  (
	.A(sr_dwc_slaveRDATA[21]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[25]),
	.Y(sDat_22_Z[25])
);
defparam \sDat_22[25] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[24]  (
	.A(sr_dwc_slaveRDATA[20]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[24]),
	.Y(sDat_22_Z[24])
);
defparam \sDat_22[24] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[23]  (
	.A(sr_dwc_slaveRDATA[19]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[23]),
	.Y(sDat_22_Z[23])
);
defparam \sDat_22[23] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[22]  (
	.A(sr_dwc_slaveRDATA[18]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[22]),
	.Y(sDat_22_Z[22])
);
defparam \sDat_22[22] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[21]  (
	.A(sr_dwc_slaveRDATA[17]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[21]),
	.Y(sDat_22_Z[21])
);
defparam \sDat_22[21] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[20]  (
	.A(sr_dwc_slaveRDATA[16]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[20]),
	.Y(sDat_22_Z[20])
);
defparam \sDat_22[20] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[19]  (
	.A(sr_dwc_slaveRDATA[15]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[19]),
	.Y(sDat_22_Z[19])
);
defparam \sDat_22[19] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[18]  (
	.A(sr_dwc_slaveRDATA[14]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[18]),
	.Y(sDat_22_Z[18])
);
defparam \sDat_22[18] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[17]  (
	.A(sr_dwc_slaveRDATA[13]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[17]),
	.Y(sDat_22_Z[17])
);
defparam \sDat_22[17] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[16]  (
	.A(sr_dwc_slaveRDATA[12]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[16]),
	.Y(sDat_22_Z[16])
);
defparam \sDat_22[16] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[15]  (
	.A(sr_dwc_slaveRDATA[11]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[15]),
	.Y(sDat_22_Z[15])
);
defparam \sDat_22[15] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[14]  (
	.A(sr_dwc_slaveRDATA[10]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[14]),
	.Y(sDat_22_Z[14])
);
defparam \sDat_22[14] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[13]  (
	.A(sr_dwc_slaveRDATA[9]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[13]),
	.Y(sDat_22_Z[13])
);
defparam \sDat_22[13] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[6]  (
	.A(sr_dwc_slaveRDATA[2]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[6]),
	.Y(sDat_22_Z[6])
);
defparam \sDat_22[6] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[5]  (
	.A(sr_dwc_slaveRDATA[1]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[5]),
	.Y(sDat_22_Z[5])
);
defparam \sDat_22[5] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_22[4]  (
	.A(sr_dwc_slaveRDATA[0]),
	.B(sr_dwc_slaveRREADY),
	.C(holdDat_Z[4]),
	.Y(sDat_22_Z[4])
);
defparam \sDat_22[4] .INIT=8'hB8;
// @72:185
  CFG4 \currState_ns_0[1]  (
	.A(sr_dwc_slaveRREADY),
	.B(slaveRREADY_i),
	.C(sr_dwc_slaveRVALID),
	.D(slaveRVALID),
	.Y(d_sValid)
);
defparam \currState_ns_0[1] .INIT=16'hF7A0;
// @72:106
  CFG4 \nextState_0[0]  (
	.A(sr_dwc_slaveRREADY),
	.B(slaveRREADY_i),
	.C(sr_dwc_slaveRVALID),
	.D(slaveRVALID),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hCEFF;
// @72:80
  CFG4 \currState_RNIAI2B4[1]  (
	.A(sr_dwc_slaveRREADY),
	.B(slaveRREADY_i),
	.C(sr_dwc_slaveRVALID),
	.D(slaveRVALID),
	.Y(N_94_i)
);
defparam \currState_RNIAI2B4[1] .INIT=16'hC4A0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_38s_0_1_3_2 */

module caxi4interconnect_RegSliceFull_40s_0_1_3_2 (
  slaveWDATA,
  sr_dwc_slaveWDATA,
  sr_dwc_slaveWREADY,
  slaveWVALID_i,
  slaveWREADY,
  SLV_CLK,
  sysReset_arst,
  sr_dwc_slaveWVALID
)
;
input [31:0] slaveWDATA ;
output [31:0] sr_dwc_slaveWDATA ;
input sr_dwc_slaveWREADY ;
input slaveWVALID_i ;
output slaveWREADY ;
input SLV_CLK ;
input sysReset_arst ;
output sr_dwc_slaveWVALID ;
wire sr_dwc_slaveWREADY ;
wire slaveWVALID_i ;
wire slaveWREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire sr_dwc_slaveWVALID ;
wire [0:0] nextState;
wire [37:6] sDat_26_Z;
wire [37:6] holdDat_Z;
wire VCC ;
wire d_sValid ;
wire GND ;
wire N_60_i ;
wire holdDat65_Z ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_48 ;
wire N_47 ;
// @72:185
  SLE \currState[1]  (
	.Q(sr_dwc_slaveWVALID),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(slaveWREADY),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[12]  (
	.Q(sr_dwc_slaveWDATA[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[12]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[11]  (
	.Q(sr_dwc_slaveWDATA[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[11]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[10]  (
	.Q(sr_dwc_slaveWDATA[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[10]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[9]  (
	.Q(sr_dwc_slaveWDATA[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[9]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[8]  (
	.Q(sr_dwc_slaveWDATA[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[8]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[7]  (
	.Q(sr_dwc_slaveWDATA[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[7]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[6]  (
	.Q(sr_dwc_slaveWDATA[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[6]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[27]  (
	.Q(sr_dwc_slaveWDATA[21]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[27]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[26]  (
	.Q(sr_dwc_slaveWDATA[20]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[26]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[25]  (
	.Q(sr_dwc_slaveWDATA[19]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[25]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[24]  (
	.Q(sr_dwc_slaveWDATA[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[24]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[23]  (
	.Q(sr_dwc_slaveWDATA[17]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[23]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[22]  (
	.Q(sr_dwc_slaveWDATA[16]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[22]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[21]  (
	.Q(sr_dwc_slaveWDATA[15]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[21]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[20]  (
	.Q(sr_dwc_slaveWDATA[14]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[20]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[19]  (
	.Q(sr_dwc_slaveWDATA[13]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[19]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[18]  (
	.Q(sr_dwc_slaveWDATA[12]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[18]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[17]  (
	.Q(sr_dwc_slaveWDATA[11]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[17]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[16]  (
	.Q(sr_dwc_slaveWDATA[10]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[16]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[15]  (
	.Q(sr_dwc_slaveWDATA[9]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[15]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[14]  (
	.Q(sr_dwc_slaveWDATA[8]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[14]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[13]  (
	.Q(sr_dwc_slaveWDATA[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[13]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[10]  (
	.Q(holdDat_Z[10]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[4]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[9]  (
	.Q(holdDat_Z[9]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[3]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[8]  (
	.Q(holdDat_Z[8]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[2]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[7]  (
	.Q(holdDat_Z[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[1]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[6]  (
	.Q(holdDat_Z[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[0]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[37]  (
	.Q(sr_dwc_slaveWDATA[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[37]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[36]  (
	.Q(sr_dwc_slaveWDATA[30]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[36]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[35]  (
	.Q(sr_dwc_slaveWDATA[29]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[35]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[34]  (
	.Q(sr_dwc_slaveWDATA[28]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[34]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[33]  (
	.Q(sr_dwc_slaveWDATA[27]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[33]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[32]  (
	.Q(sr_dwc_slaveWDATA[26]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[32]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[31]  (
	.Q(sr_dwc_slaveWDATA[25]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[31]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[30]  (
	.Q(sr_dwc_slaveWDATA[24]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[30]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[29]  (
	.Q(sr_dwc_slaveWDATA[23]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[29]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[28]  (
	.Q(sr_dwc_slaveWDATA[22]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sDat_26_Z[28]),
	.EN(N_60_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[25]  (
	.Q(holdDat_Z[25]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[19]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[24]  (
	.Q(holdDat_Z[24]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[18]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[23]  (
	.Q(holdDat_Z[23]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[17]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[22]  (
	.Q(holdDat_Z[22]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[16]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[21]  (
	.Q(holdDat_Z[21]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[15]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[20]  (
	.Q(holdDat_Z[20]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[14]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[19]  (
	.Q(holdDat_Z[19]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[13]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[18]  (
	.Q(holdDat_Z[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[12]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[17]  (
	.Q(holdDat_Z[17]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[11]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[16]  (
	.Q(holdDat_Z[16]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[10]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[15]  (
	.Q(holdDat_Z[15]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[9]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[14]  (
	.Q(holdDat_Z[14]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[8]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[13]  (
	.Q(holdDat_Z[13]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[7]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[12]  (
	.Q(holdDat_Z[12]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[6]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[11]  (
	.Q(holdDat_Z[11]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[5]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[37]  (
	.Q(holdDat_Z[37]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[31]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[36]  (
	.Q(holdDat_Z[36]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[30]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[35]  (
	.Q(holdDat_Z[35]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[29]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[34]  (
	.Q(holdDat_Z[34]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[28]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[33]  (
	.Q(holdDat_Z[33]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[27]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[32]  (
	.Q(holdDat_Z[32]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[26]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[31]  (
	.Q(holdDat_Z[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[25]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[30]  (
	.Q(holdDat_Z[30]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[24]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[29]  (
	.Q(holdDat_Z[29]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[23]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[28]  (
	.Q(holdDat_Z[28]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[22]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[27]  (
	.Q(holdDat_Z[27]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[21]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[26]  (
	.Q(holdDat_Z[26]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(slaveWDATA[20]),
	.EN(holdDat65_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:72
  CFG2 holdDat65 (
	.A(slaveWREADY),
	.B(slaveWVALID_i),
	.Y(holdDat65_Z)
);
defparam holdDat65.INIT=4'h8;
// @72:86
  CFG3 \sDat_26[37]  (
	.A(slaveWDATA[31]),
	.B(holdDat_Z[37]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[37])
);
defparam \sDat_26[37] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[36]  (
	.A(slaveWDATA[30]),
	.B(holdDat_Z[36]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[36])
);
defparam \sDat_26[36] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[35]  (
	.A(slaveWDATA[29]),
	.B(holdDat_Z[35]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[35])
);
defparam \sDat_26[35] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[34]  (
	.A(slaveWDATA[28]),
	.B(holdDat_Z[34]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[34])
);
defparam \sDat_26[34] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[33]  (
	.A(slaveWDATA[27]),
	.B(holdDat_Z[33]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[33])
);
defparam \sDat_26[33] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[32]  (
	.A(slaveWDATA[26]),
	.B(holdDat_Z[32]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[32])
);
defparam \sDat_26[32] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[31]  (
	.A(slaveWDATA[25]),
	.B(holdDat_Z[31]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[31])
);
defparam \sDat_26[31] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[30]  (
	.A(slaveWDATA[24]),
	.B(holdDat_Z[30]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[30])
);
defparam \sDat_26[30] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[29]  (
	.A(slaveWDATA[23]),
	.B(holdDat_Z[29]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[29])
);
defparam \sDat_26[29] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[28]  (
	.A(slaveWDATA[22]),
	.B(holdDat_Z[28]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[28])
);
defparam \sDat_26[28] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[27]  (
	.A(slaveWDATA[21]),
	.B(holdDat_Z[27]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[27])
);
defparam \sDat_26[27] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[26]  (
	.A(slaveWDATA[20]),
	.B(holdDat_Z[26]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[26])
);
defparam \sDat_26[26] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[25]  (
	.A(slaveWDATA[19]),
	.B(holdDat_Z[25]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[25])
);
defparam \sDat_26[25] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[24]  (
	.A(slaveWDATA[18]),
	.B(holdDat_Z[24]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[24])
);
defparam \sDat_26[24] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[23]  (
	.A(slaveWDATA[17]),
	.B(holdDat_Z[23]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[23])
);
defparam \sDat_26[23] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[22]  (
	.A(slaveWDATA[16]),
	.B(holdDat_Z[22]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[22])
);
defparam \sDat_26[22] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[21]  (
	.A(slaveWDATA[15]),
	.B(holdDat_Z[21]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[21])
);
defparam \sDat_26[21] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[20]  (
	.A(slaveWDATA[14]),
	.B(holdDat_Z[20]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[20])
);
defparam \sDat_26[20] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[19]  (
	.A(slaveWDATA[13]),
	.B(holdDat_Z[19]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[19])
);
defparam \sDat_26[19] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[18]  (
	.A(slaveWDATA[12]),
	.B(holdDat_Z[18]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[18])
);
defparam \sDat_26[18] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[17]  (
	.A(slaveWDATA[11]),
	.B(holdDat_Z[17]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[17])
);
defparam \sDat_26[17] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[16]  (
	.A(slaveWDATA[10]),
	.B(holdDat_Z[16]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[16])
);
defparam \sDat_26[16] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[15]  (
	.A(slaveWDATA[9]),
	.B(holdDat_Z[15]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[15])
);
defparam \sDat_26[15] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[14]  (
	.A(slaveWDATA[8]),
	.B(holdDat_Z[14]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[14])
);
defparam \sDat_26[14] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[13]  (
	.A(slaveWDATA[7]),
	.B(holdDat_Z[13]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[13])
);
defparam \sDat_26[13] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[12]  (
	.A(slaveWDATA[6]),
	.B(holdDat_Z[12]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[12])
);
defparam \sDat_26[12] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[11]  (
	.A(slaveWDATA[5]),
	.B(holdDat_Z[11]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[11])
);
defparam \sDat_26[11] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[10]  (
	.A(slaveWDATA[4]),
	.B(holdDat_Z[10]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[10])
);
defparam \sDat_26[10] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[9]  (
	.A(slaveWDATA[3]),
	.B(holdDat_Z[9]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[9])
);
defparam \sDat_26[9] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[8]  (
	.A(slaveWDATA[2]),
	.B(holdDat_Z[8]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[8])
);
defparam \sDat_26[8] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[7]  (
	.A(slaveWDATA[1]),
	.B(holdDat_Z[7]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[7])
);
defparam \sDat_26[7] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_26[6]  (
	.A(slaveWDATA[0]),
	.B(holdDat_Z[6]),
	.C(slaveWREADY),
	.Y(sDat_26_Z[6])
);
defparam \sDat_26[6] .INIT=8'hAC;
// @72:106
  CFG4 \nextState_0[0]  (
	.A(slaveWREADY),
	.B(sr_dwc_slaveWREADY),
	.C(slaveWVALID_i),
	.D(sr_dwc_slaveWVALID),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hCEFF;
// @72:185
  CFG4 \currState_ns_0[1]  (
	.A(slaveWREADY),
	.B(sr_dwc_slaveWREADY),
	.C(slaveWVALID_i),
	.D(sr_dwc_slaveWVALID),
	.Y(d_sValid)
);
defparam \currState_ns_0[1] .INIT=16'hF7A0;
// @72:80
  CFG4 \currState_RNIJIP3J[1]  (
	.A(slaveWREADY),
	.B(sr_dwc_slaveWREADY),
	.C(slaveWVALID_i),
	.D(sr_dwc_slaveWVALID),
	.Y(N_60_i)
);
defparam \currState_RNIJIP3J[1] .INIT=16'hC4A0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_40s_0_1_3_2 */

module caxi4interconnect_RegSliceFull_5s_0_1_3_2 (
  sr_dwc_slaveBVALID,
  slaveBREADY_i,
  sr_dwc_slaveBREADY,
  SLV_CLK,
  sysReset_arst,
  slaveBVALID
)
;
input sr_dwc_slaveBVALID ;
input slaveBREADY_i ;
output sr_dwc_slaveBREADY ;
input SLV_CLK ;
input sysReset_arst ;
output slaveBVALID ;
wire sr_dwc_slaveBVALID ;
wire slaveBREADY_i ;
wire sr_dwc_slaveBREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire slaveBVALID ;
wire [0:0] nextState;
wire VCC ;
wire d_sValid ;
wire GND ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
// @72:185
  SLE \currState[1]  (
	.Q(slaveBVALID),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(sr_dwc_slaveBREADY),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:106
  CFG4 \nextState_0[0]  (
	.A(slaveBREADY_i),
	.B(sr_dwc_slaveBREADY),
	.C(sr_dwc_slaveBVALID),
	.D(slaveBVALID),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hAEFF;
// @72:106
  CFG4 d_sValid_0 (
	.A(slaveBREADY_i),
	.B(sr_dwc_slaveBREADY),
	.C(sr_dwc_slaveBVALID),
	.D(slaveBVALID),
	.Y(d_sValid)
);
defparam d_sValid_0.INIT=16'hF7C0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_5s_0_1_3_2 */

module caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s (
  sr_dwc_slaveWDATA,
  slaveWDATA,
  sr_dwc_slaveRDATA,
  slaveRDATA,
  sr_dwc_slaveARBURST_0,
  slaveARBURST_0,
  sr_dwc_slaveARADDR,
  slaveARADDR,
  currState_0,
  slaveAWBURST_0,
  sr_dwc_slaveAWBURST_0,
  sr_dwc_slaveAWADDR,
  slaveAWADDR,
  slaveBVALID,
  sr_dwc_slaveBREADY,
  slaveBREADY_i,
  sr_dwc_slaveBVALID,
  sr_dwc_slaveWVALID,
  slaveWREADY,
  slaveWVALID_i,
  sr_dwc_slaveWREADY,
  slaveRVALID,
  sr_dwc_slaveRREADY,
  sr_dwc_slaveRVALID,
  slaveRREADY_i,
  sr_dwc_slaveARVALID,
  slaveARREADY,
  slaveARVALID_i,
  sr_dwc_slaveARREADY,
  sysReset_arst,
  SLV_CLK,
  slaveAWREADY,
  slaveAWVALID_i,
  sr_dwc_slaveAWREADY
)
;
output [31:0] sr_dwc_slaveWDATA ;
input [31:0] slaveWDATA ;
input [31:0] sr_dwc_slaveRDATA ;
output [31:0] slaveRDATA ;
output sr_dwc_slaveARBURST_0 ;
input slaveARBURST_0 ;
output [31:0] sr_dwc_slaveARADDR ;
input [31:0] slaveARADDR ;
output currState_0 ;
input slaveAWBURST_0 ;
output sr_dwc_slaveAWBURST_0 ;
output [31:0] sr_dwc_slaveAWADDR ;
input [31:0] slaveAWADDR ;
output slaveBVALID ;
output sr_dwc_slaveBREADY ;
input slaveBREADY_i ;
input sr_dwc_slaveBVALID ;
output sr_dwc_slaveWVALID ;
output slaveWREADY ;
input slaveWVALID_i ;
input sr_dwc_slaveWREADY ;
output slaveRVALID ;
output sr_dwc_slaveRREADY ;
input sr_dwc_slaveRVALID ;
input slaveRREADY_i ;
output sr_dwc_slaveARVALID ;
output slaveARREADY ;
input slaveARVALID_i ;
input sr_dwc_slaveARREADY ;
input sysReset_arst ;
input SLV_CLK ;
output slaveAWREADY ;
input slaveAWVALID_i ;
input sr_dwc_slaveAWREADY ;
wire sr_dwc_slaveARBURST_0 ;
wire slaveARBURST_0 ;
wire currState_0 ;
wire slaveAWBURST_0 ;
wire sr_dwc_slaveAWBURST_0 ;
wire slaveBVALID ;
wire sr_dwc_slaveBREADY ;
wire slaveBREADY_i ;
wire sr_dwc_slaveBVALID ;
wire sr_dwc_slaveWVALID ;
wire slaveWREADY ;
wire slaveWVALID_i ;
wire sr_dwc_slaveWREADY ;
wire slaveRVALID ;
wire sr_dwc_slaveRREADY ;
wire sr_dwc_slaveRVALID ;
wire slaveRREADY_i ;
wire sr_dwc_slaveARVALID ;
wire slaveARREADY ;
wire slaveARVALID_i ;
wire sr_dwc_slaveARREADY ;
wire sysReset_arst ;
wire SLV_CLK ;
wire slaveAWREADY ;
wire slaveAWVALID_i ;
wire sr_dwc_slaveAWREADY ;
wire GND ;
wire VCC ;
// @73:192
  caxi4interconnect_RegSliceFull_65s_0_1_3_2 \genblk1.awrs  (
	.slaveAWADDR(slaveAWADDR[31:0]),
	.sr_dwc_slaveAWADDR(sr_dwc_slaveAWADDR[31:0]),
	.sr_dwc_slaveAWBURST_0(sr_dwc_slaveAWBURST_0),
	.slaveAWBURST_0(slaveAWBURST_0),
	.currState_0(currState_0),
	.sr_dwc_slaveAWREADY(sr_dwc_slaveAWREADY),
	.slaveAWVALID_i(slaveAWVALID_i),
	.slaveAWREADY(slaveAWREADY),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst)
);
// @73:256
  caxi4interconnect_RegSliceFull_65s_0_1_3_0 \genblk2.arrs  (
	.slaveARADDR(slaveARADDR[31:0]),
	.sr_dwc_slaveARADDR(sr_dwc_slaveARADDR[31:0]),
	.slaveARBURST_0(slaveARBURST_0),
	.sr_dwc_slaveARBURST_0(sr_dwc_slaveARBURST_0),
	.sr_dwc_slaveARREADY(sr_dwc_slaveARREADY),
	.slaveARVALID_i(slaveARVALID_i),
	.slaveARREADY(slaveARREADY),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst),
	.sr_dwc_slaveARVALID(sr_dwc_slaveARVALID)
);
// @73:312
  caxi4interconnect_RegSliceFull_38s_0_1_3_2 \genblk3.rrs  (
	.slaveRDATA(slaveRDATA[31:0]),
	.sr_dwc_slaveRDATA(sr_dwc_slaveRDATA[31:0]),
	.slaveRREADY_i(slaveRREADY_i),
	.sr_dwc_slaveRVALID(sr_dwc_slaveRVALID),
	.sr_dwc_slaveRREADY(sr_dwc_slaveRREADY),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst),
	.slaveRVALID(slaveRVALID)
);
// @73:360
  caxi4interconnect_RegSliceFull_40s_0_1_3_2 \genblk4.wrs  (
	.slaveWDATA(slaveWDATA[31:0]),
	.sr_dwc_slaveWDATA(sr_dwc_slaveWDATA[31:0]),
	.sr_dwc_slaveWREADY(sr_dwc_slaveWREADY),
	.slaveWVALID_i(slaveWVALID_i),
	.slaveWREADY(slaveWREADY),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst),
	.sr_dwc_slaveWVALID(sr_dwc_slaveWVALID)
);
// @73:407
  caxi4interconnect_RegSliceFull_5s_0_1_3_2 \genblk5.brs  (
	.sr_dwc_slaveBVALID(sr_dwc_slaveBVALID),
	.slaveBREADY_i(slaveBREADY_i),
	.sr_dwc_slaveBREADY(sr_dwc_slaveBREADY),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst),
	.slaveBVALID(slaveBVALID)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s */

module caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 (
  sr_dwc_slaveBREADY,
  sr_dwc_slaveBVALID,
  nextStateResp_0_sqmuxa,
  wrFifoLenFull,
  wrFifoLenEmpty,
  clearFirstTrans_0_sqmuxa,
  SLV_CLK,
  sysReset_arst
)
;
input sr_dwc_slaveBREADY ;
input sr_dwc_slaveBVALID ;
input nextStateResp_0_sqmuxa ;
output wrFifoLenFull ;
output wrFifoLenEmpty ;
input clearFirstTrans_0_sqmuxa ;
input SLV_CLK ;
input sysReset_arst ;
wire sr_dwc_slaveBREADY ;
wire sr_dwc_slaveBVALID ;
wire nextStateResp_0_sqmuxa ;
wire wrFifoLenFull ;
wire wrFifoLenEmpty ;
wire clearFirstTrans_0_sqmuxa ;
wire SLV_CLK ;
wire sysReset_arst ;
wire [4:0] fifoSpace_Z;
wire [4:0] SUM;
wire [4:4] SUM_1;
wire fifoWrite_f1_Z ;
wire fifoWrite_f1_i ;
wire VCC ;
wire GND ;
wire un1_fifoEmpty20_i ;
wire un1_fifoOneAvail14_2_i ;
wire fifoSpace_0_sqmuxa_Z ;
wire CO1 ;
wire un1_fifoSpace_8_1 ;
wire CO2 ;
wire un1_fifoSpace_8_Z ;
wire un1_fifoSpace_7_3_Z ;
wire fifoEmpty7_0_Z ;
wire fifoEmpty13_0_Z ;
wire fifoEmpty7_1_Z ;
wire fifoRdAddr_0_sqmuxa_Z ;
wire un1_fifoOneAvail14_Z ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
  CFG1 fifoEmpty_RNO (
	.A(fifoWrite_f1_Z),
	.Y(fifoWrite_f1_i)
);
defparam fifoEmpty_RNO.INIT=2'h1;
// @26:134
  SLE fifoWrite_f1 (
	.Q(fifoWrite_f1_Z),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(clearFirstTrans_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[4]  (
	.Q(fifoSpace_Z[4]),
	.ADn(GND),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[3]  (
	.Q(fifoSpace_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[2]  (
	.Q(fifoSpace_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[1]  (
	.Q(fifoSpace_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[0]  (
	.Q(fifoSpace_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:142
  SLE fifoEmpty (
	.Q(wrFifoLenEmpty),
	.ADn(GND),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrite_f1_i),
	.EN(un1_fifoEmpty20_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE fifoFull (
	.Q(wrFifoLenFull),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(nextStateResp_0_sqmuxa),
	.EN(un1_fifoOneAvail14_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:194
  CFG4 \un1_fifoSpace_11_1.CO2  (
	.A(fifoSpace_0_sqmuxa_Z),
	.B(CO1),
	.C(fifoSpace_Z[2]),
	.D(un1_fifoSpace_8_1),
	.Y(CO2)
);
defparam \un1_fifoSpace_11_1.CO2 .INIT=16'hE0EA;
// @26:403
  CFG4 fifoSpace_0_sqmuxa (
	.A(sr_dwc_slaveBVALID),
	.B(sr_dwc_slaveBREADY),
	.C(clearFirstTrans_0_sqmuxa),
	.D(un1_fifoSpace_8_Z),
	.Y(fifoSpace_0_sqmuxa_Z)
);
defparam fifoSpace_0_sqmuxa.INIT=16'h0070;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[4]  (
	.A(fifoSpace_Z[4]),
	.B(fifoSpace_Z[3]),
	.C(SUM_1[4]),
	.D(CO2),
	.Y(SUM[4])
);
defparam \un1_fifoSpace_11_1.SUM[4] .INIT=16'h69A9;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM_1[4]  (
	.A(fifoSpace_0_sqmuxa_Z),
	.B(fifoSpace_Z[3]),
	.C(un1_fifoSpace_7_3_Z),
	.Y(SUM_1[4])
);
defparam \un1_fifoSpace_11_1.SUM_1[4] .INIT=8'h57;
// @26:155
  CFG2 fifoEmpty7_0 (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[4]),
	.Y(fifoEmpty7_0_Z)
);
defparam fifoEmpty7_0.INIT=4'h2;
// @26:179
  CFG2 un1_fifoSpace_7_3_1 (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[1]),
	.Y(un1_fifoSpace_8_1)
);
defparam un1_fifoSpace_7_3_1.INIT=4'h1;
// @26:153
  CFG3 fifoEmpty13_0 (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_Z[3]),
	.Y(fifoEmpty13_0_Z)
);
defparam fifoEmpty13_0.INIT=8'h01;
// @26:155
  CFG3 fifoEmpty7_1 (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_Z[3]),
	.Y(fifoEmpty7_1_Z)
);
defparam fifoEmpty7_1.INIT=8'h80;
// @26:179
  CFG3 un1_fifoSpace_7_3 (
	.A(fifoSpace_Z[2]),
	.B(un1_fifoSpace_8_1),
	.C(fifoSpace_Z[4]),
	.Y(un1_fifoSpace_7_3_Z)
);
defparam un1_fifoSpace_7_3.INIT=8'h40;
// @26:214
  CFG4 un1_fifoSpace_8 (
	.A(fifoSpace_Z[2]),
	.B(fifoSpace_Z[4]),
	.C(un1_fifoSpace_8_1),
	.D(fifoSpace_Z[3]),
	.Y(un1_fifoSpace_8_Z)
);
defparam un1_fifoSpace_8.INIT=16'h0010;
// @26:403
  CFG4 fifoRdAddr_0_sqmuxa (
	.A(un1_fifoSpace_7_3_Z),
	.B(clearFirstTrans_0_sqmuxa),
	.C(fifoSpace_Z[3]),
	.D(nextStateResp_0_sqmuxa),
	.Y(fifoRdAddr_0_sqmuxa_Z)
);
defparam fifoRdAddr_0_sqmuxa.INIT=16'h0031;
// @26:329
  CFG2 un1_fifoOneAvail14 (
	.A(clearFirstTrans_0_sqmuxa),
	.B(nextStateResp_0_sqmuxa),
	.Y(un1_fifoOneAvail14_Z)
);
defparam un1_fifoOneAvail14.INIT=4'h9;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[1]  (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[0]),
	.C(un1_fifoOneAvail14_Z),
	.D(fifoSpace_0_sqmuxa_Z),
	.Y(SUM[1])
);
defparam \un1_fifoSpace_11_1.SUM[1] .INIT=16'h956A;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[0]  (
	.A(fifoRdAddr_0_sqmuxa_Z),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(fifoSpace_Z[0]),
	.Y(SUM[0])
);
defparam \un1_fifoSpace_11_1.SUM[0] .INIT=8'h1E;
// @26:142
  CFG4 fifoEmpty_RNO_0 (
	.A(fifoWrite_f1_Z),
	.B(fifoEmpty7_0_Z),
	.C(fifoEmpty7_1_Z),
	.D(nextStateResp_0_sqmuxa),
	.Y(un1_fifoEmpty20_i)
);
defparam fifoEmpty_RNO_0.INIT=16'hAA40;
// @26:171
  CFG4 fifoFull_RNO (
	.A(clearFirstTrans_0_sqmuxa),
	.B(un1_fifoOneAvail14_Z),
	.C(fifoEmpty7_0_Z),
	.D(fifoEmpty13_0_Z),
	.Y(un1_fifoOneAvail14_2_i)
);
defparam fifoFull_RNO.INIT=16'hC444;
// @26:194
  CFG4 \un1_fifoSpace_11_1.CO1  (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[0]),
	.C(un1_fifoOneAvail14_Z),
	.D(fifoSpace_0_sqmuxa_Z),
	.Y(CO1)
);
defparam \un1_fifoSpace_11_1.CO1 .INIT=16'hEE80;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[2]  (
	.A(fifoSpace_Z[2]),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(CO1),
	.Y(SUM[2])
);
defparam \un1_fifoSpace_11_1.SUM[2] .INIT=8'h96;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[3]  (
	.A(fifoSpace_Z[3]),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(CO2),
	.Y(SUM[3])
);
defparam \un1_fifoSpace_11_1.SUM[3] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 */

module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s (
  SLAVE_WDATA,
  sr_dwc_slaveWDATA,
  d_fifoRdAddr,
  fifoWrAddr,
  N_935_i,
  sr_dwc_slaveWREADY,
  SLV_CLK
)
;
output [31:0] SLAVE_WDATA ;
input [31:0] sr_dwc_slaveWDATA ;
input [3:1] d_fifoRdAddr ;
input [3:0] fifoWrAddr ;
input N_935_i ;
input sr_dwc_slaveWREADY ;
input SLV_CLK ;
wire N_935_i ;
wire sr_dwc_slaveWREADY ;
wire SLV_CLK ;
wire [11:8] mem_mem_0_2_R_DATA;
wire GND ;
wire VCC ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
// @18:96
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(SLV_CLK),
	.W_ADDR({GND, GND, fifoWrAddr[3:0]}),
	.W_EN(sr_dwc_slaveWREADY),
	.W_DATA(sr_dwc_slaveWDATA[11:0]),
	.BLK_EN(VCC),
	.R_CLK(SLV_CLK),
	.R_ADDR({GND, GND, d_fifoRdAddr[3:1], N_935_i}),
	.R_DATA(SLAVE_WDATA[11:0]),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[36:0]%16%32%SPEED%0%0%MICRO_RAM";
// @18:96
  RAM64x12 mem_mem_0_1 (
	.BUSY_FB(GND),
	.W_CLK(SLV_CLK),
	.W_ADDR({GND, GND, fifoWrAddr[3:0]}),
	.W_EN(sr_dwc_slaveWREADY),
	.W_DATA(sr_dwc_slaveWDATA[23:12]),
	.BLK_EN(VCC),
	.R_CLK(SLV_CLK),
	.R_ADDR({GND, GND, d_fifoRdAddr[3:1], N_935_i}),
	.R_DATA(SLAVE_WDATA[23:12]),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC1)
);
defparam mem_mem_0_1.RAMINDEX="mem[36:0]%16%32%SPEED%0%1%MICRO_RAM";
// @18:96
  RAM64x12 mem_mem_0_2 (
	.BUSY_FB(GND),
	.W_CLK(SLV_CLK),
	.W_ADDR({GND, GND, fifoWrAddr[3:0]}),
	.W_EN(sr_dwc_slaveWREADY),
	.W_DATA({GND, GND, GND, GND, sr_dwc_slaveWDATA[31:24]}),
	.BLK_EN(VCC),
	.R_CLK(SLV_CLK),
	.R_ADDR({GND, GND, d_fifoRdAddr[3:1], N_935_i}),
	.R_DATA({mem_mem_0_2_R_DATA[11:8], SLAVE_WDATA[31:24]}),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC2)
);
defparam mem_mem_0_2.RAMINDEX="mem[36:0]%16%32%SPEED%0%2%MICRO_RAM";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s */

module caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 (
  sr_dwc_slaveWDATA,
  SLAVE_WDATA,
  incrCountWrData_0_sqmuxa,
  SLAVE_WREADY,
  wrFifoDataFull,
  sr_dwc_slaveWREADY,
  SLV_CLK,
  sysReset_arst,
  wrFifoDataEmpty_i,
  wrFifoDataEmpty
)
;
input [31:0] sr_dwc_slaveWDATA ;
output [31:0] SLAVE_WDATA ;
input incrCountWrData_0_sqmuxa ;
input SLAVE_WREADY ;
output wrFifoDataFull ;
input sr_dwc_slaveWREADY ;
input SLV_CLK ;
input sysReset_arst ;
output wrFifoDataEmpty_i ;
output wrFifoDataEmpty ;
wire incrCountWrData_0_sqmuxa ;
wire SLAVE_WREADY ;
wire wrFifoDataFull ;
wire sr_dwc_slaveWREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire wrFifoDataEmpty_i ;
wire wrFifoDataEmpty ;
wire [4:0] fifoSpace_Z;
wire [4:0] SUM_0;
wire [3:0] fifoWrAddr_Z;
wire [3:1] fifoWrAddr_15;
wire [3:1] fifoRdAddr_Z;
wire [3:1] d_fifoRdAddr;
wire fifoWrite_f1_Z ;
wire fifoWrite_f1_i ;
wire VCC ;
wire GND ;
wire un1_fifoEmpty43_i ;
wire un1_fifoOneAvail34_2_i ;
wire N_937_i ;
wire N_66 ;
wire un1_fifoWrite_2_i ;
wire N_65 ;
wire N_64 ;
wire CO0 ;
wire N_935_i ;
wire fifoSpace_0_sqmuxa_Z ;
wire CO2 ;
wire un1_fifoSpace_8_1 ;
wire ANC1 ;
wire un1_fifoOneAvail34_Z ;
wire CO1 ;
wire fifoEmpty30_0_Z ;
wire fifoEmpty36_0_Z ;
wire fifoEmpty30_1_Z ;
wire un1_fifoSpace_7_3_Z ;
wire un1_fifoSpace_8_Z ;
wire fifoRdAddr_0_sqmuxa_Z ;
wire CO0_0 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
  CFG1 fifoEmpty_RNI4SEA2 (
	.A(wrFifoDataEmpty),
	.Y(wrFifoDataEmpty_i)
);
defparam fifoEmpty_RNI4SEA2.INIT=2'h1;
  CFG1 fifoEmpty_RNO (
	.A(fifoWrite_f1_Z),
	.Y(fifoWrite_f1_i)
);
defparam fifoEmpty_RNO.INIT=2'h1;
// @26:134
  SLE fifoWrite_f1 (
	.Q(fifoWrite_f1_Z),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveWREADY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:142
  SLE fifoEmpty (
	.Q(wrFifoDataEmpty),
	.ADn(GND),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrite_f1_i),
	.EN(un1_fifoEmpty43_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE fifoFull (
	.Q(wrFifoDataFull),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveWREADY),
	.EN(un1_fifoOneAvail34_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[4]  (
	.Q(fifoSpace_Z[4]),
	.ADn(GND),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[3]  (
	.Q(fifoSpace_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[2]  (
	.Q(fifoSpace_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[1]  (
	.Q(fifoSpace_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[0]  (
	.Q(fifoSpace_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoWrAddr[2]  (
	.Q(fifoWrAddr_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrAddr_15[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoWrAddr[1]  (
	.Q(fifoWrAddr_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrAddr_15[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoWrAddr[0]  (
	.Q(fifoWrAddr_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_937_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoRdAddr[3]  (
	.Q(fifoRdAddr_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_66),
	.EN(un1_fifoWrite_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoRdAddr[2]  (
	.Q(fifoRdAddr_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_65),
	.EN(un1_fifoWrite_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoRdAddr[1]  (
	.Q(fifoRdAddr_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_64),
	.EN(un1_fifoWrite_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoRdAddr[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_935_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoWrAddr[3]  (
	.Q(fifoWrAddr_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrAddr_15[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[4]  (
	.A(fifoSpace_Z[4]),
	.B(fifoSpace_Z[3]),
	.C(fifoSpace_0_sqmuxa_Z),
	.D(CO2),
	.Y(SUM_0[4])
);
defparam \un1_fifoSpace_11_1.SUM[4] .INIT=16'hA69A;
// @26:194
  CFG4 \un1_fifoSpace_11_1.CO2  (
	.A(un1_fifoSpace_8_1),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_0_sqmuxa_Z),
	.D(ANC1),
	.Y(CO2)
);
defparam \un1_fifoSpace_11_1.CO2 .INIT=16'hFCD0;
// @26:390
  CFG3 \genblk1.d_fifoRdAddr[1]  (
	.A(CO0),
	.B(un1_fifoWrite_2_i),
	.C(fifoRdAddr_Z[1]),
	.Y(d_fifoRdAddr[1])
);
defparam \genblk1.d_fifoRdAddr[1] .INIT=8'h78;
// @26:329
  CFG3 un1_fifoOneAvail34 (
	.A(SLAVE_WREADY),
	.B(wrFifoDataEmpty),
	.C(sr_dwc_slaveWREADY),
	.Y(un1_fifoOneAvail34_Z)
);
defparam un1_fifoOneAvail34.INIT=8'hD2;
// @26:390
  CFG4 \genblk1.d_fifoRdAddr[2]  (
	.A(CO0),
	.B(un1_fifoWrite_2_i),
	.C(fifoRdAddr_Z[2]),
	.D(fifoRdAddr_Z[1]),
	.Y(d_fifoRdAddr[2])
);
defparam \genblk1.d_fifoRdAddr[2] .INIT=16'h78F0;
// @26:194
  CFG3 \un1_fifoSpace_11_1.CO1  (
	.A(ANC1),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(un1_fifoSpace_8_1),
	.Y(CO1)
);
defparam \un1_fifoSpace_11_1.CO1 .INIT=8'hAE;
// @26:155
  CFG2 fifoEmpty30_0 (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[4]),
	.Y(fifoEmpty30_0_Z)
);
defparam fifoEmpty30_0.INIT=4'h2;
// @26:179
  CFG2 un1_fifoSpace_7_3_1 (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[1]),
	.Y(un1_fifoSpace_8_1)
);
defparam un1_fifoSpace_7_3_1.INIT=4'h1;
// @26:235
  CFG2 \fifoRdAddr_RNO[1]  (
	.A(CO0),
	.B(fifoRdAddr_Z[1]),
	.Y(N_64)
);
defparam \fifoRdAddr_RNO[1] .INIT=4'h6;
// @26:153
  CFG3 fifoEmpty36_0 (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_Z[3]),
	.Y(fifoEmpty36_0_Z)
);
defparam fifoEmpty36_0.INIT=8'h01;
// @26:155
  CFG3 fifoEmpty30_1 (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_Z[3]),
	.Y(fifoEmpty30_1_Z)
);
defparam fifoEmpty30_1.INIT=8'h80;
// @26:179
  CFG3 un1_fifoSpace_7_3 (
	.A(fifoSpace_Z[2]),
	.B(un1_fifoSpace_8_1),
	.C(fifoSpace_Z[4]),
	.Y(un1_fifoSpace_7_3_Z)
);
defparam un1_fifoSpace_7_3.INIT=8'h40;
// @26:235
  CFG3 \fifoRdAddr_RNO[2]  (
	.A(fifoRdAddr_Z[2]),
	.B(fifoRdAddr_Z[1]),
	.C(CO0),
	.Y(N_65)
);
defparam \fifoRdAddr_RNO[2] .INIT=8'h6A;
// @26:214
  CFG4 un1_fifoSpace_8 (
	.A(fifoSpace_Z[2]),
	.B(fifoSpace_Z[4]),
	.C(un1_fifoSpace_8_1),
	.D(fifoSpace_Z[3]),
	.Y(un1_fifoSpace_8_Z)
);
defparam un1_fifoSpace_8.INIT=16'h0010;
// @26:235
  CFG4 \fifoRdAddr_RNIUJN78[3]  (
	.A(fifoRdAddr_Z[3]),
	.B(fifoRdAddr_Z[2]),
	.C(fifoRdAddr_Z[1]),
	.D(CO0),
	.Y(N_66)
);
defparam \fifoRdAddr_RNIUJN78[3] .INIT=16'h6AAA;
// @26:403
  CFG3 fifoSpace_0_sqmuxa (
	.A(un1_fifoSpace_8_Z),
	.B(incrCountWrData_0_sqmuxa),
	.C(sr_dwc_slaveWREADY),
	.Y(fifoSpace_0_sqmuxa_Z)
);
defparam fifoSpace_0_sqmuxa.INIT=8'h10;
// @26:403
  CFG4 fifoRdAddr_0_sqmuxa (
	.A(fifoSpace_Z[3]),
	.B(incrCountWrData_0_sqmuxa),
	.C(sr_dwc_slaveWREADY),
	.D(un1_fifoSpace_7_3_Z),
	.Y(fifoRdAddr_0_sqmuxa_Z)
);
defparam fifoRdAddr_0_sqmuxa.INIT=16'h080C;
// @26:194
  CFG3 \un1_fifoSpace_11_1.ANC1  (
	.A(fifoSpace_Z[0]),
	.B(un1_fifoOneAvail34_Z),
	.C(fifoSpace_Z[1]),
	.Y(ANC1)
);
defparam \un1_fifoSpace_11_1.ANC1 .INIT=8'h80;
// @26:194
  CFG4 un1_fifoWrite_2 (
	.A(fifoSpace_Z[3]),
	.B(incrCountWrData_0_sqmuxa),
	.C(sr_dwc_slaveWREADY),
	.D(un1_fifoSpace_7_3_Z),
	.Y(un1_fifoWrite_2_i)
);
defparam un1_fifoWrite_2.INIT=16'hC8CC;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[1]  (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[0]),
	.C(un1_fifoOneAvail34_Z),
	.D(fifoSpace_0_sqmuxa_Z),
	.Y(SUM_0[1])
);
defparam \un1_fifoSpace_11_1.SUM[1] .INIT=16'h956A;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[0]  (
	.A(fifoRdAddr_0_sqmuxa_Z),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(fifoSpace_Z[0]),
	.Y(SUM_0[0])
);
defparam \un1_fifoSpace_11_1.SUM[0] .INIT=8'h1E;
// @26:194
  CFG4 \fifoWrAddr_15_1.CO0  (
	.A(fifoWrAddr_Z[0]),
	.B(incrCountWrData_0_sqmuxa),
	.C(sr_dwc_slaveWREADY),
	.D(un1_fifoSpace_8_Z),
	.Y(CO0_0)
);
defparam \fifoWrAddr_15_1.CO0 .INIT=16'h80A0;
// @26:142
  CFG4 fifoEmpty_RNO_0 (
	.A(fifoWrite_f1_Z),
	.B(fifoEmpty30_0_Z),
	.C(fifoEmpty30_1_Z),
	.D(incrCountWrData_0_sqmuxa),
	.Y(un1_fifoEmpty43_i)
);
defparam fifoEmpty_RNO_0.INIT=16'h40AA;
// @26:171
  CFG4 fifoFull_RNO (
	.A(incrCountWrData_0_sqmuxa),
	.B(un1_fifoOneAvail34_Z),
	.C(fifoEmpty30_0_Z),
	.D(fifoEmpty36_0_Z),
	.Y(un1_fifoOneAvail34_2_i)
);
defparam fifoFull_RNO.INIT=16'hC888;
// @26:390
  CFG3 \genblk1.d_fifoRdAddr[3]  (
	.A(N_66),
	.B(un1_fifoWrite_2_i),
	.C(fifoRdAddr_Z[3]),
	.Y(d_fifoRdAddr[3])
);
defparam \genblk1.d_fifoRdAddr[3] .INIT=8'hB8;
// @26:194
  CFG2 \fifoWrAddr_15_1.SUM[1]  (
	.A(CO0_0),
	.B(fifoWrAddr_Z[1]),
	.Y(fifoWrAddr_15[1])
);
defparam \fifoWrAddr_15_1.SUM[1] .INIT=4'h6;
// @26:171
  CFG4 \fifoWrAddr_15_1.N_937_i  (
	.A(fifoWrAddr_Z[0]),
	.B(incrCountWrData_0_sqmuxa),
	.C(sr_dwc_slaveWREADY),
	.D(un1_fifoSpace_8_Z),
	.Y(N_937_i)
);
defparam \fifoWrAddr_15_1.N_937_i .INIT=16'h6A5A;
// @26:171
  CFG2 \fifoRdAddr_RNIIGTO9[0]  (
	.A(un1_fifoWrite_2_i),
	.B(CO0),
	.Y(N_935_i)
);
defparam \fifoRdAddr_RNIIGTO9[0] .INIT=4'h6;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[2]  (
	.A(fifoSpace_Z[2]),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(CO1),
	.Y(SUM_0[2])
);
defparam \un1_fifoSpace_11_1.SUM[2] .INIT=8'h96;
// @26:194
  CFG3 \fifoWrAddr_15_1.SUM[2]  (
	.A(fifoWrAddr_Z[1]),
	.B(CO0_0),
	.C(fifoWrAddr_Z[2]),
	.Y(fifoWrAddr_15[2])
);
defparam \fifoWrAddr_15_1.SUM[2] .INIT=8'h78;
// @26:194
  CFG4 \fifoWrAddr_15_1.SUM[3]  (
	.A(fifoWrAddr_Z[1]),
	.B(CO0_0),
	.C(fifoWrAddr_Z[3]),
	.D(fifoWrAddr_Z[2]),
	.Y(fifoWrAddr_15[3])
);
defparam \fifoWrAddr_15_1.SUM[3] .INIT=16'h78F0;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[3]  (
	.A(fifoSpace_Z[3]),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(CO2),
	.Y(SUM_0[3])
);
defparam \un1_fifoSpace_11_1.SUM[3] .INIT=8'h96;
// @26:403
  caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s \genblk1.DPRam  (
	.SLAVE_WDATA(SLAVE_WDATA[31:0]),
	.sr_dwc_slaveWDATA(sr_dwc_slaveWDATA[31:0]),
	.d_fifoRdAddr(d_fifoRdAddr[3:1]),
	.fifoWrAddr(fifoWrAddr_Z[3:0]),
	.N_935_i(N_935_i),
	.sr_dwc_slaveWREADY(sr_dwc_slaveWREADY),
	.SLV_CLK(SLV_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 */

module caxi4interconnect_SlvAxi4ProtConvWrite_Z8 (
  SLAVE_WDATA,
  sr_dwc_slaveWDATA,
  currState_0,
  sr_dwc_slaveAWADDR,
  sr_dwc_slaveAWBURST_0,
  SLAVE_AWADDR,
  wrFifoDataEmpty_i,
  SLAVE_AWREADY,
  SLAVE_BREADY_1z,
  sr_dwc_slaveBREADY,
  SLAVE_WREADY,
  sr_dwc_slaveWREADY,
  sr_dwc_slaveWVALID,
  SLAVE_BVALID,
  sr_dwc_slaveAWREADY,
  sr_dwc_slaveBVALID,
  SLV_CLK,
  sysReset_arst,
  SLAVE_AWVALID
)
;
output [31:0] SLAVE_WDATA ;
input [31:0] sr_dwc_slaveWDATA ;
input currState_0 ;
input [31:0] sr_dwc_slaveAWADDR ;
input sr_dwc_slaveAWBURST_0 ;
output [31:0] SLAVE_AWADDR ;
output wrFifoDataEmpty_i ;
input SLAVE_AWREADY ;
output SLAVE_BREADY_1z ;
input sr_dwc_slaveBREADY ;
input SLAVE_WREADY ;
output sr_dwc_slaveWREADY ;
input sr_dwc_slaveWVALID ;
input SLAVE_BVALID ;
output sr_dwc_slaveAWREADY ;
output sr_dwc_slaveBVALID ;
input SLV_CLK ;
input sysReset_arst ;
output SLAVE_AWVALID ;
wire currState_0 ;
wire sr_dwc_slaveAWBURST_0 ;
wire wrFifoDataEmpty_i ;
wire SLAVE_AWREADY ;
wire SLAVE_BREADY_1z ;
wire sr_dwc_slaveBREADY ;
wire SLAVE_WREADY ;
wire sr_dwc_slaveWREADY ;
wire sr_dwc_slaveWVALID ;
wire SLAVE_BVALID ;
wire sr_dwc_slaveAWREADY ;
wire sr_dwc_slaveBVALID ;
wire SLV_CLK ;
wire sysReset_arst ;
wire SLAVE_AWVALID ;
wire [7:0] countResp_Z;
wire [7:0] countResp_s;
wire [7:0] numTrans_Z;
wire [7:0] numTrans_s;
wire [31:31] currentAddrW_s_Z;
wire [30:0] currentAddrW_s;
wire [0:0] latAWBURST_Z;
wire [6:0] numTrans_cry;
wire [0:0] numTrans_RNIL6IML_Y;
wire [1:1] numTrans_RNI6O8K01_Y;
wire [2:2] numTrans_RNIOAVHB1_Y;
wire [3:3] numTrans_RNIBULFM1_Y;
wire [4:4] numTrans_RNIVICD12_Y;
wire [5:5] numTrans_RNIK83BC2_Y;
wire [7:7] numTrans_RNO_FCO;
wire [7:7] numTrans_RNO_Y;
wire [6:6] numTrans_RNIAVP8N2_Y;
wire [0:0] currStateResp_RNIAT8V7_S;
wire [0:0] currStateResp_RNIAT8V7_Y;
wire [6:0] countResp_cry;
wire [0:0] countResp_RNIALFRG_Y;
wire [1:1] countResp_RNIBEMNP_Y;
wire [2:2] countResp_RNID8TJ21_Y;
wire [3:3] countResp_RNIG34GB1_Y;
wire [4:4] countResp_RNIKVACK1_Y;
wire [5:5] countResp_RNIPSH8T1_Y;
wire [7:7] countResp_RNO_FCO;
wire [7:7] countResp_RNO_Y;
wire [6:6] countResp_RNIVQO462_Y;
wire [30:0] currentAddrW_cry_Z;
wire [30:0] currentAddrW_cry_Y;
wire [31:31] currentAddrW_s_FCO;
wire [31:31] currentAddrW_s_Y;
wire SLAVE_AWVALID_i ;
wire VCC ;
wire countRespe ;
wire GND ;
wire numTranse ;
wire un1_currentAddrW110_i ;
wire N_12_i ;
wire firstTrans_Z ;
wire firstTrans_1_sqmuxa_i_Z ;
wire N_936_i ;
wire numTrans_cry_cy ;
wire incrAddrW_i_a4_0_RNI5MROA_S ;
wire incrAddrW_i_a4_0_RNI5MROA_Y ;
wire incrAddrW_i_a4_0_Z ;
wire incrAddrW_i_a4_1_Z ;
wire incrAddrW_i_a4_5 ;
wire countResp_cry_cy ;
wire currentAddrW_s_470_FCO ;
wire currentAddrW_s_470_S ;
wire currentAddrW_s_470_Y ;
wire wrFifoLenFull ;
wire nextStateResp5_NE_3_Z ;
wire wrFifoLenEmpty ;
wire incrCountResp_1_sqmuxa_0_Z ;
wire wrFifoDataFull ;
wire wrFifoDataEmpty ;
wire incrCountWrData_0_sqmuxa_Z ;
wire N_13_mux ;
wire nextStateResp_0_sqmuxa_Z ;
wire nextStateResp5_NE_4_Z ;
wire clearFirstTrans_0_sqmuxa_Z ;
wire nextStateResp6 ;
wire N_21_mux ;
wire N_123 ;
wire N_69 ;
wire N_68 ;
wire N_25 ;
wire N_24 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CFG1 firstTrans_RNO (
	.A(SLAVE_AWVALID),
	.Y(SLAVE_AWVALID_i)
);
defparam firstTrans_RNO.INIT=2'h1;
// @79:781
  SLE \countResp[7]  (
	.Q(countResp_Z[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(countResp_s[7]),
	.EN(countRespe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:781
  SLE \countResp[6]  (
	.Q(countResp_Z[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(countResp_s[6]),
	.EN(countRespe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:781
  SLE \countResp[5]  (
	.Q(countResp_Z[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(countResp_s[5]),
	.EN(countRespe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:781
  SLE \countResp[4]  (
	.Q(countResp_Z[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(countResp_s[4]),
	.EN(countRespe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:781
  SLE \countResp[3]  (
	.Q(countResp_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(countResp_s[3]),
	.EN(countRespe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:781
  SLE \countResp[2]  (
	.Q(countResp_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(countResp_s[2]),
	.EN(countRespe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:781
  SLE \countResp[1]  (
	.Q(countResp_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(countResp_s[1]),
	.EN(countRespe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:781
  SLE \countResp[0]  (
	.Q(countResp_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(countResp_s[0]),
	.EN(countRespe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:368
  SLE \numTrans[7]  (
	.Q(numTrans_Z[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTrans_s[7]),
	.EN(numTranse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:368
  SLE \numTrans[6]  (
	.Q(numTrans_Z[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTrans_s[6]),
	.EN(numTranse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:368
  SLE \numTrans[5]  (
	.Q(numTrans_Z[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTrans_s[5]),
	.EN(numTranse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:368
  SLE \numTrans[4]  (
	.Q(numTrans_Z[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTrans_s[4]),
	.EN(numTranse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:368
  SLE \numTrans[3]  (
	.Q(numTrans_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTrans_s[3]),
	.EN(numTranse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:368
  SLE \numTrans[2]  (
	.Q(numTrans_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTrans_s[2]),
	.EN(numTranse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:368
  SLE \numTrans[1]  (
	.Q(numTrans_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTrans_s[1]),
	.EN(numTranse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:368
  SLE \numTrans[0]  (
	.Q(numTrans_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTrans_s[0]),
	.EN(numTranse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[31]  (
	.Q(SLAVE_AWADDR[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s_Z[31]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[30]  (
	.Q(SLAVE_AWADDR[30]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[30]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[29]  (
	.Q(SLAVE_AWADDR[29]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[29]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[28]  (
	.Q(SLAVE_AWADDR[28]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[28]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[27]  (
	.Q(SLAVE_AWADDR[27]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[27]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[26]  (
	.Q(SLAVE_AWADDR[26]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[26]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[25]  (
	.Q(SLAVE_AWADDR[25]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[25]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[24]  (
	.Q(SLAVE_AWADDR[24]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[24]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[23]  (
	.Q(SLAVE_AWADDR[23]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[23]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[22]  (
	.Q(SLAVE_AWADDR[22]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[22]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[21]  (
	.Q(SLAVE_AWADDR[21]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[21]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[20]  (
	.Q(SLAVE_AWADDR[20]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[20]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[19]  (
	.Q(SLAVE_AWADDR[19]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[19]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[18]  (
	.Q(SLAVE_AWADDR[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[18]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[17]  (
	.Q(SLAVE_AWADDR[17]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[17]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[16]  (
	.Q(SLAVE_AWADDR[16]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[16]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[15]  (
	.Q(SLAVE_AWADDR[15]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[15]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[14]  (
	.Q(SLAVE_AWADDR[14]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[14]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[13]  (
	.Q(SLAVE_AWADDR[13]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[13]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[12]  (
	.Q(SLAVE_AWADDR[12]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[12]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[11]  (
	.Q(SLAVE_AWADDR[11]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[11]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[10]  (
	.Q(SLAVE_AWADDR[10]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[10]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[9]  (
	.Q(SLAVE_AWADDR[9]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[9]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[8]  (
	.Q(SLAVE_AWADDR[8]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[8]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[7]  (
	.Q(SLAVE_AWADDR[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[7]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[6]  (
	.Q(SLAVE_AWADDR[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[6]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[5]  (
	.Q(SLAVE_AWADDR[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[5]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[4]  (
	.Q(SLAVE_AWADDR[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[4]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[3]  (
	.Q(SLAVE_AWADDR[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[3]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[2]  (
	.Q(SLAVE_AWADDR[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[2]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[1]  (
	.Q(SLAVE_AWADDR[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[1]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:311
  SLE \currentAddrW[0]  (
	.Q(SLAVE_AWADDR[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(currentAddrW_s[0]),
	.EN(un1_currentAddrW110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:429
  SLE \currStateAWr[0]  (
	.Q(SLAVE_AWVALID),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_12_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:429
  SLE firstTrans (
	.Q(firstTrans_Z),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SLAVE_AWVALID_i),
	.EN(firstTrans_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:833
  SLE \currStateResp[0]  (
	.Q(sr_dwc_slaveBVALID),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_936_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @79:396
  SLE \latAWBURST[0]  (
	.Q(latAWBURST_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveAWBURST_0),
	.EN(sr_dwc_slaveAWREADY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @80:183
  ARI1 incrAddrW_i_a4_0_RNI5MROA (
	.FCO(numTrans_cry_cy),
	.S(incrAddrW_i_a4_0_RNI5MROA_S),
	.Y(incrAddrW_i_a4_0_RNI5MROA_Y),
	.B(SLAVE_AWVALID),
	.C(incrAddrW_i_a4_0_Z),
	.D(incrAddrW_i_a4_1_Z),
	.A(incrAddrW_i_a4_5),
	.FCI(VCC)
);
defparam incrAddrW_i_a4_0_RNI5MROA.INIT=20'h4D555;
// @80:183
  ARI1 \numTrans_RNIL6IML[0]  (
	.FCO(numTrans_cry[0]),
	.S(numTrans_s[0]),
	.Y(numTrans_RNIL6IML_Y[0]),
	.B(incrAddrW_i_a4_0_RNI5MROA_Y),
	.C(numTrans_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(numTrans_cry_cy)
);
defparam \numTrans_RNIL6IML[0] .INIT=20'h6BB00;
// @80:183
  ARI1 \numTrans_RNI6O8K01[1]  (
	.FCO(numTrans_cry[1]),
	.S(numTrans_s[1]),
	.Y(numTrans_RNI6O8K01_Y[1]),
	.B(incrAddrW_i_a4_0_RNI5MROA_Y),
	.C(numTrans_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(numTrans_cry[0])
);
defparam \numTrans_RNI6O8K01[1] .INIT=20'h6BB00;
// @80:183
  ARI1 \numTrans_RNIOAVHB1[2]  (
	.FCO(numTrans_cry[2]),
	.S(numTrans_s[2]),
	.Y(numTrans_RNIOAVHB1_Y[2]),
	.B(incrAddrW_i_a4_0_RNI5MROA_Y),
	.C(numTrans_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(numTrans_cry[1])
);
defparam \numTrans_RNIOAVHB1[2] .INIT=20'h6BB00;
// @80:183
  ARI1 \numTrans_RNIBULFM1[3]  (
	.FCO(numTrans_cry[3]),
	.S(numTrans_s[3]),
	.Y(numTrans_RNIBULFM1_Y[3]),
	.B(incrAddrW_i_a4_0_RNI5MROA_Y),
	.C(numTrans_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(numTrans_cry[2])
);
defparam \numTrans_RNIBULFM1[3] .INIT=20'h6BB00;
// @80:183
  ARI1 \numTrans_RNIVICD12[4]  (
	.FCO(numTrans_cry[4]),
	.S(numTrans_s[4]),
	.Y(numTrans_RNIVICD12_Y[4]),
	.B(incrAddrW_i_a4_0_RNI5MROA_Y),
	.C(numTrans_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(numTrans_cry[3])
);
defparam \numTrans_RNIVICD12[4] .INIT=20'h6BB00;
// @80:183
  ARI1 \numTrans_RNIK83BC2[5]  (
	.FCO(numTrans_cry[5]),
	.S(numTrans_s[5]),
	.Y(numTrans_RNIK83BC2_Y[5]),
	.B(incrAddrW_i_a4_0_RNI5MROA_Y),
	.C(numTrans_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(numTrans_cry[4])
);
defparam \numTrans_RNIK83BC2[5] .INIT=20'h6BB00;
// @80:183
  ARI1 \numTrans_RNO[7]  (
	.FCO(numTrans_RNO_FCO[7]),
	.S(numTrans_s[7]),
	.Y(numTrans_RNO_Y[7]),
	.B(incrAddrW_i_a4_0_RNI5MROA_Y),
	.C(numTrans_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(numTrans_cry[6])
);
defparam \numTrans_RNO[7] .INIT=20'h4BB00;
// @80:183
  ARI1 \numTrans_RNIAVP8N2[6]  (
	.FCO(numTrans_cry[6]),
	.S(numTrans_s[6]),
	.Y(numTrans_RNIAVP8N2_Y[6]),
	.B(incrAddrW_i_a4_0_RNI5MROA_Y),
	.C(numTrans_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(numTrans_cry[5])
);
defparam \numTrans_RNIAVP8N2[6] .INIT=20'h6BB00;
// @79:882
  ARI1 \currStateResp_RNIAT8V7[0]  (
	.FCO(countResp_cry_cy),
	.S(currStateResp_RNIAT8V7_S[0]),
	.Y(currStateResp_RNIAT8V7_Y[0]),
	.B(sr_dwc_slaveBVALID),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \currStateResp_RNIAT8V7[0] .INIT=20'h45500;
// @79:882
  ARI1 \countResp_RNIALFRG[0]  (
	.FCO(countResp_cry[0]),
	.S(countResp_s[0]),
	.Y(countResp_RNIALFRG_Y[0]),
	.B(countResp_Z[0]),
	.C(sr_dwc_slaveBVALID),
	.D(GND),
	.A(VCC),
	.FCI(countResp_cry_cy)
);
defparam \countResp_RNIALFRG[0] .INIT=20'h42200;
// @79:882
  ARI1 \countResp_RNIBEMNP[1]  (
	.FCO(countResp_cry[1]),
	.S(countResp_s[1]),
	.Y(countResp_RNIBEMNP_Y[1]),
	.B(countResp_Z[1]),
	.C(sr_dwc_slaveBVALID),
	.D(GND),
	.A(VCC),
	.FCI(countResp_cry[0])
);
defparam \countResp_RNIBEMNP[1] .INIT=20'h42200;
// @79:882
  ARI1 \countResp_RNID8TJ21[2]  (
	.FCO(countResp_cry[2]),
	.S(countResp_s[2]),
	.Y(countResp_RNID8TJ21_Y[2]),
	.B(countResp_Z[2]),
	.C(sr_dwc_slaveBVALID),
	.D(GND),
	.A(VCC),
	.FCI(countResp_cry[1])
);
defparam \countResp_RNID8TJ21[2] .INIT=20'h42200;
// @79:882
  ARI1 \countResp_RNIG34GB1[3]  (
	.FCO(countResp_cry[3]),
	.S(countResp_s[3]),
	.Y(countResp_RNIG34GB1_Y[3]),
	.B(countResp_Z[3]),
	.C(sr_dwc_slaveBVALID),
	.D(GND),
	.A(VCC),
	.FCI(countResp_cry[2])
);
defparam \countResp_RNIG34GB1[3] .INIT=20'h42200;
// @79:882
  ARI1 \countResp_RNIKVACK1[4]  (
	.FCO(countResp_cry[4]),
	.S(countResp_s[4]),
	.Y(countResp_RNIKVACK1_Y[4]),
	.B(countResp_Z[4]),
	.C(sr_dwc_slaveBVALID),
	.D(GND),
	.A(VCC),
	.FCI(countResp_cry[3])
);
defparam \countResp_RNIKVACK1[4] .INIT=20'h42200;
// @79:882
  ARI1 \countResp_RNIPSH8T1[5]  (
	.FCO(countResp_cry[5]),
	.S(countResp_s[5]),
	.Y(countResp_RNIPSH8T1_Y[5]),
	.B(countResp_Z[5]),
	.C(sr_dwc_slaveBVALID),
	.D(GND),
	.A(VCC),
	.FCI(countResp_cry[4])
);
defparam \countResp_RNIPSH8T1[5] .INIT=20'h42200;
// @79:882
  ARI1 \countResp_RNO[7]  (
	.FCO(countResp_RNO_FCO[7]),
	.S(countResp_s[7]),
	.Y(countResp_RNO_Y[7]),
	.B(countResp_Z[7]),
	.C(sr_dwc_slaveBVALID),
	.D(GND),
	.A(VCC),
	.FCI(countResp_cry[6])
);
defparam \countResp_RNO[7] .INIT=20'h42200;
// @79:882
  ARI1 \countResp_RNIVQO462[6]  (
	.FCO(countResp_cry[6]),
	.S(countResp_s[6]),
	.Y(countResp_RNIVQO462_Y[6]),
	.B(countResp_Z[6]),
	.C(sr_dwc_slaveBVALID),
	.D(GND),
	.A(VCC),
	.FCI(countResp_cry[5])
);
defparam \countResp_RNIVQO462[6] .INIT=20'h42200;
// @79:311
  ARI1 currentAddrW_s_470 (
	.FCO(currentAddrW_s_470_FCO),
	.S(currentAddrW_s_470_S),
	.Y(currentAddrW_s_470_Y),
	.B(SLAVE_AWVALID),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam currentAddrW_s_470.INIT=20'h4AA00;
// @79:311
  ARI1 \currentAddrW_cry[0]  (
	.FCO(currentAddrW_cry_Z[0]),
	.S(currentAddrW_s[0]),
	.Y(currentAddrW_cry_Y[0]),
	.B(SLAVE_AWADDR[0]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[0]),
	.A(VCC),
	.FCI(currentAddrW_s_470_FCO)
);
defparam \currentAddrW_cry[0] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[1]  (
	.FCO(currentAddrW_cry_Z[1]),
	.S(currentAddrW_s[1]),
	.Y(currentAddrW_cry_Y[1]),
	.B(SLAVE_AWADDR[1]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[1]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[0])
);
defparam \currentAddrW_cry[1] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[2]  (
	.FCO(currentAddrW_cry_Z[2]),
	.S(currentAddrW_s[2]),
	.Y(currentAddrW_cry_Y[2]),
	.B(SLAVE_AWADDR[2]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[2]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[1])
);
defparam \currentAddrW_cry[2] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[3]  (
	.FCO(currentAddrW_cry_Z[3]),
	.S(currentAddrW_s[3]),
	.Y(currentAddrW_cry_Y[3]),
	.B(SLAVE_AWADDR[3]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[3]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[2])
);
defparam \currentAddrW_cry[3] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[4]  (
	.FCO(currentAddrW_cry_Z[4]),
	.S(currentAddrW_s[4]),
	.Y(currentAddrW_cry_Y[4]),
	.B(SLAVE_AWADDR[4]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[4]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[3])
);
defparam \currentAddrW_cry[4] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[5]  (
	.FCO(currentAddrW_cry_Z[5]),
	.S(currentAddrW_s[5]),
	.Y(currentAddrW_cry_Y[5]),
	.B(SLAVE_AWADDR[5]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[5]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[4])
);
defparam \currentAddrW_cry[5] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[6]  (
	.FCO(currentAddrW_cry_Z[6]),
	.S(currentAddrW_s[6]),
	.Y(currentAddrW_cry_Y[6]),
	.B(SLAVE_AWADDR[6]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[6]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[5])
);
defparam \currentAddrW_cry[6] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[7]  (
	.FCO(currentAddrW_cry_Z[7]),
	.S(currentAddrW_s[7]),
	.Y(currentAddrW_cry_Y[7]),
	.B(SLAVE_AWADDR[7]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[7]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[6])
);
defparam \currentAddrW_cry[7] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[8]  (
	.FCO(currentAddrW_cry_Z[8]),
	.S(currentAddrW_s[8]),
	.Y(currentAddrW_cry_Y[8]),
	.B(SLAVE_AWADDR[8]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[8]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[7])
);
defparam \currentAddrW_cry[8] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[9]  (
	.FCO(currentAddrW_cry_Z[9]),
	.S(currentAddrW_s[9]),
	.Y(currentAddrW_cry_Y[9]),
	.B(SLAVE_AWADDR[9]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[9]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[8])
);
defparam \currentAddrW_cry[9] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[10]  (
	.FCO(currentAddrW_cry_Z[10]),
	.S(currentAddrW_s[10]),
	.Y(currentAddrW_cry_Y[10]),
	.B(SLAVE_AWADDR[10]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[10]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[9])
);
defparam \currentAddrW_cry[10] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[11]  (
	.FCO(currentAddrW_cry_Z[11]),
	.S(currentAddrW_s[11]),
	.Y(currentAddrW_cry_Y[11]),
	.B(SLAVE_AWADDR[11]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[11]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[10])
);
defparam \currentAddrW_cry[11] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[12]  (
	.FCO(currentAddrW_cry_Z[12]),
	.S(currentAddrW_s[12]),
	.Y(currentAddrW_cry_Y[12]),
	.B(SLAVE_AWADDR[12]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[12]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[11])
);
defparam \currentAddrW_cry[12] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[13]  (
	.FCO(currentAddrW_cry_Z[13]),
	.S(currentAddrW_s[13]),
	.Y(currentAddrW_cry_Y[13]),
	.B(SLAVE_AWADDR[13]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[13]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[12])
);
defparam \currentAddrW_cry[13] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[14]  (
	.FCO(currentAddrW_cry_Z[14]),
	.S(currentAddrW_s[14]),
	.Y(currentAddrW_cry_Y[14]),
	.B(SLAVE_AWADDR[14]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[14]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[13])
);
defparam \currentAddrW_cry[14] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[15]  (
	.FCO(currentAddrW_cry_Z[15]),
	.S(currentAddrW_s[15]),
	.Y(currentAddrW_cry_Y[15]),
	.B(SLAVE_AWADDR[15]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[15]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[14])
);
defparam \currentAddrW_cry[15] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[16]  (
	.FCO(currentAddrW_cry_Z[16]),
	.S(currentAddrW_s[16]),
	.Y(currentAddrW_cry_Y[16]),
	.B(SLAVE_AWADDR[16]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[16]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[15])
);
defparam \currentAddrW_cry[16] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[17]  (
	.FCO(currentAddrW_cry_Z[17]),
	.S(currentAddrW_s[17]),
	.Y(currentAddrW_cry_Y[17]),
	.B(SLAVE_AWADDR[17]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[17]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[16])
);
defparam \currentAddrW_cry[17] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[18]  (
	.FCO(currentAddrW_cry_Z[18]),
	.S(currentAddrW_s[18]),
	.Y(currentAddrW_cry_Y[18]),
	.B(SLAVE_AWADDR[18]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[18]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[17])
);
defparam \currentAddrW_cry[18] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[19]  (
	.FCO(currentAddrW_cry_Z[19]),
	.S(currentAddrW_s[19]),
	.Y(currentAddrW_cry_Y[19]),
	.B(SLAVE_AWADDR[19]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[19]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[18])
);
defparam \currentAddrW_cry[19] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[20]  (
	.FCO(currentAddrW_cry_Z[20]),
	.S(currentAddrW_s[20]),
	.Y(currentAddrW_cry_Y[20]),
	.B(SLAVE_AWADDR[20]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[20]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[19])
);
defparam \currentAddrW_cry[20] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[21]  (
	.FCO(currentAddrW_cry_Z[21]),
	.S(currentAddrW_s[21]),
	.Y(currentAddrW_cry_Y[21]),
	.B(SLAVE_AWADDR[21]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[21]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[20])
);
defparam \currentAddrW_cry[21] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[22]  (
	.FCO(currentAddrW_cry_Z[22]),
	.S(currentAddrW_s[22]),
	.Y(currentAddrW_cry_Y[22]),
	.B(SLAVE_AWADDR[22]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[22]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[21])
);
defparam \currentAddrW_cry[22] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[23]  (
	.FCO(currentAddrW_cry_Z[23]),
	.S(currentAddrW_s[23]),
	.Y(currentAddrW_cry_Y[23]),
	.B(SLAVE_AWADDR[23]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[23]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[22])
);
defparam \currentAddrW_cry[23] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[24]  (
	.FCO(currentAddrW_cry_Z[24]),
	.S(currentAddrW_s[24]),
	.Y(currentAddrW_cry_Y[24]),
	.B(SLAVE_AWADDR[24]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[24]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[23])
);
defparam \currentAddrW_cry[24] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[25]  (
	.FCO(currentAddrW_cry_Z[25]),
	.S(currentAddrW_s[25]),
	.Y(currentAddrW_cry_Y[25]),
	.B(SLAVE_AWADDR[25]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[25]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[24])
);
defparam \currentAddrW_cry[25] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[26]  (
	.FCO(currentAddrW_cry_Z[26]),
	.S(currentAddrW_s[26]),
	.Y(currentAddrW_cry_Y[26]),
	.B(SLAVE_AWADDR[26]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[26]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[25])
);
defparam \currentAddrW_cry[26] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[27]  (
	.FCO(currentAddrW_cry_Z[27]),
	.S(currentAddrW_s[27]),
	.Y(currentAddrW_cry_Y[27]),
	.B(SLAVE_AWADDR[27]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[27]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[26])
);
defparam \currentAddrW_cry[27] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[28]  (
	.FCO(currentAddrW_cry_Z[28]),
	.S(currentAddrW_s[28]),
	.Y(currentAddrW_cry_Y[28]),
	.B(SLAVE_AWADDR[28]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[28]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[27])
);
defparam \currentAddrW_cry[28] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[29]  (
	.FCO(currentAddrW_cry_Z[29]),
	.S(currentAddrW_s[29]),
	.Y(currentAddrW_cry_Y[29]),
	.B(SLAVE_AWADDR[29]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[29]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[28])
);
defparam \currentAddrW_cry[29] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_s[31]  (
	.FCO(currentAddrW_s_FCO[31]),
	.S(currentAddrW_s_Z[31]),
	.Y(currentAddrW_s_Y[31]),
	.B(SLAVE_AWADDR[31]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[31]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[30])
);
defparam \currentAddrW_s[31] .INIT=20'h4B800;
// @79:311
  ARI1 \currentAddrW_cry[30]  (
	.FCO(currentAddrW_cry_Z[30]),
	.S(currentAddrW_s[30]),
	.Y(currentAddrW_cry_Y[30]),
	.B(SLAVE_AWADDR[30]),
	.C(SLAVE_AWVALID),
	.D(sr_dwc_slaveAWADDR[30]),
	.A(VCC),
	.FCI(currentAddrW_cry_Z[29])
);
defparam \currentAddrW_cry[30] .INIT=20'h4B800;
// @79:475
  CFG3 int_slaveAWREADY_0_a2 (
	.A(currState_0),
	.B(SLAVE_AWVALID),
	.C(wrFifoLenFull),
	.Y(sr_dwc_slaveAWREADY)
);
defparam int_slaveAWREADY_0_a2.INIT=8'h02;
// @79:882
  CFG2 nextStateResp5_NE_3 (
	.A(countResp_Z[2]),
	.B(countResp_Z[3]),
	.Y(nextStateResp5_NE_3_Z)
);
defparam nextStateResp5_NE_3.INIT=4'hE;
// @79:882
  CFG2 incrCountResp_1_sqmuxa_0 (
	.A(wrFifoLenEmpty),
	.B(SLAVE_BVALID),
	.Y(incrCountResp_1_sqmuxa_0_Z)
);
defparam incrCountResp_1_sqmuxa_0.INIT=4'h4;
// @79:469
  CFG2 incrAddrW_i_a4_1 (
	.A(numTrans_Z[0]),
	.B(numTrans_Z[1]),
	.Y(incrAddrW_i_a4_1_Z)
);
defparam incrAddrW_i_a4_1.INIT=4'h1;
// @79:469
  CFG2 incrAddrW_i_a4_0 (
	.A(numTrans_Z[2]),
	.B(numTrans_Z[3]),
	.Y(incrAddrW_i_a4_0_Z)
);
defparam incrAddrW_i_a4_0.INIT=4'h1;
// @79:593
  CFG2 int_slaveWREADY (
	.A(sr_dwc_slaveWVALID),
	.B(wrFifoDataFull),
	.Y(sr_dwc_slaveWREADY)
);
defparam int_slaveWREADY.INIT=4'h2;
// @79:694
  CFG2 incrCountWrData_0_sqmuxa (
	.A(wrFifoDataEmpty),
	.B(SLAVE_WREADY),
	.Y(incrCountWrData_0_sqmuxa_Z)
);
defparam incrCountWrData_0_sqmuxa.INIT=4'h4;
// @79:429
  CFG2 \currStateAWr_ns_0_.m1_e  (
	.A(currState_0),
	.B(wrFifoLenFull),
	.Y(N_13_mux)
);
defparam \currStateAWr_ns_0_.m1_e .INIT=4'h2;
// @79:833
  CFG2 nextStateResp_0_sqmuxa (
	.A(sr_dwc_slaveBVALID),
	.B(sr_dwc_slaveBREADY),
	.Y(nextStateResp_0_sqmuxa_Z)
);
defparam nextStateResp_0_sqmuxa.INIT=4'h7;
// @79:833
  CFG2 SLAVE_BREADY (
	.A(wrFifoLenEmpty),
	.B(sr_dwc_slaveBVALID),
	.Y(SLAVE_BREADY_1z)
);
defparam SLAVE_BREADY.INIT=4'h1;
// @79:882
  CFG4 nextStateResp5_NE_4 (
	.A(countResp_Z[7]),
	.B(countResp_Z[6]),
	.C(countResp_Z[5]),
	.D(countResp_Z[4]),
	.Y(nextStateResp5_NE_4_Z)
);
defparam nextStateResp5_NE_4.INIT=16'hFFFE;
// @79:429
  CFG4 \currStateAWr_ns_0_.m10_e_5  (
	.A(numTrans_Z[7]),
	.B(numTrans_Z[6]),
	.C(numTrans_Z[5]),
	.D(numTrans_Z[4]),
	.Y(incrAddrW_i_a4_5)
);
defparam \currStateAWr_ns_0_.m10_e_5 .INIT=16'h0001;
// @79:492
  CFG3 clearFirstTrans_0_sqmuxa (
	.A(firstTrans_Z),
	.B(SLAVE_AWREADY),
	.C(SLAVE_AWVALID),
	.Y(clearFirstTrans_0_sqmuxa_Z)
);
defparam clearFirstTrans_0_sqmuxa.INIT=8'h80;
// @79:882
  CFG4 nextStateResp5_NE (
	.A(countResp_Z[0]),
	.B(countResp_Z[1]),
	.C(nextStateResp5_NE_4_Z),
	.D(nextStateResp5_NE_3_Z),
	.Y(nextStateResp6)
);
defparam nextStateResp5_NE.INIT=16'hFFFE;
// @80:183
  CFG3 int_slaveAWREADY_0_a2_RNIVJ9T2 (
	.A(SLAVE_AWVALID),
	.B(sr_dwc_slaveAWREADY),
	.C(SLAVE_AWREADY),
	.Y(numTranse)
);
defparam int_slaveAWREADY_0_a2_RNIVJ9T2.INIT=8'hEC;
// @79:429
  CFG4 \currStateAWr_ns_0_.m10_e  (
	.A(SLAVE_AWREADY),
	.B(incrAddrW_i_a4_1_Z),
	.C(incrAddrW_i_a4_0_Z),
	.D(incrAddrW_i_a4_5),
	.Y(N_21_mux)
);
defparam \currStateAWr_ns_0_.m10_e .INIT=16'h8000;
// @79:469
  CFG4 incrAddrW_i_o2 (
	.A(SLAVE_AWREADY),
	.B(incrAddrW_i_a4_1_Z),
	.C(incrAddrW_i_a4_0_Z),
	.D(incrAddrW_i_a4_5),
	.Y(N_123)
);
defparam incrAddrW_i_o2.INIT=16'hD555;
// @79:429
  CFG2 firstTrans_1_sqmuxa_i (
	.A(clearFirstTrans_0_sqmuxa_Z),
	.B(sr_dwc_slaveAWREADY),
	.Y(firstTrans_1_sqmuxa_i_Z)
);
defparam firstTrans_1_sqmuxa_i.INIT=4'hE;
// @80:183
  CFG4 nextStateResp5_NE_RNIV5RFH (
	.A(nextStateResp6),
	.B(incrCountResp_1_sqmuxa_0_Z),
	.C(nextStateResp_0_sqmuxa_Z),
	.D(sr_dwc_slaveBVALID),
	.Y(countRespe)
);
defparam nextStateResp5_NE_RNIV5RFH.INIT=16'h0F8F;
// @79:429
  CFG3 \currStateAWr_ns_0_.N_12_i  (
	.A(SLAVE_AWVALID),
	.B(N_21_mux),
	.C(N_13_mux),
	.Y(N_12_i)
);
defparam \currStateAWr_ns_0_.N_12_i .INIT=8'h72;
// @79:311
  CFG4 incrAddrW_i_o2_RNIT5ELK (
	.A(N_13_mux),
	.B(latAWBURST_Z[0]),
	.C(N_123),
	.D(SLAVE_AWVALID),
	.Y(un1_currentAddrW110_i)
);
defparam incrAddrW_i_o2_RNIT5ELK.INIT=16'h0CAA;
// @79:833
  CFG4 \currStateResp_RNO[0]  (
	.A(incrCountResp_1_sqmuxa_0_Z),
	.B(sr_dwc_slaveBREADY),
	.C(nextStateResp6),
	.D(sr_dwc_slaveBVALID),
	.Y(N_936_i)
);
defparam \currStateResp_RNO[0] .INIT=16'h330A;
// @79:175
  caxi4interconnect_FifoDualPort_0_2s_4s_10s_1 wrLenFif (
	.sr_dwc_slaveBREADY(sr_dwc_slaveBREADY),
	.sr_dwc_slaveBVALID(sr_dwc_slaveBVALID),
	.nextStateResp_0_sqmuxa(nextStateResp_0_sqmuxa_Z),
	.wrFifoLenFull(wrFifoLenFull),
	.wrFifoLenEmpty(wrFifoLenEmpty),
	.clearFirstTrans_0_sqmuxa(clearFirstTrans_0_sqmuxa_Z),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst)
);
// @79:233
  caxi4interconnect_FifoDualPort_0_2s_4s_37s_1 wrDataFif (
	.sr_dwc_slaveWDATA(sr_dwc_slaveWDATA[31:0]),
	.SLAVE_WDATA(SLAVE_WDATA[31:0]),
	.incrCountWrData_0_sqmuxa(incrCountWrData_0_sqmuxa_Z),
	.SLAVE_WREADY(SLAVE_WREADY),
	.wrFifoDataFull(wrFifoDataFull),
	.sr_dwc_slaveWREADY(sr_dwc_slaveWREADY),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst),
	.wrFifoDataEmpty_i(wrFifoDataEmpty_i),
	.wrFifoDataEmpty(wrFifoDataEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_SlvAxi4ProtConvWrite_Z8 */

module caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0 (
  decrNumCombRd_0_sqmuxa_1_out,
  sr_dwc_slaveRVALID,
  rdFifoIdFull,
  rdFifoIdEmpty,
  sr_dwc_slaveARREADY,
  SLV_CLK,
  sysReset_arst
)
;
input decrNumCombRd_0_sqmuxa_1_out ;
input sr_dwc_slaveRVALID ;
output rdFifoIdFull ;
output rdFifoIdEmpty ;
input sr_dwc_slaveARREADY ;
input SLV_CLK ;
input sysReset_arst ;
wire decrNumCombRd_0_sqmuxa_1_out ;
wire sr_dwc_slaveRVALID ;
wire rdFifoIdFull ;
wire rdFifoIdEmpty ;
wire sr_dwc_slaveARREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire [4:0] fifoSpace_Z;
wire [4:0] SUM_1;
wire [4:4] SUM_1_0;
wire fifoWrite_f1_Z ;
wire fifoWrite_f1_i ;
wire VCC ;
wire GND ;
wire un1_fifoEmpty20_i ;
wire un1_fifoOneAvail14_2_i ;
wire CO2_1 ;
wire fifoSpace_0_sqmuxa_Z ;
wire un1_fifoSpace_7_3_Z ;
wire ANC1 ;
wire un1_fifoSpace_8_1 ;
wire CO1 ;
wire ANC1_0 ;
wire fifoEmpty7_0_Z ;
wire fifoEmpty13_Z ;
wire fifoEmpty7_Z ;
wire un1_fifoSpace_8_Z ;
wire un1_fifoSpace_7_Z ;
wire fifoRdAddr_0_sqmuxa_Z ;
wire CO0 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
  CFG1 fifoEmpty_RNO (
	.A(fifoWrite_f1_Z),
	.Y(fifoWrite_f1_i)
);
defparam fifoEmpty_RNO.INIT=2'h1;
// @26:134
  SLE fifoWrite_f1 (
	.Q(fifoWrite_f1_Z),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveARREADY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:142
  SLE fifoEmpty (
	.Q(rdFifoIdEmpty),
	.ADn(GND),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrite_f1_i),
	.EN(un1_fifoEmpty20_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE fifoFull (
	.Q(rdFifoIdFull),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveARREADY),
	.EN(un1_fifoOneAvail14_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[4]  (
	.Q(fifoSpace_Z[4]),
	.ADn(GND),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[3]  (
	.Q(fifoSpace_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[2]  (
	.Q(fifoSpace_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[1]  (
	.Q(fifoSpace_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[0]  (
	.Q(fifoSpace_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[4]  (
	.A(fifoSpace_Z[4]),
	.B(fifoSpace_Z[3]),
	.C(SUM_1_0[4]),
	.D(CO2_1),
	.Y(SUM_1[4])
);
defparam \un1_fifoSpace_11_1.SUM[4] .INIT=16'h69A9;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM_1_0[4]  (
	.A(fifoSpace_0_sqmuxa_Z),
	.B(fifoSpace_Z[3]),
	.C(un1_fifoSpace_7_3_Z),
	.Y(SUM_1_0[4])
);
defparam \un1_fifoSpace_11_1.SUM_1_0[4] .INIT=8'h57;
// @26:194
  CFG3 \un1_fifoSpace_11_1.CO1  (
	.A(ANC1),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(un1_fifoSpace_8_1),
	.Y(CO1)
);
defparam \un1_fifoSpace_11_1.CO1 .INIT=8'hAE;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[3]  (
	.A(fifoSpace_Z[3]),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(CO2_1),
	.Y(SUM_1[3])
);
defparam \un1_fifoSpace_11_1.SUM[3] .INIT=8'h96;
// @26:194
  CFG2 \un1_fifoSpace_11_1.ANC1_0  (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[1]),
	.Y(ANC1_0)
);
defparam \un1_fifoSpace_11_1.ANC1_0 .INIT=4'h8;
// @26:155
  CFG2 fifoEmpty7_0 (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[4]),
	.Y(fifoEmpty7_0_Z)
);
defparam fifoEmpty7_0.INIT=4'h2;
// @26:179
  CFG2 un1_fifoSpace_7_3_1 (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[1]),
	.Y(un1_fifoSpace_8_1)
);
defparam un1_fifoSpace_7_3_1.INIT=4'h1;
// @26:179
  CFG3 un1_fifoSpace_7_3 (
	.A(fifoSpace_Z[2]),
	.B(un1_fifoSpace_8_1),
	.C(fifoSpace_Z[4]),
	.Y(un1_fifoSpace_7_3_Z)
);
defparam un1_fifoSpace_7_3.INIT=8'h40;
// @26:153
  CFG4 fifoEmpty13 (
	.A(fifoSpace_Z[3]),
	.B(fifoEmpty7_0_Z),
	.C(fifoSpace_Z[1]),
	.D(fifoSpace_Z[2]),
	.Y(fifoEmpty13_Z)
);
defparam fifoEmpty13.INIT=16'h0004;
// @26:155
  CFG4 fifoEmpty7 (
	.A(fifoSpace_Z[3]),
	.B(fifoEmpty7_0_Z),
	.C(fifoSpace_Z[1]),
	.D(fifoSpace_Z[2]),
	.Y(fifoEmpty7_Z)
);
defparam fifoEmpty7.INIT=16'h8000;
// @26:214
  CFG4 un1_fifoSpace_8 (
	.A(fifoSpace_Z[2]),
	.B(fifoSpace_Z[4]),
	.C(un1_fifoSpace_8_1),
	.D(fifoSpace_Z[3]),
	.Y(un1_fifoSpace_8_Z)
);
defparam un1_fifoSpace_8.INIT=16'h0010;
// @26:179
  CFG2 un1_fifoSpace_7 (
	.A(un1_fifoSpace_7_3_Z),
	.B(fifoSpace_Z[3]),
	.Y(un1_fifoSpace_7_Z)
);
defparam un1_fifoSpace_7.INIT=4'h2;
// @26:403
  CFG4 fifoRdAddr_0_sqmuxa (
	.A(un1_fifoSpace_7_Z),
	.B(sr_dwc_slaveRVALID),
	.C(sr_dwc_slaveARREADY),
	.D(decrNumCombRd_0_sqmuxa_1_out),
	.Y(fifoRdAddr_0_sqmuxa_Z)
);
defparam fifoRdAddr_0_sqmuxa.INIT=16'h0400;
// @26:403
  CFG4 fifoSpace_0_sqmuxa (
	.A(un1_fifoSpace_8_Z),
	.B(sr_dwc_slaveRVALID),
	.C(sr_dwc_slaveARREADY),
	.D(decrNumCombRd_0_sqmuxa_1_out),
	.Y(fifoSpace_0_sqmuxa_Z)
);
defparam fifoSpace_0_sqmuxa.INIT=16'h1050;
// @26:194
  CFG4 \un1_fifoSpace_11_1.ANC1  (
	.A(ANC1_0),
	.B(sr_dwc_slaveRVALID),
	.C(decrNumCombRd_0_sqmuxa_1_out),
	.D(sr_dwc_slaveARREADY),
	.Y(ANC1)
);
defparam \un1_fifoSpace_11_1.ANC1 .INIT=16'h2A80;
// @26:194
  CFG4 \un1_fifoSpace_11_1.ANB0  (
	.A(fifoSpace_Z[0]),
	.B(sr_dwc_slaveRVALID),
	.C(decrNumCombRd_0_sqmuxa_1_out),
	.D(sr_dwc_slaveARREADY),
	.Y(CO0)
);
defparam \un1_fifoSpace_11_1.ANB0 .INIT=16'h2A80;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[1]  (
	.A(fifoSpace_0_sqmuxa_Z),
	.B(fifoSpace_Z[1]),
	.C(CO0),
	.Y(SUM_1[1])
);
defparam \un1_fifoSpace_11_1.SUM[1] .INIT=8'h96;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[0]  (
	.A(fifoRdAddr_0_sqmuxa_Z),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(fifoSpace_Z[0]),
	.Y(SUM_1[0])
);
defparam \un1_fifoSpace_11_1.SUM[0] .INIT=8'h1E;
// @26:142
  CFG4 fifoEmpty_RNO_0 (
	.A(sr_dwc_slaveRVALID),
	.B(decrNumCombRd_0_sqmuxa_1_out),
	.C(fifoWrite_f1_Z),
	.D(fifoEmpty7_Z),
	.Y(un1_fifoEmpty20_i)
);
defparam fifoEmpty_RNO_0.INIT=16'h7870;
// @26:171
  CFG4 fifoFull_RNO (
	.A(fifoEmpty13_Z),
	.B(sr_dwc_slaveRVALID),
	.C(decrNumCombRd_0_sqmuxa_1_out),
	.D(sr_dwc_slaveARREADY),
	.Y(un1_fifoOneAvail14_2_i)
);
defparam fifoFull_RNO.INIT=16'h2AC0;
// @26:194
  CFG4 \un1_fifoSpace_11_1.CO2_1  (
	.A(un1_fifoSpace_8_1),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_0_sqmuxa_Z),
	.D(ANC1),
	.Y(CO2_1)
);
defparam \un1_fifoSpace_11_1.CO2_1 .INIT=16'hDCD0;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM[2]  (
	.A(fifoSpace_Z[2]),
	.B(fifoSpace_0_sqmuxa_Z),
	.C(CO1),
	.Y(SUM_1[2])
);
defparam \un1_fifoSpace_11_1.SUM[2] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0 */

module caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s (
  sr_dwc_slaveRDATA,
  SLAVE_RDATA,
  d_fifoRdAddr,
  fifoWrAddr,
  N_938_i,
  SLAVE_RREADY,
  SLV_CLK
)
;
output [31:0] sr_dwc_slaveRDATA ;
input [31:0] SLAVE_RDATA ;
input [3:1] d_fifoRdAddr ;
input [3:0] fifoWrAddr ;
input N_938_i ;
input SLAVE_RREADY ;
input SLV_CLK ;
wire N_938_i ;
wire SLAVE_RREADY ;
wire SLV_CLK ;
wire [11:8] mem_mem_0_2_R_DATA_0;
wire GND ;
wire VCC ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
// @18:96
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(SLV_CLK),
	.W_ADDR({GND, GND, fifoWrAddr[3:0]}),
	.W_EN(SLAVE_RREADY),
	.W_DATA(SLAVE_RDATA[11:0]),
	.BLK_EN(VCC),
	.R_CLK(SLV_CLK),
	.R_ADDR({GND, GND, d_fifoRdAddr[3:1], N_938_i}),
	.R_DATA(sr_dwc_slaveRDATA[11:0]),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[35:0]%16%32%SPEED%0%0%MICRO_RAM";
// @18:96
  RAM64x12 mem_mem_0_1 (
	.BUSY_FB(GND),
	.W_CLK(SLV_CLK),
	.W_ADDR({GND, GND, fifoWrAddr[3:0]}),
	.W_EN(SLAVE_RREADY),
	.W_DATA(SLAVE_RDATA[23:12]),
	.BLK_EN(VCC),
	.R_CLK(SLV_CLK),
	.R_ADDR({GND, GND, d_fifoRdAddr[3:1], N_938_i}),
	.R_DATA(sr_dwc_slaveRDATA[23:12]),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC1)
);
defparam mem_mem_0_1.RAMINDEX="mem[35:0]%16%32%SPEED%0%1%MICRO_RAM";
// @18:96
  RAM64x12 mem_mem_0_2 (
	.BUSY_FB(GND),
	.W_CLK(SLV_CLK),
	.W_ADDR({GND, GND, fifoWrAddr[3:0]}),
	.W_EN(SLAVE_RREADY),
	.W_DATA({GND, GND, GND, GND, SLAVE_RDATA[31:24]}),
	.BLK_EN(VCC),
	.R_CLK(SLV_CLK),
	.R_ADDR({GND, GND, d_fifoRdAddr[3:1], N_938_i}),
	.R_DATA({mem_mem_0_2_R_DATA_0[11:8], sr_dwc_slaveRDATA[31:24]}),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC2)
);
defparam mem_mem_0_2.RAMINDEX="mem[35:0]%16%32%SPEED%0%2%MICRO_RAM";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s */

module caxi4interconnect_FifoDualPort_0_2s_4s_36s_1 (
  SLAVE_RDATA,
  sr_dwc_slaveRDATA,
  decrNumCombRd_0_sqmuxa,
  rdFifoDataFull,
  rdFifoDataEmpty,
  SLAVE_RREADY,
  SLV_CLK,
  sysReset_arst
)
;
input [31:0] SLAVE_RDATA ;
output [31:0] sr_dwc_slaveRDATA ;
input decrNumCombRd_0_sqmuxa ;
output rdFifoDataFull ;
output rdFifoDataEmpty ;
input SLAVE_RREADY ;
input SLV_CLK ;
input sysReset_arst ;
wire decrNumCombRd_0_sqmuxa ;
wire rdFifoDataFull ;
wire rdFifoDataEmpty ;
wire SLAVE_RREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire [4:0] fifoSpace_Z;
wire [4:0] SUM_2;
wire [3:1] fifoRdAddr_Z;
wire [3:0] fifoWrAddr_Z;
wire [3:1] fifoWrAddr_23;
wire [1:1] SUM_0;
wire [3:1] d_fifoRdAddr;
wire [4:2] SUM_1;
wire fifoWrite_f1_Z ;
wire fifoWrite_f1_i ;
wire VCC ;
wire GND ;
wire un1_fifoEmpty66_i ;
wire un1_fifoOneAvail54_2_i ;
wire N_50 ;
wire un1_fifoWrite_2_i ;
wire CO0 ;
wire N_938_i ;
wire N_939_i ;
wire N_52 ;
wire N_51 ;
wire un1_fifoSpace_8_Z ;
wire un1_fifoSpace_8_1 ;
wire CO2_0 ;
wire un1_fifoSpace_7_3_Z ;
wire CO2 ;
wire fifoOneAvail54 ;
wire ANC1 ;
wire fifoEmpty53_0_Z ;
wire fifoEmpty59_0_Z ;
wire fifoEmpty53_1_Z ;
wire fifoRdAddr_0_sqmuxa_Z ;
wire CO0_0 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
  CFG1 fifoEmpty_RNO (
	.A(fifoWrite_f1_Z),
	.Y(fifoWrite_f1_i)
);
defparam fifoEmpty_RNO.INIT=2'h1;
// @26:134
  SLE fifoWrite_f1 (
	.Q(fifoWrite_f1_Z),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SLAVE_RREADY),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[2]  (
	.Q(fifoSpace_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[1]  (
	.Q(fifoSpace_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[0]  (
	.Q(fifoSpace_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:142
  SLE fifoEmpty (
	.Q(rdFifoDataEmpty),
	.ADn(GND),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrite_f1_i),
	.EN(un1_fifoEmpty66_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE fifoFull (
	.Q(rdFifoDataFull),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SLAVE_RREADY),
	.EN(un1_fifoOneAvail54_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[4]  (
	.Q(fifoSpace_Z[4]),
	.ADn(GND),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoSpace[3]  (
	.Q(fifoSpace_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(SUM_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoRdAddr[1]  (
	.Q(fifoRdAddr_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_50),
	.EN(un1_fifoWrite_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoRdAddr[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_938_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoWrAddr[3]  (
	.Q(fifoWrAddr_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrAddr_23[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoWrAddr[2]  (
	.Q(fifoWrAddr_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrAddr_23[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoWrAddr[1]  (
	.Q(fifoWrAddr_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(fifoWrAddr_23[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoWrAddr[0]  (
	.Q(fifoWrAddr_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_939_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoRdAddr[3]  (
	.Q(fifoRdAddr_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_52),
	.EN(un1_fifoWrite_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:171
  SLE \fifoRdAddr[2]  (
	.Q(fifoRdAddr_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_51),
	.EN(un1_fifoWrite_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM_0[1]  (
	.A(SLAVE_RREADY),
	.B(fifoSpace_Z[1]),
	.C(un1_fifoSpace_8_Z),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(SUM_0[1])
);
defparam \un1_fifoSpace_11_1.SUM_0[1] .INIT=16'hCCC6;
// @26:194
  CFG4 \un1_fifoSpace_11_1.CO2_0  (
	.A(fifoSpace_Z[2]),
	.B(SLAVE_RREADY),
	.C(un1_fifoSpace_8_1),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(CO2_0)
);
defparam \un1_fifoSpace_11_1.CO2_0 .INIT=16'h008C;
// @26:179
  CFG4 un1_fifoSpace_7_3 (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_Z[4]),
	.D(fifoSpace_Z[0]),
	.Y(un1_fifoSpace_7_3_Z)
);
defparam un1_fifoSpace_7_3.INIT=16'h0010;
// @26:390
  CFG3 \genblk1.d_fifoRdAddr[1]  (
	.A(CO0),
	.B(un1_fifoWrite_2_i),
	.C(fifoRdAddr_Z[1]),
	.Y(d_fifoRdAddr[1])
);
defparam \genblk1.d_fifoRdAddr[1] .INIT=8'h78;
// @26:390
  CFG4 \genblk1.d_fifoRdAddr[2]  (
	.A(CO0),
	.B(un1_fifoWrite_2_i),
	.C(fifoRdAddr_Z[2]),
	.D(fifoRdAddr_Z[1]),
	.Y(d_fifoRdAddr[2])
);
defparam \genblk1.d_fifoRdAddr[2] .INIT=16'h78F0;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[4]  (
	.A(fifoSpace_Z[4]),
	.B(fifoSpace_Z[3]),
	.C(SUM_1[4]),
	.D(CO2),
	.Y(SUM_2[4])
);
defparam \un1_fifoSpace_11_1.SUM[4] .INIT=16'h969A;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM_1[4]  (
	.A(un1_fifoSpace_8_Z),
	.B(fifoOneAvail54),
	.C(fifoSpace_Z[3]),
	.D(un1_fifoSpace_7_3_Z),
	.Y(SUM_1[4])
);
defparam \un1_fifoSpace_11_1.SUM_1[4] .INIT=16'h4440;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[2]  (
	.A(fifoOneAvail54),
	.B(fifoSpace_Z[2]),
	.C(SUM_1[2]),
	.D(ANC1),
	.Y(SUM_2[2])
);
defparam \un1_fifoSpace_11_1.SUM[2] .INIT=16'h936C;
// @26:194
  CFG3 \un1_fifoSpace_11_1.SUM_1[2]  (
	.A(un1_fifoSpace_8_Z),
	.B(ANC1),
	.C(un1_fifoSpace_8_1),
	.Y(SUM_1[2])
);
defparam \un1_fifoSpace_11_1.SUM_1[2] .INIT=8'h56;
// @26:194
  CFG3 \un1_fifoSpace_11_1.CO2  (
	.A(ANC1),
	.B(fifoSpace_Z[2]),
	.C(CO2_0),
	.Y(CO2)
);
defparam \un1_fifoSpace_11_1.CO2 .INIT=8'hF8;
// @26:155
  CFG2 fifoEmpty53_0 (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[4]),
	.Y(fifoEmpty53_0_Z)
);
defparam fifoEmpty53_0.INIT=4'h2;
// @26:179
  CFG2 un1_fifoSpace_7_3_1 (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[1]),
	.Y(un1_fifoSpace_8_1)
);
defparam un1_fifoSpace_7_3_1.INIT=4'h1;
// @26:235
  CFG2 \fifoRdAddr_RNO[1]  (
	.A(CO0),
	.B(fifoRdAddr_Z[1]),
	.Y(N_50)
);
defparam \fifoRdAddr_RNO[1] .INIT=4'h6;
// @26:153
  CFG3 fifoEmpty59_0 (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_Z[3]),
	.Y(fifoEmpty59_0_Z)
);
defparam fifoEmpty59_0.INIT=8'h01;
// @26:155
  CFG3 fifoEmpty53_1 (
	.A(fifoSpace_Z[1]),
	.B(fifoSpace_Z[2]),
	.C(fifoSpace_Z[3]),
	.Y(fifoEmpty53_1_Z)
);
defparam fifoEmpty53_1.INIT=8'h80;
// @26:235
  CFG3 \fifoRdAddr_RNO[2]  (
	.A(fifoRdAddr_Z[2]),
	.B(fifoRdAddr_Z[1]),
	.C(CO0),
	.Y(N_51)
);
defparam \fifoRdAddr_RNO[2] .INIT=8'h6A;
// @26:214
  CFG4 un1_fifoSpace_8 (
	.A(fifoSpace_Z[2]),
	.B(fifoSpace_Z[4]),
	.C(un1_fifoSpace_8_1),
	.D(fifoSpace_Z[3]),
	.Y(un1_fifoSpace_8_Z)
);
defparam un1_fifoSpace_8.INIT=16'h0010;
// @26:235
  CFG4 \fifoRdAddr_RNI6BVL9[3]  (
	.A(fifoRdAddr_Z[3]),
	.B(fifoRdAddr_Z[2]),
	.C(fifoRdAddr_Z[1]),
	.D(CO0),
	.Y(N_52)
);
defparam \fifoRdAddr_RNI6BVL9[3] .INIT=16'h6AAA;
// @26:329
  CFG2 \fifoOneAvail54.fifoOneAvail54  (
	.A(decrNumCombRd_0_sqmuxa),
	.B(SLAVE_RREADY),
	.Y(fifoOneAvail54)
);
defparam \fifoOneAvail54.fifoOneAvail54 .INIT=4'h4;
// @26:403
  CFG4 fifoRdAddr_0_sqmuxa (
	.A(fifoSpace_Z[3]),
	.B(SLAVE_RREADY),
	.C(un1_fifoSpace_7_3_Z),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(fifoRdAddr_0_sqmuxa_Z)
);
defparam fifoRdAddr_0_sqmuxa.INIT=16'h2300;
// @26:194
  CFG4 un1_fifoWrite_2 (
	.A(fifoSpace_Z[3]),
	.B(SLAVE_RREADY),
	.C(un1_fifoSpace_7_3_Z),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(un1_fifoWrite_2_i)
);
defparam un1_fifoWrite_2.INIT=16'hEF00;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[1]  (
	.A(SLAVE_RREADY),
	.B(fifoSpace_Z[0]),
	.C(SUM_0[1]),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(SUM_2[1])
);
defparam \un1_fifoSpace_11_1.SUM[1] .INIT=16'hB478;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[0]  (
	.A(un1_fifoSpace_8_Z),
	.B(fifoOneAvail54),
	.C(fifoSpace_Z[0]),
	.D(fifoRdAddr_0_sqmuxa_Z),
	.Y(SUM_2[0])
);
defparam \un1_fifoSpace_11_1.SUM[0] .INIT=16'h0FB4;
// @26:194
  CFG4 \un1_fifoSpace_11_1.ANC1  (
	.A(fifoSpace_Z[0]),
	.B(fifoSpace_Z[1]),
	.C(decrNumCombRd_0_sqmuxa),
	.D(SLAVE_RREADY),
	.Y(ANC1)
);
defparam \un1_fifoSpace_11_1.ANC1 .INIT=16'h0880;
// @26:194
  CFG4 \fifoWrAddr_23_1.CO0  (
	.A(SLAVE_RREADY),
	.B(fifoWrAddr_Z[0]),
	.C(un1_fifoSpace_8_Z),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(CO0_0)
);
defparam \fifoWrAddr_23_1.CO0 .INIT=16'h8808;
// @26:142
  CFG4 fifoEmpty_RNO_0 (
	.A(fifoWrite_f1_Z),
	.B(fifoEmpty53_0_Z),
	.C(fifoEmpty53_1_Z),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(un1_fifoEmpty66_i)
);
defparam fifoEmpty_RNO_0.INIT=16'h40AA;
// @26:171
  CFG4 fifoFull_RNO (
	.A(fifoEmpty53_0_Z),
	.B(fifoEmpty59_0_Z),
	.C(SLAVE_RREADY),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(un1_fifoOneAvail54_2_i)
);
defparam fifoFull_RNO.INIT=16'h0F80;
// @26:390
  CFG3 \genblk1.d_fifoRdAddr[3]  (
	.A(N_52),
	.B(un1_fifoWrite_2_i),
	.C(fifoRdAddr_Z[3]),
	.Y(d_fifoRdAddr[3])
);
defparam \genblk1.d_fifoRdAddr[3] .INIT=8'hB8;
// @26:194
  CFG2 \fifoWrAddr_23_1.SUM[1]  (
	.A(CO0_0),
	.B(fifoWrAddr_Z[1]),
	.Y(fifoWrAddr_23[1])
);
defparam \fifoWrAddr_23_1.SUM[1] .INIT=4'h6;
// @26:171
  CFG2 \fifoRdAddr_RNI60NH3[0]  (
	.A(un1_fifoWrite_2_i),
	.B(CO0),
	.Y(N_938_i)
);
defparam \fifoRdAddr_RNI60NH3[0] .INIT=4'h6;
// @26:171
  CFG4 \fifoWrAddr_23_1.N_939_i  (
	.A(SLAVE_RREADY),
	.B(fifoWrAddr_Z[0]),
	.C(un1_fifoSpace_8_Z),
	.D(decrNumCombRd_0_sqmuxa),
	.Y(N_939_i)
);
defparam \fifoWrAddr_23_1.N_939_i .INIT=16'h66C6;
// @26:194
  CFG3 \fifoWrAddr_23_1.SUM[2]  (
	.A(fifoWrAddr_Z[1]),
	.B(CO0_0),
	.C(fifoWrAddr_Z[2]),
	.Y(fifoWrAddr_23[2])
);
defparam \fifoWrAddr_23_1.SUM[2] .INIT=8'h78;
// @26:194
  CFG4 \fifoWrAddr_23_1.SUM[3]  (
	.A(fifoWrAddr_Z[1]),
	.B(CO0_0),
	.C(fifoWrAddr_Z[3]),
	.D(fifoWrAddr_Z[2]),
	.Y(fifoWrAddr_23[3])
);
defparam \fifoWrAddr_23_1.SUM[3] .INIT=16'h78F0;
// @26:194
  CFG4 \un1_fifoSpace_11_1.SUM[3]  (
	.A(fifoOneAvail54),
	.B(CO2),
	.C(fifoSpace_Z[3]),
	.D(un1_fifoSpace_8_Z),
	.Y(SUM_2[3])
);
defparam \un1_fifoSpace_11_1.SUM[3] .INIT=16'h3C96;
// @26:403
  caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s \genblk1.DPRam  (
	.sr_dwc_slaveRDATA(sr_dwc_slaveRDATA[31:0]),
	.SLAVE_RDATA(SLAVE_RDATA[31:0]),
	.d_fifoRdAddr(d_fifoRdAddr[3:1]),
	.fifoWrAddr(fifoWrAddr_Z[3:0]),
	.N_938_i(N_938_i),
	.SLAVE_RREADY(SLAVE_RREADY),
	.SLV_CLK(SLV_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_FifoDualPort_0_2s_4s_36s_1 */

module caxi4interconnect_SlvAxi4ProtConvRead_Z9 (
  sr_dwc_slaveRDATA,
  SLAVE_RDATA,
  sr_dwc_slaveARADDR,
  sr_dwc_slaveARBURST_0,
  SLAVE_ARADDR,
  SLAVE_ARREADY,
  sr_dwc_slaveARVALID,
  SLAVE_RREADY_1z,
  SLAVE_RVALID,
  sr_dwc_slaveRVALID,
  sr_dwc_slaveRREADY,
  SLAVE_ARVALID,
  sr_dwc_slaveARREADY,
  SLV_CLK,
  sysReset_arst
)
;
output [31:0] sr_dwc_slaveRDATA ;
input [31:0] SLAVE_RDATA ;
input [31:0] sr_dwc_slaveARADDR ;
input sr_dwc_slaveARBURST_0 ;
output [31:0] SLAVE_ARADDR ;
input SLAVE_ARREADY ;
input sr_dwc_slaveARVALID ;
output SLAVE_RREADY_1z ;
input SLAVE_RVALID ;
output sr_dwc_slaveRVALID ;
input sr_dwc_slaveRREADY ;
output SLAVE_ARVALID ;
output sr_dwc_slaveARREADY ;
input SLV_CLK ;
input sysReset_arst ;
wire sr_dwc_slaveARBURST_0 ;
wire SLAVE_ARREADY ;
wire sr_dwc_slaveARVALID ;
wire SLAVE_RREADY_1z ;
wire SLAVE_RVALID ;
wire sr_dwc_slaveRVALID ;
wire sr_dwc_slaveRREADY ;
wire SLAVE_ARVALID ;
wire sr_dwc_slaveARREADY ;
wire SLV_CLK ;
wire sysReset_arst ;
wire [7:0] numCombRd_Z;
wire [7:7] numCombRd_s_Z;
wire [6:0] numCombRd_s;
wire [7:0] numTransRd_Z;
wire [7:0] numTransRd_s;
wire [31:31] newAddrRd_s_Z;
wire [30:0] newAddrRd_s;
wire [0:0] currStateRdSD_Z;
wire [0:0] un1_nextStateRdSD_1_sqmuxa_1_i;
wire [0:0] latARBURST_Z;
wire [6:0] numTransRd_cry;
wire [0:0] numTransRd_RNIEAALP_Y;
wire [1:1] numTransRd_RNITL9291_Y;
wire [2:2] numTransRd_RNID29FO1_Y;
wire [3:3] numTransRd_RNIUF8S72_Y;
wire [4:4] numTransRd_RNIGU79N2_Y;
wire [5:5] numTransRd_RNI3E7M63_Y;
wire [7:7] numTransRd_RNO_FCO;
wire [7:7] numTransRd_RNO_Y;
wire [6:6] numTransRd_RNINU63M3_Y;
wire [0:0] numCombRd_cry_cy_S;
wire [0:0] numCombRd_cry_cy_Y;
wire [6:0] numCombRd_cry_Z;
wire [6:0] numCombRd_cry_Y;
wire [7:7] numCombRd_s_FCO;
wire [7:7] numCombRd_s_Y;
wire [30:0] newAddrRd_cry_Z;
wire [30:0] newAddrRd_cry_Y;
wire [31:31] newAddrRd_s_FCO;
wire [31:31] newAddrRd_s_Y;
wire VCC ;
wire numCombRde ;
wire GND ;
wire numTransRde ;
wire un1_newAddrRd110_i ;
wire int_slaveRLAST_i ;
wire N_159_i ;
wire numTransRd_cry_cy ;
wire nextStateARd_0_sqmuxa_1_RNI00B8A_S ;
wire nextStateARd_0_sqmuxa_1_RNI00B8A_Y ;
wire nextStateARd_0_sqmuxa_1_Z ;
wire numCombRd_cry_cy ;
wire newAddrRd_s_469_FCO ;
wire newAddrRd_s_469_S ;
wire newAddrRd_s_469_Y ;
wire rdFifoDataEmpty ;
wire decrNumCombRd_0_sqmuxa_Z ;
wire SLAVE_ARLEN11_3_Z ;
wire nextStateARd_0_sqmuxa_Z ;
wire rdFifoDataFull ;
wire rdFifoIdFull ;
wire int_slaveRLAST6_5_Z ;
wire int_slaveRLAST6_4_Z ;
wire SLAVE_ARLEN11_4_Z ;
wire SLAVE_ARLEN11_Z ;
wire rdFifoIdEmpty ;
wire N_133_i ;
wire decrNumCombRd_0_sqmuxa_1_out ;
wire N_140_i ;
wire N_55 ;
wire N_54 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
// @78:512
  SLE \numCombRd[7]  (
	.Q(numCombRd_Z[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numCombRd_s_Z[7]),
	.EN(numCombRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:512
  SLE \numCombRd[6]  (
	.Q(numCombRd_Z[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numCombRd_s[6]),
	.EN(numCombRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:512
  SLE \numCombRd[5]  (
	.Q(numCombRd_Z[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numCombRd_s[5]),
	.EN(numCombRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:512
  SLE \numCombRd[4]  (
	.Q(numCombRd_Z[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numCombRd_s[4]),
	.EN(numCombRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:512
  SLE \numCombRd[3]  (
	.Q(numCombRd_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numCombRd_s[3]),
	.EN(numCombRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:512
  SLE \numCombRd[2]  (
	.Q(numCombRd_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numCombRd_s[2]),
	.EN(numCombRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:512
  SLE \numCombRd[1]  (
	.Q(numCombRd_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numCombRd_s[1]),
	.EN(numCombRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:512
  SLE \numCombRd[0]  (
	.Q(numCombRd_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numCombRd_s[0]),
	.EN(numCombRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:233
  SLE \numTransRd[7]  (
	.Q(numTransRd_Z[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTransRd_s[7]),
	.EN(numTransRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:233
  SLE \numTransRd[6]  (
	.Q(numTransRd_Z[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTransRd_s[6]),
	.EN(numTransRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:233
  SLE \numTransRd[5]  (
	.Q(numTransRd_Z[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTransRd_s[5]),
	.EN(numTransRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:233
  SLE \numTransRd[4]  (
	.Q(numTransRd_Z[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTransRd_s[4]),
	.EN(numTransRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:233
  SLE \numTransRd[3]  (
	.Q(numTransRd_Z[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTransRd_s[3]),
	.EN(numTransRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:233
  SLE \numTransRd[2]  (
	.Q(numTransRd_Z[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTransRd_s[2]),
	.EN(numTransRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:233
  SLE \numTransRd[1]  (
	.Q(numTransRd_Z[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTransRd_s[1]),
	.EN(numTransRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:233
  SLE \numTransRd[0]  (
	.Q(numTransRd_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(numTransRd_s[0]),
	.EN(numTransRde),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[31]  (
	.Q(SLAVE_ARADDR[31]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s_Z[31]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[30]  (
	.Q(SLAVE_ARADDR[30]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[30]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[29]  (
	.Q(SLAVE_ARADDR[29]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[29]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[28]  (
	.Q(SLAVE_ARADDR[28]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[28]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[27]  (
	.Q(SLAVE_ARADDR[27]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[27]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[26]  (
	.Q(SLAVE_ARADDR[26]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[26]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[25]  (
	.Q(SLAVE_ARADDR[25]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[25]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[24]  (
	.Q(SLAVE_ARADDR[24]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[24]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[23]  (
	.Q(SLAVE_ARADDR[23]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[23]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[22]  (
	.Q(SLAVE_ARADDR[22]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[22]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[21]  (
	.Q(SLAVE_ARADDR[21]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[21]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[20]  (
	.Q(SLAVE_ARADDR[20]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[20]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[19]  (
	.Q(SLAVE_ARADDR[19]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[19]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[18]  (
	.Q(SLAVE_ARADDR[18]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[18]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[17]  (
	.Q(SLAVE_ARADDR[17]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[17]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[16]  (
	.Q(SLAVE_ARADDR[16]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[16]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[15]  (
	.Q(SLAVE_ARADDR[15]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[15]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[14]  (
	.Q(SLAVE_ARADDR[14]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[14]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[13]  (
	.Q(SLAVE_ARADDR[13]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[13]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[12]  (
	.Q(SLAVE_ARADDR[12]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[12]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[11]  (
	.Q(SLAVE_ARADDR[11]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[11]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[10]  (
	.Q(SLAVE_ARADDR[10]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[10]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[9]  (
	.Q(SLAVE_ARADDR[9]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[9]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[8]  (
	.Q(SLAVE_ARADDR[8]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[8]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[7]  (
	.Q(SLAVE_ARADDR[7]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[7]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[6]  (
	.Q(SLAVE_ARADDR[6]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[6]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[5]  (
	.Q(SLAVE_ARADDR[5]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[5]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[4]  (
	.Q(SLAVE_ARADDR[4]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[4]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[3]  (
	.Q(SLAVE_ARADDR[3]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[3]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[2]  (
	.Q(SLAVE_ARADDR[2]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[2]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[1]  (
	.Q(SLAVE_ARADDR[1]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[1]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:260
  SLE \newAddrRd[0]  (
	.Q(SLAVE_ARADDR[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(newAddrRd_s[0]),
	.EN(un1_newAddrRd110_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:532
  SLE \currStateRdSD[0]  (
	.Q(currStateRdSD_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(int_slaveRLAST_i),
	.EN(un1_nextStateRdSD_1_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:313
  SLE \latARBURST[0]  (
	.Q(latARBURST_Z[0]),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(sr_dwc_slaveARBURST_0),
	.EN(sr_dwc_slaveARREADY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @78:341
  SLE \currStateARd[0]  (
	.Q(SLAVE_ARVALID),
	.ADn(VCC),
	.ALn(sysReset_arst),
	.CLK(SLV_CLK),
	.D(N_159_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @80:249
  ARI1 nextStateARd_0_sqmuxa_1_RNI00B8A (
	.FCO(numTransRd_cry_cy),
	.S(nextStateARd_0_sqmuxa_1_RNI00B8A_S),
	.Y(nextStateARd_0_sqmuxa_1_RNI00B8A_Y),
	.B(SLAVE_ARVALID),
	.C(nextStateARd_0_sqmuxa_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam nextStateARd_0_sqmuxa_1_RNI00B8A.INIT=20'h4DD00;
// @80:249
  ARI1 \numTransRd_RNIEAALP[0]  (
	.FCO(numTransRd_cry[0]),
	.S(numTransRd_s[0]),
	.Y(numTransRd_RNIEAALP_Y[0]),
	.B(numTransRd_Z[0]),
	.C(nextStateARd_0_sqmuxa_1_Z),
	.D(SLAVE_ARVALID),
	.A(VCC),
	.FCI(numTransRd_cry_cy)
);
defparam \numTransRd_RNIEAALP[0] .INIT=20'h6DF00;
// @80:249
  ARI1 \numTransRd_RNITL9291[1]  (
	.FCO(numTransRd_cry[1]),
	.S(numTransRd_s[1]),
	.Y(numTransRd_RNITL9291_Y[1]),
	.B(nextStateARd_0_sqmuxa_1_RNI00B8A_Y),
	.C(numTransRd_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(numTransRd_cry[0])
);
defparam \numTransRd_RNITL9291[1] .INIT=20'h6BB00;
// @80:249
  ARI1 \numTransRd_RNID29FO1[2]  (
	.FCO(numTransRd_cry[2]),
	.S(numTransRd_s[2]),
	.Y(numTransRd_RNID29FO1_Y[2]),
	.B(nextStateARd_0_sqmuxa_1_RNI00B8A_Y),
	.C(numTransRd_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(numTransRd_cry[1])
);
defparam \numTransRd_RNID29FO1[2] .INIT=20'h6BB00;
// @80:249
  ARI1 \numTransRd_RNIUF8S72[3]  (
	.FCO(numTransRd_cry[3]),
	.S(numTransRd_s[3]),
	.Y(numTransRd_RNIUF8S72_Y[3]),
	.B(nextStateARd_0_sqmuxa_1_RNI00B8A_Y),
	.C(numTransRd_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(numTransRd_cry[2])
);
defparam \numTransRd_RNIUF8S72[3] .INIT=20'h6BB00;
// @80:249
  ARI1 \numTransRd_RNIGU79N2[4]  (
	.FCO(numTransRd_cry[4]),
	.S(numTransRd_s[4]),
	.Y(numTransRd_RNIGU79N2_Y[4]),
	.B(nextStateARd_0_sqmuxa_1_RNI00B8A_Y),
	.C(numTransRd_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(numTransRd_cry[3])
);
defparam \numTransRd_RNIGU79N2[4] .INIT=20'h6BB00;
// @80:249
  ARI1 \numTransRd_RNI3E7M63[5]  (
	.FCO(numTransRd_cry[5]),
	.S(numTransRd_s[5]),
	.Y(numTransRd_RNI3E7M63_Y[5]),
	.B(nextStateARd_0_sqmuxa_1_RNI00B8A_Y),
	.C(numTransRd_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(numTransRd_cry[4])
);
defparam \numTransRd_RNI3E7M63[5] .INIT=20'h6BB00;
// @80:249
  ARI1 \numTransRd_RNO[7]  (
	.FCO(numTransRd_RNO_FCO[7]),
	.S(numTransRd_s[7]),
	.Y(numTransRd_RNO_Y[7]),
	.B(nextStateARd_0_sqmuxa_1_RNI00B8A_Y),
	.C(numTransRd_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(numTransRd_cry[6])
);
defparam \numTransRd_RNO[7] .INIT=20'h4BB00;
// @80:249
  ARI1 \numTransRd_RNINU63M3[6]  (
	.FCO(numTransRd_cry[6]),
	.S(numTransRd_s[6]),
	.Y(numTransRd_RNINU63M3_Y[6]),
	.B(nextStateARd_0_sqmuxa_1_RNI00B8A_Y),
	.C(numTransRd_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(numTransRd_cry[5])
);
defparam \numTransRd_RNINU63M3[6] .INIT=20'h6BB00;
// @78:512
  ARI1 \numCombRd_cry_cy[0]  (
	.FCO(numCombRd_cry_cy),
	.S(numCombRd_cry_cy_S[0]),
	.Y(numCombRd_cry_cy_Y[0]),
	.B(currStateRdSD_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \numCombRd_cry_cy[0] .INIT=20'h45500;
// @78:512
  ARI1 \numCombRd_cry[0]  (
	.FCO(numCombRd_cry_Z[0]),
	.S(numCombRd_s[0]),
	.Y(numCombRd_cry_Y[0]),
	.B(currStateRdSD_Z[0]),
	.C(numCombRd_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(numCombRd_cry_cy)
);
defparam \numCombRd_cry[0] .INIT=20'h67700;
// @78:512
  ARI1 \numCombRd_cry[1]  (
	.FCO(numCombRd_cry_Z[1]),
	.S(numCombRd_s[1]),
	.Y(numCombRd_cry_Y[1]),
	.B(currStateRdSD_Z[0]),
	.C(numCombRd_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(numCombRd_cry_Z[0])
);
defparam \numCombRd_cry[1] .INIT=20'h67700;
// @78:512
  ARI1 \numCombRd_cry[2]  (
	.FCO(numCombRd_cry_Z[2]),
	.S(numCombRd_s[2]),
	.Y(numCombRd_cry_Y[2]),
	.B(currStateRdSD_Z[0]),
	.C(numCombRd_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(numCombRd_cry_Z[1])
);
defparam \numCombRd_cry[2] .INIT=20'h67700;
// @78:512
  ARI1 \numCombRd_cry[3]  (
	.FCO(numCombRd_cry_Z[3]),
	.S(numCombRd_s[3]),
	.Y(numCombRd_cry_Y[3]),
	.B(currStateRdSD_Z[0]),
	.C(numCombRd_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(numCombRd_cry_Z[2])
);
defparam \numCombRd_cry[3] .INIT=20'h67700;
// @78:512
  ARI1 \numCombRd_cry[4]  (
	.FCO(numCombRd_cry_Z[4]),
	.S(numCombRd_s[4]),
	.Y(numCombRd_cry_Y[4]),
	.B(currStateRdSD_Z[0]),
	.C(numCombRd_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(numCombRd_cry_Z[3])
);
defparam \numCombRd_cry[4] .INIT=20'h67700;
// @78:512
  ARI1 \numCombRd_cry[5]  (
	.FCO(numCombRd_cry_Z[5]),
	.S(numCombRd_s[5]),
	.Y(numCombRd_cry_Y[5]),
	.B(currStateRdSD_Z[0]),
	.C(numCombRd_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(numCombRd_cry_Z[4])
);
defparam \numCombRd_cry[5] .INIT=20'h67700;
// @78:512
  ARI1 \numCombRd_s[7]  (
	.FCO(numCombRd_s_FCO[7]),
	.S(numCombRd_s_Z[7]),
	.Y(numCombRd_s_Y[7]),
	.B(currStateRdSD_Z[0]),
	.C(numCombRd_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(numCombRd_cry_Z[6])
);
defparam \numCombRd_s[7] .INIT=20'h47700;
// @78:512
  ARI1 \numCombRd_cry[6]  (
	.FCO(numCombRd_cry_Z[6]),
	.S(numCombRd_s[6]),
	.Y(numCombRd_cry_Y[6]),
	.B(currStateRdSD_Z[0]),
	.C(numCombRd_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(numCombRd_cry_Z[5])
);
defparam \numCombRd_cry[6] .INIT=20'h67700;
// @78:260
  ARI1 newAddrRd_s_469 (
	.FCO(newAddrRd_s_469_FCO),
	.S(newAddrRd_s_469_S),
	.Y(newAddrRd_s_469_Y),
	.B(SLAVE_ARVALID),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam newAddrRd_s_469.INIT=20'h4AA00;
// @78:260
  ARI1 \newAddrRd_cry[0]  (
	.FCO(newAddrRd_cry_Z[0]),
	.S(newAddrRd_s[0]),
	.Y(newAddrRd_cry_Y[0]),
	.B(SLAVE_ARADDR[0]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[0]),
	.A(VCC),
	.FCI(newAddrRd_s_469_FCO)
);
defparam \newAddrRd_cry[0] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[1]  (
	.FCO(newAddrRd_cry_Z[1]),
	.S(newAddrRd_s[1]),
	.Y(newAddrRd_cry_Y[1]),
	.B(SLAVE_ARADDR[1]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[1]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[0])
);
defparam \newAddrRd_cry[1] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[2]  (
	.FCO(newAddrRd_cry_Z[2]),
	.S(newAddrRd_s[2]),
	.Y(newAddrRd_cry_Y[2]),
	.B(SLAVE_ARADDR[2]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[2]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[1])
);
defparam \newAddrRd_cry[2] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[3]  (
	.FCO(newAddrRd_cry_Z[3]),
	.S(newAddrRd_s[3]),
	.Y(newAddrRd_cry_Y[3]),
	.B(SLAVE_ARADDR[3]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[3]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[2])
);
defparam \newAddrRd_cry[3] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[4]  (
	.FCO(newAddrRd_cry_Z[4]),
	.S(newAddrRd_s[4]),
	.Y(newAddrRd_cry_Y[4]),
	.B(SLAVE_ARADDR[4]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[4]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[3])
);
defparam \newAddrRd_cry[4] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[5]  (
	.FCO(newAddrRd_cry_Z[5]),
	.S(newAddrRd_s[5]),
	.Y(newAddrRd_cry_Y[5]),
	.B(SLAVE_ARADDR[5]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[5]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[4])
);
defparam \newAddrRd_cry[5] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[6]  (
	.FCO(newAddrRd_cry_Z[6]),
	.S(newAddrRd_s[6]),
	.Y(newAddrRd_cry_Y[6]),
	.B(SLAVE_ARADDR[6]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[6]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[5])
);
defparam \newAddrRd_cry[6] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[7]  (
	.FCO(newAddrRd_cry_Z[7]),
	.S(newAddrRd_s[7]),
	.Y(newAddrRd_cry_Y[7]),
	.B(SLAVE_ARADDR[7]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[7]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[6])
);
defparam \newAddrRd_cry[7] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[8]  (
	.FCO(newAddrRd_cry_Z[8]),
	.S(newAddrRd_s[8]),
	.Y(newAddrRd_cry_Y[8]),
	.B(SLAVE_ARADDR[8]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[8]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[7])
);
defparam \newAddrRd_cry[8] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[9]  (
	.FCO(newAddrRd_cry_Z[9]),
	.S(newAddrRd_s[9]),
	.Y(newAddrRd_cry_Y[9]),
	.B(SLAVE_ARADDR[9]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[9]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[8])
);
defparam \newAddrRd_cry[9] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[10]  (
	.FCO(newAddrRd_cry_Z[10]),
	.S(newAddrRd_s[10]),
	.Y(newAddrRd_cry_Y[10]),
	.B(SLAVE_ARADDR[10]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[10]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[9])
);
defparam \newAddrRd_cry[10] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[11]  (
	.FCO(newAddrRd_cry_Z[11]),
	.S(newAddrRd_s[11]),
	.Y(newAddrRd_cry_Y[11]),
	.B(SLAVE_ARADDR[11]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[11]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[10])
);
defparam \newAddrRd_cry[11] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[12]  (
	.FCO(newAddrRd_cry_Z[12]),
	.S(newAddrRd_s[12]),
	.Y(newAddrRd_cry_Y[12]),
	.B(SLAVE_ARADDR[12]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[12]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[11])
);
defparam \newAddrRd_cry[12] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[13]  (
	.FCO(newAddrRd_cry_Z[13]),
	.S(newAddrRd_s[13]),
	.Y(newAddrRd_cry_Y[13]),
	.B(SLAVE_ARADDR[13]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[13]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[12])
);
defparam \newAddrRd_cry[13] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[14]  (
	.FCO(newAddrRd_cry_Z[14]),
	.S(newAddrRd_s[14]),
	.Y(newAddrRd_cry_Y[14]),
	.B(SLAVE_ARADDR[14]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[14]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[13])
);
defparam \newAddrRd_cry[14] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[15]  (
	.FCO(newAddrRd_cry_Z[15]),
	.S(newAddrRd_s[15]),
	.Y(newAddrRd_cry_Y[15]),
	.B(SLAVE_ARADDR[15]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[15]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[14])
);
defparam \newAddrRd_cry[15] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[16]  (
	.FCO(newAddrRd_cry_Z[16]),
	.S(newAddrRd_s[16]),
	.Y(newAddrRd_cry_Y[16]),
	.B(SLAVE_ARADDR[16]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[16]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[15])
);
defparam \newAddrRd_cry[16] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[17]  (
	.FCO(newAddrRd_cry_Z[17]),
	.S(newAddrRd_s[17]),
	.Y(newAddrRd_cry_Y[17]),
	.B(SLAVE_ARADDR[17]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[17]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[16])
);
defparam \newAddrRd_cry[17] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[18]  (
	.FCO(newAddrRd_cry_Z[18]),
	.S(newAddrRd_s[18]),
	.Y(newAddrRd_cry_Y[18]),
	.B(SLAVE_ARADDR[18]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[18]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[17])
);
defparam \newAddrRd_cry[18] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[19]  (
	.FCO(newAddrRd_cry_Z[19]),
	.S(newAddrRd_s[19]),
	.Y(newAddrRd_cry_Y[19]),
	.B(SLAVE_ARADDR[19]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[19]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[18])
);
defparam \newAddrRd_cry[19] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[20]  (
	.FCO(newAddrRd_cry_Z[20]),
	.S(newAddrRd_s[20]),
	.Y(newAddrRd_cry_Y[20]),
	.B(SLAVE_ARADDR[20]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[20]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[19])
);
defparam \newAddrRd_cry[20] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[21]  (
	.FCO(newAddrRd_cry_Z[21]),
	.S(newAddrRd_s[21]),
	.Y(newAddrRd_cry_Y[21]),
	.B(SLAVE_ARADDR[21]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[21]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[20])
);
defparam \newAddrRd_cry[21] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[22]  (
	.FCO(newAddrRd_cry_Z[22]),
	.S(newAddrRd_s[22]),
	.Y(newAddrRd_cry_Y[22]),
	.B(SLAVE_ARADDR[22]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[22]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[21])
);
defparam \newAddrRd_cry[22] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[23]  (
	.FCO(newAddrRd_cry_Z[23]),
	.S(newAddrRd_s[23]),
	.Y(newAddrRd_cry_Y[23]),
	.B(SLAVE_ARADDR[23]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[23]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[22])
);
defparam \newAddrRd_cry[23] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[24]  (
	.FCO(newAddrRd_cry_Z[24]),
	.S(newAddrRd_s[24]),
	.Y(newAddrRd_cry_Y[24]),
	.B(SLAVE_ARADDR[24]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[24]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[23])
);
defparam \newAddrRd_cry[24] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[25]  (
	.FCO(newAddrRd_cry_Z[25]),
	.S(newAddrRd_s[25]),
	.Y(newAddrRd_cry_Y[25]),
	.B(SLAVE_ARADDR[25]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[25]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[24])
);
defparam \newAddrRd_cry[25] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[26]  (
	.FCO(newAddrRd_cry_Z[26]),
	.S(newAddrRd_s[26]),
	.Y(newAddrRd_cry_Y[26]),
	.B(SLAVE_ARADDR[26]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[26]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[25])
);
defparam \newAddrRd_cry[26] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[27]  (
	.FCO(newAddrRd_cry_Z[27]),
	.S(newAddrRd_s[27]),
	.Y(newAddrRd_cry_Y[27]),
	.B(SLAVE_ARADDR[27]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[27]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[26])
);
defparam \newAddrRd_cry[27] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[28]  (
	.FCO(newAddrRd_cry_Z[28]),
	.S(newAddrRd_s[28]),
	.Y(newAddrRd_cry_Y[28]),
	.B(SLAVE_ARADDR[28]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[28]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[27])
);
defparam \newAddrRd_cry[28] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[29]  (
	.FCO(newAddrRd_cry_Z[29]),
	.S(newAddrRd_s[29]),
	.Y(newAddrRd_cry_Y[29]),
	.B(SLAVE_ARADDR[29]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[29]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[28])
);
defparam \newAddrRd_cry[29] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_s[31]  (
	.FCO(newAddrRd_s_FCO[31]),
	.S(newAddrRd_s_Z[31]),
	.Y(newAddrRd_s_Y[31]),
	.B(SLAVE_ARADDR[31]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[31]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[30])
);
defparam \newAddrRd_s[31] .INIT=20'h4B800;
// @78:260
  ARI1 \newAddrRd_cry[30]  (
	.FCO(newAddrRd_cry_Z[30]),
	.S(newAddrRd_s[30]),
	.Y(newAddrRd_cry_Y[30]),
	.B(SLAVE_ARADDR[30]),
	.C(SLAVE_ARVALID),
	.D(sr_dwc_slaveARADDR[30]),
	.A(VCC),
	.FCI(newAddrRd_cry_Z[29])
);
defparam \newAddrRd_cry[30] .INIT=20'h4B800;
// @78:563
  CFG3 decrNumCombRd_0_sqmuxa (
	.A(currStateRdSD_Z[0]),
	.B(sr_dwc_slaveRREADY),
	.C(rdFifoDataEmpty),
	.Y(decrNumCombRd_0_sqmuxa_Z)
);
defparam decrNumCombRd_0_sqmuxa.INIT=8'h08;
// @78:389
  CFG2 SLAVE_ARLEN11_3 (
	.A(numTransRd_Z[6]),
	.B(numTransRd_Z[7]),
	.Y(SLAVE_ARLEN11_3_Z)
);
defparam SLAVE_ARLEN11_3.INIT=4'h1;
// @78:341
  CFG2 currStateARd_tr2 (
	.A(nextStateARd_0_sqmuxa_Z),
	.B(SLAVE_ARVALID),
	.Y(sr_dwc_slaveARREADY)
);
defparam currStateARd_tr2.INIT=4'h2;
// @78:563
  CFG2 int_slaveRVALID (
	.A(currStateRdSD_Z[0]),
	.B(rdFifoDataEmpty),
	.Y(sr_dwc_slaveRVALID)
);
defparam int_slaveRVALID.INIT=4'h2;
// @78:467
  CFG2 SLAVE_RREADY (
	.A(SLAVE_RVALID),
	.B(rdFifoDataFull),
	.Y(SLAVE_RREADY_1z)
);
defparam SLAVE_RREADY.INIT=4'h2;
// @78:376
  CFG2 nextStateARd_0_sqmuxa (
	.A(sr_dwc_slaveARVALID),
	.B(rdFifoIdFull),
	.Y(nextStateARd_0_sqmuxa_Z)
);
defparam nextStateARd_0_sqmuxa.INIT=4'h2;
// @78:585
  CFG4 int_slaveRLAST6_5 (
	.A(numCombRd_Z[7]),
	.B(numCombRd_Z[2]),
	.C(numCombRd_Z[1]),
	.D(numCombRd_Z[0]),
	.Y(int_slaveRLAST6_5_Z)
);
defparam int_slaveRLAST6_5.INIT=16'h0001;
// @78:585
  CFG4 int_slaveRLAST6_4 (
	.A(numCombRd_Z[6]),
	.B(numCombRd_Z[5]),
	.C(numCombRd_Z[4]),
	.D(numCombRd_Z[3]),
	.Y(int_slaveRLAST6_4_Z)
);
defparam int_slaveRLAST6_4.INIT=16'h0001;
// @78:389
  CFG4 SLAVE_ARLEN11_4 (
	.A(numTransRd_Z[5]),
	.B(numTransRd_Z[4]),
	.C(numTransRd_Z[3]),
	.D(numTransRd_Z[0]),
	.Y(SLAVE_ARLEN11_4_Z)
);
defparam SLAVE_ARLEN11_4.INIT=16'h0001;
// @78:341
  CFG3 \currStateARd_RNO[0]  (
	.A(SLAVE_ARVALID),
	.B(nextStateARd_0_sqmuxa_Z),
	.C(nextStateARd_0_sqmuxa_1_Z),
	.Y(N_159_i)
);
defparam \currStateARd_RNO[0] .INIT=8'h4E;
// @78:389
  CFG4 SLAVE_ARLEN11 (
	.A(numTransRd_Z[1]),
	.B(numTransRd_Z[2]),
	.C(SLAVE_ARLEN11_4_Z),
	.D(SLAVE_ARLEN11_3_Z),
	.Y(SLAVE_ARLEN11_Z)
);
defparam SLAVE_ARLEN11.INIT=16'h1000;
// @78:532
  CFG4 \currStateRdSD_RNO_0[0]  (
	.A(currStateRdSD_Z[0]),
	.B(sr_dwc_slaveRREADY),
	.C(rdFifoIdEmpty),
	.D(rdFifoDataEmpty),
	.Y(un1_nextStateRdSD_1_sqmuxa_1_i[0])
);
defparam \currStateRdSD_RNO_0[0] .INIT=16'hAA8D;
// @78:371
  CFG3 incrAddr (
	.A(SLAVE_ARVALID),
	.B(SLAVE_ARREADY),
	.C(SLAVE_ARLEN11_Z),
	.Y(N_133_i)
);
defparam incrAddr.INIT=8'h08;
// @78:596
  CFG3 decrNumCombRd_0_sqmuxa_1_s (
	.A(sr_dwc_slaveRREADY),
	.B(int_slaveRLAST6_5_Z),
	.C(int_slaveRLAST6_4_Z),
	.Y(decrNumCombRd_0_sqmuxa_1_out)
);
defparam decrNumCombRd_0_sqmuxa_1_s.INIT=8'h80;
// @78:389
  CFG2 nextStateARd_0_sqmuxa_1 (
	.A(SLAVE_ARLEN11_Z),
	.B(SLAVE_ARREADY),
	.Y(nextStateARd_0_sqmuxa_1_Z)
);
defparam nextStateARd_0_sqmuxa_1.INIT=4'h8;
// @78:596
  CFG3 decrNumCombRd_1_sqmuxa (
	.A(int_slaveRLAST6_5_Z),
	.B(int_slaveRLAST6_4_Z),
	.C(decrNumCombRd_0_sqmuxa_Z),
	.Y(N_140_i)
);
defparam decrNumCombRd_1_sqmuxa.INIT=8'h70;
// @80:249
  CFG4 incrAddr_RNIR5EJF (
	.A(SLAVE_ARVALID),
	.B(N_133_i),
	.C(nextStateARd_0_sqmuxa_Z),
	.D(nextStateARd_0_sqmuxa_1_Z),
	.Y(numTransRde)
);
defparam incrAddr_RNIR5EJF.INIT=16'hFEDC;
// @80:249
  CFG4 decrNumCombRd_1_sqmuxa_RNI411VA (
	.A(rdFifoIdEmpty),
	.B(rdFifoDataEmpty),
	.C(currStateRdSD_Z[0]),
	.D(N_140_i),
	.Y(numCombRde)
);
defparam decrNumCombRd_1_sqmuxa_RNI411VA.INIT=16'hFF01;
// @78:532
  CFG3 \currStateRdSD_RNO[0]  (
	.A(int_slaveRLAST6_4_Z),
	.B(sr_dwc_slaveRVALID),
	.C(int_slaveRLAST6_5_Z),
	.Y(int_slaveRLAST_i)
);
defparam \currStateRdSD_RNO[0] .INIT=8'h7F;
// @78:260
  CFG3 \latARBURST_RNI6K0FG[0]  (
	.A(N_133_i),
	.B(sr_dwc_slaveARREADY),
	.C(latARBURST_Z[0]),
	.Y(un1_newAddrRd110_i)
);
defparam \latARBURST_RNI6K0FG[0] .INIT=8'hE4;
// @78:129
  caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0 rdIdFif (
	.decrNumCombRd_0_sqmuxa_1_out(decrNumCombRd_0_sqmuxa_1_out),
	.sr_dwc_slaveRVALID(sr_dwc_slaveRVALID),
	.rdFifoIdFull(rdFifoIdFull),
	.rdFifoIdEmpty(rdFifoIdEmpty),
	.sr_dwc_slaveARREADY(sr_dwc_slaveARREADY),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst)
);
// @78:160
  caxi4interconnect_FifoDualPort_0_2s_4s_36s_1 rdDataFif (
	.SLAVE_RDATA(SLAVE_RDATA[31:0]),
	.sr_dwc_slaveRDATA(sr_dwc_slaveRDATA[31:0]),
	.decrNumCombRd_0_sqmuxa(decrNumCombRd_0_sqmuxa_Z),
	.rdFifoDataFull(rdFifoDataFull),
	.rdFifoDataEmpty(rdFifoDataEmpty),
	.SLAVE_RREADY(SLAVE_RREADY_1z),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_SlvAxi4ProtConvRead_Z9 */

module caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s (
  SLAVE_ARADDR,
  sr_dwc_slaveARBURST_0,
  sr_dwc_slaveARADDR,
  SLAVE_RDATA,
  sr_dwc_slaveRDATA,
  SLAVE_AWADDR,
  sr_dwc_slaveAWBURST_0,
  sr_dwc_slaveAWADDR,
  currState_0,
  sr_dwc_slaveWDATA,
  SLAVE_WDATA,
  sr_dwc_slaveARREADY,
  SLAVE_ARVALID,
  sr_dwc_slaveRREADY,
  sr_dwc_slaveRVALID,
  SLAVE_RVALID,
  SLAVE_RREADY,
  sr_dwc_slaveARVALID,
  SLAVE_ARREADY,
  SLAVE_AWVALID,
  sysReset_arst,
  SLV_CLK,
  sr_dwc_slaveBVALID,
  sr_dwc_slaveAWREADY,
  SLAVE_BVALID,
  sr_dwc_slaveWVALID,
  sr_dwc_slaveWREADY,
  SLAVE_WREADY,
  sr_dwc_slaveBREADY,
  SLAVE_BREADY,
  SLAVE_AWREADY,
  wrFifoDataEmpty_i
)
;
output [31:0] SLAVE_ARADDR ;
input sr_dwc_slaveARBURST_0 ;
input [31:0] sr_dwc_slaveARADDR ;
input [31:0] SLAVE_RDATA ;
output [31:0] sr_dwc_slaveRDATA ;
output [31:0] SLAVE_AWADDR ;
input sr_dwc_slaveAWBURST_0 ;
input [31:0] sr_dwc_slaveAWADDR ;
input currState_0 ;
input [31:0] sr_dwc_slaveWDATA ;
output [31:0] SLAVE_WDATA ;
output sr_dwc_slaveARREADY ;
output SLAVE_ARVALID ;
input sr_dwc_slaveRREADY ;
output sr_dwc_slaveRVALID ;
input SLAVE_RVALID ;
output SLAVE_RREADY ;
input sr_dwc_slaveARVALID ;
input SLAVE_ARREADY ;
output SLAVE_AWVALID ;
input sysReset_arst ;
input SLV_CLK ;
output sr_dwc_slaveBVALID ;
output sr_dwc_slaveAWREADY ;
input SLAVE_BVALID ;
input sr_dwc_slaveWVALID ;
output sr_dwc_slaveWREADY ;
input SLAVE_WREADY ;
input sr_dwc_slaveBREADY ;
output SLAVE_BREADY ;
input SLAVE_AWREADY ;
output wrFifoDataEmpty_i ;
wire sr_dwc_slaveARBURST_0 ;
wire sr_dwc_slaveAWBURST_0 ;
wire currState_0 ;
wire sr_dwc_slaveARREADY ;
wire SLAVE_ARVALID ;
wire sr_dwc_slaveRREADY ;
wire sr_dwc_slaveRVALID ;
wire SLAVE_RVALID ;
wire SLAVE_RREADY ;
wire sr_dwc_slaveARVALID ;
wire SLAVE_ARREADY ;
wire SLAVE_AWVALID ;
wire sysReset_arst ;
wire SLV_CLK ;
wire sr_dwc_slaveBVALID ;
wire sr_dwc_slaveAWREADY ;
wire SLAVE_BVALID ;
wire sr_dwc_slaveWVALID ;
wire sr_dwc_slaveWREADY ;
wire SLAVE_WREADY ;
wire sr_dwc_slaveBREADY ;
wire SLAVE_BREADY ;
wire SLAVE_AWREADY ;
wire wrFifoDataEmpty_i ;
wire GND ;
wire VCC ;
// @80:183
  caxi4interconnect_SlvAxi4ProtConvWrite_Z8 SlvPCWr (
	.SLAVE_WDATA(SLAVE_WDATA[31:0]),
	.sr_dwc_slaveWDATA(sr_dwc_slaveWDATA[31:0]),
	.currState_0(currState_0),
	.sr_dwc_slaveAWADDR(sr_dwc_slaveAWADDR[31:0]),
	.sr_dwc_slaveAWBURST_0(sr_dwc_slaveAWBURST_0),
	.SLAVE_AWADDR(SLAVE_AWADDR[31:0]),
	.wrFifoDataEmpty_i(wrFifoDataEmpty_i),
	.SLAVE_AWREADY(SLAVE_AWREADY),
	.SLAVE_BREADY_1z(SLAVE_BREADY),
	.sr_dwc_slaveBREADY(sr_dwc_slaveBREADY),
	.SLAVE_WREADY(SLAVE_WREADY),
	.sr_dwc_slaveWREADY(sr_dwc_slaveWREADY),
	.sr_dwc_slaveWVALID(sr_dwc_slaveWVALID),
	.SLAVE_BVALID(SLAVE_BVALID),
	.sr_dwc_slaveAWREADY(sr_dwc_slaveAWREADY),
	.sr_dwc_slaveBVALID(sr_dwc_slaveBVALID),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst),
	.SLAVE_AWVALID(SLAVE_AWVALID)
);
// @80:249
  caxi4interconnect_SlvAxi4ProtConvRead_Z9 SlvPCRd (
	.sr_dwc_slaveRDATA(sr_dwc_slaveRDATA[31:0]),
	.SLAVE_RDATA(SLAVE_RDATA[31:0]),
	.sr_dwc_slaveARADDR(sr_dwc_slaveARADDR[31:0]),
	.sr_dwc_slaveARBURST_0(sr_dwc_slaveARBURST_0),
	.SLAVE_ARADDR(SLAVE_ARADDR[31:0]),
	.SLAVE_ARREADY(SLAVE_ARREADY),
	.sr_dwc_slaveARVALID(sr_dwc_slaveARVALID),
	.SLAVE_RREADY_1z(SLAVE_RREADY),
	.SLAVE_RVALID(SLAVE_RVALID),
	.sr_dwc_slaveRVALID(sr_dwc_slaveRVALID),
	.sr_dwc_slaveRREADY(sr_dwc_slaveRREADY),
	.SLAVE_ARVALID(SLAVE_ARVALID),
	.sr_dwc_slaveARREADY(sr_dwc_slaveARREADY),
	.SLV_CLK(SLV_CLK),
	.sysReset_arst(sysReset_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s */

module caxi4interconnect_SlvProtocolConverter_Z7 (
  SLAVE_WDATA,
  sr_dwc_slaveWDATA,
  currState_0,
  sr_dwc_slaveAWADDR,
  sr_dwc_slaveAWBURST_0,
  SLAVE_AWADDR,
  sr_dwc_slaveRDATA,
  SLAVE_RDATA,
  sr_dwc_slaveARADDR,
  sr_dwc_slaveARBURST_0,
  SLAVE_ARADDR,
  wrFifoDataEmpty_i,
  SLAVE_AWREADY,
  SLAVE_BREADY,
  sr_dwc_slaveBREADY,
  SLAVE_WREADY,
  sr_dwc_slaveWREADY,
  sr_dwc_slaveWVALID,
  SLAVE_BVALID,
  sr_dwc_slaveAWREADY,
  sr_dwc_slaveBVALID,
  SLV_CLK,
  sysReset_arst,
  SLAVE_AWVALID,
  SLAVE_ARREADY,
  sr_dwc_slaveARVALID,
  SLAVE_RREADY,
  SLAVE_RVALID,
  sr_dwc_slaveRVALID,
  sr_dwc_slaveRREADY,
  SLAVE_ARVALID,
  sr_dwc_slaveARREADY
)
;
output [31:0] SLAVE_WDATA ;
input [31:0] sr_dwc_slaveWDATA ;
input currState_0 ;
input [31:0] sr_dwc_slaveAWADDR ;
input sr_dwc_slaveAWBURST_0 ;
output [31:0] SLAVE_AWADDR ;
output [31:0] sr_dwc_slaveRDATA ;
input [31:0] SLAVE_RDATA ;
input [31:0] sr_dwc_slaveARADDR ;
input sr_dwc_slaveARBURST_0 ;
output [31:0] SLAVE_ARADDR ;
output wrFifoDataEmpty_i ;
input SLAVE_AWREADY ;
output SLAVE_BREADY ;
input sr_dwc_slaveBREADY ;
input SLAVE_WREADY ;
output sr_dwc_slaveWREADY ;
input sr_dwc_slaveWVALID ;
input SLAVE_BVALID ;
output sr_dwc_slaveAWREADY ;
output sr_dwc_slaveBVALID ;
input SLV_CLK ;
input sysReset_arst ;
output SLAVE_AWVALID ;
input SLAVE_ARREADY ;
input sr_dwc_slaveARVALID ;
output SLAVE_RREADY ;
input SLAVE_RVALID ;
output sr_dwc_slaveRVALID ;
input sr_dwc_slaveRREADY ;
output SLAVE_ARVALID ;
output sr_dwc_slaveARREADY ;
wire currState_0 ;
wire sr_dwc_slaveAWBURST_0 ;
wire sr_dwc_slaveARBURST_0 ;
wire wrFifoDataEmpty_i ;
wire SLAVE_AWREADY ;
wire SLAVE_BREADY ;
wire sr_dwc_slaveBREADY ;
wire SLAVE_WREADY ;
wire sr_dwc_slaveWREADY ;
wire sr_dwc_slaveWVALID ;
wire SLAVE_BVALID ;
wire sr_dwc_slaveAWREADY ;
wire sr_dwc_slaveBVALID ;
wire SLV_CLK ;
wire sysReset_arst ;
wire SLAVE_AWVALID ;
wire SLAVE_ARREADY ;
wire sr_dwc_slaveARVALID ;
wire SLAVE_RREADY ;
wire SLAVE_RVALID ;
wire sr_dwc_slaveRVALID ;
wire sr_dwc_slaveRREADY ;
wire SLAVE_ARVALID ;
wire sr_dwc_slaveARREADY ;
wire GND ;
wire VCC ;
// @81:336
  caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s \genblk1.u_AXILtePC  (
	.SLAVE_ARADDR(SLAVE_ARADDR[31:0]),
	.sr_dwc_slaveARBURST_0(sr_dwc_slaveARBURST_0),
	.sr_dwc_slaveARADDR(sr_dwc_slaveARADDR[31:0]),
	.SLAVE_RDATA(SLAVE_RDATA[31:0]),
	.sr_dwc_slaveRDATA(sr_dwc_slaveRDATA[31:0]),
	.SLAVE_AWADDR(SLAVE_AWADDR[31:0]),
	.sr_dwc_slaveAWBURST_0(sr_dwc_slaveAWBURST_0),
	.sr_dwc_slaveAWADDR(sr_dwc_slaveAWADDR[31:0]),
	.currState_0(currState_0),
	.sr_dwc_slaveWDATA(sr_dwc_slaveWDATA[31:0]),
	.SLAVE_WDATA(SLAVE_WDATA[31:0]),
	.sr_dwc_slaveARREADY(sr_dwc_slaveARREADY),
	.SLAVE_ARVALID(SLAVE_ARVALID),
	.sr_dwc_slaveRREADY(sr_dwc_slaveRREADY),
	.sr_dwc_slaveRVALID(sr_dwc_slaveRVALID),
	.SLAVE_RVALID(SLAVE_RVALID),
	.SLAVE_RREADY(SLAVE_RREADY),
	.sr_dwc_slaveARVALID(sr_dwc_slaveARVALID),
	.SLAVE_ARREADY(SLAVE_ARREADY),
	.SLAVE_AWVALID(SLAVE_AWVALID),
	.sysReset_arst(sysReset_arst),
	.SLV_CLK(SLV_CLK),
	.sr_dwc_slaveBVALID(sr_dwc_slaveBVALID),
	.sr_dwc_slaveAWREADY(sr_dwc_slaveAWREADY),
	.SLAVE_BVALID(SLAVE_BVALID),
	.sr_dwc_slaveWVALID(sr_dwc_slaveWVALID),
	.sr_dwc_slaveWREADY(sr_dwc_slaveWREADY),
	.SLAVE_WREADY(SLAVE_WREADY),
	.sr_dwc_slaveBREADY(sr_dwc_slaveBREADY),
	.SLAVE_BREADY(SLAVE_BREADY),
	.SLAVE_AWREADY(SLAVE_AWREADY),
	.wrFifoDataEmpty_i(wrFifoDataEmpty_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_SlvProtocolConverter_Z7 */

module caxi4interconnect_SlaveConvertor_Z11 (
  SLV_CLK,
  XBAR_CLK,
  ARESETN,
  ACLK_syncReset,
  slaveARID,
  slaveARADDR,
  slaveARLEN,
  slaveARSIZE,
  slaveARBURST,
  slaveARLOCK,
  slaveARCACHE,
  slaveARPROT,
  slaveARREGION,
  slaveARQOS,
  slaveARUSER,
  slaveARVALID,
  slaveARREADY,
  slaveRID,
  slaveRDATA,
  slaveRRESP,
  slaveRLAST,
  slaveRUSER,
  slaveRVALID,
  slaveRREADY,
  slaveAWID,
  slaveAWADDR,
  slaveAWLEN,
  slaveAWSIZE,
  slaveAWBURST,
  slaveAWLOCK,
  slaveAWCACHE,
  slaveAWPROT,
  slaveAWREGION,
  slaveAWQOS,
  slaveAWUSER,
  slaveAWVALID,
  slaveAWREADY,
  slaveWID,
  slaveWDATA,
  slaveWSTRB,
  slaveWLAST,
  slaveWUSER,
  slaveWVALID,
  slaveWREADY,
  slaveBID,
  slaveBRESP,
  slaveBUSER,
  slaveBVALID,
  slaveBREADY,
  SLAVE_AWID,
  SLAVE_AWADDR,
  SLAVE_AWLEN,
  SLAVE_AWSIZE,
  SLAVE_AWBURST,
  SLAVE_AWLOCK,
  SLAVE_AWCACHE,
  SLAVE_AWPROT,
  SLAVE_AWREGION,
  SLAVE_AWQOS,
  SLAVE_AWUSER,
  SLAVE_AWVALID,
  SLAVE_AWREADY,
  SLAVE_WID,
  SLAVE_WDATA,
  SLAVE_WSTRB,
  SLAVE_WLAST,
  SLAVE_WUSER,
  SLAVE_WVALID,
  SLAVE_WREADY,
  SLAVE_BID,
  SLAVE_BRESP,
  SLAVE_BUSER,
  SLAVE_BVALID,
  SLAVE_BREADY,
  SLAVE_ARID,
  SLAVE_ARADDR,
  SLAVE_ARLEN,
  SLAVE_ARSIZE,
  SLAVE_ARBURST,
  SLAVE_ARLOCK,
  SLAVE_ARCACHE,
  SLAVE_ARPROT,
  SLAVE_ARREGION,
  SLAVE_ARQOS,
  SLAVE_ARUSER,
  SLAVE_ARVALID,
  SLAVE_ARREADY,
  SLAVE_RID,
  SLAVE_RDATA,
  SLAVE_RRESP,
  SLAVE_RLAST,
  SLAVE_RUSER,
  SLAVE_RVALID,
  SLAVE_RREADY,
  sysReset_arst
)
;
input SLV_CLK ;
input XBAR_CLK ;
input ARESETN ;
input ACLK_syncReset ;
input [1:0] slaveARID ;
input [31:0] slaveARADDR ;
input [7:0] slaveARLEN ;
input [2:0] slaveARSIZE ;
input [1:0] slaveARBURST ;
input [1:0] slaveARLOCK ;
input [3:0] slaveARCACHE ;
input [2:0] slaveARPROT ;
input [3:0] slaveARREGION ;
input [3:0] slaveARQOS ;
input [0:0] slaveARUSER ;
input slaveARVALID ;
output slaveARREADY ;
output [1:0] slaveRID ;
output [31:0] slaveRDATA ;
output [1:0] slaveRRESP ;
output slaveRLAST ;
output [0:0] slaveRUSER ;
output slaveRVALID ;
input slaveRREADY ;
input [1:0] slaveAWID ;
input [31:0] slaveAWADDR ;
input [7:0] slaveAWLEN ;
input [2:0] slaveAWSIZE ;
input [1:0] slaveAWBURST ;
input [1:0] slaveAWLOCK ;
input [3:0] slaveAWCACHE ;
input [2:0] slaveAWPROT ;
input [3:0] slaveAWREGION ;
input [3:0] slaveAWQOS ;
input [0:0] slaveAWUSER ;
input slaveAWVALID ;
output slaveAWREADY ;
input [1:0] slaveWID ;
input [31:0] slaveWDATA ;
input [3:0] slaveWSTRB ;
input slaveWLAST ;
input [0:0] slaveWUSER ;
input slaveWVALID ;
output slaveWREADY ;
output [1:0] slaveBID ;
output [1:0] slaveBRESP ;
output [0:0] slaveBUSER ;
output slaveBVALID ;
input slaveBREADY ;
output [1:0] SLAVE_AWID ;
output [31:0] SLAVE_AWADDR ;
output [7:0] SLAVE_AWLEN ;
output [2:0] SLAVE_AWSIZE ;
output [1:0] SLAVE_AWBURST ;
output [1:0] SLAVE_AWLOCK ;
output [3:0] SLAVE_AWCACHE ;
output [2:0] SLAVE_AWPROT ;
output [3:0] SLAVE_AWREGION ;
output [3:0] SLAVE_AWQOS ;
output [0:0] SLAVE_AWUSER ;
output SLAVE_AWVALID ;
input SLAVE_AWREADY ;
output [1:0] SLAVE_WID ;
output [31:0] SLAVE_WDATA ;
output [3:0] SLAVE_WSTRB ;
output SLAVE_WLAST ;
output [0:0] SLAVE_WUSER ;
output SLAVE_WVALID ;
input SLAVE_WREADY ;
input [1:0] SLAVE_BID ;
input [1:0] SLAVE_BRESP ;
input [0:0] SLAVE_BUSER ;
input SLAVE_BVALID ;
output SLAVE_BREADY ;
output [1:0] SLAVE_ARID ;
output [31:0] SLAVE_ARADDR ;
output [7:0] SLAVE_ARLEN ;
output [2:0] SLAVE_ARSIZE ;
output [1:0] SLAVE_ARBURST ;
output [1:0] SLAVE_ARLOCK ;
output [3:0] SLAVE_ARCACHE ;
output [2:0] SLAVE_ARPROT ;
output [3:0] SLAVE_ARREGION ;
output [3:0] SLAVE_ARQOS ;
output [0:0] SLAVE_ARUSER ;
output SLAVE_ARVALID ;
input SLAVE_ARREADY ;
input [1:0] SLAVE_RID ;
input [31:0] SLAVE_RDATA ;
input [1:0] SLAVE_RRESP ;
input SLAVE_RLAST ;
input [0:0] SLAVE_RUSER ;
input SLAVE_RVALID ;
output SLAVE_RREADY ;
input sysReset_arst ;
wire SLV_CLK ;
wire XBAR_CLK ;
wire ARESETN ;
wire ACLK_syncReset ;
wire slaveARVALID ;
wire slaveARREADY ;
wire slaveRLAST ;
wire slaveRVALID ;
wire slaveRREADY ;
wire slaveAWVALID ;
wire slaveAWREADY ;
wire slaveWLAST ;
wire slaveWVALID ;
wire slaveWREADY ;
wire slaveBVALID ;
wire slaveBREADY ;
wire SLAVE_AWVALID ;
wire SLAVE_AWREADY ;
wire SLAVE_WLAST ;
wire SLAVE_WVALID ;
wire SLAVE_WREADY ;
wire SLAVE_BVALID ;
wire SLAVE_BREADY ;
wire SLAVE_ARVALID ;
wire SLAVE_ARREADY ;
wire SLAVE_RLAST ;
wire SLAVE_RVALID ;
wire SLAVE_RREADY ;
wire sysReset_arst ;
wire [31:0] sr_dwc_slaveARADDR;
wire [0:0] sr_dwc_slaveARBURST;
wire [31:0] sr_dwc_slaveAWADDR;
wire [0:0] sr_dwc_slaveAWBURST;
wire [31:0] sr_dwc_slaveWDATA;
wire [31:0] sr_dwc_slaveRDATA;
wire [1:1] rgsl_genblk1_awrs_currState;
wire GND ;
wire sr_dwc_slaveAWREADY ;
wire sr_dwc_slaveARVALID ;
wire sr_dwc_slaveARREADY ;
wire sr_dwc_slaveRREADY ;
wire sr_dwc_slaveRVALID ;
wire sr_dwc_slaveWVALID ;
wire sr_dwc_slaveWREADY ;
wire sr_dwc_slaveBREADY ;
wire sr_dwc_slaveBVALID ;
wire VCC ;
// @82:390
  caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s rgsl (
	.sr_dwc_slaveWDATA(sr_dwc_slaveWDATA[31:0]),
	.slaveWDATA(slaveWDATA[31:0]),
	.sr_dwc_slaveRDATA(sr_dwc_slaveRDATA[31:0]),
	.slaveRDATA(slaveRDATA[31:0]),
	.sr_dwc_slaveARBURST_0(sr_dwc_slaveARBURST[0]),
	.slaveARBURST_0(slaveARBURST[0]),
	.sr_dwc_slaveARADDR(sr_dwc_slaveARADDR[31:0]),
	.slaveARADDR(slaveARADDR[31:0]),
	.currState_0(rgsl_genblk1_awrs_currState[1]),
	.slaveAWBURST_0(slaveAWBURST[0]),
	.sr_dwc_slaveAWBURST_0(sr_dwc_slaveAWBURST[0]),
	.sr_dwc_slaveAWADDR(sr_dwc_slaveAWADDR[31:0]),
	.slaveAWADDR(slaveAWADDR[31:0]),
	.slaveBVALID(slaveBVALID),
	.sr_dwc_slaveBREADY(sr_dwc_slaveBREADY),
	.slaveBREADY_i(slaveBREADY),
	.sr_dwc_slaveBVALID(sr_dwc_slaveBVALID),
	.sr_dwc_slaveWVALID(sr_dwc_slaveWVALID),
	.slaveWREADY(slaveWREADY),
	.slaveWVALID_i(slaveWVALID),
	.sr_dwc_slaveWREADY(sr_dwc_slaveWREADY),
	.slaveRVALID(slaveRVALID),
	.sr_dwc_slaveRREADY(sr_dwc_slaveRREADY),
	.sr_dwc_slaveRVALID(sr_dwc_slaveRVALID),
	.slaveRREADY_i(slaveRREADY),
	.sr_dwc_slaveARVALID(sr_dwc_slaveARVALID),
	.slaveARREADY(slaveARREADY),
	.slaveARVALID_i(slaveARVALID),
	.sr_dwc_slaveARREADY(sr_dwc_slaveARREADY),
	.sysReset_arst(sysReset_arst),
	.SLV_CLK(XBAR_CLK),
	.slaveAWREADY(slaveAWREADY),
	.slaveAWVALID_i(slaveAWVALID),
	.sr_dwc_slaveAWREADY(sr_dwc_slaveAWREADY)
);
// @82:643
  caxi4interconnect_SlvProtocolConverter_Z7 slvProtConv (
	.SLAVE_WDATA(SLAVE_WDATA[31:0]),
	.sr_dwc_slaveWDATA(sr_dwc_slaveWDATA[31:0]),
	.currState_0(rgsl_genblk1_awrs_currState[1]),
	.sr_dwc_slaveAWADDR(sr_dwc_slaveAWADDR[31:0]),
	.sr_dwc_slaveAWBURST_0(sr_dwc_slaveAWBURST[0]),
	.SLAVE_AWADDR(SLAVE_AWADDR[31:0]),
	.sr_dwc_slaveRDATA(sr_dwc_slaveRDATA[31:0]),
	.SLAVE_RDATA(SLAVE_RDATA[31:0]),
	.sr_dwc_slaveARADDR(sr_dwc_slaveARADDR[31:0]),
	.sr_dwc_slaveARBURST_0(sr_dwc_slaveARBURST[0]),
	.SLAVE_ARADDR(SLAVE_ARADDR[31:0]),
	.wrFifoDataEmpty_i(SLAVE_WVALID),
	.SLAVE_AWREADY(SLAVE_AWREADY),
	.SLAVE_BREADY(SLAVE_BREADY),
	.sr_dwc_slaveBREADY(sr_dwc_slaveBREADY),
	.SLAVE_WREADY(SLAVE_WREADY),
	.sr_dwc_slaveWREADY(sr_dwc_slaveWREADY),
	.sr_dwc_slaveWVALID(sr_dwc_slaveWVALID),
	.SLAVE_BVALID(SLAVE_BVALID),
	.sr_dwc_slaveAWREADY(sr_dwc_slaveAWREADY),
	.sr_dwc_slaveBVALID(sr_dwc_slaveBVALID),
	.SLV_CLK(XBAR_CLK),
	.sysReset_arst(sysReset_arst),
	.SLAVE_AWVALID(SLAVE_AWVALID),
	.SLAVE_ARREADY(SLAVE_ARREADY),
	.sr_dwc_slaveARVALID(sr_dwc_slaveARVALID),
	.SLAVE_RREADY(SLAVE_RREADY),
	.SLAVE_RVALID(SLAVE_RVALID),
	.sr_dwc_slaveRVALID(sr_dwc_slaveRVALID),
	.sr_dwc_slaveRREADY(sr_dwc_slaveRREADY),
	.SLAVE_ARVALID(SLAVE_ARVALID),
	.sr_dwc_slaveARREADY(sr_dwc_slaveARREADY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
assign slaveRID[0] = GND;
assign slaveRID[1] = GND;
assign slaveRRESP[0] = GND;
assign slaveRRESP[1] = GND;
assign slaveRLAST = GND;
assign slaveRUSER[0] = GND;
assign slaveBID[0] = GND;
assign slaveBID[1] = GND;
assign slaveBRESP[0] = GND;
assign slaveBRESP[1] = GND;
assign slaveBUSER[0] = GND;
assign SLAVE_AWID[0] = GND;
assign SLAVE_AWID[1] = GND;
assign SLAVE_AWLEN[0] = GND;
assign SLAVE_AWLEN[1] = GND;
assign SLAVE_AWLEN[2] = GND;
assign SLAVE_AWLEN[3] = GND;
assign SLAVE_AWLEN[4] = GND;
assign SLAVE_AWLEN[5] = GND;
assign SLAVE_AWLEN[6] = GND;
assign SLAVE_AWLEN[7] = GND;
assign SLAVE_AWSIZE[0] = GND;
assign SLAVE_AWSIZE[1] = GND;
assign SLAVE_AWSIZE[2] = GND;
assign SLAVE_AWBURST[0] = GND;
assign SLAVE_AWBURST[1] = GND;
assign SLAVE_AWLOCK[0] = GND;
assign SLAVE_AWLOCK[1] = GND;
assign SLAVE_AWCACHE[0] = GND;
assign SLAVE_AWCACHE[1] = GND;
assign SLAVE_AWCACHE[2] = GND;
assign SLAVE_AWCACHE[3] = GND;
assign SLAVE_AWPROT[0] = GND;
assign SLAVE_AWPROT[1] = GND;
assign SLAVE_AWPROT[2] = GND;
assign SLAVE_AWREGION[0] = GND;
assign SLAVE_AWREGION[1] = GND;
assign SLAVE_AWREGION[2] = GND;
assign SLAVE_AWREGION[3] = GND;
assign SLAVE_AWQOS[0] = GND;
assign SLAVE_AWQOS[1] = GND;
assign SLAVE_AWQOS[2] = GND;
assign SLAVE_AWQOS[3] = GND;
assign SLAVE_AWUSER[0] = GND;
assign SLAVE_WID[0] = GND;
assign SLAVE_WID[1] = GND;
assign SLAVE_WSTRB[0] = GND;
assign SLAVE_WSTRB[1] = GND;
assign SLAVE_WSTRB[2] = GND;
assign SLAVE_WSTRB[3] = GND;
assign SLAVE_WLAST = GND;
assign SLAVE_WUSER[0] = GND;
assign SLAVE_ARID[0] = GND;
assign SLAVE_ARID[1] = GND;
assign SLAVE_ARLEN[0] = GND;
assign SLAVE_ARLEN[1] = GND;
assign SLAVE_ARLEN[2] = GND;
assign SLAVE_ARLEN[3] = GND;
assign SLAVE_ARLEN[4] = GND;
assign SLAVE_ARLEN[5] = GND;
assign SLAVE_ARLEN[6] = GND;
assign SLAVE_ARLEN[7] = GND;
assign SLAVE_ARSIZE[0] = GND;
assign SLAVE_ARSIZE[1] = GND;
assign SLAVE_ARSIZE[2] = GND;
assign SLAVE_ARBURST[0] = GND;
assign SLAVE_ARBURST[1] = GND;
assign SLAVE_ARLOCK[0] = GND;
assign SLAVE_ARLOCK[1] = GND;
assign SLAVE_ARCACHE[0] = GND;
assign SLAVE_ARCACHE[1] = GND;
assign SLAVE_ARCACHE[2] = GND;
assign SLAVE_ARCACHE[3] = GND;
assign SLAVE_ARPROT[0] = GND;
assign SLAVE_ARPROT[1] = GND;
assign SLAVE_ARPROT[2] = GND;
assign SLAVE_ARREGION[0] = GND;
assign SLAVE_ARREGION[1] = GND;
assign SLAVE_ARREGION[2] = GND;
assign SLAVE_ARREGION[3] = GND;
assign SLAVE_ARQOS[0] = GND;
assign SLAVE_ARQOS[1] = GND;
assign SLAVE_ARQOS[2] = GND;
assign SLAVE_ARQOS[3] = GND;
assign SLAVE_ARUSER[0] = GND;
endmodule /* caxi4interconnect_SlaveConvertor_Z11 */

module caxi4interconnect_ResetSycnc (
  sysReset_1z,
  aclk,
  aresetn_c
)
;
output sysReset_1z ;
input aclk ;
input aresetn_c ;
wire sysReset_1z ;
wire aclk ;
wire aresetn_c ;
wire sysReset_f1_Z ;
wire VCC ;
wire GND ;
// @6:44
  SLE sysReset_f1 (
	.Q(sysReset_f1_Z),
	.ADn(VCC),
	.ALn(aresetn_c),
	.CLK(aclk),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @6:52
  SLE sysReset (
	.Q(sysReset_1z),
	.ADn(VCC),
	.ALn(aresetn_c),
	.CLK(aclk),
	.D(sysReset_f1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_ResetSycnc */

module caxi4interconnect_RegSliceFull_64s_0_1_3_2 (
  slaveAWREADY_0,
  master_AXI_0_master_AWADDR,
  slaveAWADDR,
  slaveAWVALID_0,
  slaveAWBURST_0,
  master_AXI_0_master_AWVALID,
  master_axi_awaddr4_sn,
  aclk,
  sysReset,
  master_AXI_0_master_AWREADY
)
;
input slaveAWREADY_0 ;
input [31:0] master_AXI_0_master_AWADDR ;
output [31:0] slaveAWADDR ;
output slaveAWVALID_0 ;
output slaveAWBURST_0 ;
input master_AXI_0_master_AWVALID ;
input master_axi_awaddr4_sn ;
input aclk ;
input sysReset ;
output master_AXI_0_master_AWREADY ;
wire slaveAWREADY_0 ;
wire slaveAWVALID_0 ;
wire slaveAWBURST_0 ;
wire master_AXI_0_master_AWVALID ;
wire master_axi_awaddr4_sn ;
wire aclk ;
wire sysReset ;
wire master_AXI_0_master_AWREADY ;
wire [0:0] nextState;
wire [62:18] holdDat_Z;
wire [42:18] sDat_2_Z;
wire [62:43] sDat_2_i_m2_Z;
wire VCC ;
wire GND ;
wire N_164_i ;
wire d_sValid ;
wire N_59 ;
wire N_47 ;
wire N_50 ;
wire N_56 ;
wire N_140 ;
wire N_139 ;
wire N_138 ;
wire N_137 ;
// @72:185
  SLE \currState[0]  (
	.Q(master_AXI_0_master_AWREADY),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[18]  (
	.Q(holdDat_Z[18]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(VCC),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[18]  (
	.Q(slaveAWBURST_0),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[18]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[1]  (
	.Q(slaveAWVALID_0),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[34]  (
	.Q(slaveAWADDR[3]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[34]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[33]  (
	.Q(slaveAWADDR[2]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[33]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[32]  (
	.Q(slaveAWADDR[1]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[32]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[31]  (
	.Q(slaveAWADDR[0]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[31]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[49]  (
	.Q(slaveAWADDR[18]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[49]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[48]  (
	.Q(slaveAWADDR[17]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_59),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[47]  (
	.Q(slaveAWADDR[16]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[47]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[46]  (
	.Q(slaveAWADDR[15]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[46]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[45]  (
	.Q(slaveAWADDR[14]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[45]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[44]  (
	.Q(slaveAWADDR[13]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[44]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[43]  (
	.Q(slaveAWADDR[12]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[43]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[42]  (
	.Q(slaveAWADDR[11]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[42]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[41]  (
	.Q(slaveAWADDR[10]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[41]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[40]  (
	.Q(slaveAWADDR[9]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[40]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[39]  (
	.Q(slaveAWADDR[8]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[39]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[38]  (
	.Q(slaveAWADDR[7]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[38]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[37]  (
	.Q(slaveAWADDR[6]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[37]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[36]  (
	.Q(slaveAWADDR[5]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[36]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[35]  (
	.Q(slaveAWADDR[4]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[35]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[32]  (
	.Q(holdDat_Z[32]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[1]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[31]  (
	.Q(holdDat_Z[31]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[0]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[62]  (
	.Q(slaveAWADDR[31]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[62]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[61]  (
	.Q(slaveAWADDR[30]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[61]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[60]  (
	.Q(slaveAWADDR[29]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_47),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[59]  (
	.Q(slaveAWADDR[28]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[59]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[58]  (
	.Q(slaveAWADDR[27]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[58]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[57]  (
	.Q(slaveAWADDR[26]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_50),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[56]  (
	.Q(slaveAWADDR[25]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[56]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[55]  (
	.Q(slaveAWADDR[24]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[55]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[54]  (
	.Q(slaveAWADDR[23]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[54]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[53]  (
	.Q(slaveAWADDR[22]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[53]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[52]  (
	.Q(slaveAWADDR[21]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[52]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[51]  (
	.Q(slaveAWADDR[20]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_56),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[50]  (
	.Q(slaveAWADDR[19]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m2_Z[50]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[47]  (
	.Q(holdDat_Z[47]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[16]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[46]  (
	.Q(holdDat_Z[46]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[15]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[45]  (
	.Q(holdDat_Z[45]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[14]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[44]  (
	.Q(holdDat_Z[44]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[13]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[43]  (
	.Q(holdDat_Z[43]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[12]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[42]  (
	.Q(holdDat_Z[42]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[11]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[41]  (
	.Q(holdDat_Z[41]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[10]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[40]  (
	.Q(holdDat_Z[40]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[9]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[39]  (
	.Q(holdDat_Z[39]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[8]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[38]  (
	.Q(holdDat_Z[38]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[7]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[37]  (
	.Q(holdDat_Z[37]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[6]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[36]  (
	.Q(holdDat_Z[36]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[5]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[35]  (
	.Q(holdDat_Z[35]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[4]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[34]  (
	.Q(holdDat_Z[34]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[3]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[33]  (
	.Q(holdDat_Z[33]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[2]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[62]  (
	.Q(holdDat_Z[62]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[31]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[61]  (
	.Q(holdDat_Z[61]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[30]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[60]  (
	.Q(holdDat_Z[60]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[29]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[59]  (
	.Q(holdDat_Z[59]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[28]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[58]  (
	.Q(holdDat_Z[58]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[27]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[57]  (
	.Q(holdDat_Z[57]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[26]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[56]  (
	.Q(holdDat_Z[56]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[25]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[55]  (
	.Q(holdDat_Z[55]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[24]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[54]  (
	.Q(holdDat_Z[54]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[23]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[53]  (
	.Q(holdDat_Z[53]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[22]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[52]  (
	.Q(holdDat_Z[52]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[21]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[51]  (
	.Q(holdDat_Z[51]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[20]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[50]  (
	.Q(holdDat_Z[50]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[19]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[49]  (
	.Q(holdDat_Z[49]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[18]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[48]  (
	.Q(holdDat_Z[48]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_AWADDR[17]),
	.EN(master_axi_awaddr4_sn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:86
  CFG2 \sDat_2[18]  (
	.A(master_AXI_0_master_AWREADY),
	.B(holdDat_Z[18]),
	.Y(sDat_2_Z[18])
);
defparam \sDat_2[18] .INIT=4'hE;
// @72:86
  CFG3 \sDat_2[31]  (
	.A(master_AXI_0_master_AWADDR[0]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[31]),
	.Y(sDat_2_Z[31])
);
defparam \sDat_2[31] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[32]  (
	.A(master_AXI_0_master_AWADDR[1]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[32]),
	.Y(sDat_2_Z[32])
);
defparam \sDat_2[32] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[33]  (
	.A(master_AXI_0_master_AWADDR[2]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[33]),
	.Y(sDat_2_Z[33])
);
defparam \sDat_2[33] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[35]  (
	.A(master_AXI_0_master_AWADDR[4]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[35]),
	.Y(sDat_2_Z[35])
);
defparam \sDat_2[35] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[36]  (
	.A(master_AXI_0_master_AWADDR[5]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[36]),
	.Y(sDat_2_Z[36])
);
defparam \sDat_2[36] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[37]  (
	.A(master_AXI_0_master_AWADDR[6]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[37]),
	.Y(sDat_2_Z[37])
);
defparam \sDat_2[37] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[38]  (
	.A(master_AXI_0_master_AWADDR[7]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[38]),
	.Y(sDat_2_Z[38])
);
defparam \sDat_2[38] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[39]  (
	.A(master_AXI_0_master_AWADDR[8]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[39]),
	.Y(sDat_2_Z[39])
);
defparam \sDat_2[39] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[40]  (
	.A(master_AXI_0_master_AWADDR[9]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[40]),
	.Y(sDat_2_Z[40])
);
defparam \sDat_2[40] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[41]  (
	.A(master_AXI_0_master_AWADDR[10]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[41]),
	.Y(sDat_2_Z[41])
);
defparam \sDat_2[41] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[42]  (
	.A(master_AXI_0_master_AWADDR[11]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[42]),
	.Y(sDat_2_Z[42])
);
defparam \sDat_2[42] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[62]  (
	.A(master_AXI_0_master_AWADDR[31]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[62]),
	.Y(sDat_2_i_m2_Z[62])
);
defparam \sDat_2_i_m2[62] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[61]  (
	.A(master_AXI_0_master_AWADDR[30]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[61]),
	.Y(sDat_2_i_m2_Z[61])
);
defparam \sDat_2_i_m2[61] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[60]  (
	.A(master_AXI_0_master_AWADDR[29]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[60]),
	.Y(N_47)
);
defparam \sDat_2_i_m2[60] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[59]  (
	.A(master_AXI_0_master_AWADDR[28]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[59]),
	.Y(sDat_2_i_m2_Z[59])
);
defparam \sDat_2_i_m2[59] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[58]  (
	.A(master_AXI_0_master_AWADDR[27]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[58]),
	.Y(sDat_2_i_m2_Z[58])
);
defparam \sDat_2_i_m2[58] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[57]  (
	.A(master_AXI_0_master_AWADDR[26]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[57]),
	.Y(N_50)
);
defparam \sDat_2_i_m2[57] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[56]  (
	.A(master_AXI_0_master_AWADDR[25]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[56]),
	.Y(sDat_2_i_m2_Z[56])
);
defparam \sDat_2_i_m2[56] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[55]  (
	.A(master_AXI_0_master_AWADDR[24]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[55]),
	.Y(sDat_2_i_m2_Z[55])
);
defparam \sDat_2_i_m2[55] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[54]  (
	.A(master_AXI_0_master_AWADDR[23]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[54]),
	.Y(sDat_2_i_m2_Z[54])
);
defparam \sDat_2_i_m2[54] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[53]  (
	.A(master_AXI_0_master_AWADDR[22]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[53]),
	.Y(sDat_2_i_m2_Z[53])
);
defparam \sDat_2_i_m2[53] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[52]  (
	.A(master_AXI_0_master_AWADDR[21]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[52]),
	.Y(sDat_2_i_m2_Z[52])
);
defparam \sDat_2_i_m2[52] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[51]  (
	.A(master_AXI_0_master_AWADDR[20]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[51]),
	.Y(N_56)
);
defparam \sDat_2_i_m2[51] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[50]  (
	.A(master_AXI_0_master_AWADDR[19]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[50]),
	.Y(sDat_2_i_m2_Z[50])
);
defparam \sDat_2_i_m2[50] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[49]  (
	.A(master_AXI_0_master_AWADDR[18]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[49]),
	.Y(sDat_2_i_m2_Z[49])
);
defparam \sDat_2_i_m2[49] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[48]  (
	.A(master_AXI_0_master_AWADDR[17]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[48]),
	.Y(N_59)
);
defparam \sDat_2_i_m2[48] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[47]  (
	.A(master_AXI_0_master_AWADDR[16]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[47]),
	.Y(sDat_2_i_m2_Z[47])
);
defparam \sDat_2_i_m2[47] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[46]  (
	.A(master_AXI_0_master_AWADDR[15]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[46]),
	.Y(sDat_2_i_m2_Z[46])
);
defparam \sDat_2_i_m2[46] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[45]  (
	.A(master_AXI_0_master_AWADDR[14]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[45]),
	.Y(sDat_2_i_m2_Z[45])
);
defparam \sDat_2_i_m2[45] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[44]  (
	.A(master_AXI_0_master_AWADDR[13]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[44]),
	.Y(sDat_2_i_m2_Z[44])
);
defparam \sDat_2_i_m2[44] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m2[43]  (
	.A(master_AXI_0_master_AWADDR[12]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[43]),
	.Y(sDat_2_i_m2_Z[43])
);
defparam \sDat_2_i_m2[43] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2[34]  (
	.A(master_AXI_0_master_AWADDR[3]),
	.B(master_AXI_0_master_AWREADY),
	.C(holdDat_Z[34]),
	.Y(sDat_2_Z[34])
);
defparam \sDat_2[34] .INIT=8'hB8;
// @72:106
  CFG4 \nextState_0[0]  (
	.A(slaveAWREADY_0),
	.B(master_AXI_0_master_AWVALID),
	.C(master_AXI_0_master_AWREADY),
	.D(slaveAWVALID_0),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hBAFF;
// @72:185
  CFG4 \currState_ns_0[1]  (
	.A(slaveAWREADY_0),
	.B(master_AXI_0_master_AWVALID),
	.C(master_AXI_0_master_AWREADY),
	.D(slaveAWVALID_0),
	.Y(d_sValid)
);
defparam \currState_ns_0[1] .INIT=16'hDFC0;
// @72:80
  CFG4 \currState_RNIITG9E[1]  (
	.A(slaveAWREADY_0),
	.B(master_AXI_0_master_AWVALID),
	.C(master_AXI_0_master_AWREADY),
	.D(slaveAWVALID_0),
	.Y(N_164_i)
);
defparam \currState_RNIITG9E[1] .INIT=16'h8AC0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_64s_0_1_3_2 */

module caxi4interconnect_RegSliceFull_64s_0_1_3_0 (
  slaveARREADY_0,
  slaveARADDR,
  master_AXI_0_master_ARADDR,
  slaveARBURST_0,
  currState_0,
  master_AXI_0_master_ARVALID,
  holdDat5,
  master_AXI_0_master_ARREADY,
  aclk,
  sysReset
)
;
input slaveARREADY_0 ;
output [31:0] slaveARADDR ;
input [31:0] master_AXI_0_master_ARADDR ;
output slaveARBURST_0 ;
output currState_0 ;
input master_AXI_0_master_ARVALID ;
input holdDat5 ;
output master_AXI_0_master_ARREADY ;
input aclk ;
input sysReset ;
wire slaveARREADY_0 ;
wire slaveARBURST_0 ;
wire currState_0 ;
wire master_AXI_0_master_ARVALID ;
wire holdDat5 ;
wire master_AXI_0_master_ARREADY ;
wire aclk ;
wire sysReset ;
wire [0:0] nextState;
wire [62:18] holdDat_Z;
wire [18:18] sDat_2_Z;
wire [61:33] sDat_2;
wire [62:32] sDat_2_i_m3_i_m3_Z;
wire VCC ;
wire N_108_i ;
wire GND ;
wire N_130_i ;
wire N_1598 ;
wire N_1607 ;
wire N_1606 ;
wire N_1605 ;
wire N_1604 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
// @72:185
  SLE \currState[1]  (
	.Q(currState_0),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_108_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(master_AXI_0_master_ARREADY),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[18]  (
	.Q(holdDat_Z[18]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(VCC),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[18]  (
	.Q(slaveARBURST_0),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_Z[18]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[36]  (
	.Q(holdDat_Z[36]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[5]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[35]  (
	.Q(holdDat_Z[35]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[4]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[34]  (
	.Q(holdDat_Z[34]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[3]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[33]  (
	.Q(holdDat_Z[33]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[2]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[32]  (
	.Q(holdDat_Z[32]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[1]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[31]  (
	.Q(holdDat_Z[31]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[0]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[51]  (
	.Q(holdDat_Z[51]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[20]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[50]  (
	.Q(holdDat_Z[50]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[19]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[49]  (
	.Q(holdDat_Z[49]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[18]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[48]  (
	.Q(holdDat_Z[48]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[17]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[47]  (
	.Q(holdDat_Z[47]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[16]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[46]  (
	.Q(holdDat_Z[46]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[15]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[45]  (
	.Q(holdDat_Z[45]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[14]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[44]  (
	.Q(holdDat_Z[44]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[13]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[43]  (
	.Q(holdDat_Z[43]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[12]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[42]  (
	.Q(holdDat_Z[42]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[11]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[41]  (
	.Q(holdDat_Z[41]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[10]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[40]  (
	.Q(holdDat_Z[40]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[9]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[39]  (
	.Q(holdDat_Z[39]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[8]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[38]  (
	.Q(holdDat_Z[38]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[7]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[37]  (
	.Q(holdDat_Z[37]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[6]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[62]  (
	.Q(holdDat_Z[62]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[31]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[61]  (
	.Q(holdDat_Z[61]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[30]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[60]  (
	.Q(holdDat_Z[60]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[29]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[59]  (
	.Q(holdDat_Z[59]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[28]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[58]  (
	.Q(holdDat_Z[58]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[27]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[57]  (
	.Q(holdDat_Z[57]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[26]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[56]  (
	.Q(holdDat_Z[56]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[25]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[55]  (
	.Q(holdDat_Z[55]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[24]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[54]  (
	.Q(holdDat_Z[54]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[23]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[53]  (
	.Q(holdDat_Z[53]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[22]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[52]  (
	.Q(holdDat_Z[52]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_ARADDR[21]),
	.EN(holdDat5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[31]  (
	.Q(slaveARADDR[0]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_1598),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[46]  (
	.Q(slaveARADDR[15]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[46]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[45]  (
	.Q(slaveARADDR[14]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[45]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[44]  (
	.Q(slaveARADDR[13]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[44]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[43]  (
	.Q(slaveARADDR[12]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m3_i_m3_Z[43]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[42]  (
	.Q(slaveARADDR[11]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m3_i_m3_Z[42]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[41]  (
	.Q(slaveARADDR[10]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m3_i_m3_Z[41]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[40]  (
	.Q(slaveARADDR[9]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m3_i_m3_Z[40]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[39]  (
	.Q(slaveARADDR[8]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[39]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[38]  (
	.Q(slaveARADDR[7]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[38]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[37]  (
	.Q(slaveARADDR[6]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[37]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[36]  (
	.Q(slaveARADDR[5]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[36]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[35]  (
	.Q(slaveARADDR[4]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[35]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[34]  (
	.Q(slaveARADDR[3]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[34]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[33]  (
	.Q(slaveARADDR[2]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[33]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[32]  (
	.Q(slaveARADDR[1]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m3_i_m3_Z[32]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[61]  (
	.Q(slaveARADDR[30]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[61]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[60]  (
	.Q(slaveARADDR[29]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[60]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[59]  (
	.Q(slaveARADDR[28]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_1607),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[58]  (
	.Q(slaveARADDR[27]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_1606),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[57]  (
	.Q(slaveARADDR[26]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_1605),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[56]  (
	.Q(slaveARADDR[25]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(N_1604),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[55]  (
	.Q(slaveARADDR[24]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[55]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[54]  (
	.Q(slaveARADDR[23]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[54]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[53]  (
	.Q(slaveARADDR[22]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[53]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[52]  (
	.Q(slaveARADDR[21]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[52]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[51]  (
	.Q(slaveARADDR[20]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[51]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[50]  (
	.Q(slaveARADDR[19]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[50]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[49]  (
	.Q(slaveARADDR[18]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[49]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[48]  (
	.Q(slaveARADDR[17]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[48]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[47]  (
	.Q(slaveARADDR[16]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2[47]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[62]  (
	.Q(slaveARADDR[31]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_2_i_m3_i_m3_Z[62]),
	.EN(N_130_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:86
  CFG2 \sDat_2[18]  (
	.A(master_AXI_0_master_ARREADY),
	.B(holdDat_Z[18]),
	.Y(sDat_2_Z[18])
);
defparam \sDat_2[18] .INIT=4'hE;
// @72:86
  CFG3 \sDat_2_i_m3[47]  (
	.A(master_AXI_0_master_ARADDR[16]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[47]),
	.Y(sDat_2[47])
);
defparam \sDat_2_i_m3[47] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[48]  (
	.A(master_AXI_0_master_ARADDR[17]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[48]),
	.Y(sDat_2[48])
);
defparam \sDat_2_i_m3[48] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[60]  (
	.A(master_AXI_0_master_ARADDR[29]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[60]),
	.Y(sDat_2[60])
);
defparam \sDat_2_i_m3[60] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[61]  (
	.A(master_AXI_0_master_ARADDR[30]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[61]),
	.Y(sDat_2[61])
);
defparam \sDat_2_i_m3[61] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[31]  (
	.A(master_AXI_0_master_ARADDR[0]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[31]),
	.Y(N_1598)
);
defparam \sDat_2_i_m3_i_m3[31] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[56]  (
	.A(master_AXI_0_master_ARADDR[25]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[56]),
	.Y(N_1604)
);
defparam \sDat_2_i_m3_i_m3[56] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[57]  (
	.A(master_AXI_0_master_ARADDR[26]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[57]),
	.Y(N_1605)
);
defparam \sDat_2_i_m3_i_m3[57] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[58]  (
	.A(master_AXI_0_master_ARADDR[27]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[58]),
	.Y(N_1606)
);
defparam \sDat_2_i_m3_i_m3[58] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[59]  (
	.A(master_AXI_0_master_ARADDR[28]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[59]),
	.Y(N_1607)
);
defparam \sDat_2_i_m3_i_m3[59] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[33]  (
	.A(master_AXI_0_master_ARADDR[2]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[33]),
	.Y(sDat_2[33])
);
defparam \sDat_2_i_m3[33] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[34]  (
	.A(master_AXI_0_master_ARADDR[3]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[34]),
	.Y(sDat_2[34])
);
defparam \sDat_2_i_m3[34] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[53]  (
	.A(master_AXI_0_master_ARADDR[22]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[53]),
	.Y(sDat_2[53])
);
defparam \sDat_2_i_m3[53] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[52]  (
	.A(master_AXI_0_master_ARADDR[21]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[52]),
	.Y(sDat_2[52])
);
defparam \sDat_2_i_m3[52] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[51]  (
	.A(master_AXI_0_master_ARADDR[20]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[51]),
	.Y(sDat_2[51])
);
defparam \sDat_2_i_m3[51] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[50]  (
	.A(master_AXI_0_master_ARADDR[19]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[50]),
	.Y(sDat_2[50])
);
defparam \sDat_2_i_m3[50] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[49]  (
	.A(master_AXI_0_master_ARADDR[18]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[49]),
	.Y(sDat_2[49])
);
defparam \sDat_2_i_m3[49] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[46]  (
	.A(master_AXI_0_master_ARADDR[15]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[46]),
	.Y(sDat_2[46])
);
defparam \sDat_2_i_m3[46] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[37]  (
	.A(master_AXI_0_master_ARADDR[6]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[37]),
	.Y(sDat_2[37])
);
defparam \sDat_2_i_m3[37] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[38]  (
	.A(master_AXI_0_master_ARADDR[7]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[38]),
	.Y(sDat_2[38])
);
defparam \sDat_2_i_m3[38] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[45]  (
	.A(master_AXI_0_master_ARADDR[14]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[45]),
	.Y(sDat_2[45])
);
defparam \sDat_2_i_m3[45] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[54]  (
	.A(master_AXI_0_master_ARADDR[23]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[54]),
	.Y(sDat_2[54])
);
defparam \sDat_2_i_m3[54] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[62]  (
	.A(master_AXI_0_master_ARADDR[31]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[62]),
	.Y(sDat_2_i_m3_i_m3_Z[62])
);
defparam \sDat_2_i_m3_i_m3[62] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[43]  (
	.A(master_AXI_0_master_ARADDR[12]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[43]),
	.Y(sDat_2_i_m3_i_m3_Z[43])
);
defparam \sDat_2_i_m3_i_m3[43] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[42]  (
	.A(master_AXI_0_master_ARADDR[11]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[42]),
	.Y(sDat_2_i_m3_i_m3_Z[42])
);
defparam \sDat_2_i_m3_i_m3[42] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[41]  (
	.A(master_AXI_0_master_ARADDR[10]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[41]),
	.Y(sDat_2_i_m3_i_m3_Z[41])
);
defparam \sDat_2_i_m3_i_m3[41] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[40]  (
	.A(master_AXI_0_master_ARADDR[9]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[40]),
	.Y(sDat_2_i_m3_i_m3_Z[40])
);
defparam \sDat_2_i_m3_i_m3[40] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3_i_m3[32]  (
	.A(master_AXI_0_master_ARADDR[1]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[32]),
	.Y(sDat_2_i_m3_i_m3_Z[32])
);
defparam \sDat_2_i_m3_i_m3[32] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[55]  (
	.A(master_AXI_0_master_ARADDR[24]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[55]),
	.Y(sDat_2[55])
);
defparam \sDat_2_i_m3[55] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[44]  (
	.A(master_AXI_0_master_ARADDR[13]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[44]),
	.Y(sDat_2[44])
);
defparam \sDat_2_i_m3[44] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[39]  (
	.A(master_AXI_0_master_ARADDR[8]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[39]),
	.Y(sDat_2[39])
);
defparam \sDat_2_i_m3[39] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[36]  (
	.A(master_AXI_0_master_ARADDR[5]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[36]),
	.Y(sDat_2[36])
);
defparam \sDat_2_i_m3[36] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_2_i_m3[35]  (
	.A(master_AXI_0_master_ARADDR[4]),
	.B(master_AXI_0_master_ARREADY),
	.C(holdDat_Z[35]),
	.Y(sDat_2[35])
);
defparam \sDat_2_i_m3[35] .INIT=8'hB8;
// @72:106
  CFG4 \nextState_0_0[0]  (
	.A(slaveARREADY_0),
	.B(master_AXI_0_master_ARVALID),
	.C(master_AXI_0_master_ARREADY),
	.D(currState_0),
	.Y(nextState[0])
);
defparam \nextState_0_0[0] .INIT=16'hBAFF;
// @72:185
  CFG4 \currState_RNO[1]  (
	.A(slaveARREADY_0),
	.B(master_AXI_0_master_ARVALID),
	.C(master_AXI_0_master_ARREADY),
	.D(currState_0),
	.Y(N_108_i)
);
defparam \currState_RNO[1] .INIT=16'hDFC0;
// @72:80
  CFG4 \currState_RNI0PV4J[1]  (
	.A(slaveARREADY_0),
	.B(master_AXI_0_master_ARVALID),
	.C(master_AXI_0_master_ARREADY),
	.D(currState_0),
	.Y(N_130_i)
);
defparam \currState_RNI0PV4J[1] .INIT=16'h8AC0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_64s_0_1_3_0 */

module caxi4interconnect_RegSliceFull_37s_0_1_3_2 (
  slaveRVALID_0,
  slaveRDATA,
  master_AXI_0_master_RDATA,
  slaveRREADY_0,
  master_AXI_0_master_RREADY,
  aclk,
  sysReset,
  master_AXI_0_master_RVALID
)
;
input slaveRVALID_0 ;
input [31:0] slaveRDATA ;
output [31:0] master_AXI_0_master_RDATA ;
output slaveRREADY_0 ;
input master_AXI_0_master_RREADY ;
input aclk ;
input sysReset ;
output master_AXI_0_master_RVALID ;
wire slaveRVALID_0 ;
wire slaveRREADY_0 ;
wire master_AXI_0_master_RREADY ;
wire aclk ;
wire sysReset ;
wire master_AXI_0_master_RVALID ;
wire [0:0] nextState;
wire [35:4] sDat_6_Z;
wire [35:4] holdDat_Z;
wire VCC ;
wire d_sValid ;
wire GND ;
wire N_96_i ;
wire holdDat15_Z ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
// @72:185
  SLE \currState[1]  (
	.Q(master_AXI_0_master_RVALID),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(slaveRREADY_0),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[8]  (
	.Q(master_AXI_0_master_RDATA[4]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[8]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[7]  (
	.Q(master_AXI_0_master_RDATA[3]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[7]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[6]  (
	.Q(master_AXI_0_master_RDATA[2]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[6]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[5]  (
	.Q(master_AXI_0_master_RDATA[1]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[5]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[4]  (
	.Q(master_AXI_0_master_RDATA[0]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[4]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[23]  (
	.Q(master_AXI_0_master_RDATA[19]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[23]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[22]  (
	.Q(master_AXI_0_master_RDATA[18]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[22]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[21]  (
	.Q(master_AXI_0_master_RDATA[17]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[21]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[20]  (
	.Q(master_AXI_0_master_RDATA[16]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[20]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[19]  (
	.Q(master_AXI_0_master_RDATA[15]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[19]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[18]  (
	.Q(master_AXI_0_master_RDATA[14]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[18]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[17]  (
	.Q(master_AXI_0_master_RDATA[13]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[17]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[16]  (
	.Q(master_AXI_0_master_RDATA[12]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[16]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[15]  (
	.Q(master_AXI_0_master_RDATA[11]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[15]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[14]  (
	.Q(master_AXI_0_master_RDATA[10]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[14]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[13]  (
	.Q(master_AXI_0_master_RDATA[9]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[13]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[12]  (
	.Q(master_AXI_0_master_RDATA[8]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[12]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[11]  (
	.Q(master_AXI_0_master_RDATA[7]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[11]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[10]  (
	.Q(master_AXI_0_master_RDATA[6]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[10]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[9]  (
	.Q(master_AXI_0_master_RDATA[5]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[9]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[6]  (
	.Q(holdDat_Z[6]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[2]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[5]  (
	.Q(holdDat_Z[5]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[1]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[4]  (
	.Q(holdDat_Z[4]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[0]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[35]  (
	.Q(master_AXI_0_master_RDATA[31]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[35]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[34]  (
	.Q(master_AXI_0_master_RDATA[30]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[34]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[33]  (
	.Q(master_AXI_0_master_RDATA[29]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[33]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[32]  (
	.Q(master_AXI_0_master_RDATA[28]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[32]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[31]  (
	.Q(master_AXI_0_master_RDATA[27]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[31]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[30]  (
	.Q(master_AXI_0_master_RDATA[26]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[30]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[29]  (
	.Q(master_AXI_0_master_RDATA[25]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[29]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[28]  (
	.Q(master_AXI_0_master_RDATA[24]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[28]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[27]  (
	.Q(master_AXI_0_master_RDATA[23]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[27]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[26]  (
	.Q(master_AXI_0_master_RDATA[22]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[26]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[25]  (
	.Q(master_AXI_0_master_RDATA[21]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[25]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[24]  (
	.Q(master_AXI_0_master_RDATA[20]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_6_Z[24]),
	.EN(N_96_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[21]  (
	.Q(holdDat_Z[21]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[17]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[20]  (
	.Q(holdDat_Z[20]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[16]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[19]  (
	.Q(holdDat_Z[19]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[15]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[18]  (
	.Q(holdDat_Z[18]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[14]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[17]  (
	.Q(holdDat_Z[17]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[13]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[16]  (
	.Q(holdDat_Z[16]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[12]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[15]  (
	.Q(holdDat_Z[15]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[11]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[14]  (
	.Q(holdDat_Z[14]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[10]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[13]  (
	.Q(holdDat_Z[13]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[9]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[12]  (
	.Q(holdDat_Z[12]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[8]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[11]  (
	.Q(holdDat_Z[11]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[7]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[10]  (
	.Q(holdDat_Z[10]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[6]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[9]  (
	.Q(holdDat_Z[9]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[5]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[8]  (
	.Q(holdDat_Z[8]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[4]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[7]  (
	.Q(holdDat_Z[7]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[3]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[35]  (
	.Q(holdDat_Z[35]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[31]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[34]  (
	.Q(holdDat_Z[34]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[30]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[33]  (
	.Q(holdDat_Z[33]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[29]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[32]  (
	.Q(holdDat_Z[32]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[28]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[31]  (
	.Q(holdDat_Z[31]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[27]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[30]  (
	.Q(holdDat_Z[30]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[26]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[29]  (
	.Q(holdDat_Z[29]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[25]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[28]  (
	.Q(holdDat_Z[28]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[24]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[27]  (
	.Q(holdDat_Z[27]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[23]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[26]  (
	.Q(holdDat_Z[26]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[22]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[25]  (
	.Q(holdDat_Z[25]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[21]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[24]  (
	.Q(holdDat_Z[24]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[20]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[23]  (
	.Q(holdDat_Z[23]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[19]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[22]  (
	.Q(holdDat_Z[22]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(slaveRDATA[18]),
	.EN(holdDat15_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:72
  CFG2 holdDat15 (
	.A(slaveRREADY_0),
	.B(slaveRVALID_0),
	.Y(holdDat15_Z)
);
defparam holdDat15.INIT=4'h8;
// @72:86
  CFG3 \sDat_6[35]  (
	.A(slaveRDATA[31]),
	.B(holdDat_Z[35]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[35])
);
defparam \sDat_6[35] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[34]  (
	.A(slaveRDATA[30]),
	.B(holdDat_Z[34]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[34])
);
defparam \sDat_6[34] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[33]  (
	.A(slaveRDATA[29]),
	.B(holdDat_Z[33]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[33])
);
defparam \sDat_6[33] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[32]  (
	.A(slaveRDATA[28]),
	.B(holdDat_Z[32]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[32])
);
defparam \sDat_6[32] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[31]  (
	.A(slaveRDATA[27]),
	.B(holdDat_Z[31]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[31])
);
defparam \sDat_6[31] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[30]  (
	.A(slaveRDATA[26]),
	.B(holdDat_Z[30]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[30])
);
defparam \sDat_6[30] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[29]  (
	.A(slaveRDATA[25]),
	.B(holdDat_Z[29]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[29])
);
defparam \sDat_6[29] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[28]  (
	.A(slaveRDATA[24]),
	.B(holdDat_Z[28]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[28])
);
defparam \sDat_6[28] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[27]  (
	.A(slaveRDATA[23]),
	.B(holdDat_Z[27]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[27])
);
defparam \sDat_6[27] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[26]  (
	.A(slaveRDATA[22]),
	.B(holdDat_Z[26]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[26])
);
defparam \sDat_6[26] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[25]  (
	.A(slaveRDATA[21]),
	.B(holdDat_Z[25]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[25])
);
defparam \sDat_6[25] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[24]  (
	.A(slaveRDATA[20]),
	.B(holdDat_Z[24]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[24])
);
defparam \sDat_6[24] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[23]  (
	.A(slaveRDATA[19]),
	.B(holdDat_Z[23]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[23])
);
defparam \sDat_6[23] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[22]  (
	.A(slaveRDATA[18]),
	.B(holdDat_Z[22]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[22])
);
defparam \sDat_6[22] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[21]  (
	.A(slaveRDATA[17]),
	.B(holdDat_Z[21]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[21])
);
defparam \sDat_6[21] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[20]  (
	.A(slaveRDATA[16]),
	.B(holdDat_Z[20]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[20])
);
defparam \sDat_6[20] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[19]  (
	.A(slaveRDATA[15]),
	.B(holdDat_Z[19]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[19])
);
defparam \sDat_6[19] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[18]  (
	.A(slaveRDATA[14]),
	.B(holdDat_Z[18]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[18])
);
defparam \sDat_6[18] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[17]  (
	.A(slaveRDATA[13]),
	.B(holdDat_Z[17]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[17])
);
defparam \sDat_6[17] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[16]  (
	.A(slaveRDATA[12]),
	.B(holdDat_Z[16]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[16])
);
defparam \sDat_6[16] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[15]  (
	.A(slaveRDATA[11]),
	.B(holdDat_Z[15]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[15])
);
defparam \sDat_6[15] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[14]  (
	.A(slaveRDATA[10]),
	.B(holdDat_Z[14]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[14])
);
defparam \sDat_6[14] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[13]  (
	.A(slaveRDATA[9]),
	.B(holdDat_Z[13]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[13])
);
defparam \sDat_6[13] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[12]  (
	.A(slaveRDATA[8]),
	.B(holdDat_Z[12]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[12])
);
defparam \sDat_6[12] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[11]  (
	.A(slaveRDATA[7]),
	.B(holdDat_Z[11]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[11])
);
defparam \sDat_6[11] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[10]  (
	.A(slaveRDATA[6]),
	.B(holdDat_Z[10]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[10])
);
defparam \sDat_6[10] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[9]  (
	.A(slaveRDATA[5]),
	.B(holdDat_Z[9]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[9])
);
defparam \sDat_6[9] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[8]  (
	.A(slaveRDATA[4]),
	.B(holdDat_Z[8]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[8])
);
defparam \sDat_6[8] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[7]  (
	.A(slaveRDATA[3]),
	.B(holdDat_Z[7]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[7])
);
defparam \sDat_6[7] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[6]  (
	.A(slaveRDATA[2]),
	.B(holdDat_Z[6]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[6])
);
defparam \sDat_6[6] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[5]  (
	.A(slaveRDATA[1]),
	.B(holdDat_Z[5]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[5])
);
defparam \sDat_6[5] .INIT=8'hAC;
// @72:86
  CFG3 \sDat_6[4]  (
	.A(slaveRDATA[0]),
	.B(holdDat_Z[4]),
	.C(slaveRREADY_0),
	.Y(sDat_6_Z[4])
);
defparam \sDat_6[4] .INIT=8'hAC;
// @72:106
  CFG4 \nextState_0[0]  (
	.A(master_AXI_0_master_RREADY),
	.B(slaveRVALID_0),
	.C(master_AXI_0_master_RVALID),
	.D(slaveRREADY_0),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hBFAF;
// @72:185
  CFG4 \currState_ns_0[1]  (
	.A(master_AXI_0_master_RREADY),
	.B(slaveRVALID_0),
	.C(master_AXI_0_master_RVALID),
	.D(slaveRREADY_0),
	.Y(d_sValid)
);
defparam \currState_ns_0[1] .INIT=16'hDCF0;
// @72:80
  CFG4 \currState_RNIU5SCB[1]  (
	.A(master_AXI_0_master_RREADY),
	.B(slaveRVALID_0),
	.C(master_AXI_0_master_RVALID),
	.D(slaveRREADY_0),
	.Y(N_96_i)
);
defparam \currState_RNIU5SCB[1] .INIT=16'h8CA0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_37s_0_1_3_2 */

module caxi4interconnect_RegSliceFull_39s_0_1_3_2 (
  slaveWREADY_0,
  master_AXI_0_master_WDATA,
  slaveWDATA,
  slaveWVALID_0,
  master_AXI_0_master_WVALID,
  master_AXI_0_master_WREADY,
  aclk,
  sysReset
)
;
input slaveWREADY_0 ;
input [31:0] master_AXI_0_master_WDATA ;
output [31:0] slaveWDATA ;
output slaveWVALID_0 ;
input master_AXI_0_master_WVALID ;
output master_AXI_0_master_WREADY ;
input aclk ;
input sysReset ;
wire slaveWREADY_0 ;
wire slaveWVALID_0 ;
wire master_AXI_0_master_WVALID ;
wire master_AXI_0_master_WREADY ;
wire aclk ;
wire sysReset ;
wire [0:0] nextState;
wire [37:6] sDat_10_Z;
wire [37:6] holdDat_Z;
wire VCC ;
wire d_sValid ;
wire GND ;
wire N_62_i ;
wire holdDat25_Z ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_42 ;
wire N_41 ;
// @72:185
  SLE \currState[1]  (
	.Q(slaveWVALID_0),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(master_AXI_0_master_WREADY),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[14]  (
	.Q(slaveWDATA[8]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[14]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[13]  (
	.Q(slaveWDATA[7]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[13]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[12]  (
	.Q(slaveWDATA[6]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[12]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[11]  (
	.Q(slaveWDATA[5]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[11]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[10]  (
	.Q(slaveWDATA[4]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[10]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[9]  (
	.Q(slaveWDATA[3]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[9]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[8]  (
	.Q(slaveWDATA[2]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[8]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[7]  (
	.Q(slaveWDATA[1]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[7]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[6]  (
	.Q(slaveWDATA[0]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[6]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[29]  (
	.Q(slaveWDATA[23]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[29]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[28]  (
	.Q(slaveWDATA[22]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[28]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[27]  (
	.Q(slaveWDATA[21]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[27]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[26]  (
	.Q(slaveWDATA[20]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[26]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[25]  (
	.Q(slaveWDATA[19]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[25]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[24]  (
	.Q(slaveWDATA[18]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[24]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[23]  (
	.Q(slaveWDATA[17]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[23]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[22]  (
	.Q(slaveWDATA[16]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[22]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[21]  (
	.Q(slaveWDATA[15]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[21]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[20]  (
	.Q(slaveWDATA[14]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[20]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[19]  (
	.Q(slaveWDATA[13]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[19]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[18]  (
	.Q(slaveWDATA[12]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[18]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[17]  (
	.Q(slaveWDATA[11]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[17]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[16]  (
	.Q(slaveWDATA[10]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[16]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[15]  (
	.Q(slaveWDATA[9]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[15]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[12]  (
	.Q(holdDat_Z[12]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[6]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[11]  (
	.Q(holdDat_Z[11]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[5]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[10]  (
	.Q(holdDat_Z[10]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[4]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[9]  (
	.Q(holdDat_Z[9]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[3]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[8]  (
	.Q(holdDat_Z[8]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[2]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[7]  (
	.Q(holdDat_Z[7]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[1]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[6]  (
	.Q(holdDat_Z[6]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[0]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[37]  (
	.Q(slaveWDATA[31]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[37]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[36]  (
	.Q(slaveWDATA[30]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[36]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[35]  (
	.Q(slaveWDATA[29]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[35]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[34]  (
	.Q(slaveWDATA[28]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[34]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[33]  (
	.Q(slaveWDATA[27]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[33]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[32]  (
	.Q(slaveWDATA[26]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[32]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[31]  (
	.Q(slaveWDATA[25]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[31]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:80
  SLE \sDat[30]  (
	.Q(slaveWDATA[24]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(sDat_10_Z[30]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[27]  (
	.Q(holdDat_Z[27]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[21]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[26]  (
	.Q(holdDat_Z[26]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[20]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[25]  (
	.Q(holdDat_Z[25]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[19]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[24]  (
	.Q(holdDat_Z[24]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[18]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[23]  (
	.Q(holdDat_Z[23]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[17]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[22]  (
	.Q(holdDat_Z[22]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[16]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[21]  (
	.Q(holdDat_Z[21]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[15]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[20]  (
	.Q(holdDat_Z[20]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[14]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[19]  (
	.Q(holdDat_Z[19]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[13]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[18]  (
	.Q(holdDat_Z[18]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[12]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[17]  (
	.Q(holdDat_Z[17]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[11]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[16]  (
	.Q(holdDat_Z[16]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[10]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[15]  (
	.Q(holdDat_Z[15]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[9]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[14]  (
	.Q(holdDat_Z[14]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[8]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[13]  (
	.Q(holdDat_Z[13]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[7]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[37]  (
	.Q(holdDat_Z[37]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[31]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[36]  (
	.Q(holdDat_Z[36]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[30]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[35]  (
	.Q(holdDat_Z[35]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[29]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[34]  (
	.Q(holdDat_Z[34]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[28]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[33]  (
	.Q(holdDat_Z[33]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[27]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[32]  (
	.Q(holdDat_Z[32]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[26]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[31]  (
	.Q(holdDat_Z[31]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[25]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[30]  (
	.Q(holdDat_Z[30]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[24]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[29]  (
	.Q(holdDat_Z[29]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[23]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:68
  SLE \holdDat[28]  (
	.Q(holdDat_Z[28]),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(master_AXI_0_master_WDATA[22]),
	.EN(holdDat25_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:72
  CFG2 holdDat25 (
	.A(master_AXI_0_master_WREADY),
	.B(master_AXI_0_master_WVALID),
	.Y(holdDat25_Z)
);
defparam holdDat25.INIT=4'h8;
// @72:86
  CFG3 \sDat_10[37]  (
	.A(master_AXI_0_master_WDATA[31]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[37]),
	.Y(sDat_10_Z[37])
);
defparam \sDat_10[37] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[36]  (
	.A(master_AXI_0_master_WDATA[30]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[36]),
	.Y(sDat_10_Z[36])
);
defparam \sDat_10[36] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[35]  (
	.A(master_AXI_0_master_WDATA[29]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[35]),
	.Y(sDat_10_Z[35])
);
defparam \sDat_10[35] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[34]  (
	.A(master_AXI_0_master_WDATA[28]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[34]),
	.Y(sDat_10_Z[34])
);
defparam \sDat_10[34] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[33]  (
	.A(master_AXI_0_master_WDATA[27]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[33]),
	.Y(sDat_10_Z[33])
);
defparam \sDat_10[33] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[32]  (
	.A(master_AXI_0_master_WDATA[26]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[32]),
	.Y(sDat_10_Z[32])
);
defparam \sDat_10[32] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[31]  (
	.A(master_AXI_0_master_WDATA[25]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[31]),
	.Y(sDat_10_Z[31])
);
defparam \sDat_10[31] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[30]  (
	.A(master_AXI_0_master_WDATA[24]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[30]),
	.Y(sDat_10_Z[30])
);
defparam \sDat_10[30] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[29]  (
	.A(master_AXI_0_master_WDATA[23]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[29]),
	.Y(sDat_10_Z[29])
);
defparam \sDat_10[29] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[28]  (
	.A(master_AXI_0_master_WDATA[22]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[28]),
	.Y(sDat_10_Z[28])
);
defparam \sDat_10[28] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[27]  (
	.A(master_AXI_0_master_WDATA[21]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[27]),
	.Y(sDat_10_Z[27])
);
defparam \sDat_10[27] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[26]  (
	.A(master_AXI_0_master_WDATA[20]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[26]),
	.Y(sDat_10_Z[26])
);
defparam \sDat_10[26] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[25]  (
	.A(master_AXI_0_master_WDATA[19]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[25]),
	.Y(sDat_10_Z[25])
);
defparam \sDat_10[25] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[24]  (
	.A(master_AXI_0_master_WDATA[18]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[24]),
	.Y(sDat_10_Z[24])
);
defparam \sDat_10[24] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[23]  (
	.A(master_AXI_0_master_WDATA[17]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[23]),
	.Y(sDat_10_Z[23])
);
defparam \sDat_10[23] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[22]  (
	.A(master_AXI_0_master_WDATA[16]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[22]),
	.Y(sDat_10_Z[22])
);
defparam \sDat_10[22] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[21]  (
	.A(master_AXI_0_master_WDATA[15]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[21]),
	.Y(sDat_10_Z[21])
);
defparam \sDat_10[21] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[20]  (
	.A(master_AXI_0_master_WDATA[14]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[20]),
	.Y(sDat_10_Z[20])
);
defparam \sDat_10[20] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[19]  (
	.A(master_AXI_0_master_WDATA[13]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[19]),
	.Y(sDat_10_Z[19])
);
defparam \sDat_10[19] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[18]  (
	.A(master_AXI_0_master_WDATA[12]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[18]),
	.Y(sDat_10_Z[18])
);
defparam \sDat_10[18] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[17]  (
	.A(master_AXI_0_master_WDATA[11]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[17]),
	.Y(sDat_10_Z[17])
);
defparam \sDat_10[17] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[16]  (
	.A(master_AXI_0_master_WDATA[10]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[16]),
	.Y(sDat_10_Z[16])
);
defparam \sDat_10[16] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[15]  (
	.A(master_AXI_0_master_WDATA[9]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[15]),
	.Y(sDat_10_Z[15])
);
defparam \sDat_10[15] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[14]  (
	.A(master_AXI_0_master_WDATA[8]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[14]),
	.Y(sDat_10_Z[14])
);
defparam \sDat_10[14] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[13]  (
	.A(master_AXI_0_master_WDATA[7]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[13]),
	.Y(sDat_10_Z[13])
);
defparam \sDat_10[13] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[12]  (
	.A(master_AXI_0_master_WDATA[6]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[12]),
	.Y(sDat_10_Z[12])
);
defparam \sDat_10[12] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[11]  (
	.A(master_AXI_0_master_WDATA[5]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[11]),
	.Y(sDat_10_Z[11])
);
defparam \sDat_10[11] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[10]  (
	.A(master_AXI_0_master_WDATA[4]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[10]),
	.Y(sDat_10_Z[10])
);
defparam \sDat_10[10] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[9]  (
	.A(master_AXI_0_master_WDATA[3]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[9]),
	.Y(sDat_10_Z[9])
);
defparam \sDat_10[9] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[8]  (
	.A(master_AXI_0_master_WDATA[2]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[8]),
	.Y(sDat_10_Z[8])
);
defparam \sDat_10[8] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[7]  (
	.A(master_AXI_0_master_WDATA[1]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[7]),
	.Y(sDat_10_Z[7])
);
defparam \sDat_10[7] .INIT=8'hB8;
// @72:86
  CFG3 \sDat_10[6]  (
	.A(master_AXI_0_master_WDATA[0]),
	.B(master_AXI_0_master_WREADY),
	.C(holdDat_Z[6]),
	.Y(sDat_10_Z[6])
);
defparam \sDat_10[6] .INIT=8'hB8;
// @72:106
  CFG4 \nextState_0[0]  (
	.A(slaveWREADY_0),
	.B(master_AXI_0_master_WVALID),
	.C(master_AXI_0_master_WREADY),
	.D(slaveWVALID_0),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hBAFF;
// @72:185
  CFG4 \currState_ns_0[1]  (
	.A(slaveWREADY_0),
	.B(master_AXI_0_master_WVALID),
	.C(master_AXI_0_master_WREADY),
	.D(slaveWVALID_0),
	.Y(d_sValid)
);
defparam \currState_ns_0[1] .INIT=16'hDFC0;
// @72:80
  CFG4 \currState_RNIKGHJC[1]  (
	.A(slaveWREADY_0),
	.B(master_AXI_0_master_WVALID),
	.C(master_AXI_0_master_WREADY),
	.D(slaveWVALID_0),
	.Y(N_62_i)
);
defparam \currState_RNIKGHJC[1] .INIT=16'h8AC0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_39s_0_1_3_2 */

module caxi4interconnect_RegSliceFull_4s_0_1_3_2 (
  slaveBVALID_0,
  slaveBREADY_0,
  master_AXI_0_master_BREADY,
  aclk,
  sysReset,
  master_AXI_0_master_BVALID
)
;
input slaveBVALID_0 ;
output slaveBREADY_0 ;
input master_AXI_0_master_BREADY ;
input aclk ;
input sysReset ;
output master_AXI_0_master_BVALID ;
wire slaveBVALID_0 ;
wire slaveBREADY_0 ;
wire master_AXI_0_master_BREADY ;
wire aclk ;
wire sysReset ;
wire master_AXI_0_master_BVALID ;
wire [0:0] nextState;
wire VCC ;
wire d_sValid ;
wire GND ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
// @72:185
  SLE \currState[1]  (
	.Q(master_AXI_0_master_BVALID),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(d_sValid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:185
  SLE \currState[0]  (
	.Q(slaveBREADY_0),
	.ADn(VCC),
	.ALn(sysReset),
	.CLK(aclk),
	.D(nextState[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @72:106
  CFG4 \nextState_0[0]  (
	.A(master_AXI_0_master_BREADY),
	.B(slaveBVALID_0),
	.C(master_AXI_0_master_BVALID),
	.D(slaveBREADY_0),
	.Y(nextState[0])
);
defparam \nextState_0[0] .INIT=16'hBFAF;
// @72:106
  CFG4 d_sValid_0 (
	.A(master_AXI_0_master_BREADY),
	.B(slaveBVALID_0),
	.C(master_AXI_0_master_BVALID),
	.D(slaveBREADY_0),
	.Y(d_sValid)
);
defparam d_sValid_0.INIT=16'hDCF0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegSliceFull_4s_0_1_3_2 */

module caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s (
  slaveBREADY_0,
  slaveBVALID_0,
  slaveWVALID_0,
  slaveWDATA,
  master_AXI_0_master_WDATA,
  slaveWREADY_0,
  slaveRREADY_0,
  master_AXI_0_master_RDATA,
  slaveRDATA,
  slaveRVALID_0,
  currState_0,
  slaveARBURST_0,
  master_AXI_0_master_ARADDR,
  slaveARADDR,
  slaveARREADY_0,
  slaveAWBURST_0,
  slaveAWVALID_0,
  slaveAWADDR,
  master_AXI_0_master_AWADDR,
  slaveAWREADY_0,
  master_AXI_0_master_BVALID,
  master_AXI_0_master_BREADY,
  master_AXI_0_master_WREADY,
  master_AXI_0_master_WVALID,
  master_AXI_0_master_RVALID,
  master_AXI_0_master_RREADY,
  master_AXI_0_master_ARREADY,
  holdDat5,
  master_AXI_0_master_ARVALID,
  master_AXI_0_master_AWREADY,
  sysReset,
  aclk,
  master_axi_awaddr4_sn,
  master_AXI_0_master_AWVALID
)
;
output slaveBREADY_0 ;
input slaveBVALID_0 ;
output slaveWVALID_0 ;
output [31:0] slaveWDATA ;
input [31:0] master_AXI_0_master_WDATA ;
input slaveWREADY_0 ;
output slaveRREADY_0 ;
output [31:0] master_AXI_0_master_RDATA ;
input [31:0] slaveRDATA ;
input slaveRVALID_0 ;
output currState_0 ;
output slaveARBURST_0 ;
input [31:0] master_AXI_0_master_ARADDR ;
output [31:0] slaveARADDR ;
input slaveARREADY_0 ;
output slaveAWBURST_0 ;
output slaveAWVALID_0 ;
output [31:0] slaveAWADDR ;
input [31:0] master_AXI_0_master_AWADDR ;
input slaveAWREADY_0 ;
output master_AXI_0_master_BVALID ;
input master_AXI_0_master_BREADY ;
output master_AXI_0_master_WREADY ;
input master_AXI_0_master_WVALID ;
output master_AXI_0_master_RVALID ;
input master_AXI_0_master_RREADY ;
output master_AXI_0_master_ARREADY ;
input holdDat5 ;
input master_AXI_0_master_ARVALID ;
output master_AXI_0_master_AWREADY ;
input sysReset ;
input aclk ;
input master_axi_awaddr4_sn ;
input master_AXI_0_master_AWVALID ;
wire slaveBREADY_0 ;
wire slaveBVALID_0 ;
wire slaveWVALID_0 ;
wire slaveWREADY_0 ;
wire slaveRREADY_0 ;
wire slaveRVALID_0 ;
wire currState_0 ;
wire slaveARBURST_0 ;
wire slaveARREADY_0 ;
wire slaveAWBURST_0 ;
wire slaveAWVALID_0 ;
wire slaveAWREADY_0 ;
wire master_AXI_0_master_BVALID ;
wire master_AXI_0_master_BREADY ;
wire master_AXI_0_master_WREADY ;
wire master_AXI_0_master_WVALID ;
wire master_AXI_0_master_RVALID ;
wire master_AXI_0_master_RREADY ;
wire master_AXI_0_master_ARREADY ;
wire holdDat5 ;
wire master_AXI_0_master_ARVALID ;
wire master_AXI_0_master_AWREADY ;
wire sysReset ;
wire aclk ;
wire master_axi_awaddr4_sn ;
wire master_AXI_0_master_AWVALID ;
wire GND ;
wire VCC ;
// @73:192
  caxi4interconnect_RegSliceFull_64s_0_1_3_2 \genblk1.awrs  (
	.slaveAWREADY_0(slaveAWREADY_0),
	.master_AXI_0_master_AWADDR(master_AXI_0_master_AWADDR[31:0]),
	.slaveAWADDR(slaveAWADDR[31:0]),
	.slaveAWVALID_0(slaveAWVALID_0),
	.slaveAWBURST_0(slaveAWBURST_0),
	.master_AXI_0_master_AWVALID(master_AXI_0_master_AWVALID),
	.master_axi_awaddr4_sn(master_axi_awaddr4_sn),
	.aclk(aclk),
	.sysReset(sysReset),
	.master_AXI_0_master_AWREADY(master_AXI_0_master_AWREADY)
);
// @73:256
  caxi4interconnect_RegSliceFull_64s_0_1_3_0 \genblk2.arrs  (
	.slaveARREADY_0(slaveARREADY_0),
	.slaveARADDR(slaveARADDR[31:0]),
	.master_AXI_0_master_ARADDR(master_AXI_0_master_ARADDR[31:0]),
	.slaveARBURST_0(slaveARBURST_0),
	.currState_0(currState_0),
	.master_AXI_0_master_ARVALID(master_AXI_0_master_ARVALID),
	.holdDat5(holdDat5),
	.master_AXI_0_master_ARREADY(master_AXI_0_master_ARREADY),
	.aclk(aclk),
	.sysReset(sysReset)
);
// @73:312
  caxi4interconnect_RegSliceFull_37s_0_1_3_2 \genblk3.rrs  (
	.slaveRVALID_0(slaveRVALID_0),
	.slaveRDATA(slaveRDATA[31:0]),
	.master_AXI_0_master_RDATA(master_AXI_0_master_RDATA[31:0]),
	.slaveRREADY_0(slaveRREADY_0),
	.master_AXI_0_master_RREADY(master_AXI_0_master_RREADY),
	.aclk(aclk),
	.sysReset(sysReset),
	.master_AXI_0_master_RVALID(master_AXI_0_master_RVALID)
);
// @73:360
  caxi4interconnect_RegSliceFull_39s_0_1_3_2 \genblk4.wrs  (
	.slaveWREADY_0(slaveWREADY_0),
	.master_AXI_0_master_WDATA(master_AXI_0_master_WDATA[31:0]),
	.slaveWDATA(slaveWDATA[31:0]),
	.slaveWVALID_0(slaveWVALID_0),
	.master_AXI_0_master_WVALID(master_AXI_0_master_WVALID),
	.master_AXI_0_master_WREADY(master_AXI_0_master_WREADY),
	.aclk(aclk),
	.sysReset(sysReset)
);
// @73:407
  caxi4interconnect_RegSliceFull_4s_0_1_3_2 \genblk5.brs  (
	.slaveBVALID_0(slaveBVALID_0),
	.slaveBREADY_0(slaveBREADY_0),
	.master_AXI_0_master_BREADY(master_AXI_0_master_BREADY),
	.aclk(aclk),
	.sysReset(sysReset),
	.master_AXI_0_master_BVALID(master_AXI_0_master_BVALID)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s */

module caxi4interconnect_MasterConvertor_Z5 (
  slaveAWREADY_0,
  master_AXI_0_master_AWADDR,
  slaveAWADDR,
  slaveAWVALID_0,
  slaveAWBURST_0,
  slaveARREADY_0,
  slaveARADDR,
  master_AXI_0_master_ARADDR,
  slaveARBURST_0,
  currState_0,
  slaveRVALID_0,
  slaveRDATA,
  master_AXI_0_master_RDATA,
  slaveRREADY_0,
  slaveWREADY_0,
  master_AXI_0_master_WDATA,
  slaveWDATA,
  slaveWVALID_0,
  slaveBVALID_0,
  slaveBREADY_0,
  master_AXI_0_master_AWVALID,
  master_axi_awaddr4_sn,
  aclk,
  sysReset,
  master_AXI_0_master_AWREADY,
  master_AXI_0_master_ARVALID,
  holdDat5,
  master_AXI_0_master_ARREADY,
  master_AXI_0_master_RREADY,
  master_AXI_0_master_RVALID,
  master_AXI_0_master_WVALID,
  master_AXI_0_master_WREADY,
  master_AXI_0_master_BREADY,
  master_AXI_0_master_BVALID
)
;
input slaveAWREADY_0 ;
input [31:0] master_AXI_0_master_AWADDR ;
output [31:0] slaveAWADDR ;
output slaveAWVALID_0 ;
output slaveAWBURST_0 ;
input slaveARREADY_0 ;
output [31:0] slaveARADDR ;
input [31:0] master_AXI_0_master_ARADDR ;
output slaveARBURST_0 ;
output currState_0 ;
input slaveRVALID_0 ;
input [31:0] slaveRDATA ;
output [31:0] master_AXI_0_master_RDATA ;
output slaveRREADY_0 ;
input slaveWREADY_0 ;
input [31:0] master_AXI_0_master_WDATA ;
output [31:0] slaveWDATA ;
output slaveWVALID_0 ;
input slaveBVALID_0 ;
output slaveBREADY_0 ;
input master_AXI_0_master_AWVALID ;
input master_axi_awaddr4_sn ;
input aclk ;
input sysReset ;
output master_AXI_0_master_AWREADY ;
input master_AXI_0_master_ARVALID ;
input holdDat5 ;
output master_AXI_0_master_ARREADY ;
input master_AXI_0_master_RREADY ;
output master_AXI_0_master_RVALID ;
input master_AXI_0_master_WVALID ;
output master_AXI_0_master_WREADY ;
input master_AXI_0_master_BREADY ;
output master_AXI_0_master_BVALID ;
wire slaveAWREADY_0 ;
wire slaveAWVALID_0 ;
wire slaveAWBURST_0 ;
wire slaveARREADY_0 ;
wire slaveARBURST_0 ;
wire currState_0 ;
wire slaveRVALID_0 ;
wire slaveRREADY_0 ;
wire slaveWREADY_0 ;
wire slaveWVALID_0 ;
wire slaveBVALID_0 ;
wire slaveBREADY_0 ;
wire master_AXI_0_master_AWVALID ;
wire master_axi_awaddr4_sn ;
wire aclk ;
wire sysReset ;
wire master_AXI_0_master_AWREADY ;
wire master_AXI_0_master_ARVALID ;
wire holdDat5 ;
wire master_AXI_0_master_ARREADY ;
wire master_AXI_0_master_RREADY ;
wire master_AXI_0_master_RVALID ;
wire master_AXI_0_master_WVALID ;
wire master_AXI_0_master_WREADY ;
wire master_AXI_0_master_BREADY ;
wire master_AXI_0_master_BVALID ;
wire GND ;
wire VCC ;
// @74:404
  caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s rgsl (
	.slaveBREADY_0(slaveBREADY_0),
	.slaveBVALID_0(slaveBVALID_0),
	.slaveWVALID_0(slaveWVALID_0),
	.slaveWDATA(slaveWDATA[31:0]),
	.master_AXI_0_master_WDATA(master_AXI_0_master_WDATA[31:0]),
	.slaveWREADY_0(slaveWREADY_0),
	.slaveRREADY_0(slaveRREADY_0),
	.master_AXI_0_master_RDATA(master_AXI_0_master_RDATA[31:0]),
	.slaveRDATA(slaveRDATA[31:0]),
	.slaveRVALID_0(slaveRVALID_0),
	.currState_0(currState_0),
	.slaveARBURST_0(slaveARBURST_0),
	.master_AXI_0_master_ARADDR(master_AXI_0_master_ARADDR[31:0]),
	.slaveARADDR(slaveARADDR[31:0]),
	.slaveARREADY_0(slaveARREADY_0),
	.slaveAWBURST_0(slaveAWBURST_0),
	.slaveAWVALID_0(slaveAWVALID_0),
	.slaveAWADDR(slaveAWADDR[31:0]),
	.master_AXI_0_master_AWADDR(master_AXI_0_master_AWADDR[31:0]),
	.slaveAWREADY_0(slaveAWREADY_0),
	.master_AXI_0_master_BVALID(master_AXI_0_master_BVALID),
	.master_AXI_0_master_BREADY(master_AXI_0_master_BREADY),
	.master_AXI_0_master_WREADY(master_AXI_0_master_WREADY),
	.master_AXI_0_master_WVALID(master_AXI_0_master_WVALID),
	.master_AXI_0_master_RVALID(master_AXI_0_master_RVALID),
	.master_AXI_0_master_RREADY(master_AXI_0_master_RREADY),
	.master_AXI_0_master_ARREADY(master_AXI_0_master_ARREADY),
	.holdDat5(holdDat5),
	.master_AXI_0_master_ARVALID(master_AXI_0_master_ARVALID),
	.master_AXI_0_master_AWREADY(master_AXI_0_master_AWREADY),
	.sysReset(sysReset),
	.aclk(aclk),
	.master_axi_awaddr4_sn(master_axi_awaddr4_sn),
	.master_AXI_0_master_AWVALID(master_AXI_0_master_AWVALID)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* caxi4interconnect_MasterConvertor_Z5 */

module COREAXI4INTERCONNECT_Z2 (
  master_AXI_0_master_WDATA,
  master_AXI_0_master_RDATA,
  master_AXI_0_master_ARADDR,
  master_AXI_0_master_AWADDR,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA,
  master_AXI_0_master_BVALID,
  master_AXI_0_master_BREADY,
  master_AXI_0_master_WREADY,
  master_AXI_0_master_WVALID,
  master_AXI_0_master_RVALID,
  master_AXI_0_master_RREADY,
  master_AXI_0_master_ARREADY,
  holdDat5,
  master_AXI_0_master_ARVALID,
  master_AXI_0_master_AWREADY,
  master_axi_awaddr4_sn,
  master_AXI_0_master_AWVALID,
  aresetn_c,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID,
  aclk,
  N_5_i,
  N_3_i,
  N_4_i,
  n_value6_i
)
;
input [31:0] master_AXI_0_master_WDATA ;
output [31:0] master_AXI_0_master_RDATA ;
input [31:0] master_AXI_0_master_ARADDR ;
input [31:0] master_AXI_0_master_AWADDR ;
input [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA ;
output [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR ;
output [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA ;
output master_AXI_0_master_BVALID ;
input master_AXI_0_master_BREADY ;
output master_AXI_0_master_WREADY ;
input master_AXI_0_master_WVALID ;
output master_AXI_0_master_RVALID ;
input master_AXI_0_master_RREADY ;
output master_AXI_0_master_ARREADY ;
input holdDat5 ;
input master_AXI_0_master_ARVALID ;
output master_AXI_0_master_AWREADY ;
input master_axi_awaddr4_sn ;
input master_AXI_0_master_AWVALID ;
input aresetn_c ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID ;
input aclk ;
output N_5_i ;
output N_3_i ;
output N_4_i ;
output n_value6_i ;
wire master_AXI_0_master_BVALID ;
wire master_AXI_0_master_BREADY ;
wire master_AXI_0_master_WREADY ;
wire master_AXI_0_master_WVALID ;
wire master_AXI_0_master_RVALID ;
wire master_AXI_0_master_RREADY ;
wire master_AXI_0_master_ARREADY ;
wire holdDat5 ;
wire master_AXI_0_master_ARVALID ;
wire master_AXI_0_master_AWREADY ;
wire master_axi_awaddr4_sn ;
wire master_AXI_0_master_AWVALID ;
wire aresetn_c ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID ;
wire aclk ;
wire N_5_i ;
wire N_3_i ;
wire N_4_i ;
wire n_value6_i ;
wire [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR;
wire [31:0] slaveARADDR;
wire [0:0] slaveARBURST;
wire [1:1] currState;
wire [0:0] slaveARREADY;
wire [1:0] slaveRID;
wire [31:0] slaveRDATA;
wire [1:0] slaveRRESP;
wire [0:0] slaveRLAST;
wire [0:0] slaveRUSER;
wire [0:0] slaveRVALID;
wire [0:0] slaveRREADY;
wire [31:0] slaveAWADDR;
wire [0:0] slaveAWBURST;
wire [0:0] slaveAWVALID;
wire [0:0] slaveAWREADY;
wire [31:0] slaveWDATA;
wire [0:0] slaveWVALID;
wire [0:0] slaveWREADY;
wire [1:0] slaveBID;
wire [1:0] slaveBRESP;
wire [0:0] slaveBUSER;
wire [0:0] slaveBVALID;
wire [0:0] slaveBREADY;
wire [1:0] SLAVE0_AWID;
wire [7:0] SLAVE0_AWLEN;
wire [2:0] SLAVE0_AWSIZE;
wire [1:0] SLAVE0_AWBURST;
wire [1:0] SLAVE0_AWLOCK;
wire [3:0] SLAVE0_AWCACHE;
wire [2:0] SLAVE0_AWPROT;
wire [3:0] SLAVE0_AWREGION;
wire [3:0] SLAVE0_AWQOS;
wire [0:0] SLAVE0_AWUSER;
wire [1:0] SLAVE0_WID;
wire [3:0] SLAVE_WSTRB;
wire [0:0] SLAVE_WLAST;
wire [0:0] SLAVE0_WUSER;
wire [1:0] SLAVE0_ARID;
wire [7:0] SLAVE0_ARLEN;
wire [2:0] SLAVE0_ARSIZE;
wire [1:0] SLAVE0_ARBURST;
wire [1:0] SLAVE0_ARLOCK;
wire [3:0] SLAVE0_ARCACHE;
wire [2:0] SLAVE0_ARPROT;
wire [3:0] SLAVE0_ARREGION;
wire [3:0] SLAVE0_ARQOS;
wire [0:0] SLAVE0_ARUSER;
wire m4_e_21 ;
wire m4_e_20 ;
wire m4_e_19 ;
wire m4_e_18 ;
wire m4_e_17 ;
wire m4_e_16 ;
wire m4_e_15 ;
wire m4_e_22 ;
wire m4_e_27 ;
wire N_15_mux ;
wire GND ;
wire sysReset ;
wire VCC ;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIE6N1[26]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[29]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[28]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[27]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[26]),
	.Y(m4_e_21)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIE6N1[26] .INIT=16'h0001;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIULM1[22]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[25]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[24]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[23]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[22]),
	.Y(m4_e_20)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIULM1[22] .INIT=16'h0001;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNI0MK1[18]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[21]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[20]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[19]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[18]),
	.Y(m4_e_19)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNI0MK1[18] .INIT=16'h0001;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNI2MI1[14]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[17]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[16]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[15]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[14]),
	.Y(m4_e_18)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNI2MI1[14] .INIT=16'h0001;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNII5I1[10]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[13]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[12]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[11]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[10]),
	.Y(m4_e_17)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNII5I1[10] .INIT=16'h0001;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNI6SMBK[6]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[9]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[8]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[7]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[6]),
	.Y(m4_e_16)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNI6SMBK[6] .INIT=16'h0001;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNII7MBK[0]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[5]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[4]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[1]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[0]),
	.Y(m4_e_15)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNII7MBK[0] .INIT=16'h0001;
  CFG3 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIDGJCK[30]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[31]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[30]),
	.C(m4_e_15),
	.Y(m4_e_22)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIDGJCK[30] .INIT=8'h10;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIE8L6[14]  (
	.A(m4_e_21),
	.B(m4_e_20),
	.C(m4_e_19),
	.D(m4_e_18),
	.Y(m4_e_27)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIE8L6[14] .INIT=16'h8000;
  CFG4 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIJQH091[10]  (
	.A(m4_e_27),
	.B(m4_e_22),
	.C(m4_e_17),
	.D(m4_e_16),
	.Y(N_15_mux)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNIJQH091[10] .INIT=16'h8000;
  CFG3 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNICUC6J1[2]  (
	.A(N_15_mux),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[2]),
	.Y(n_value6_i)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNICUC6J1[2] .INIT=8'h80;
  CFG3 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNICUC6J1_1[2]  (
	.A(N_15_mux),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[2]),
	.Y(N_4_i)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNICUC6J1_1[2] .INIT=8'h08;
  CFG3 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNICUC6J1_0[2]  (
	.A(N_15_mux),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[2]),
	.Y(N_3_i)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNICUC6J1_0[2] .INIT=8'h20;
  CFG3 \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNICUC6J1_2[2]  (
	.A(N_15_mux),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[2]),
	.Y(N_5_i)
);
defparam \SlvConvertor_loop[0].slvcnv_SLAVE_AWADDR_RNICUC6J1_2[2] .INIT=8'h02;
// @83:9913
  caxi4interconnect_SlaveConvertor_Z11 \SlvConvertor_loop[0].slvcnv  (
	.SLV_CLK(GND),
	.XBAR_CLK(aclk),
	.ARESETN(GND),
	.ACLK_syncReset(sysReset),
	.slaveARID({GND, GND}),
	.slaveARADDR(slaveARADDR[31:0]),
	.slaveARLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.slaveARSIZE({GND, GND, GND}),
	.slaveARBURST({GND, slaveARBURST[0]}),
	.slaveARLOCK({GND, GND}),
	.slaveARCACHE({GND, GND, GND, GND}),
	.slaveARPROT({GND, GND, GND}),
	.slaveARREGION({GND, GND, GND, GND}),
	.slaveARQOS({GND, GND, GND, GND}),
	.slaveARUSER(GND),
	.slaveARVALID(currState[1]),
	.slaveARREADY(slaveARREADY[0]),
	.slaveRID(slaveRID[1:0]),
	.slaveRDATA(slaveRDATA[31:0]),
	.slaveRRESP(slaveRRESP[1:0]),
	.slaveRLAST(slaveRLAST[0]),
	.slaveRUSER(slaveRUSER[0]),
	.slaveRVALID(slaveRVALID[0]),
	.slaveRREADY(slaveRREADY[0]),
	.slaveAWID({GND, GND}),
	.slaveAWADDR(slaveAWADDR[31:0]),
	.slaveAWLEN({GND, GND, GND, GND, GND, GND, GND, GND}),
	.slaveAWSIZE({GND, GND, GND}),
	.slaveAWBURST({GND, slaveAWBURST[0]}),
	.slaveAWLOCK({GND, GND}),
	.slaveAWCACHE({GND, GND, GND, GND}),
	.slaveAWPROT({GND, GND, GND}),
	.slaveAWREGION({GND, GND, GND, GND}),
	.slaveAWQOS({GND, GND, GND, GND}),
	.slaveAWUSER(GND),
	.slaveAWVALID(slaveAWVALID[0]),
	.slaveAWREADY(slaveAWREADY[0]),
	.slaveWID({GND, GND}),
	.slaveWDATA(slaveWDATA[31:0]),
	.slaveWSTRB({GND, GND, GND, GND}),
	.slaveWLAST(GND),
	.slaveWUSER(GND),
	.slaveWVALID(slaveWVALID[0]),
	.slaveWREADY(slaveWREADY[0]),
	.slaveBID(slaveBID[1:0]),
	.slaveBRESP(slaveBRESP[1:0]),
	.slaveBUSER(slaveBUSER[0]),
	.slaveBVALID(slaveBVALID[0]),
	.slaveBREADY(slaveBREADY[0]),
	.SLAVE_AWID(SLAVE0_AWID[1:0]),
	.SLAVE_AWADDR(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWADDR[31:0]),
	.SLAVE_AWLEN(SLAVE0_AWLEN[7:0]),
	.SLAVE_AWSIZE(SLAVE0_AWSIZE[2:0]),
	.SLAVE_AWBURST(SLAVE0_AWBURST[1:0]),
	.SLAVE_AWLOCK(SLAVE0_AWLOCK[1:0]),
	.SLAVE_AWCACHE(SLAVE0_AWCACHE[3:0]),
	.SLAVE_AWPROT(SLAVE0_AWPROT[2:0]),
	.SLAVE_AWREGION(SLAVE0_AWREGION[3:0]),
	.SLAVE_AWQOS(SLAVE0_AWQOS[3:0]),
	.SLAVE_AWUSER(SLAVE0_AWUSER[0]),
	.SLAVE_AWVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID),
	.SLAVE_AWREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY),
	.SLAVE_WID(SLAVE0_WID[1:0]),
	.SLAVE_WDATA(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[31:0]),
	.SLAVE_WSTRB(SLAVE_WSTRB[3:0]),
	.SLAVE_WLAST(SLAVE_WLAST[0]),
	.SLAVE_WUSER(SLAVE0_WUSER[0]),
	.SLAVE_WVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID),
	.SLAVE_WREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY),
	.SLAVE_BID({GND, GND}),
	.SLAVE_BRESP({GND, GND}),
	.SLAVE_BUSER(GND),
	.SLAVE_BVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID),
	.SLAVE_BREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY),
	.SLAVE_ARID(SLAVE0_ARID[1:0]),
	.SLAVE_ARADDR(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[31:0]),
	.SLAVE_ARLEN(SLAVE0_ARLEN[7:0]),
	.SLAVE_ARSIZE(SLAVE0_ARSIZE[2:0]),
	.SLAVE_ARBURST(SLAVE0_ARBURST[1:0]),
	.SLAVE_ARLOCK(SLAVE0_ARLOCK[1:0]),
	.SLAVE_ARCACHE(SLAVE0_ARCACHE[3:0]),
	.SLAVE_ARPROT(SLAVE0_ARPROT[2:0]),
	.SLAVE_ARREGION(SLAVE0_ARREGION[3:0]),
	.SLAVE_ARQOS(SLAVE0_ARQOS[3:0]),
	.SLAVE_ARUSER(SLAVE0_ARUSER[0]),
	.SLAVE_ARVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID),
	.SLAVE_ARREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY),
	.SLAVE_RID({GND, GND}),
	.SLAVE_RDATA(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[31:0]),
	.SLAVE_RRESP({GND, GND}),
	.SLAVE_RLAST(GND),
	.SLAVE_RUSER(GND),
	.SLAVE_RVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID),
	.SLAVE_RREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY),
	.sysReset_arst(sysReset)
);
// @83:9575
  caxi4interconnect_ResetSycnc arst_aclk_sync (
	.sysReset_1z(sysReset),
	.aclk(aclk),
	.aresetn_c(aresetn_c)
);
// @83:9760
  caxi4interconnect_MasterConvertor_Z5 \MstConvertor_loop[0].mstrconv  (
	.slaveAWREADY_0(slaveAWREADY[0]),
	.master_AXI_0_master_AWADDR(master_AXI_0_master_AWADDR[31:0]),
	.slaveAWADDR(slaveAWADDR[31:0]),
	.slaveAWVALID_0(slaveAWVALID[0]),
	.slaveAWBURST_0(slaveAWBURST[0]),
	.slaveARREADY_0(slaveARREADY[0]),
	.slaveARADDR(slaveARADDR[31:0]),
	.master_AXI_0_master_ARADDR(master_AXI_0_master_ARADDR[31:0]),
	.slaveARBURST_0(slaveARBURST[0]),
	.currState_0(currState[1]),
	.slaveRVALID_0(slaveRVALID[0]),
	.slaveRDATA(slaveRDATA[31:0]),
	.master_AXI_0_master_RDATA(master_AXI_0_master_RDATA[31:0]),
	.slaveRREADY_0(slaveRREADY[0]),
	.slaveWREADY_0(slaveWREADY[0]),
	.master_AXI_0_master_WDATA(master_AXI_0_master_WDATA[31:0]),
	.slaveWDATA(slaveWDATA[31:0]),
	.slaveWVALID_0(slaveWVALID[0]),
	.slaveBVALID_0(slaveBVALID[0]),
	.slaveBREADY_0(slaveBREADY[0]),
	.master_AXI_0_master_AWVALID(master_AXI_0_master_AWVALID),
	.master_axi_awaddr4_sn(master_axi_awaddr4_sn),
	.aclk(aclk),
	.sysReset(sysReset),
	.master_AXI_0_master_AWREADY(master_AXI_0_master_AWREADY),
	.master_AXI_0_master_ARVALID(master_AXI_0_master_ARVALID),
	.holdDat5(holdDat5),
	.master_AXI_0_master_ARREADY(master_AXI_0_master_ARREADY),
	.master_AXI_0_master_RREADY(master_AXI_0_master_RREADY),
	.master_AXI_0_master_RVALID(master_AXI_0_master_RVALID),
	.master_AXI_0_master_WVALID(master_AXI_0_master_WVALID),
	.master_AXI_0_master_WREADY(master_AXI_0_master_WREADY),
	.master_AXI_0_master_BREADY(master_AXI_0_master_BREADY),
	.master_AXI_0_master_BVALID(master_AXI_0_master_BVALID)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAXI4INTERCONNECT_Z2 */

module COREAXI4INTERCONNECT_C0 (
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA,
  master_AXI_0_master_AWADDR,
  master_AXI_0_master_ARADDR,
  master_AXI_0_master_RDATA,
  master_AXI_0_master_WDATA,
  n_value6_i,
  N_4_i,
  N_3_i,
  N_5_i,
  aclk,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY,
  aresetn_c,
  master_AXI_0_master_AWVALID,
  master_axi_awaddr4_sn,
  master_AXI_0_master_AWREADY,
  master_AXI_0_master_ARVALID,
  holdDat5,
  master_AXI_0_master_ARREADY,
  master_AXI_0_master_RREADY,
  master_AXI_0_master_RVALID,
  master_AXI_0_master_WVALID,
  master_AXI_0_master_WREADY,
  master_AXI_0_master_BREADY,
  master_AXI_0_master_BVALID
)
;
output [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA ;
output [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR ;
input [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA ;
input [31:0] master_AXI_0_master_AWADDR ;
input [31:0] master_AXI_0_master_ARADDR ;
output [31:0] master_AXI_0_master_RDATA ;
input [31:0] master_AXI_0_master_WDATA ;
output n_value6_i ;
output N_4_i ;
output N_3_i ;
output N_5_i ;
input aclk ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY ;
input aresetn_c ;
input master_AXI_0_master_AWVALID ;
input master_axi_awaddr4_sn ;
output master_AXI_0_master_AWREADY ;
input master_AXI_0_master_ARVALID ;
input holdDat5 ;
output master_AXI_0_master_ARREADY ;
input master_AXI_0_master_RREADY ;
output master_AXI_0_master_RVALID ;
input master_AXI_0_master_WVALID ;
output master_AXI_0_master_WREADY ;
input master_AXI_0_master_BREADY ;
output master_AXI_0_master_BVALID ;
wire n_value6_i ;
wire N_4_i ;
wire N_3_i ;
wire N_5_i ;
wire aclk ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY ;
wire aresetn_c ;
wire master_AXI_0_master_AWVALID ;
wire master_axi_awaddr4_sn ;
wire master_AXI_0_master_AWREADY ;
wire master_AXI_0_master_ARVALID ;
wire holdDat5 ;
wire master_AXI_0_master_ARREADY ;
wire master_AXI_0_master_RREADY ;
wire master_AXI_0_master_RVALID ;
wire master_AXI_0_master_WVALID ;
wire master_AXI_0_master_WREADY ;
wire master_AXI_0_master_BREADY ;
wire master_AXI_0_master_BVALID ;
wire GND ;
wire VCC ;
// @84:4467
  COREAXI4INTERCONNECT_Z2 COREAXI4INTERCONNECT_C0_0 (
	.master_AXI_0_master_WDATA(master_AXI_0_master_WDATA[31:0]),
	.master_AXI_0_master_RDATA(master_AXI_0_master_RDATA[31:0]),
	.master_AXI_0_master_ARADDR(master_AXI_0_master_ARADDR[31:0]),
	.master_AXI_0_master_AWADDR(master_AXI_0_master_AWADDR[31:0]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[31:0]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[31:0]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[31:0]),
	.master_AXI_0_master_BVALID(master_AXI_0_master_BVALID),
	.master_AXI_0_master_BREADY(master_AXI_0_master_BREADY),
	.master_AXI_0_master_WREADY(master_AXI_0_master_WREADY),
	.master_AXI_0_master_WVALID(master_AXI_0_master_WVALID),
	.master_AXI_0_master_RVALID(master_AXI_0_master_RVALID),
	.master_AXI_0_master_RREADY(master_AXI_0_master_RREADY),
	.master_AXI_0_master_ARREADY(master_AXI_0_master_ARREADY),
	.holdDat5(holdDat5),
	.master_AXI_0_master_ARVALID(master_AXI_0_master_ARVALID),
	.master_AXI_0_master_AWREADY(master_AXI_0_master_AWREADY),
	.master_axi_awaddr4_sn(master_axi_awaddr4_sn),
	.master_AXI_0_master_AWVALID(master_AXI_0_master_AWVALID),
	.aresetn_c(aresetn_c),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID),
	.aclk(aclk),
	.N_5_i(N_5_i),
	.N_3_i(N_3_i),
	.N_4_i(N_4_i),
	.n_value6_i(n_value6_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAXI4INTERCONNECT_C0 */

module mask532 (
  S_MASK_DATA_c_15,
  S_MASK_DATA_c_3,
  S_MASK_DATA_c_1,
  S_MASK_DATA_c_0,
  S_MASK_DATA_c_24,
  S_MASK_DATA_c_17,
  S_MASK_DATA_c_8,
  S_MASK_DATA_c_20,
  S_MASK_DATA_c_16,
  data_value,
  slave_axi_data_1_7,
  slave_axi_data_1_8,
  slave_axi_data_1_9,
  slave_axi_data_1_10,
  slave_axi_data_1_12,
  slave_axi_data_1_13,
  slave_axi_data_1_16,
  slave_axi_data_1_17,
  slave_axi_data_1_19,
  slave_axi_data_1_20,
  slave_axi_data_1_22,
  slave_axi_data_1_23,
  slave_axi_data_1_24,
  slave_axi_data_1_28,
  slave_axi_data_1_0,
  S_MASK_ADDR_c_0,
  S_MASK_ADDR_c_7,
  S_MASK_ADDR_c_8,
  S_MASK_ADDR_c_9,
  S_MASK_ADDR_c_10,
  S_MASK_ADDR_c_12,
  S_MASK_ADDR_c_13,
  S_MASK_ADDR_c_16,
  S_MASK_ADDR_c_17,
  S_MASK_ADDR_c_19,
  S_MASK_ADDR_c_20,
  S_MASK_ADDR_c_22,
  S_MASK_ADDR_c_23,
  S_MASK_ADDR_c_24,
  S_MASK_ADDR_c_28,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR,
  n_value,
  N_115_i,
  N_1417_i_1z,
  N_1423_i,
  N_28_i,
  N_136_i_1z,
  N_39_i,
  N_34_i,
  N_1420_i_1z,
  N_1419_i,
  N_1422_i,
  N_44_i,
  N_45_i,
  N_4_i,
  N_41_i_1z,
  N_32_i,
  N_1284_i_1z,
  N_1424_i,
  N_1418_i_1z,
  N_1421_i_1z,
  N_1416_i,
  N_1285_i_1z,
  N_156
)
;
output S_MASK_DATA_c_15 ;
output S_MASK_DATA_c_3 ;
output S_MASK_DATA_c_1 ;
output S_MASK_DATA_c_0 ;
output S_MASK_DATA_c_24 ;
output S_MASK_DATA_c_17 ;
output S_MASK_DATA_c_8 ;
output S_MASK_DATA_c_20 ;
output S_MASK_DATA_c_16 ;
input [30:0] data_value ;
output slave_axi_data_1_7 ;
output slave_axi_data_1_8 ;
output slave_axi_data_1_9 ;
output slave_axi_data_1_10 ;
output slave_axi_data_1_12 ;
output slave_axi_data_1_13 ;
output slave_axi_data_1_16 ;
output slave_axi_data_1_17 ;
output slave_axi_data_1_19 ;
output slave_axi_data_1_20 ;
output slave_axi_data_1_22 ;
output slave_axi_data_1_23 ;
output slave_axi_data_1_24 ;
output slave_axi_data_1_28 ;
output slave_axi_data_1_0 ;
input S_MASK_ADDR_c_0 ;
input S_MASK_ADDR_c_7 ;
input S_MASK_ADDR_c_8 ;
input S_MASK_ADDR_c_9 ;
input S_MASK_ADDR_c_10 ;
input S_MASK_ADDR_c_12 ;
input S_MASK_ADDR_c_13 ;
input S_MASK_ADDR_c_16 ;
input S_MASK_ADDR_c_17 ;
input S_MASK_ADDR_c_19 ;
input S_MASK_ADDR_c_20 ;
input S_MASK_ADDR_c_22 ;
input S_MASK_ADDR_c_23 ;
input S_MASK_ADDR_c_24 ;
input S_MASK_ADDR_c_28 ;
input [3:2] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR ;
input [4:0] n_value ;
output N_115_i ;
output N_1417_i_1z ;
output N_1423_i ;
output N_28_i ;
output N_136_i_1z ;
output N_39_i ;
output N_34_i ;
output N_1420_i_1z ;
output N_1419_i ;
output N_1422_i ;
output N_44_i ;
output N_45_i ;
output N_4_i ;
output N_41_i_1z ;
output N_32_i ;
output N_1284_i_1z ;
output N_1424_i ;
output N_1418_i_1z ;
output N_1421_i_1z ;
output N_1416_i ;
output N_1285_i_1z ;
output N_156 ;
wire S_MASK_DATA_c_15 ;
wire S_MASK_DATA_c_3 ;
wire S_MASK_DATA_c_1 ;
wire S_MASK_DATA_c_0 ;
wire S_MASK_DATA_c_24 ;
wire S_MASK_DATA_c_17 ;
wire S_MASK_DATA_c_8 ;
wire S_MASK_DATA_c_20 ;
wire S_MASK_DATA_c_16 ;
wire slave_axi_data_1_7 ;
wire slave_axi_data_1_8 ;
wire slave_axi_data_1_9 ;
wire slave_axi_data_1_10 ;
wire slave_axi_data_1_12 ;
wire slave_axi_data_1_13 ;
wire slave_axi_data_1_16 ;
wire slave_axi_data_1_17 ;
wire slave_axi_data_1_19 ;
wire slave_axi_data_1_20 ;
wire slave_axi_data_1_22 ;
wire slave_axi_data_1_23 ;
wire slave_axi_data_1_24 ;
wire slave_axi_data_1_28 ;
wire slave_axi_data_1_0 ;
wire S_MASK_ADDR_c_0 ;
wire S_MASK_ADDR_c_7 ;
wire S_MASK_ADDR_c_8 ;
wire S_MASK_ADDR_c_9 ;
wire S_MASK_ADDR_c_10 ;
wire S_MASK_ADDR_c_12 ;
wire S_MASK_ADDR_c_13 ;
wire S_MASK_ADDR_c_16 ;
wire S_MASK_ADDR_c_17 ;
wire S_MASK_ADDR_c_19 ;
wire S_MASK_ADDR_c_20 ;
wire S_MASK_ADDR_c_22 ;
wire S_MASK_ADDR_c_23 ;
wire S_MASK_ADDR_c_24 ;
wire S_MASK_ADDR_c_28 ;
wire N_115_i ;
wire N_1417_i_1z ;
wire N_1423_i ;
wire N_28_i ;
wire N_136_i_1z ;
wire N_39_i ;
wire N_34_i ;
wire N_1420_i_1z ;
wire N_1419_i ;
wire N_1422_i ;
wire N_44_i ;
wire N_45_i ;
wire N_4_i ;
wire N_41_i_1z ;
wire N_32_i ;
wire N_1284_i_1z ;
wire N_1424_i ;
wire N_1418_i_1z ;
wire N_1421_i_1z ;
wire N_1416_i ;
wire N_1285_i_1z ;
wire N_156 ;
wire [25:25] value_out_1_i_0_o3_Z;
wire [20:20] value_out_1_0_0_0_o3_Z;
wire N_382 ;
wire N_380 ;
wire m92_i_0_o2_Z ;
wire N_474 ;
wire m66_0_0_0_Z ;
wire GND ;
wire VCC ;
// @85:32
  CFG3 \value_out_1_i_0_0_a3[6]  (
	.A(n_value[1]),
	.B(n_value[2]),
	.C(n_value[0]),
	.Y(N_382)
);
defparam \value_out_1_i_0_0_a3[6] .INIT=8'h80;
// @85:32
  CFG2 \value_out_1_i_0_o3[25]  (
	.A(n_value[1]),
	.B(n_value[2]),
	.Y(value_out_1_i_0_o3_Z[25])
);
defparam \value_out_1_i_0_o3[25] .INIT=4'hE;
// @85:32
  CFG2 \value_out_1_0_i_0_a3[5]  (
	.A(n_value[1]),
	.B(n_value[2]),
	.Y(N_380)
);
defparam \value_out_1_0_i_0_a3[5] .INIT=4'h8;
  CFG2 m89_0_a2_0_a2 (
	.A(data_value[15]),
	.B(n_value[4]),
	.Y(S_MASK_DATA_c_15)
);
defparam m89_0_a2_0_a2.INIT=4'h2;
// @85:32
  CFG3 \value_out_1_0_0_0_o3[20]  (
	.A(n_value[2]),
	.B(n_value[1]),
	.C(n_value[0]),
	.Y(value_out_1_0_0_0_o3_Z[20])
);
defparam \value_out_1_0_0_0_o3[20] .INIT=8'h57;
  CFG3 m92_i_0_o2 (
	.A(n_value[2]),
	.B(n_value[1]),
	.C(n_value[0]),
	.Y(m92_i_0_o2_Z)
);
defparam m92_i_0_o2.INIT=8'hEA;
// @85:32
  CFG3 \value_out_1_0_0_a3[16]  (
	.A(n_value[2]),
	.B(n_value[1]),
	.C(n_value[0]),
	.Y(N_474)
);
defparam \value_out_1_0_0_a3[16] .INIT=8'h01;
// @85:32
  CFG3 \value_out_1_i_i_a2_0_a2[7]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[7]),
	.Y(N_156)
);
defparam \value_out_1_i_i_a2_0_a2[7] .INIT=8'h10;
  CFG3 N_1285_i (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[23]),
	.Y(N_1285_i_1z)
);
defparam N_1285_i.INIT=8'h70;
  CFG4 m66_0_0_0 (
	.A(data_value[2]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_0),
	.Y(m66_0_0_0_Z)
);
defparam m66_0_0_0.INIT=16'h2C20;
// @85:32
  CFG4 \value_out_1_0_a2_0_a2_0_a2[3]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(n_value[2]),
	.D(data_value[3]),
	.Y(S_MASK_DATA_c_3)
);
defparam \value_out_1_0_a2_0_a2_0_a2[3] .INIT=16'h0100;
// @85:32
  CFG4 \value_out_1_0_a2_0_a2[1]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[1]),
	.D(value_out_1_i_0_o3_Z[25]),
	.Y(S_MASK_DATA_c_1)
);
defparam \value_out_1_0_a2_0_a2[1] .INIT=16'h0010;
  CFG4 m61_0_0 (
	.A(data_value[9]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_7),
	.Y(slave_axi_data_1_7)
);
defparam m61_0_0.INIT=16'h2C20;
  CFG4 m58_0_0 (
	.A(data_value[10]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_8),
	.Y(slave_axi_data_1_8)
);
defparam m58_0_0.INIT=16'h2C20;
  CFG4 m55_0_0 (
	.A(data_value[11]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_9),
	.Y(slave_axi_data_1_9)
);
defparam m55_0_0.INIT=16'h2C20;
  CFG4 m52_0_0 (
	.A(data_value[12]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_10),
	.Y(slave_axi_data_1_10)
);
defparam m52_0_0.INIT=16'h2C20;
  CFG4 m49_0_0 (
	.A(data_value[14]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_12),
	.Y(slave_axi_data_1_12)
);
defparam m49_0_0.INIT=16'h2C20;
  CFG4 m46_0_0 (
	.A(data_value[15]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_13),
	.Y(slave_axi_data_1_13)
);
defparam m46_0_0.INIT=16'h2C20;
  CFG4 m43_0_0 (
	.A(data_value[18]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_16),
	.Y(slave_axi_data_1_16)
);
defparam m43_0_0.INIT=16'h2C20;
  CFG4 m40_0_0 (
	.A(data_value[19]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_17),
	.Y(slave_axi_data_1_17)
);
defparam m40_0_0.INIT=16'h2C20;
  CFG4 m37_0_0 (
	.A(data_value[21]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_19),
	.Y(slave_axi_data_1_19)
);
defparam m37_0_0.INIT=16'h2C20;
  CFG4 m34_0_0 (
	.A(data_value[22]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_20),
	.Y(slave_axi_data_1_20)
);
defparam m34_0_0.INIT=16'h2C20;
  CFG4 m31_0_0 (
	.A(data_value[24]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_22),
	.Y(slave_axi_data_1_22)
);
defparam m31_0_0.INIT=16'h2C20;
  CFG4 m28_0_0 (
	.A(data_value[25]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_23),
	.Y(slave_axi_data_1_23)
);
defparam m28_0_0.INIT=16'h2C20;
  CFG4 m25_0_0 (
	.A(data_value[26]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_24),
	.Y(slave_axi_data_1_24)
);
defparam m25_0_0.INIT=16'h2C20;
  CFG4 m22_0_0 (
	.A(data_value[30]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c_28),
	.Y(slave_axi_data_1_28)
);
defparam m22_0_0.INIT=16'h2C20;
  CFG4 \value_out_1_0_i_0_a3_RNI22QEI[5]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[5]),
	.D(N_380),
	.Y(N_1416_i)
);
defparam \value_out_1_0_i_0_a3_RNI22QEI[5] .INIT=16'h0010;
  CFG4 N_1421_i (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(n_value[2]),
	.D(data_value[11]),
	.Y(N_1421_i_1z)
);
defparam N_1421_i.INIT=16'h1500;
  CFG4 N_1418_i (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(n_value[2]),
	.D(data_value[19]),
	.Y(N_1418_i_1z)
);
defparam N_1418_i.INIT=16'h5700;
  CFG4 \value_out_1_i_0_o3_RNI5IKGB[25]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[25]),
	.D(value_out_1_i_0_o3_Z[25]),
	.Y(N_1424_i)
);
defparam \value_out_1_i_0_o3_RNI5IKGB[25] .INIT=16'h70F0;
  CFG4 N_1284_i (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(n_value[2]),
	.D(data_value[27]),
	.Y(N_1284_i_1z)
);
defparam N_1284_i.INIT=16'h7F00;
  CFG4 \value_out_1_0_i_0_a3_RNIO0FHE[5]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[29]),
	.D(N_380),
	.Y(N_32_i)
);
defparam \value_out_1_0_i_0_a3_RNIO0FHE[5] .INIT=16'h70F0;
  CFG4 m66_0_0 (
	.A(n_value[2]),
	.B(m66_0_0_0_Z),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.Y(slave_axi_data_1_0)
);
defparam m66_0_0.INIT=16'hCCCE;
// @85:32
  CFG4 \value_out_1_0_a2[0]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[0]),
	.D(N_474),
	.Y(S_MASK_DATA_c_0)
);
defparam \value_out_1_0_a2[0] .INIT=16'h1000;
// @85:32
  CFG4 \value_out_1_0_0[24]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[24]),
	.D(N_474),
	.Y(S_MASK_DATA_c_24)
);
defparam \value_out_1_0_0[24] .INIT=16'hF070;
// @85:32
  CFG4 \value_out_1_0_0_0[17]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[17]),
	.D(value_out_1_i_0_o3_Z[25]),
	.Y(S_MASK_DATA_c_17)
);
defparam \value_out_1_0_0_0[17] .INIT=16'h5070;
  CFG4 N_41_i (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[2]),
	.D(m92_i_0_o2_Z),
	.Y(N_41_i_1z)
);
defparam N_41_i.INIT=16'h0010;
  CFG4 \value_out_1_0_0_0_o3_RNI3RFCI[20]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[4]),
	.D(value_out_1_0_0_0_o3_Z[20]),
	.Y(N_4_i)
);
defparam \value_out_1_0_0_0_o3_RNI3RFCI[20] .INIT=16'h1000;
  CFG4 \value_out_1_i_0_0_a3_RNI4M6DH[6]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[6]),
	.D(N_382),
	.Y(N_45_i)
);
defparam \value_out_1_i_0_0_a3_RNI4M6DH[6] .INIT=16'h0010;
  CFG4 \value_out_1_i_0_o3_RNINRVDF[25]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[9]),
	.D(value_out_1_i_0_o3_Z[25]),
	.Y(N_44_i)
);
defparam \value_out_1_i_0_o3_RNINRVDF[25] .INIT=16'h1050;
  CFG4 \value_out_1_0_i_0_a3_RNIHODHE[5]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[13]),
	.D(N_380),
	.Y(N_1422_i)
);
defparam \value_out_1_0_i_0_a3_RNIHODHE[5] .INIT=16'h1050;
  CFG4 \value_out_1_0_i_0_a3_RNIGOEHE[5]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[21]),
	.D(N_380),
	.Y(N_1419_i)
);
defparam \value_out_1_0_i_0_a3_RNIGOEHE[5] .INIT=16'h5070;
  CFG4 N_1420_i (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[26]),
	.D(m92_i_0_o2_Z),
	.Y(N_1420_i_1z)
);
defparam N_1420_i.INIT=16'h70F0;
  CFG4 \value_out_1_0_0_0_o3_RNIPP4FE[20]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[28]),
	.D(value_out_1_0_0_0_o3_Z[20]),
	.Y(N_34_i)
);
defparam \value_out_1_0_0_0_o3_RNIPP4FE[20] .INIT=16'hF070;
  CFG4 \value_out_1_i_0_0_a3_RNIHCSFD[6]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[30]),
	.D(N_382),
	.Y(N_39_i)
);
defparam \value_out_1_i_0_0_a3_RNIHCSFD[6] .INIT=16'h70F0;
// @85:32
  CFG4 \value_out_1_0_0_0[8]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[8]),
	.D(N_474),
	.Y(S_MASK_DATA_c_8)
);
defparam \value_out_1_0_0_0[8] .INIT=16'h5010;
// @85:32
  CFG4 \value_out_1_0_0_0[20]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[20]),
	.D(value_out_1_0_0_0_o3_Z[20]),
	.Y(S_MASK_DATA_c_20)
);
defparam \value_out_1_0_0_0[20] .INIT=16'h7050;
// @85:32
  CFG4 \value_out_1_0_0[16]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[16]),
	.D(N_474),
	.Y(S_MASK_DATA_c_16)
);
defparam \value_out_1_0_0[16] .INIT=16'h7050;
  CFG4 N_136_i (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[10]),
	.D(m92_i_0_o2_Z),
	.Y(N_136_i_1z)
);
defparam N_136_i.INIT=16'h1050;
  CFG4 \value_out_1_0_0_0_o3_RNIIH3FE[20]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[12]),
	.D(value_out_1_0_0_0_o3_Z[20]),
	.Y(N_28_i)
);
defparam \value_out_1_0_0_0_o3_RNIIH3FE[20] .INIT=16'h5010;
  CFG4 \value_out_1_i_0_0_a3_RNIJCQFD[6]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[14]),
	.D(N_382),
	.Y(N_1423_i)
);
defparam \value_out_1_i_0_0_a3_RNIJCQFD[6] .INIT=16'h1050;
  CFG4 N_1417_i (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[18]),
	.D(m92_i_0_o2_Z),
	.Y(N_1417_i_1z)
);
defparam N_1417_i.INIT=16'h5070;
  CFG4 \value_out_1_i_0_0_a3_RNIICRFD[6]  (
	.A(n_value[4]),
	.B(n_value[3]),
	.C(data_value[22]),
	.D(N_382),
	.Y(N_115_i)
);
defparam \value_out_1_i_0_0_a3_RNIICRFD[6] .INIT=16'h5070;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* mask532 */

module mask_axi532_32s_32s (
  S_MASK_DATA_c_31,
  S_MASK_DATA_c_15,
  S_MASK_DATA_c_3,
  S_MASK_DATA_c_1,
  S_MASK_DATA_c_0,
  S_MASK_DATA_c_24,
  S_MASK_DATA_c_17,
  S_MASK_DATA_c_8,
  S_MASK_DATA_c_20,
  S_MASK_DATA_c_16,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA,
  S_MASK_ADDR_c,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA,
  N_156,
  N_1285_i,
  N_1416_i,
  N_1421_i,
  N_1418_i,
  N_1424_i,
  N_1284_i,
  N_32_i,
  N_41_i,
  N_4_i_0,
  N_45_i,
  N_44_i,
  N_1422_i,
  N_1419_i,
  N_1420_i,
  N_34_i,
  N_39_i,
  N_136_i,
  N_28_i,
  N_1423_i,
  N_1417_i,
  N_115_i,
  n_value6_i,
  N_3_i,
  N_4_i,
  N_5_i,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID,
  aresetn_c,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID,
  S_MASK_VALID_c,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY,
  aclk,
  COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY
)
;
output S_MASK_DATA_c_31 ;
output S_MASK_DATA_c_15 ;
output S_MASK_DATA_c_3 ;
output S_MASK_DATA_c_1 ;
output S_MASK_DATA_c_0 ;
output S_MASK_DATA_c_24 ;
output S_MASK_DATA_c_17 ;
output S_MASK_DATA_c_8 ;
output S_MASK_DATA_c_20 ;
output S_MASK_DATA_c_16 ;
input [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR ;
output [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA ;
output [31:0] S_MASK_ADDR_c ;
input [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA ;
output N_156 ;
output N_1285_i ;
output N_1416_i ;
output N_1421_i ;
output N_1418_i ;
output N_1424_i ;
output N_1284_i ;
output N_32_i ;
output N_41_i ;
output N_4_i_0 ;
output N_45_i ;
output N_44_i ;
output N_1422_i ;
output N_1419_i ;
output N_1420_i ;
output N_34_i ;
output N_39_i ;
output N_136_i ;
output N_28_i ;
output N_1423_i ;
output N_1417_i ;
output N_115_i ;
input n_value6_i ;
input N_3_i ;
input N_4_i ;
input N_5_i ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID ;
input COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID ;
input aresetn_c ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID ;
output S_MASK_VALID_c ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY ;
input aclk ;
output COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY ;
wire S_MASK_DATA_c_31 ;
wire S_MASK_DATA_c_15 ;
wire S_MASK_DATA_c_3 ;
wire S_MASK_DATA_c_1 ;
wire S_MASK_DATA_c_0 ;
wire S_MASK_DATA_c_24 ;
wire S_MASK_DATA_c_17 ;
wire S_MASK_DATA_c_8 ;
wire S_MASK_DATA_c_20 ;
wire S_MASK_DATA_c_16 ;
wire N_156 ;
wire N_1285_i ;
wire N_1416_i ;
wire N_1421_i ;
wire N_1418_i ;
wire N_1424_i ;
wire N_1284_i ;
wire N_32_i ;
wire N_41_i ;
wire N_4_i_0 ;
wire N_45_i ;
wire N_44_i ;
wire N_1422_i ;
wire N_1419_i ;
wire N_1420_i ;
wire N_34_i ;
wire N_39_i ;
wire N_136_i ;
wire N_28_i ;
wire N_1423_i ;
wire N_1417_i ;
wire N_115_i ;
wire n_value6_i ;
wire N_3_i ;
wire N_4_i ;
wire N_5_i ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID ;
wire aresetn_c ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID ;
wire S_MASK_VALID_c ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY ;
wire aclk ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY ;
wire [31:0] slave_axi_data_Z;
wire [31:1] slave_axi_data_1;
wire [30:0] data_value_Z;
wire [4:0] n_value_Z;
wire [4:1] slave_axi_data_1_3_0_1_0_Z;
wire VCC ;
wire slave_axi_arready_Z ;
wire GND ;
wire slave_axi_awready_Z ;
wire init_write_output_Z ;
wire init_write_Z ;
wire slave_axi_data13_Z ;
wire N_79_i ;
wire n_value4 ;
wire n_value5 ;
wire n_value3 ;
wire slave_axi_rvalid_2_Z ;
wire N_83_i ;
wire N_77_i ;
wire un1_S_AXI_RREADY_1_or ;
wire N_79_i_1_0_co1 ;
wire N_79_i_1_0_wmux_0_S ;
wire N_79_i_1_0_y0 ;
wire N_79_i_1_0_co0 ;
wire N_79_i_1_0_wmux_S ;
wire slave_axi_bvalid_2_i_o3_Z ;
wire slave_axi_data13_21_Z ;
wire slave_axi_data13_20_Z ;
wire slave_axi_data13_19_Z ;
wire slave_axi_data13_18_Z ;
wire slave_axi_data13_17_Z ;
wire slave_axi_data13_16_Z ;
wire slave_axi_data13_15_Z ;
wire slave_axi_rvalid_2_sm0 ;
wire slave_axi_data13_22_Z ;
wire slave_axi_data13_27_Z ;
wire N_2 ;
// @86:161
  SLE slave_axi_arready (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_arready_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @86:74
  SLE slave_axi_awready (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_awready_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @86:242
  SLE init_write_output (
	.Q(S_MASK_VALID_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(init_write_output_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE init_write (
	.Q(init_write_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value6_i),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[13]  (
	.Q(slave_axi_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[12]  (
	.Q(slave_axi_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[11]  (
	.Q(slave_axi_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[10]  (
	.Q(slave_axi_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[9]  (
	.Q(slave_axi_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[8]  (
	.Q(slave_axi_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[7]  (
	.Q(slave_axi_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[6]  (
	.Q(slave_axi_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[5]  (
	.Q(slave_axi_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[4]  (
	.Q(slave_axi_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[3]  (
	.Q(slave_axi_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[2]  (
	.Q(slave_axi_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[1]  (
	.Q(slave_axi_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[0]  (
	.Q(slave_axi_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(N_79_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[28]  (
	.Q(slave_axi_data_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[28]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[27]  (
	.Q(slave_axi_data_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[27]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[26]  (
	.Q(slave_axi_data_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[26]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[25]  (
	.Q(slave_axi_data_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[25]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[24]  (
	.Q(slave_axi_data_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[24]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[23]  (
	.Q(slave_axi_data_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[23]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[22]  (
	.Q(slave_axi_data_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[22]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[21]  (
	.Q(slave_axi_data_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[21]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[20]  (
	.Q(slave_axi_data_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[20]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[19]  (
	.Q(slave_axi_data_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[19]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[18]  (
	.Q(slave_axi_data_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[18]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[17]  (
	.Q(slave_axi_data_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[17]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[16]  (
	.Q(slave_axi_data_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[16]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[15]  (
	.Q(slave_axi_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[14]  (
	.Q(slave_axi_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[11]  (
	.Q(data_value_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[10]  (
	.Q(data_value_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[9]  (
	.Q(data_value_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[8]  (
	.Q(data_value_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[7]  (
	.Q(data_value_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[6]  (
	.Q(data_value_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[5]  (
	.Q(data_value_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[4]  (
	.Q(data_value_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[3]  (
	.Q(data_value_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[2]  (
	.Q(data_value_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[1]  (
	.Q(data_value_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[0]  (
	.Q(data_value_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[31]  (
	.Q(slave_axi_data_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[31]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[30]  (
	.Q(slave_axi_data_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[30]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:210
  SLE \slave_axi_data[29]  (
	.Q(slave_axi_data_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(slave_axi_data13_Z),
	.D(slave_axi_data_1[29]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[26]  (
	.Q(data_value_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[26]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[25]  (
	.Q(data_value_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[25]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[24]  (
	.Q(data_value_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[24]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[23]  (
	.Q(data_value_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[23]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[22]  (
	.Q(data_value_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[22]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[21]  (
	.Q(data_value_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[21]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[20]  (
	.Q(data_value_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[20]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[19]  (
	.Q(data_value_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[19]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[18]  (
	.Q(data_value_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[18]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[17]  (
	.Q(data_value_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[17]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[16]  (
	.Q(data_value_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[16]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[15]  (
	.Q(data_value_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[14]  (
	.Q(data_value_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[13]  (
	.Q(data_value_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[12]  (
	.Q(data_value_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[9]  (
	.Q(S_MASK_ADDR_c[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[8]  (
	.Q(S_MASK_ADDR_c[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[7]  (
	.Q(S_MASK_ADDR_c[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[6]  (
	.Q(S_MASK_ADDR_c[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[5]  (
	.Q(S_MASK_ADDR_c[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[4]  (
	.Q(S_MASK_ADDR_c[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[3]  (
	.Q(S_MASK_ADDR_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[2]  (
	.Q(S_MASK_ADDR_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[1]  (
	.Q(S_MASK_ADDR_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[0]  (
	.Q(S_MASK_ADDR_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[31]  (
	.Q(S_MASK_DATA_c_31),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[31]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[30]  (
	.Q(data_value_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[30]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[29]  (
	.Q(data_value_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[29]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[28]  (
	.Q(data_value_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[28]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \data_value[27]  (
	.Q(data_value_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value4),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[27]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[24]  (
	.Q(S_MASK_ADDR_c[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[24]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[23]  (
	.Q(S_MASK_ADDR_c[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[23]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[22]  (
	.Q(S_MASK_ADDR_c[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[22]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[21]  (
	.Q(S_MASK_ADDR_c[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[21]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[20]  (
	.Q(S_MASK_ADDR_c[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[20]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[19]  (
	.Q(S_MASK_ADDR_c[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[19]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[18]  (
	.Q(S_MASK_ADDR_c[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[18]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[17]  (
	.Q(S_MASK_ADDR_c[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[17]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[16]  (
	.Q(S_MASK_ADDR_c[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[16]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[15]  (
	.Q(S_MASK_ADDR_c[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[14]  (
	.Q(S_MASK_ADDR_c[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[13]  (
	.Q(S_MASK_ADDR_c[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[12]  (
	.Q(S_MASK_ADDR_c[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[11]  (
	.Q(S_MASK_ADDR_c[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[10]  (
	.Q(S_MASK_ADDR_c[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \n_value[4]  (
	.Q(n_value_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value3),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \n_value[3]  (
	.Q(n_value_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value3),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \n_value[2]  (
	.Q(n_value_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value3),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \n_value[1]  (
	.Q(n_value_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value3),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \n_value[0]  (
	.Q(n_value_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value3),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[31]  (
	.Q(S_MASK_ADDR_c[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[31]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[30]  (
	.Q(S_MASK_ADDR_c[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[30]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[29]  (
	.Q(S_MASK_ADDR_c[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[29]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[28]  (
	.Q(S_MASK_ADDR_c[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[28]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[27]  (
	.Q(S_MASK_ADDR_c[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[27]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[26]  (
	.Q(S_MASK_ADDR_c[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[26]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:108
  SLE \S_MASK_ADDR[25]  (
	.Q(S_MASK_ADDR_c[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(n_value5),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[25]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @86:186
  SLE slave_axi_rvalid (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_rvalid_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @86:130
  SLE slave_axi_bvalid (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(N_83_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @86:95
  SLE slave_axi_wready (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @86:199
  SLE \slave_axi_rdata[31]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[31]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[30]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[30]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[29]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[29]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[28]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[28]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[27]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[27]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[26]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[26]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[25]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[25]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[24]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[24]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[23]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[23]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[22]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[22]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[21]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[21]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[20]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[20]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[19]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[19]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[18]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[18]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[17]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[17]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[16]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[16]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[15]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[15]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[14]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[14]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[13]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[13]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[12]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[12]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[11]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[11]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[10]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[10]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[9]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[9]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[8]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[8]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[7]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[7]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[6]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[6]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[5]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[5]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[4]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[4]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[3]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[3]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[2]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[2]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[1]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[1]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:199
  SLE \slave_axi_rdata[0]  (
	.Q(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(slave_axi_data_Z[0]),
	.EN(un1_S_AXI_RREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @86:210
  ARI1 N_79_i_1_0_wmux_0 (
	.FCO(N_79_i_1_0_co1),
	.S(N_79_i_1_0_wmux_0_S),
	.Y(N_79_i),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(S_MASK_ADDR_c[0]),
	.D(init_write_Z),
	.A(N_79_i_1_0_y0),
	.FCI(N_79_i_1_0_co0)
);
defparam N_79_i_1_0_wmux_0.INIT=20'h0F588;
// @86:210
  ARI1 N_79_i_1_0_wmux (
	.FCO(N_79_i_1_0_co0),
	.S(N_79_i_1_0_wmux_S),
	.Y(N_79_i_1_0_y0),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(n_value_Z[0]),
	.D(data_value_Z[0]),
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.FCI(VCC)
);
defparam N_79_i_1_0_wmux.INIT=20'h0FA44;
// @86:74
  CFG2 slave_axi_awready_r (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID),
	.B(aresetn_c),
	.Y(slave_axi_awready_Z)
);
defparam slave_axi_awready_r.INIT=4'h8;
// @86:161
  CFG2 slave_axi_arready_r (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID),
	.B(aresetn_c),
	.Y(slave_axi_arready_Z)
);
defparam slave_axi_arready_r.INIT=4'h8;
// @86:131
  CFG2 slave_axi_bvalid_2_i_o3 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID),
	.Y(slave_axi_bvalid_2_i_o3_Z)
);
defparam slave_axi_bvalid_2_i_o3.INIT=4'h7;
// @86:210
  CFG4 slave_axi_data13_21 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[31]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[30]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[27]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[26]),
	.Y(slave_axi_data13_21_Z)
);
defparam slave_axi_data13_21.INIT=16'h0001;
// @86:210
  CFG4 slave_axi_data13_20 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[25]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[24]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[23]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[22]),
	.Y(slave_axi_data13_20_Z)
);
defparam slave_axi_data13_20.INIT=16'h0001;
// @86:210
  CFG4 slave_axi_data13_19 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[21]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[20]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[19]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[18]),
	.Y(slave_axi_data13_19_Z)
);
defparam slave_axi_data13_19.INIT=16'h0001;
// @86:210
  CFG4 slave_axi_data13_18 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[17]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[16]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[15]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[14]),
	.Y(slave_axi_data13_18_Z)
);
defparam slave_axi_data13_18.INIT=16'h0001;
// @86:210
  CFG4 slave_axi_data13_17 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[13]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[12]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[11]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[10]),
	.Y(slave_axi_data13_17_Z)
);
defparam slave_axi_data13_17.INIT=16'h0001;
// @86:210
  CFG4 slave_axi_data13_16 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[9]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[8]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[7]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[6]),
	.Y(slave_axi_data13_16_Z)
);
defparam slave_axi_data13_16.INIT=16'h0001;
// @86:210
  CFG4 slave_axi_data13_15 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[5]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[4]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[1]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[0]),
	.Y(slave_axi_data13_15_Z)
);
defparam slave_axi_data13_15.INIT=16'h0001;
// @86:187
  CFG3 slave_axi_rvalid_2s2 (
	.A(aresetn_c),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY),
	.Y(slave_axi_rvalid_2_sm0)
);
defparam slave_axi_rvalid_2s2.INIT=8'hD5;
// @88:315
  CFG3 slave_axi_rvalid_RNIE322F (
	.A(aresetn_c),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY),
	.Y(un1_S_AXI_RREADY_1_or)
);
defparam slave_axi_rvalid_RNIE322F.INIT=8'hD5;
// @86:95
  CFG2 slave_axi_wready_RNO (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID),
	.B(aresetn_c),
	.Y(N_77_i)
);
defparam slave_axi_wready_RNO.INIT=4'h8;
// @86:242
  CFG3 init_write_output_r (
	.A(init_write_Z),
	.B(aresetn_c),
	.C(S_MASK_VALID_c),
	.Y(init_write_output_Z)
);
defparam init_write_output_r.INIT=8'hC8;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1_0[4]  (
	.A(data_value_Z[4]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[4]),
	.Y(slave_axi_data_1_3_0_1_0_Z[4])
);
defparam \slave_axi_data_1_3_0_1_0[4] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1_0[3]  (
	.A(data_value_Z[3]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[3]),
	.Y(slave_axi_data_1_3_0_1_0_Z[3])
);
defparam \slave_axi_data_1_3_0_1_0[3] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1_0[1]  (
	.A(data_value_Z[1]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[1]),
	.Y(slave_axi_data_1_3_0_1_0_Z[1])
);
defparam \slave_axi_data_1_3_0_1_0[1] .INIT=16'h2C20;
// @86:210
  CFG3 slave_axi_data13_22 (
	.A(slave_axi_data13_15_Z),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[29]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[28]),
	.Y(slave_axi_data13_22_Z)
);
defparam slave_axi_data13_22.INIT=8'h02;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[5]  (
	.A(data_value_Z[5]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[5]),
	.Y(slave_axi_data_1[5])
);
defparam \slave_axi_data_1_3_0_1[5] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[6]  (
	.A(data_value_Z[6]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[6]),
	.Y(slave_axi_data_1[6])
);
defparam \slave_axi_data_1_3_0_1[6] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[7]  (
	.A(data_value_Z[7]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[7]),
	.Y(slave_axi_data_1[7])
);
defparam \slave_axi_data_1_3_0_1[7] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[8]  (
	.A(data_value_Z[8]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[8]),
	.Y(slave_axi_data_1[8])
);
defparam \slave_axi_data_1_3_0_1[8] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[13]  (
	.A(data_value_Z[13]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[13]),
	.Y(slave_axi_data_1[13])
);
defparam \slave_axi_data_1_3_0_1[13] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[16]  (
	.A(data_value_Z[16]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[16]),
	.Y(slave_axi_data_1[16])
);
defparam \slave_axi_data_1_3_0_1[16] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[17]  (
	.A(data_value_Z[17]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[17]),
	.Y(slave_axi_data_1[17])
);
defparam \slave_axi_data_1_3_0_1[17] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[20]  (
	.A(data_value_Z[20]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[20]),
	.Y(slave_axi_data_1[20])
);
defparam \slave_axi_data_1_3_0_1[20] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[23]  (
	.A(data_value_Z[23]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[23]),
	.Y(slave_axi_data_1[23])
);
defparam \slave_axi_data_1_3_0_1[23] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[27]  (
	.A(data_value_Z[27]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[27]),
	.Y(slave_axi_data_1[27])
);
defparam \slave_axi_data_1_3_0_1[27] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[28]  (
	.A(data_value_Z[28]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[28]),
	.Y(slave_axi_data_1[28])
);
defparam \slave_axi_data_1_3_0_1[28] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[29]  (
	.A(data_value_Z[29]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.D(S_MASK_ADDR_c[29]),
	.Y(slave_axi_data_1[29])
);
defparam \slave_axi_data_1_3_0_1[29] .INIT=16'h2C20;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[31]  (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.C(S_MASK_DATA_c_31),
	.D(S_MASK_ADDR_c[31]),
	.Y(slave_axi_data_1[31])
);
defparam \slave_axi_data_1_3_0_1[31] .INIT=16'h6240;
// @86:210
  CFG4 slave_axi_data13_27 (
	.A(slave_axi_data13_21_Z),
	.B(slave_axi_data13_20_Z),
	.C(slave_axi_data13_19_Z),
	.D(slave_axi_data13_18_Z),
	.Y(slave_axi_data13_27_Z)
);
defparam slave_axi_data13_27.INIT=16'h8000;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[1]  (
	.A(slave_axi_data_1_3_0_1_0_Z[1]),
	.B(n_value_Z[1]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.Y(slave_axi_data_1[1])
);
defparam \slave_axi_data_1_3_0_1[1] .INIT=16'hAAAE;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[3]  (
	.A(slave_axi_data_1_3_0_1_0_Z[3]),
	.B(n_value_Z[3]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.Y(slave_axi_data_1[3])
);
defparam \slave_axi_data_1_3_0_1[3] .INIT=16'hAAAE;
// @86:210
  CFG4 \slave_axi_data_1_3_0_1[4]  (
	.A(slave_axi_data_1_3_0_1_0_Z[4]),
	.B(n_value_Z[4]),
	.C(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3]),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[2]),
	.Y(slave_axi_data_1[4])
);
defparam \slave_axi_data_1_3_0_1[4] .INIT=16'hAAAE;
// @86:130
  CFG4 slave_axi_bvalid_RNO (
	.A(aresetn_c),
	.B(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID),
	.C(slave_axi_bvalid_2_i_o3_Z),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY),
	.Y(N_83_i)
);
defparam slave_axi_bvalid_RNO.INIT=16'h0A8A;
// @86:187
  CFG4 slave_axi_rvalid_2 (
	.A(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY),
	.B(slave_axi_rvalid_2_sm0),
	.C(aresetn_c),
	.D(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID),
	.Y(slave_axi_rvalid_2_Z)
);
defparam slave_axi_rvalid_2.INIT=16'hD1C0;
// @86:210
  CFG4 slave_axi_data13 (
	.A(slave_axi_data13_27_Z),
	.B(slave_axi_data13_22_Z),
	.C(slave_axi_data13_17_Z),
	.D(slave_axi_data13_16_Z),
	.Y(N_2)
);
defparam slave_axi_data13.INIT=16'h8000;
//@88:315
//@88:315
//@88:315
//@88:315
//@88:315
// @88:315
  CLKINT N_5_inferred_clock_RNIV3UC1 (
	.Y(n_value3),
	.A(N_5_i)
);
// @88:315
  CLKINT N_4_inferred_clock_RNIUKK26 (
	.Y(n_value5),
	.A(N_4_i)
);
// @88:315
  CLKINT N_3_inferred_clock_RNIT5BO2 (
	.Y(n_value4),
	.A(N_3_i)
);
// @88:315
  CLKINT N_2_inferred_clock_RNISM1E7 (
	.Y(slave_axi_data13_Z),
	.A(N_2)
);
// @86:233
  mask532 mask (
	.S_MASK_DATA_c_15(S_MASK_DATA_c_15),
	.S_MASK_DATA_c_3(S_MASK_DATA_c_3),
	.S_MASK_DATA_c_1(S_MASK_DATA_c_1),
	.S_MASK_DATA_c_0(S_MASK_DATA_c_0),
	.S_MASK_DATA_c_24(S_MASK_DATA_c_24),
	.S_MASK_DATA_c_17(S_MASK_DATA_c_17),
	.S_MASK_DATA_c_8(S_MASK_DATA_c_8),
	.S_MASK_DATA_c_20(S_MASK_DATA_c_20),
	.S_MASK_DATA_c_16(S_MASK_DATA_c_16),
	.data_value(data_value_Z[30:0]),
	.slave_axi_data_1_7(slave_axi_data_1[9]),
	.slave_axi_data_1_8(slave_axi_data_1[10]),
	.slave_axi_data_1_9(slave_axi_data_1[11]),
	.slave_axi_data_1_10(slave_axi_data_1[12]),
	.slave_axi_data_1_12(slave_axi_data_1[14]),
	.slave_axi_data_1_13(slave_axi_data_1[15]),
	.slave_axi_data_1_16(slave_axi_data_1[18]),
	.slave_axi_data_1_17(slave_axi_data_1[19]),
	.slave_axi_data_1_19(slave_axi_data_1[21]),
	.slave_axi_data_1_20(slave_axi_data_1[22]),
	.slave_axi_data_1_22(slave_axi_data_1[24]),
	.slave_axi_data_1_23(slave_axi_data_1[25]),
	.slave_axi_data_1_24(slave_axi_data_1[26]),
	.slave_axi_data_1_28(slave_axi_data_1[30]),
	.slave_axi_data_1_0(slave_axi_data_1[2]),
	.S_MASK_ADDR_c_0(S_MASK_ADDR_c[2]),
	.S_MASK_ADDR_c_7(S_MASK_ADDR_c[9]),
	.S_MASK_ADDR_c_8(S_MASK_ADDR_c[10]),
	.S_MASK_ADDR_c_9(S_MASK_ADDR_c[11]),
	.S_MASK_ADDR_c_10(S_MASK_ADDR_c[12]),
	.S_MASK_ADDR_c_12(S_MASK_ADDR_c[14]),
	.S_MASK_ADDR_c_13(S_MASK_ADDR_c[15]),
	.S_MASK_ADDR_c_16(S_MASK_ADDR_c[18]),
	.S_MASK_ADDR_c_17(S_MASK_ADDR_c[19]),
	.S_MASK_ADDR_c_19(S_MASK_ADDR_c[21]),
	.S_MASK_ADDR_c_20(S_MASK_ADDR_c[22]),
	.S_MASK_ADDR_c_22(S_MASK_ADDR_c[24]),
	.S_MASK_ADDR_c_23(S_MASK_ADDR_c[25]),
	.S_MASK_ADDR_c_24(S_MASK_ADDR_c[26]),
	.S_MASK_ADDR_c_28(S_MASK_ADDR_c[30]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[3:2]),
	.n_value(n_value_Z[4:0]),
	.N_115_i(N_115_i),
	.N_1417_i_1z(N_1417_i),
	.N_1423_i(N_1423_i),
	.N_28_i(N_28_i),
	.N_136_i_1z(N_136_i),
	.N_39_i(N_39_i),
	.N_34_i(N_34_i),
	.N_1420_i_1z(N_1420_i),
	.N_1419_i(N_1419_i),
	.N_1422_i(N_1422_i),
	.N_44_i(N_44_i),
	.N_45_i(N_45_i),
	.N_4_i(N_4_i_0),
	.N_41_i_1z(N_41_i),
	.N_32_i(N_32_i),
	.N_1284_i_1z(N_1284_i),
	.N_1424_i(N_1424_i),
	.N_1418_i_1z(N_1418_i),
	.N_1421_i_1z(N_1421_i),
	.N_1416_i(N_1416_i),
	.N_1285_i_1z(N_1285_i),
	.N_156(N_156)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* mask_axi532_32s_32s */

module master_AXI_32s_32s (
  M_MASK_DATA_c,
  M_MASK_N_c,
  M_MASK_OUTPUT_ADDR_c,
  master_AXI_0_master_AWADDR,
  M_MASK_ADDR_c,
  master_AXI_0_master_ARADDR,
  master_AXI_0_master_WDATA,
  M_MASK_DATA_OUT_c,
  M_MASK_N_OUT_c,
  master_AXI_0_master_RDATA,
  M_MASK_OUTPUT_ADDR_OUT_c,
  M_MASK_READ_WRITE_TRANSACTION_c,
  M_MASK_START_TRANSACTION_c,
  master_AXI_0_master_WREADY,
  master_axi_awaddr4_sn,
  holdDat5,
  master_AXI_0_master_RVALID,
  master_AXI_0_master_BVALID,
  master_AXI_0_master_AWREADY,
  master_AXI_0_master_ARREADY,
  M_MASK_VALID_c,
  aresetn_c,
  master_AXI_0_master_AWVALID,
  master_AXI_0_master_WVALID,
  master_AXI_0_master_ARVALID,
  M_MASK_VALID_OUT_c,
  master_AXI_0_master_BREADY,
  aclk,
  master_AXI_0_master_RREADY
)
;
input [31:0] M_MASK_DATA_c ;
input [4:0] M_MASK_N_c ;
input [31:0] M_MASK_OUTPUT_ADDR_c ;
output [31:0] master_AXI_0_master_AWADDR ;
input [31:0] M_MASK_ADDR_c ;
output [31:0] master_AXI_0_master_ARADDR ;
output [31:0] master_AXI_0_master_WDATA ;
output [31:0] M_MASK_DATA_OUT_c ;
output [4:0] M_MASK_N_OUT_c ;
input [31:0] master_AXI_0_master_RDATA ;
output [31:0] M_MASK_OUTPUT_ADDR_OUT_c ;
input M_MASK_READ_WRITE_TRANSACTION_c ;
input M_MASK_START_TRANSACTION_c ;
input master_AXI_0_master_WREADY ;
output master_axi_awaddr4_sn ;
output holdDat5 ;
input master_AXI_0_master_RVALID ;
input master_AXI_0_master_BVALID ;
input master_AXI_0_master_AWREADY ;
input master_AXI_0_master_ARREADY ;
input M_MASK_VALID_c ;
input aresetn_c ;
output master_AXI_0_master_AWVALID ;
output master_AXI_0_master_WVALID ;
output master_AXI_0_master_ARVALID ;
output M_MASK_VALID_OUT_c ;
output master_AXI_0_master_BREADY ;
input aclk ;
output master_AXI_0_master_RREADY ;
wire M_MASK_READ_WRITE_TRANSACTION_c ;
wire M_MASK_START_TRANSACTION_c ;
wire master_AXI_0_master_WREADY ;
wire master_axi_awaddr4_sn ;
wire holdDat5 ;
wire master_AXI_0_master_RVALID ;
wire master_AXI_0_master_BVALID ;
wire master_AXI_0_master_AWREADY ;
wire master_AXI_0_master_ARREADY ;
wire M_MASK_VALID_c ;
wire aresetn_c ;
wire master_AXI_0_master_AWVALID ;
wire master_AXI_0_master_WVALID ;
wire master_AXI_0_master_ARVALID ;
wire M_MASK_VALID_OUT_c ;
wire master_AXI_0_master_BREADY ;
wire aclk ;
wire master_AXI_0_master_RREADY ;
wire [31:0] master_axi_wdata_7;
wire [0:0] master_axi_wdata_7_3_1_0_co1;
wire [0:0] master_axi_wdata_7_3_1_wmux_0_S;
wire [0:0] master_axi_wdata_7_3_1_0_y0;
wire [0:0] master_axi_wdata_7_3_1_0_co0;
wire [0:0] master_axi_wdata_7_3_1_0_wmux_S;
wire [4:1] master_axi_wdata_7_1;
wire VCC ;
wire master_axi_rready_Z ;
wire GND ;
wire master_axi_bready_Z ;
wire M_MASK_N_OUT5 ;
wire M_MASK_N_OUT6 ;
wire M_MASK_N_OUT4 ;
wire M_MASK_N_OUT3 ;
wire N_110_i ;
wire master_axi_wvalid_2_Z ;
wire master_axi_awvalid_2_Z ;
wire un1_master_axi_wdata16_1_or ;
wire un1_M_AXI_ARREADY_1_or ;
wire un1_M_AXI_AWREADY_1_or ;
wire master_axi_arvalid_2_i_o3_Z ;
wire un1_master_axi_wdata16_23_Z ;
wire un1_master_axi_wdata16_22_Z ;
wire un1_master_axi_wdata16_21_Z ;
wire un1_master_axi_wdata16_20_Z ;
wire un1_master_axi_wdata16_19_Z ;
wire un1_master_axi_wdata16_18_Z ;
wire un1_master_axi_wdata16_17_Z ;
wire un1_master_axi_wdata16_16_Z ;
wire M_MASK_N_OUT4_0_a2_2_a3_21_Z ;
wire M_MASK_N_OUT4_0_a2_2_a3_20_Z ;
wire M_MASK_N_OUT4_0_a2_2_a3_19_Z ;
wire M_MASK_N_OUT4_0_a2_2_a3_18_Z ;
wire M_MASK_N_OUT4_0_a2_2_a3_17_Z ;
wire M_MASK_N_OUT4_0_a2_2_a3_16_Z ;
wire M_MASK_N_OUT4_0_a2_2_a3_15_Z ;
wire master_axi_awvalid_2_sm0 ;
wire M_MASK_N_OUT4_0_a2_2_a3_22_Z ;
wire un1_master_axi_wdata16_29_Z ;
wire un1_master_axi_wdata16_28_Z ;
wire M_MASK_N_OUT4_0_a2_2_a3_27_Z ;
wire N_477 ;
wire N_3_0 ;
wire N_1 ;
wire N_2_0 ;
// @87:226
  SLE master_axi_rready (
	.Q(master_AXI_0_master_RREADY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_rready_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @87:173
  SLE master_axi_bready (
	.Q(master_AXI_0_master_BREADY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_bready_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[9]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[8]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[7]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[6]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[5]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[4]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[3]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[2]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[1]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[0]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE M_MASK_VALID_OUT (
	.Q(M_MASK_VALID_OUT_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT6),
	.D(master_AXI_0_master_RDATA[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[24]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[24]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[23]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[23]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[22]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[22]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[21]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[21]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[20]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[20]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[19]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[19]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[18]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[18]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[17]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[17]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[16]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[16]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[15]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[14]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[13]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[12]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[11]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[10]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[7]  (
	.Q(M_MASK_DATA_OUT_c[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[6]  (
	.Q(M_MASK_DATA_OUT_c[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[5]  (
	.Q(M_MASK_DATA_OUT_c[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[4]  (
	.Q(M_MASK_DATA_OUT_c[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[3]  (
	.Q(M_MASK_DATA_OUT_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[2]  (
	.Q(M_MASK_DATA_OUT_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[1]  (
	.Q(M_MASK_DATA_OUT_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[0]  (
	.Q(M_MASK_DATA_OUT_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[31]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[31]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[30]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[30]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[29]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[29]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[28]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[28]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[27]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[27]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[26]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[26]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_OUTPUT_ADDR_OUT[25]  (
	.Q(M_MASK_OUTPUT_ADDR_OUT_c[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT5),
	.D(master_AXI_0_master_RDATA[25]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[22]  (
	.Q(M_MASK_DATA_OUT_c[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[22]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[21]  (
	.Q(M_MASK_DATA_OUT_c[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[21]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[20]  (
	.Q(M_MASK_DATA_OUT_c[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[20]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[19]  (
	.Q(M_MASK_DATA_OUT_c[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[19]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[18]  (
	.Q(M_MASK_DATA_OUT_c[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[18]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[17]  (
	.Q(M_MASK_DATA_OUT_c[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[17]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[16]  (
	.Q(M_MASK_DATA_OUT_c[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[16]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[15]  (
	.Q(M_MASK_DATA_OUT_c[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[14]  (
	.Q(M_MASK_DATA_OUT_c[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[13]  (
	.Q(M_MASK_DATA_OUT_c[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[12]  (
	.Q(M_MASK_DATA_OUT_c[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[11]  (
	.Q(M_MASK_DATA_OUT_c[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[10]  (
	.Q(M_MASK_DATA_OUT_c[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[9]  (
	.Q(M_MASK_DATA_OUT_c[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[8]  (
	.Q(M_MASK_DATA_OUT_c[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_N_OUT[4]  (
	.Q(M_MASK_N_OUT_c[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT3),
	.D(master_AXI_0_master_RDATA[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_N_OUT[3]  (
	.Q(M_MASK_N_OUT_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT3),
	.D(master_AXI_0_master_RDATA[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_N_OUT[2]  (
	.Q(M_MASK_N_OUT_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT3),
	.D(master_AXI_0_master_RDATA[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_N_OUT[1]  (
	.Q(M_MASK_N_OUT_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT3),
	.D(master_AXI_0_master_RDATA[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_N_OUT[0]  (
	.Q(M_MASK_N_OUT_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT3),
	.D(master_AXI_0_master_RDATA[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[31]  (
	.Q(M_MASK_DATA_OUT_c[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[31]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[30]  (
	.Q(M_MASK_DATA_OUT_c[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[30]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[29]  (
	.Q(M_MASK_DATA_OUT_c[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[29]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[28]  (
	.Q(M_MASK_DATA_OUT_c[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[28]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[27]  (
	.Q(M_MASK_DATA_OUT_c[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[27]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[26]  (
	.Q(M_MASK_DATA_OUT_c[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[26]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[25]  (
	.Q(M_MASK_DATA_OUT_c[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[25]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[24]  (
	.Q(M_MASK_DATA_OUT_c[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[24]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:241
  SLE \M_MASK_DATA_OUT[23]  (
	.Q(M_MASK_DATA_OUT_c[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(M_MASK_N_OUT4),
	.D(master_AXI_0_master_RDATA[23]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @87:197
  SLE master_axi_arvalid (
	.Q(master_AXI_0_master_ARVALID),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(N_110_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @87:137
  SLE master_axi_wvalid (
	.Q(master_AXI_0_master_WVALID),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wvalid_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @87:102
  SLE master_axi_awvalid (
	.Q(master_AXI_0_master_AWVALID),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_awvalid_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @87:149
  SLE \master_axi_wdata[9]  (
	.Q(master_AXI_0_master_WDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[9]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[8]  (
	.Q(master_AXI_0_master_WDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[8]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[7]  (
	.Q(master_AXI_0_master_WDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[7]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[6]  (
	.Q(master_AXI_0_master_WDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[6]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[5]  (
	.Q(master_AXI_0_master_WDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[5]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[4]  (
	.Q(master_AXI_0_master_WDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[4]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[3]  (
	.Q(master_AXI_0_master_WDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[3]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[2]  (
	.Q(master_AXI_0_master_WDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[2]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[1]  (
	.Q(master_AXI_0_master_WDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[1]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[0]  (
	.Q(master_AXI_0_master_WDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[0]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[31]  (
	.Q(master_AXI_0_master_WDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[31]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[30]  (
	.Q(master_AXI_0_master_WDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[30]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[29]  (
	.Q(master_AXI_0_master_WDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[29]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[28]  (
	.Q(master_AXI_0_master_WDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[28]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[27]  (
	.Q(master_AXI_0_master_WDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[27]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[26]  (
	.Q(master_AXI_0_master_WDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[26]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[25]  (
	.Q(master_AXI_0_master_WDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[25]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[24]  (
	.Q(master_AXI_0_master_WDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[24]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[23]  (
	.Q(master_AXI_0_master_WDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[23]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[22]  (
	.Q(master_AXI_0_master_WDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[22]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[21]  (
	.Q(master_AXI_0_master_WDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[21]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[20]  (
	.Q(master_AXI_0_master_WDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[20]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[19]  (
	.Q(master_AXI_0_master_WDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[19]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[18]  (
	.Q(master_AXI_0_master_WDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[18]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[17]  (
	.Q(master_AXI_0_master_WDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[17]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[16]  (
	.Q(master_AXI_0_master_WDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[16]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[15]  (
	.Q(master_AXI_0_master_WDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[15]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[14]  (
	.Q(master_AXI_0_master_WDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[14]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[13]  (
	.Q(master_AXI_0_master_WDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[13]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[12]  (
	.Q(master_AXI_0_master_WDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[12]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[11]  (
	.Q(master_AXI_0_master_WDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[11]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:149
  SLE \master_axi_wdata[10]  (
	.Q(master_AXI_0_master_WDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(master_axi_wdata_7[10]),
	.EN(un1_master_axi_wdata16_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[31]  (
	.Q(master_AXI_0_master_ARADDR[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[31]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[30]  (
	.Q(master_AXI_0_master_ARADDR[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[30]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[29]  (
	.Q(master_AXI_0_master_ARADDR[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[29]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[28]  (
	.Q(master_AXI_0_master_ARADDR[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[28]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[27]  (
	.Q(master_AXI_0_master_ARADDR[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[27]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[26]  (
	.Q(master_AXI_0_master_ARADDR[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[26]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[25]  (
	.Q(master_AXI_0_master_ARADDR[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[25]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[24]  (
	.Q(master_AXI_0_master_ARADDR[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[24]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[23]  (
	.Q(master_AXI_0_master_ARADDR[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[23]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[22]  (
	.Q(master_AXI_0_master_ARADDR[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[22]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[21]  (
	.Q(master_AXI_0_master_ARADDR[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[21]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[20]  (
	.Q(master_AXI_0_master_ARADDR[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[20]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[19]  (
	.Q(master_AXI_0_master_ARADDR[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[19]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[18]  (
	.Q(master_AXI_0_master_ARADDR[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[18]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[17]  (
	.Q(master_AXI_0_master_ARADDR[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[17]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[16]  (
	.Q(master_AXI_0_master_ARADDR[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[16]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[15]  (
	.Q(master_AXI_0_master_ARADDR[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[15]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[14]  (
	.Q(master_AXI_0_master_ARADDR[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[14]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[13]  (
	.Q(master_AXI_0_master_ARADDR[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[13]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[12]  (
	.Q(master_AXI_0_master_ARADDR[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[12]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[11]  (
	.Q(master_AXI_0_master_ARADDR[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[11]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[10]  (
	.Q(master_AXI_0_master_ARADDR[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[10]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[9]  (
	.Q(master_AXI_0_master_ARADDR[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[9]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[8]  (
	.Q(master_AXI_0_master_ARADDR[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[8]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[7]  (
	.Q(master_AXI_0_master_ARADDR[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[7]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[6]  (
	.Q(master_AXI_0_master_ARADDR[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[6]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[5]  (
	.Q(master_AXI_0_master_ARADDR[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[5]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[4]  (
	.Q(master_AXI_0_master_ARADDR[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[4]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[3]  (
	.Q(master_AXI_0_master_ARADDR[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[3]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[2]  (
	.Q(master_AXI_0_master_ARADDR[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[2]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[1]  (
	.Q(master_AXI_0_master_ARADDR[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[1]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:209
  SLE \master_axi_araddr[0]  (
	.Q(master_AXI_0_master_ARADDR[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[0]),
	.EN(un1_M_AXI_ARREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[31]  (
	.Q(master_AXI_0_master_AWADDR[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[31]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[30]  (
	.Q(master_AXI_0_master_AWADDR[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[30]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[29]  (
	.Q(master_AXI_0_master_AWADDR[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[29]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[28]  (
	.Q(master_AXI_0_master_AWADDR[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[28]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[27]  (
	.Q(master_AXI_0_master_AWADDR[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[27]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[26]  (
	.Q(master_AXI_0_master_AWADDR[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[26]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[25]  (
	.Q(master_AXI_0_master_AWADDR[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[25]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[24]  (
	.Q(master_AXI_0_master_AWADDR[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[24]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[23]  (
	.Q(master_AXI_0_master_AWADDR[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[23]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[22]  (
	.Q(master_AXI_0_master_AWADDR[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[22]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[21]  (
	.Q(master_AXI_0_master_AWADDR[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[21]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[20]  (
	.Q(master_AXI_0_master_AWADDR[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[20]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[19]  (
	.Q(master_AXI_0_master_AWADDR[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[19]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[18]  (
	.Q(master_AXI_0_master_AWADDR[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[18]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[17]  (
	.Q(master_AXI_0_master_AWADDR[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[17]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[16]  (
	.Q(master_AXI_0_master_AWADDR[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[16]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[15]  (
	.Q(master_AXI_0_master_AWADDR[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[15]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[14]  (
	.Q(master_AXI_0_master_AWADDR[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[14]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[13]  (
	.Q(master_AXI_0_master_AWADDR[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[13]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[12]  (
	.Q(master_AXI_0_master_AWADDR[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[12]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[11]  (
	.Q(master_AXI_0_master_AWADDR[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[11]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[10]  (
	.Q(master_AXI_0_master_AWADDR[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[10]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[9]  (
	.Q(master_AXI_0_master_AWADDR[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[9]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[8]  (
	.Q(master_AXI_0_master_AWADDR[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[8]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[7]  (
	.Q(master_AXI_0_master_AWADDR[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[7]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[6]  (
	.Q(master_AXI_0_master_AWADDR[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[6]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[5]  (
	.Q(master_AXI_0_master_AWADDR[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[5]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[4]  (
	.Q(master_AXI_0_master_AWADDR[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[4]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[3]  (
	.Q(master_AXI_0_master_AWADDR[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[3]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[2]  (
	.Q(master_AXI_0_master_AWADDR[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[2]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[1]  (
	.Q(master_AXI_0_master_AWADDR[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[1]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:114
  SLE \master_axi_awaddr[0]  (
	.Q(master_AXI_0_master_AWADDR[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(aclk),
	.D(M_MASK_ADDR_c[0]),
	.EN(un1_M_AXI_AWREADY_1_or),
	.LAT(GND),
	.SD(GND),
	.SLn(aresetn_c)
);
// @87:150
  ARI1 \master_axi_wdata_7_3_1_wmux_0[0]  (
	.FCO(master_axi_wdata_7_3_1_0_co1[0]),
	.S(master_axi_wdata_7_3_1_wmux_0_S[0]),
	.Y(master_axi_wdata_7[0]),
	.B(master_AXI_0_master_AWADDR[2]),
	.C(M_MASK_DATA_c[0]),
	.D(M_MASK_VALID_c),
	.A(master_axi_wdata_7_3_1_0_y0[0]),
	.FCI(master_axi_wdata_7_3_1_0_co0[0])
);
defparam \master_axi_wdata_7_3_1_wmux_0[0] .INIT=20'h0F588;
// @87:150
  ARI1 \master_axi_wdata_7_3_1_0_wmux[0]  (
	.FCO(master_axi_wdata_7_3_1_0_co0[0]),
	.S(master_axi_wdata_7_3_1_0_wmux_S[0]),
	.Y(master_axi_wdata_7_3_1_0_y0[0]),
	.B(master_AXI_0_master_AWADDR[2]),
	.C(M_MASK_N_c[0]),
	.D(M_MASK_OUTPUT_ADDR_c[0]),
	.A(master_AXI_0_master_AWADDR[3]),
	.FCI(VCC)
);
defparam \master_axi_wdata_7_3_1_0_wmux[0] .INIT=20'h0FA44;
// @88:346
  CFG3 master_axi_arvalid_RNIN3V0H (
	.A(aresetn_c),
	.B(master_AXI_0_master_ARVALID),
	.C(master_AXI_0_master_ARREADY),
	.Y(un1_M_AXI_ARREADY_1_or)
);
defparam master_axi_arvalid_RNIN3V0H.INIT=8'hD5;
// @87:138
  CFG3 master_axi_wvalid_2s2 (
	.A(aresetn_c),
	.B(master_AXI_0_master_AWVALID),
	.C(master_AXI_0_master_AWREADY),
	.Y(un1_M_AXI_AWREADY_1_or)
);
defparam master_axi_wvalid_2s2.INIT=8'hD5;
// @87:173
  CFG2 master_axi_bready_r (
	.A(master_AXI_0_master_BVALID),
	.B(aresetn_c),
	.Y(master_axi_bready_Z)
);
defparam master_axi_bready_r.INIT=4'h8;
// @87:226
  CFG2 master_axi_rready_r (
	.A(master_AXI_0_master_RVALID),
	.B(aresetn_c),
	.Y(master_axi_rready_Z)
);
defparam master_axi_rready_r.INIT=4'h8;
// @87:198
  CFG2 master_axi_arvalid_2_i_o3 (
	.A(master_AXI_0_master_ARREADY),
	.B(master_AXI_0_master_ARVALID),
	.Y(master_axi_arvalid_2_i_o3_Z)
);
defparam master_axi_arvalid_2_i_o3.INIT=4'hB;
// @88:346
  CFG2 master_axi_arvalid_RNI072I9 (
	.A(master_AXI_0_master_ARREADY),
	.B(master_AXI_0_master_ARVALID),
	.Y(holdDat5)
);
defparam master_axi_arvalid_RNI072I9.INIT=4'h8;
// @87:140
  CFG2 un1_M_AXI_AWREADY_1 (
	.A(master_AXI_0_master_AWREADY),
	.B(master_AXI_0_master_AWVALID),
	.Y(master_axi_awaddr4_sn)
);
defparam un1_M_AXI_AWREADY_1.INIT=4'h8;
// @87:150
  CFG4 un1_master_axi_wdata16_23 (
	.A(master_AXI_0_master_AWADDR[9]),
	.B(master_AXI_0_master_AWADDR[4]),
	.C(master_AXI_0_master_WVALID),
	.D(master_AXI_0_master_WREADY),
	.Y(un1_master_axi_wdata16_23_Z)
);
defparam un1_master_axi_wdata16_23.INIT=16'hEFFF;
// @87:150
  CFG4 un1_master_axi_wdata16_22 (
	.A(master_AXI_0_master_AWADDR[11]),
	.B(master_AXI_0_master_AWADDR[10]),
	.C(master_AXI_0_master_AWADDR[1]),
	.D(master_AXI_0_master_AWADDR[0]),
	.Y(un1_master_axi_wdata16_22_Z)
);
defparam un1_master_axi_wdata16_22.INIT=16'hFFFE;
// @87:150
  CFG4 un1_master_axi_wdata16_21 (
	.A(master_AXI_0_master_AWADDR[8]),
	.B(master_AXI_0_master_AWADDR[7]),
	.C(master_AXI_0_master_AWADDR[6]),
	.D(master_AXI_0_master_AWADDR[5]),
	.Y(un1_master_axi_wdata16_21_Z)
);
defparam un1_master_axi_wdata16_21.INIT=16'hFFFE;
// @87:150
  CFG4 un1_master_axi_wdata16_20 (
	.A(master_AXI_0_master_AWADDR[30]),
	.B(master_AXI_0_master_AWADDR[19]),
	.C(master_AXI_0_master_AWADDR[17]),
	.D(master_AXI_0_master_AWADDR[16]),
	.Y(un1_master_axi_wdata16_20_Z)
);
defparam un1_master_axi_wdata16_20.INIT=16'hFFFE;
// @87:150
  CFG4 un1_master_axi_wdata16_19 (
	.A(master_AXI_0_master_AWADDR[23]),
	.B(master_AXI_0_master_AWADDR[21]),
	.C(master_AXI_0_master_AWADDR[20]),
	.D(master_AXI_0_master_AWADDR[18]),
	.Y(un1_master_axi_wdata16_19_Z)
);
defparam un1_master_axi_wdata16_19.INIT=16'hFFFE;
// @87:150
  CFG4 un1_master_axi_wdata16_18 (
	.A(master_AXI_0_master_AWADDR[27]),
	.B(master_AXI_0_master_AWADDR[25]),
	.C(master_AXI_0_master_AWADDR[24]),
	.D(master_AXI_0_master_AWADDR[22]),
	.Y(un1_master_axi_wdata16_18_Z)
);
defparam un1_master_axi_wdata16_18.INIT=16'hFFFE;
// @87:150
  CFG4 un1_master_axi_wdata16_17 (
	.A(master_AXI_0_master_AWADDR[31]),
	.B(master_AXI_0_master_AWADDR[29]),
	.C(master_AXI_0_master_AWADDR[28]),
	.D(master_AXI_0_master_AWADDR[26]),
	.Y(un1_master_axi_wdata16_17_Z)
);
defparam un1_master_axi_wdata16_17.INIT=16'hFFFE;
// @87:150
  CFG4 un1_master_axi_wdata16_16 (
	.A(master_AXI_0_master_AWADDR[15]),
	.B(master_AXI_0_master_AWADDR[14]),
	.C(master_AXI_0_master_AWADDR[13]),
	.D(master_AXI_0_master_AWADDR[12]),
	.Y(un1_master_axi_wdata16_16_Z)
);
defparam un1_master_axi_wdata16_16.INIT=16'hFFFE;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3_21 (
	.A(master_AXI_0_master_ARADDR[31]),
	.B(master_AXI_0_master_ARADDR[30]),
	.C(master_AXI_0_master_ARADDR[11]),
	.D(master_AXI_0_master_ARADDR[1]),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_21_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_21.INIT=16'h0001;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3_20 (
	.A(master_AXI_0_master_ARADDR[24]),
	.B(master_AXI_0_master_ARADDR[15]),
	.C(master_AXI_0_master_ARADDR[9]),
	.D(master_AXI_0_master_ARADDR[6]),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_20_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_20.INIT=16'h0001;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3_19 (
	.A(master_AXI_0_master_ARADDR[8]),
	.B(master_AXI_0_master_ARADDR[7]),
	.C(master_AXI_0_master_ARADDR[5]),
	.D(master_AXI_0_master_ARADDR[0]),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_19_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_19.INIT=16'h0001;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3_18 (
	.A(master_AXI_0_master_ARADDR[23]),
	.B(master_AXI_0_master_ARADDR[17]),
	.C(master_AXI_0_master_ARADDR[13]),
	.D(master_AXI_0_master_ARADDR[12]),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_18_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_18.INIT=16'h0001;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3_17 (
	.A(master_AXI_0_master_ARADDR[19]),
	.B(master_AXI_0_master_ARADDR[18]),
	.C(master_AXI_0_master_ARADDR[16]),
	.D(master_AXI_0_master_ARADDR[4]),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_17_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_17.INIT=16'h0001;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3_16 (
	.A(master_AXI_0_master_ARADDR[29]),
	.B(master_AXI_0_master_ARADDR[28]),
	.C(master_AXI_0_master_ARADDR[27]),
	.D(master_AXI_0_master_ARADDR[25]),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_16_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_16.INIT=16'h0001;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3_15 (
	.A(master_AXI_0_master_ARADDR[26]),
	.B(master_AXI_0_master_ARADDR[22]),
	.C(master_AXI_0_master_ARADDR[21]),
	.D(master_AXI_0_master_ARADDR[20]),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_15_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_15.INIT=16'h0001;
// @87:103
  CFG3 master_axi_awvalid_2s2 (
	.A(aresetn_c),
	.B(M_MASK_START_TRANSACTION_c),
	.C(M_MASK_READ_WRITE_TRANSACTION_c),
	.Y(master_axi_awvalid_2_sm0)
);
defparam master_axi_awvalid_2s2.INIT=8'h5D;
// @87:150
  CFG4 \master_axi_wdata_7_3[31]  (
	.A(M_MASK_OUTPUT_ADDR_c[31]),
	.B(M_MASK_DATA_c[31]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[31])
);
defparam \master_axi_wdata_7_3[31] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[30]  (
	.A(M_MASK_OUTPUT_ADDR_c[30]),
	.B(M_MASK_DATA_c[30]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[30])
);
defparam \master_axi_wdata_7_3[30] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[29]  (
	.A(M_MASK_OUTPUT_ADDR_c[29]),
	.B(M_MASK_DATA_c[29]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[29])
);
defparam \master_axi_wdata_7_3[29] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[28]  (
	.A(M_MASK_OUTPUT_ADDR_c[28]),
	.B(M_MASK_DATA_c[28]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[28])
);
defparam \master_axi_wdata_7_3[28] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[27]  (
	.A(M_MASK_OUTPUT_ADDR_c[27]),
	.B(M_MASK_DATA_c[27]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[27])
);
defparam \master_axi_wdata_7_3[27] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[26]  (
	.A(M_MASK_OUTPUT_ADDR_c[26]),
	.B(M_MASK_DATA_c[26]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[26])
);
defparam \master_axi_wdata_7_3[26] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[25]  (
	.A(M_MASK_OUTPUT_ADDR_c[25]),
	.B(M_MASK_DATA_c[25]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[25])
);
defparam \master_axi_wdata_7_3[25] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[24]  (
	.A(M_MASK_OUTPUT_ADDR_c[24]),
	.B(M_MASK_DATA_c[24]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[24])
);
defparam \master_axi_wdata_7_3[24] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[23]  (
	.A(M_MASK_OUTPUT_ADDR_c[23]),
	.B(M_MASK_DATA_c[23]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[23])
);
defparam \master_axi_wdata_7_3[23] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[22]  (
	.A(M_MASK_OUTPUT_ADDR_c[22]),
	.B(M_MASK_DATA_c[22]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[22])
);
defparam \master_axi_wdata_7_3[22] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[21]  (
	.A(M_MASK_OUTPUT_ADDR_c[21]),
	.B(M_MASK_DATA_c[21]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[21])
);
defparam \master_axi_wdata_7_3[21] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[20]  (
	.A(M_MASK_OUTPUT_ADDR_c[20]),
	.B(M_MASK_DATA_c[20]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[20])
);
defparam \master_axi_wdata_7_3[20] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[19]  (
	.A(M_MASK_OUTPUT_ADDR_c[19]),
	.B(M_MASK_DATA_c[19]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[19])
);
defparam \master_axi_wdata_7_3[19] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[18]  (
	.A(M_MASK_OUTPUT_ADDR_c[18]),
	.B(M_MASK_DATA_c[18]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[18])
);
defparam \master_axi_wdata_7_3[18] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[17]  (
	.A(M_MASK_OUTPUT_ADDR_c[17]),
	.B(M_MASK_DATA_c[17]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[17])
);
defparam \master_axi_wdata_7_3[17] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[16]  (
	.A(M_MASK_OUTPUT_ADDR_c[16]),
	.B(M_MASK_DATA_c[16]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[16])
);
defparam \master_axi_wdata_7_3[16] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[15]  (
	.A(M_MASK_OUTPUT_ADDR_c[15]),
	.B(M_MASK_DATA_c[15]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[15])
);
defparam \master_axi_wdata_7_3[15] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[14]  (
	.A(M_MASK_OUTPUT_ADDR_c[14]),
	.B(M_MASK_DATA_c[14]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[14])
);
defparam \master_axi_wdata_7_3[14] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[13]  (
	.A(M_MASK_OUTPUT_ADDR_c[13]),
	.B(M_MASK_DATA_c[13]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[13])
);
defparam \master_axi_wdata_7_3[13] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[12]  (
	.A(M_MASK_OUTPUT_ADDR_c[12]),
	.B(M_MASK_DATA_c[12]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[12])
);
defparam \master_axi_wdata_7_3[12] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[11]  (
	.A(M_MASK_OUTPUT_ADDR_c[11]),
	.B(M_MASK_DATA_c[11]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[11])
);
defparam \master_axi_wdata_7_3[11] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[10]  (
	.A(M_MASK_OUTPUT_ADDR_c[10]),
	.B(M_MASK_DATA_c[10]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[10])
);
defparam \master_axi_wdata_7_3[10] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[9]  (
	.A(M_MASK_OUTPUT_ADDR_c[9]),
	.B(M_MASK_DATA_c[9]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[9])
);
defparam \master_axi_wdata_7_3[9] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[8]  (
	.A(M_MASK_OUTPUT_ADDR_c[8]),
	.B(M_MASK_DATA_c[8]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[8])
);
defparam \master_axi_wdata_7_3[8] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[7]  (
	.A(M_MASK_OUTPUT_ADDR_c[7]),
	.B(M_MASK_DATA_c[7]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[7])
);
defparam \master_axi_wdata_7_3[7] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[6]  (
	.A(M_MASK_OUTPUT_ADDR_c[6]),
	.B(M_MASK_DATA_c[6]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[6])
);
defparam \master_axi_wdata_7_3[6] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3[5]  (
	.A(M_MASK_OUTPUT_ADDR_c[5]),
	.B(M_MASK_DATA_c[5]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7[5])
);
defparam \master_axi_wdata_7_3[5] .INIT=16'h0CA0;
// @87:150
  CFG4 \master_axi_wdata_7_3_1[1]  (
	.A(M_MASK_OUTPUT_ADDR_c[1]),
	.B(M_MASK_N_c[1]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7_1[1])
);
defparam \master_axi_wdata_7_3_1[1] .INIT=16'h00AC;
// @87:150
  CFG4 \master_axi_wdata_7_3_1[3]  (
	.A(M_MASK_OUTPUT_ADDR_c[3]),
	.B(M_MASK_N_c[3]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7_1[3])
);
defparam \master_axi_wdata_7_3_1[3] .INIT=16'h00AC;
// @87:150
  CFG4 \master_axi_wdata_7_3_1[2]  (
	.A(M_MASK_OUTPUT_ADDR_c[2]),
	.B(M_MASK_N_c[2]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7_1[2])
);
defparam \master_axi_wdata_7_3_1[2] .INIT=16'h00AC;
// @87:150
  CFG4 \master_axi_wdata_7_3_1[4]  (
	.A(M_MASK_OUTPUT_ADDR_c[4]),
	.B(M_MASK_N_c[4]),
	.C(master_AXI_0_master_AWADDR[3]),
	.D(master_AXI_0_master_AWADDR[2]),
	.Y(master_axi_wdata_7_1[4])
);
defparam \master_axi_wdata_7_3_1[4] .INIT=16'h00AC;
// @87:241
  CFG3 M_MASK_N_OUT4_0_a2_2_a3_22 (
	.A(master_AXI_0_master_ARADDR[14]),
	.B(master_AXI_0_master_ARADDR[10]),
	.C(M_MASK_N_OUT4_0_a2_2_a3_15_Z),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_22_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_22.INIT=8'h10;
// @87:150
  CFG4 un1_master_axi_wdata16_29 (
	.A(un1_master_axi_wdata16_20_Z),
	.B(un1_master_axi_wdata16_23_Z),
	.C(un1_master_axi_wdata16_22_Z),
	.D(un1_master_axi_wdata16_21_Z),
	.Y(un1_master_axi_wdata16_29_Z)
);
defparam un1_master_axi_wdata16_29.INIT=16'hFFFE;
// @87:150
  CFG4 un1_master_axi_wdata16_28 (
	.A(un1_master_axi_wdata16_19_Z),
	.B(un1_master_axi_wdata16_18_Z),
	.C(un1_master_axi_wdata16_17_Z),
	.D(un1_master_axi_wdata16_16_Z),
	.Y(un1_master_axi_wdata16_28_Z)
);
defparam un1_master_axi_wdata16_28.INIT=16'hFFFE;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3_27 (
	.A(M_MASK_N_OUT4_0_a2_2_a3_21_Z),
	.B(M_MASK_N_OUT4_0_a2_2_a3_20_Z),
	.C(M_MASK_N_OUT4_0_a2_2_a3_19_Z),
	.D(M_MASK_N_OUT4_0_a2_2_a3_18_Z),
	.Y(M_MASK_N_OUT4_0_a2_2_a3_27_Z)
);
defparam M_MASK_N_OUT4_0_a2_2_a3_27.INIT=16'h8000;
// @87:197
  CFG4 master_axi_arvalid_RNO (
	.A(M_MASK_START_TRANSACTION_c),
	.B(aresetn_c),
	.C(master_axi_arvalid_2_i_o3_Z),
	.D(M_MASK_READ_WRITE_TRANSACTION_c),
	.Y(N_110_i)
);
defparam master_axi_arvalid_RNO.INIT=16'h8C0C;
// @87:103
  CFG4 master_axi_awvalid_2 (
	.A(master_axi_awvalid_2_sm0),
	.B(aresetn_c),
	.C(master_AXI_0_master_AWVALID),
	.D(master_AXI_0_master_AWREADY),
	.Y(master_axi_awvalid_2_Z)
);
defparam master_axi_awvalid_2.INIT=16'h88D8;
// @87:138
  CFG4 master_axi_wvalid_2 (
	.A(master_AXI_0_master_WREADY),
	.B(un1_M_AXI_AWREADY_1_or),
	.C(aresetn_c),
	.D(master_AXI_0_master_WVALID),
	.Y(master_axi_wvalid_2_Z)
);
defparam master_axi_wvalid_2.INIT=16'hD1C0;
// @87:150
  CFG4 \master_axi_wdata_7_3[1]  (
	.A(master_AXI_0_master_AWADDR[2]),
	.B(master_axi_wdata_7_1[1]),
	.C(M_MASK_DATA_c[1]),
	.D(master_AXI_0_master_AWADDR[3]),
	.Y(master_axi_wdata_7[1])
);
defparam \master_axi_wdata_7_3[1] .INIT=16'hCCEC;
// @87:150
  CFG4 \master_axi_wdata_7_3[3]  (
	.A(master_AXI_0_master_AWADDR[2]),
	.B(master_axi_wdata_7_1[3]),
	.C(M_MASK_DATA_c[3]),
	.D(master_AXI_0_master_AWADDR[3]),
	.Y(master_axi_wdata_7[3])
);
defparam \master_axi_wdata_7_3[3] .INIT=16'hCCEC;
// @87:150
  CFG4 \master_axi_wdata_7_3[2]  (
	.A(master_AXI_0_master_AWADDR[2]),
	.B(master_axi_wdata_7_1[2]),
	.C(M_MASK_DATA_c[2]),
	.D(master_AXI_0_master_AWADDR[3]),
	.Y(master_axi_wdata_7[2])
);
defparam \master_axi_wdata_7_3[2] .INIT=16'hCCEC;
// @87:150
  CFG4 \master_axi_wdata_7_3[4]  (
	.A(master_AXI_0_master_AWADDR[2]),
	.B(master_axi_wdata_7_1[4]),
	.C(M_MASK_DATA_c[4]),
	.D(master_AXI_0_master_AWADDR[3]),
	.Y(master_axi_wdata_7[4])
);
defparam \master_axi_wdata_7_3[4] .INIT=16'hCCEC;
// @87:241
  CFG4 M_MASK_N_OUT4_0_a2_2_a3 (
	.A(M_MASK_N_OUT4_0_a2_2_a3_27_Z),
	.B(M_MASK_N_OUT4_0_a2_2_a3_22_Z),
	.C(M_MASK_N_OUT4_0_a2_2_a3_17_Z),
	.D(M_MASK_N_OUT4_0_a2_2_a3_16_Z),
	.Y(N_477)
);
defparam M_MASK_N_OUT4_0_a2_2_a3.INIT=16'h8000;
// @87:241
  CFG3 M_MASK_N_OUT3_0_a2_0_a2 (
	.A(master_AXI_0_master_ARADDR[3]),
	.B(master_AXI_0_master_ARADDR[2]),
	.C(N_477),
	.Y(N_3_0)
);
defparam M_MASK_N_OUT3_0_a2_0_a2.INIT=8'h10;
// @87:241
  CFG3 M_MASK_N_OUT5_0_a2 (
	.A(master_AXI_0_master_ARADDR[3]),
	.B(master_AXI_0_master_ARADDR[2]),
	.C(N_477),
	.Y(N_1)
);
defparam M_MASK_N_OUT5_0_a2.INIT=8'h20;
// @88:346
  CFG3 un1_master_axi_wdata16_28_RNICHFLF (
	.A(aresetn_c),
	.B(un1_master_axi_wdata16_28_Z),
	.C(un1_master_axi_wdata16_29_Z),
	.Y(un1_master_axi_wdata16_1_or)
);
defparam un1_master_axi_wdata16_28_RNICHFLF.INIT=8'h57;
// @87:241
  CFG3 M_MASK_N_OUT6_0_a2 (
	.A(master_AXI_0_master_ARADDR[3]),
	.B(master_AXI_0_master_ARADDR[2]),
	.C(N_477),
	.Y(M_MASK_N_OUT6)
);
defparam M_MASK_N_OUT6_0_a2.INIT=8'h80;
// @87:241
  CFG3 M_MASK_N_OUT4_0_a2_2_a2 (
	.A(master_AXI_0_master_ARADDR[3]),
	.B(master_AXI_0_master_ARADDR[2]),
	.C(N_477),
	.Y(N_2_0)
);
defparam M_MASK_N_OUT4_0_a2_2_a2.INIT=8'h40;
//@88:346
//@88:346
//@88:346
//@88:346
// @88:346
  CLKINT N_3_inferred_clock_RNI3EKL3 (
	.Y(M_MASK_N_OUT3),
	.A(N_3_0)
);
// @88:346
  CLKINT N_2_inferred_clock_RNI2VAB (
	.Y(M_MASK_N_OUT4),
	.A(N_2_0)
);
// @88:346
  CLKINT N_1_inferred_clock_RNI1G115 (
	.Y(M_MASK_N_OUT5),
	.A(N_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* master_AXI_32s_32s */

module axi_lite_tut (
  M_MASK_ADDR,
  M_MASK_DATA,
  M_MASK_N,
  M_MASK_OUTPUT_ADDR,
  M_MASK_READ_WRITE_TRANSACTION,
  M_MASK_START_TRANSACTION,
  M_MASK_VALID,
  aclk,
  aresetn,
  M_MASK_DATA_OUT,
  M_MASK_N_OUT,
  M_MASK_OUTPUT_ADDR_OUT,
  M_MASK_VALID_OUT,
  M_READY_RESPONSE_ERROR,
  M_WRITE_RESPONSE_ERROR,
  S_MASK_ADDR,
  S_MASK_DATA,
  S_MASK_VALID
)
;
input [31:0] M_MASK_ADDR ;
input [31:0] M_MASK_DATA ;
input [4:0] M_MASK_N ;
input [31:0] M_MASK_OUTPUT_ADDR ;
input M_MASK_READ_WRITE_TRANSACTION ;
input M_MASK_START_TRANSACTION ;
input M_MASK_VALID ;
input aclk ;
input aresetn ;
output [31:0] M_MASK_DATA_OUT ;
output [4:0] M_MASK_N_OUT ;
output [31:0] M_MASK_OUTPUT_ADDR_OUT ;
output M_MASK_VALID_OUT ;
output M_READY_RESPONSE_ERROR ;
output M_WRITE_RESPONSE_ERROR ;
output [31:0] S_MASK_ADDR ;
output [31:0] S_MASK_DATA ;
output S_MASK_VALID ;
wire M_MASK_READ_WRITE_TRANSACTION ;
wire M_MASK_START_TRANSACTION ;
wire M_MASK_VALID ;
wire aclk ;
wire aresetn ;
wire M_MASK_VALID_OUT ;
wire M_READY_RESPONSE_ERROR ;
wire M_WRITE_RESPONSE_ERROR ;
wire S_MASK_VALID ;
wire [31:0] master_AXI_0_master_ARADDR;
wire [31:0] master_AXI_0_master_AWADDR;
wire [31:0] master_AXI_0_master_WDATA;
wire [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA;
wire [31:0] master_AXI_0_master_RDATA;
wire [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR;
wire [31:0] COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA;
wire [31:0] M_MASK_ADDR_c;
wire [31:0] M_MASK_DATA_c;
wire [4:0] M_MASK_N_c;
wire [31:0] M_MASK_OUTPUT_ADDR_c;
wire [31:0] M_MASK_DATA_OUT_c;
wire [4:0] M_MASK_N_OUT_c;
wire [31:0] M_MASK_OUTPUT_ADDR_OUT_c;
wire [31:0] S_MASK_ADDR_c;
wire [31:0] S_MASK_DATA_c;
wire NN_1 ;
wire VCC ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY ;
wire COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID ;
wire master_AXI_0_master_axi_awaddr4_sn ;
wire COREAXI4INTERCONNECT_C0_0_COREAXI4INTERCONNECT_C0_0_MstConvertor_loop_0__mstrconv_rgsl_genblk2_arrs_holdDat5 ;
wire master_AXI_0_master_AWREADY ;
wire master_AXI_0_master_AWVALID ;
wire master_AXI_0_master_ARREADY ;
wire master_AXI_0_master_ARVALID ;
wire master_AXI_0_master_RVALID ;
wire master_AXI_0_master_RREADY ;
wire master_AXI_0_master_WREADY ;
wire master_AXI_0_master_WVALID ;
wire master_AXI_0_master_BVALID ;
wire master_AXI_0_master_BREADY ;
wire mask_axi532_0_n_value6_i ;
wire mask_axi532_0_N_3_i ;
wire mask_axi532_0_N_4_i ;
wire mask_axi532_0_N_5_i ;
wire N_156 ;
wire M_MASK_READ_WRITE_TRANSACTION_c ;
wire M_MASK_START_TRANSACTION_c ;
wire M_MASK_VALID_c ;
wire aclk_ibuf_Z ;
wire aresetn_c ;
wire M_MASK_VALID_OUT_c ;
wire S_MASK_VALID_c ;
wire N_39_i ;
wire N_32_i ;
wire N_34_i ;
wire N_1284_i ;
wire N_1420_i ;
wire N_1424_i ;
wire N_1285_i ;
wire N_115_i ;
wire N_1419_i ;
wire N_1418_i ;
wire N_1417_i ;
wire N_1423_i ;
wire N_1422_i ;
wire N_28_i ;
wire N_1421_i ;
wire N_136_i ;
wire N_44_i ;
wire N_45_i ;
wire N_1416_i ;
wire N_4_i ;
wire N_41_i ;
wire GND ;
// @88:35
  INBUF \M_MASK_ADDR_ibuf[0]  (
	.Y(M_MASK_ADDR_c[0]),
	.PAD(M_MASK_ADDR[0])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[1]  (
	.Y(M_MASK_ADDR_c[1]),
	.PAD(M_MASK_ADDR[1])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[2]  (
	.Y(M_MASK_ADDR_c[2]),
	.PAD(M_MASK_ADDR[2])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[3]  (
	.Y(M_MASK_ADDR_c[3]),
	.PAD(M_MASK_ADDR[3])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[4]  (
	.Y(M_MASK_ADDR_c[4]),
	.PAD(M_MASK_ADDR[4])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[5]  (
	.Y(M_MASK_ADDR_c[5]),
	.PAD(M_MASK_ADDR[5])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[6]  (
	.Y(M_MASK_ADDR_c[6]),
	.PAD(M_MASK_ADDR[6])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[7]  (
	.Y(M_MASK_ADDR_c[7]),
	.PAD(M_MASK_ADDR[7])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[8]  (
	.Y(M_MASK_ADDR_c[8]),
	.PAD(M_MASK_ADDR[8])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[9]  (
	.Y(M_MASK_ADDR_c[9]),
	.PAD(M_MASK_ADDR[9])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[10]  (
	.Y(M_MASK_ADDR_c[10]),
	.PAD(M_MASK_ADDR[10])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[11]  (
	.Y(M_MASK_ADDR_c[11]),
	.PAD(M_MASK_ADDR[11])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[12]  (
	.Y(M_MASK_ADDR_c[12]),
	.PAD(M_MASK_ADDR[12])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[13]  (
	.Y(M_MASK_ADDR_c[13]),
	.PAD(M_MASK_ADDR[13])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[14]  (
	.Y(M_MASK_ADDR_c[14]),
	.PAD(M_MASK_ADDR[14])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[15]  (
	.Y(M_MASK_ADDR_c[15]),
	.PAD(M_MASK_ADDR[15])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[16]  (
	.Y(M_MASK_ADDR_c[16]),
	.PAD(M_MASK_ADDR[16])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[17]  (
	.Y(M_MASK_ADDR_c[17]),
	.PAD(M_MASK_ADDR[17])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[18]  (
	.Y(M_MASK_ADDR_c[18]),
	.PAD(M_MASK_ADDR[18])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[19]  (
	.Y(M_MASK_ADDR_c[19]),
	.PAD(M_MASK_ADDR[19])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[20]  (
	.Y(M_MASK_ADDR_c[20]),
	.PAD(M_MASK_ADDR[20])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[21]  (
	.Y(M_MASK_ADDR_c[21]),
	.PAD(M_MASK_ADDR[21])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[22]  (
	.Y(M_MASK_ADDR_c[22]),
	.PAD(M_MASK_ADDR[22])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[23]  (
	.Y(M_MASK_ADDR_c[23]),
	.PAD(M_MASK_ADDR[23])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[24]  (
	.Y(M_MASK_ADDR_c[24]),
	.PAD(M_MASK_ADDR[24])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[25]  (
	.Y(M_MASK_ADDR_c[25]),
	.PAD(M_MASK_ADDR[25])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[26]  (
	.Y(M_MASK_ADDR_c[26]),
	.PAD(M_MASK_ADDR[26])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[27]  (
	.Y(M_MASK_ADDR_c[27]),
	.PAD(M_MASK_ADDR[27])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[28]  (
	.Y(M_MASK_ADDR_c[28]),
	.PAD(M_MASK_ADDR[28])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[29]  (
	.Y(M_MASK_ADDR_c[29]),
	.PAD(M_MASK_ADDR[29])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[30]  (
	.Y(M_MASK_ADDR_c[30]),
	.PAD(M_MASK_ADDR[30])
);
// @88:35
  INBUF \M_MASK_ADDR_ibuf[31]  (
	.Y(M_MASK_ADDR_c[31]),
	.PAD(M_MASK_ADDR[31])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[0]  (
	.Y(M_MASK_DATA_c[0]),
	.PAD(M_MASK_DATA[0])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[1]  (
	.Y(M_MASK_DATA_c[1]),
	.PAD(M_MASK_DATA[1])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[2]  (
	.Y(M_MASK_DATA_c[2]),
	.PAD(M_MASK_DATA[2])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[3]  (
	.Y(M_MASK_DATA_c[3]),
	.PAD(M_MASK_DATA[3])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[4]  (
	.Y(M_MASK_DATA_c[4]),
	.PAD(M_MASK_DATA[4])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[5]  (
	.Y(M_MASK_DATA_c[5]),
	.PAD(M_MASK_DATA[5])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[6]  (
	.Y(M_MASK_DATA_c[6]),
	.PAD(M_MASK_DATA[6])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[7]  (
	.Y(M_MASK_DATA_c[7]),
	.PAD(M_MASK_DATA[7])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[8]  (
	.Y(M_MASK_DATA_c[8]),
	.PAD(M_MASK_DATA[8])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[9]  (
	.Y(M_MASK_DATA_c[9]),
	.PAD(M_MASK_DATA[9])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[10]  (
	.Y(M_MASK_DATA_c[10]),
	.PAD(M_MASK_DATA[10])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[11]  (
	.Y(M_MASK_DATA_c[11]),
	.PAD(M_MASK_DATA[11])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[12]  (
	.Y(M_MASK_DATA_c[12]),
	.PAD(M_MASK_DATA[12])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[13]  (
	.Y(M_MASK_DATA_c[13]),
	.PAD(M_MASK_DATA[13])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[14]  (
	.Y(M_MASK_DATA_c[14]),
	.PAD(M_MASK_DATA[14])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[15]  (
	.Y(M_MASK_DATA_c[15]),
	.PAD(M_MASK_DATA[15])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[16]  (
	.Y(M_MASK_DATA_c[16]),
	.PAD(M_MASK_DATA[16])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[17]  (
	.Y(M_MASK_DATA_c[17]),
	.PAD(M_MASK_DATA[17])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[18]  (
	.Y(M_MASK_DATA_c[18]),
	.PAD(M_MASK_DATA[18])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[19]  (
	.Y(M_MASK_DATA_c[19]),
	.PAD(M_MASK_DATA[19])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[20]  (
	.Y(M_MASK_DATA_c[20]),
	.PAD(M_MASK_DATA[20])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[21]  (
	.Y(M_MASK_DATA_c[21]),
	.PAD(M_MASK_DATA[21])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[22]  (
	.Y(M_MASK_DATA_c[22]),
	.PAD(M_MASK_DATA[22])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[23]  (
	.Y(M_MASK_DATA_c[23]),
	.PAD(M_MASK_DATA[23])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[24]  (
	.Y(M_MASK_DATA_c[24]),
	.PAD(M_MASK_DATA[24])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[25]  (
	.Y(M_MASK_DATA_c[25]),
	.PAD(M_MASK_DATA[25])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[26]  (
	.Y(M_MASK_DATA_c[26]),
	.PAD(M_MASK_DATA[26])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[27]  (
	.Y(M_MASK_DATA_c[27]),
	.PAD(M_MASK_DATA[27])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[28]  (
	.Y(M_MASK_DATA_c[28]),
	.PAD(M_MASK_DATA[28])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[29]  (
	.Y(M_MASK_DATA_c[29]),
	.PAD(M_MASK_DATA[29])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[30]  (
	.Y(M_MASK_DATA_c[30]),
	.PAD(M_MASK_DATA[30])
);
// @88:36
  INBUF \M_MASK_DATA_ibuf[31]  (
	.Y(M_MASK_DATA_c[31]),
	.PAD(M_MASK_DATA[31])
);
// @88:37
  INBUF \M_MASK_N_ibuf[0]  (
	.Y(M_MASK_N_c[0]),
	.PAD(M_MASK_N[0])
);
// @88:37
  INBUF \M_MASK_N_ibuf[1]  (
	.Y(M_MASK_N_c[1]),
	.PAD(M_MASK_N[1])
);
// @88:37
  INBUF \M_MASK_N_ibuf[2]  (
	.Y(M_MASK_N_c[2]),
	.PAD(M_MASK_N[2])
);
// @88:37
  INBUF \M_MASK_N_ibuf[3]  (
	.Y(M_MASK_N_c[3]),
	.PAD(M_MASK_N[3])
);
// @88:37
  INBUF \M_MASK_N_ibuf[4]  (
	.Y(M_MASK_N_c[4]),
	.PAD(M_MASK_N[4])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[0]  (
	.Y(M_MASK_OUTPUT_ADDR_c[0]),
	.PAD(M_MASK_OUTPUT_ADDR[0])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[1]  (
	.Y(M_MASK_OUTPUT_ADDR_c[1]),
	.PAD(M_MASK_OUTPUT_ADDR[1])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[2]  (
	.Y(M_MASK_OUTPUT_ADDR_c[2]),
	.PAD(M_MASK_OUTPUT_ADDR[2])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[3]  (
	.Y(M_MASK_OUTPUT_ADDR_c[3]),
	.PAD(M_MASK_OUTPUT_ADDR[3])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[4]  (
	.Y(M_MASK_OUTPUT_ADDR_c[4]),
	.PAD(M_MASK_OUTPUT_ADDR[4])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[5]  (
	.Y(M_MASK_OUTPUT_ADDR_c[5]),
	.PAD(M_MASK_OUTPUT_ADDR[5])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[6]  (
	.Y(M_MASK_OUTPUT_ADDR_c[6]),
	.PAD(M_MASK_OUTPUT_ADDR[6])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[7]  (
	.Y(M_MASK_OUTPUT_ADDR_c[7]),
	.PAD(M_MASK_OUTPUT_ADDR[7])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[8]  (
	.Y(M_MASK_OUTPUT_ADDR_c[8]),
	.PAD(M_MASK_OUTPUT_ADDR[8])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[9]  (
	.Y(M_MASK_OUTPUT_ADDR_c[9]),
	.PAD(M_MASK_OUTPUT_ADDR[9])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[10]  (
	.Y(M_MASK_OUTPUT_ADDR_c[10]),
	.PAD(M_MASK_OUTPUT_ADDR[10])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[11]  (
	.Y(M_MASK_OUTPUT_ADDR_c[11]),
	.PAD(M_MASK_OUTPUT_ADDR[11])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[12]  (
	.Y(M_MASK_OUTPUT_ADDR_c[12]),
	.PAD(M_MASK_OUTPUT_ADDR[12])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[13]  (
	.Y(M_MASK_OUTPUT_ADDR_c[13]),
	.PAD(M_MASK_OUTPUT_ADDR[13])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[14]  (
	.Y(M_MASK_OUTPUT_ADDR_c[14]),
	.PAD(M_MASK_OUTPUT_ADDR[14])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[15]  (
	.Y(M_MASK_OUTPUT_ADDR_c[15]),
	.PAD(M_MASK_OUTPUT_ADDR[15])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[16]  (
	.Y(M_MASK_OUTPUT_ADDR_c[16]),
	.PAD(M_MASK_OUTPUT_ADDR[16])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[17]  (
	.Y(M_MASK_OUTPUT_ADDR_c[17]),
	.PAD(M_MASK_OUTPUT_ADDR[17])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[18]  (
	.Y(M_MASK_OUTPUT_ADDR_c[18]),
	.PAD(M_MASK_OUTPUT_ADDR[18])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[19]  (
	.Y(M_MASK_OUTPUT_ADDR_c[19]),
	.PAD(M_MASK_OUTPUT_ADDR[19])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[20]  (
	.Y(M_MASK_OUTPUT_ADDR_c[20]),
	.PAD(M_MASK_OUTPUT_ADDR[20])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[21]  (
	.Y(M_MASK_OUTPUT_ADDR_c[21]),
	.PAD(M_MASK_OUTPUT_ADDR[21])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[22]  (
	.Y(M_MASK_OUTPUT_ADDR_c[22]),
	.PAD(M_MASK_OUTPUT_ADDR[22])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[23]  (
	.Y(M_MASK_OUTPUT_ADDR_c[23]),
	.PAD(M_MASK_OUTPUT_ADDR[23])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[24]  (
	.Y(M_MASK_OUTPUT_ADDR_c[24]),
	.PAD(M_MASK_OUTPUT_ADDR[24])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[25]  (
	.Y(M_MASK_OUTPUT_ADDR_c[25]),
	.PAD(M_MASK_OUTPUT_ADDR[25])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[26]  (
	.Y(M_MASK_OUTPUT_ADDR_c[26]),
	.PAD(M_MASK_OUTPUT_ADDR[26])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[27]  (
	.Y(M_MASK_OUTPUT_ADDR_c[27]),
	.PAD(M_MASK_OUTPUT_ADDR[27])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[28]  (
	.Y(M_MASK_OUTPUT_ADDR_c[28]),
	.PAD(M_MASK_OUTPUT_ADDR[28])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[29]  (
	.Y(M_MASK_OUTPUT_ADDR_c[29]),
	.PAD(M_MASK_OUTPUT_ADDR[29])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[30]  (
	.Y(M_MASK_OUTPUT_ADDR_c[30]),
	.PAD(M_MASK_OUTPUT_ADDR[30])
);
// @88:38
  INBUF \M_MASK_OUTPUT_ADDR_ibuf[31]  (
	.Y(M_MASK_OUTPUT_ADDR_c[31]),
	.PAD(M_MASK_OUTPUT_ADDR[31])
);
// @88:39
  INBUF M_MASK_READ_WRITE_TRANSACTION_ibuf (
	.Y(M_MASK_READ_WRITE_TRANSACTION_c),
	.PAD(M_MASK_READ_WRITE_TRANSACTION)
);
// @88:40
  INBUF M_MASK_START_TRANSACTION_ibuf (
	.Y(M_MASK_START_TRANSACTION_c),
	.PAD(M_MASK_START_TRANSACTION)
);
// @88:41
  INBUF M_MASK_VALID_ibuf (
	.Y(M_MASK_VALID_c),
	.PAD(M_MASK_VALID)
);
// @88:42
  INBUF aclk_ibuf (
	.Y(aclk_ibuf_Z),
	.PAD(aclk)
);
// @88:43
  INBUF aresetn_ibuf (
	.Y(aresetn_c),
	.PAD(aresetn)
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[0]  (
	.PAD(M_MASK_DATA_OUT[0]),
	.D(M_MASK_DATA_OUT_c[0])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[1]  (
	.PAD(M_MASK_DATA_OUT[1]),
	.D(M_MASK_DATA_OUT_c[1])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[2]  (
	.PAD(M_MASK_DATA_OUT[2]),
	.D(M_MASK_DATA_OUT_c[2])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[3]  (
	.PAD(M_MASK_DATA_OUT[3]),
	.D(M_MASK_DATA_OUT_c[3])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[4]  (
	.PAD(M_MASK_DATA_OUT[4]),
	.D(M_MASK_DATA_OUT_c[4])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[5]  (
	.PAD(M_MASK_DATA_OUT[5]),
	.D(M_MASK_DATA_OUT_c[5])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[6]  (
	.PAD(M_MASK_DATA_OUT[6]),
	.D(M_MASK_DATA_OUT_c[6])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[7]  (
	.PAD(M_MASK_DATA_OUT[7]),
	.D(M_MASK_DATA_OUT_c[7])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[8]  (
	.PAD(M_MASK_DATA_OUT[8]),
	.D(M_MASK_DATA_OUT_c[8])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[9]  (
	.PAD(M_MASK_DATA_OUT[9]),
	.D(M_MASK_DATA_OUT_c[9])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[10]  (
	.PAD(M_MASK_DATA_OUT[10]),
	.D(M_MASK_DATA_OUT_c[10])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[11]  (
	.PAD(M_MASK_DATA_OUT[11]),
	.D(M_MASK_DATA_OUT_c[11])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[12]  (
	.PAD(M_MASK_DATA_OUT[12]),
	.D(M_MASK_DATA_OUT_c[12])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[13]  (
	.PAD(M_MASK_DATA_OUT[13]),
	.D(M_MASK_DATA_OUT_c[13])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[14]  (
	.PAD(M_MASK_DATA_OUT[14]),
	.D(M_MASK_DATA_OUT_c[14])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[15]  (
	.PAD(M_MASK_DATA_OUT[15]),
	.D(M_MASK_DATA_OUT_c[15])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[16]  (
	.PAD(M_MASK_DATA_OUT[16]),
	.D(M_MASK_DATA_OUT_c[16])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[17]  (
	.PAD(M_MASK_DATA_OUT[17]),
	.D(M_MASK_DATA_OUT_c[17])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[18]  (
	.PAD(M_MASK_DATA_OUT[18]),
	.D(M_MASK_DATA_OUT_c[18])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[19]  (
	.PAD(M_MASK_DATA_OUT[19]),
	.D(M_MASK_DATA_OUT_c[19])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[20]  (
	.PAD(M_MASK_DATA_OUT[20]),
	.D(M_MASK_DATA_OUT_c[20])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[21]  (
	.PAD(M_MASK_DATA_OUT[21]),
	.D(M_MASK_DATA_OUT_c[21])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[22]  (
	.PAD(M_MASK_DATA_OUT[22]),
	.D(M_MASK_DATA_OUT_c[22])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[23]  (
	.PAD(M_MASK_DATA_OUT[23]),
	.D(M_MASK_DATA_OUT_c[23])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[24]  (
	.PAD(M_MASK_DATA_OUT[24]),
	.D(M_MASK_DATA_OUT_c[24])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[25]  (
	.PAD(M_MASK_DATA_OUT[25]),
	.D(M_MASK_DATA_OUT_c[25])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[26]  (
	.PAD(M_MASK_DATA_OUT[26]),
	.D(M_MASK_DATA_OUT_c[26])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[27]  (
	.PAD(M_MASK_DATA_OUT[27]),
	.D(M_MASK_DATA_OUT_c[27])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[28]  (
	.PAD(M_MASK_DATA_OUT[28]),
	.D(M_MASK_DATA_OUT_c[28])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[29]  (
	.PAD(M_MASK_DATA_OUT[29]),
	.D(M_MASK_DATA_OUT_c[29])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[30]  (
	.PAD(M_MASK_DATA_OUT[30]),
	.D(M_MASK_DATA_OUT_c[30])
);
// @88:47
  OUTBUF \M_MASK_DATA_OUT_obuf[31]  (
	.PAD(M_MASK_DATA_OUT[31]),
	.D(M_MASK_DATA_OUT_c[31])
);
// @88:48
  OUTBUF \M_MASK_N_OUT_obuf[0]  (
	.PAD(M_MASK_N_OUT[0]),
	.D(M_MASK_N_OUT_c[0])
);
// @88:48
  OUTBUF \M_MASK_N_OUT_obuf[1]  (
	.PAD(M_MASK_N_OUT[1]),
	.D(M_MASK_N_OUT_c[1])
);
// @88:48
  OUTBUF \M_MASK_N_OUT_obuf[2]  (
	.PAD(M_MASK_N_OUT[2]),
	.D(M_MASK_N_OUT_c[2])
);
// @88:48
  OUTBUF \M_MASK_N_OUT_obuf[3]  (
	.PAD(M_MASK_N_OUT[3]),
	.D(M_MASK_N_OUT_c[3])
);
// @88:48
  OUTBUF \M_MASK_N_OUT_obuf[4]  (
	.PAD(M_MASK_N_OUT[4]),
	.D(M_MASK_N_OUT_c[4])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[0]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[0]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[0])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[1]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[1]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[1])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[2]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[2]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[2])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[3]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[3]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[3])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[4]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[4]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[4])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[5]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[5]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[5])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[6]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[6]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[6])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[7]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[7]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[7])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[8]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[8]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[8])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[9]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[9]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[9])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[10]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[10]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[10])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[11]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[11]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[11])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[12]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[12]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[12])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[13]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[13]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[13])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[14]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[14]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[14])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[15]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[15]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[15])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[16]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[16]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[16])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[17]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[17]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[17])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[18]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[18]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[18])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[19]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[19]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[19])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[20]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[20]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[20])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[21]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[21]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[21])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[22]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[22]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[22])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[23]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[23]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[23])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[24]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[24]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[24])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[25]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[25]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[25])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[26]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[26]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[26])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[27]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[27]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[27])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[28]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[28]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[28])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[29]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[29]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[29])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[30]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[30]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[30])
);
// @88:49
  OUTBUF \M_MASK_OUTPUT_ADDR_OUT_obuf[31]  (
	.PAD(M_MASK_OUTPUT_ADDR_OUT[31]),
	.D(M_MASK_OUTPUT_ADDR_OUT_c[31])
);
// @88:50
  OUTBUF M_MASK_VALID_OUT_obuf (
	.PAD(M_MASK_VALID_OUT),
	.D(M_MASK_VALID_OUT_c)
);
// @88:51
  OUTBUF M_READY_RESPONSE_ERROR_obuf (
	.PAD(M_READY_RESPONSE_ERROR),
	.D(VCC)
);
// @88:52
  OUTBUF M_WRITE_RESPONSE_ERROR_obuf (
	.PAD(M_WRITE_RESPONSE_ERROR),
	.D(VCC)
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[0]  (
	.PAD(S_MASK_ADDR[0]),
	.D(S_MASK_ADDR_c[0])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[1]  (
	.PAD(S_MASK_ADDR[1]),
	.D(S_MASK_ADDR_c[1])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[2]  (
	.PAD(S_MASK_ADDR[2]),
	.D(S_MASK_ADDR_c[2])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[3]  (
	.PAD(S_MASK_ADDR[3]),
	.D(S_MASK_ADDR_c[3])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[4]  (
	.PAD(S_MASK_ADDR[4]),
	.D(S_MASK_ADDR_c[4])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[5]  (
	.PAD(S_MASK_ADDR[5]),
	.D(S_MASK_ADDR_c[5])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[6]  (
	.PAD(S_MASK_ADDR[6]),
	.D(S_MASK_ADDR_c[6])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[7]  (
	.PAD(S_MASK_ADDR[7]),
	.D(S_MASK_ADDR_c[7])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[8]  (
	.PAD(S_MASK_ADDR[8]),
	.D(S_MASK_ADDR_c[8])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[9]  (
	.PAD(S_MASK_ADDR[9]),
	.D(S_MASK_ADDR_c[9])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[10]  (
	.PAD(S_MASK_ADDR[10]),
	.D(S_MASK_ADDR_c[10])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[11]  (
	.PAD(S_MASK_ADDR[11]),
	.D(S_MASK_ADDR_c[11])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[12]  (
	.PAD(S_MASK_ADDR[12]),
	.D(S_MASK_ADDR_c[12])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[13]  (
	.PAD(S_MASK_ADDR[13]),
	.D(S_MASK_ADDR_c[13])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[14]  (
	.PAD(S_MASK_ADDR[14]),
	.D(S_MASK_ADDR_c[14])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[15]  (
	.PAD(S_MASK_ADDR[15]),
	.D(S_MASK_ADDR_c[15])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[16]  (
	.PAD(S_MASK_ADDR[16]),
	.D(S_MASK_ADDR_c[16])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[17]  (
	.PAD(S_MASK_ADDR[17]),
	.D(S_MASK_ADDR_c[17])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[18]  (
	.PAD(S_MASK_ADDR[18]),
	.D(S_MASK_ADDR_c[18])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[19]  (
	.PAD(S_MASK_ADDR[19]),
	.D(S_MASK_ADDR_c[19])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[20]  (
	.PAD(S_MASK_ADDR[20]),
	.D(S_MASK_ADDR_c[20])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[21]  (
	.PAD(S_MASK_ADDR[21]),
	.D(S_MASK_ADDR_c[21])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[22]  (
	.PAD(S_MASK_ADDR[22]),
	.D(S_MASK_ADDR_c[22])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[23]  (
	.PAD(S_MASK_ADDR[23]),
	.D(S_MASK_ADDR_c[23])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[24]  (
	.PAD(S_MASK_ADDR[24]),
	.D(S_MASK_ADDR_c[24])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[25]  (
	.PAD(S_MASK_ADDR[25]),
	.D(S_MASK_ADDR_c[25])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[26]  (
	.PAD(S_MASK_ADDR[26]),
	.D(S_MASK_ADDR_c[26])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[27]  (
	.PAD(S_MASK_ADDR[27]),
	.D(S_MASK_ADDR_c[27])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[28]  (
	.PAD(S_MASK_ADDR[28]),
	.D(S_MASK_ADDR_c[28])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[29]  (
	.PAD(S_MASK_ADDR[29]),
	.D(S_MASK_ADDR_c[29])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[30]  (
	.PAD(S_MASK_ADDR[30]),
	.D(S_MASK_ADDR_c[30])
);
// @88:53
  OUTBUF \S_MASK_ADDR_obuf[31]  (
	.PAD(S_MASK_ADDR[31]),
	.D(S_MASK_ADDR_c[31])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[0]  (
	.PAD(S_MASK_DATA[0]),
	.D(S_MASK_DATA_c[0])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[1]  (
	.PAD(S_MASK_DATA[1]),
	.D(S_MASK_DATA_c[1])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[2]  (
	.PAD(S_MASK_DATA[2]),
	.D(N_41_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[3]  (
	.PAD(S_MASK_DATA[3]),
	.D(S_MASK_DATA_c[3])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[4]  (
	.PAD(S_MASK_DATA[4]),
	.D(N_4_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[5]  (
	.PAD(S_MASK_DATA[5]),
	.D(N_1416_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[6]  (
	.PAD(S_MASK_DATA[6]),
	.D(N_45_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[7]  (
	.PAD(S_MASK_DATA[7]),
	.D(N_156)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[8]  (
	.PAD(S_MASK_DATA[8]),
	.D(S_MASK_DATA_c[8])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[9]  (
	.PAD(S_MASK_DATA[9]),
	.D(N_44_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[10]  (
	.PAD(S_MASK_DATA[10]),
	.D(N_136_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[11]  (
	.PAD(S_MASK_DATA[11]),
	.D(N_1421_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[12]  (
	.PAD(S_MASK_DATA[12]),
	.D(N_28_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[13]  (
	.PAD(S_MASK_DATA[13]),
	.D(N_1422_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[14]  (
	.PAD(S_MASK_DATA[14]),
	.D(N_1423_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[15]  (
	.PAD(S_MASK_DATA[15]),
	.D(S_MASK_DATA_c[15])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[16]  (
	.PAD(S_MASK_DATA[16]),
	.D(S_MASK_DATA_c[16])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[17]  (
	.PAD(S_MASK_DATA[17]),
	.D(S_MASK_DATA_c[17])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[18]  (
	.PAD(S_MASK_DATA[18]),
	.D(N_1417_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[19]  (
	.PAD(S_MASK_DATA[19]),
	.D(N_1418_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[20]  (
	.PAD(S_MASK_DATA[20]),
	.D(S_MASK_DATA_c[20])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[21]  (
	.PAD(S_MASK_DATA[21]),
	.D(N_1419_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[22]  (
	.PAD(S_MASK_DATA[22]),
	.D(N_115_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[23]  (
	.PAD(S_MASK_DATA[23]),
	.D(N_1285_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[24]  (
	.PAD(S_MASK_DATA[24]),
	.D(S_MASK_DATA_c[24])
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[25]  (
	.PAD(S_MASK_DATA[25]),
	.D(N_1424_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[26]  (
	.PAD(S_MASK_DATA[26]),
	.D(N_1420_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[27]  (
	.PAD(S_MASK_DATA[27]),
	.D(N_1284_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[28]  (
	.PAD(S_MASK_DATA[28]),
	.D(N_34_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[29]  (
	.PAD(S_MASK_DATA[29]),
	.D(N_32_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[30]  (
	.PAD(S_MASK_DATA[30]),
	.D(N_39_i)
);
// @88:54
  OUTBUF \S_MASK_DATA_obuf[31]  (
	.PAD(S_MASK_DATA[31]),
	.D(S_MASK_DATA_c[31])
);
// @88:55
  OUTBUF S_MASK_VALID_obuf (
	.PAD(S_MASK_VALID),
	.D(S_MASK_VALID_c)
);
  CLKINT I_1 (
	.Y(NN_1),
	.A(aclk_ibuf_Z)
);
// @88:216
  COREAXI4INTERCONNECT_C0 COREAXI4INTERCONNECT_C0_0 (
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[31:0]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[31:0]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[31:0]),
	.master_AXI_0_master_AWADDR(master_AXI_0_master_AWADDR[31:0]),
	.master_AXI_0_master_ARADDR(master_AXI_0_master_ARADDR[31:0]),
	.master_AXI_0_master_RDATA(master_AXI_0_master_RDATA[31:0]),
	.master_AXI_0_master_WDATA(master_AXI_0_master_WDATA[31:0]),
	.n_value6_i(mask_axi532_0_n_value6_i),
	.N_4_i(mask_axi532_0_N_4_i),
	.N_3_i(mask_axi532_0_N_3_i),
	.N_5_i(mask_axi532_0_N_5_i),
	.aclk(NN_1),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY),
	.aresetn_c(aresetn_c),
	.master_AXI_0_master_AWVALID(master_AXI_0_master_AWVALID),
	.master_axi_awaddr4_sn(master_AXI_0_master_axi_awaddr4_sn),
	.master_AXI_0_master_AWREADY(master_AXI_0_master_AWREADY),
	.master_AXI_0_master_ARVALID(master_AXI_0_master_ARVALID),
	.holdDat5(COREAXI4INTERCONNECT_C0_0_COREAXI4INTERCONNECT_C0_0_MstConvertor_loop_0__mstrconv_rgsl_genblk2_arrs_holdDat5),
	.master_AXI_0_master_ARREADY(master_AXI_0_master_ARREADY),
	.master_AXI_0_master_RREADY(master_AXI_0_master_RREADY),
	.master_AXI_0_master_RVALID(master_AXI_0_master_RVALID),
	.master_AXI_0_master_WVALID(master_AXI_0_master_WVALID),
	.master_AXI_0_master_WREADY(master_AXI_0_master_WREADY),
	.master_AXI_0_master_BREADY(master_AXI_0_master_BREADY),
	.master_AXI_0_master_BVALID(master_AXI_0_master_BVALID)
);
// @88:315
  mask_axi532_32s_32s mask_axi532_0 (
	.S_MASK_DATA_c_31(S_MASK_DATA_c[31]),
	.S_MASK_DATA_c_15(S_MASK_DATA_c[15]),
	.S_MASK_DATA_c_3(S_MASK_DATA_c[3]),
	.S_MASK_DATA_c_1(S_MASK_DATA_c[1]),
	.S_MASK_DATA_c_0(S_MASK_DATA_c[0]),
	.S_MASK_DATA_c_24(S_MASK_DATA_c[24]),
	.S_MASK_DATA_c_17(S_MASK_DATA_c[17]),
	.S_MASK_DATA_c_8(S_MASK_DATA_c[8]),
	.S_MASK_DATA_c_20(S_MASK_DATA_c[20]),
	.S_MASK_DATA_c_16(S_MASK_DATA_c[16]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARADDR[31:0]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RDATA[31:0]),
	.S_MASK_ADDR_c(S_MASK_ADDR_c[31:0]),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WDATA[31:0]),
	.N_156(N_156),
	.N_1285_i(N_1285_i),
	.N_1416_i(N_1416_i),
	.N_1421_i(N_1421_i),
	.N_1418_i(N_1418_i),
	.N_1424_i(N_1424_i),
	.N_1284_i(N_1284_i),
	.N_32_i(N_32_i),
	.N_41_i(N_41_i),
	.N_4_i_0(N_4_i),
	.N_45_i(N_45_i),
	.N_44_i(N_44_i),
	.N_1422_i(N_1422_i),
	.N_1419_i(N_1419_i),
	.N_1420_i(N_1420_i),
	.N_34_i(N_34_i),
	.N_39_i(N_39_i),
	.N_136_i(N_136_i),
	.N_28_i(N_28_i),
	.N_1423_i(N_1423_i),
	.N_1417_i(N_1417_i),
	.N_115_i(N_115_i),
	.n_value6_i(mask_axi532_0_n_value6_i),
	.N_3_i(mask_axi532_0_N_3_i),
	.N_4_i(mask_axi532_0_N_4_i),
	.N_5_i(mask_axi532_0_N_5_i),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWVALID),
	.aresetn_c(aresetn_c),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_WREADY),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_BVALID),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_RVALID),
	.S_MASK_VALID_c(S_MASK_VALID_c),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_AWREADY),
	.aclk(NN_1),
	.COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY(COREAXI4INTERCONNECT_C0_0_AXI4mslave0_ARREADY)
);
// @88:346
  master_AXI_32s_32s master_AXI_0 (
	.M_MASK_DATA_c(M_MASK_DATA_c[31:0]),
	.M_MASK_N_c(M_MASK_N_c[4:0]),
	.M_MASK_OUTPUT_ADDR_c(M_MASK_OUTPUT_ADDR_c[31:0]),
	.master_AXI_0_master_AWADDR(master_AXI_0_master_AWADDR[31:0]),
	.M_MASK_ADDR_c(M_MASK_ADDR_c[31:0]),
	.master_AXI_0_master_ARADDR(master_AXI_0_master_ARADDR[31:0]),
	.master_AXI_0_master_WDATA(master_AXI_0_master_WDATA[31:0]),
	.M_MASK_DATA_OUT_c(M_MASK_DATA_OUT_c[31:0]),
	.M_MASK_N_OUT_c(M_MASK_N_OUT_c[4:0]),
	.master_AXI_0_master_RDATA(master_AXI_0_master_RDATA[31:0]),
	.M_MASK_OUTPUT_ADDR_OUT_c(M_MASK_OUTPUT_ADDR_OUT_c[31:0]),
	.M_MASK_READ_WRITE_TRANSACTION_c(M_MASK_READ_WRITE_TRANSACTION_c),
	.M_MASK_START_TRANSACTION_c(M_MASK_START_TRANSACTION_c),
	.master_AXI_0_master_WREADY(master_AXI_0_master_WREADY),
	.master_axi_awaddr4_sn(master_AXI_0_master_axi_awaddr4_sn),
	.holdDat5(COREAXI4INTERCONNECT_C0_0_COREAXI4INTERCONNECT_C0_0_MstConvertor_loop_0__mstrconv_rgsl_genblk2_arrs_holdDat5),
	.master_AXI_0_master_RVALID(master_AXI_0_master_RVALID),
	.master_AXI_0_master_BVALID(master_AXI_0_master_BVALID),
	.master_AXI_0_master_AWREADY(master_AXI_0_master_AWREADY),
	.master_AXI_0_master_ARREADY(master_AXI_0_master_ARREADY),
	.M_MASK_VALID_c(M_MASK_VALID_c),
	.aresetn_c(aresetn_c),
	.master_AXI_0_master_AWVALID(master_AXI_0_master_AWVALID),
	.master_AXI_0_master_WVALID(master_AXI_0_master_WVALID),
	.master_AXI_0_master_ARVALID(master_AXI_0_master_ARVALID),
	.M_MASK_VALID_OUT_c(M_MASK_VALID_OUT_c),
	.master_AXI_0_master_BREADY(master_AXI_0_master_BREADY),
	.aclk(NN_1),
	.master_AXI_0_master_RREADY(master_AXI_0_master_RREADY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* axi_lite_tut */

