
*** Running vivado
    with args -log PE_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PE_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source PE_top.tcl -notrace
Command: synth_design -top PE_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3464
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PE_top' [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/PE_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/fifo.v:1]
	Parameter ELE_BANDWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE_control' [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/PE_control.v:3]
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter IFMAP_ADDR_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_ADDR_BITWIDTH bound to: 7 - type: integer 
	Parameter PSUM_ADDR_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_control' (0#1) [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/PE_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'PE_datapath' [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/PE_datapath.v:3]
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter IFMAP_ADDR_BITWIDTH bound to: 4 - type: integer 
	Parameter WGHT_ADDR_BITWIDTH bound to: 7 - type: integer 
	Parameter PSUM_ADDR_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/RF.v:2]
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF' (0#1) [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/RF.v:2]
INFO: [Synth 8-6157] synthesizing module 'rams_dist' [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/rams_dist.v:2]
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rams_dist' (0#1) [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/rams_dist.v:2]
INFO: [Synth 8-6157] synthesizing module 'RF__parameterized0' [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/RF.v:2]
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF__parameterized0' (0#1) [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/RF.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PE_datapath' (0#1) [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/PE_datapath.v:3]
WARNING: [Synth 8-7071] port 'o_psum_out_valid' of module 'PE_datapath' is unconnected for instance 'u_PE_datapath' [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/PE_top.v:174]
WARNING: [Synth 8-7023] instance 'u_PE_datapath' of module 'PE_datapath' has 18 connections declared, but only 17 given [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/PE_top.v:174]
INFO: [Synth 8-6155] done synthesizing module 'PE_top' (0#1) [C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.srcs/sources_1/imports/src/PE_top.v:3]
WARNING: [Synth 8-7129] Port i_psum_out_fifo_ready in module PE_control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 31    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 15    
+---RAMs : 
	               64 Bit	(8 X 8 bit)          RAMs := 4     
+---Muxes : 
	   5 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 40    
	   9 Input    3 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
	   9 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_reg_d_reg, operation Mode is: (A2*B)'.
DSP Report: register ifmap_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_d_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_d_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_d_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B2.
DSP Report: register psum_reg_d2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+-------------------------------+----------------+----------------------+---------------+
|Module Name   | RTL Object                    | Inference      | Size (Depth x Width) | Primitives    | 
+--------------+-------------------------------+----------------+----------------------+---------------+
|u_PE_datapath | spad_weight/ram_reg           | User Attribute | 128 x 8              | RAM64M x 6    | 
|PE_top        | u_ifmap_fifo/queue_mem_reg    | Implied        | 8 x 8                | RAM16X1D x 8  | 
|PE_top        | u_wght_fifo/queue_mem_reg     | Implied        | 8 x 8                | RAM16X1D x 8  | 
|PE_top        | u_psum_in_fifo/queue_mem_reg  | Implied        | 8 x 8                | RAM16X1D x 8  | 
|PE_top        | u_psum_out_fifo/queue_mem_reg | Implied        | 8 x 8                | RAM16X1D x 8  | 
+--------------+-------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PE_datapath | (A2*B)'      | 8      | 8      | -      | -      | 8      | 1    | 0    | -    | -    | -     | 1    | 1    | 
|PE_datapath | C+(A:0x0):B2 | 30     | 8      | 8      | -      | 8      | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------+-------------------------------+----------------+----------------------+---------------+
|Module Name   | RTL Object                    | Inference      | Size (Depth x Width) | Primitives    | 
+--------------+-------------------------------+----------------+----------------------+---------------+
|u_PE_datapath | spad_weight/ram_reg           | User Attribute | 128 x 8              | RAM64M x 6    | 
|PE_top        | u_ifmap_fifo/queue_mem_reg    | Implied        | 8 x 8                | RAM16X1D x 8  | 
|PE_top        | u_wght_fifo/queue_mem_reg     | Implied        | 8 x 8                | RAM16X1D x 8  | 
|PE_top        | u_psum_in_fifo/queue_mem_reg  | Implied        | 8 x 8                | RAM16X1D x 8  | 
|PE_top        | u_psum_out_fifo/queue_mem_reg | Implied        | 8 x 8                | RAM16X1D x 8  | 
+--------------+-------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PE_datapath | ((A'*B')')' | 8      | 8      | -      | -      | 8      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|PE_datapath | C+A:B'      | 0      | 8      | 8      | -      | 8      | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    15|
|3     |DSP48E1  |     2|
|4     |LUT1     |     9|
|5     |LUT2     |    32|
|6     |LUT3     |   105|
|7     |LUT4     |    65|
|8     |LUT5     |    66|
|9     |LUT6     |   151|
|10    |MUXF7    |     9|
|11    |RAM16X1D |    32|
|12    |RAM64M   |     6|
|13    |FDRE     |   314|
|14    |IBUF     |    43|
|15    |OBUF     |    13|
+------+---------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |   863|
|2     |  u_PE_control    |PE_control         |   280|
|3     |  u_PE_datapath   |PE_datapath        |   373|
|4     |    spad_ifmap    |RF                 |   168|
|5     |    spad_psum     |RF__parameterized0 |   104|
|6     |    spad_weight   |rams_dist          |    14|
|7     |  u_ifmap_fifo    |fifo               |    36|
|8     |  u_psum_in_fifo  |fifo_0             |    44|
|9     |  u_psum_out_fifo |fifo_1             |    28|
|10    |  u_wght_fifo     |fifo_2             |    45|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1638.027 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1638.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

Synth Design complete, checksum: 8ee4f0a8
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1638.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/LAB/Graduation_Project/eyeriss_0626/eyeriss_0626.runs/synth_1/PE_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PE_top_utilization_synth.rpt -pb PE_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 13:05:18 2025...
