{
  "module_name": "solo6x10-regs.h",
  "hash_id": "293fb3cd26091eb6b448f5711bf539e0847b8e895ffd1a9d7beb6e4384a4c3df",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/solo6x10/solo6x10-regs.h",
  "human_readable_source": " \n \n\n#ifndef __SOLO6X10_REGISTERS_H\n#define __SOLO6X10_REGISTERS_H\n\n#include <linux/bitops.h>\n\n#include \"solo6x10-offsets.h\"\n\n \n#define SOLO_SYS_CFG\t\t\t\t0x0000\n#define   SOLO_SYS_CFG_FOUT_EN\t\t\t0x00000001\n#define   SOLO_SYS_CFG_PLL_BYPASS\t\t0x00000002\n#define   SOLO_SYS_CFG_PLL_PWDN\t\t\t0x00000004\n#define   SOLO_SYS_CFG_OUTDIV(__n)\t\t(((__n) & 0x003) << 3)\n#define   SOLO_SYS_CFG_FEEDBACKDIV(__n)\t\t(((__n) & 0x1ff) << 5)\n#define   SOLO_SYS_CFG_INPUTDIV(__n)\t\t(((__n) & 0x01f) << 14)\n#define   SOLO_SYS_CFG_CLOCK_DIV\t\t0x00080000\n#define   SOLO_SYS_CFG_NCLK_DELAY(__n)\t\t(((__n) & 0x003) << 24)\n#define   SOLO_SYS_CFG_PCLK_DELAY(__n)\t\t(((__n) & 0x00f) << 26)\n#define   SOLO_SYS_CFG_SDRAM64BIT\t\t0x40000000\n#define   SOLO_SYS_CFG_RESET\t\t\t0x80000000\n\n#define\tSOLO_DMA_CTRL\t\t\t\t0x0004\n#define\t  SOLO_DMA_CTRL_REFRESH_CYCLE(n)\t((n)<<8)\n \n#define\t  SOLO_DMA_CTRL_SDRAM_SIZE(n)\t\t((n)<<6)\n#define\t  SOLO_DMA_CTRL_SDRAM_CLK_INVERT\tBIT(5)\n#define\t  SOLO_DMA_CTRL_STROBE_SELECT\t\tBIT(4)\n#define\t  SOLO_DMA_CTRL_READ_DATA_SELECT\tBIT(3)\n#define\t  SOLO_DMA_CTRL_READ_CLK_SELECT\t\tBIT(2)\n#define\t  SOLO_DMA_CTRL_LATENCY(n)\t\t((n)<<0)\n\n \n#define SOLO_DMA_CTRL1\t\t\t\t0x0008\n\n#define SOLO_SYS_VCLK\t\t\t\t0x000C\n#define\t  SOLO_VCLK_INVERT\t\t\tBIT(22)\n \n#define\t  SOLO_VCLK_SELECT(n)\t\t\t((n)<<20)\n#define\t  SOLO_VCLK_VIN1415_DELAY(n)\t\t((n)<<14)\n#define\t  SOLO_VCLK_VIN1213_DELAY(n)\t\t((n)<<12)\n#define\t  SOLO_VCLK_VIN1011_DELAY(n)\t\t((n)<<10)\n#define\t  SOLO_VCLK_VIN0809_DELAY(n)\t\t((n)<<8)\n#define\t  SOLO_VCLK_VIN0607_DELAY(n)\t\t((n)<<6)\n#define\t  SOLO_VCLK_VIN0405_DELAY(n)\t\t((n)<<4)\n#define\t  SOLO_VCLK_VIN0203_DELAY(n)\t\t((n)<<2)\n#define\t  SOLO_VCLK_VIN0001_DELAY(n)\t\t((n)<<0)\n\n#define SOLO_IRQ_STAT\t\t\t\t0x0010\n#define SOLO_IRQ_MASK\t\t\t\t0x0014\n#define\t  SOLO_IRQ_P2M(n)\t\t\tBIT((n) + 17)\n#define\t  SOLO_IRQ_GPIO\t\t\t\tBIT(16)\n#define\t  SOLO_IRQ_VIDEO_LOSS\t\t\tBIT(15)\n#define\t  SOLO_IRQ_VIDEO_IN\t\t\tBIT(14)\n#define\t  SOLO_IRQ_MOTION\t\t\tBIT(13)\n#define\t  SOLO_IRQ_ATA_CMD\t\t\tBIT(12)\n#define\t  SOLO_IRQ_ATA_DIR\t\t\tBIT(11)\n#define\t  SOLO_IRQ_PCI_ERR\t\t\tBIT(10)\n#define\t  SOLO_IRQ_PS2_1\t\t\tBIT(9)\n#define\t  SOLO_IRQ_PS2_0\t\t\tBIT(8)\n#define\t  SOLO_IRQ_SPI\t\t\t\tBIT(7)\n#define\t  SOLO_IRQ_IIC\t\t\t\tBIT(6)\n#define\t  SOLO_IRQ_UART(n)\t\t\tBIT((n) + 4)\n#define\t  SOLO_IRQ_G723\t\t\t\tBIT(3)\n#define\t  SOLO_IRQ_DECODER\t\t\tBIT(1)\n#define\t  SOLO_IRQ_ENCODER\t\t\tBIT(0)\n\n#define SOLO_CHIP_OPTION\t\t\t0x001C\n#define   SOLO_CHIP_ID_MASK\t\t\t0x00000007\n\n#define SOLO_PLL_CONFIG\t\t\t\t0x0020  \n\n#define SOLO_EEPROM_CTRL\t\t\t0x0060\n#define\t  SOLO_EEPROM_ACCESS_EN\t\t\tBIT(7)\n#define\t  SOLO_EEPROM_CS\t\t\tBIT(3)\n#define\t  SOLO_EEPROM_CLK\t\t\tBIT(2)\n#define\t  SOLO_EEPROM_DO\t\t\tBIT(1)\n#define\t  SOLO_EEPROM_DI\t\t\tBIT(0)\n#define\t  SOLO_EEPROM_ENABLE (SOLO_EEPROM_ACCESS_EN | SOLO_EEPROM_CS)\n\n#define SOLO_PCI_ERR\t\t\t\t0x0070\n#define   SOLO_PCI_ERR_FATAL\t\t\t0x00000001\n#define   SOLO_PCI_ERR_PARITY\t\t\t0x00000002\n#define   SOLO_PCI_ERR_TARGET\t\t\t0x00000004\n#define   SOLO_PCI_ERR_TIMEOUT\t\t\t0x00000008\n#define   SOLO_PCI_ERR_P2M\t\t\t0x00000010\n#define   SOLO_PCI_ERR_ATA\t\t\t0x00000020\n#define   SOLO_PCI_ERR_P2M_DESC\t\t\t0x00000040\n#define   SOLO_PCI_ERR_FSM0(__s)\t\t(((__s) >> 16) & 0x0f)\n#define   SOLO_PCI_ERR_FSM1(__s)\t\t(((__s) >> 20) & 0x0f)\n#define   SOLO_PCI_ERR_FSM2(__s)\t\t(((__s) >> 24) & 0x1f)\n\n#define SOLO_P2M_BASE\t\t\t\t0x0080\n\n#define SOLO_P2M_CONFIG(n)\t\t\t(0x0080 + ((n)*0x20))\n#define\t  SOLO_P2M_DMA_INTERVAL(n)\t\t((n)<<6) \n#define\t  SOLO_P2M_CSC_BYTE_REORDER\t\tBIT(5)\t \n \n#define\t  SOLO_P2M_CSC_16BIT_565\t\tBIT(4)\n#define\t  SOLO_P2M_UV_SWAP\t\t\tBIT(3)\n#define\t  SOLO_P2M_PCI_MASTER_MODE\t\tBIT(2)\n#define\t  SOLO_P2M_DESC_INTR_OPT\t\tBIT(1)\t \n#define\t  SOLO_P2M_DESC_MODE\t\t\tBIT(0)\n\n#define SOLO_P2M_DES_ADR(n)\t\t\t(0x0084 + ((n)*0x20))\n\n#define SOLO_P2M_DESC_ID(n)\t\t\t(0x0088 + ((n)*0x20))\n#define\t  SOLO_P2M_UPDATE_ID(n)\t\t\t((n)<<0)\n\n#define SOLO_P2M_STATUS(n)\t\t\t(0x008C + ((n)*0x20))\n#define\t  SOLO_P2M_COMMAND_DONE\t\t\tBIT(8)\n#define\t  SOLO_P2M_CURRENT_ID(stat)\t\t(0xff & (stat))\n\n#define SOLO_P2M_CONTROL(n)\t\t\t(0x0090 + ((n)*0x20))\n#define\t  SOLO_P2M_PCI_INC(n)\t\t\t((n)<<20)\n#define\t  SOLO_P2M_REPEAT(n)\t\t\t((n)<<10)\n \n#define\t  SOLO_P2M_BURST_SIZE(n)\t\t((n)<<7)\n#define\t    SOLO_P2M_BURST_512\t\t\t0\n#define\t    SOLO_P2M_BURST_256\t\t\t1\n#define\t    SOLO_P2M_BURST_128\t\t\t2\n#define\t    SOLO_P2M_BURST_64\t\t\t3\n#define\t    SOLO_P2M_BURST_32\t\t\t4\n#define\t  SOLO_P2M_CSC_16BIT\t\t\tBIT(6)\t \n \n#define\t  SOLO_P2M_ALPHA_MODE(n)\t\t((n)<<4)\n#define\t  SOLO_P2M_CSC_ON\t\t\tBIT(3)\n#define\t  SOLO_P2M_INTERRUPT_REQ\t\tBIT(2)\n#define\t  SOLO_P2M_WRITE\t\t\tBIT(1)\n#define\t  SOLO_P2M_TRANS_ON\t\t\tBIT(0)\n\n#define SOLO_P2M_EXT_CFG(n)\t\t\t(0x0094 + ((n)*0x20))\n#define\t  SOLO_P2M_EXT_INC(n)\t\t\t((n)<<20)\n#define\t  SOLO_P2M_COPY_SIZE(n)\t\t\t((n)<<0)\n\n#define SOLO_P2M_TAR_ADR(n)\t\t\t(0x0098 + ((n)*0x20))\n\n#define SOLO_P2M_EXT_ADR(n)\t\t\t(0x009C + ((n)*0x20))\n\n#define SOLO_P2M_BUFFER(i)\t\t\t(0x2000 + ((i)*4))\n\n#define SOLO_VI_CH_SWITCH_0\t\t\t0x0100\n#define SOLO_VI_CH_SWITCH_1\t\t\t0x0104\n#define SOLO_VI_CH_SWITCH_2\t\t\t0x0108\n\n#define\tSOLO_VI_CH_ENA\t\t\t\t0x010C\n#define\tSOLO_VI_CH_FORMAT\t\t\t0x0110\n#define\t  SOLO_VI_FD_SEL_MASK(n)\t\t((n)<<16)\n#define\t  SOLO_VI_PROG_MASK(n)\t\t\t((n)<<0)\n\n#define SOLO_VI_FMT_CFG\t\t\t\t0x0114\n#define\t  SOLO_VI_FMT_CHECK_VCOUNT\t\tBIT(31)\n#define\t  SOLO_VI_FMT_CHECK_HCOUNT\t\tBIT(30)\n#define   SOLO_VI_FMT_TEST_SIGNAL\t\tBIT(28)\n\n#define\tSOLO_VI_PAGE_SW\t\t\t\t0x0118\n#define\t  SOLO_FI_INV_DISP_LIVE(n)\t\t((n)<<8)\n#define\t  SOLO_FI_INV_DISP_OUT(n)\t\t((n)<<7)\n#define\t  SOLO_DISP_SYNC_FI(n)\t\t\t((n)<<6)\n#define\t  SOLO_PIP_PAGE_ADD(n)\t\t\t((n)<<3)\n#define\t  SOLO_NORMAL_PAGE_ADD(n)\t\t((n)<<0)\n\n#define\tSOLO_VI_ACT_I_P\t\t\t\t0x011C\n#define\tSOLO_VI_ACT_I_S\t\t\t\t0x0120\n#define\tSOLO_VI_ACT_P\t\t\t\t0x0124\n#define\t  SOLO_VI_FI_INVERT\t\t\tBIT(31)\n#define\t  SOLO_VI_H_START(n)\t\t\t((n)<<21)\n#define\t  SOLO_VI_V_START(n)\t\t\t((n)<<11)\n#define\t  SOLO_VI_V_STOP(n)\t\t\t((n)<<0)\n\n#define SOLO_VI_STATUS0\t\t\t\t0x0128\n#define   SOLO_VI_STATUS0_PAGE(__n)\t\t((__n) & 0x07)\n#define SOLO_VI_STATUS1\t\t\t\t0x012C\n\n \n#define DISP_PAGE(stat)\t\t\t\t((stat) & 0x07)\n\n#define SOLO_VI_PB_CONFIG\t\t\t0x0130\n#define\t  SOLO_VI_PB_USER_MODE\t\t\tBIT(1)\n#define\t  SOLO_VI_PB_PAL\t\t\tBIT(0)\n#define SOLO_VI_PB_RANGE_HV\t\t\t0x0134\n#define\t  SOLO_VI_PB_HSIZE(h)\t\t\t((h)<<12)\n#define\t  SOLO_VI_PB_VSIZE(v)\t\t\t((v)<<0)\n#define SOLO_VI_PB_ACT_H\t\t\t0x0138\n#define\t  SOLO_VI_PB_HSTART(n)\t\t\t((n)<<12)\n#define\t  SOLO_VI_PB_HSTOP(n)\t\t\t((n)<<0)\n#define SOLO_VI_PB_ACT_V\t\t\t0x013C\n#define\t  SOLO_VI_PB_VSTART(n)\t\t\t((n)<<12)\n#define\t  SOLO_VI_PB_VSTOP(n)\t\t\t((n)<<0)\n\n#define\tSOLO_VI_MOSAIC(ch)\t\t\t(0x0140 + ((ch)*4))\n#define\t  SOLO_VI_MOSAIC_SX(x)\t\t\t((x)<<24)\n#define\t  SOLO_VI_MOSAIC_EX(x)\t\t\t((x)<<16)\n#define\t  SOLO_VI_MOSAIC_SY(x)\t\t\t((x)<<8)\n#define\t  SOLO_VI_MOSAIC_EY(x)\t\t\t((x)<<0)\n\n#define\tSOLO_VI_WIN_CTRL0(ch)\t\t\t(0x0180 + ((ch)*4))\n#define\tSOLO_VI_WIN_CTRL1(ch)\t\t\t(0x01C0 + ((ch)*4))\n\n#define\t  SOLO_VI_WIN_CHANNEL(n)\t\t((n)<<28)\n\n#define\t  SOLO_VI_WIN_PIP(n)\t\t\t((n)<<27)\n#define\t  SOLO_VI_WIN_SCALE(n)\t\t\t((n)<<24)\n\n#define\t  SOLO_VI_WIN_SX(x)\t\t\t((x)<<12)\n#define\t  SOLO_VI_WIN_EX(x)\t\t\t((x)<<0)\n\n#define\t  SOLO_VI_WIN_SY(x)\t\t\t((x)<<12)\n#define\t  SOLO_VI_WIN_EY(x)\t\t\t((x)<<0)\n\n#define\tSOLO_VI_WIN_ON(ch)\t\t\t(0x0200 + ((ch)*4))\n\n#define SOLO_VI_WIN_SW\t\t\t\t0x0240\n#define SOLO_VI_WIN_LIVE_AUTO_MUTE\t\t0x0244\n\n#define\tSOLO_VI_MOT_ADR\t\t\t\t0x0260\n#define\t  SOLO_VI_MOTION_EN(mask)\t\t((mask)<<16)\n#define\tSOLO_VI_MOT_CTRL\t\t\t0x0264\n#define\t  SOLO_VI_MOTION_FRAME_COUNT(n)\t\t((n)<<24)\n#define\t  SOLO_VI_MOTION_SAMPLE_LENGTH(n)\t((n)<<16)\n#define\t  SOLO_VI_MOTION_INTR_START_STOP\tBIT(15)\n#define\t  SOLO_VI_MOTION_FREEZE_DATA\t\tBIT(14)\n#define\t  SOLO_VI_MOTION_SAMPLE_COUNT(n)\t((n)<<0)\n#define SOLO_VI_MOT_CLEAR\t\t\t0x0268\n#define SOLO_VI_MOT_STATUS\t\t\t0x026C\n#define\t  SOLO_VI_MOTION_CNT(n)\t\t\t((n)<<0)\n#define SOLO_VI_MOTION_BORDER\t\t\t0x0270\n#define SOLO_VI_MOTION_BAR\t\t\t0x0274\n#define\t  SOLO_VI_MOTION_Y_SET\t\t\tBIT(29)\n#define\t  SOLO_VI_MOTION_Y_ADD\t\t\tBIT(28)\n#define\t  SOLO_VI_MOTION_CB_SET\t\t\tBIT(27)\n#define\t  SOLO_VI_MOTION_CB_ADD\t\t\tBIT(26)\n#define\t  SOLO_VI_MOTION_CR_SET\t\t\tBIT(25)\n#define\t  SOLO_VI_MOTION_CR_ADD\t\t\tBIT(24)\n#define\t  SOLO_VI_MOTION_Y_VALUE(v)\t\t((v)<<16)\n#define\t  SOLO_VI_MOTION_CB_VALUE(v)\t\t((v)<<8)\n#define\t  SOLO_VI_MOTION_CR_VALUE(v)\t\t((v)<<0)\n\n#define\tSOLO_VO_FMT_ENC\t\t\t\t0x0300\n#define\t  SOLO_VO_SCAN_MODE_PROGRESSIVE\t\tBIT(31)\n#define\t  SOLO_VO_FMT_TYPE_PAL\t\t\tBIT(30)\n#define   SOLO_VO_FMT_TYPE_NTSC\t\t\t0\n#define\t  SOLO_VO_USER_SET\t\t\tBIT(29)\n\n#define\t  SOLO_VO_FI_CHANGE\t\t\tBIT(20)\n#define\t  SOLO_VO_USER_COLOR_SET_VSYNC\t\tBIT(19)\n#define\t  SOLO_VO_USER_COLOR_SET_HSYNC\t\tBIT(18)\n#define\t  SOLO_VO_USER_COLOR_SET_NAH\t\tBIT(17)\n#define\t  SOLO_VO_USER_COLOR_SET_NAV\t\tBIT(16)\n#define\t  SOLO_VO_NA_COLOR_Y(Y)\t\t\t((Y)<<8)\n#define\t  SOLO_VO_NA_COLOR_CB(CB)\t\t(((CB)/16)<<4)\n#define\t  SOLO_VO_NA_COLOR_CR(CR)\t\t(((CR)/16)<<0)\n\n#define\tSOLO_VO_ACT_H\t\t\t\t0x0304\n#define\t  SOLO_VO_H_BLANK(n)\t\t\t((n)<<22)\n#define\t  SOLO_VO_H_START(n)\t\t\t((n)<<11)\n#define\t  SOLO_VO_H_STOP(n)\t\t\t((n)<<0)\n\n#define\tSOLO_VO_ACT_V\t\t\t\t0x0308\n#define\t  SOLO_VO_V_BLANK(n)\t\t\t((n)<<22)\n#define\t  SOLO_VO_V_START(n)\t\t\t((n)<<11)\n#define\t  SOLO_VO_V_STOP(n)\t\t\t((n)<<0)\n\n#define\tSOLO_VO_RANGE_HV\t\t\t0x030C\n#define\t  SOLO_VO_SYNC_INVERT\t\t\tBIT(24)\n#define\t  SOLO_VO_HSYNC_INVERT\t\t\tBIT(23)\n#define\t  SOLO_VO_VSYNC_INVERT\t\t\tBIT(22)\n#define\t  SOLO_VO_H_LEN(n)\t\t\t((n)<<11)\n#define\t  SOLO_VO_V_LEN(n)\t\t\t((n)<<0)\n\n#define\tSOLO_VO_DISP_CTRL\t\t\t0x0310\n#define\t  SOLO_VO_DISP_ON\t\t\tBIT(31)\n#define\t  SOLO_VO_DISP_ERASE_COUNT(n)\t\t((n&0xf)<<24)\n#define\t  SOLO_VO_DISP_DOUBLE_SCAN\t\tBIT(22)\n#define\t  SOLO_VO_DISP_SINGLE_PAGE\t\tBIT(21)\n#define\t  SOLO_VO_DISP_BASE(n)\t\t\t(((n)>>16) & 0xffff)\n\n#define SOLO_VO_DISP_ERASE\t\t\t0x0314\n#define\t  SOLO_VO_DISP_ERASE_ON\t\t\tBIT(0)\n\n#define\tSOLO_VO_ZOOM_CTRL\t\t\t0x0318\n#define\t  SOLO_VO_ZOOM_VER_ON\t\t\tBIT(24)\n#define\t  SOLO_VO_ZOOM_HOR_ON\t\t\tBIT(23)\n#define\t  SOLO_VO_ZOOM_V_COMP\t\t\tBIT(22)\n#define\t  SOLO_VO_ZOOM_SX(h)\t\t\t(((h)/2)<<11)\n#define\t  SOLO_VO_ZOOM_SY(v)\t\t\t(((v)/2)<<0)\n\n#define SOLO_VO_FREEZE_CTRL\t\t\t0x031C\n#define\t  SOLO_VO_FREEZE_ON\t\t\tBIT(1)\n#define\t  SOLO_VO_FREEZE_INTERPOLATION\t\tBIT(0)\n\n#define\tSOLO_VO_BKG_COLOR\t\t\t0x0320\n#define\t  SOLO_BG_Y(y)\t\t\t\t((y)<<16)\n#define\t  SOLO_BG_U(u)\t\t\t\t((u)<<8)\n#define\t  SOLO_BG_V(v)\t\t\t\t((v)<<0)\n\n#define\tSOLO_VO_DEINTERLACE\t\t\t0x0324\n#define\t  SOLO_VO_DEINTERLACE_THRESHOLD(n)\t((n)<<8)\n#define\t  SOLO_VO_DEINTERLACE_EDGE_VALUE(n)\t((n)<<0)\n\n#define SOLO_VO_BORDER_LINE_COLOR\t\t0x0330\n#define SOLO_VO_BORDER_FILL_COLOR\t\t0x0334\n#define SOLO_VO_BORDER_LINE_MASK\t\t0x0338\n#define SOLO_VO_BORDER_FILL_MASK\t\t0x033c\n\n#define SOLO_VO_BORDER_X(n)\t\t\t(0x0340+((n)*4))\n#define SOLO_VO_BORDER_Y(n)\t\t\t(0x0354+((n)*4))\n\n#define SOLO_VO_CELL_EXT_SET\t\t\t0x0368\n#define SOLO_VO_CELL_EXT_START\t\t\t0x036c\n#define SOLO_VO_CELL_EXT_STOP\t\t\t0x0370\n\n#define SOLO_VO_CELL_EXT_SET2\t\t\t0x0374\n#define SOLO_VO_CELL_EXT_START2\t\t\t0x0378\n#define SOLO_VO_CELL_EXT_STOP2\t\t\t0x037c\n\n#define SOLO_VO_RECTANGLE_CTRL(n)\t\t(0x0368+((n)*12))\n#define SOLO_VO_RECTANGLE_START(n)\t\t(0x036c+((n)*12))\n#define SOLO_VO_RECTANGLE_STOP(n)\t\t(0x0370+((n)*12))\n\n#define SOLO_VO_CURSOR_POS\t\t\t(0x0380)\n#define SOLO_VO_CURSOR_CLR\t\t\t(0x0384)\n#define SOLO_VO_CURSOR_CLR2\t\t\t(0x0388)\n#define SOLO_VO_CURSOR_MASK(id)\t\t\t(0x0390+((id)*4))\n\n#define SOLO_VO_EXPANSION(id)\t\t\t(0x0250+((id)*4))\n\n#define\tSOLO_OSG_CONFIG\t\t\t\t0x03E0\n#define\t  SOLO_VO_OSG_ON\t\t\tBIT(31)\n#define\t  SOLO_VO_OSG_COLOR_MUTE\t\tBIT(28)\n#define\t  SOLO_VO_OSG_ALPHA_RATE(n)\t\t((n)<<22)\n#define\t  SOLO_VO_OSG_ALPHA_BG_RATE(n)\t\t((n)<<16)\n#define\t  SOLO_VO_OSG_BASE(offset)\t\t(((offset)>>16)&0xffff)\n\n#define SOLO_OSG_ERASE\t\t\t\t0x03E4\n#define\t  SOLO_OSG_ERASE_ON\t\t\t(0x80)\n#define\t  SOLO_OSG_ERASE_OFF\t\t\t(0x00)\n\n#define SOLO_VO_OSG_BLINK\t\t\t0x03E8\n#define\t  SOLO_VO_OSG_BLINK_ON\t\t\tBIT(1)\n#define\t  SOLO_VO_OSG_BLINK_INTREVAL18\t\tBIT(0)\n\n#define SOLO_CAP_BASE\t\t\t\t0x0400\n#define\t  SOLO_CAP_MAX_PAGE(n)\t\t\t((n)<<16)\n#define\t  SOLO_CAP_BASE_ADDR(n)\t\t\t((n)<<0)\n#define SOLO_CAP_BTW\t\t\t\t0x0404\n#define\t  SOLO_CAP_PROG_BANDWIDTH(n)\t\t((n)<<8)\n#define\t  SOLO_CAP_MAX_BANDWIDTH(n)\t\t((n)<<0)\n\n#define SOLO_DIM_SCALE1\t\t\t\t0x0408\n#define SOLO_DIM_SCALE2\t\t\t\t0x040C\n#define SOLO_DIM_SCALE3\t\t\t\t0x0410\n#define SOLO_DIM_SCALE4\t\t\t\t0x0414\n#define SOLO_DIM_SCALE5\t\t\t\t0x0418\n#define\t  SOLO_DIM_V_MB_NUM_FRAME(n)\t\t((n)<<16)\n#define\t  SOLO_DIM_V_MB_NUM_FIELD(n)\t\t((n)<<8)\n#define\t  SOLO_DIM_H_MB_NUM(n)\t\t\t((n)<<0)\n\n#define SOLO_DIM_PROG\t\t\t\t0x041C\n#define SOLO_CAP_STATUS\t\t\t\t0x0420\n\n#define SOLO_CAP_CH_SCALE(ch)\t\t\t(0x0440+((ch)*4))\n#define SOLO_CAP_CH_COMP_ENA_E(ch)\t\t(0x0480+((ch)*4))\n#define SOLO_CAP_CH_INTV(ch)\t\t\t(0x04C0+((ch)*4))\n#define SOLO_CAP_CH_INTV_E(ch)\t\t\t(0x0500+((ch)*4))\n\n\n#define SOLO_VE_CFG0\t\t\t\t0x0610\n#define\t  SOLO_VE_TWO_PAGE_MODE\t\t\tBIT(31)\n#define\t  SOLO_VE_INTR_CTRL(n)\t\t\t((n)<<24)\n#define\t  SOLO_VE_BLOCK_SIZE(n)\t\t\t((n)<<16)\n#define\t  SOLO_VE_BLOCK_BASE(n)\t\t\t((n)<<0)\n\n#define SOLO_VE_CFG1\t\t\t\t0x0614\n#define\t  SOLO_VE_BYTE_ALIGN(n)\t\t\t((n)<<24)\n#define\t  SOLO_VE_INSERT_INDEX\t\t\tBIT(18)\n#define\t  SOLO_VE_MOTION_MODE(n)\t\t((n)<<16)\n#define\t  SOLO_VE_MOTION_BASE(n)\t\t((n)<<0)\n#define   SOLO_VE_MPEG_SIZE_H(n)\t\t((n)<<28)  \n#define   SOLO_VE_JPEG_SIZE_H(n)\t\t((n)<<20)  \n#define   SOLO_VE_INSERT_INDEX_JPEG\t\tBIT(19)    \n\n#define SOLO_VE_WMRK_POLY\t\t\t0x061C\n#define SOLO_VE_VMRK_INIT_KEY\t\t\t0x0620\n#define SOLO_VE_WMRK_STRL\t\t\t0x0624\n#define SOLO_VE_ENCRYP_POLY\t\t\t0x0628\n#define SOLO_VE_ENCRYP_INIT\t\t\t0x062C\n#define SOLO_VE_ATTR\t\t\t\t0x0630\n#define\t  SOLO_VE_LITTLE_ENDIAN\t\t\tBIT(31)\n#define\t  SOLO_COMP_ATTR_RN\t\t\tBIT(30)\n#define\t  SOLO_COMP_ATTR_FCODE(n)\t\t((n)<<27)\n#define\t  SOLO_COMP_TIME_INC(n)\t\t\t((n)<<25)\n#define\t  SOLO_COMP_TIME_WIDTH(n)\t\t((n)<<21)\n#define\t  SOLO_DCT_INTERVAL(n)\t\t\t((n)<<16)\n#define SOLO_VE_COMPT_MOT\t\t\t0x0634  \n\n#define SOLO_VE_STATE(n)\t\t\t(0x0640+((n)*4))\n\n#define SOLO_VE_JPEG_QP_TBL\t\t\t0x0670\n#define SOLO_VE_JPEG_QP_CH_L\t\t\t0x0674\n#define SOLO_VE_JPEG_QP_CH_H\t\t\t0x0678\n#define SOLO_VE_JPEG_CFG\t\t\t0x067C\n#define SOLO_VE_JPEG_CTRL\t\t\t0x0680\n#define SOLO_VE_CODE_ENCRYPT\t\t\t0x0684  \n#define SOLO_VE_JPEG_CFG1\t\t\t0x0688  \n#define SOLO_VE_WMRK_ENABLE\t\t\t0x068C  \n#define SOLO_VE_OSD_CH\t\t\t\t0x0690\n#define SOLO_VE_OSD_BASE\t\t\t0x0694\n#define SOLO_VE_OSD_CLR\t\t\t\t0x0698\n#define SOLO_VE_OSD_OPT\t\t\t\t0x069C\n#define   SOLO_VE_OSD_V_DOUBLE\t\t\tBIT(16)  \n#define   SOLO_VE_OSD_H_SHADOW\t\t\tBIT(15)\n#define   SOLO_VE_OSD_V_SHADOW\t\t\tBIT(14)\n#define   SOLO_VE_OSD_H_OFFSET(n)\t\t((n & 0x7f)<<7)\n#define   SOLO_VE_OSD_V_OFFSET(n)\t\t(n & 0x7f)\n\n#define SOLO_VE_CH_INTL(ch)\t\t\t(0x0700+((ch)*4))\n#define SOLO_VE_CH_MOT(ch)\t\t\t(0x0740+((ch)*4))\n#define SOLO_VE_CH_QP(ch)\t\t\t(0x0780+((ch)*4))\n#define SOLO_VE_CH_QP_E(ch)\t\t\t(0x07C0+((ch)*4))\n#define SOLO_VE_CH_GOP(ch)\t\t\t(0x0800+((ch)*4))\n#define SOLO_VE_CH_GOP_E(ch)\t\t\t(0x0840+((ch)*4))\n#define SOLO_VE_CH_REF_BASE(ch)\t\t\t(0x0880+((ch)*4))\n#define SOLO_VE_CH_REF_BASE_E(ch)\t\t(0x08C0+((ch)*4))\n\n#define SOLO_VE_MPEG4_QUE(n)\t\t\t(0x0A00+((n)*8))\n#define SOLO_VE_JPEG_QUE(n)\t\t\t(0x0A04+((n)*8))\n\n#define SOLO_VD_CFG0\t\t\t\t0x0900\n#define\t  SOLO_VD_CFG_NO_WRITE_NO_WINDOW\tBIT(24)\n#define\t  SOLO_VD_CFG_BUSY_WIAT_CODE\t\tBIT(23)\n#define\t  SOLO_VD_CFG_BUSY_WIAT_REF\t\tBIT(22)\n#define\t  SOLO_VD_CFG_BUSY_WIAT_RES\t\tBIT(21)\n#define\t  SOLO_VD_CFG_BUSY_WIAT_MS\t\tBIT(20)\n#define\t  SOLO_VD_CFG_SINGLE_MODE\t\tBIT(18)\n#define\t  SOLO_VD_CFG_SCAL_MANUAL\t\tBIT(17)\n#define\t  SOLO_VD_CFG_USER_PAGE_CTRL\t\tBIT(16)\n#define\t  SOLO_VD_CFG_LITTLE_ENDIAN\t\tBIT(15)\n#define\t  SOLO_VD_CFG_START_FI\t\t\tBIT(14)\n#define\t  SOLO_VD_CFG_ERR_LOCK\t\t\tBIT(13)\n#define\t  SOLO_VD_CFG_ERR_INT_ENA\t\tBIT(12)\n#define\t  SOLO_VD_CFG_TIME_WIDTH(n)\t\t((n)<<8)\n#define\t  SOLO_VD_CFG_DCT_INTERVAL(n)\t\t((n)<<0)\n\n#define SOLO_VD_CFG1\t\t\t\t0x0904\n\n#define\tSOLO_VD_DEINTERLACE\t\t\t0x0908\n#define\t  SOLO_VD_DEINTERLACE_THRESHOLD(n)\t((n)<<8)\n#define\t  SOLO_VD_DEINTERLACE_EDGE_VALUE(n)\t((n)<<0)\n\n#define SOLO_VD_CODE_ADR\t\t\t0x090C\n\n#define SOLO_VD_CTRL\t\t\t\t0x0910\n#define\t  SOLO_VD_OPER_ON\t\t\tBIT(31)\n#define\t  SOLO_VD_MAX_ITEM(n)\t\t\t((n)<<0)\n\n#define SOLO_VD_STATUS0\t\t\t\t0x0920\n#define\t  SOLO_VD_STATUS0_INTR_ACK\t\tBIT(22)\n#define\t  SOLO_VD_STATUS0_INTR_EMPTY\t\tBIT(21)\n#define\t  SOLO_VD_STATUS0_INTR_ERR\t\tBIT(20)\n\n#define SOLO_VD_STATUS1\t\t\t\t0x0924\n\n#define SOLO_VD_IDX0\t\t\t\t0x0930\n#define\t  SOLO_VD_IDX_INTERLACE\t\t\tBIT(30)\n#define\t  SOLO_VD_IDX_CHANNEL(n)\t\t((n)<<24)\n#define\t  SOLO_VD_IDX_SIZE(n)\t\t\t((n)<<0)\n\n#define SOLO_VD_IDX1\t\t\t\t0x0934\n#define\t  SOLO_VD_IDX_SRC_SCALE(n)\t\t((n)<<28)\n#define\t  SOLO_VD_IDX_WINDOW(n)\t\t\t((n)<<24)\n#define\t  SOLO_VD_IDX_DEINTERLACE\t\tBIT(16)\n#define\t  SOLO_VD_IDX_H_BLOCK(n)\t\t((n)<<8)\n#define\t  SOLO_VD_IDX_V_BLOCK(n)\t\t((n)<<0)\n\n#define SOLO_VD_IDX2\t\t\t\t0x0938\n#define\t  SOLO_VD_IDX_REF_BASE_SIDE\t\tBIT(31)\n#define\t  SOLO_VD_IDX_REF_BASE(n)\t\t(((n)>>16)&0xffff)\n\n#define SOLO_VD_IDX3\t\t\t\t0x093C\n#define\t  SOLO_VD_IDX_DISP_SCALE(n)\t\t((n)<<28)\n#define\t  SOLO_VD_IDX_INTERLACE_WR\t\tBIT(27)\n#define\t  SOLO_VD_IDX_INTERPOL\t\t\tBIT(26)\n#define\t  SOLO_VD_IDX_HOR2X\t\t\tBIT(25)\n#define\t  SOLO_VD_IDX_OFFSET_X(n)\t\t((n)<<12)\n#define\t  SOLO_VD_IDX_OFFSET_Y(n)\t\t((n)<<0)\n\n#define SOLO_VD_IDX4\t\t\t\t0x0940\n#define\t  SOLO_VD_IDX_DEC_WR_PAGE(n)\t\t((n)<<8)\n#define\t  SOLO_VD_IDX_DISP_RD_PAGE(n)\t\t((n)<<0)\n\n#define SOLO_VD_WR_PAGE(n)\t\t\t(0x03F0 + ((n) * 4))\n\n\n#define SOLO_GPIO_CONFIG_0\t\t\t0x0B00\n#define SOLO_GPIO_CONFIG_1\t\t\t0x0B04\n#define SOLO_GPIO_DATA_OUT\t\t\t0x0B08\n#define SOLO_GPIO_DATA_IN\t\t\t0x0B0C\n#define SOLO_GPIO_INT_ACK_STA\t\t\t0x0B10\n#define SOLO_GPIO_INT_ENA\t\t\t0x0B14\n#define SOLO_GPIO_INT_CFG_0\t\t\t0x0B18\n#define SOLO_GPIO_INT_CFG_1\t\t\t0x0B1C\n\n\n#define SOLO_IIC_CFG\t\t\t\t0x0B20\n#define\t  SOLO_IIC_ENABLE\t\t\tBIT(8)\n#define\t  SOLO_IIC_PRESCALE(n)\t\t\t((n)<<0)\n\n#define SOLO_IIC_CTRL\t\t\t\t0x0B24\n#define\t  SOLO_IIC_AUTO_CLEAR\t\t\tBIT(20)\n#define\t  SOLO_IIC_STATE_RX_ACK\t\t\tBIT(19)\n#define\t  SOLO_IIC_STATE_BUSY\t\t\tBIT(18)\n#define\t  SOLO_IIC_STATE_SIG_ERR\t\tBIT(17)\n#define\t  SOLO_IIC_STATE_TRNS\t\t\tBIT(16)\n#define\t  SOLO_IIC_CH_SET(n)\t\t\t((n)<<5)\n#define\t  SOLO_IIC_ACK_EN\t\t\tBIT(4)\n#define\t  SOLO_IIC_START\t\t\tBIT(3)\n#define\t  SOLO_IIC_STOP\t\t\t\tBIT(2)\n#define\t  SOLO_IIC_READ\t\t\t\tBIT(1)\n#define\t  SOLO_IIC_WRITE\t\t\tBIT(0)\n\n#define SOLO_IIC_TXD\t\t\t\t0x0B28\n#define SOLO_IIC_RXD\t\t\t\t0x0B2C\n\n \n#define SOLO_UART_CONTROL(n)\t\t\t(0x0BA0 + ((n)*0x20))\n#define\t  SOLO_UART_CLK_DIV(n)\t\t\t((n)<<24)\n#define\t  SOLO_MODEM_CTRL_EN\t\t\tBIT(20)\n#define\t  SOLO_PARITY_ERROR_DROP\t\tBIT(18)\n#define\t  SOLO_IRQ_ERR_EN\t\t\tBIT(17)\n#define\t  SOLO_IRQ_RX_EN\t\t\tBIT(16)\n#define\t  SOLO_IRQ_TX_EN\t\t\tBIT(15)\n#define\t  SOLO_RX_EN\t\t\t\tBIT(14)\n#define\t  SOLO_TX_EN\t\t\t\tBIT(13)\n#define\t  SOLO_UART_HALF_DUPLEX\t\t\tBIT(12)\n#define\t  SOLO_UART_LOOPBACK\t\t\tBIT(11)\n\n#define\t  SOLO_BAUDRATE_230400\t\t\t((0<<9)|(0<<6))\n#define\t  SOLO_BAUDRATE_115200\t\t\t((0<<9)|(1<<6))\n#define\t  SOLO_BAUDRATE_57600\t\t\t((0<<9)|(2<<6))\n#define\t  SOLO_BAUDRATE_38400\t\t\t((0<<9)|(3<<6))\n#define\t  SOLO_BAUDRATE_19200\t\t\t((0<<9)|(4<<6))\n#define\t  SOLO_BAUDRATE_9600\t\t\t((0<<9)|(5<<6))\n#define\t  SOLO_BAUDRATE_4800\t\t\t((0<<9)|(6<<6))\n#define\t  SOLO_BAUDRATE_2400\t\t\t((1<<9)|(6<<6))\n#define\t  SOLO_BAUDRATE_1200\t\t\t((2<<9)|(6<<6))\n#define\t  SOLO_BAUDRATE_300\t\t\t((3<<9)|(6<<6))\n\n#define\t  SOLO_UART_DATA_BIT_8\t\t\t(3<<4)\n#define\t  SOLO_UART_DATA_BIT_7\t\t\t(2<<4)\n#define\t  SOLO_UART_DATA_BIT_6\t\t\t(1<<4)\n#define\t  SOLO_UART_DATA_BIT_5\t\t\t(0<<4)\n\n#define\t  SOLO_UART_STOP_BIT_1\t\t\t(0<<2)\n#define\t  SOLO_UART_STOP_BIT_2\t\t\t(1<<2)\n\n#define\t  SOLO_UART_PARITY_NONE\t\t\t(0<<0)\n#define\t  SOLO_UART_PARITY_EVEN\t\t\t(2<<0)\n#define\t  SOLO_UART_PARITY_ODD\t\t\t(3<<0)\n\n#define SOLO_UART_STATUS(n)\t\t\t(0x0BA4 + ((n)*0x20))\n#define\t  SOLO_UART_CTS\t\t\t\tBIT(15)\n#define\t  SOLO_UART_RX_BUSY\t\t\tBIT(14)\n#define\t  SOLO_UART_OVERRUN\t\t\tBIT(13)\n#define\t  SOLO_UART_FRAME_ERR\t\t\tBIT(12)\n#define\t  SOLO_UART_PARITY_ERR\t\t\tBIT(11)\n#define\t  SOLO_UART_TX_BUSY\t\t\tBIT(5)\n\n#define\t  SOLO_UART_RX_BUFF_CNT(stat)\t\t(((stat)>>6) & 0x1f)\n#define\t  SOLO_UART_RX_BUFF_SIZE\t\t8\n#define\t  SOLO_UART_TX_BUFF_CNT(stat)\t\t(((stat)>>0) & 0x1f)\n#define\t  SOLO_UART_TX_BUFF_SIZE\t\t8\n\n#define SOLO_UART_TX_DATA(n)\t\t\t(0x0BA8 + ((n)*0x20))\n#define\t  SOLO_UART_TX_DATA_PUSH\t\tBIT(8)\n#define SOLO_UART_RX_DATA(n)\t\t\t(0x0BAC + ((n)*0x20))\n#define\t  SOLO_UART_RX_DATA_POP\t\t\tBIT(8)\n\n#define SOLO_TIMER_CLOCK_NUM\t\t\t0x0be0\n#define SOLO_TIMER_USEC\t\t\t\t0x0be8\n#define SOLO_TIMER_SEC\t\t\t\t0x0bec\n#define SOLO_TIMER_USEC_LSB\t\t\t0x0d20  \n\n#define SOLO_AUDIO_CONTROL\t\t\t0x0D00\n#define\t  SOLO_AUDIO_ENABLE\t\t\tBIT(31)\n#define\t  SOLO_AUDIO_MASTER_MODE\t\tBIT(30)\n#define\t  SOLO_AUDIO_I2S_MODE\t\t\tBIT(29)\n#define\t  SOLO_AUDIO_I2S_LR_SWAP\t\tBIT(27)\n#define\t  SOLO_AUDIO_I2S_8BIT\t\t\tBIT(26)\n#define\t  SOLO_AUDIO_I2S_MULTI(n)\t\t((n)<<24)\n#define\t  SOLO_AUDIO_MIX_9TO0\t\t\tBIT(23)\n#define\t  SOLO_AUDIO_DEC_9TO0_VOL(n)\t\t((n)<<20)\n#define\t  SOLO_AUDIO_MIX_19TO10\t\t\tBIT(19)\n#define\t  SOLO_AUDIO_DEC_19TO10_VOL(n)\t\t((n)<<16)\n#define\t  SOLO_AUDIO_MODE(n)\t\t\t((n)<<0)\n#define SOLO_AUDIO_SAMPLE\t\t\t0x0D04\n#define\t  SOLO_AUDIO_EE_MODE_ON\t\t\tBIT(30)\n#define\t  SOLO_AUDIO_EE_ENC_CH(ch)\t\t((ch)<<25)\n#define\t  SOLO_AUDIO_BITRATE(n)\t\t\t((n)<<16)\n#define\t  SOLO_AUDIO_CLK_DIV(n)\t\t\t((n)<<0)\n#define SOLO_AUDIO_FDMA_INTR\t\t\t0x0D08\n#define\t  SOLO_AUDIO_FDMA_INTERVAL(n)\t\t((n)<<19)\n#define\t  SOLO_AUDIO_INTR_ORDER(n)\t\t((n)<<16)\n#define\t  SOLO_AUDIO_FDMA_BASE(n)\t\t((n)<<0)\n#define SOLO_AUDIO_EVOL_0\t\t\t0x0D0C\n#define SOLO_AUDIO_EVOL_1\t\t\t0x0D10\n#define\t  SOLO_AUDIO_EVOL(ch, value)\t\t((value)<<((ch)%10))\n#define SOLO_AUDIO_STA\t\t\t\t0x0D14\n\n \n#define SOLO_WATCHDOG\t\t\t\t0x0be4\n#define SOLO_WATCHDOG_SET(status, sec)\t\t(status << 8 | (sec & 0xff))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}