# Compile of ALU.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of cases.vhd failed with 1 errors.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 22 compiles, 1 failed with 1 error.
do cases.do
# Cannot open macro file: cases.do
do cases.do
# vsim work.processor 
# Start time: 13:52:07 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 14:01:08 on Jun 15,2021, Elapsed time: 0:09:01
# Errors: 0, Warnings: 12
# Compile of ALU.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of cases.vhd failed with 1 errors.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 22 compiles, 1 failed with 1 error.
do cases.do
# vsim work.processor 
# Start time: 14:01:25 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 14:24:24 on Jun 15,2021, Elapsed time: 0:22:59
# Errors: 0, Warnings: 4
do cases.do
# vsim work.processor 
# Start time: 14:24:29 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 14:27:44 on Jun 15,2021, Elapsed time: 0:03:15
# Errors: 0, Warnings: 3
# Compile of ALU.vhd was successful.
do cases.do
# vsim work.processor 
# Start time: 14:28:48 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 14:32:44 on Jun 15,2021, Elapsed time: 0:03:56
# Errors: 0, Warnings: 4
# Compile of ALU.vhd failed with 4 errors.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of cases.vhd failed with 1 errors.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 22 compiles, 2 failed with 5 errors.
# Compile of ALU.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of cases.vhd failed with 1 errors.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 22 compiles, 1 failed with 1 error.
do cases.do
# vsim work.processor 
# Start time: 14:34:32 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 14:43:39 on Jun 15,2021, Elapsed time: 0:09:07
# Errors: 0, Warnings: 5
# Compile of Buffer_Dec_Ex.vhd failed with 1 errors.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU.vhd was successful.
# Compile of Execute.vhd failed with 1 errors.
# Compile of Execute.vhd was successful.
# Compile of Processor.vhd failed with 4 errors.
# Compile of Processor.vhd failed with 2 errors.
# Compile of Processor.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of cases.vhd failed with 1 errors.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 22 compiles, 1 failed with 1 error.
do cases.do
# vsim work.processor 
# Start time: 15:08:23 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# ** Fatal: (vsim-3808) Incompatible modes for port "Inport_out".
#    Time: 0 ps  Iteration: 0  Instance: /processor/bf_ftch_decode File: D:/Aya/2021spring/Computer Arch/Projects/Project/Processor.vhd Line: 254
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./cases.do PAUSED at line 1
# Compile of ALU.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 21 compiles, 0 failed with no errors.
do cases.do
# vsim work.processor 
# Start time: 15:08:23 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 15:10:31 on Jun 15,2021, Elapsed time: 0:02:08
# Errors: 1, Warnings: 18
do cases.do
# vsim work.processor 
# Start time: 15:12:19 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# Value length (4) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 1001 0.
# Error in macro ./cases.do line 121
# Value length (4) does not equal array index length (32).
# ** UI-Msg: (vsim-4011) Invalid force value: 1001 0.
# 
#     while executing
# "force -freeze sim:/processor/Inport 1001 0"
quit -sim
# End time: 15:15:25 on Jun 15,2021, Elapsed time: 0:03:06
# Errors: 0, Warnings: 1
do cases.do
# vsim work.processor 
# Start time: 15:15:30 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 15:29:59 on Jun 15,2021, Elapsed time: 0:14:29
# Errors: 0, Warnings: 3
# Compile of ALU.vhd failed with 2 errors.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 21 compiles, 1 failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 21 compiles, 0 failed with no errors.
do cases.do
# vsim work.processor 
# Start time: 15:31:23 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2150 ps  Iteration: 1  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2150 ps  Iteration: 1  Instance: /processor/Mem/IM
quit -sim
# End time: 15:41:56 on Jun 15,2021, Elapsed time: 0:10:33
# Errors: 0, Warnings: 7
do cases.do
# vsim work.processor 
# Start time: 15:41:58 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# ** Error: (vsim-3862) Too many digits in data '01100100001100011'.
# Error in macro ./cases.do line 65
# (vsim-3862) Too many digits in data '01100100001100011'.
#     while executing
# "mem load -filltype value -filldata 01100100001100011 -fillradix symbolic /processor/ftch/IM/ram(32)"
quit -sim
# End time: 15:42:54 on Jun 15,2021, Elapsed time: 0:00:56
# Errors: 1, Warnings: 1
do cases.do
# vsim work.processor 
# Start time: 15:42:56 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 15:44:54 on Jun 15,2021, Elapsed time: 0:01:58
# Errors: 0, Warnings: 3
do cases.do
# vsim work.processor 
# Start time: 15:44:56 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# Compile of ALU.vhd was successful.
# Compile of Buffer_Dec_Ex.vhd was successful.
# Compile of Control_Unit.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder.vhd was successful.
# Compile of DFlipFlop.vhd was successful.
# Compile of EX_MEM_BUFFER.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of Fetch_Decode_Buffer.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_unit.vhd was successful.
# Compile of MEM_WRITEBACK_BUFFER.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of NbitAdder.vhd was successful.
# Compile of NDFlipFlop.vhd was successful.
# Compile of oneBitAdder.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of Ram.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of TriStateBuffer.vhd was successful.
# 21 compiles, 0 failed with no errors.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
do cases.do
# End time: 15:45:53 on Jun 15,2021, Elapsed time: 0:00:57
# Errors: 0, Warnings: 4
# vsim work.processor 
# Start time: 15:45:54 on Jun 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.processor(mymodel)
# Loading work.fetch(mymodel)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.ram(sync_ram_a)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.buffer_fd(a_buffer)
# Loading work.deocde_writeback(mymodel)
# Loading work.regist(regista)
# Loading work.my_decoder(decodea)
# Loading work.tristate(tri)
# Loading work.control_unit(mymodel)
# Loading work.buffer_de(a_buffer)
# Loading work.execute(mymodel)
# Loading work.alu(struct1)
# Loading work.buffer_em(a_buffer)
# Loading work.memory(mymodel)
# Loading work.buffer_mw(a_buffer)
# Loading work.forwarding_unit(mymodel)
# Loading work.hazard_unit(mymodel)
# WARNING: No extended dataflow license exists
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor/Mem/IM
quit -sim
# End time: 15:46:51 on Jun 15,2021, Elapsed time: 0:00:57
# Errors: 0, Warnings: 3
