#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1140fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1141150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11322d0 .functor NOT 1, L_0x119eb70, C4<0>, C4<0>, C4<0>;
L_0x119e950 .functor XOR 2, L_0x119e810, L_0x119e8b0, C4<00>, C4<00>;
L_0x119ea60 .functor XOR 2, L_0x119e950, L_0x119e9c0, C4<00>, C4<00>;
v0x1196110_0 .net *"_ivl_10", 1 0, L_0x119e9c0;  1 drivers
v0x1196210_0 .net *"_ivl_12", 1 0, L_0x119ea60;  1 drivers
v0x11962f0_0 .net *"_ivl_2", 1 0, L_0x11994d0;  1 drivers
v0x11963b0_0 .net *"_ivl_4", 1 0, L_0x119e810;  1 drivers
v0x1196490_0 .net *"_ivl_6", 1 0, L_0x119e8b0;  1 drivers
v0x11965c0_0 .net *"_ivl_8", 1 0, L_0x119e950;  1 drivers
v0x11966a0_0 .net "a", 0 0, v0x1190c10_0;  1 drivers
v0x1196740_0 .net "b", 0 0, v0x1190cb0_0;  1 drivers
v0x11967e0_0 .net "c", 0 0, v0x1190d50_0;  1 drivers
v0x1196880_0 .var "clk", 0 0;
v0x1196920_0 .net "d", 0 0, v0x1190e90_0;  1 drivers
v0x11969c0_0 .net "out_pos_dut", 0 0, L_0x119e470;  1 drivers
v0x1196a60_0 .net "out_pos_ref", 0 0, L_0x1197f90;  1 drivers
v0x1196b00_0 .net "out_sop_dut", 0 0, L_0x1198ef0;  1 drivers
v0x1196ba0_0 .net "out_sop_ref", 0 0, L_0x116b3c0;  1 drivers
v0x1196c40_0 .var/2u "stats1", 223 0;
v0x1196ce0_0 .var/2u "strobe", 0 0;
v0x1196d80_0 .net "tb_match", 0 0, L_0x119eb70;  1 drivers
v0x1196e50_0 .net "tb_mismatch", 0 0, L_0x11322d0;  1 drivers
v0x1196ef0_0 .net "wavedrom_enable", 0 0, v0x1191160_0;  1 drivers
v0x1196fc0_0 .net "wavedrom_title", 511 0, v0x1191200_0;  1 drivers
L_0x11994d0 .concat [ 1 1 0 0], L_0x1197f90, L_0x116b3c0;
L_0x119e810 .concat [ 1 1 0 0], L_0x1197f90, L_0x116b3c0;
L_0x119e8b0 .concat [ 1 1 0 0], L_0x119e470, L_0x1198ef0;
L_0x119e9c0 .concat [ 1 1 0 0], L_0x1197f90, L_0x116b3c0;
L_0x119eb70 .cmp/eeq 2, L_0x11994d0, L_0x119ea60;
S_0x11412e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1141150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11326b0 .functor AND 1, v0x1190d50_0, v0x1190e90_0, C4<1>, C4<1>;
L_0x1132a90 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x1132e70 .functor NOT 1, v0x1190cb0_0, C4<0>, C4<0>, C4<0>;
L_0x11330f0 .functor AND 1, L_0x1132a90, L_0x1132e70, C4<1>, C4<1>;
L_0x114bbd0 .functor AND 1, L_0x11330f0, v0x1190d50_0, C4<1>, C4<1>;
L_0x116b3c0 .functor OR 1, L_0x11326b0, L_0x114bbd0, C4<0>, C4<0>;
L_0x1197410 .functor NOT 1, v0x1190cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1197480 .functor OR 1, L_0x1197410, v0x1190e90_0, C4<0>, C4<0>;
L_0x1197590 .functor AND 1, v0x1190d50_0, L_0x1197480, C4<1>, C4<1>;
L_0x1197650 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x1197720 .functor OR 1, L_0x1197650, v0x1190cb0_0, C4<0>, C4<0>;
L_0x1197790 .functor AND 1, L_0x1197590, L_0x1197720, C4<1>, C4<1>;
L_0x1197910 .functor NOT 1, v0x1190cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1197980 .functor OR 1, L_0x1197910, v0x1190e90_0, C4<0>, C4<0>;
L_0x11978a0 .functor AND 1, v0x1190d50_0, L_0x1197980, C4<1>, C4<1>;
L_0x1197b10 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x1197c10 .functor OR 1, L_0x1197b10, v0x1190e90_0, C4<0>, C4<0>;
L_0x1197cd0 .functor AND 1, L_0x11978a0, L_0x1197c10, C4<1>, C4<1>;
L_0x1197e80 .functor XNOR 1, L_0x1197790, L_0x1197cd0, C4<0>, C4<0>;
v0x1131c00_0 .net *"_ivl_0", 0 0, L_0x11326b0;  1 drivers
v0x1132000_0 .net *"_ivl_12", 0 0, L_0x1197410;  1 drivers
v0x11323e0_0 .net *"_ivl_14", 0 0, L_0x1197480;  1 drivers
v0x11327c0_0 .net *"_ivl_16", 0 0, L_0x1197590;  1 drivers
v0x1132ba0_0 .net *"_ivl_18", 0 0, L_0x1197650;  1 drivers
v0x1132f80_0 .net *"_ivl_2", 0 0, L_0x1132a90;  1 drivers
v0x1133200_0 .net *"_ivl_20", 0 0, L_0x1197720;  1 drivers
v0x118f180_0 .net *"_ivl_24", 0 0, L_0x1197910;  1 drivers
v0x118f260_0 .net *"_ivl_26", 0 0, L_0x1197980;  1 drivers
v0x118f340_0 .net *"_ivl_28", 0 0, L_0x11978a0;  1 drivers
v0x118f420_0 .net *"_ivl_30", 0 0, L_0x1197b10;  1 drivers
v0x118f500_0 .net *"_ivl_32", 0 0, L_0x1197c10;  1 drivers
v0x118f5e0_0 .net *"_ivl_36", 0 0, L_0x1197e80;  1 drivers
L_0x7fd1acfe4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x118f6a0_0 .net *"_ivl_38", 0 0, L_0x7fd1acfe4018;  1 drivers
v0x118f780_0 .net *"_ivl_4", 0 0, L_0x1132e70;  1 drivers
v0x118f860_0 .net *"_ivl_6", 0 0, L_0x11330f0;  1 drivers
v0x118f940_0 .net *"_ivl_8", 0 0, L_0x114bbd0;  1 drivers
v0x118fa20_0 .net "a", 0 0, v0x1190c10_0;  alias, 1 drivers
v0x118fae0_0 .net "b", 0 0, v0x1190cb0_0;  alias, 1 drivers
v0x118fba0_0 .net "c", 0 0, v0x1190d50_0;  alias, 1 drivers
v0x118fc60_0 .net "d", 0 0, v0x1190e90_0;  alias, 1 drivers
v0x118fd20_0 .net "out_pos", 0 0, L_0x1197f90;  alias, 1 drivers
v0x118fde0_0 .net "out_sop", 0 0, L_0x116b3c0;  alias, 1 drivers
v0x118fea0_0 .net "pos0", 0 0, L_0x1197790;  1 drivers
v0x118ff60_0 .net "pos1", 0 0, L_0x1197cd0;  1 drivers
L_0x1197f90 .functor MUXZ 1, L_0x7fd1acfe4018, L_0x1197790, L_0x1197e80, C4<>;
S_0x11900e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1141150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1190c10_0 .var "a", 0 0;
v0x1190cb0_0 .var "b", 0 0;
v0x1190d50_0 .var "c", 0 0;
v0x1190df0_0 .net "clk", 0 0, v0x1196880_0;  1 drivers
v0x1190e90_0 .var "d", 0 0;
v0x1190f80_0 .var/2u "fail", 0 0;
v0x1191020_0 .var/2u "fail1", 0 0;
v0x11910c0_0 .net "tb_match", 0 0, L_0x119eb70;  alias, 1 drivers
v0x1191160_0 .var "wavedrom_enable", 0 0;
v0x1191200_0 .var "wavedrom_title", 511 0;
E_0x113f930/0 .event negedge, v0x1190df0_0;
E_0x113f930/1 .event posedge, v0x1190df0_0;
E_0x113f930 .event/or E_0x113f930/0, E_0x113f930/1;
S_0x1190410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x11900e0;
 .timescale -12 -12;
v0x1190650_0 .var/2s "i", 31 0;
E_0x113f7d0 .event posedge, v0x1190df0_0;
S_0x1190750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x11900e0;
 .timescale -12 -12;
v0x1190950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1190a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x11900e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x11913e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1141150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1198140 .functor NOT 1, v0x1190cb0_0, C4<0>, C4<0>, C4<0>;
L_0x11982e0 .functor AND 1, v0x1190c10_0, L_0x1198140, C4<1>, C4<1>;
L_0x11983c0 .functor NOT 1, v0x1190d50_0, C4<0>, C4<0>, C4<0>;
L_0x1198540 .functor AND 1, L_0x11982e0, L_0x11983c0, C4<1>, C4<1>;
L_0x1198680 .functor NOT 1, v0x1190e90_0, C4<0>, C4<0>, C4<0>;
L_0x1198800 .functor AND 1, L_0x1198540, L_0x1198680, C4<1>, C4<1>;
L_0x1198950 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x1198ad0 .functor AND 1, L_0x1198950, v0x1190cb0_0, C4<1>, C4<1>;
L_0x1198be0 .functor AND 1, L_0x1198ad0, v0x1190d50_0, C4<1>, C4<1>;
L_0x1198ca0 .functor AND 1, L_0x1198be0, v0x1190e90_0, C4<1>, C4<1>;
L_0x1198dc0 .functor OR 1, L_0x1198800, L_0x1198ca0, C4<0>, C4<0>;
L_0x1198e80 .functor AND 1, v0x1190c10_0, v0x1190cb0_0, C4<1>, C4<1>;
L_0x1198f60 .functor AND 1, L_0x1198e80, v0x1190d50_0, C4<1>, C4<1>;
L_0x1199020 .functor AND 1, L_0x1198f60, v0x1190e90_0, C4<1>, C4<1>;
L_0x1198ef0 .functor OR 1, L_0x1198dc0, L_0x1199020, C4<0>, C4<0>;
L_0x1199250 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x1199350 .functor NOT 1, v0x1190cb0_0, C4<0>, C4<0>, C4<0>;
L_0x11993c0 .functor OR 1, L_0x1199250, L_0x1199350, C4<0>, C4<0>;
L_0x1199570 .functor NOT 1, v0x1190d50_0, C4<0>, C4<0>, C4<0>;
L_0x11995e0 .functor OR 1, L_0x11993c0, L_0x1199570, C4<0>, C4<0>;
L_0x11997a0 .functor NOT 1, v0x1190e90_0, C4<0>, C4<0>, C4<0>;
L_0x1199810 .functor OR 1, L_0x11995e0, L_0x11997a0, C4<0>, C4<0>;
L_0x11999e0 .functor NOT 1, v0x1190cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1199a50 .functor OR 1, v0x1190c10_0, L_0x11999e0, C4<0>, C4<0>;
L_0x1199be0 .functor NOT 1, v0x1190d50_0, C4<0>, C4<0>, C4<0>;
L_0x1199c50 .functor OR 1, L_0x1199a50, L_0x1199be0, C4<0>, C4<0>;
L_0x1199e40 .functor NOT 1, v0x1190e90_0, C4<0>, C4<0>, C4<0>;
L_0x1199eb0 .functor OR 1, L_0x1199c50, L_0x1199e40, C4<0>, C4<0>;
L_0x119a0b0 .functor AND 1, L_0x1199810, L_0x1199eb0, C4<1>, C4<1>;
L_0x119a1c0 .functor OR 1, v0x1190c10_0, v0x1190cb0_0, C4<0>, C4<0>;
L_0x119a330 .functor NOT 1, v0x1190d50_0, C4<0>, C4<0>, C4<0>;
L_0x119a3a0 .functor OR 1, L_0x119a1c0, L_0x119a330, C4<0>, C4<0>;
L_0x119a5c0 .functor NOT 1, v0x1190e90_0, C4<0>, C4<0>, C4<0>;
L_0x119a630 .functor OR 1, L_0x119a3a0, L_0x119a5c0, C4<0>, C4<0>;
L_0x119a860 .functor AND 1, L_0x119a0b0, L_0x119a630, C4<1>, C4<1>;
L_0x119a970 .functor OR 1, v0x1190c10_0, v0x1190cb0_0, C4<0>, C4<0>;
L_0x119ab10 .functor OR 1, L_0x119a970, v0x1190d50_0, C4<0>, C4<0>;
L_0x119abd0 .functor NOT 1, v0x1190e90_0, C4<0>, C4<0>, C4<0>;
L_0x119a9e0 .functor OR 1, L_0x119ab10, L_0x119abd0, C4<0>, C4<0>;
L_0x119ad80 .functor AND 1, L_0x119a860, L_0x119a9e0, C4<1>, C4<1>;
L_0x119afe0 .functor OR 1, v0x1190c10_0, v0x1190cb0_0, C4<0>, C4<0>;
L_0x119b050 .functor OR 1, L_0x119afe0, v0x1190d50_0, C4<0>, C4<0>;
L_0x119b270 .functor OR 1, L_0x119b050, v0x1190e90_0, C4<0>, C4<0>;
L_0x119b330 .functor AND 1, L_0x119ad80, L_0x119b270, C4<1>, C4<1>;
L_0x119b5b0 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x119b620 .functor NOT 1, v0x1190cb0_0, C4<0>, C4<0>, C4<0>;
L_0x119b810 .functor OR 1, L_0x119b5b0, L_0x119b620, C4<0>, C4<0>;
L_0x119b920 .functor NOT 1, v0x1190d50_0, C4<0>, C4<0>, C4<0>;
L_0x119bd30 .functor OR 1, L_0x119b810, L_0x119b920, C4<0>, C4<0>;
L_0x119be40 .functor OR 1, L_0x119bd30, v0x1190e90_0, C4<0>, C4<0>;
L_0x119c2b0 .functor AND 1, L_0x119b330, L_0x119be40, C4<1>, C4<1>;
L_0x119c3c0 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x119c7f0 .functor NOT 1, v0x1190cb0_0, C4<0>, C4<0>, C4<0>;
L_0x119c860 .functor OR 1, L_0x119c3c0, L_0x119c7f0, C4<0>, C4<0>;
L_0x119cb30 .functor OR 1, L_0x119c860, v0x1190d50_0, C4<0>, C4<0>;
L_0x119cbf0 .functor NOT 1, v0x1190e90_0, C4<0>, C4<0>, C4<0>;
L_0x119ce30 .functor OR 1, L_0x119cb30, L_0x119cbf0, C4<0>, C4<0>;
L_0x119cf40 .functor AND 1, L_0x119c2b0, L_0x119ce30, C4<1>, C4<1>;
L_0x119d230 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x119d2a0 .functor OR 1, L_0x119d230, v0x1190cb0_0, C4<0>, C4<0>;
L_0x119d550 .functor NOT 1, v0x1190d50_0, C4<0>, C4<0>, C4<0>;
L_0x119d5c0 .functor OR 1, L_0x119d2a0, L_0x119d550, C4<0>, C4<0>;
L_0x119d8d0 .functor OR 1, L_0x119d5c0, v0x1190e90_0, C4<0>, C4<0>;
L_0x119d990 .functor AND 1, L_0x119cf40, L_0x119d8d0, C4<1>, C4<1>;
L_0x119dcb0 .functor NOT 1, v0x1190c10_0, C4<0>, C4<0>, C4<0>;
L_0x119dd20 .functor OR 1, L_0x119dcb0, v0x1190cb0_0, C4<0>, C4<0>;
L_0x119e000 .functor OR 1, L_0x119dd20, v0x1190d50_0, C4<0>, C4<0>;
L_0x119e0c0 .functor NOT 1, v0x1190e90_0, C4<0>, C4<0>, C4<0>;
L_0x119e360 .functor OR 1, L_0x119e000, L_0x119e0c0, C4<0>, C4<0>;
L_0x119e470 .functor AND 1, L_0x119d990, L_0x119e360, C4<1>, C4<1>;
v0x11915a0_0 .net *"_ivl_0", 0 0, L_0x1198140;  1 drivers
v0x1191680_0 .net *"_ivl_10", 0 0, L_0x1198800;  1 drivers
v0x1191760_0 .net *"_ivl_100", 0 0, L_0x119c2b0;  1 drivers
v0x1191850_0 .net *"_ivl_102", 0 0, L_0x119c3c0;  1 drivers
v0x1191930_0 .net *"_ivl_104", 0 0, L_0x119c7f0;  1 drivers
v0x1191a60_0 .net *"_ivl_106", 0 0, L_0x119c860;  1 drivers
v0x1191b40_0 .net *"_ivl_108", 0 0, L_0x119cb30;  1 drivers
v0x1191c20_0 .net *"_ivl_110", 0 0, L_0x119cbf0;  1 drivers
v0x1191d00_0 .net *"_ivl_112", 0 0, L_0x119ce30;  1 drivers
v0x1191e70_0 .net *"_ivl_114", 0 0, L_0x119cf40;  1 drivers
v0x1191f50_0 .net *"_ivl_116", 0 0, L_0x119d230;  1 drivers
v0x1192030_0 .net *"_ivl_118", 0 0, L_0x119d2a0;  1 drivers
v0x1192110_0 .net *"_ivl_12", 0 0, L_0x1198950;  1 drivers
v0x11921f0_0 .net *"_ivl_120", 0 0, L_0x119d550;  1 drivers
v0x11922d0_0 .net *"_ivl_122", 0 0, L_0x119d5c0;  1 drivers
v0x11923b0_0 .net *"_ivl_124", 0 0, L_0x119d8d0;  1 drivers
v0x1192490_0 .net *"_ivl_126", 0 0, L_0x119d990;  1 drivers
v0x1192680_0 .net *"_ivl_128", 0 0, L_0x119dcb0;  1 drivers
v0x1192760_0 .net *"_ivl_130", 0 0, L_0x119dd20;  1 drivers
v0x1192840_0 .net *"_ivl_132", 0 0, L_0x119e000;  1 drivers
v0x1192920_0 .net *"_ivl_134", 0 0, L_0x119e0c0;  1 drivers
v0x1192a00_0 .net *"_ivl_136", 0 0, L_0x119e360;  1 drivers
v0x1192ae0_0 .net *"_ivl_14", 0 0, L_0x1198ad0;  1 drivers
v0x1192bc0_0 .net *"_ivl_16", 0 0, L_0x1198be0;  1 drivers
v0x1192ca0_0 .net *"_ivl_18", 0 0, L_0x1198ca0;  1 drivers
v0x1192d80_0 .net *"_ivl_2", 0 0, L_0x11982e0;  1 drivers
v0x1192e60_0 .net *"_ivl_20", 0 0, L_0x1198dc0;  1 drivers
v0x1192f40_0 .net *"_ivl_22", 0 0, L_0x1198e80;  1 drivers
v0x1193020_0 .net *"_ivl_24", 0 0, L_0x1198f60;  1 drivers
v0x1193100_0 .net *"_ivl_26", 0 0, L_0x1199020;  1 drivers
v0x11931e0_0 .net *"_ivl_30", 0 0, L_0x1199250;  1 drivers
v0x11932c0_0 .net *"_ivl_32", 0 0, L_0x1199350;  1 drivers
v0x11933a0_0 .net *"_ivl_34", 0 0, L_0x11993c0;  1 drivers
v0x1193690_0 .net *"_ivl_36", 0 0, L_0x1199570;  1 drivers
v0x1193770_0 .net *"_ivl_38", 0 0, L_0x11995e0;  1 drivers
v0x1193850_0 .net *"_ivl_4", 0 0, L_0x11983c0;  1 drivers
v0x1193930_0 .net *"_ivl_40", 0 0, L_0x11997a0;  1 drivers
v0x1193a10_0 .net *"_ivl_42", 0 0, L_0x1199810;  1 drivers
v0x1193af0_0 .net *"_ivl_44", 0 0, L_0x11999e0;  1 drivers
v0x1193bd0_0 .net *"_ivl_46", 0 0, L_0x1199a50;  1 drivers
v0x1193cb0_0 .net *"_ivl_48", 0 0, L_0x1199be0;  1 drivers
v0x1193d90_0 .net *"_ivl_50", 0 0, L_0x1199c50;  1 drivers
v0x1193e70_0 .net *"_ivl_52", 0 0, L_0x1199e40;  1 drivers
v0x1193f50_0 .net *"_ivl_54", 0 0, L_0x1199eb0;  1 drivers
v0x1194030_0 .net *"_ivl_56", 0 0, L_0x119a0b0;  1 drivers
v0x1194110_0 .net *"_ivl_58", 0 0, L_0x119a1c0;  1 drivers
v0x11941f0_0 .net *"_ivl_6", 0 0, L_0x1198540;  1 drivers
v0x11942d0_0 .net *"_ivl_60", 0 0, L_0x119a330;  1 drivers
v0x11943b0_0 .net *"_ivl_62", 0 0, L_0x119a3a0;  1 drivers
v0x1194490_0 .net *"_ivl_64", 0 0, L_0x119a5c0;  1 drivers
v0x1194570_0 .net *"_ivl_66", 0 0, L_0x119a630;  1 drivers
v0x1194650_0 .net *"_ivl_68", 0 0, L_0x119a860;  1 drivers
v0x1194730_0 .net *"_ivl_70", 0 0, L_0x119a970;  1 drivers
v0x1194810_0 .net *"_ivl_72", 0 0, L_0x119ab10;  1 drivers
v0x11948f0_0 .net *"_ivl_74", 0 0, L_0x119abd0;  1 drivers
v0x11949d0_0 .net *"_ivl_76", 0 0, L_0x119a9e0;  1 drivers
v0x1194ab0_0 .net *"_ivl_78", 0 0, L_0x119ad80;  1 drivers
v0x1194b90_0 .net *"_ivl_8", 0 0, L_0x1198680;  1 drivers
v0x1194c70_0 .net *"_ivl_80", 0 0, L_0x119afe0;  1 drivers
v0x1194d50_0 .net *"_ivl_82", 0 0, L_0x119b050;  1 drivers
v0x1194e30_0 .net *"_ivl_84", 0 0, L_0x119b270;  1 drivers
v0x1194f10_0 .net *"_ivl_86", 0 0, L_0x119b330;  1 drivers
v0x1194ff0_0 .net *"_ivl_88", 0 0, L_0x119b5b0;  1 drivers
v0x11950d0_0 .net *"_ivl_90", 0 0, L_0x119b620;  1 drivers
v0x11951b0_0 .net *"_ivl_92", 0 0, L_0x119b810;  1 drivers
v0x11956a0_0 .net *"_ivl_94", 0 0, L_0x119b920;  1 drivers
v0x1195780_0 .net *"_ivl_96", 0 0, L_0x119bd30;  1 drivers
v0x1195860_0 .net *"_ivl_98", 0 0, L_0x119be40;  1 drivers
v0x1195940_0 .net "a", 0 0, v0x1190c10_0;  alias, 1 drivers
v0x11959e0_0 .net "b", 0 0, v0x1190cb0_0;  alias, 1 drivers
v0x1195ad0_0 .net "c", 0 0, v0x1190d50_0;  alias, 1 drivers
v0x1195bc0_0 .net "d", 0 0, v0x1190e90_0;  alias, 1 drivers
v0x1195cb0_0 .net "out_pos", 0 0, L_0x119e470;  alias, 1 drivers
v0x1195d70_0 .net "out_sop", 0 0, L_0x1198ef0;  alias, 1 drivers
S_0x1195ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1141150;
 .timescale -12 -12;
E_0x11279f0 .event anyedge, v0x1196ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1196ce0_0;
    %nor/r;
    %assign/vec4 v0x1196ce0_0, 0;
    %wait E_0x11279f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11900e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1190f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1191020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x11900e0;
T_4 ;
    %wait E_0x113f930;
    %load/vec4 v0x11910c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1190f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11900e0;
T_5 ;
    %wait E_0x113f7d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %wait E_0x113f7d0;
    %load/vec4 v0x1190f80_0;
    %store/vec4 v0x1191020_0, 0, 1;
    %fork t_1, S_0x1190410;
    %jmp t_0;
    .scope S_0x1190410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1190650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1190650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x113f7d0;
    %load/vec4 v0x1190650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1190650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1190650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x11900e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x113f930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1190e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1190cb0_0, 0;
    %assign/vec4 v0x1190c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1190f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1191020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1141150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1196880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1196ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1141150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1196880_0;
    %inv;
    %store/vec4 v0x1196880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1141150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1190df0_0, v0x1196e50_0, v0x11966a0_0, v0x1196740_0, v0x11967e0_0, v0x1196920_0, v0x1196ba0_0, v0x1196b00_0, v0x1196a60_0, v0x11969c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1141150;
T_9 ;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1141150;
T_10 ;
    %wait E_0x113f930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1196c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1196c40_0, 4, 32;
    %load/vec4 v0x1196d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1196c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1196c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1196c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1196ba0_0;
    %load/vec4 v0x1196ba0_0;
    %load/vec4 v0x1196b00_0;
    %xor;
    %load/vec4 v0x1196ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1196c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1196c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1196a60_0;
    %load/vec4 v0x1196a60_0;
    %load/vec4 v0x11969c0_0;
    %xor;
    %load/vec4 v0x1196a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1196c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1196c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1196c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter8/response1/top_module.sv";
