
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.44

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ram[2][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ram[2][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ram[2][4]$_DFFE_PP_/CK (DFF_X1)
     3    3.12    0.01    0.09    0.09 ^ ram[2][4]$_DFFE_PP_/Q (DFF_X1)
                                         ram[2][4] (net)
                  0.01    0.00    0.09 ^ _1261_/B (MUX2_X1)
     1    1.00    0.01    0.03    0.12 ^ _1261_/Z (MUX2_X1)
                                         _0549_ (net)
                  0.01    0.00    0.12 ^ _1262_/B (MUX2_X1)
     1    1.34    0.01    0.03    0.16 ^ _1262_/Z (MUX2_X1)
                                         _0084_ (net)
                  0.01    0.00    0.16 ^ ram[2][4]$_DFFE_PP_/D (DFF_X1)
                                  0.16   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ram[2][4]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_b[1] (input port clocked by core_clock)
Endpoint: q_b[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1   25.29    0.00    0.00    0.20 ^ addr_b[1] (in)
                                         addr_b[1] (net)
                  0.01    0.01    0.21 ^ _0772_/A (BUF_X4)
     8   32.41    0.02    0.03    0.24 ^ _0772_/Z (BUF_X4)
                                         _0144_ (net)
                  0.02    0.00    0.25 ^ _0773_/A (BUF_X4)
    10   43.50    0.03    0.05    0.29 ^ _0773_/Z (BUF_X4)
                                         _0145_ (net)
                  0.03    0.00    0.30 ^ _0786_/A (BUF_X4)
    10   28.55    0.02    0.04    0.33 ^ _0786_/Z (BUF_X4)
                                         _0158_ (net)
                  0.02    0.00    0.34 ^ _0871_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.39 v _0871_/Z (MUX2_X1)
                                         _0238_ (net)
                  0.01    0.00    0.39 v _0872_/B (MUX2_X1)
     1    1.67    0.01    0.06    0.45 v _0872_/Z (MUX2_X1)
                                         _0239_ (net)
                  0.01    0.00    0.45 v _0873_/B1 (AOI22_X1)
     1    2.87    0.03    0.05    0.50 ^ _0873_/ZN (AOI22_X1)
                                         _0240_ (net)
                  0.03    0.00    0.50 ^ _0881_/A1 (NAND2_X1)
     1    2.48    0.01    0.02    0.52 v _0881_/ZN (NAND2_X1)
                                         _0005_ (net)
                  0.01    0.00    0.52 v q_b[5]$_DFF_P_/D (DFF_X2)
                                  0.52   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ q_b[5]$_DFF_P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_b[1] (input port clocked by core_clock)
Endpoint: q_b[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1   25.29    0.00    0.00    0.20 ^ addr_b[1] (in)
                                         addr_b[1] (net)
                  0.01    0.01    0.21 ^ _0772_/A (BUF_X4)
     8   32.41    0.02    0.03    0.24 ^ _0772_/Z (BUF_X4)
                                         _0144_ (net)
                  0.02    0.00    0.25 ^ _0773_/A (BUF_X4)
    10   43.50    0.03    0.05    0.29 ^ _0773_/Z (BUF_X4)
                                         _0145_ (net)
                  0.03    0.00    0.30 ^ _0786_/A (BUF_X4)
    10   28.55    0.02    0.04    0.33 ^ _0786_/Z (BUF_X4)
                                         _0158_ (net)
                  0.02    0.00    0.34 ^ _0871_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.39 v _0871_/Z (MUX2_X1)
                                         _0238_ (net)
                  0.01    0.00    0.39 v _0872_/B (MUX2_X1)
     1    1.67    0.01    0.06    0.45 v _0872_/Z (MUX2_X1)
                                         _0239_ (net)
                  0.01    0.00    0.45 v _0873_/B1 (AOI22_X1)
     1    2.87    0.03    0.05    0.50 ^ _0873_/ZN (AOI22_X1)
                                         _0240_ (net)
                  0.03    0.00    0.50 ^ _0881_/A1 (NAND2_X1)
     1    2.48    0.01    0.02    0.52 v _0881_/ZN (NAND2_X1)
                                         _0005_ (net)
                  0.01    0.00    0.52 v q_b[5]$_DFF_P_/D (DFF_X2)
                                  0.52   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ q_b[5]$_DFF_P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.13948343694210052

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7026

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
21.377763748168945

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
24.604799270629883

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8688

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ram[8][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_a[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ram[8][7]$_DFFE_PP_/CK (DFF_X1)
   0.08    0.08 v ram[8][7]$_DFFE_PP_/Q (DFF_X1)
   0.06    0.14 v _1047_/Z (MUX2_X1)
   0.06    0.20 v _1049_/Z (MUX2_X1)
   0.05    0.25 ^ _1050_/ZN (AOI22_X1)
   0.02    0.27 v _1051_/ZN (NAND2_X1)
   0.00    0.27 v q_a[7]$_DFF_P_/D (DFF_X2)
           0.27   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ q_a[7]$_DFF_P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.27   data arrival time
---------------------------------------------------------
           0.68   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ram[2][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ram[2][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ram[2][4]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.09 ^ ram[2][4]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.12 ^ _1261_/Z (MUX2_X1)
   0.03    0.16 ^ _1262_/Z (MUX2_X1)
   0.00    0.16 ^ ram[2][4]$_DFFE_PP_/D (DFF_X1)
           0.16   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ram[2][4]$_DFFE_PP_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.16   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.5198

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.4366

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
83.993844

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.36e-03   2.88e-04   1.20e-05   1.66e-03  54.0%
Combinational          9.47e-04   4.41e-04   2.72e-05   1.42e-03  46.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.31e-03   7.29e-04   3.92e-05   3.08e-03 100.0%
                          75.1%      23.7%       1.3%
