{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663887091203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663887091207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 17:51:31 2022 " "Processing started: Thu Sep 22 17:51:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663887091207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887091207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887091207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663887091650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663887091650 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.sv(13) " "Verilog HDL information at control.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "control.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1663887097400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder9.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder9 " "Found entity 1: full_adder9" {  } { { "full_adder9.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD multiplier.sv(4) " "Verilog HDL Declaration information at multiplier.sv(4): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "multiplier.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1663887097412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB multiplier.sv(4) " "Verilog HDL Declaration information at multiplier.sv(4): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "multiplier.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1663887097412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor8.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor8 " "Found entity 1: subtractor8" {  } { { "subtractor8.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/subtractor8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder8.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder8 " "Found entity 1: full_adder8" {  } { { "full_adder8.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_l4.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_l4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_L4 " "Found entity 1: testbench_L4" {  } { { "testbench_L4.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/testbench_L4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1663887097429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663887097430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887097430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663887097456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "multiplier.sv" "control" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663887097464 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(54) " "Verilog HDL Case Statement information at control.sv(54): all case item expressions in this case statement are onehot" {  } { { "control.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/control.sv" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1663887097465 "|multiplier|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder9 full_adder9:ADD " "Elaborating entity \"full_adder9\" for hierarchy \"full_adder9:ADD\"" {  } { { "multiplier.sv" "ADD" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663887097466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder9:ADD\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder9:ADD\|full_adder:FA0\"" {  } { { "full_adder9.sv" "FA0" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/full_adder9.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663887097467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:REG_B " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:REG_B\"" {  } { { "multiplier.sv" "REG_B" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663887097476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:SWHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:SWHex0\"" {  } { { "multiplier.sv" "SWHex0" { Text "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/multiplier.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663887097478 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1663887097781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663887097890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663887098176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/zdrag/Documents/GitHub/385-FA2022/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887098197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663887098265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663887098265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663887098292 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663887098292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663887098292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663887098292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663887098305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 17:51:38 2022 " "Processing ended: Thu Sep 22 17:51:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663887098305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663887098305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663887098305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663887098305 ""}
