module test_program(CLOCK_50, LEDR, KEY);

//inputs and outputs

input CLOCK_50;
input KEY;

output [3:0] LEDR;

//reg and wire decl
reg [27:0] count;
wire reset_n;

assign reset_n = KEY;

always@(posedge CLOCK_50 or negedge reset_n)
begin
	if(!reset_n)
		count = 0;
	else
		count = count + 1;
end

assign LEDR = count[27:24]

endmodule