
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.70000000000000000000;
2.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  117449.4      0.81     122.6   17943.1                          
    0:00:21  117449.4      0.81     122.6   17943.1                          
    0:00:21  117494.1      0.81     122.6   17943.1                          
    0:00:21  117538.7      0.81     122.6   17943.1                          
    0:00:21  117583.4      0.81     122.6   17943.1                          
    0:00:21  117620.9      0.81     122.6   17900.5                          
    0:00:22  118073.1      0.81     122.5    7865.7                          
    0:00:32  120218.7      0.45      65.3       0.0                          
    0:00:33  120205.9      0.45      65.3       0.0                          
    0:00:33  120205.9      0.45      65.3       0.0                          
    0:00:33  120206.5      0.45      65.3       0.0                          
    0:00:33  120206.5      0.45      65.3       0.0                          
    0:00:41  107313.7      0.49      59.9       0.0                          
    0:00:42  107317.4      0.45      56.9       0.0                          
    0:00:44  107328.6      0.45      55.9       0.0                          
    0:00:46  107341.9      0.42      55.3       0.0                          
    0:00:47  107358.9      0.41      54.7       0.0                          
    0:00:47  107366.9      0.40      54.4       0.0                          
    0:00:48  107376.8      0.40      53.0       0.0                          
    0:00:48  107386.6      0.40      51.1       0.0                          
    0:00:49  107404.4      0.40      49.3       0.0                          
    0:00:49  107410.8      0.39      48.7       0.0                          
    0:00:50  107418.8      0.39      48.5       0.0                          
    0:00:50  107424.6      0.39      48.2       0.0                          
    0:00:50  107434.5      0.38      47.7       0.0                          
    0:00:51  107442.7      0.38      47.2       0.0                          
    0:00:51  107457.1      0.37      46.7       0.0                          
    0:00:51  107470.1      0.37      46.1       0.0                          
    0:00:52  107477.8      0.36      45.8       0.0                          
    0:00:52  107484.5      0.36      45.5       0.0                          
    0:00:52  107497.0      0.36      45.3       0.0                          
    0:00:53  107360.5      0.36      45.3       0.0                          
    0:00:53  107360.5      0.36      45.3       0.0                          
    0:00:53  107360.5      0.36      45.3       0.0                          
    0:00:53  107360.5      0.36      45.3       0.0                          
    0:00:53  107360.5      0.36      45.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53  107360.5      0.36      45.3       0.0                          
    0:00:53  107395.9      0.35      44.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107406.3      0.35      44.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107420.1      0.35      43.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:53  107444.3      0.35      43.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107466.9      0.34      42.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107498.0      0.34      41.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107507.4      0.34      41.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:54  107516.4      0.33      41.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107536.4      0.33      40.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107547.5      0.32      40.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107566.7      0.32      40.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107570.9      0.32      40.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107584.5      0.31      39.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  107601.3      0.31      39.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107644.1      0.31      38.7      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  107706.6      0.31      37.5     145.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  107717.2      0.30      37.4     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107749.2      0.30      36.4     145.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107804.2      0.30      34.5     145.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107819.6      0.30      34.0     145.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107835.1      0.29      33.7     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107843.8      0.29      33.6     145.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107850.5      0.29      33.5     145.3 path/path/path/genblk1.add_in_reg[31]/D
    0:00:55  107864.6      0.29      33.1     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107883.5      0.28      32.6     145.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107911.1      0.28      31.8     145.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107914.3      0.28      31.8     145.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107941.2      0.28      31.6     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:00:55  107954.0      0.28      31.4     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107980.3      0.28      31.1     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108005.0      0.28      30.4     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108029.8      0.27      30.0     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108047.3      0.27      29.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108067.3      0.27      29.4     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108073.4      0.27      29.3     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:00:56  108105.9      0.27      28.5     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108123.4      0.27      28.1     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108129.3      0.27      28.1     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108150.5      0.26      27.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108159.1      0.26      27.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108178.5      0.26      27.3     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108187.8      0.25      27.1     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:00:56  108206.1      0.25      26.7     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108227.2      0.25      26.3     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108231.9      0.25      26.3     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:00:57  108251.4      0.25      26.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108259.6      0.25      25.9     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108285.9      0.25      25.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108305.1      0.24      25.0     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108316.0      0.24      24.8     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:00:57  108326.1      0.24      24.6     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108334.1      0.23      24.3     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108345.5      0.23      24.2     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:00:57  108346.9      0.23      24.1     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108359.1      0.23      23.7     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108365.5      0.23      23.6     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108380.6      0.23      23.4     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108415.2      0.23      22.5     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108428.0      0.23      22.3     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108445.0      0.22      22.1     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108447.9      0.22      22.0     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108447.9      0.22      22.0     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108466.0      0.22      21.6     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108468.1      0.22      21.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108476.9      0.22      21.3     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108493.4      0.22      21.1     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108511.2      0.22      20.7     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108529.9      0.21      20.3     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108535.2      0.21      20.2     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108545.3      0.21      20.1     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108555.1      0.20      19.8     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108565.8      0.20      19.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108582.0      0.20      19.3     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108596.1      0.20      18.9     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108609.1      0.20      18.8     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108630.7      0.20      18.5     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:00:59  108642.9      0.20      18.2     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108661.5      0.20      18.0     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108673.0      0.20      17.9     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108686.3      0.19      17.6     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108705.2      0.19      17.4     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108708.3      0.19      17.4     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108723.5      0.19      17.2     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108741.3      0.19      17.0     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108754.9      0.19      16.6     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108760.5      0.19      16.5     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108764.5      0.19      16.5     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108766.9      0.19      16.4     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108777.8      0.19      16.3     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108798.3      0.18      16.0     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108812.1      0.18      15.8     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108823.0      0.18      15.7     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108845.3      0.18      15.3     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108853.3      0.18      15.0     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108862.1      0.18      15.0     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108867.1      0.17      14.9     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108868.7      0.17      14.9     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108879.9      0.17      14.8     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108889.2      0.17      14.7     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108902.3      0.17      14.5     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:01  108908.9      0.16      14.3     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108915.8      0.16      14.2     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108919.8      0.16      14.1     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108927.5      0.16      14.1     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108932.6      0.16      14.0     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108946.9      0.16      13.9     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108956.8      0.16      13.8     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108963.2      0.15      13.6     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108973.3      0.15      13.5     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:02  108981.0      0.15      13.4     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  108992.4      0.15      13.2     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  108999.4      0.15      13.2     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109005.7      0.15      13.1     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109014.8      0.15      12.9     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109028.3      0.15      12.7     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109037.1      0.14      12.6     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:02  109044.3      0.14      12.5     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109051.8      0.14      12.3     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109064.3      0.14      12.2     218.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109078.1      0.14      12.0     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109087.4      0.14      11.9     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109095.6      0.14      11.8     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109108.4      0.14      11.6     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109119.8      0.13      11.4     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109128.1      0.13      11.3     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109137.4      0.13      11.1     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109147.5      0.13      11.0     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109158.2      0.13      10.9     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109164.0      0.13      10.7     218.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109174.1      0.13      10.6     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109184.0      0.12      10.5     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109197.8      0.12      10.3     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109207.9      0.12      10.2     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109217.5      0.12      10.1     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109236.1      0.12       9.9     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109247.0      0.12       9.7     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109253.1      0.12       9.7     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109263.2      0.12       9.5     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109281.8      0.11       9.3     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109294.1      0.11       9.2     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109304.7      0.11       9.1     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109315.6      0.11       9.0     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109320.1      0.11       8.9     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109328.7      0.11       8.8     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109334.5      0.11       8.8     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109335.3      0.11       8.8     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109343.8      0.11       8.7     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109348.1      0.11       8.6     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109357.1      0.11       8.5     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109363.5      0.10       8.4     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109373.9      0.10       8.2     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109379.7      0.10       8.2     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109386.6      0.10       8.1     218.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109395.7      0.10       8.0     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109399.9      0.10       7.9     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109410.3      0.10       7.8     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109418.8      0.10       7.7     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109426.5      0.10       7.6     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109430.5      0.10       7.5     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109438.0      0.09       7.4     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109445.7      0.09       7.3     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109457.1      0.09       7.2     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109462.7      0.09       7.1     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109469.9      0.09       7.0     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109477.9      0.09       6.9     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109480.8      0.09       6.9     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109485.1      0.09       6.8     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109491.7      0.09       6.8     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109499.2      0.09       6.7     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109505.5      0.09       6.6     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109513.3      0.09       6.5     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109514.1      0.09       6.5     218.0                          
    0:01:07  109490.1      0.09       6.5     218.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07  109490.1      0.09       6.5     218.0                          
    0:01:07  109494.1      0.08       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109508.7      0.08       6.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109517.0      0.08       6.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109535.6      0.08       5.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109544.7      0.08       5.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109544.7      0.08       5.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109550.5      0.08       5.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109558.5      0.08       5.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109563.8      0.08       5.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109573.1      0.08       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109581.9      0.08       5.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109581.9      0.08       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109583.2      0.08       5.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109584.0      0.08       5.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109594.1      0.08       5.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08  109594.1      0.08       5.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109600.0      0.08       5.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109607.4      0.08       4.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109617.0      0.08       4.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109621.5      0.08       4.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109631.1      0.08       4.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109631.9      0.08       4.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109652.4      0.08       4.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109654.2      0.08       4.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109661.4      0.08       4.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109669.1      0.08       4.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109671.0      0.08       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109675.8      0.08       4.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109679.0      0.08       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109684.8      0.07       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109691.7      0.07       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109703.2      0.07       3.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109719.9      0.07       3.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  109724.2      0.07       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109744.2      0.07       3.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  109745.7      0.06       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109745.7      0.06       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109749.2      0.06       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109750.0      0.06       3.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109751.9      0.06       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109768.4      0.06       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109779.3      0.06       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109785.1      0.06       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109784.8      0.06       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109799.2      0.06       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109810.9      0.06       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109810.9      0.06       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109824.0      0.06       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109826.3      0.06       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109828.7      0.05       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109846.0      0.05       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109854.3      0.05       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109863.9      0.05       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109881.9      0.05       2.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  109890.5      0.05       2.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109890.2      0.05       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109914.4      0.05       1.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:11  109928.0      0.05       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109945.8      0.05       1.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109952.7      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109954.8      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109959.6      0.04       1.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109959.1      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109963.9      0.04       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109967.1      0.04       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109971.8      0.04       1.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109980.6      0.04       1.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109988.6      0.04       1.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109994.7      0.04       1.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109997.4      0.04       1.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109998.2      0.04       1.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110000.6      0.04       1.2      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110009.4      0.04       1.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110027.7      0.03       1.0      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110038.1      0.03       1.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110041.3      0.03       0.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110047.1      0.03       0.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110046.9      0.03       0.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110048.7      0.03       0.9      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110059.4      0.03       0.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110071.6      0.03       0.7      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110076.9      0.03       0.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110081.7      0.03       0.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110082.5      0.03       0.7      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110083.6      0.03       0.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110090.7      0.03       0.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110096.9      0.03       0.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110097.7      0.03       0.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110097.7      0.03       0.6      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110099.8      0.03       0.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110112.8      0.02       0.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110120.0      0.02       0.5      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110124.3      0.02       0.5      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110132.0      0.02       0.4      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14  110136.5      0.02       0.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110138.9      0.02       0.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110141.3      0.02       0.4      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110145.8      0.02       0.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110146.1      0.02       0.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110146.1      0.02       0.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110150.3      0.02       0.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110167.4      0.02       0.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110168.2      0.02       0.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110168.7      0.02       0.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110174.8      0.02       0.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110179.9      0.02       0.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110195.0      0.01       0.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110196.6      0.01       0.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110198.7      0.01       0.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110198.7      0.01       0.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110212.3      0.01       0.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110214.2      0.01       0.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110215.5      0.01       0.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110221.4      0.01       0.2      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110228.0      0.01       0.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110228.8      0.01       0.2      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110242.4      0.01       0.1      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110242.4      0.01       0.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110249.6      0.01       0.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110263.1      0.01       0.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110281.5      0.01       0.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110281.5      0.01       0.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110281.5      0.01       0.1      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110291.6      0.01       0.1      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110294.0      0.01       0.1      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110303.5      0.01       0.1      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110317.4      0.00       0.0      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110323.8      0.00       0.0      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110328.0      0.00       0.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110329.6      0.00       0.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110341.1      0.00       0.0      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:17  110341.9      0.00       0.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110343.4      0.00       0.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110337.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:17  110337.6      0.00       0.0       0.0                          
    0:01:17  110337.6      0.00       0.0       0.0                          
    0:01:19  109619.7      0.10       2.1       0.0                          
    0:01:20  109576.6      0.10       2.2       0.0                          
    0:01:20  109554.8      0.10       2.2       0.0                          
    0:01:21  109534.5      0.10       2.2       0.0                          
    0:01:21  109515.9      0.10       2.2       0.0                          
    0:01:21  109497.3      0.10       2.2       0.0                          
    0:01:21  109479.7      0.10       2.2       0.0                          
    0:01:22  109462.2      0.10       2.2       0.0                          
    0:01:22  109453.1      0.10       2.2       0.0                          
    0:01:22  109436.7      0.10       2.2       0.0                          
    0:01:22  109428.1      0.10       2.2       0.0                          
    0:01:23  109419.6      0.10       2.2       0.0                          
    0:01:23  109411.1      0.10       2.2       0.0                          
    0:01:23  109402.6      0.10       2.2       0.0                          
    0:01:23  109394.1      0.10       2.2       0.0                          
    0:01:23  109385.6      0.10       2.2       0.0                          
    0:01:23  109385.6      0.10       2.2       0.0                          
    0:01:23  109387.7      0.09       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109402.1      0.08       2.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109407.4      0.08       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109408.2      0.08       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109408.7      0.08       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109408.7      0.08       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109411.4      0.08       1.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:24  109411.9      0.08       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109419.1      0.07       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109419.6      0.07       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109420.2      0.07       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109430.0      0.07       1.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:24  109430.8      0.07       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:24  109431.6      0.07       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109437.5      0.06       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109437.5      0.06       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109437.5      0.06       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109447.8      0.06       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109450.2      0.06       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109451.0      0.06       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109453.1      0.06       1.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  109455.5      0.05       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109458.2      0.05       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109462.7      0.05       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109473.6      0.05       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109475.2      0.05       1.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109485.3      0.05       1.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109486.1      0.05       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109498.6      0.05       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109499.2      0.04       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109499.7      0.04       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109505.0      0.04       1.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109518.3      0.04       1.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  109519.4      0.04       1.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  109521.5      0.04       0.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:27  109532.4      0.04       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:27  109534.8      0.04       0.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:27  109534.8      0.04       0.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  109549.2      0.04       0.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  109549.2      0.04       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:27  109551.6      0.04       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:28  109551.3      0.03       0.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109552.1      0.03       0.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109557.2      0.03       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:28  109560.6      0.03       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  109565.9      0.03       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:28  109574.7      0.03       0.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109586.1      0.03       0.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109586.1      0.03       0.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109586.1      0.03       0.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109588.8      0.03       0.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109601.6      0.03       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109613.3      0.03       0.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  109619.9      0.03       0.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:28  109628.4      0.03       0.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:28  109628.4      0.02       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:28  109630.3      0.02       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:28  109631.1      0.02       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  109637.0      0.02       0.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  109644.4      0.02       0.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  109645.2      0.02       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:29  109645.2      0.02       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:29  109645.2      0.02       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:29  109645.5      0.01       0.2       0.0                          
    0:01:29  109647.3      0.01       0.2       0.0                          
    0:01:30  109589.9      0.02       0.3       0.0                          
    0:01:30  109588.5      0.02       0.3       0.0                          
    0:01:30  109588.5      0.02       0.3       0.0                          
    0:01:30  109588.5      0.02       0.3       0.0                          
    0:01:30  109588.5      0.02       0.3       0.0                          
    0:01:30  109588.5      0.02       0.3       0.0                          
    0:01:30  109588.5      0.02       0.3       0.0                          
    0:01:30  109594.1      0.02       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:30  109594.9      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:30  109602.9      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:30  109603.7      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:30  109617.5      0.01       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  109619.1      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:30  109618.9      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109623.4      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109624.2      0.01       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109627.4      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109632.2      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:31  109635.9      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109636.4      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109640.4      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:31  109642.5      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109642.5      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109649.5      0.00       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  109651.1      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109652.4      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109659.3      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109660.1      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109659.8      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109671.0      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109671.8      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  109673.4      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109677.7      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:32  109683.0      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109691.5      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  109696.3      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109704.5      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109704.8      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  109713.0      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:32  109722.6      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  109730.3      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:33  109735.9      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  109633.0      0.00       0.0       0.0                          
    0:01:34  109580.3      0.00       0.0       0.0                          
    0:01:35  109558.5      0.00       0.0       0.0                          
    0:01:35  109520.7      0.00       0.0       0.0                          
    0:01:35  109484.5      0.00       0.0       0.0                          
    0:01:35  109454.7      0.00       0.0       0.0                          
    0:01:35  109411.4      0.00       0.0       0.0                          
    0:01:36  109294.9      0.00       0.0       0.0                          
    0:01:36  109194.9      0.00       0.0       0.0                          
    0:01:37  109144.1      0.00       0.0       0.0                          
    0:01:38  109089.0      0.00       0.0       0.0                          
    0:01:38  109031.5      0.00       0.0       0.0                          
    0:01:39  109011.6      0.00       0.0       0.0                          
    0:01:39  109009.2      0.00       0.0       0.0                          
    0:01:39  109004.4      0.00       0.0       0.0                          
    0:01:39  109002.3      0.00       0.0       0.0                          
    0:01:39  108999.6      0.00       0.0       0.0                          
    0:01:41  108993.2      0.00       0.0       0.0                          
    0:01:41  108968.8      0.01       0.1       0.0                          
    0:01:41  108968.2      0.01       0.1       0.0                          
    0:01:41  108968.2      0.01       0.1       0.0                          
    0:01:41  108968.2      0.01       0.1       0.0                          
    0:01:41  108968.2      0.01       0.1       0.0                          
    0:01:41  108968.2      0.01       0.1       0.0                          
    0:01:41  108968.2      0.01       0.1       0.0                          
    0:01:41  108976.5      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:41  108984.5      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:41  108990.6      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:41  109002.8      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  109006.8      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  109011.1      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:22:08 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52008.320238
Buf/Inv area:                     2022.131998
Noncombinational area:           57002.734035
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109011.054273
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:22:13 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  22.8270 mW   (88%)
  Net Switching Power  =   3.0888 mW   (12%)
                         ---------
Total Dynamic Power    =  25.9157 mW  (100%)

Cell Leakage Power     =   2.2342 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.1281e+04          493.1532        9.5618e+05        2.2731e+04  (  80.75%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5455e+03        2.5956e+03        1.2780e+06        5.4191e+03  (  19.25%)
--------------------------------------------------------------------------------------------------
Total          2.2827e+04 uW     3.0887e+03 uW     2.2342e+06 nW     2.8150e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:22:13 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[13].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[13].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[13].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[13].path/path/add_42/A[0] (mac_b16_g1_3_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[13].path/path/add_42/U16/ZN (AND2_X1)      0.05       0.13 f
  path/genblk1[13].path/path/add_42/U131/ZN (NAND2_X1)
                                                          0.04       0.17 r
  path/genblk1[13].path/path/add_42/U133/ZN (NAND3_X1)
                                                          0.04       0.21 f
  path/genblk1[13].path/path/add_42/U66/ZN (NAND2_X1)     0.03       0.24 r
  path/genblk1[13].path/path/add_42/U68/ZN (NAND3_X1)     0.04       0.28 f
  path/genblk1[13].path/path/add_42/U53/ZN (NAND2_X1)     0.03       0.31 r
  path/genblk1[13].path/path/add_42/U55/ZN (NAND3_X1)     0.05       0.36 f
  path/genblk1[13].path/path/add_42/U33/ZN (NAND2_X1)     0.04       0.40 r
  path/genblk1[13].path/path/add_42/U35/ZN (NAND3_X1)     0.05       0.44 f
  path/genblk1[13].path/path/add_42/U72/ZN (NAND2_X1)     0.04       0.48 r
  path/genblk1[13].path/path/add_42/U56/ZN (NAND3_X1)     0.04       0.53 f
  path/genblk1[13].path/path/add_42/U142/ZN (NAND2_X1)
                                                          0.04       0.56 r
  path/genblk1[13].path/path/add_42/U86/ZN (NAND3_X1)     0.04       0.61 f
  path/genblk1[13].path/path/add_42/U167/ZN (NAND2_X1)
                                                          0.04       0.64 r
  path/genblk1[13].path/path/add_42/U87/ZN (NAND3_X1)     0.04       0.68 f
  path/genblk1[13].path/path/add_42/U181/ZN (NAND2_X1)
                                                          0.03       0.72 r
  path/genblk1[13].path/path/add_42/U184/ZN (NAND3_X1)
                                                          0.03       0.75 f
  path/genblk1[13].path/path/add_42/U1_9/CO (FA_X1)       0.10       0.85 f
  path/genblk1[13].path/path/add_42/U156/ZN (NAND2_X1)
                                                          0.04       0.89 r
  path/genblk1[13].path/path/add_42/U84/ZN (NAND3_X1)     0.04       0.93 f
  path/genblk1[13].path/path/add_42/U124/ZN (NAND2_X1)
                                                          0.04       0.97 r
  path/genblk1[13].path/path/add_42/U1/ZN (NAND3_X1)      0.04       1.01 f
  path/genblk1[13].path/path/add_42/U59/ZN (NAND2_X1)     0.03       1.04 r
  path/genblk1[13].path/path/add_42/U62/ZN (NAND3_X1)     0.04       1.09 f
  path/genblk1[13].path/path/add_42/U47/ZN (NAND2_X1)     0.04       1.12 r
  path/genblk1[13].path/path/add_42/U49/ZN (NAND3_X1)     0.05       1.17 f
  path/genblk1[13].path/path/add_42/U11/ZN (NAND2_X1)     0.04       1.20 r
  path/genblk1[13].path/path/add_42/U13/ZN (NAND3_X1)     0.05       1.25 f
  path/genblk1[13].path/path/add_42/U21/ZN (NAND2_X1)     0.04       1.29 r
  path/genblk1[13].path/path/add_42/U23/ZN (NAND3_X1)     0.05       1.33 f
  path/genblk1[13].path/path/add_42/U137/ZN (NAND2_X1)
                                                          0.04       1.37 r
  path/genblk1[13].path/path/add_42/U85/ZN (NAND3_X1)     0.04       1.42 f
  path/genblk1[13].path/path/add_42/U161/ZN (NAND2_X1)
                                                          0.04       1.45 r
  path/genblk1[13].path/path/add_42/U82/ZN (NAND3_X1)     0.04       1.49 f
  path/genblk1[13].path/path/add_42/U175/ZN (NAND2_X1)
                                                          0.04       1.53 r
  path/genblk1[13].path/path/add_42/U83/ZN (NAND3_X1)     0.04       1.57 f
  path/genblk1[13].path/path/add_42/U149/ZN (NAND2_X1)
                                                          0.04       1.61 r
  path/genblk1[13].path/path/add_42/U75/ZN (NAND3_X1)     0.04       1.65 f
  path/genblk1[13].path/path/add_42/U112/ZN (NAND2_X1)
                                                          0.03       1.68 r
  path/genblk1[13].path/path/add_42/U115/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[13].path/path/add_42/U119/ZN (NAND2_X1)
                                                          0.04       1.76 r
  path/genblk1[13].path/path/add_42/U121/ZN (NAND3_X1)
                                                          0.05       1.81 f
  path/genblk1[13].path/path/add_42/U27/ZN (NAND2_X1)     0.04       1.84 r
  path/genblk1[13].path/path/add_42/U29/ZN (NAND3_X1)     0.05       1.89 f
  path/genblk1[13].path/path/add_42/U41/ZN (NAND2_X1)     0.04       1.93 r
  path/genblk1[13].path/path/add_42/U43/ZN (NAND3_X1)     0.05       1.97 f
  path/genblk1[13].path/path/add_42/U5/ZN (NAND2_X1)      0.04       2.01 r
  path/genblk1[13].path/path/add_42/U7/ZN (NAND3_X1)      0.05       2.06 f
  path/genblk1[13].path/path/add_42/U79/ZN (NAND2_X1)     0.04       2.09 r
  path/genblk1[13].path/path/add_42/U81/ZN (NAND3_X1)     0.05       2.14 f
  path/genblk1[13].path/path/add_42/U91/ZN (NAND2_X1)     0.04       2.18 r
  path/genblk1[13].path/path/add_42/U93/ZN (NAND3_X1)     0.04       2.22 f
  path/genblk1[13].path/path/add_42/U188/ZN (NAND2_X1)
                                                          0.04       2.27 r
  path/genblk1[13].path/path/add_42/U190/ZN (NAND3_X1)
                                                          0.04       2.30 f
  path/genblk1[13].path/path/add_42/U194/ZN (NAND2_X1)
                                                          0.04       2.34 r
  path/genblk1[13].path/path/add_42/U196/ZN (NAND3_X1)
                                                          0.04       2.38 f
  path/genblk1[13].path/path/add_42/U102/ZN (NAND2_X1)
                                                          0.04       2.42 r
  path/genblk1[13].path/path/add_42/U103/ZN (NAND3_X1)
                                                          0.04       2.46 f
  path/genblk1[13].path/path/add_42/U108/ZN (NAND2_X1)
                                                          0.03       2.49 r
  path/genblk1[13].path/path/add_42/U109/ZN (NAND3_X1)
                                                          0.04       2.52 f
  path/genblk1[13].path/path/add_42/U146/ZN (XNOR2_X1)
                                                          0.05       2.58 r
  path/genblk1[13].path/path/add_42/SUM[31] (mac_b16_g1_3_DW01_add_0)
                                                          0.00       2.58 r
  path/genblk1[13].path/path/out[31] (mac_b16_g1_3)       0.00       2.58 r
  path/genblk1[13].path/genblk1.Vec_y_Mem/data_in[31] (seqMemory_b32_SIZE1_3)
                                                          0.00       2.58 r
  path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/data_in[31] (memory_b32_SIZE1_LOGSIZE1_3)
                                                          0.00       2.58 r
  path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/U104/ZN (INV_X1)
                                                          0.02       2.60 f
  path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/U103/ZN (OAI22_X1)
                                                          0.05       2.65 r
  path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D (DFF_X1)
                                                          0.01       2.66 r
  data arrival time                                                  2.66

  clock clk (rise edge)                                   2.70       2.70
  clock network delay (ideal)                             0.00       2.70
  path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/CK (DFF_X1)
                                                          0.00       2.70 r
  library setup time                                     -0.04       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
