#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000024bbcd66300 .scope module, "alu_test" "alu_test" 2 26;
 .timescale 0 0;
v0000024bbd2bc8d0_0 .var/s "a", 3 0;
v0000024bbd2be810_0 .net/s "alu_out", 3 0, L_0000024bbd2c43f0;  1 drivers
v0000024bbd2be590_0 .net/s "alu_out_expected", 3 0, v0000024bbd2bcdd0_0;  1 drivers
v0000024bbd2bc6f0_0 .var/s "b", 3 0;
v0000024bbd2be630_0 .var "control", 2 0;
v0000024bbd2bc970_0 .var/i "i_a", 31 0;
v0000024bbd2be270_0 .var/i "i_b", 31 0;
v0000024bbd2be6d0_0 .var/i "i_control", 31 0;
S_0000024bbcc66a20 .scope module, "alu_to_test" "alu" 2 33, 3 238 0, S_0000024bbcd66300;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "control";
    .port_info 3 /OUTPUT 4 "res";
v0000024bbd2bd870_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  1 drivers
v0000024bbd2bcbf0_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  1 drivers
v0000024bbd2bd730_0 .net "control", 2 0, v0000024bbd2be630_0;  1 drivers
RS_0000024bbd0cf5d8 .resolv tri, L_0000024bbd34e4e0, L_0000024bbd34d210;
v0000024bbd2bd5f0_0 .net8 "cout4", 0 0, RS_0000024bbd0cf5d8;  2 drivers, strength-aware
RS_0000024bbd0d7528 .resolv tri, L_0000024bbd3551d0, L_0000024bbd355390;
v0000024bbd2bdd70_0 .net8 "cout5", 0 0, RS_0000024bbd0d7528;  2 drivers, strength-aware
o0000024bbd0f2168 .functor BUFZ 1, C4<z>; HiZ drive
v0000024bbd2bdff0_0 .net "pwr", 0 0, o0000024bbd0f2168;  0 drivers
v0000024bbd2bd0f0_0 .net "r0", 3 0, L_0000024bbd2bc470;  1 drivers
v0000024bbd2bdeb0_0 .net "r1", 3 0, L_0000024bbd2c1010;  1 drivers
v0000024bbd2bcc90_0 .net "r2", 3 0, L_0000024bbd2bfcb0;  1 drivers
v0000024bbd2be130_0 .net "r3", 3 0, L_0000024bbd2beef0;  1 drivers
v0000024bbd2be090_0 .net "r4", 3 0, L_0000024bbd2c04d0;  1 drivers
v0000024bbd2bcd30_0 .net "r5", 3 0, L_0000024bbd2c0110;  1 drivers
v0000024bbd2bc290_0 .net "r6", 3 0, L_0000024bbd2c2050;  1 drivers
v0000024bbd2bd550_0 .net "r7", 3 0, L_0000024bbd2c2eb0;  1 drivers
v0000024bbd2bd050_0 .net "res", 3 0, L_0000024bbd2c43f0;  alias, 1 drivers
RS_0000024bbd0f21c8 .resolv tri, L_0000024bbd3bd760, L_0000024bbd3beb80;
RS_0000024bbd0f22b8 .resolv tri, L_0000024bbd3bd7d0, L_0000024bbd3be950;
RS_0000024bbd0f23a8 .resolv tri, L_0000024bbd3bd920, L_0000024bbd3be090;
RS_0000024bbd0f2498 .resolv tri, L_0000024bbd3bd840, L_0000024bbd3be250;
L_0000024bbd2c2eb0 .concat8 [ 1 1 1 1], RS_0000024bbd0f21c8, RS_0000024bbd0f22b8, RS_0000024bbd0f23a8, RS_0000024bbd0f2498;
S_0000024bbca8e920 .scope module, "and1" "and_4bit" 3 244, 3 107 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "res";
v0000024bbd0a2240_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd0a1480_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
v0000024bbd0a1a20_0 .net "res", 3 0, L_0000024bbd2bc470;  alias, 1 drivers
L_0000024bbd2bc650 .part v0000024bbd2bc8d0_0, 0, 1;
L_0000024bbd2bd370 .part v0000024bbd2bc6f0_0, 0, 1;
L_0000024bbd2bd410 .part v0000024bbd2bc8d0_0, 1, 1;
L_0000024bbd2bc330 .part v0000024bbd2bc6f0_0, 1, 1;
L_0000024bbd2be310 .part v0000024bbd2bc8d0_0, 2, 1;
L_0000024bbd2be450 .part v0000024bbd2bc6f0_0, 2, 1;
L_0000024bbd2be770 .part v0000024bbd2bc8d0_0, 3, 1;
L_0000024bbd2be8b0 .part v0000024bbd2bc6f0_0, 3, 1;
RS_0000024bbd0c8378 .resolv tri, L_0000024bbd33d080, L_0000024bbd33dbe0;
RS_0000024bbd0c86a8 .resolv tri, L_0000024bbd33d160, L_0000024bbd33d240;
RS_0000024bbd0c89d8 .resolv tri, L_0000024bbd33e0b0, L_0000024bbd33e120;
RS_0000024bbd0c8d08 .resolv tri, L_0000024bbd33c8a0, L_0000024bbd33c910;
L_0000024bbd2bc470 .concat8 [ 1 1 1 1], RS_0000024bbd0c8378, RS_0000024bbd0c86a8, RS_0000024bbd0c89d8, RS_0000024bbd0c8d08;
S_0000024bbca8eab0 .scope module, "and1" "and_gate" 3 108, 3 29 0, S_0000024bbca8e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a2060_0 .net "a", 0 0, L_0000024bbd2bc650;  1 drivers
v0000024bbd0a3140_0 .net "b", 0 0, L_0000024bbd2bd370;  1 drivers
RS_0000024bbd0c8258 .resolv tri, L_0000024bbd33e350, L_0000024bbd33d010, L_0000024bbd33d0f0;
v0000024bbd0a1c00_0 .net8 "nand_out", 0 0, RS_0000024bbd0c8258;  3 drivers, strength-aware
v0000024bbd0a3500_0 .net8 "out", 0 0, RS_0000024bbd0c8378;  2 drivers, strength-aware
S_0000024bbcc5eb20 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbca8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd0994d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e350 .functor PMOS 1, L_0000024bbd0994d0, L_0000024bbd2bc650, C4<0>, C4<0>;
L_0000024bbd33d010 .functor PMOS 1, L_0000024bbd0994d0, L_0000024bbd2bd370, C4<0>, C4<0>;
L_0000024bbd098660 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33db00 .functor NMOS 1, L_0000024bbd098660, L_0000024bbd2bd370, C4<0>, C4<0>;
L_0000024bbd33d0f0 .functor NMOS 1, L_0000024bbd33db00, L_0000024bbd2bc650, C4<0>, C4<0>;
v0000024bbd09f5e0_0 .net "a", 0 0, L_0000024bbd2bc650;  alias, 1 drivers
v0000024bbd0a0da0_0 .net "b", 0 0, L_0000024bbd2bd370;  alias, 1 drivers
v0000024bbd0a0f80_0 .net8 "gnd", 0 0, L_0000024bbd098660;  1 drivers, strength-aware
v0000024bbd0a10c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd33db00;  1 drivers, strength-aware
v0000024bbd0a2f60_0 .net8 "out", 0 0, RS_0000024bbd0c8258;  alias, 3 drivers, strength-aware
v0000024bbd0a2ba0_0 .net8 "pwr", 0 0, L_0000024bbd0994d0;  1 drivers, strength-aware
S_0000024bbcc5ecb0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbca8eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd097f60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33d080 .functor PMOS 1, L_0000024bbd097f60, RS_0000024bbd0c8258, C4<0>, C4<0>;
L_0000024bbd097e80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33dbe0 .functor NMOS 1, L_0000024bbd097e80, RS_0000024bbd0c8258, C4<0>, C4<0>;
v0000024bbd0a21a0_0 .net8 "a", 0 0, RS_0000024bbd0c8258;  alias, 3 drivers, strength-aware
v0000024bbd0a3000_0 .net8 "gnd", 0 0, L_0000024bbd097e80;  1 drivers, strength-aware
v0000024bbd0a31e0_0 .net8 "out", 0 0, RS_0000024bbd0c8378;  alias, 2 drivers, strength-aware
v0000024bbd0a27e0_0 .net8 "pwr", 0 0, L_0000024bbd097f60;  1 drivers, strength-aware
S_0000024bbcc633e0 .scope module, "and2" "and_gate" 3 109, 3 29 0, S_0000024bbca8e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a1980_0 .net "a", 0 0, L_0000024bbd2bd410;  1 drivers
v0000024bbd0a30a0_0 .net "b", 0 0, L_0000024bbd2bc330;  1 drivers
RS_0000024bbd0c8588 .resolv tri, L_0000024bbd33d7f0, L_0000024bbd33da90, L_0000024bbd33dd30;
v0000024bbd0a1ca0_0 .net8 "nand_out", 0 0, RS_0000024bbd0c8588;  3 drivers, strength-aware
v0000024bbd0a18e0_0 .net8 "out", 0 0, RS_0000024bbd0c86a8;  2 drivers, strength-aware
S_0000024bbcc63570 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbcc633e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd0993f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33d7f0 .functor PMOS 1, L_0000024bbd0993f0, L_0000024bbd2bd410, C4<0>, C4<0>;
L_0000024bbd33da90 .functor PMOS 1, L_0000024bbd0993f0, L_0000024bbd2bc330, C4<0>, C4<0>;
L_0000024bbd098200 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33de10 .functor NMOS 1, L_0000024bbd098200, L_0000024bbd2bc330, C4<0>, C4<0>;
L_0000024bbd33dd30 .functor NMOS 1, L_0000024bbd33de10, L_0000024bbd2bd410, C4<0>, C4<0>;
v0000024bbd0a17a0_0 .net "a", 0 0, L_0000024bbd2bd410;  alias, 1 drivers
v0000024bbd0a3320_0 .net "b", 0 0, L_0000024bbd2bc330;  alias, 1 drivers
v0000024bbd0a2c40_0 .net8 "gnd", 0 0, L_0000024bbd098200;  1 drivers, strength-aware
v0000024bbd0a1840_0 .net8 "nmos1_out", 0 0, L_0000024bbd33de10;  1 drivers, strength-aware
v0000024bbd0a12a0_0 .net8 "out", 0 0, RS_0000024bbd0c8588;  alias, 3 drivers, strength-aware
v0000024bbd0a1d40_0 .net8 "pwr", 0 0, L_0000024bbd0993f0;  1 drivers, strength-aware
S_0000024bbcc45cc0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbcc633e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd099f50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33d160 .functor PMOS 1, L_0000024bbd099f50, RS_0000024bbd0c8588, C4<0>, C4<0>;
L_0000024bbd098890 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33d240 .functor NMOS 1, L_0000024bbd098890, RS_0000024bbd0c8588, C4<0>, C4<0>;
v0000024bbd0a2ce0_0 .net8 "a", 0 0, RS_0000024bbd0c8588;  alias, 3 drivers, strength-aware
v0000024bbd0a1160_0 .net8 "gnd", 0 0, L_0000024bbd098890;  1 drivers, strength-aware
v0000024bbd0a1f20_0 .net8 "out", 0 0, RS_0000024bbd0c86a8;  alias, 2 drivers, strength-aware
v0000024bbd0a2920_0 .net8 "pwr", 0 0, L_0000024bbd099f50;  1 drivers, strength-aware
S_0000024bbcc45e50 .scope module, "and3" "and_gate" 3 110, 3 29 0, S_0000024bbca8e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a26a0_0 .net "a", 0 0, L_0000024bbd2be310;  1 drivers
v0000024bbd0a1ac0_0 .net "b", 0 0, L_0000024bbd2be450;  1 drivers
RS_0000024bbd0c88b8 .resolv tri, L_0000024bbd33df60, L_0000024bbd33d390, L_0000024bbd33e040;
v0000024bbd0a1520_0 .net8 "nand_out", 0 0, RS_0000024bbd0c88b8;  3 drivers, strength-aware
v0000024bbd0a2ec0_0 .net8 "out", 0 0, RS_0000024bbd0c89d8;  2 drivers, strength-aware
S_0000024bbcc5bdf0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbcc45e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd099770 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33df60 .functor PMOS 1, L_0000024bbd099770, L_0000024bbd2be310, C4<0>, C4<0>;
L_0000024bbd33d390 .functor PMOS 1, L_0000024bbd099770, L_0000024bbd2be450, C4<0>, C4<0>;
L_0000024bbd09b0d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e430 .functor NMOS 1, L_0000024bbd09b0d0, L_0000024bbd2be450, C4<0>, C4<0>;
L_0000024bbd33e040 .functor NMOS 1, L_0000024bbd33e430, L_0000024bbd2be310, C4<0>, C4<0>;
v0000024bbd0a29c0_0 .net "a", 0 0, L_0000024bbd2be310;  alias, 1 drivers
v0000024bbd0a35a0_0 .net "b", 0 0, L_0000024bbd2be450;  alias, 1 drivers
v0000024bbd0a33c0_0 .net8 "gnd", 0 0, L_0000024bbd09b0d0;  1 drivers, strength-aware
v0000024bbd0a3460_0 .net8 "nmos1_out", 0 0, L_0000024bbd33e430;  1 drivers, strength-aware
v0000024bbd0a2600_0 .net8 "out", 0 0, RS_0000024bbd0c88b8;  alias, 3 drivers, strength-aware
v0000024bbd0a13e0_0 .net8 "pwr", 0 0, L_0000024bbd099770;  1 drivers, strength-aware
S_0000024bbcc5bf80 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbcc45e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09ab20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e0b0 .functor PMOS 1, L_0000024bbd09ab20, RS_0000024bbd0c88b8, C4<0>, C4<0>;
L_0000024bbd09aff0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e120 .functor NMOS 1, L_0000024bbd09aff0, RS_0000024bbd0c88b8, C4<0>, C4<0>;
v0000024bbd0a3280_0 .net8 "a", 0 0, RS_0000024bbd0c88b8;  alias, 3 drivers, strength-aware
v0000024bbd0a3820_0 .net8 "gnd", 0 0, L_0000024bbd09aff0;  1 drivers, strength-aware
v0000024bbd0a3640_0 .net8 "out", 0 0, RS_0000024bbd0c89d8;  alias, 2 drivers, strength-aware
v0000024bbd0a24c0_0 .net8 "pwr", 0 0, L_0000024bbd09ab20;  1 drivers, strength-aware
S_0000024bbcc74f20 .scope module, "and4" "and_gate" 3 111, 3 29 0, S_0000024bbca8e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a1200_0 .net "a", 0 0, L_0000024bbd2be770;  1 drivers
v0000024bbd0a2a60_0 .net "b", 0 0, L_0000024bbd2be8b0;  1 drivers
RS_0000024bbd0c8be8 .resolv tri, L_0000024bbd33e190, L_0000024bbd33e270, L_0000024bbd33e3c0;
v0000024bbd0a1340_0 .net8 "nand_out", 0 0, RS_0000024bbd0c8be8;  3 drivers, strength-aware
v0000024bbd0a2100_0 .net8 "out", 0 0, RS_0000024bbd0c8d08;  2 drivers, strength-aware
S_0000024bbcc750b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbcc74f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09a9d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e190 .functor PMOS 1, L_0000024bbd09a9d0, L_0000024bbd2be770, C4<0>, C4<0>;
L_0000024bbd33e270 .functor PMOS 1, L_0000024bbd09a9d0, L_0000024bbd2be8b0, C4<0>, C4<0>;
L_0000024bbd099b60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e2e0 .functor NMOS 1, L_0000024bbd099b60, L_0000024bbd2be8b0, C4<0>, C4<0>;
L_0000024bbd33e3c0 .functor NMOS 1, L_0000024bbd33e2e0, L_0000024bbd2be770, C4<0>, C4<0>;
v0000024bbd0a2880_0 .net "a", 0 0, L_0000024bbd2be770;  alias, 1 drivers
v0000024bbd0a1b60_0 .net "b", 0 0, L_0000024bbd2be8b0;  alias, 1 drivers
v0000024bbd0a1de0_0 .net8 "gnd", 0 0, L_0000024bbd099b60;  1 drivers, strength-aware
v0000024bbd0a1e80_0 .net8 "nmos1_out", 0 0, L_0000024bbd33e2e0;  1 drivers, strength-aware
v0000024bbd0a2e20_0 .net8 "out", 0 0, RS_0000024bbd0c8be8;  alias, 3 drivers, strength-aware
v0000024bbd0a36e0_0 .net8 "pwr", 0 0, L_0000024bbd09a9d0;  1 drivers, strength-aware
S_0000024bbd11ece0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbcc74f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd099d20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33c8a0 .functor PMOS 1, L_0000024bbd099d20, RS_0000024bbd0c8be8, C4<0>, C4<0>;
L_0000024bbd09a7a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33c910 .functor NMOS 1, L_0000024bbd09a7a0, RS_0000024bbd0c8be8, C4<0>, C4<0>;
v0000024bbd0a1fc0_0 .net8 "a", 0 0, RS_0000024bbd0c8be8;  alias, 3 drivers, strength-aware
v0000024bbd0a15c0_0 .net8 "gnd", 0 0, L_0000024bbd09a7a0;  1 drivers, strength-aware
v0000024bbd0a3780_0 .net8 "out", 0 0, RS_0000024bbd0c8d08;  alias, 2 drivers, strength-aware
v0000024bbd0a38c0_0 .net8 "pwr", 0 0, L_0000024bbd099d20;  1 drivers, strength-aware
S_0000024bbd11e1f0 .scope module, "fa10" "full_adder_4bit" 3 253, 3 86 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd1365e0_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd135140_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
RS_0000024bbd0c9758 .resolv tri, L_0000024bbd3493f0, L_0000024bbd347e10;
v0000024bbd135aa0_0 .net8 "c1", 0 0, RS_0000024bbd0c9758;  2 drivers, strength-aware
RS_0000024bbd0cb6d8 .resolv tri, L_0000024bbd34b290, L_0000024bbd34a110;
v0000024bbd1341a0_0 .net8 "c2", 0 0, RS_0000024bbd0cb6d8;  2 drivers, strength-aware
RS_0000024bbd0cd658 .resolv tri, L_0000024bbd34b990, L_0000024bbd34ce90;
v0000024bbd134100_0 .net8 "c3", 0 0, RS_0000024bbd0cd658;  2 drivers, strength-aware
L_0000024bbd366058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd134600_0 .net "cin", 0 0, L_0000024bbd366058;  1 drivers
v0000024bbd136720_0 .net8 "cout", 0 0, RS_0000024bbd0cf5d8;  alias, 2 drivers, strength-aware
v0000024bbd134f60_0 .net "sum", 3 0, L_0000024bbd2c04d0;  alias, 1 drivers
L_0000024bbd2c0a70 .part v0000024bbd2bc8d0_0, 0, 1;
L_0000024bbd2bf850 .part v0000024bbd2bc6f0_0, 0, 1;
L_0000024bbd2bf2b0 .part v0000024bbd2bc8d0_0, 1, 1;
L_0000024bbd2bef90 .part v0000024bbd2bc6f0_0, 1, 1;
L_0000024bbd2bfb70 .part v0000024bbd2bc8d0_0, 2, 1;
L_0000024bbd2c0b10 .part v0000024bbd2bc6f0_0, 2, 1;
L_0000024bbd2bed10 .part v0000024bbd2bc8d0_0, 3, 1;
L_0000024bbd2bebd0 .part v0000024bbd2bc6f0_0, 3, 1;
RS_0000024bbd0cac58 .resolv tri, L_0000024bbd3406c0, L_0000024bbd3418b0;
RS_0000024bbd0ccbd8 .resolv tri, L_0000024bbd3483c0, L_0000024bbd349540;
RS_0000024bbd0ceb58 .resolv tri, L_0000024bbd34a2d0, L_0000024bbd34a490;
RS_0000024bbd0d0ad8 .resolv tri, L_0000024bbd34c5d0, L_0000024bbd34bae0;
L_0000024bbd2c04d0 .concat8 [ 1 1 1 1], RS_0000024bbd0cac58, RS_0000024bbd0ccbd8, RS_0000024bbd0ceb58, RS_0000024bbd0d0ad8;
S_0000024bbd11e9c0 .scope module, "fa0" "full_adder" 3 88, 3 75 0, S_0000024bbd11e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd0aad00_0 .net "a", 0 0, L_0000024bbd2c0a70;  1 drivers
v0000024bbd0aa300_0 .net "b", 0 0, L_0000024bbd2bf850;  1 drivers
v0000024bbd0a8be0_0 .net "cin", 0 0, L_0000024bbd366058;  alias, 1 drivers
v0000024bbd0aac60_0 .net8 "cout", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
v0000024bbd0a9e00_0 .net8 "sum", 0 0, RS_0000024bbd0cac58;  2 drivers, strength-aware
RS_0000024bbd0c92d8 .resolv tri, L_0000024bbd340880, L_0000024bbd341220;
v0000024bbd0a8c80_0 .net8 "w1", 0 0, RS_0000024bbd0c92d8;  2 drivers, strength-aware
RS_0000024bbd0c9158 .resolv tri, L_0000024bbd341df0, L_0000024bbd341d80;
v0000024bbd0a8d20_0 .net8 "w2", 0 0, RS_0000024bbd0c9158;  2 drivers, strength-aware
RS_0000024bbd0c9488 .resolv tri, L_0000024bbd3492a0, L_0000024bbd347da0;
v0000024bbd0aa4e0_0 .net8 "w3", 0 0, RS_0000024bbd0c9488;  2 drivers, strength-aware
S_0000024bbd11e830 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd11e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a5760_0 .net "a", 0 0, L_0000024bbd2c0a70;  alias, 1 drivers
v0000024bbd0a53a0_0 .net "b", 0 0, L_0000024bbd2bf850;  alias, 1 drivers
RS_0000024bbd0c9038 .resolv tri, L_0000024bbd341920, L_0000024bbd341b50, L_0000024bbd341ed0;
v0000024bbd0a5620_0 .net8 "nand_out", 0 0, RS_0000024bbd0c9038;  3 drivers, strength-aware
v0000024bbd0a4900_0 .net8 "out", 0 0, RS_0000024bbd0c9158;  alias, 2 drivers, strength-aware
S_0000024bbd11e060 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd11e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095870 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341920 .functor PMOS 1, L_0000024bbd095870, L_0000024bbd2c0a70, C4<0>, C4<0>;
L_0000024bbd341b50 .functor PMOS 1, L_0000024bbd095870, L_0000024bbd2bf850, C4<0>, C4<0>;
L_0000024bbd0953a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341ca0 .functor NMOS 1, L_0000024bbd0953a0, L_0000024bbd2bf850, C4<0>, C4<0>;
L_0000024bbd341ed0 .functor NMOS 1, L_0000024bbd341ca0, L_0000024bbd2c0a70, C4<0>, C4<0>;
v0000024bbd0a1660_0 .net "a", 0 0, L_0000024bbd2c0a70;  alias, 1 drivers
v0000024bbd0a1700_0 .net "b", 0 0, L_0000024bbd2bf850;  alias, 1 drivers
v0000024bbd0a22e0_0 .net8 "gnd", 0 0, L_0000024bbd0953a0;  1 drivers, strength-aware
v0000024bbd0a2380_0 .net8 "nmos1_out", 0 0, L_0000024bbd341ca0;  1 drivers, strength-aware
v0000024bbd0a2420_0 .net8 "out", 0 0, RS_0000024bbd0c9038;  alias, 3 drivers, strength-aware
v0000024bbd0a2560_0 .net8 "pwr", 0 0, L_0000024bbd095870;  1 drivers, strength-aware
S_0000024bbd11e380 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd11e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0947d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341df0 .functor PMOS 1, L_0000024bbd0947d0, RS_0000024bbd0c9038, C4<0>, C4<0>;
L_0000024bbd094990 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341d80 .functor NMOS 1, L_0000024bbd094990, RS_0000024bbd0c9038, C4<0>, C4<0>;
v0000024bbd0a2740_0 .net8 "a", 0 0, RS_0000024bbd0c9038;  alias, 3 drivers, strength-aware
v0000024bbd0a2b00_0 .net8 "gnd", 0 0, L_0000024bbd094990;  1 drivers, strength-aware
v0000024bbd0a2d80_0 .net8 "out", 0 0, RS_0000024bbd0c9158;  alias, 2 drivers, strength-aware
v0000024bbd0a4c20_0 .net8 "pwr", 0 0, L_0000024bbd0947d0;  1 drivers, strength-aware
S_0000024bbd11ee70 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd11e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a4540_0 .net "a", 0 0, L_0000024bbd366058;  alias, 1 drivers
v0000024bbd0a4360_0 .net8 "b", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0c9368 .resolv tri, L_0000024bbd341e60, L_0000024bbd341d10, L_0000024bbd348c80;
v0000024bbd0a49a0_0 .net8 "nand_out", 0 0, RS_0000024bbd0c9368;  3 drivers, strength-aware
v0000024bbd0a5e40_0 .net8 "out", 0 0, RS_0000024bbd0c9488;  alias, 2 drivers, strength-aware
S_0000024bbd11eb50 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd11ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095100 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341e60 .functor PMOS 1, L_0000024bbd095100, L_0000024bbd366058, C4<0>, C4<0>;
L_0000024bbd341d10 .functor PMOS 1, L_0000024bbd095100, RS_0000024bbd0c92d8, C4<0>, C4<0>;
L_0000024bbd094fb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341f40 .functor NMOS 1, L_0000024bbd094fb0, RS_0000024bbd0c92d8, C4<0>, C4<0>;
L_0000024bbd348c80 .functor NMOS 1, L_0000024bbd341f40, L_0000024bbd366058, C4<0>, C4<0>;
v0000024bbd0a5ee0_0 .net "a", 0 0, L_0000024bbd366058;  alias, 1 drivers
v0000024bbd0a6020_0 .net8 "b", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
v0000024bbd0a45e0_0 .net8 "gnd", 0 0, L_0000024bbd094fb0;  1 drivers, strength-aware
v0000024bbd0a5d00_0 .net8 "nmos1_out", 0 0, L_0000024bbd341f40;  1 drivers, strength-aware
v0000024bbd0a5da0_0 .net8 "out", 0 0, RS_0000024bbd0c9368;  alias, 3 drivers, strength-aware
v0000024bbd0a3a00_0 .net8 "pwr", 0 0, L_0000024bbd095100;  1 drivers, strength-aware
S_0000024bbd11e510 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd11ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd094c30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3492a0 .functor PMOS 1, L_0000024bbd094c30, RS_0000024bbd0c9368, C4<0>, C4<0>;
L_0000024bbd0956b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347da0 .functor NMOS 1, L_0000024bbd0956b0, RS_0000024bbd0c9368, C4<0>, C4<0>;
v0000024bbd0a3fa0_0 .net8 "a", 0 0, RS_0000024bbd0c9368;  alias, 3 drivers, strength-aware
v0000024bbd0a5b20_0 .net8 "gnd", 0 0, L_0000024bbd0956b0;  1 drivers, strength-aware
v0000024bbd0a5440_0 .net8 "out", 0 0, RS_0000024bbd0c9488;  alias, 2 drivers, strength-aware
v0000024bbd0a4040_0 .net8 "pwr", 0 0, L_0000024bbd094c30;  1 drivers, strength-aware
S_0000024bbd11e6a0 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd11e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a54e0_0 .net8 "a", 0 0, RS_0000024bbd0c9158;  alias, 2 drivers, strength-aware
v0000024bbd0a4a40_0 .net8 "b", 0 0, RS_0000024bbd0c9488;  alias, 2 drivers, strength-aware
RS_0000024bbd0c9608 .resolv tri, L_0000024bbd348660, L_0000024bbd348190, L_0000024bbd3490e0;
v0000024bbd0a4400_0 .net8 "nor_out", 0 0, RS_0000024bbd0c9608;  3 drivers, strength-aware
v0000024bbd0a5580_0 .net8 "out", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
S_0000024bbd11f840 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd11e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd094450 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3485f0 .functor PMOS 1, L_0000024bbd094450, RS_0000024bbd0c9158, C4<0>, C4<0>;
L_0000024bbd348660 .functor PMOS 1, L_0000024bbd3485f0, RS_0000024bbd0c9488, C4<0>, C4<0>;
L_0000024bbd095cd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348190 .functor NMOS 1, L_0000024bbd095cd0, RS_0000024bbd0c9158, C4<0>, C4<0>;
L_0000024bbd3490e0 .functor NMOS 1, L_0000024bbd095cd0, RS_0000024bbd0c9488, C4<0>, C4<0>;
v0000024bbd0a4d60_0 .net8 "a", 0 0, RS_0000024bbd0c9158;  alias, 2 drivers, strength-aware
v0000024bbd0a4680_0 .net8 "b", 0 0, RS_0000024bbd0c9488;  alias, 2 drivers, strength-aware
v0000024bbd0a56c0_0 .net8 "gnd", 0 0, L_0000024bbd095cd0;  1 drivers, strength-aware
v0000024bbd0a40e0_0 .net8 "out", 0 0, RS_0000024bbd0c9608;  alias, 3 drivers, strength-aware
v0000024bbd0a5800_0 .net8 "pmos1_out", 0 0, L_0000024bbd3485f0;  1 drivers, strength-aware
v0000024bbd0a3aa0_0 .net8 "pwr", 0 0, L_0000024bbd094450;  1 drivers, strength-aware
S_0000024bbd11f6b0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd11e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0948b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3493f0 .functor PMOS 1, L_0000024bbd0948b0, RS_0000024bbd0c9608, C4<0>, C4<0>;
L_0000024bbd094610 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347e10 .functor NMOS 1, L_0000024bbd094610, RS_0000024bbd0c9608, C4<0>, C4<0>;
v0000024bbd0a5300_0 .net8 "a", 0 0, RS_0000024bbd0c9608;  alias, 3 drivers, strength-aware
v0000024bbd0a3be0_0 .net8 "gnd", 0 0, L_0000024bbd094610;  1 drivers, strength-aware
v0000024bbd0a3b40_0 .net8 "out", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
v0000024bbd0a3c80_0 .net8 "pwr", 0 0, L_0000024bbd0948b0;  1 drivers, strength-aware
S_0000024bbd120650 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd11e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a6ac0_0 .net "a", 0 0, L_0000024bbd2c0a70;  alias, 1 drivers
v0000024bbd0a7380_0 .net "b", 0 0, L_0000024bbd2bf850;  alias, 1 drivers
v0000024bbd0a8500_0 .net8 "out", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0c9ba8 .resolv tri, L_0000024bbd3411b0, L_0000024bbd3417d0;
v0000024bbd0a85a0_0 .net8 "w1", 0 0, RS_0000024bbd0c9ba8;  2 drivers, strength-aware
RS_0000024bbd0c98a8 .resolv tri, L_0000024bbd341a70, L_0000024bbd3409d0;
v0000024bbd0a6340_0 .net8 "w2", 0 0, RS_0000024bbd0c98a8;  2 drivers, strength-aware
RS_0000024bbd0c9a58 .resolv tri, L_0000024bbd341ae0, L_0000024bbd340960;
v0000024bbd0a6520_0 .net8 "w3", 0 0, RS_0000024bbd0c9a58;  2 drivers, strength-aware
RS_0000024bbd0c9d58 .resolv tri, L_0000024bbd340180, L_0000024bbd3401f0;
v0000024bbd0a7e20_0 .net8 "w4", 0 0, RS_0000024bbd0c9d58;  2 drivers, strength-aware
S_0000024bbd120970 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd120650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a59e0_0 .net "a", 0 0, L_0000024bbd2c0a70;  alias, 1 drivers
v0000024bbd0a42c0_0 .net8 "b", 0 0, RS_0000024bbd0c98a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0c9938 .resolv tri, L_0000024bbd340a40, L_0000024bbd340570, L_0000024bbd341370;
v0000024bbd0a3dc0_0 .net8 "nand_out", 0 0, RS_0000024bbd0c9938;  3 drivers, strength-aware
v0000024bbd0a5a80_0 .net8 "out", 0 0, RS_0000024bbd0c9a58;  alias, 2 drivers, strength-aware
S_0000024bbd11f070 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd120970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09b1b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340a40 .functor PMOS 1, L_0000024bbd09b1b0, L_0000024bbd2c0a70, C4<0>, C4<0>;
L_0000024bbd340570 .functor PMOS 1, L_0000024bbd09b1b0, RS_0000024bbd0c98a8, C4<0>, C4<0>;
L_0000024bbd09b760 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340d50 .functor NMOS 1, L_0000024bbd09b760, RS_0000024bbd0c98a8, C4<0>, C4<0>;
L_0000024bbd341370 .functor NMOS 1, L_0000024bbd340d50, L_0000024bbd2c0a70, C4<0>, C4<0>;
v0000024bbd0a5120_0 .net "a", 0 0, L_0000024bbd2c0a70;  alias, 1 drivers
v0000024bbd0a5f80_0 .net8 "b", 0 0, RS_0000024bbd0c98a8;  alias, 2 drivers, strength-aware
v0000024bbd0a5bc0_0 .net8 "gnd", 0 0, L_0000024bbd09b760;  1 drivers, strength-aware
v0000024bbd0a5c60_0 .net8 "nmos1_out", 0 0, L_0000024bbd340d50;  1 drivers, strength-aware
v0000024bbd0a4e00_0 .net8 "out", 0 0, RS_0000024bbd0c9938;  alias, 3 drivers, strength-aware
v0000024bbd0a3d20_0 .net8 "pwr", 0 0, L_0000024bbd09b1b0;  1 drivers, strength-aware
S_0000024bbd11fe80 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd120970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09b450 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341ae0 .functor PMOS 1, L_0000024bbd09b450, RS_0000024bbd0c9938, C4<0>, C4<0>;
L_0000024bbd09b370 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340960 .functor NMOS 1, L_0000024bbd09b370, RS_0000024bbd0c9938, C4<0>, C4<0>;
v0000024bbd0a58a0_0 .net8 "a", 0 0, RS_0000024bbd0c9938;  alias, 3 drivers, strength-aware
v0000024bbd0a60c0_0 .net8 "gnd", 0 0, L_0000024bbd09b370;  1 drivers, strength-aware
v0000024bbd0a5940_0 .net8 "out", 0 0, RS_0000024bbd0c9a58;  alias, 2 drivers, strength-aware
v0000024bbd0a3f00_0 .net8 "pwr", 0 0, L_0000024bbd09b450;  1 drivers, strength-aware
S_0000024bbd11f520 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd120650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a4fe0_0 .net8 "a", 0 0, RS_0000024bbd0c9ba8;  alias, 2 drivers, strength-aware
v0000024bbd0a4b80_0 .net "b", 0 0, L_0000024bbd2bf850;  alias, 1 drivers
RS_0000024bbd0c9c38 .resolv tri, L_0000024bbd340730, L_0000024bbd340490, L_0000024bbd340b20;
v0000024bbd0a4cc0_0 .net8 "nand_out", 0 0, RS_0000024bbd0c9c38;  3 drivers, strength-aware
v0000024bbd0a4ea0_0 .net8 "out", 0 0, RS_0000024bbd0c9d58;  alias, 2 drivers, strength-aware
S_0000024bbd120330 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd11f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09bc30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340730 .functor PMOS 1, L_0000024bbd09bc30, RS_0000024bbd0c9ba8, C4<0>, C4<0>;
L_0000024bbd340490 .functor PMOS 1, L_0000024bbd09bc30, L_0000024bbd2bf850, C4<0>, C4<0>;
L_0000024bbd09b610 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3415a0 .functor NMOS 1, L_0000024bbd09b610, L_0000024bbd2bf850, C4<0>, C4<0>;
L_0000024bbd340b20 .functor NMOS 1, L_0000024bbd3415a0, RS_0000024bbd0c9ba8, C4<0>, C4<0>;
v0000024bbd0a44a0_0 .net8 "a", 0 0, RS_0000024bbd0c9ba8;  alias, 2 drivers, strength-aware
v0000024bbd0a4720_0 .net "b", 0 0, L_0000024bbd2bf850;  alias, 1 drivers
v0000024bbd0a47c0_0 .net8 "gnd", 0 0, L_0000024bbd09b610;  1 drivers, strength-aware
v0000024bbd0a4ae0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3415a0;  1 drivers, strength-aware
v0000024bbd0a3960_0 .net8 "out", 0 0, RS_0000024bbd0c9c38;  alias, 3 drivers, strength-aware
v0000024bbd0a3e60_0 .net8 "pwr", 0 0, L_0000024bbd09bc30;  1 drivers, strength-aware
S_0000024bbd11f9d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd11f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09b7d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340180 .functor PMOS 1, L_0000024bbd09b7d0, RS_0000024bbd0c9c38, C4<0>, C4<0>;
L_0000024bbd09b4c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3401f0 .functor NMOS 1, L_0000024bbd09b4c0, RS_0000024bbd0c9c38, C4<0>, C4<0>;
v0000024bbd0a4180_0 .net8 "a", 0 0, RS_0000024bbd0c9c38;  alias, 3 drivers, strength-aware
v0000024bbd0a4220_0 .net8 "gnd", 0 0, L_0000024bbd09b4c0;  1 drivers, strength-aware
v0000024bbd0a5080_0 .net8 "out", 0 0, RS_0000024bbd0c9d58;  alias, 2 drivers, strength-aware
v0000024bbd0a4860_0 .net8 "pwr", 0 0, L_0000024bbd09b7d0;  1 drivers, strength-aware
S_0000024bbd11fb60 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd120650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09bae0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3411b0 .functor PMOS 1, L_0000024bbd09bae0, L_0000024bbd2c0a70, C4<0>, C4<0>;
L_0000024bbd09ba70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3417d0 .functor NMOS 1, L_0000024bbd09ba70, L_0000024bbd2c0a70, C4<0>, C4<0>;
v0000024bbd0a4f40_0 .net "a", 0 0, L_0000024bbd2c0a70;  alias, 1 drivers
v0000024bbd0a51c0_0 .net8 "gnd", 0 0, L_0000024bbd09ba70;  1 drivers, strength-aware
v0000024bbd0a5260_0 .net8 "out", 0 0, RS_0000024bbd0c9ba8;  alias, 2 drivers, strength-aware
v0000024bbd0a6980_0 .net8 "pwr", 0 0, L_0000024bbd09bae0;  1 drivers, strength-aware
S_0000024bbd120b00 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd120650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09bd80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341a70 .functor PMOS 1, L_0000024bbd09bd80, L_0000024bbd2bf850, C4<0>, C4<0>;
L_0000024bbd09bbc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3409d0 .functor NMOS 1, L_0000024bbd09bbc0, L_0000024bbd2bf850, C4<0>, C4<0>;
v0000024bbd0a6b60_0 .net "a", 0 0, L_0000024bbd2bf850;  alias, 1 drivers
v0000024bbd0a6a20_0 .net8 "gnd", 0 0, L_0000024bbd09bbc0;  1 drivers, strength-aware
v0000024bbd0a7f60_0 .net8 "out", 0 0, RS_0000024bbd0c98a8;  alias, 2 drivers, strength-aware
v0000024bbd0a7ba0_0 .net8 "pwr", 0 0, L_0000024bbd09bd80;  1 drivers, strength-aware
S_0000024bbd11fcf0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd120650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a6ca0_0 .net8 "a", 0 0, RS_0000024bbd0c9a58;  alias, 2 drivers, strength-aware
v0000024bbd0a6840_0 .net8 "b", 0 0, RS_0000024bbd0c9d58;  alias, 2 drivers, strength-aware
RS_0000024bbd0ca058 .resolv tri, L_0000024bbd340b90, L_0000024bbd340ce0, L_0000024bbd341450;
v0000024bbd0a62a0_0 .net8 "nor_out", 0 0, RS_0000024bbd0ca058;  3 drivers, strength-aware
v0000024bbd0a6d40_0 .net8 "out", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
S_0000024bbd120010 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd11fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09b5a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340260 .functor PMOS 1, L_0000024bbd09b5a0, RS_0000024bbd0c9a58, C4<0>, C4<0>;
L_0000024bbd340b90 .functor PMOS 1, L_0000024bbd340260, RS_0000024bbd0c9d58, C4<0>, C4<0>;
L_0000024bbd09b220 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340ce0 .functor NMOS 1, L_0000024bbd09b220, RS_0000024bbd0c9a58, C4<0>, C4<0>;
L_0000024bbd341450 .functor NMOS 1, L_0000024bbd09b220, RS_0000024bbd0c9d58, C4<0>, C4<0>;
v0000024bbd0a6fc0_0 .net8 "a", 0 0, RS_0000024bbd0c9a58;  alias, 2 drivers, strength-aware
v0000024bbd0a6160_0 .net8 "b", 0 0, RS_0000024bbd0c9d58;  alias, 2 drivers, strength-aware
v0000024bbd0a7ce0_0 .net8 "gnd", 0 0, L_0000024bbd09b220;  1 drivers, strength-aware
v0000024bbd0a7060_0 .net8 "out", 0 0, RS_0000024bbd0ca058;  alias, 3 drivers, strength-aware
v0000024bbd0a68e0_0 .net8 "pmos1_out", 0 0, L_0000024bbd340260;  1 drivers, strength-aware
v0000024bbd0a8820_0 .net8 "pwr", 0 0, L_0000024bbd09b5a0;  1 drivers, strength-aware
S_0000024bbd1207e0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd11fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09bed0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340880 .functor PMOS 1, L_0000024bbd09bed0, RS_0000024bbd0ca058, C4<0>, C4<0>;
L_0000024bbd09b290 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341220 .functor NMOS 1, L_0000024bbd09b290, RS_0000024bbd0ca058, C4<0>, C4<0>;
v0000024bbd0a79c0_0 .net8 "a", 0 0, RS_0000024bbd0ca058;  alias, 3 drivers, strength-aware
v0000024bbd0a6f20_0 .net8 "gnd", 0 0, L_0000024bbd09b290;  1 drivers, strength-aware
v0000024bbd0a6200_0 .net8 "out", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
v0000024bbd0a7740_0 .net8 "pwr", 0 0, L_0000024bbd09bed0;  1 drivers, strength-aware
S_0000024bbd1204c0 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd11e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a9680_0 .net8 "a", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
v0000024bbd0aa120_0 .net "b", 0 0, L_0000024bbd366058;  alias, 1 drivers
v0000024bbd0aa760_0 .net8 "out", 0 0, RS_0000024bbd0cac58;  alias, 2 drivers, strength-aware
RS_0000024bbd0ca658 .resolv tri, L_0000024bbd3402d0, L_0000024bbd340ea0;
v0000024bbd0a9cc0_0 .net8 "w1", 0 0, RS_0000024bbd0ca658;  2 drivers, strength-aware
RS_0000024bbd0ca358 .resolv tri, L_0000024bbd340c00, L_0000024bbd340f10;
v0000024bbd0a8aa0_0 .net8 "w2", 0 0, RS_0000024bbd0ca358;  2 drivers, strength-aware
RS_0000024bbd0ca508 .resolv tri, L_0000024bbd340c70, L_0000024bbd340ff0;
v0000024bbd0a8b40_0 .net8 "w3", 0 0, RS_0000024bbd0ca508;  2 drivers, strength-aware
RS_0000024bbd0ca808 .resolv tri, L_0000024bbd340650, L_0000024bbd340e30;
v0000024bbd0a8f00_0 .net8 "w4", 0 0, RS_0000024bbd0ca808;  2 drivers, strength-aware
S_0000024bbd1201a0 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd1204c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a6de0_0 .net8 "a", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
v0000024bbd0a6e80_0 .net8 "b", 0 0, RS_0000024bbd0ca358;  alias, 2 drivers, strength-aware
RS_0000024bbd0ca3e8 .resolv tri, L_0000024bbd340f80, L_0000024bbd341140, L_0000024bbd341680;
v0000024bbd0a6c00_0 .net8 "nand_out", 0 0, RS_0000024bbd0ca3e8;  3 drivers, strength-aware
v0000024bbd0a72e0_0 .net8 "out", 0 0, RS_0000024bbd0ca508;  alias, 2 drivers, strength-aware
S_0000024bbd120c90 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1201a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09be60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340f80 .functor PMOS 1, L_0000024bbd09be60, RS_0000024bbd0c92d8, C4<0>, C4<0>;
L_0000024bbd341140 .functor PMOS 1, L_0000024bbd09be60, RS_0000024bbd0ca358, C4<0>, C4<0>;
L_0000024bbd09b920 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3416f0 .functor NMOS 1, L_0000024bbd09b920, RS_0000024bbd0ca358, C4<0>, C4<0>;
L_0000024bbd341680 .functor NMOS 1, L_0000024bbd3416f0, RS_0000024bbd0c92d8, C4<0>, C4<0>;
v0000024bbd0a77e0_0 .net8 "a", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
v0000024bbd0a86e0_0 .net8 "b", 0 0, RS_0000024bbd0ca358;  alias, 2 drivers, strength-aware
v0000024bbd0a7ec0_0 .net8 "gnd", 0 0, L_0000024bbd09b920;  1 drivers, strength-aware
v0000024bbd0a6700_0 .net8 "nmos1_out", 0 0, L_0000024bbd3416f0;  1 drivers, strength-aware
v0000024bbd0a83c0_0 .net8 "out", 0 0, RS_0000024bbd0ca3e8;  alias, 3 drivers, strength-aware
v0000024bbd0a7d80_0 .net8 "pwr", 0 0, L_0000024bbd09be60;  1 drivers, strength-aware
S_0000024bbd120e20 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1201a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09bf40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340c70 .functor PMOS 1, L_0000024bbd09bf40, RS_0000024bbd0ca3e8, C4<0>, C4<0>;
L_0000024bbd09b300 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340ff0 .functor NMOS 1, L_0000024bbd09b300, RS_0000024bbd0ca3e8, C4<0>, C4<0>;
v0000024bbd0a88c0_0 .net8 "a", 0 0, RS_0000024bbd0ca3e8;  alias, 3 drivers, strength-aware
v0000024bbd0a67a0_0 .net8 "gnd", 0 0, L_0000024bbd09b300;  1 drivers, strength-aware
v0000024bbd0a63e0_0 .net8 "out", 0 0, RS_0000024bbd0ca508;  alias, 2 drivers, strength-aware
v0000024bbd0a7100_0 .net8 "pwr", 0 0, L_0000024bbd09bf40;  1 drivers, strength-aware
S_0000024bbd11f200 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd1204c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a7420_0 .net8 "a", 0 0, RS_0000024bbd0ca658;  alias, 2 drivers, strength-aware
v0000024bbd0a7240_0 .net "b", 0 0, L_0000024bbd366058;  alias, 1 drivers
RS_0000024bbd0ca6e8 .resolv tri, L_0000024bbd341300, L_0000024bbd3405e0, L_0000024bbd340dc0;
v0000024bbd0a74c0_0 .net8 "nand_out", 0 0, RS_0000024bbd0ca6e8;  3 drivers, strength-aware
v0000024bbd0a6660_0 .net8 "out", 0 0, RS_0000024bbd0ca808;  alias, 2 drivers, strength-aware
S_0000024bbd11f390 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd11f200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09c020 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341300 .functor PMOS 1, L_0000024bbd09c020, RS_0000024bbd0ca658, C4<0>, C4<0>;
L_0000024bbd3405e0 .functor PMOS 1, L_0000024bbd09c020, L_0000024bbd366058, C4<0>, C4<0>;
L_0000024bbd09bfb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340340 .functor NMOS 1, L_0000024bbd09bfb0, L_0000024bbd366058, C4<0>, C4<0>;
L_0000024bbd340dc0 .functor NMOS 1, L_0000024bbd340340, RS_0000024bbd0ca658, C4<0>, C4<0>;
v0000024bbd0a6480_0 .net8 "a", 0 0, RS_0000024bbd0ca658;  alias, 2 drivers, strength-aware
v0000024bbd0a8000_0 .net "b", 0 0, L_0000024bbd366058;  alias, 1 drivers
v0000024bbd0a7880_0 .net8 "gnd", 0 0, L_0000024bbd09bfb0;  1 drivers, strength-aware
v0000024bbd0a71a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd340340;  1 drivers, strength-aware
v0000024bbd0a7920_0 .net8 "out", 0 0, RS_0000024bbd0ca6e8;  alias, 3 drivers, strength-aware
v0000024bbd0a7a60_0 .net8 "pwr", 0 0, L_0000024bbd09c020;  1 drivers, strength-aware
S_0000024bbd122e30 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd11f200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0941b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340650 .functor PMOS 1, L_0000024bbd0941b0, RS_0000024bbd0ca6e8, C4<0>, C4<0>;
L_0000024bbd094a70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340e30 .functor NMOS 1, L_0000024bbd094a70, RS_0000024bbd0ca6e8, C4<0>, C4<0>;
v0000024bbd0a8140_0 .net8 "a", 0 0, RS_0000024bbd0ca6e8;  alias, 3 drivers, strength-aware
v0000024bbd0a8280_0 .net8 "gnd", 0 0, L_0000024bbd094a70;  1 drivers, strength-aware
v0000024bbd0a8780_0 .net8 "out", 0 0, RS_0000024bbd0ca808;  alias, 2 drivers, strength-aware
v0000024bbd0a8320_0 .net8 "pwr", 0 0, L_0000024bbd0941b0;  1 drivers, strength-aware
S_0000024bbd1216c0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd1204c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09bdf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3402d0 .functor PMOS 1, L_0000024bbd09bdf0, RS_0000024bbd0c92d8, C4<0>, C4<0>;
L_0000024bbd09b840 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340ea0 .functor NMOS 1, L_0000024bbd09b840, RS_0000024bbd0c92d8, C4<0>, C4<0>;
v0000024bbd0a7560_0 .net8 "a", 0 0, RS_0000024bbd0c92d8;  alias, 2 drivers, strength-aware
v0000024bbd0a65c0_0 .net8 "gnd", 0 0, L_0000024bbd09b840;  1 drivers, strength-aware
v0000024bbd0a7600_0 .net8 "out", 0 0, RS_0000024bbd0ca658;  alias, 2 drivers, strength-aware
v0000024bbd0a80a0_0 .net8 "pwr", 0 0, L_0000024bbd09bdf0;  1 drivers, strength-aware
S_0000024bbd122020 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd1204c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09b8b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340c00 .functor PMOS 1, L_0000024bbd09b8b0, L_0000024bbd366058, C4<0>, C4<0>;
L_0000024bbd09bca0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340f10 .functor NMOS 1, L_0000024bbd09bca0, L_0000024bbd366058, C4<0>, C4<0>;
v0000024bbd0a81e0_0 .net "a", 0 0, L_0000024bbd366058;  alias, 1 drivers
v0000024bbd0a7b00_0 .net8 "gnd", 0 0, L_0000024bbd09bca0;  1 drivers, strength-aware
v0000024bbd0a76a0_0 .net8 "out", 0 0, RS_0000024bbd0ca358;  alias, 2 drivers, strength-aware
v0000024bbd0a7c40_0 .net8 "pwr", 0 0, L_0000024bbd09b8b0;  1 drivers, strength-aware
S_0000024bbd121850 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd1204c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a9360_0 .net8 "a", 0 0, RS_0000024bbd0ca508;  alias, 2 drivers, strength-aware
v0000024bbd0aaee0_0 .net8 "b", 0 0, RS_0000024bbd0ca808;  alias, 2 drivers, strength-aware
RS_0000024bbd0cab08 .resolv tri, L_0000024bbd341760, L_0000024bbd341840, L_0000024bbd340500;
v0000024bbd0aa9e0_0 .net8 "nor_out", 0 0, RS_0000024bbd0cab08;  3 drivers, strength-aware
v0000024bbd0a92c0_0 .net8 "out", 0 0, RS_0000024bbd0cac58;  alias, 2 drivers, strength-aware
S_0000024bbd122660 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd121850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd0945a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341290 .functor PMOS 1, L_0000024bbd0945a0, RS_0000024bbd0ca508, C4<0>, C4<0>;
L_0000024bbd341760 .functor PMOS 1, L_0000024bbd341290, RS_0000024bbd0ca808, C4<0>, C4<0>;
L_0000024bbd094b50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341840 .functor NMOS 1, L_0000024bbd094b50, RS_0000024bbd0ca508, C4<0>, C4<0>;
L_0000024bbd340500 .functor NMOS 1, L_0000024bbd094b50, RS_0000024bbd0ca808, C4<0>, C4<0>;
v0000024bbd0a8460_0 .net8 "a", 0 0, RS_0000024bbd0ca508;  alias, 2 drivers, strength-aware
v0000024bbd0a8640_0 .net8 "b", 0 0, RS_0000024bbd0ca808;  alias, 2 drivers, strength-aware
v0000024bbd0a8a00_0 .net8 "gnd", 0 0, L_0000024bbd094b50;  1 drivers, strength-aware
v0000024bbd0a9f40_0 .net8 "out", 0 0, RS_0000024bbd0cab08;  alias, 3 drivers, strength-aware
v0000024bbd0aae40_0 .net8 "pmos1_out", 0 0, L_0000024bbd341290;  1 drivers, strength-aware
v0000024bbd0a94a0_0 .net8 "pwr", 0 0, L_0000024bbd0945a0;  1 drivers, strength-aware
S_0000024bbd121d00 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd121850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0958e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3406c0 .functor PMOS 1, L_0000024bbd0958e0, RS_0000024bbd0cab08, C4<0>, C4<0>;
L_0000024bbd095250 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3418b0 .functor NMOS 1, L_0000024bbd095250, RS_0000024bbd0cab08, C4<0>, C4<0>;
v0000024bbd0a9ae0_0 .net8 "a", 0 0, RS_0000024bbd0cab08;  alias, 3 drivers, strength-aware
v0000024bbd0a9b80_0 .net8 "gnd", 0 0, L_0000024bbd095250;  1 drivers, strength-aware
v0000024bbd0aa440_0 .net8 "out", 0 0, RS_0000024bbd0cac58;  alias, 2 drivers, strength-aware
v0000024bbd0a8960_0 .net8 "pwr", 0 0, L_0000024bbd0958e0;  1 drivers, strength-aware
S_0000024bbd122980 .scope module, "fa1" "full_adder" 3 89, 3 75 0, S_0000024bbd11e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd1281c0_0 .net "a", 0 0, L_0000024bbd2bf2b0;  1 drivers
v0000024bbd128260_0 .net "b", 0 0, L_0000024bbd2bef90;  1 drivers
v0000024bbd127d60_0 .net8 "cin", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
v0000024bbd128440_0 .net8 "cout", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
v0000024bbd129480_0 .net8 "sum", 0 0, RS_0000024bbd0ccbd8;  2 drivers, strength-aware
RS_0000024bbd0cb258 .resolv tri, L_0000024bbd349230, L_0000024bbd348e40;
v0000024bbd12a060_0 .net8 "w1", 0 0, RS_0000024bbd0cb258;  2 drivers, strength-aware
RS_0000024bbd0cb108 .resolv tri, L_0000024bbd348580, L_0000024bbd348820;
v0000024bbd127e00_0 .net8 "w2", 0 0, RS_0000024bbd0cb108;  2 drivers, strength-aware
RS_0000024bbd0cb408 .resolv tri, L_0000024bbd349850, L_0000024bbd349f50;
v0000024bbd127f40_0 .net8 "w3", 0 0, RS_0000024bbd0cb408;  2 drivers, strength-aware
S_0000024bbd1227f0 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd122980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a9ea0_0 .net "a", 0 0, L_0000024bbd2bf2b0;  alias, 1 drivers
v0000024bbd0a9400_0 .net "b", 0 0, L_0000024bbd2bef90;  alias, 1 drivers
RS_0000024bbd0cafe8 .resolv tri, L_0000024bbd3495b0, L_0000024bbd348350, L_0000024bbd3484a0;
v0000024bbd0a9040_0 .net8 "nand_out", 0 0, RS_0000024bbd0cafe8;  3 drivers, strength-aware
v0000024bbd0aa800_0 .net8 "out", 0 0, RS_0000024bbd0cb108;  alias, 2 drivers, strength-aware
S_0000024bbd1221b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1227f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095b10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3495b0 .functor PMOS 1, L_0000024bbd095b10, L_0000024bbd2bf2b0, C4<0>, C4<0>;
L_0000024bbd348350 .functor PMOS 1, L_0000024bbd095b10, L_0000024bbd2bef90, C4<0>, C4<0>;
L_0000024bbd094df0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348430 .functor NMOS 1, L_0000024bbd094df0, L_0000024bbd2bef90, C4<0>, C4<0>;
L_0000024bbd3484a0 .functor NMOS 1, L_0000024bbd348430, L_0000024bbd2bf2b0, C4<0>, C4<0>;
v0000024bbd0a9180_0 .net "a", 0 0, L_0000024bbd2bf2b0;  alias, 1 drivers
v0000024bbd0aada0_0 .net "b", 0 0, L_0000024bbd2bef90;  alias, 1 drivers
v0000024bbd0aa3a0_0 .net8 "gnd", 0 0, L_0000024bbd094df0;  1 drivers, strength-aware
v0000024bbd0a9860_0 .net8 "nmos1_out", 0 0, L_0000024bbd348430;  1 drivers, strength-aware
v0000024bbd0a8dc0_0 .net8 "out", 0 0, RS_0000024bbd0cafe8;  alias, 3 drivers, strength-aware
v0000024bbd0a8e60_0 .net8 "pwr", 0 0, L_0000024bbd095b10;  1 drivers, strength-aware
S_0000024bbd122b10 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1227f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd094300 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348580 .functor PMOS 1, L_0000024bbd094300, RS_0000024bbd0cafe8, C4<0>, C4<0>;
L_0000024bbd094290 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348820 .functor NMOS 1, L_0000024bbd094290, RS_0000024bbd0cafe8, C4<0>, C4<0>;
v0000024bbd0aaa80_0 .net8 "a", 0 0, RS_0000024bbd0cafe8;  alias, 3 drivers, strength-aware
v0000024bbd0ab020_0 .net8 "gnd", 0 0, L_0000024bbd094290;  1 drivers, strength-aware
v0000024bbd0a8fa0_0 .net8 "out", 0 0, RS_0000024bbd0cb108;  alias, 2 drivers, strength-aware
v0000024bbd0aa6c0_0 .net8 "pwr", 0 0, L_0000024bbd094300;  1 drivers, strength-aware
S_0000024bbd1213a0 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd122980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0a9720_0 .net8 "a", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
v0000024bbd0a97c0_0 .net8 "b", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
RS_0000024bbd0cb2e8 .resolv tri, L_0000024bbd3497e0, L_0000024bbd349620, L_0000024bbd349700;
v0000024bbd0a9900_0 .net8 "nand_out", 0 0, RS_0000024bbd0cb2e8;  3 drivers, strength-aware
v0000024bbd0a99a0_0 .net8 "out", 0 0, RS_0000024bbd0cb408;  alias, 2 drivers, strength-aware
S_0000024bbd122340 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1213a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095b80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3497e0 .functor PMOS 1, L_0000024bbd095b80, RS_0000024bbd0c9758, C4<0>, C4<0>;
L_0000024bbd349620 .functor PMOS 1, L_0000024bbd095b80, RS_0000024bbd0cb258, C4<0>, C4<0>;
L_0000024bbd0954f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348a50 .functor NMOS 1, L_0000024bbd0954f0, RS_0000024bbd0cb258, C4<0>, C4<0>;
L_0000024bbd349700 .functor NMOS 1, L_0000024bbd348a50, RS_0000024bbd0c9758, C4<0>, C4<0>;
v0000024bbd0a9540_0 .net8 "a", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
v0000024bbd0a95e0_0 .net8 "b", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
v0000024bbd0a90e0_0 .net8 "gnd", 0 0, L_0000024bbd0954f0;  1 drivers, strength-aware
v0000024bbd0aa620_0 .net8 "nmos1_out", 0 0, L_0000024bbd348a50;  1 drivers, strength-aware
v0000024bbd0aaf80_0 .net8 "out", 0 0, RS_0000024bbd0cb2e8;  alias, 3 drivers, strength-aware
v0000024bbd0aa8a0_0 .net8 "pwr", 0 0, L_0000024bbd095b80;  1 drivers, strength-aware
S_0000024bbd121080 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1213a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd095560 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349850 .functor PMOS 1, L_0000024bbd095560, RS_0000024bbd0cb2e8, C4<0>, C4<0>;
L_0000024bbd094e60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349f50 .functor NMOS 1, L_0000024bbd094e60, RS_0000024bbd0cb2e8, C4<0>, C4<0>;
v0000024bbd0aa580_0 .net8 "a", 0 0, RS_0000024bbd0cb2e8;  alias, 3 drivers, strength-aware
v0000024bbd0aa940_0 .net8 "gnd", 0 0, L_0000024bbd094e60;  1 drivers, strength-aware
v0000024bbd0a9220_0 .net8 "out", 0 0, RS_0000024bbd0cb408;  alias, 2 drivers, strength-aware
v0000024bbd0a9fe0_0 .net8 "pwr", 0 0, L_0000024bbd095560;  1 drivers, strength-aware
S_0000024bbd121e90 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd122980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0ab840_0 .net8 "a", 0 0, RS_0000024bbd0cb108;  alias, 2 drivers, strength-aware
v0000024bbd0ab980_0 .net8 "b", 0 0, RS_0000024bbd0cb408;  alias, 2 drivers, strength-aware
RS_0000024bbd0cb588 .resolv tri, L_0000024bbd34a9d0, L_0000024bbd34ab90, L_0000024bbd34ac00;
v0000024bbd0abb60_0 .net8 "nor_out", 0 0, RS_0000024bbd0cb588;  3 drivers, strength-aware
v0000024bbd0ab700_0 .net8 "out", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
S_0000024bbd1224d0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd121e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd094ed0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a650 .functor PMOS 1, L_0000024bbd094ed0, RS_0000024bbd0cb108, C4<0>, C4<0>;
L_0000024bbd34a9d0 .functor PMOS 1, L_0000024bbd34a650, RS_0000024bbd0cb408, C4<0>, C4<0>;
L_0000024bbd0944c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ab90 .functor NMOS 1, L_0000024bbd0944c0, RS_0000024bbd0cb108, C4<0>, C4<0>;
L_0000024bbd34ac00 .functor NMOS 1, L_0000024bbd0944c0, RS_0000024bbd0cb408, C4<0>, C4<0>;
v0000024bbd0a9a40_0 .net8 "a", 0 0, RS_0000024bbd0cb108;  alias, 2 drivers, strength-aware
v0000024bbd0a9d60_0 .net8 "b", 0 0, RS_0000024bbd0cb408;  alias, 2 drivers, strength-aware
v0000024bbd0ab0c0_0 .net8 "gnd", 0 0, L_0000024bbd0944c0;  1 drivers, strength-aware
v0000024bbd0aab20_0 .net8 "out", 0 0, RS_0000024bbd0cb588;  alias, 3 drivers, strength-aware
v0000024bbd0a9c20_0 .net8 "pmos1_out", 0 0, L_0000024bbd34a650;  1 drivers, strength-aware
v0000024bbd0aa080_0 .net8 "pwr", 0 0, L_0000024bbd094ed0;  1 drivers, strength-aware
S_0000024bbd121210 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd121e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd095020 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b290 .functor PMOS 1, L_0000024bbd095020, RS_0000024bbd0cb588, C4<0>, C4<0>;
L_0000024bbd094f40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a110 .functor NMOS 1, L_0000024bbd094f40, RS_0000024bbd0cb588, C4<0>, C4<0>;
v0000024bbd0aabc0_0 .net8 "a", 0 0, RS_0000024bbd0cb588;  alias, 3 drivers, strength-aware
v0000024bbd0aa1c0_0 .net8 "gnd", 0 0, L_0000024bbd094f40;  1 drivers, strength-aware
v0000024bbd0aa260_0 .net8 "out", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
v0000024bbd0ab8e0_0 .net8 "pwr", 0 0, L_0000024bbd095020;  1 drivers, strength-aware
S_0000024bbd122ca0 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd122980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd127680_0 .net "a", 0 0, L_0000024bbd2bf2b0;  alias, 1 drivers
v0000024bbd127040_0 .net "b", 0 0, L_0000024bbd2bef90;  alias, 1 drivers
v0000024bbd126320_0 .net8 "out", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
RS_0000024bbd0cbb28 .resolv tri, L_0000024bbd348ac0, L_0000024bbd348900;
v0000024bbd126460_0 .net8 "w1", 0 0, RS_0000024bbd0cbb28;  2 drivers, strength-aware
RS_0000024bbd0cb828 .resolv tri, L_0000024bbd3491c0, L_0000024bbd348c10;
v0000024bbd1263c0_0 .net8 "w2", 0 0, RS_0000024bbd0cb828;  2 drivers, strength-aware
RS_0000024bbd0cb9d8 .resolv tri, L_0000024bbd348f90, L_0000024bbd348890;
v0000024bbd125920_0 .net8 "w3", 0 0, RS_0000024bbd0cb9d8;  2 drivers, strength-aware
RS_0000024bbd0cbcd8 .resolv tri, L_0000024bbd349150, L_0000024bbd348b30;
v0000024bbd1274a0_0 .net8 "w4", 0 0, RS_0000024bbd0cbcd8;  2 drivers, strength-aware
S_0000024bbd121530 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd122ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd0abf20_0 .net "a", 0 0, L_0000024bbd2bf2b0;  alias, 1 drivers
v0000024bbd0ab7a0_0 .net8 "b", 0 0, RS_0000024bbd0cb828;  alias, 2 drivers, strength-aware
RS_0000024bbd0cb8b8 .resolv tri, L_0000024bbd347e80, L_0000024bbd347ef0, L_0000024bbd348970;
v0000024bbd0ab3e0_0 .net8 "nand_out", 0 0, RS_0000024bbd0cb8b8;  3 drivers, strength-aware
v0000024bbd0ab660_0 .net8 "out", 0 0, RS_0000024bbd0cb9d8;  alias, 2 drivers, strength-aware
S_0000024bbd1219e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd121530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095bf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347e80 .functor PMOS 1, L_0000024bbd095bf0, L_0000024bbd2bf2b0, C4<0>, C4<0>;
L_0000024bbd347ef0 .functor PMOS 1, L_0000024bbd095bf0, RS_0000024bbd0cb828, C4<0>, C4<0>;
L_0000024bbd094370 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347f60 .functor NMOS 1, L_0000024bbd094370, RS_0000024bbd0cb828, C4<0>, C4<0>;
L_0000024bbd348970 .functor NMOS 1, L_0000024bbd347f60, L_0000024bbd2bf2b0, C4<0>, C4<0>;
v0000024bbd0aba20_0 .net "a", 0 0, L_0000024bbd2bf2b0;  alias, 1 drivers
v0000024bbd0ab340_0 .net8 "b", 0 0, RS_0000024bbd0cb828;  alias, 2 drivers, strength-aware
v0000024bbd0abde0_0 .net8 "gnd", 0 0, L_0000024bbd094370;  1 drivers, strength-aware
v0000024bbd0abc00_0 .net8 "nmos1_out", 0 0, L_0000024bbd347f60;  1 drivers, strength-aware
v0000024bbd0ab5c0_0 .net8 "out", 0 0, RS_0000024bbd0cb8b8;  alias, 3 drivers, strength-aware
v0000024bbd0ab160_0 .net8 "pwr", 0 0, L_0000024bbd095bf0;  1 drivers, strength-aware
S_0000024bbd121b70 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd121530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd094760 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348f90 .functor PMOS 1, L_0000024bbd094760, RS_0000024bbd0cb8b8, C4<0>, C4<0>;
L_0000024bbd095720 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348890 .functor NMOS 1, L_0000024bbd095720, RS_0000024bbd0cb8b8, C4<0>, C4<0>;
v0000024bbd0abac0_0 .net8 "a", 0 0, RS_0000024bbd0cb8b8;  alias, 3 drivers, strength-aware
v0000024bbd0abca0_0 .net8 "gnd", 0 0, L_0000024bbd095720;  1 drivers, strength-aware
v0000024bbd0abd40_0 .net8 "out", 0 0, RS_0000024bbd0cb9d8;  alias, 2 drivers, strength-aware
v0000024bbd0abe80_0 .net8 "pwr", 0 0, L_0000024bbd094760;  1 drivers, strength-aware
S_0000024bbd124990 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd122ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd126000_0 .net8 "a", 0 0, RS_0000024bbd0cbb28;  alias, 2 drivers, strength-aware
v0000024bbd126640_0 .net "b", 0 0, L_0000024bbd2bef90;  alias, 1 drivers
RS_0000024bbd0cbbb8 .resolv tri, L_0000024bbd349310, L_0000024bbd348200, L_0000024bbd348270;
v0000024bbd125240_0 .net8 "nand_out", 0 0, RS_0000024bbd0cbbb8;  3 drivers, strength-aware
v0000024bbd126be0_0 .net8 "out", 0 0, RS_0000024bbd0cbcd8;  alias, 2 drivers, strength-aware
S_0000024bbd124350 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd124990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095410 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349310 .functor PMOS 1, L_0000024bbd095410, RS_0000024bbd0cbb28, C4<0>, C4<0>;
L_0000024bbd348200 .functor PMOS 1, L_0000024bbd095410, L_0000024bbd2bef90, C4<0>, C4<0>;
L_0000024bbd0955d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349690 .functor NMOS 1, L_0000024bbd0955d0, L_0000024bbd2bef90, C4<0>, C4<0>;
L_0000024bbd348270 .functor NMOS 1, L_0000024bbd349690, RS_0000024bbd0cbb28, C4<0>, C4<0>;
v0000024bbd0ab480_0 .net8 "a", 0 0, RS_0000024bbd0cbb28;  alias, 2 drivers, strength-aware
v0000024bbd0abfc0_0 .net "b", 0 0, L_0000024bbd2bef90;  alias, 1 drivers
v0000024bbd0ab200_0 .net8 "gnd", 0 0, L_0000024bbd0955d0;  1 drivers, strength-aware
v0000024bbd0ab2a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd349690;  1 drivers, strength-aware
v0000024bbd0ab520_0 .net8 "out", 0 0, RS_0000024bbd0cbbb8;  alias, 3 drivers, strength-aware
v0000024bbd089d00_0 .net8 "pwr", 0 0, L_0000024bbd095410;  1 drivers, strength-aware
S_0000024bbd123540 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd124990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd094680 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349150 .functor PMOS 1, L_0000024bbd094680, RS_0000024bbd0cbbb8, C4<0>, C4<0>;
L_0000024bbd094920 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348b30 .functor NMOS 1, L_0000024bbd094920, RS_0000024bbd0cbbb8, C4<0>, C4<0>;
v0000024bbd0826e0_0 .net8 "a", 0 0, RS_0000024bbd0cbbb8;  alias, 3 drivers, strength-aware
v0000024bbd05b820_0 .net8 "gnd", 0 0, L_0000024bbd094920;  1 drivers, strength-aware
v0000024bbd1265a0_0 .net8 "out", 0 0, RS_0000024bbd0cbcd8;  alias, 2 drivers, strength-aware
v0000024bbd125d80_0 .net8 "pwr", 0 0, L_0000024bbd094680;  1 drivers, strength-aware
S_0000024bbd123860 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd122ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0943e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348ac0 .functor PMOS 1, L_0000024bbd0943e0, L_0000024bbd2bf2b0, C4<0>, C4<0>;
L_0000024bbd0952c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348900 .functor NMOS 1, L_0000024bbd0952c0, L_0000024bbd2bf2b0, C4<0>, C4<0>;
v0000024bbd1277c0_0 .net "a", 0 0, L_0000024bbd2bf2b0;  alias, 1 drivers
v0000024bbd1251a0_0 .net8 "gnd", 0 0, L_0000024bbd0952c0;  1 drivers, strength-aware
v0000024bbd126e60_0 .net8 "out", 0 0, RS_0000024bbd0cbb28;  alias, 2 drivers, strength-aware
v0000024bbd127360_0 .net8 "pwr", 0 0, L_0000024bbd0943e0;  1 drivers, strength-aware
S_0000024bbd1236d0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd122ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd094140 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3491c0 .functor PMOS 1, L_0000024bbd094140, L_0000024bbd2bef90, C4<0>, C4<0>;
L_0000024bbd094bc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348c10 .functor NMOS 1, L_0000024bbd094bc0, L_0000024bbd2bef90, C4<0>, C4<0>;
v0000024bbd126f00_0 .net "a", 0 0, L_0000024bbd2bef90;  alias, 1 drivers
v0000024bbd126820_0 .net8 "gnd", 0 0, L_0000024bbd094bc0;  1 drivers, strength-aware
v0000024bbd125420_0 .net8 "out", 0 0, RS_0000024bbd0cb828;  alias, 2 drivers, strength-aware
v0000024bbd1268c0_0 .net8 "pwr", 0 0, L_0000024bbd094140;  1 drivers, strength-aware
S_0000024bbd123b80 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd122ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd126fa0_0 .net8 "a", 0 0, RS_0000024bbd0cb9d8;  alias, 2 drivers, strength-aware
v0000024bbd1252e0_0 .net8 "b", 0 0, RS_0000024bbd0cbcd8;  alias, 2 drivers, strength-aware
RS_0000024bbd0cbfd8 .resolv tri, L_0000024bbd349000, L_0000024bbd347cc0, L_0000024bbd349770;
v0000024bbd125100_0 .net8 "nor_out", 0 0, RS_0000024bbd0cbfd8;  3 drivers, strength-aware
v0000024bbd125ce0_0 .net8 "out", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
S_0000024bbd1239f0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd123b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095c60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348ba0 .functor PMOS 1, L_0000024bbd095c60, RS_0000024bbd0cb9d8, C4<0>, C4<0>;
L_0000024bbd349000 .functor PMOS 1, L_0000024bbd348ba0, RS_0000024bbd0cbcd8, C4<0>, C4<0>;
L_0000024bbd094a00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347cc0 .functor NMOS 1, L_0000024bbd094a00, RS_0000024bbd0cb9d8, C4<0>, C4<0>;
L_0000024bbd349770 .functor NMOS 1, L_0000024bbd094a00, RS_0000024bbd0cbcd8, C4<0>, C4<0>;
v0000024bbd125ba0_0 .net8 "a", 0 0, RS_0000024bbd0cb9d8;  alias, 2 drivers, strength-aware
v0000024bbd126280_0 .net8 "b", 0 0, RS_0000024bbd0cbcd8;  alias, 2 drivers, strength-aware
v0000024bbd125380_0 .net8 "gnd", 0 0, L_0000024bbd094a00;  1 drivers, strength-aware
v0000024bbd125880_0 .net8 "out", 0 0, RS_0000024bbd0cbfd8;  alias, 3 drivers, strength-aware
v0000024bbd125b00_0 .net8 "pmos1_out", 0 0, L_0000024bbd348ba0;  1 drivers, strength-aware
v0000024bbd125a60_0 .net8 "pwr", 0 0, L_0000024bbd095c60;  1 drivers, strength-aware
S_0000024bbd123d10 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd123b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0946f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349230 .functor PMOS 1, L_0000024bbd0946f0, RS_0000024bbd0cbfd8, C4<0>, C4<0>;
L_0000024bbd095790 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348e40 .functor NMOS 1, L_0000024bbd095790, RS_0000024bbd0cbfd8, C4<0>, C4<0>;
v0000024bbd126960_0 .net8 "a", 0 0, RS_0000024bbd0cbfd8;  alias, 3 drivers, strength-aware
v0000024bbd125c40_0 .net8 "gnd", 0 0, L_0000024bbd095790;  1 drivers, strength-aware
v0000024bbd1266e0_0 .net8 "out", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
v0000024bbd126780_0 .net8 "pwr", 0 0, L_0000024bbd0946f0;  1 drivers, strength-aware
S_0000024bbd123220 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd122980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1289e0_0 .net8 "a", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
v0000024bbd129200_0 .net8 "b", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
v0000024bbd1292a0_0 .net8 "out", 0 0, RS_0000024bbd0ccbd8;  alias, 2 drivers, strength-aware
RS_0000024bbd0cc5d8 .resolv tri, L_0000024bbd348eb0, L_0000024bbd348740;
v0000024bbd129340_0 .net8 "w1", 0 0, RS_0000024bbd0cc5d8;  2 drivers, strength-aware
RS_0000024bbd0cc2d8 .resolv tri, L_0000024bbd348510, L_0000024bbd3486d0;
v0000024bbd127ae0_0 .net8 "w2", 0 0, RS_0000024bbd0cc2d8;  2 drivers, strength-aware
RS_0000024bbd0cc488 .resolv tri, L_0000024bbd347d30, L_0000024bbd3487b0;
v0000024bbd128760_0 .net8 "w3", 0 0, RS_0000024bbd0cc488;  2 drivers, strength-aware
RS_0000024bbd0cc788 .resolv tri, L_0000024bbd348040, L_0000024bbd3489e0;
v0000024bbd127ea0_0 .net8 "w4", 0 0, RS_0000024bbd0cc788;  2 drivers, strength-aware
S_0000024bbd124b20 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd123220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd125ec0_0 .net8 "a", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
v0000024bbd125560_0 .net8 "b", 0 0, RS_0000024bbd0cc2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0cc368 .resolv tri, L_0000024bbd348cf0, L_0000024bbd348d60, L_0000024bbd3482e0;
v0000024bbd1261e0_0 .net8 "nand_out", 0 0, RS_0000024bbd0cc368;  3 drivers, strength-aware
v0000024bbd1275e0_0 .net8 "out", 0 0, RS_0000024bbd0cc488;  alias, 2 drivers, strength-aware
S_0000024bbd1244e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd124b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095330 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348cf0 .functor PMOS 1, L_0000024bbd095330, RS_0000024bbd0cb258, C4<0>, C4<0>;
L_0000024bbd348d60 .functor PMOS 1, L_0000024bbd095330, RS_0000024bbd0cc2d8, C4<0>, C4<0>;
L_0000024bbd094840 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348dd0 .functor NMOS 1, L_0000024bbd094840, RS_0000024bbd0cc2d8, C4<0>, C4<0>;
L_0000024bbd3482e0 .functor NMOS 1, L_0000024bbd348dd0, RS_0000024bbd0cb258, C4<0>, C4<0>;
v0000024bbd1260a0_0 .net8 "a", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
v0000024bbd126dc0_0 .net8 "b", 0 0, RS_0000024bbd0cc2d8;  alias, 2 drivers, strength-aware
v0000024bbd126140_0 .net8 "gnd", 0 0, L_0000024bbd094840;  1 drivers, strength-aware
v0000024bbd1270e0_0 .net8 "nmos1_out", 0 0, L_0000024bbd348dd0;  1 drivers, strength-aware
v0000024bbd125f60_0 .net8 "out", 0 0, RS_0000024bbd0cc368;  alias, 3 drivers, strength-aware
v0000024bbd1254c0_0 .net8 "pwr", 0 0, L_0000024bbd095330;  1 drivers, strength-aware
S_0000024bbd123ea0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd124b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd095480 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347d30 .functor PMOS 1, L_0000024bbd095480, RS_0000024bbd0cc368, C4<0>, C4<0>;
L_0000024bbd095950 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3487b0 .functor NMOS 1, L_0000024bbd095950, RS_0000024bbd0cc368, C4<0>, C4<0>;
v0000024bbd127860_0 .net8 "a", 0 0, RS_0000024bbd0cc368;  alias, 3 drivers, strength-aware
v0000024bbd127180_0 .net8 "gnd", 0 0, L_0000024bbd095950;  1 drivers, strength-aware
v0000024bbd127220_0 .net8 "out", 0 0, RS_0000024bbd0cc488;  alias, 2 drivers, strength-aware
v0000024bbd1272c0_0 .net8 "pwr", 0 0, L_0000024bbd095480;  1 drivers, strength-aware
S_0000024bbd124cb0 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd123220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd126c80_0 .net8 "a", 0 0, RS_0000024bbd0cc5d8;  alias, 2 drivers, strength-aware
v0000024bbd125740_0 .net8 "b", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
RS_0000024bbd0cc668 .resolv tri, L_0000024bbd348120, L_0000024bbd349380, L_0000024bbd348f20;
v0000024bbd1257e0_0 .net8 "nand_out", 0 0, RS_0000024bbd0cc668;  3 drivers, strength-aware
v0000024bbd125e20_0 .net8 "out", 0 0, RS_0000024bbd0cc788;  alias, 2 drivers, strength-aware
S_0000024bbd124800 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd124cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd094d10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348120 .functor PMOS 1, L_0000024bbd094d10, RS_0000024bbd0cc5d8, C4<0>, C4<0>;
L_0000024bbd349380 .functor PMOS 1, L_0000024bbd094d10, RS_0000024bbd0c9758, C4<0>, C4<0>;
L_0000024bbd095a30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347fd0 .functor NMOS 1, L_0000024bbd095a30, RS_0000024bbd0c9758, C4<0>, C4<0>;
L_0000024bbd348f20 .functor NMOS 1, L_0000024bbd347fd0, RS_0000024bbd0cc5d8, C4<0>, C4<0>;
v0000024bbd126500_0 .net8 "a", 0 0, RS_0000024bbd0cc5d8;  alias, 2 drivers, strength-aware
v0000024bbd1259c0_0 .net8 "b", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
v0000024bbd127540_0 .net8 "gnd", 0 0, L_0000024bbd095a30;  1 drivers, strength-aware
v0000024bbd127400_0 .net8 "nmos1_out", 0 0, L_0000024bbd347fd0;  1 drivers, strength-aware
v0000024bbd125600_0 .net8 "out", 0 0, RS_0000024bbd0cc668;  alias, 3 drivers, strength-aware
v0000024bbd126a00_0 .net8 "pwr", 0 0, L_0000024bbd094d10;  1 drivers, strength-aware
S_0000024bbd124e40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd124cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd094530 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348040 .functor PMOS 1, L_0000024bbd094530, RS_0000024bbd0cc668, C4<0>, C4<0>;
L_0000024bbd094d80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3489e0 .functor NMOS 1, L_0000024bbd094d80, RS_0000024bbd0cc668, C4<0>, C4<0>;
v0000024bbd127720_0 .net8 "a", 0 0, RS_0000024bbd0cc668;  alias, 3 drivers, strength-aware
v0000024bbd126aa0_0 .net8 "gnd", 0 0, L_0000024bbd094d80;  1 drivers, strength-aware
v0000024bbd1256a0_0 .net8 "out", 0 0, RS_0000024bbd0cc788;  alias, 2 drivers, strength-aware
v0000024bbd126b40_0 .net8 "pwr", 0 0, L_0000024bbd094530;  1 drivers, strength-aware
S_0000024bbd123090 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd123220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd094ae0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348eb0 .functor PMOS 1, L_0000024bbd094ae0, RS_0000024bbd0cb258, C4<0>, C4<0>;
L_0000024bbd0959c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348740 .functor NMOS 1, L_0000024bbd0959c0, RS_0000024bbd0cb258, C4<0>, C4<0>;
v0000024bbd126d20_0 .net8 "a", 0 0, RS_0000024bbd0cb258;  alias, 2 drivers, strength-aware
v0000024bbd1298e0_0 .net8 "gnd", 0 0, L_0000024bbd0959c0;  1 drivers, strength-aware
v0000024bbd129160_0 .net8 "out", 0 0, RS_0000024bbd0cc5d8;  alias, 2 drivers, strength-aware
v0000024bbd128f80_0 .net8 "pwr", 0 0, L_0000024bbd094ae0;  1 drivers, strength-aware
S_0000024bbd124670 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd123220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd094ca0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd348510 .functor PMOS 1, L_0000024bbd094ca0, RS_0000024bbd0c9758, C4<0>, C4<0>;
L_0000024bbd094220 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3486d0 .functor NMOS 1, L_0000024bbd094220, RS_0000024bbd0c9758, C4<0>, C4<0>;
v0000024bbd1293e0_0 .net8 "a", 0 0, RS_0000024bbd0c9758;  alias, 2 drivers, strength-aware
v0000024bbd1284e0_0 .net8 "gnd", 0 0, L_0000024bbd094220;  1 drivers, strength-aware
v0000024bbd127a40_0 .net8 "out", 0 0, RS_0000024bbd0cc2d8;  alias, 2 drivers, strength-aware
v0000024bbd128580_0 .net8 "pwr", 0 0, L_0000024bbd094ca0;  1 drivers, strength-aware
S_0000024bbd1233b0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd123220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd127b80_0 .net8 "a", 0 0, RS_0000024bbd0cc488;  alias, 2 drivers, strength-aware
v0000024bbd129c00_0 .net8 "b", 0 0, RS_0000024bbd0cc788;  alias, 2 drivers, strength-aware
RS_0000024bbd0cca88 .resolv tri, L_0000024bbd3494d0, L_0000024bbd349070, L_0000024bbd3480b0;
v0000024bbd128da0_0 .net8 "nor_out", 0 0, RS_0000024bbd0cca88;  3 drivers, strength-aware
v0000024bbd127c20_0 .net8 "out", 0 0, RS_0000024bbd0ccbd8;  alias, 2 drivers, strength-aware
S_0000024bbd124030 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1233b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd095800 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349460 .functor PMOS 1, L_0000024bbd095800, RS_0000024bbd0cc488, C4<0>, C4<0>;
L_0000024bbd3494d0 .functor PMOS 1, L_0000024bbd349460, RS_0000024bbd0cc788, C4<0>, C4<0>;
L_0000024bbd095640 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349070 .functor NMOS 1, L_0000024bbd095640, RS_0000024bbd0cc488, C4<0>, C4<0>;
L_0000024bbd3480b0 .functor NMOS 1, L_0000024bbd095640, RS_0000024bbd0cc788, C4<0>, C4<0>;
v0000024bbd127cc0_0 .net8 "a", 0 0, RS_0000024bbd0cc488;  alias, 2 drivers, strength-aware
v0000024bbd128300_0 .net8 "b", 0 0, RS_0000024bbd0cc788;  alias, 2 drivers, strength-aware
v0000024bbd128620_0 .net8 "gnd", 0 0, L_0000024bbd095640;  1 drivers, strength-aware
v0000024bbd128800_0 .net8 "out", 0 0, RS_0000024bbd0cca88;  alias, 3 drivers, strength-aware
v0000024bbd128d00_0 .net8 "pmos1_out", 0 0, L_0000024bbd349460;  1 drivers, strength-aware
v0000024bbd1286c0_0 .net8 "pwr", 0 0, L_0000024bbd095800;  1 drivers, strength-aware
S_0000024bbd1241c0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1233b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd095aa0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3483c0 .functor PMOS 1, L_0000024bbd095aa0, RS_0000024bbd0cca88, C4<0>, C4<0>;
L_0000024bbd095090 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349540 .functor NMOS 1, L_0000024bbd095090, RS_0000024bbd0cca88, C4<0>, C4<0>;
v0000024bbd1279a0_0 .net8 "a", 0 0, RS_0000024bbd0cca88;  alias, 3 drivers, strength-aware
v0000024bbd129020_0 .net8 "gnd", 0 0, L_0000024bbd095090;  1 drivers, strength-aware
v0000024bbd1290c0_0 .net8 "out", 0 0, RS_0000024bbd0ccbd8;  alias, 2 drivers, strength-aware
v0000024bbd129de0_0 .net8 "pwr", 0 0, L_0000024bbd095aa0;  1 drivers, strength-aware
S_0000024bbd146820 .scope module, "fa2" "full_adder" 3 90, 3 75 0, S_0000024bbd11e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd130780_0 .net "a", 0 0, L_0000024bbd2bfb70;  1 drivers
v0000024bbd131360_0 .net "b", 0 0, L_0000024bbd2c0b10;  1 drivers
v0000024bbd130000_0 .net8 "cin", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
v0000024bbd12f2e0_0 .net8 "cout", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
v0000024bbd130280_0 .net8 "sum", 0 0, RS_0000024bbd0ceb58;  2 drivers, strength-aware
RS_0000024bbd0cd1d8 .resolv tri, L_0000024bbd34a0a0, L_0000024bbd34b300;
v0000024bbd12f380_0 .net8 "w1", 0 0, RS_0000024bbd0cd1d8;  2 drivers, strength-aware
RS_0000024bbd0cd088 .resolv tri, L_0000024bbd34aab0, L_0000024bbd349e70;
v0000024bbd1317c0_0 .net8 "w2", 0 0, RS_0000024bbd0cd088;  2 drivers, strength-aware
RS_0000024bbd0cd388 .resolv tri, L_0000024bbd34a5e0, L_0000024bbd349c40;
v0000024bbd130820_0 .net8 "w3", 0 0, RS_0000024bbd0cd388;  2 drivers, strength-aware
S_0000024bbd145ec0 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd146820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd128a80_0 .net "a", 0 0, L_0000024bbd2bfb70;  alias, 1 drivers
v0000024bbd127900_0 .net "b", 0 0, L_0000024bbd2c0b10;  alias, 1 drivers
RS_0000024bbd0ccf68 .resolv tri, L_0000024bbd349e00, L_0000024bbd34b140, L_0000024bbd34b370;
v0000024bbd128c60_0 .net8 "nand_out", 0 0, RS_0000024bbd0ccf68;  3 drivers, strength-aware
v0000024bbd129ca0_0 .net8 "out", 0 0, RS_0000024bbd0cd088;  alias, 2 drivers, strength-aware
S_0000024bbd145d30 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd145ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3128d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349e00 .functor PMOS 1, L_0000024bbd3128d0, L_0000024bbd2bfb70, C4<0>, C4<0>;
L_0000024bbd34b140 .functor PMOS 1, L_0000024bbd3128d0, L_0000024bbd2c0b10, C4<0>, C4<0>;
L_0000024bbd312860 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b1b0 .functor NMOS 1, L_0000024bbd312860, L_0000024bbd2c0b10, C4<0>, C4<0>;
L_0000024bbd34b370 .functor NMOS 1, L_0000024bbd34b1b0, L_0000024bbd2bfb70, C4<0>, C4<0>;
v0000024bbd129b60_0 .net "a", 0 0, L_0000024bbd2bfb70;  alias, 1 drivers
v0000024bbd1283a0_0 .net "b", 0 0, L_0000024bbd2c0b10;  alias, 1 drivers
v0000024bbd1288a0_0 .net8 "gnd", 0 0, L_0000024bbd312860;  1 drivers, strength-aware
v0000024bbd127fe0_0 .net8 "nmos1_out", 0 0, L_0000024bbd34b1b0;  1 drivers, strength-aware
v0000024bbd128080_0 .net8 "out", 0 0, RS_0000024bbd0ccf68;  alias, 3 drivers, strength-aware
v0000024bbd129520_0 .net8 "pwr", 0 0, L_0000024bbd3128d0;  1 drivers, strength-aware
S_0000024bbd145880 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd145ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd311f30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34aab0 .functor PMOS 1, L_0000024bbd311f30, RS_0000024bbd0ccf68, C4<0>, C4<0>;
L_0000024bbd311e50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349e70 .functor NMOS 1, L_0000024bbd311e50, RS_0000024bbd0ccf68, C4<0>, C4<0>;
v0000024bbd1295c0_0 .net8 "a", 0 0, RS_0000024bbd0ccf68;  alias, 3 drivers, strength-aware
v0000024bbd129660_0 .net8 "gnd", 0 0, L_0000024bbd311e50;  1 drivers, strength-aware
v0000024bbd1297a0_0 .net8 "out", 0 0, RS_0000024bbd0cd088;  alias, 2 drivers, strength-aware
v0000024bbd128940_0 .net8 "pwr", 0 0, L_0000024bbd311f30;  1 drivers, strength-aware
S_0000024bbd145240 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd146820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd129e80_0 .net8 "a", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
v0000024bbd129f20_0 .net8 "b", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0cd268 .resolv tri, L_0000024bbd34a500, L_0000024bbd34a570, L_0000024bbd349a80;
v0000024bbd129fc0_0 .net8 "nand_out", 0 0, RS_0000024bbd0cd268;  3 drivers, strength-aware
v0000024bbd128120_0 .net8 "out", 0 0, RS_0000024bbd0cd388;  alias, 2 drivers, strength-aware
S_0000024bbd146b40 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd145240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd311d00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a500 .functor PMOS 1, L_0000024bbd311d00, RS_0000024bbd0cb6d8, C4<0>, C4<0>;
L_0000024bbd34a570 .functor PMOS 1, L_0000024bbd311d00, RS_0000024bbd0cd1d8, C4<0>, C4<0>;
L_0000024bbd312940 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3499a0 .functor NMOS 1, L_0000024bbd312940, RS_0000024bbd0cd1d8, C4<0>, C4<0>;
L_0000024bbd349a80 .functor NMOS 1, L_0000024bbd3499a0, RS_0000024bbd0cb6d8, C4<0>, C4<0>;
v0000024bbd129700_0 .net8 "a", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
v0000024bbd129a20_0 .net8 "b", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
v0000024bbd128b20_0 .net8 "gnd", 0 0, L_0000024bbd312940;  1 drivers, strength-aware
v0000024bbd128bc0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3499a0;  1 drivers, strength-aware
v0000024bbd128e40_0 .net8 "out", 0 0, RS_0000024bbd0cd268;  alias, 3 drivers, strength-aware
v0000024bbd129840_0 .net8 "pwr", 0 0, L_0000024bbd311d00;  1 drivers, strength-aware
S_0000024bbd1461e0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd145240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3129b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a5e0 .functor PMOS 1, L_0000024bbd3129b0, RS_0000024bbd0cd268, C4<0>, C4<0>;
L_0000024bbd3130b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349c40 .functor NMOS 1, L_0000024bbd3130b0, RS_0000024bbd0cd268, C4<0>, C4<0>;
v0000024bbd128ee0_0 .net8 "a", 0 0, RS_0000024bbd0cd268;  alias, 3 drivers, strength-aware
v0000024bbd129980_0 .net8 "gnd", 0 0, L_0000024bbd3130b0;  1 drivers, strength-aware
v0000024bbd129ac0_0 .net8 "out", 0 0, RS_0000024bbd0cd388;  alias, 2 drivers, strength-aware
v0000024bbd129d40_0 .net8 "pwr", 0 0, L_0000024bbd3129b0;  1 drivers, strength-aware
S_0000024bbd146500 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd146820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12b6e0_0 .net8 "a", 0 0, RS_0000024bbd0cd088;  alias, 2 drivers, strength-aware
v0000024bbd12b780_0 .net8 "b", 0 0, RS_0000024bbd0cd388;  alias, 2 drivers, strength-aware
RS_0000024bbd0cd508 .resolv tri, L_0000024bbd34b680, L_0000024bbd34c790, L_0000024bbd34cb10;
v0000024bbd12c400_0 .net8 "nor_out", 0 0, RS_0000024bbd0cd508;  3 drivers, strength-aware
v0000024bbd12aa60_0 .net8 "out", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
S_0000024bbd1450b0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd146500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312c50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349ee0 .functor PMOS 1, L_0000024bbd312c50, RS_0000024bbd0cd088, C4<0>, C4<0>;
L_0000024bbd34b680 .functor PMOS 1, L_0000024bbd349ee0, RS_0000024bbd0cd388, C4<0>, C4<0>;
L_0000024bbd313200 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c790 .functor NMOS 1, L_0000024bbd313200, RS_0000024bbd0cd088, C4<0>, C4<0>;
L_0000024bbd34cb10 .functor NMOS 1, L_0000024bbd313200, RS_0000024bbd0cd388, C4<0>, C4<0>;
v0000024bbd12be60_0 .net8 "a", 0 0, RS_0000024bbd0cd088;  alias, 2 drivers, strength-aware
v0000024bbd12c220_0 .net8 "b", 0 0, RS_0000024bbd0cd388;  alias, 2 drivers, strength-aware
v0000024bbd12ae20_0 .net8 "gnd", 0 0, L_0000024bbd313200;  1 drivers, strength-aware
v0000024bbd12b820_0 .net8 "out", 0 0, RS_0000024bbd0cd508;  alias, 3 drivers, strength-aware
v0000024bbd12a100_0 .net8 "pmos1_out", 0 0, L_0000024bbd349ee0;  1 drivers, strength-aware
v0000024bbd12aec0_0 .net8 "pwr", 0 0, L_0000024bbd312c50;  1 drivers, strength-aware
S_0000024bbd146cd0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd146500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3120f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b990 .functor PMOS 1, L_0000024bbd3120f0, RS_0000024bbd0cd508, C4<0>, C4<0>;
L_0000024bbd3135f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ce90 .functor NMOS 1, L_0000024bbd3135f0, RS_0000024bbd0cd508, C4<0>, C4<0>;
v0000024bbd12a6a0_0 .net8 "a", 0 0, RS_0000024bbd0cd508;  alias, 3 drivers, strength-aware
v0000024bbd12ac40_0 .net8 "gnd", 0 0, L_0000024bbd3135f0;  1 drivers, strength-aware
v0000024bbd12a7e0_0 .net8 "out", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
v0000024bbd12bf00_0 .net8 "pwr", 0 0, L_0000024bbd3120f0;  1 drivers, strength-aware
S_0000024bbd145560 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd146820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12ea20_0 .net "a", 0 0, L_0000024bbd2bfb70;  alias, 1 drivers
v0000024bbd12ec00_0 .net "b", 0 0, L_0000024bbd2c0b10;  alias, 1 drivers
v0000024bbd12dd00_0 .net8 "out", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0cdaa8 .resolv tri, L_0000024bbd349cb0, L_0000024bbd34a810;
v0000024bbd12eca0_0 .net8 "w1", 0 0, RS_0000024bbd0cdaa8;  2 drivers, strength-aware
RS_0000024bbd0cd7a8 .resolv tri, L_0000024bbd34a6c0, L_0000024bbd34af10;
v0000024bbd12c900_0 .net8 "w2", 0 0, RS_0000024bbd0cd7a8;  2 drivers, strength-aware
RS_0000024bbd0cd958 .resolv tri, L_0000024bbd34ad50, L_0000024bbd349af0;
v0000024bbd12ccc0_0 .net8 "w3", 0 0, RS_0000024bbd0cd958;  2 drivers, strength-aware
RS_0000024bbd0cdc58 .resolv tri, L_0000024bbd349d20, L_0000024bbd34a960;
v0000024bbd12e5c0_0 .net8 "w4", 0 0, RS_0000024bbd0cdc58;  2 drivers, strength-aware
S_0000024bbd146370 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd145560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12b960_0 .net "a", 0 0, L_0000024bbd2bfb70;  alias, 1 drivers
v0000024bbd12c040_0 .net8 "b", 0 0, RS_0000024bbd0cd7a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0cd838 .resolv tri, L_0000024bbd34a030, L_0000024bbd34b0d0, L_0000024bbd34b3e0;
v0000024bbd12ba00_0 .net8 "nand_out", 0 0, RS_0000024bbd0cd838;  3 drivers, strength-aware
v0000024bbd12bdc0_0 .net8 "out", 0 0, RS_0000024bbd0cd958;  alias, 2 drivers, strength-aware
S_0000024bbd1469b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd146370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312400 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a030 .functor PMOS 1, L_0000024bbd312400, L_0000024bbd2bfb70, C4<0>, C4<0>;
L_0000024bbd34b0d0 .functor PMOS 1, L_0000024bbd312400, RS_0000024bbd0cd7a8, C4<0>, C4<0>;
L_0000024bbd312a90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349a10 .functor NMOS 1, L_0000024bbd312a90, RS_0000024bbd0cd7a8, C4<0>, C4<0>;
L_0000024bbd34b3e0 .functor NMOS 1, L_0000024bbd349a10, L_0000024bbd2bfb70, C4<0>, C4<0>;
v0000024bbd12b640_0 .net "a", 0 0, L_0000024bbd2bfb70;  alias, 1 drivers
v0000024bbd12c2c0_0 .net8 "b", 0 0, RS_0000024bbd0cd7a8;  alias, 2 drivers, strength-aware
v0000024bbd12c7c0_0 .net8 "gnd", 0 0, L_0000024bbd312a90;  1 drivers, strength-aware
v0000024bbd12a1a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd349a10;  1 drivers, strength-aware
v0000024bbd12af60_0 .net8 "out", 0 0, RS_0000024bbd0cd838;  alias, 3 drivers, strength-aware
v0000024bbd12c180_0 .net8 "pwr", 0 0, L_0000024bbd312400;  1 drivers, strength-aware
S_0000024bbd145a10 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd146370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd312550 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ad50 .functor PMOS 1, L_0000024bbd312550, RS_0000024bbd0cd838, C4<0>, C4<0>;
L_0000024bbd313740 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349af0 .functor NMOS 1, L_0000024bbd313740, RS_0000024bbd0cd838, C4<0>, C4<0>;
v0000024bbd12ace0_0 .net8 "a", 0 0, RS_0000024bbd0cd838;  alias, 3 drivers, strength-aware
v0000024bbd12b8c0_0 .net8 "gnd", 0 0, L_0000024bbd313740;  1 drivers, strength-aware
v0000024bbd12a2e0_0 .net8 "out", 0 0, RS_0000024bbd0cd958;  alias, 2 drivers, strength-aware
v0000024bbd12bfa0_0 .net8 "pwr", 0 0, L_0000024bbd312550;  1 drivers, strength-aware
S_0000024bbd146e60 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd145560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12c360_0 .net8 "a", 0 0, RS_0000024bbd0cdaa8;  alias, 2 drivers, strength-aware
v0000024bbd12a4c0_0 .net "b", 0 0, L_0000024bbd2c0b10;  alias, 1 drivers
RS_0000024bbd0cdb38 .resolv tri, L_0000024bbd34a880, L_0000024bbd34a420, L_0000024bbd34aea0;
v0000024bbd12b3c0_0 .net8 "nand_out", 0 0, RS_0000024bbd0cdb38;  3 drivers, strength-aware
v0000024bbd12a560_0 .net8 "out", 0 0, RS_0000024bbd0cdc58;  alias, 2 drivers, strength-aware
S_0000024bbd145ba0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd146e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312780 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a880 .functor PMOS 1, L_0000024bbd312780, RS_0000024bbd0cdaa8, C4<0>, C4<0>;
L_0000024bbd34a420 .functor PMOS 1, L_0000024bbd312780, L_0000024bbd2c0b10, C4<0>, C4<0>;
L_0000024bbd312390 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a730 .functor NMOS 1, L_0000024bbd312390, L_0000024bbd2c0b10, C4<0>, C4<0>;
L_0000024bbd34aea0 .functor NMOS 1, L_0000024bbd34a730, RS_0000024bbd0cdaa8, C4<0>, C4<0>;
v0000024bbd12a240_0 .net8 "a", 0 0, RS_0000024bbd0cdaa8;  alias, 2 drivers, strength-aware
v0000024bbd12bc80_0 .net "b", 0 0, L_0000024bbd2c0b10;  alias, 1 drivers
v0000024bbd12c0e0_0 .net8 "gnd", 0 0, L_0000024bbd312390;  1 drivers, strength-aware
v0000024bbd12a420_0 .net8 "nmos1_out", 0 0, L_0000024bbd34a730;  1 drivers, strength-aware
v0000024bbd12ab00_0 .net8 "out", 0 0, RS_0000024bbd0cdb38;  alias, 3 drivers, strength-aware
v0000024bbd12b5a0_0 .net8 "pwr", 0 0, L_0000024bbd312780;  1 drivers, strength-aware
S_0000024bbd146050 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd146e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd312470 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349d20 .functor PMOS 1, L_0000024bbd312470, RS_0000024bbd0cdb38, C4<0>, C4<0>;
L_0000024bbd3122b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a960 .functor NMOS 1, L_0000024bbd3122b0, RS_0000024bbd0cdb38, C4<0>, C4<0>;
v0000024bbd12c860_0 .net8 "a", 0 0, RS_0000024bbd0cdb38;  alias, 3 drivers, strength-aware
v0000024bbd12a380_0 .net8 "gnd", 0 0, L_0000024bbd3122b0;  1 drivers, strength-aware
v0000024bbd12ad80_0 .net8 "out", 0 0, RS_0000024bbd0cdc58;  alias, 2 drivers, strength-aware
v0000024bbd12b500_0 .net8 "pwr", 0 0, L_0000024bbd312470;  1 drivers, strength-aware
S_0000024bbd146690 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd145560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0951e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349cb0 .functor PMOS 1, L_0000024bbd0951e0, L_0000024bbd2bfb70, C4<0>, C4<0>;
L_0000024bbd095170 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a810 .functor NMOS 1, L_0000024bbd095170, L_0000024bbd2bfb70, C4<0>, C4<0>;
v0000024bbd12c680_0 .net "a", 0 0, L_0000024bbd2bfb70;  alias, 1 drivers
v0000024bbd12c4a0_0 .net8 "gnd", 0 0, L_0000024bbd095170;  1 drivers, strength-aware
v0000024bbd12a600_0 .net8 "out", 0 0, RS_0000024bbd0cdaa8;  alias, 2 drivers, strength-aware
v0000024bbd12b460_0 .net8 "pwr", 0 0, L_0000024bbd0951e0;  1 drivers, strength-aware
S_0000024bbd1453d0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd145560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3126a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a6c0 .functor PMOS 1, L_0000024bbd3126a0, L_0000024bbd2c0b10, C4<0>, C4<0>;
L_0000024bbd312710 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34af10 .functor NMOS 1, L_0000024bbd312710, L_0000024bbd2c0b10, C4<0>, C4<0>;
v0000024bbd12a740_0 .net "a", 0 0, L_0000024bbd2c0b10;  alias, 1 drivers
v0000024bbd12c5e0_0 .net8 "gnd", 0 0, L_0000024bbd312710;  1 drivers, strength-aware
v0000024bbd12c720_0 .net8 "out", 0 0, RS_0000024bbd0cd7a8;  alias, 2 drivers, strength-aware
v0000024bbd12aba0_0 .net8 "pwr", 0 0, L_0000024bbd3126a0;  1 drivers, strength-aware
S_0000024bbd1456f0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd145560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12b280_0 .net8 "a", 0 0, RS_0000024bbd0cd958;  alias, 2 drivers, strength-aware
v0000024bbd12b320_0 .net8 "b", 0 0, RS_0000024bbd0cdc58;  alias, 2 drivers, strength-aware
RS_0000024bbd0cdf58 .resolv tri, L_0000024bbd34af80, L_0000024bbd349fc0, L_0000024bbd34a7a0;
v0000024bbd12bbe0_0 .net8 "nor_out", 0 0, RS_0000024bbd0cdf58;  3 drivers, strength-aware
v0000024bbd12c540_0 .net8 "out", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
S_0000024bbd147700 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1456f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312ef0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ac70 .functor PMOS 1, L_0000024bbd312ef0, RS_0000024bbd0cd958, C4<0>, C4<0>;
L_0000024bbd34af80 .functor PMOS 1, L_0000024bbd34ac70, RS_0000024bbd0cdc58, C4<0>, C4<0>;
L_0000024bbd312a20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349fc0 .functor NMOS 1, L_0000024bbd312a20, RS_0000024bbd0cd958, C4<0>, C4<0>;
L_0000024bbd34a7a0 .functor NMOS 1, L_0000024bbd312a20, RS_0000024bbd0cdc58, C4<0>, C4<0>;
v0000024bbd12b000_0 .net8 "a", 0 0, RS_0000024bbd0cd958;  alias, 2 drivers, strength-aware
v0000024bbd12a880_0 .net8 "b", 0 0, RS_0000024bbd0cdc58;  alias, 2 drivers, strength-aware
v0000024bbd12bd20_0 .net8 "gnd", 0 0, L_0000024bbd312a20;  1 drivers, strength-aware
v0000024bbd12b0a0_0 .net8 "out", 0 0, RS_0000024bbd0cdf58;  alias, 3 drivers, strength-aware
v0000024bbd12a920_0 .net8 "pmos1_out", 0 0, L_0000024bbd34ac70;  1 drivers, strength-aware
v0000024bbd12a9c0_0 .net8 "pwr", 0 0, L_0000024bbd312ef0;  1 drivers, strength-aware
S_0000024bbd1486a0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1456f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd311de0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a0a0 .functor PMOS 1, L_0000024bbd311de0, RS_0000024bbd0cdf58, C4<0>, C4<0>;
L_0000024bbd313580 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b300 .functor NMOS 1, L_0000024bbd313580, RS_0000024bbd0cdf58, C4<0>, C4<0>;
v0000024bbd12baa0_0 .net8 "a", 0 0, RS_0000024bbd0cdf58;  alias, 3 drivers, strength-aware
v0000024bbd12b140_0 .net8 "gnd", 0 0, L_0000024bbd313580;  1 drivers, strength-aware
v0000024bbd12b1e0_0 .net8 "out", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
v0000024bbd12bb40_0 .net8 "pwr", 0 0, L_0000024bbd311de0;  1 drivers, strength-aware
S_0000024bbd1481f0 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd146820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12da80_0 .net8 "a", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
v0000024bbd12cfe0_0 .net8 "b", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
v0000024bbd12d080_0 .net8 "out", 0 0, RS_0000024bbd0ceb58;  alias, 2 drivers, strength-aware
RS_0000024bbd0ce558 .resolv tri, L_0000024bbd34a180, L_0000024bbd3498c0;
v0000024bbd12d120_0 .net8 "w1", 0 0, RS_0000024bbd0ce558;  2 drivers, strength-aware
RS_0000024bbd0ce258 .resolv tri, L_0000024bbd34ace0, L_0000024bbd349b60;
v0000024bbd12db20_0 .net8 "w2", 0 0, RS_0000024bbd0ce258;  2 drivers, strength-aware
RS_0000024bbd0ce408 .resolv tri, L_0000024bbd34b450, L_0000024bbd349bd0;
v0000024bbd12dc60_0 .net8 "w3", 0 0, RS_0000024bbd0ce408;  2 drivers, strength-aware
RS_0000024bbd0ce708 .resolv tri, L_0000024bbd34ae30, L_0000024bbd34ab20;
v0000024bbd12dda0_0 .net8 "w4", 0 0, RS_0000024bbd0ce708;  2 drivers, strength-aware
S_0000024bbd147a20 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd1481f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12e160_0 .net8 "a", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
v0000024bbd12e660_0 .net8 "b", 0 0, RS_0000024bbd0ce258;  alias, 2 drivers, strength-aware
RS_0000024bbd0ce2e8 .resolv tri, L_0000024bbd34a1f0, L_0000024bbd349930, L_0000024bbd34a3b0;
v0000024bbd12cea0_0 .net8 "nand_out", 0 0, RS_0000024bbd0ce2e8;  3 drivers, strength-aware
v0000024bbd12d300_0 .net8 "out", 0 0, RS_0000024bbd0ce408;  alias, 2 drivers, strength-aware
S_0000024bbd147570 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd147a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312240 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a1f0 .functor PMOS 1, L_0000024bbd312240, RS_0000024bbd0cd1d8, C4<0>, C4<0>;
L_0000024bbd349930 .functor PMOS 1, L_0000024bbd312240, RS_0000024bbd0ce258, C4<0>, C4<0>;
L_0000024bbd313270 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34adc0 .functor NMOS 1, L_0000024bbd313270, RS_0000024bbd0ce258, C4<0>, C4<0>;
L_0000024bbd34a3b0 .functor NMOS 1, L_0000024bbd34adc0, RS_0000024bbd0cd1d8, C4<0>, C4<0>;
v0000024bbd12d4e0_0 .net8 "a", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
v0000024bbd12c9a0_0 .net8 "b", 0 0, RS_0000024bbd0ce258;  alias, 2 drivers, strength-aware
v0000024bbd12df80_0 .net8 "gnd", 0 0, L_0000024bbd313270;  1 drivers, strength-aware
v0000024bbd12e020_0 .net8 "nmos1_out", 0 0, L_0000024bbd34adc0;  1 drivers, strength-aware
v0000024bbd12d260_0 .net8 "out", 0 0, RS_0000024bbd0ce2e8;  alias, 3 drivers, strength-aware
v0000024bbd12e0c0_0 .net8 "pwr", 0 0, L_0000024bbd312240;  1 drivers, strength-aware
S_0000024bbd147250 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd147a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd312b00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b450 .functor PMOS 1, L_0000024bbd312b00, RS_0000024bbd0ce2e8, C4<0>, C4<0>;
L_0000024bbd313190 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349bd0 .functor NMOS 1, L_0000024bbd313190, RS_0000024bbd0ce2e8, C4<0>, C4<0>;
v0000024bbd12efc0_0 .net8 "a", 0 0, RS_0000024bbd0ce2e8;  alias, 3 drivers, strength-aware
v0000024bbd12e3e0_0 .net8 "gnd", 0 0, L_0000024bbd313190;  1 drivers, strength-aware
v0000024bbd12de40_0 .net8 "out", 0 0, RS_0000024bbd0ce408;  alias, 2 drivers, strength-aware
v0000024bbd12eac0_0 .net8 "pwr", 0 0, L_0000024bbd312b00;  1 drivers, strength-aware
S_0000024bbd1473e0 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd1481f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12e480_0 .net8 "a", 0 0, RS_0000024bbd0ce558;  alias, 2 drivers, strength-aware
v0000024bbd12e2a0_0 .net8 "b", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ce5e8 .resolv tri, L_0000024bbd349d90, L_0000024bbd34a260, L_0000024bbd34a340;
v0000024bbd12dee0_0 .net8 "nand_out", 0 0, RS_0000024bbd0ce5e8;  3 drivers, strength-aware
v0000024bbd12e340_0 .net8 "out", 0 0, RS_0000024bbd0ce708;  alias, 2 drivers, strength-aware
S_0000024bbd148380 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1473e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312d30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349d90 .functor PMOS 1, L_0000024bbd312d30, RS_0000024bbd0ce558, C4<0>, C4<0>;
L_0000024bbd34a260 .functor PMOS 1, L_0000024bbd312d30, RS_0000024bbd0cb6d8, C4<0>, C4<0>;
L_0000024bbd312b70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34aa40 .functor NMOS 1, L_0000024bbd312b70, RS_0000024bbd0cb6d8, C4<0>, C4<0>;
L_0000024bbd34a340 .functor NMOS 1, L_0000024bbd34aa40, RS_0000024bbd0ce558, C4<0>, C4<0>;
v0000024bbd12cf40_0 .net8 "a", 0 0, RS_0000024bbd0ce558;  alias, 2 drivers, strength-aware
v0000024bbd12f060_0 .net8 "b", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
v0000024bbd12e200_0 .net8 "gnd", 0 0, L_0000024bbd312b70;  1 drivers, strength-aware
v0000024bbd12d3a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd34aa40;  1 drivers, strength-aware
v0000024bbd12d6c0_0 .net8 "out", 0 0, RS_0000024bbd0ce5e8;  alias, 3 drivers, strength-aware
v0000024bbd12d440_0 .net8 "pwr", 0 0, L_0000024bbd312d30;  1 drivers, strength-aware
S_0000024bbd147d40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1473e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3127f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ae30 .functor PMOS 1, L_0000024bbd3127f0, RS_0000024bbd0ce5e8, C4<0>, C4<0>;
L_0000024bbd313350 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ab20 .functor NMOS 1, L_0000024bbd313350, RS_0000024bbd0ce5e8, C4<0>, C4<0>;
v0000024bbd12eb60_0 .net8 "a", 0 0, RS_0000024bbd0ce5e8;  alias, 3 drivers, strength-aware
v0000024bbd12d580_0 .net8 "gnd", 0 0, L_0000024bbd313350;  1 drivers, strength-aware
v0000024bbd12d620_0 .net8 "out", 0 0, RS_0000024bbd0ce708;  alias, 2 drivers, strength-aware
v0000024bbd12cd60_0 .net8 "pwr", 0 0, L_0000024bbd3127f0;  1 drivers, strength-aware
S_0000024bbd148830 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd1481f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3124e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a180 .functor PMOS 1, L_0000024bbd3124e0, RS_0000024bbd0cd1d8, C4<0>, C4<0>;
L_0000024bbd312cc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3498c0 .functor NMOS 1, L_0000024bbd312cc0, RS_0000024bbd0cd1d8, C4<0>, C4<0>;
v0000024bbd12e520_0 .net8 "a", 0 0, RS_0000024bbd0cd1d8;  alias, 2 drivers, strength-aware
v0000024bbd12ed40_0 .net8 "gnd", 0 0, L_0000024bbd312cc0;  1 drivers, strength-aware
v0000024bbd12d8a0_0 .net8 "out", 0 0, RS_0000024bbd0ce558;  alias, 2 drivers, strength-aware
v0000024bbd12d1c0_0 .net8 "pwr", 0 0, L_0000024bbd3124e0;  1 drivers, strength-aware
S_0000024bbd1489c0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd1481f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3125c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ace0 .functor PMOS 1, L_0000024bbd3125c0, RS_0000024bbd0cb6d8, C4<0>, C4<0>;
L_0000024bbd312630 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd349b60 .functor NMOS 1, L_0000024bbd312630, RS_0000024bbd0cb6d8, C4<0>, C4<0>;
v0000024bbd12dbc0_0 .net8 "a", 0 0, RS_0000024bbd0cb6d8;  alias, 2 drivers, strength-aware
v0000024bbd12e700_0 .net8 "gnd", 0 0, L_0000024bbd312630;  1 drivers, strength-aware
v0000024bbd12ee80_0 .net8 "out", 0 0, RS_0000024bbd0ce258;  alias, 2 drivers, strength-aware
v0000024bbd12ca40_0 .net8 "pwr", 0 0, L_0000024bbd3125c0;  1 drivers, strength-aware
S_0000024bbd147890 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd1481f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12d940_0 .net8 "a", 0 0, RS_0000024bbd0ce408;  alias, 2 drivers, strength-aware
v0000024bbd12cc20_0 .net8 "b", 0 0, RS_0000024bbd0ce708;  alias, 2 drivers, strength-aware
RS_0000024bbd0cea08 .resolv tri, L_0000024bbd34a8f0, L_0000024bbd34aff0, L_0000024bbd34b060;
v0000024bbd12ce00_0 .net8 "nor_out", 0 0, RS_0000024bbd0cea08;  3 drivers, strength-aware
v0000024bbd12d9e0_0 .net8 "out", 0 0, RS_0000024bbd0ceb58;  alias, 2 drivers, strength-aware
S_0000024bbd148b50 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd147890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312160 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b220 .functor PMOS 1, L_0000024bbd312160, RS_0000024bbd0ce408, C4<0>, C4<0>;
L_0000024bbd34a8f0 .functor PMOS 1, L_0000024bbd34b220, RS_0000024bbd0ce708, C4<0>, C4<0>;
L_0000024bbd312e10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34aff0 .functor NMOS 1, L_0000024bbd312e10, RS_0000024bbd0ce408, C4<0>, C4<0>;
L_0000024bbd34b060 .functor NMOS 1, L_0000024bbd312e10, RS_0000024bbd0ce708, C4<0>, C4<0>;
v0000024bbd12e7a0_0 .net8 "a", 0 0, RS_0000024bbd0ce408;  alias, 2 drivers, strength-aware
v0000024bbd12d760_0 .net8 "b", 0 0, RS_0000024bbd0ce708;  alias, 2 drivers, strength-aware
v0000024bbd12cae0_0 .net8 "gnd", 0 0, L_0000024bbd312e10;  1 drivers, strength-aware
v0000024bbd12e840_0 .net8 "out", 0 0, RS_0000024bbd0cea08;  alias, 3 drivers, strength-aware
v0000024bbd12ede0_0 .net8 "pmos1_out", 0 0, L_0000024bbd34b220;  1 drivers, strength-aware
v0000024bbd12d800_0 .net8 "pwr", 0 0, L_0000024bbd312160;  1 drivers, strength-aware
S_0000024bbd147ed0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd147890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd313510 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a2d0 .functor PMOS 1, L_0000024bbd313510, RS_0000024bbd0cea08, C4<0>, C4<0>;
L_0000024bbd312be0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34a490 .functor NMOS 1, L_0000024bbd312be0, RS_0000024bbd0cea08, C4<0>, C4<0>;
v0000024bbd12e8e0_0 .net8 "a", 0 0, RS_0000024bbd0cea08;  alias, 3 drivers, strength-aware
v0000024bbd12ef20_0 .net8 "gnd", 0 0, L_0000024bbd312be0;  1 drivers, strength-aware
v0000024bbd12e980_0 .net8 "out", 0 0, RS_0000024bbd0ceb58;  alias, 2 drivers, strength-aware
v0000024bbd12cb80_0 .net8 "pwr", 0 0, L_0000024bbd313510;  1 drivers, strength-aware
S_0000024bbd148510 .scope module, "fa3" "full_adder" 3 91, 3 75 0, S_0000024bbd11e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd136540_0 .net "a", 0 0, L_0000024bbd2bed10;  1 drivers
v0000024bbd135c80_0 .net "b", 0 0, L_0000024bbd2bebd0;  1 drivers
v0000024bbd134ec0_0 .net8 "cin", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
v0000024bbd135d20_0 .net8 "cout", 0 0, RS_0000024bbd0cf5d8;  alias, 2 drivers, strength-aware
v0000024bbd134420_0 .net8 "sum", 0 0, RS_0000024bbd0d0ad8;  2 drivers, strength-aware
RS_0000024bbd0cf158 .resolv tri, L_0000024bbd34b530, L_0000024bbd34c1e0;
v0000024bbd134c40_0 .net8 "w1", 0 0, RS_0000024bbd0cf158;  2 drivers, strength-aware
RS_0000024bbd0cf008 .resolv tri, L_0000024bbd34c640, L_0000024bbd34c6b0;
v0000024bbd135a00_0 .net8 "w2", 0 0, RS_0000024bbd0cf008;  2 drivers, strength-aware
RS_0000024bbd0cf308 .resolv tri, L_0000024bbd34cc60, L_0000024bbd34cd40;
v0000024bbd1355a0_0 .net8 "w3", 0 0, RS_0000024bbd0cf308;  2 drivers, strength-aware
S_0000024bbd148ce0 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd148510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12f880_0 .net "a", 0 0, L_0000024bbd2bed10;  alias, 1 drivers
v0000024bbd1300a0_0 .net "b", 0 0, L_0000024bbd2bebd0;  alias, 1 drivers
RS_0000024bbd0ceee8 .resolv tri, L_0000024bbd34bb50, L_0000024bbd34bdf0, L_0000024bbd34bbc0;
v0000024bbd12f100_0 .net8 "nand_out", 0 0, RS_0000024bbd0ceee8;  3 drivers, strength-aware
v0000024bbd130d20_0 .net8 "out", 0 0, RS_0000024bbd0cf008;  alias, 2 drivers, strength-aware
S_0000024bbd147bb0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd148ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd314620 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34bb50 .functor PMOS 1, L_0000024bbd314620, L_0000024bbd2bed10, C4<0>, C4<0>;
L_0000024bbd34bdf0 .functor PMOS 1, L_0000024bbd314620, L_0000024bbd2bebd0, C4<0>, C4<0>;
L_0000024bbd313cf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c100 .functor NMOS 1, L_0000024bbd313cf0, L_0000024bbd2bebd0, C4<0>, C4<0>;
L_0000024bbd34bbc0 .functor NMOS 1, L_0000024bbd34c100, L_0000024bbd2bed10, C4<0>, C4<0>;
v0000024bbd130c80_0 .net "a", 0 0, L_0000024bbd2bed10;  alias, 1 drivers
v0000024bbd12f9c0_0 .net "b", 0 0, L_0000024bbd2bebd0;  alias, 1 drivers
v0000024bbd130e60_0 .net8 "gnd", 0 0, L_0000024bbd313cf0;  1 drivers, strength-aware
v0000024bbd1308c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd34c100;  1 drivers, strength-aware
v0000024bbd131860_0 .net8 "out", 0 0, RS_0000024bbd0ceee8;  alias, 3 drivers, strength-aware
v0000024bbd12f6a0_0 .net8 "pwr", 0 0, L_0000024bbd314620;  1 drivers, strength-aware
S_0000024bbd148060 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd148ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314690 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c640 .functor PMOS 1, L_0000024bbd314690, RS_0000024bbd0ceee8, C4<0>, C4<0>;
L_0000024bbd314310 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c6b0 .functor NMOS 1, L_0000024bbd314310, RS_0000024bbd0ceee8, C4<0>, C4<0>;
v0000024bbd131720_0 .net8 "a", 0 0, RS_0000024bbd0ceee8;  alias, 3 drivers, strength-aware
v0000024bbd130460_0 .net8 "gnd", 0 0, L_0000024bbd314310;  1 drivers, strength-aware
v0000024bbd1301e0_0 .net8 "out", 0 0, RS_0000024bbd0cf008;  alias, 2 drivers, strength-aware
v0000024bbd131400_0 .net8 "pwr", 0 0, L_0000024bbd314690;  1 drivers, strength-aware
S_0000024bbd148e70 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd148510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd12f920_0 .net8 "a", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
v0000024bbd130f00_0 .net8 "b", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
RS_0000024bbd0cf1e8 .resolv tri, L_0000024bbd34bc30, L_0000024bbd34b4c0, L_0000024bbd34cbf0;
v0000024bbd12f1a0_0 .net8 "nand_out", 0 0, RS_0000024bbd0cf1e8;  3 drivers, strength-aware
v0000024bbd12f740_0 .net8 "out", 0 0, RS_0000024bbd0cf308;  alias, 2 drivers, strength-aware
S_0000024bbd1470c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd148e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd313f20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34bc30 .functor PMOS 1, L_0000024bbd313f20, RS_0000024bbd0cd658, C4<0>, C4<0>;
L_0000024bbd34b4c0 .functor PMOS 1, L_0000024bbd313f20, RS_0000024bbd0cf158, C4<0>, C4<0>;
L_0000024bbd3148c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c720 .functor NMOS 1, L_0000024bbd3148c0, RS_0000024bbd0cf158, C4<0>, C4<0>;
L_0000024bbd34cbf0 .functor NMOS 1, L_0000024bbd34c720, RS_0000024bbd0cd658, C4<0>, C4<0>;
v0000024bbd1305a0_0 .net8 "a", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
v0000024bbd130dc0_0 .net8 "b", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
v0000024bbd130fa0_0 .net8 "gnd", 0 0, L_0000024bbd3148c0;  1 drivers, strength-aware
v0000024bbd130140_0 .net8 "nmos1_out", 0 0, L_0000024bbd34c720;  1 drivers, strength-aware
v0000024bbd131220_0 .net8 "out", 0 0, RS_0000024bbd0cf1e8;  alias, 3 drivers, strength-aware
v0000024bbd130320_0 .net8 "pwr", 0 0, L_0000024bbd313f20;  1 drivers, strength-aware
S_0000024bbd14ab60 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd148e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3143f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34cc60 .functor PMOS 1, L_0000024bbd3143f0, RS_0000024bbd0cf1e8, C4<0>, C4<0>;
L_0000024bbd314230 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34cd40 .functor NMOS 1, L_0000024bbd314230, RS_0000024bbd0cf1e8, C4<0>, C4<0>;
v0000024bbd1303c0_0 .net8 "a", 0 0, RS_0000024bbd0cf1e8;  alias, 3 drivers, strength-aware
v0000024bbd12fce0_0 .net8 "gnd", 0 0, L_0000024bbd314230;  1 drivers, strength-aware
v0000024bbd130960_0 .net8 "out", 0 0, RS_0000024bbd0cf308;  alias, 2 drivers, strength-aware
v0000024bbd12f420_0 .net8 "pwr", 0 0, L_0000024bbd3143f0;  1 drivers, strength-aware
S_0000024bbd149bc0 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd148510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd131040_0 .net8 "a", 0 0, RS_0000024bbd0cf008;  alias, 2 drivers, strength-aware
v0000024bbd12f240_0 .net8 "b", 0 0, RS_0000024bbd0cf308;  alias, 2 drivers, strength-aware
RS_0000024bbd0cf488 .resolv tri, L_0000024bbd34ce20, L_0000024bbd34cfe0, L_0000024bbd34e6a0;
v0000024bbd12f560_0 .net8 "nor_out", 0 0, RS_0000024bbd0cf488;  3 drivers, strength-aware
v0000024bbd12fe20_0 .net8 "out", 0 0, RS_0000024bbd0cf5d8;  alias, 2 drivers, strength-aware
S_0000024bbd14ae80 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd149bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd314bd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34cdb0 .functor PMOS 1, L_0000024bbd314bd0, RS_0000024bbd0cf008, C4<0>, C4<0>;
L_0000024bbd34ce20 .functor PMOS 1, L_0000024bbd34cdb0, RS_0000024bbd0cf308, C4<0>, C4<0>;
L_0000024bbd314700 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34cfe0 .functor NMOS 1, L_0000024bbd314700, RS_0000024bbd0cf008, C4<0>, C4<0>;
L_0000024bbd34e6a0 .functor NMOS 1, L_0000024bbd314700, RS_0000024bbd0cf308, C4<0>, C4<0>;
v0000024bbd12fba0_0 .net8 "a", 0 0, RS_0000024bbd0cf008;  alias, 2 drivers, strength-aware
v0000024bbd130500_0 .net8 "b", 0 0, RS_0000024bbd0cf308;  alias, 2 drivers, strength-aware
v0000024bbd12f4c0_0 .net8 "gnd", 0 0, L_0000024bbd314700;  1 drivers, strength-aware
v0000024bbd12fa60_0 .net8 "out", 0 0, RS_0000024bbd0cf488;  alias, 3 drivers, strength-aware
v0000024bbd12fb00_0 .net8 "pmos1_out", 0 0, L_0000024bbd34cdb0;  1 drivers, strength-aware
v0000024bbd12fc40_0 .net8 "pwr", 0 0, L_0000024bbd314bd0;  1 drivers, strength-aware
S_0000024bbd149a30 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd149bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314070 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e4e0 .functor PMOS 1, L_0000024bbd314070, RS_0000024bbd0cf488, C4<0>, C4<0>;
L_0000024bbd3144d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d210 .functor NMOS 1, L_0000024bbd3144d0, RS_0000024bbd0cf488, C4<0>, C4<0>;
v0000024bbd130a00_0 .net8 "a", 0 0, RS_0000024bbd0cf488;  alias, 3 drivers, strength-aware
v0000024bbd12fd80_0 .net8 "gnd", 0 0, L_0000024bbd3144d0;  1 drivers, strength-aware
v0000024bbd1306e0_0 .net8 "out", 0 0, RS_0000024bbd0cf5d8;  alias, 2 drivers, strength-aware
v0000024bbd130640_0 .net8 "pwr", 0 0, L_0000024bbd314070;  1 drivers, strength-aware
S_0000024bbd1498a0 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd148510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd133340_0 .net "a", 0 0, L_0000024bbd2bed10;  alias, 1 drivers
v0000024bbd131900_0 .net "b", 0 0, L_0000024bbd2bebd0;  alias, 1 drivers
v0000024bbd133160_0 .net8 "out", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
RS_0000024bbd0cfa28 .resolv tri, L_0000024bbd34caa0, L_0000024bbd34c2c0;
v0000024bbd132760_0 .net8 "w1", 0 0, RS_0000024bbd0cfa28;  2 drivers, strength-aware
RS_0000024bbd0cf728 .resolv tri, L_0000024bbd34c170, L_0000024bbd34c4f0;
v0000024bbd1338e0_0 .net8 "w2", 0 0, RS_0000024bbd0cf728;  2 drivers, strength-aware
RS_0000024bbd0cf8d8 .resolv tri, L_0000024bbd34ccd0, L_0000024bbd34bf40;
v0000024bbd133980_0 .net8 "w3", 0 0, RS_0000024bbd0cf8d8;  2 drivers, strength-aware
RS_0000024bbd0cfbd8 .resolv tri, L_0000024bbd34c480, L_0000024bbd34ca30;
v0000024bbd1323a0_0 .net8 "w4", 0 0, RS_0000024bbd0cfbd8;  2 drivers, strength-aware
S_0000024bbd14a520 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd1498a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd130b40_0 .net "a", 0 0, L_0000024bbd2bed10;  alias, 1 drivers
v0000024bbd130be0_0 .net8 "b", 0 0, RS_0000024bbd0cf728;  alias, 2 drivers, strength-aware
RS_0000024bbd0cf7b8 .resolv tri, L_0000024bbd34c560, L_0000024bbd34cf70, L_0000024bbd34c250;
v0000024bbd1314a0_0 .net8 "nand_out", 0 0, RS_0000024bbd0cf7b8;  3 drivers, strength-aware
v0000024bbd1312c0_0 .net8 "out", 0 0, RS_0000024bbd0cf8d8;  alias, 2 drivers, strength-aware
S_0000024bbd149710 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312f60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c560 .functor PMOS 1, L_0000024bbd312f60, L_0000024bbd2bed10, C4<0>, C4<0>;
L_0000024bbd34cf70 .functor PMOS 1, L_0000024bbd312f60, RS_0000024bbd0cf728, C4<0>, C4<0>;
L_0000024bbd3132e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c8e0 .functor NMOS 1, L_0000024bbd3132e0, RS_0000024bbd0cf728, C4<0>, C4<0>;
L_0000024bbd34c250 .functor NMOS 1, L_0000024bbd34c8e0, L_0000024bbd2bed10, C4<0>, C4<0>;
v0000024bbd1310e0_0 .net "a", 0 0, L_0000024bbd2bed10;  alias, 1 drivers
v0000024bbd12f600_0 .net8 "b", 0 0, RS_0000024bbd0cf728;  alias, 2 drivers, strength-aware
v0000024bbd1315e0_0 .net8 "gnd", 0 0, L_0000024bbd3132e0;  1 drivers, strength-aware
v0000024bbd131680_0 .net8 "nmos1_out", 0 0, L_0000024bbd34c8e0;  1 drivers, strength-aware
v0000024bbd131540_0 .net8 "out", 0 0, RS_0000024bbd0cf7b8;  alias, 3 drivers, strength-aware
v0000024bbd12f7e0_0 .net8 "pwr", 0 0, L_0000024bbd312f60;  1 drivers, strength-aware
S_0000024bbd14a6b0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd312fd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ccd0 .functor PMOS 1, L_0000024bbd312fd0, RS_0000024bbd0cf7b8, C4<0>, C4<0>;
L_0000024bbd3133c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34bf40 .functor NMOS 1, L_0000024bbd3133c0, RS_0000024bbd0cf7b8, C4<0>, C4<0>;
v0000024bbd130aa0_0 .net8 "a", 0 0, RS_0000024bbd0cf7b8;  alias, 3 drivers, strength-aware
v0000024bbd12fec0_0 .net8 "gnd", 0 0, L_0000024bbd3133c0;  1 drivers, strength-aware
v0000024bbd12ff60_0 .net8 "out", 0 0, RS_0000024bbd0cf8d8;  alias, 2 drivers, strength-aware
v0000024bbd131180_0 .net8 "pwr", 0 0, L_0000024bbd312fd0;  1 drivers, strength-aware
S_0000024bbd14a390 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd1498a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd132620_0 .net8 "a", 0 0, RS_0000024bbd0cfa28;  alias, 2 drivers, strength-aware
v0000024bbd1326c0_0 .net "b", 0 0, L_0000024bbd2bebd0;  alias, 1 drivers
RS_0000024bbd0cfab8 .resolv tri, L_0000024bbd34bd10, L_0000024bbd34b610, L_0000024bbd34c330;
v0000024bbd132080_0 .net8 "nand_out", 0 0, RS_0000024bbd0cfab8;  3 drivers, strength-aware
v0000024bbd133700_0 .net8 "out", 0 0, RS_0000024bbd0cfbd8;  alias, 2 drivers, strength-aware
S_0000024bbd149260 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312320 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34bd10 .functor PMOS 1, L_0000024bbd312320, RS_0000024bbd0cfa28, C4<0>, C4<0>;
L_0000024bbd34b610 .functor PMOS 1, L_0000024bbd312320, L_0000024bbd2bebd0, C4<0>, C4<0>;
L_0000024bbd313430 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b6f0 .functor NMOS 1, L_0000024bbd313430, L_0000024bbd2bebd0, C4<0>, C4<0>;
L_0000024bbd34c330 .functor NMOS 1, L_0000024bbd34b6f0, RS_0000024bbd0cfa28, C4<0>, C4<0>;
v0000024bbd133ac0_0 .net8 "a", 0 0, RS_0000024bbd0cfa28;  alias, 2 drivers, strength-aware
v0000024bbd1333e0_0 .net "b", 0 0, L_0000024bbd2bebd0;  alias, 1 drivers
v0000024bbd131fe0_0 .net8 "gnd", 0 0, L_0000024bbd313430;  1 drivers, strength-aware
v0000024bbd131f40_0 .net8 "nmos1_out", 0 0, L_0000024bbd34b6f0;  1 drivers, strength-aware
v0000024bbd1324e0_0 .net8 "out", 0 0, RS_0000024bbd0cfab8;  alias, 3 drivers, strength-aware
v0000024bbd132300_0 .net8 "pwr", 0 0, L_0000024bbd312320;  1 drivers, strength-aware
S_0000024bbd14a070 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd313820 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c480 .functor PMOS 1, L_0000024bbd313820, RS_0000024bbd0cfab8, C4<0>, C4<0>;
L_0000024bbd3137b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ca30 .functor NMOS 1, L_0000024bbd3137b0, RS_0000024bbd0cfab8, C4<0>, C4<0>;
v0000024bbd1335c0_0 .net8 "a", 0 0, RS_0000024bbd0cfab8;  alias, 3 drivers, strength-aware
v0000024bbd133660_0 .net8 "gnd", 0 0, L_0000024bbd3137b0;  1 drivers, strength-aware
v0000024bbd133e80_0 .net8 "out", 0 0, RS_0000024bbd0cfbd8;  alias, 2 drivers, strength-aware
v0000024bbd133020_0 .net8 "pwr", 0 0, L_0000024bbd313820;  1 drivers, strength-aware
S_0000024bbd1490d0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd1498a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd312da0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34caa0 .functor PMOS 1, L_0000024bbd312da0, L_0000024bbd2bed10, C4<0>, C4<0>;
L_0000024bbd311d70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c2c0 .functor NMOS 1, L_0000024bbd311d70, L_0000024bbd2bed10, C4<0>, C4<0>;
v0000024bbd132da0_0 .net "a", 0 0, L_0000024bbd2bed10;  alias, 1 drivers
v0000024bbd132580_0 .net8 "gnd", 0 0, L_0000024bbd311d70;  1 drivers, strength-aware
v0000024bbd133b60_0 .net8 "out", 0 0, RS_0000024bbd0cfa28;  alias, 2 drivers, strength-aware
v0000024bbd133c00_0 .net8 "pwr", 0 0, L_0000024bbd312da0;  1 drivers, strength-aware
S_0000024bbd149580 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd1498a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd311ec0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c170 .functor PMOS 1, L_0000024bbd311ec0, L_0000024bbd2bebd0, C4<0>, C4<0>;
L_0000024bbd312e80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c4f0 .functor NMOS 1, L_0000024bbd312e80, L_0000024bbd2bebd0, C4<0>, C4<0>;
v0000024bbd133480_0 .net "a", 0 0, L_0000024bbd2bebd0;  alias, 1 drivers
v0000024bbd132e40_0 .net8 "gnd", 0 0, L_0000024bbd312e80;  1 drivers, strength-aware
v0000024bbd133a20_0 .net8 "out", 0 0, RS_0000024bbd0cf728;  alias, 2 drivers, strength-aware
v0000024bbd133fc0_0 .net8 "pwr", 0 0, L_0000024bbd311ec0;  1 drivers, strength-aware
S_0000024bbd149ee0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd1498a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd131a40_0 .net8 "a", 0 0, RS_0000024bbd0cf8d8;  alias, 2 drivers, strength-aware
v0000024bbd134060_0 .net8 "b", 0 0, RS_0000024bbd0cfbd8;  alias, 2 drivers, strength-aware
RS_0000024bbd0cfed8 .resolv tri, L_0000024bbd34bed0, L_0000024bbd34b920, L_0000024bbd34b8b0;
v0000024bbd132f80_0 .net8 "nor_out", 0 0, RS_0000024bbd0cfed8;  3 drivers, strength-aware
v0000024bbd1329e0_0 .net8 "out", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
S_0000024bbd149d50 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd149ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd313660 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34bfb0 .functor PMOS 1, L_0000024bbd313660, RS_0000024bbd0cf8d8, C4<0>, C4<0>;
L_0000024bbd34bed0 .functor PMOS 1, L_0000024bbd34bfb0, RS_0000024bbd0cfbd8, C4<0>, C4<0>;
L_0000024bbd313890 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b920 .functor NMOS 1, L_0000024bbd313890, RS_0000024bbd0cf8d8, C4<0>, C4<0>;
L_0000024bbd34b8b0 .functor NMOS 1, L_0000024bbd313890, RS_0000024bbd0cfbd8, C4<0>, C4<0>;
v0000024bbd1321c0_0 .net8 "a", 0 0, RS_0000024bbd0cf8d8;  alias, 2 drivers, strength-aware
v0000024bbd1337a0_0 .net8 "b", 0 0, RS_0000024bbd0cfbd8;  alias, 2 drivers, strength-aware
v0000024bbd131ea0_0 .net8 "gnd", 0 0, L_0000024bbd313890;  1 drivers, strength-aware
v0000024bbd132440_0 .net8 "out", 0 0, RS_0000024bbd0cfed8;  alias, 3 drivers, strength-aware
v0000024bbd133840_0 .net8 "pmos1_out", 0 0, L_0000024bbd34bfb0;  1 drivers, strength-aware
v0000024bbd132120_0 .net8 "pwr", 0 0, L_0000024bbd313660;  1 drivers, strength-aware
S_0000024bbd14a840 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd149ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd313040 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b530 .functor PMOS 1, L_0000024bbd313040, RS_0000024bbd0cfed8, C4<0>, C4<0>;
L_0000024bbd3121d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c1e0 .functor NMOS 1, L_0000024bbd3121d0, RS_0000024bbd0cfed8, C4<0>, C4<0>;
v0000024bbd1330c0_0 .net8 "a", 0 0, RS_0000024bbd0cfed8;  alias, 3 drivers, strength-aware
v0000024bbd133de0_0 .net8 "gnd", 0 0, L_0000024bbd3121d0;  1 drivers, strength-aware
v0000024bbd1332a0_0 .net8 "out", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
v0000024bbd132800_0 .net8 "pwr", 0 0, L_0000024bbd313040;  1 drivers, strength-aware
S_0000024bbd14a200 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd148510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd135960_0 .net8 "a", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
v0000024bbd136220_0 .net8 "b", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
v0000024bbd1362c0_0 .net8 "out", 0 0, RS_0000024bbd0d0ad8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d04d8 .resolv tri, L_0000024bbd34bca0, L_0000024bbd34d050;
v0000024bbd136360_0 .net8 "w1", 0 0, RS_0000024bbd0d04d8;  2 drivers, strength-aware
RS_0000024bbd0d01d8 .resolv tri, L_0000024bbd34b760, L_0000024bbd34c950;
v0000024bbd134380_0 .net8 "w2", 0 0, RS_0000024bbd0d01d8;  2 drivers, strength-aware
RS_0000024bbd0d0388 .resolv tri, L_0000024bbd34cf00, L_0000024bbd34bd80;
v0000024bbd136400_0 .net8 "w3", 0 0, RS_0000024bbd0d0388;  2 drivers, strength-aware
RS_0000024bbd0d0688 .resolv tri, L_0000024bbd34c3a0, L_0000024bbd34c410;
v0000024bbd134e20_0 .net8 "w4", 0 0, RS_0000024bbd0d0688;  2 drivers, strength-aware
S_0000024bbd14a9d0 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd14a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd132ee0_0 .net8 "a", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
v0000024bbd131c20_0 .net8 "b", 0 0, RS_0000024bbd0d01d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d0268 .resolv tri, L_0000024bbd34b7d0, L_0000024bbd34b840, L_0000024bbd34ba00;
v0000024bbd131cc0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d0268;  3 drivers, strength-aware
v0000024bbd132a80_0 .net8 "out", 0 0, RS_0000024bbd0d0388;  alias, 2 drivers, strength-aware
S_0000024bbd14acf0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd312080 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b7d0 .functor PMOS 1, L_0000024bbd312080, RS_0000024bbd0cf158, C4<0>, C4<0>;
L_0000024bbd34b840 .functor PMOS 1, L_0000024bbd312080, RS_0000024bbd0d01d8, C4<0>, C4<0>;
L_0000024bbd312010 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c800 .functor NMOS 1, L_0000024bbd312010, RS_0000024bbd0d01d8, C4<0>, C4<0>;
L_0000024bbd34ba00 .functor NMOS 1, L_0000024bbd34c800, RS_0000024bbd0cf158, C4<0>, C4<0>;
v0000024bbd133200_0 .net8 "a", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
v0000024bbd133520_0 .net8 "b", 0 0, RS_0000024bbd0d01d8;  alias, 2 drivers, strength-aware
v0000024bbd1328a0_0 .net8 "gnd", 0 0, L_0000024bbd312010;  1 drivers, strength-aware
v0000024bbd132940_0 .net8 "nmos1_out", 0 0, L_0000024bbd34c800;  1 drivers, strength-aware
v0000024bbd133ca0_0 .net8 "out", 0 0, RS_0000024bbd0d0268;  alias, 3 drivers, strength-aware
v0000024bbd133d40_0 .net8 "pwr", 0 0, L_0000024bbd312080;  1 drivers, strength-aware
S_0000024bbd1493f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314770 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34cf00 .functor PMOS 1, L_0000024bbd314770, RS_0000024bbd0d0268, C4<0>, C4<0>;
L_0000024bbd3145b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34bd80 .functor NMOS 1, L_0000024bbd3145b0, RS_0000024bbd0d0268, C4<0>, C4<0>;
v0000024bbd1319a0_0 .net8 "a", 0 0, RS_0000024bbd0d0268;  alias, 3 drivers, strength-aware
v0000024bbd133f20_0 .net8 "gnd", 0 0, L_0000024bbd3145b0;  1 drivers, strength-aware
v0000024bbd131ae0_0 .net8 "out", 0 0, RS_0000024bbd0d0388;  alias, 2 drivers, strength-aware
v0000024bbd131b80_0 .net8 "pwr", 0 0, L_0000024bbd314770;  1 drivers, strength-aware
S_0000024bbd14c530 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd14a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd135f00_0 .net8 "a", 0 0, RS_0000024bbd0d04d8;  alias, 2 drivers, strength-aware
v0000024bbd135e60_0 .net8 "b", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
RS_0000024bbd0d0568 .resolv tri, L_0000024bbd34cb80, L_0000024bbd34b5a0, L_0000024bbd34c9c0;
v0000024bbd134ce0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d0568;  3 drivers, strength-aware
v0000024bbd135780_0 .net8 "out", 0 0, RS_0000024bbd0d0688;  alias, 2 drivers, strength-aware
S_0000024bbd14b0e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315340 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34cb80 .functor PMOS 1, L_0000024bbd315340, RS_0000024bbd0d04d8, C4<0>, C4<0>;
L_0000024bbd34b5a0 .functor PMOS 1, L_0000024bbd315340, RS_0000024bbd0cd658, C4<0>, C4<0>;
L_0000024bbd314d20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c090 .functor NMOS 1, L_0000024bbd314d20, RS_0000024bbd0cd658, C4<0>, C4<0>;
L_0000024bbd34c9c0 .functor NMOS 1, L_0000024bbd34c090, RS_0000024bbd0d04d8, C4<0>, C4<0>;
v0000024bbd132b20_0 .net8 "a", 0 0, RS_0000024bbd0d04d8;  alias, 2 drivers, strength-aware
v0000024bbd131d60_0 .net8 "b", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
v0000024bbd131e00_0 .net8 "gnd", 0 0, L_0000024bbd314d20;  1 drivers, strength-aware
v0000024bbd132c60_0 .net8 "nmos1_out", 0 0, L_0000024bbd34c090;  1 drivers, strength-aware
v0000024bbd132bc0_0 .net8 "out", 0 0, RS_0000024bbd0d0568;  alias, 3 drivers, strength-aware
v0000024bbd132260_0 .net8 "pwr", 0 0, L_0000024bbd315340;  1 drivers, strength-aware
S_0000024bbd14c080 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314a10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c3a0 .functor PMOS 1, L_0000024bbd314a10, RS_0000024bbd0d0568, C4<0>, C4<0>;
L_0000024bbd314380 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c410 .functor NMOS 1, L_0000024bbd314380, RS_0000024bbd0d0568, C4<0>, C4<0>;
v0000024bbd132d00_0 .net8 "a", 0 0, RS_0000024bbd0d0568;  alias, 3 drivers, strength-aware
v0000024bbd135b40_0 .net8 "gnd", 0 0, L_0000024bbd314380;  1 drivers, strength-aware
v0000024bbd135dc0_0 .net8 "out", 0 0, RS_0000024bbd0d0688;  alias, 2 drivers, strength-aware
v0000024bbd1350a0_0 .net8 "pwr", 0 0, L_0000024bbd314a10;  1 drivers, strength-aware
S_0000024bbd14b270 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd14a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd313120 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34bca0 .functor PMOS 1, L_0000024bbd313120, RS_0000024bbd0cf158, C4<0>, C4<0>;
L_0000024bbd3134a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d050 .functor NMOS 1, L_0000024bbd3134a0, RS_0000024bbd0cf158, C4<0>, C4<0>;
v0000024bbd134ba0_0 .net8 "a", 0 0, RS_0000024bbd0cf158;  alias, 2 drivers, strength-aware
v0000024bbd136040_0 .net8 "gnd", 0 0, L_0000024bbd3134a0;  1 drivers, strength-aware
v0000024bbd135fa0_0 .net8 "out", 0 0, RS_0000024bbd0d04d8;  alias, 2 drivers, strength-aware
v0000024bbd1360e0_0 .net8 "pwr", 0 0, L_0000024bbd313120;  1 drivers, strength-aware
S_0000024bbd14bd60 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd14a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd311fa0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34b760 .functor PMOS 1, L_0000024bbd311fa0, RS_0000024bbd0cd658, C4<0>, C4<0>;
L_0000024bbd3136d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c950 .functor NMOS 1, L_0000024bbd3136d0, RS_0000024bbd0cd658, C4<0>, C4<0>;
v0000024bbd134740_0 .net8 "a", 0 0, RS_0000024bbd0cd658;  alias, 2 drivers, strength-aware
v0000024bbd1356e0_0 .net8 "gnd", 0 0, L_0000024bbd3136d0;  1 drivers, strength-aware
v0000024bbd1347e0_0 .net8 "out", 0 0, RS_0000024bbd0d01d8;  alias, 2 drivers, strength-aware
v0000024bbd134d80_0 .net8 "pwr", 0 0, L_0000024bbd311fa0;  1 drivers, strength-aware
S_0000024bbd14c210 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd14a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1342e0_0 .net8 "a", 0 0, RS_0000024bbd0d0388;  alias, 2 drivers, strength-aware
v0000024bbd1358c0_0 .net8 "b", 0 0, RS_0000024bbd0d0688;  alias, 2 drivers, strength-aware
RS_0000024bbd0d0988 .resolv tri, L_0000024bbd34c020, L_0000024bbd34be60, L_0000024bbd34ba70;
v0000024bbd136860_0 .net8 "nor_out", 0 0, RS_0000024bbd0d0988;  3 drivers, strength-aware
v0000024bbd135000_0 .net8 "out", 0 0, RS_0000024bbd0d0ad8;  alias, 2 drivers, strength-aware
S_0000024bbd14cb70 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd14c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd314e00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c870 .functor PMOS 1, L_0000024bbd314e00, RS_0000024bbd0d0388, C4<0>, C4<0>;
L_0000024bbd34c020 .functor PMOS 1, L_0000024bbd34c870, RS_0000024bbd0d0688, C4<0>, C4<0>;
L_0000024bbd314540 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34be60 .functor NMOS 1, L_0000024bbd314540, RS_0000024bbd0d0388, C4<0>, C4<0>;
L_0000024bbd34ba70 .functor NMOS 1, L_0000024bbd314540, RS_0000024bbd0d0688, C4<0>, C4<0>;
v0000024bbd135500_0 .net8 "a", 0 0, RS_0000024bbd0d0388;  alias, 2 drivers, strength-aware
v0000024bbd1364a0_0 .net8 "b", 0 0, RS_0000024bbd0d0688;  alias, 2 drivers, strength-aware
v0000024bbd1344c0_0 .net8 "gnd", 0 0, L_0000024bbd314540;  1 drivers, strength-aware
v0000024bbd134b00_0 .net8 "out", 0 0, RS_0000024bbd0d0988;  alias, 3 drivers, strength-aware
v0000024bbd136680_0 .net8 "pmos1_out", 0 0, L_0000024bbd34c870;  1 drivers, strength-aware
v0000024bbd135820_0 .net8 "pwr", 0 0, L_0000024bbd314e00;  1 drivers, strength-aware
S_0000024bbd14c9e0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd14c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314f50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34c5d0 .functor PMOS 1, L_0000024bbd314f50, RS_0000024bbd0d0988, C4<0>, C4<0>;
L_0000024bbd313970 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34bae0 .functor NMOS 1, L_0000024bbd313970, RS_0000024bbd0d0988, C4<0>, C4<0>;
v0000024bbd135640_0 .net8 "a", 0 0, RS_0000024bbd0d0988;  alias, 3 drivers, strength-aware
v0000024bbd134a60_0 .net8 "gnd", 0 0, L_0000024bbd313970;  1 drivers, strength-aware
v0000024bbd134560_0 .net8 "out", 0 0, RS_0000024bbd0d0ad8;  alias, 2 drivers, strength-aware
v0000024bbd136180_0 .net8 "pwr", 0 0, L_0000024bbd314f50;  1 drivers, strength-aware
S_0000024bbd14ba40 .scope module, "fs10" "full_subtractor_4bit" 3 256, 3 94 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 1 "cout";
v0000024bbd173680_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd172140_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
RS_0000024bbd0d16a8 .resolv tri, L_0000024bbd350150, L_0000024bbd350620;
v0000024bbd1717e0_0 .net8 "c1", 0 0, RS_0000024bbd0d16a8;  2 drivers, strength-aware
RS_0000024bbd0d3628 .resolv tri, L_0000024bbd350930, L_0000024bbd3511f0;
v0000024bbd1728c0_0 .net8 "c2", 0 0, RS_0000024bbd0d3628;  2 drivers, strength-aware
RS_0000024bbd0d55a8 .resolv tri, L_0000024bbd353720, L_0000024bbd352ca0;
v0000024bbd173360_0 .net8 "c3", 0 0, RS_0000024bbd0d55a8;  2 drivers, strength-aware
v0000024bbd171880_0 .net8 "cout", 0 0, RS_0000024bbd0d7528;  alias, 2 drivers, strength-aware
v0000024bbd172dc0_0 .net "not_b", 3 0, L_0000024bbd2c0c50;  1 drivers
v0000024bbd1719c0_0 .net "sum", 3 0, L_0000024bbd2c0110;  alias, 1 drivers
L_0000024bbd2c0cf0 .part v0000024bbd2bc6f0_0, 0, 1;
L_0000024bbd2bf670 .part v0000024bbd2bc6f0_0, 1, 1;
L_0000024bbd2bfdf0 .part v0000024bbd2bc6f0_0, 2, 1;
L_0000024bbd2c0bb0 .part v0000024bbd2bc6f0_0, 3, 1;
RS_0000024bbd0d8d58 .resolv tri, L_0000024bbd34dad0, L_0000024bbd34ebe0;
RS_0000024bbd0d8e78 .resolv tri, L_0000024bbd34e9b0, L_0000024bbd34ea20;
RS_0000024bbd0d8f98 .resolv tri, L_0000024bbd34d6e0, L_0000024bbd34db40;
RS_0000024bbd0d90b8 .resolv tri, L_0000024bbd34d9f0, L_0000024bbd34d4b0;
L_0000024bbd2c0c50 .concat8 [ 1 1 1 1], RS_0000024bbd0d8d58, RS_0000024bbd0d8e78, RS_0000024bbd0d8f98, RS_0000024bbd0d90b8;
L_0000024bbd2bf170 .part v0000024bbd2bc8d0_0, 0, 1;
L_0000024bbd2bf7b0 .part L_0000024bbd2c0c50, 0, 1;
L_0000024bbd2bf8f0 .part v0000024bbd2bc8d0_0, 1, 1;
L_0000024bbd2bedb0 .part L_0000024bbd2c0c50, 1, 1;
L_0000024bbd2bf210 .part v0000024bbd2bc8d0_0, 2, 1;
L_0000024bbd2c0070 .part L_0000024bbd2c0c50, 2, 1;
L_0000024bbd2c0d90 .part v0000024bbd2bc8d0_0, 3, 1;
L_0000024bbd2c0430 .part L_0000024bbd2c0c50, 3, 1;
RS_0000024bbd0d2ba8 .resolv tri, L_0000024bbd34e470, L_0000024bbd34df30;
RS_0000024bbd0d4b28 .resolv tri, L_0000024bbd34f890, L_0000024bbd3503f0;
RS_0000024bbd0d6aa8 .resolv tri, L_0000024bbd351c70, L_0000024bbd350bd0;
RS_0000024bbd0d8a28 .resolv tri, L_0000024bbd352bc0, L_0000024bbd353e90;
L_0000024bbd2c0110 .concat8 [ 1 1 1 1], RS_0000024bbd0d2ba8, RS_0000024bbd0d4b28, RS_0000024bbd0d6aa8, RS_0000024bbd0d8a28;
S_0000024bbd14cd00 .scope module, "fa4" "full_adder" 3 101, 3 75 0, S_0000024bbd14ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd13bd60_0 .net "a", 0 0, L_0000024bbd2bf170;  1 drivers
v0000024bbd13d340_0 .net "b", 0 0, L_0000024bbd2bf7b0;  1 drivers
L_0000024bbd3660a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024bbd13bae0_0 .net "cin", 0 0, L_0000024bbd3660a0;  1 drivers
v0000024bbd13dde0_0 .net8 "cout", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
v0000024bbd13dc00_0 .net8 "sum", 0 0, RS_0000024bbd0d2ba8;  2 drivers, strength-aware
RS_0000024bbd0d1228 .resolv tri, L_0000024bbd34e7f0, L_0000024bbd34d2f0;
v0000024bbd13d700_0 .net8 "w1", 0 0, RS_0000024bbd0d1228;  2 drivers, strength-aware
RS_0000024bbd0d10a8 .resolv tri, L_0000024bbd34eb00, L_0000024bbd34e550;
v0000024bbd13dd40_0 .net8 "w2", 0 0, RS_0000024bbd0d10a8;  2 drivers, strength-aware
RS_0000024bbd0d13d8 .resolv tri, L_0000024bbd3504d0, L_0000024bbd350380;
v0000024bbd13d520_0 .net8 "w3", 0 0, RS_0000024bbd0d13d8;  2 drivers, strength-aware
S_0000024bbd14c3a0 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd14cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd135be0_0 .net "a", 0 0, L_0000024bbd2bf170;  alias, 1 drivers
v0000024bbd135460_0 .net "b", 0 0, L_0000024bbd2bf7b0;  alias, 1 drivers
RS_0000024bbd0d0f88 .resolv tri, L_0000024bbd34ec50, L_0000024bbd34d3d0, L_0000024bbd34d440;
v0000024bbd136f40_0 .net8 "nand_out", 0 0, RS_0000024bbd0d0f88;  3 drivers, strength-aware
v0000024bbd138ac0_0 .net8 "out", 0 0, RS_0000024bbd0d10a8;  alias, 2 drivers, strength-aware
S_0000024bbd14ce90 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd313f90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ec50 .functor PMOS 1, L_0000024bbd313f90, L_0000024bbd2bf170, C4<0>, C4<0>;
L_0000024bbd34d3d0 .functor PMOS 1, L_0000024bbd313f90, L_0000024bbd2bf7b0, C4<0>, C4<0>;
L_0000024bbd313dd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d980 .functor NMOS 1, L_0000024bbd313dd0, L_0000024bbd2bf7b0, C4<0>, C4<0>;
L_0000024bbd34d440 .functor NMOS 1, L_0000024bbd34d980, L_0000024bbd2bf170, C4<0>, C4<0>;
v0000024bbd1367c0_0 .net "a", 0 0, L_0000024bbd2bf170;  alias, 1 drivers
v0000024bbd1351e0_0 .net "b", 0 0, L_0000024bbd2bf7b0;  alias, 1 drivers
v0000024bbd1349c0_0 .net8 "gnd", 0 0, L_0000024bbd313dd0;  1 drivers, strength-aware
v0000024bbd134240_0 .net8 "nmos1_out", 0 0, L_0000024bbd34d980;  1 drivers, strength-aware
v0000024bbd1346a0_0 .net8 "out", 0 0, RS_0000024bbd0d0f88;  alias, 3 drivers, strength-aware
v0000024bbd135280_0 .net8 "pwr", 0 0, L_0000024bbd313f90;  1 drivers, strength-aware
S_0000024bbd14b400 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd316300 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34eb00 .functor PMOS 1, L_0000024bbd316300, RS_0000024bbd0d0f88, C4<0>, C4<0>;
L_0000024bbd316df0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e550 .functor NMOS 1, L_0000024bbd316df0, RS_0000024bbd0d0f88, C4<0>, C4<0>;
v0000024bbd134880_0 .net8 "a", 0 0, RS_0000024bbd0d0f88;  alias, 3 drivers, strength-aware
v0000024bbd135320_0 .net8 "gnd", 0 0, L_0000024bbd316df0;  1 drivers, strength-aware
v0000024bbd134920_0 .net8 "out", 0 0, RS_0000024bbd0d10a8;  alias, 2 drivers, strength-aware
v0000024bbd1353c0_0 .net8 "pwr", 0 0, L_0000024bbd316300;  1 drivers, strength-aware
S_0000024bbd14bbd0 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd14cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd138660_0 .net "a", 0 0, L_0000024bbd3660a0;  alias, 1 drivers
v0000024bbd137da0_0 .net8 "b", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
RS_0000024bbd0d12b8 .resolv tri, L_0000024bbd34e940, L_0000024bbd34ea90, L_0000024bbd34ee80;
v0000024bbd137580_0 .net8 "nand_out", 0 0, RS_0000024bbd0d12b8;  3 drivers, strength-aware
v0000024bbd138b60_0 .net8 "out", 0 0, RS_0000024bbd0d13d8;  alias, 2 drivers, strength-aware
S_0000024bbd14bef0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315dc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e940 .functor PMOS 1, L_0000024bbd315dc0, L_0000024bbd3660a0, C4<0>, C4<0>;
L_0000024bbd34ea90 .functor PMOS 1, L_0000024bbd315dc0, RS_0000024bbd0d1228, C4<0>, C4<0>;
L_0000024bbd315d50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34eb70 .functor NMOS 1, L_0000024bbd315d50, RS_0000024bbd0d1228, C4<0>, C4<0>;
L_0000024bbd34ee80 .functor NMOS 1, L_0000024bbd34eb70, L_0000024bbd3660a0, C4<0>, C4<0>;
v0000024bbd138a20_0 .net "a", 0 0, L_0000024bbd3660a0;  alias, 1 drivers
v0000024bbd137620_0 .net8 "b", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
v0000024bbd138020_0 .net8 "gnd", 0 0, L_0000024bbd315d50;  1 drivers, strength-aware
v0000024bbd1385c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd34eb70;  1 drivers, strength-aware
v0000024bbd1376c0_0 .net8 "out", 0 0, RS_0000024bbd0d12b8;  alias, 3 drivers, strength-aware
v0000024bbd1380c0_0 .net8 "pwr", 0 0, L_0000024bbd315dc0;  1 drivers, strength-aware
S_0000024bbd14c6c0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3167d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3504d0 .functor PMOS 1, L_0000024bbd3167d0, RS_0000024bbd0d12b8, C4<0>, C4<0>;
L_0000024bbd316610 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350380 .functor NMOS 1, L_0000024bbd316610, RS_0000024bbd0d12b8, C4<0>, C4<0>;
v0000024bbd137440_0 .net8 "a", 0 0, RS_0000024bbd0d12b8;  alias, 3 drivers, strength-aware
v0000024bbd136fe0_0 .net8 "gnd", 0 0, L_0000024bbd316610;  1 drivers, strength-aware
v0000024bbd138700_0 .net8 "out", 0 0, RS_0000024bbd0d13d8;  alias, 2 drivers, strength-aware
v0000024bbd137c60_0 .net8 "pwr", 0 0, L_0000024bbd3167d0;  1 drivers, strength-aware
S_0000024bbd14c850 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd14cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd137760_0 .net8 "a", 0 0, RS_0000024bbd0d10a8;  alias, 2 drivers, strength-aware
v0000024bbd1378a0_0 .net8 "b", 0 0, RS_0000024bbd0d13d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d1558 .resolv tri, L_0000024bbd350770, L_0000024bbd3507e0, L_0000024bbd3505b0;
v0000024bbd137080_0 .net8 "nor_out", 0 0, RS_0000024bbd0d1558;  3 drivers, strength-aware
v0000024bbd138840_0 .net8 "out", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
S_0000024bbd14b590 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd14c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd317020 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f580 .functor PMOS 1, L_0000024bbd317020, RS_0000024bbd0d10a8, C4<0>, C4<0>;
L_0000024bbd350770 .functor PMOS 1, L_0000024bbd34f580, RS_0000024bbd0d13d8, C4<0>, C4<0>;
L_0000024bbd316e60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3507e0 .functor NMOS 1, L_0000024bbd316e60, RS_0000024bbd0d10a8, C4<0>, C4<0>;
L_0000024bbd3505b0 .functor NMOS 1, L_0000024bbd316e60, RS_0000024bbd0d13d8, C4<0>, C4<0>;
v0000024bbd137300_0 .net8 "a", 0 0, RS_0000024bbd0d10a8;  alias, 2 drivers, strength-aware
v0000024bbd138340_0 .net8 "b", 0 0, RS_0000024bbd0d13d8;  alias, 2 drivers, strength-aware
v0000024bbd138e80_0 .net8 "gnd", 0 0, L_0000024bbd316e60;  1 drivers, strength-aware
v0000024bbd1379e0_0 .net8 "out", 0 0, RS_0000024bbd0d1558;  alias, 3 drivers, strength-aware
v0000024bbd1388e0_0 .net8 "pmos1_out", 0 0, L_0000024bbd34f580;  1 drivers, strength-aware
v0000024bbd1387a0_0 .net8 "pwr", 0 0, L_0000024bbd317020;  1 drivers, strength-aware
S_0000024bbd14b720 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd14c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd316530 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350150 .functor PMOS 1, L_0000024bbd316530, RS_0000024bbd0d1558, C4<0>, C4<0>;
L_0000024bbd316fb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350620 .functor NMOS 1, L_0000024bbd316fb0, RS_0000024bbd0d1558, C4<0>, C4<0>;
v0000024bbd136cc0_0 .net8 "a", 0 0, RS_0000024bbd0d1558;  alias, 3 drivers, strength-aware
v0000024bbd1373a0_0 .net8 "gnd", 0 0, L_0000024bbd316fb0;  1 drivers, strength-aware
v0000024bbd1374e0_0 .net8 "out", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
v0000024bbd137800_0 .net8 "pwr", 0 0, L_0000024bbd316530;  1 drivers, strength-aware
S_0000024bbd14b8b0 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd14cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13a320_0 .net "a", 0 0, L_0000024bbd2bf170;  alias, 1 drivers
v0000024bbd13b040_0 .net "b", 0 0, L_0000024bbd2bf7b0;  alias, 1 drivers
v0000024bbd139240_0 .net8 "out", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
RS_0000024bbd0d1af8 .resolv tri, L_0000024bbd34d280, L_0000024bbd34e0f0;
v0000024bbd13ac80_0 .net8 "w1", 0 0, RS_0000024bbd0d1af8;  2 drivers, strength-aware
RS_0000024bbd0d17f8 .resolv tri, L_0000024bbd34e1d0, L_0000024bbd34e5c0;
v0000024bbd139b00_0 .net8 "w2", 0 0, RS_0000024bbd0d17f8;  2 drivers, strength-aware
RS_0000024bbd0d19a8 .resolv tri, L_0000024bbd34dbb0, L_0000024bbd34dd00;
v0000024bbd13b360_0 .net8 "w3", 0 0, RS_0000024bbd0d19a8;  2 drivers, strength-aware
RS_0000024bbd0d1ca8 .resolv tri, L_0000024bbd34d590, L_0000024bbd34dd70;
v0000024bbd13ae60_0 .net8 "w4", 0 0, RS_0000024bbd0d1ca8;  2 drivers, strength-aware
S_0000024bbd14d8c0 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd14b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd137f80_0 .net "a", 0 0, L_0000024bbd2bf170;  alias, 1 drivers
v0000024bbd136c20_0 .net8 "b", 0 0, RS_0000024bbd0d17f8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d1888 .resolv tri, L_0000024bbd34d910, L_0000024bbd34d0c0, L_0000024bbd34da60;
v0000024bbd138160_0 .net8 "nand_out", 0 0, RS_0000024bbd0d1888;  3 drivers, strength-aware
v0000024bbd138d40_0 .net8 "out", 0 0, RS_0000024bbd0d19a8;  alias, 2 drivers, strength-aware
S_0000024bbd14e3b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3140e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d910 .functor PMOS 1, L_0000024bbd3140e0, L_0000024bbd2bf170, C4<0>, C4<0>;
L_0000024bbd34d0c0 .functor PMOS 1, L_0000024bbd3140e0, RS_0000024bbd0d17f8, C4<0>, C4<0>;
L_0000024bbd314af0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d1a0 .functor NMOS 1, L_0000024bbd314af0, RS_0000024bbd0d17f8, C4<0>, C4<0>;
L_0000024bbd34da60 .functor NMOS 1, L_0000024bbd34d1a0, L_0000024bbd2bf170, C4<0>, C4<0>;
v0000024bbd136ae0_0 .net "a", 0 0, L_0000024bbd2bf170;  alias, 1 drivers
v0000024bbd136a40_0 .net8 "b", 0 0, RS_0000024bbd0d17f8;  alias, 2 drivers, strength-aware
v0000024bbd1383e0_0 .net8 "gnd", 0 0, L_0000024bbd314af0;  1 drivers, strength-aware
v0000024bbd138980_0 .net8 "nmos1_out", 0 0, L_0000024bbd34d1a0;  1 drivers, strength-aware
v0000024bbd137e40_0 .net8 "out", 0 0, RS_0000024bbd0d1888;  alias, 3 drivers, strength-aware
v0000024bbd138c00_0 .net8 "pwr", 0 0, L_0000024bbd3140e0;  1 drivers, strength-aware
S_0000024bbd14d0f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314c40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34dbb0 .functor PMOS 1, L_0000024bbd314c40, RS_0000024bbd0d1888, C4<0>, C4<0>;
L_0000024bbd313900 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34dd00 .functor NMOS 1, L_0000024bbd313900, RS_0000024bbd0d1888, C4<0>, C4<0>;
v0000024bbd138ca0_0 .net8 "a", 0 0, RS_0000024bbd0d1888;  alias, 3 drivers, strength-aware
v0000024bbd137ee0_0 .net8 "gnd", 0 0, L_0000024bbd313900;  1 drivers, strength-aware
v0000024bbd137260_0 .net8 "out", 0 0, RS_0000024bbd0d19a8;  alias, 2 drivers, strength-aware
v0000024bbd136d60_0 .net8 "pwr", 0 0, L_0000024bbd314c40;  1 drivers, strength-aware
S_0000024bbd14dbe0 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd14b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd136e00_0 .net8 "a", 0 0, RS_0000024bbd0d1af8;  alias, 2 drivers, strength-aware
v0000024bbd138fc0_0 .net "b", 0 0, L_0000024bbd2bf7b0;  alias, 1 drivers
RS_0000024bbd0d1b88 .resolv tri, L_0000024bbd34e390, L_0000024bbd34dc90, L_0000024bbd34dfa0;
v0000024bbd136ea0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d1b88;  3 drivers, strength-aware
v0000024bbd138520_0 .net8 "out", 0 0, RS_0000024bbd0d1ca8;  alias, 2 drivers, strength-aware
S_0000024bbd14e860 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd314b60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e390 .functor PMOS 1, L_0000024bbd314b60, RS_0000024bbd0d1af8, C4<0>, C4<0>;
L_0000024bbd34dc90 .functor PMOS 1, L_0000024bbd314b60, L_0000024bbd2bf7b0, C4<0>, C4<0>;
L_0000024bbd313c10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e710 .functor NMOS 1, L_0000024bbd313c10, L_0000024bbd2bf7b0, C4<0>, C4<0>;
L_0000024bbd34dfa0 .functor NMOS 1, L_0000024bbd34e710, RS_0000024bbd0d1af8, C4<0>, C4<0>;
v0000024bbd138de0_0 .net8 "a", 0 0, RS_0000024bbd0d1af8;  alias, 2 drivers, strength-aware
v0000024bbd138f20_0 .net "b", 0 0, L_0000024bbd2bf7b0;  alias, 1 drivers
v0000024bbd137940_0 .net8 "gnd", 0 0, L_0000024bbd313c10;  1 drivers, strength-aware
v0000024bbd1369a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd34e710;  1 drivers, strength-aware
v0000024bbd136900_0 .net8 "out", 0 0, RS_0000024bbd0d1b88;  alias, 3 drivers, strength-aware
v0000024bbd138480_0 .net8 "pwr", 0 0, L_0000024bbd314b60;  1 drivers, strength-aware
S_0000024bbd14d410 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314150 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d590 .functor PMOS 1, L_0000024bbd314150, RS_0000024bbd0d1b88, C4<0>, C4<0>;
L_0000024bbd314e70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34dd70 .functor NMOS 1, L_0000024bbd314e70, RS_0000024bbd0d1b88, C4<0>, C4<0>;
v0000024bbd138200_0 .net8 "a", 0 0, RS_0000024bbd0d1b88;  alias, 3 drivers, strength-aware
v0000024bbd136b80_0 .net8 "gnd", 0 0, L_0000024bbd314e70;  1 drivers, strength-aware
v0000024bbd137a80_0 .net8 "out", 0 0, RS_0000024bbd0d1ca8;  alias, 2 drivers, strength-aware
v0000024bbd137120_0 .net8 "pwr", 0 0, L_0000024bbd314150;  1 drivers, strength-aware
S_0000024bbd14d5a0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd14b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3153b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d280 .functor PMOS 1, L_0000024bbd3153b0, L_0000024bbd2bf170, C4<0>, C4<0>;
L_0000024bbd314930 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e0f0 .functor NMOS 1, L_0000024bbd314930, L_0000024bbd2bf170, C4<0>, C4<0>;
v0000024bbd137b20_0 .net "a", 0 0, L_0000024bbd2bf170;  alias, 1 drivers
v0000024bbd1382a0_0 .net8 "gnd", 0 0, L_0000024bbd314930;  1 drivers, strength-aware
v0000024bbd1371c0_0 .net8 "out", 0 0, RS_0000024bbd0d1af8;  alias, 2 drivers, strength-aware
v0000024bbd137bc0_0 .net8 "pwr", 0 0, L_0000024bbd3153b0;  1 drivers, strength-aware
S_0000024bbd14e9f0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd14b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314a80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e1d0 .functor PMOS 1, L_0000024bbd314a80, L_0000024bbd2bf7b0, C4<0>, C4<0>;
L_0000024bbd314d90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e5c0 .functor NMOS 1, L_0000024bbd314d90, L_0000024bbd2bf7b0, C4<0>, C4<0>;
v0000024bbd137d00_0 .net "a", 0 0, L_0000024bbd2bf7b0;  alias, 1 drivers
v0000024bbd139060_0 .net8 "gnd", 0 0, L_0000024bbd314d90;  1 drivers, strength-aware
v0000024bbd13adc0_0 .net8 "out", 0 0, RS_0000024bbd0d17f8;  alias, 2 drivers, strength-aware
v0000024bbd1399c0_0 .net8 "pwr", 0 0, L_0000024bbd314a80;  1 drivers, strength-aware
S_0000024bbd14da50 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd14b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd139100_0 .net8 "a", 0 0, RS_0000024bbd0d19a8;  alias, 2 drivers, strength-aware
v0000024bbd13a5a0_0 .net8 "b", 0 0, RS_0000024bbd0d1ca8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d1fa8 .resolv tri, L_0000024bbd34e010, L_0000024bbd34e780, L_0000024bbd34dc20;
v0000024bbd13ad20_0 .net8 "nor_out", 0 0, RS_0000024bbd0d1fa8;  3 drivers, strength-aware
v0000024bbd13afa0_0 .net8 "out", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
S_0000024bbd14d730 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd14da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315420 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e630 .functor PMOS 1, L_0000024bbd315420, RS_0000024bbd0d19a8, C4<0>, C4<0>;
L_0000024bbd34e010 .functor PMOS 1, L_0000024bbd34e630, RS_0000024bbd0d1ca8, C4<0>, C4<0>;
L_0000024bbd314fc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e780 .functor NMOS 1, L_0000024bbd314fc0, RS_0000024bbd0d19a8, C4<0>, C4<0>;
L_0000024bbd34dc20 .functor NMOS 1, L_0000024bbd314fc0, RS_0000024bbd0d1ca8, C4<0>, C4<0>;
v0000024bbd13b7c0_0 .net8 "a", 0 0, RS_0000024bbd0d19a8;  alias, 2 drivers, strength-aware
v0000024bbd139d80_0 .net8 "b", 0 0, RS_0000024bbd0d1ca8;  alias, 2 drivers, strength-aware
v0000024bbd13b4a0_0 .net8 "gnd", 0 0, L_0000024bbd314fc0;  1 drivers, strength-aware
v0000024bbd13b720_0 .net8 "out", 0 0, RS_0000024bbd0d1fa8;  alias, 3 drivers, strength-aware
v0000024bbd1391a0_0 .net8 "pmos1_out", 0 0, L_0000024bbd34e630;  1 drivers, strength-aware
v0000024bbd13b540_0 .net8 "pwr", 0 0, L_0000024bbd315420;  1 drivers, strength-aware
S_0000024bbd14dd70 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd14da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd315030 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e7f0 .functor PMOS 1, L_0000024bbd315030, RS_0000024bbd0d1fa8, C4<0>, C4<0>;
L_0000024bbd3141c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d2f0 .functor NMOS 1, L_0000024bbd3141c0, RS_0000024bbd0d1fa8, C4<0>, C4<0>;
v0000024bbd13b2c0_0 .net8 "a", 0 0, RS_0000024bbd0d1fa8;  alias, 3 drivers, strength-aware
v0000024bbd13abe0_0 .net8 "gnd", 0 0, L_0000024bbd3141c0;  1 drivers, strength-aware
v0000024bbd1397e0_0 .net8 "out", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
v0000024bbd13a640_0 .net8 "pwr", 0 0, L_0000024bbd315030;  1 drivers, strength-aware
S_0000024bbd14df00 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd14cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13b9a0_0 .net8 "a", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
v0000024bbd13bcc0_0 .net "b", 0 0, L_0000024bbd3660a0;  alias, 1 drivers
v0000024bbd13c300_0 .net8 "out", 0 0, RS_0000024bbd0d2ba8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d25a8 .resolv tri, L_0000024bbd34e080, L_0000024bbd34d830;
v0000024bbd13ba40_0 .net8 "w1", 0 0, RS_0000024bbd0d25a8;  2 drivers, strength-aware
RS_0000024bbd0d22a8 .resolv tri, L_0000024bbd34e240, L_0000024bbd34dde0;
v0000024bbd13d3e0_0 .net8 "w2", 0 0, RS_0000024bbd0d22a8;  2 drivers, strength-aware
RS_0000024bbd0d2458 .resolv tri, L_0000024bbd34e2b0, L_0000024bbd34e8d0;
v0000024bbd13cd00_0 .net8 "w3", 0 0, RS_0000024bbd0d2458;  2 drivers, strength-aware
RS_0000024bbd0d2758 .resolv tri, L_0000024bbd34d670, L_0000024bbd34d130;
v0000024bbd13cda0_0 .net8 "w4", 0 0, RS_0000024bbd0d2758;  2 drivers, strength-aware
S_0000024bbd14e090 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd14df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1396a0_0 .net8 "a", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
v0000024bbd13b5e0_0 .net8 "b", 0 0, RS_0000024bbd0d22a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d2338 .resolv tri, L_0000024bbd34de50, L_0000024bbd34e860, L_0000024bbd34e160;
v0000024bbd13a8c0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d2338;  3 drivers, strength-aware
v0000024bbd139420_0 .net8 "out", 0 0, RS_0000024bbd0d2458;  alias, 2 drivers, strength-aware
S_0000024bbd14e220 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315180 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34de50 .functor PMOS 1, L_0000024bbd315180, RS_0000024bbd0d1228, C4<0>, C4<0>;
L_0000024bbd34e860 .functor PMOS 1, L_0000024bbd315180, RS_0000024bbd0d22a8, C4<0>, C4<0>;
L_0000024bbd315110 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d520 .functor NMOS 1, L_0000024bbd315110, RS_0000024bbd0d22a8, C4<0>, C4<0>;
L_0000024bbd34e160 .functor NMOS 1, L_0000024bbd34d520, RS_0000024bbd0d1228, C4<0>, C4<0>;
v0000024bbd139ba0_0 .net8 "a", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
v0000024bbd1392e0_0 .net8 "b", 0 0, RS_0000024bbd0d22a8;  alias, 2 drivers, strength-aware
v0000024bbd139a60_0 .net8 "gnd", 0 0, L_0000024bbd315110;  1 drivers, strength-aware
v0000024bbd13af00_0 .net8 "nmos1_out", 0 0, L_0000024bbd34d520;  1 drivers, strength-aware
v0000024bbd13a780_0 .net8 "out", 0 0, RS_0000024bbd0d2338;  alias, 3 drivers, strength-aware
v0000024bbd13a0a0_0 .net8 "pwr", 0 0, L_0000024bbd315180;  1 drivers, strength-aware
S_0000024bbd14d280 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14e090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd313ba0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e2b0 .functor PMOS 1, L_0000024bbd313ba0, RS_0000024bbd0d2338, C4<0>, C4<0>;
L_0000024bbd314460 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e8d0 .functor NMOS 1, L_0000024bbd314460, RS_0000024bbd0d2338, C4<0>, C4<0>;
v0000024bbd13b0e0_0 .net8 "a", 0 0, RS_0000024bbd0d2338;  alias, 3 drivers, strength-aware
v0000024bbd139880_0 .net8 "gnd", 0 0, L_0000024bbd314460;  1 drivers, strength-aware
v0000024bbd13b860_0 .net8 "out", 0 0, RS_0000024bbd0d2458;  alias, 2 drivers, strength-aware
v0000024bbd13b180_0 .net8 "pwr", 0 0, L_0000024bbd313ba0;  1 drivers, strength-aware
S_0000024bbd14e540 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd14df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13a460_0 .net8 "a", 0 0, RS_0000024bbd0d25a8;  alias, 2 drivers, strength-aware
v0000024bbd139380_0 .net "b", 0 0, L_0000024bbd3660a0;  alias, 1 drivers
RS_0000024bbd0d2638 .resolv tri, L_0000024bbd34d750, L_0000024bbd34e320, L_0000024bbd34e400;
v0000024bbd139560_0 .net8 "nand_out", 0 0, RS_0000024bbd0d2638;  3 drivers, strength-aware
v0000024bbd13a000_0 .net8 "out", 0 0, RS_0000024bbd0d2758;  alias, 2 drivers, strength-aware
S_0000024bbd14eb80 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd14e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315260 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d750 .functor PMOS 1, L_0000024bbd315260, RS_0000024bbd0d25a8, C4<0>, C4<0>;
L_0000024bbd34e320 .functor PMOS 1, L_0000024bbd315260, L_0000024bbd3660a0, C4<0>, C4<0>;
L_0000024bbd3151f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d600 .functor NMOS 1, L_0000024bbd3151f0, L_0000024bbd3660a0, C4<0>, C4<0>;
L_0000024bbd34e400 .functor NMOS 1, L_0000024bbd34d600, RS_0000024bbd0d25a8, C4<0>, C4<0>;
v0000024bbd139ce0_0 .net8 "a", 0 0, RS_0000024bbd0d25a8;  alias, 2 drivers, strength-aware
v0000024bbd139c40_0 .net "b", 0 0, L_0000024bbd3660a0;  alias, 1 drivers
v0000024bbd13b220_0 .net8 "gnd", 0 0, L_0000024bbd3151f0;  1 drivers, strength-aware
v0000024bbd13a500_0 .net8 "nmos1_out", 0 0, L_0000024bbd34d600;  1 drivers, strength-aware
v0000024bbd13a820_0 .net8 "out", 0 0, RS_0000024bbd0d2638;  alias, 3 drivers, strength-aware
v0000024bbd13b400_0 .net8 "pwr", 0 0, L_0000024bbd315260;  1 drivers, strength-aware
S_0000024bbd14e6d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd14e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd313eb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d670 .functor PMOS 1, L_0000024bbd313eb0, RS_0000024bbd0d2638, C4<0>, C4<0>;
L_0000024bbd3152d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d130 .functor NMOS 1, L_0000024bbd3152d0, RS_0000024bbd0d2638, C4<0>, C4<0>;
v0000024bbd139e20_0 .net8 "a", 0 0, RS_0000024bbd0d2638;  alias, 3 drivers, strength-aware
v0000024bbd139ec0_0 .net8 "gnd", 0 0, L_0000024bbd3152d0;  1 drivers, strength-aware
v0000024bbd139f60_0 .net8 "out", 0 0, RS_0000024bbd0d2758;  alias, 2 drivers, strength-aware
v0000024bbd13a960_0 .net8 "pwr", 0 0, L_0000024bbd313eb0;  1 drivers, strength-aware
S_0000024bbd14ed10 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd14df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3142a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e080 .functor PMOS 1, L_0000024bbd3142a0, RS_0000024bbd0d1228, C4<0>, C4<0>;
L_0000024bbd315490 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d830 .functor NMOS 1, L_0000024bbd315490, RS_0000024bbd0d1228, C4<0>, C4<0>;
v0000024bbd13a6e0_0 .net8 "a", 0 0, RS_0000024bbd0d1228;  alias, 2 drivers, strength-aware
v0000024bbd1394c0_0 .net8 "gnd", 0 0, L_0000024bbd315490;  1 drivers, strength-aware
v0000024bbd13b680_0 .net8 "out", 0 0, RS_0000024bbd0d25a8;  alias, 2 drivers, strength-aware
v0000024bbd139600_0 .net8 "pwr", 0 0, L_0000024bbd3142a0;  1 drivers, strength-aware
S_0000024bbd14eea0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd14df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3139e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e240 .functor PMOS 1, L_0000024bbd3139e0, L_0000024bbd3660a0, C4<0>, C4<0>;
L_0000024bbd3150a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34dde0 .functor NMOS 1, L_0000024bbd3150a0, L_0000024bbd3660a0, C4<0>, C4<0>;
v0000024bbd139740_0 .net "a", 0 0, L_0000024bbd3660a0;  alias, 1 drivers
v0000024bbd139920_0 .net8 "gnd", 0 0, L_0000024bbd3150a0;  1 drivers, strength-aware
v0000024bbd13a140_0 .net8 "out", 0 0, RS_0000024bbd0d22a8;  alias, 2 drivers, strength-aware
v0000024bbd13a1e0_0 .net8 "pwr", 0 0, L_0000024bbd3139e0;  1 drivers, strength-aware
S_0000024bbd158a10 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd14df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13c4e0_0 .net8 "a", 0 0, RS_0000024bbd0d2458;  alias, 2 drivers, strength-aware
v0000024bbd13d020_0 .net8 "b", 0 0, RS_0000024bbd0d2758;  alias, 2 drivers, strength-aware
RS_0000024bbd0d2a58 .resolv tri, L_0000024bbd34d7c0, L_0000024bbd34d8a0, L_0000024bbd34d360;
v0000024bbd13bfe0_0 .net8 "nor_out", 0 0, RS_0000024bbd0d2a58;  3 drivers, strength-aware
v0000024bbd13c940_0 .net8 "out", 0 0, RS_0000024bbd0d2ba8;  alias, 2 drivers, strength-aware
S_0000024bbd159500 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd158a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd313ac0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34dec0 .functor PMOS 1, L_0000024bbd313ac0, RS_0000024bbd0d2458, C4<0>, C4<0>;
L_0000024bbd34d7c0 .functor PMOS 1, L_0000024bbd34dec0, RS_0000024bbd0d2758, C4<0>, C4<0>;
L_0000024bbd313a50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d8a0 .functor NMOS 1, L_0000024bbd313a50, RS_0000024bbd0d2458, C4<0>, C4<0>;
L_0000024bbd34d360 .functor NMOS 1, L_0000024bbd313a50, RS_0000024bbd0d2758, C4<0>, C4<0>;
v0000024bbd13a280_0 .net8 "a", 0 0, RS_0000024bbd0d2458;  alias, 2 drivers, strength-aware
v0000024bbd13a3c0_0 .net8 "b", 0 0, RS_0000024bbd0d2758;  alias, 2 drivers, strength-aware
v0000024bbd13aa00_0 .net8 "gnd", 0 0, L_0000024bbd313a50;  1 drivers, strength-aware
v0000024bbd13aaa0_0 .net8 "out", 0 0, RS_0000024bbd0d2a58;  alias, 3 drivers, strength-aware
v0000024bbd13ab40_0 .net8 "pmos1_out", 0 0, L_0000024bbd34dec0;  1 drivers, strength-aware
v0000024bbd13cc60_0 .net8 "pwr", 0 0, L_0000024bbd313ac0;  1 drivers, strength-aware
S_0000024bbd15a7c0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd158a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd313c80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e470 .functor PMOS 1, L_0000024bbd313c80, RS_0000024bbd0d2a58, C4<0>, C4<0>;
L_0000024bbd313b30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34df30 .functor NMOS 1, L_0000024bbd313b30, RS_0000024bbd0d2a58, C4<0>, C4<0>;
v0000024bbd13c080_0 .net8 "a", 0 0, RS_0000024bbd0d2a58;  alias, 3 drivers, strength-aware
v0000024bbd13c800_0 .net8 "gnd", 0 0, L_0000024bbd313b30;  1 drivers, strength-aware
v0000024bbd13b900_0 .net8 "out", 0 0, RS_0000024bbd0d2ba8;  alias, 2 drivers, strength-aware
v0000024bbd13d480_0 .net8 "pwr", 0 0, L_0000024bbd313c80;  1 drivers, strength-aware
S_0000024bbd157f20 .scope module, "fa5" "full_adder" 3 102, 3 75 0, S_0000024bbd14ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd141260_0 .net "a", 0 0, L_0000024bbd2bf8f0;  1 drivers
v0000024bbd141300_0 .net "b", 0 0, L_0000024bbd2bedb0;  1 drivers
v0000024bbd141440_0 .net8 "cin", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
v0000024bbd1414e0_0 .net8 "cout", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
v0000024bbd141a80_0 .net8 "sum", 0 0, RS_0000024bbd0d4b28;  2 drivers, strength-aware
RS_0000024bbd0d31a8 .resolv tri, L_0000024bbd34f2e0, L_0000024bbd34ecc0;
v0000024bbd141b20_0 .net8 "w1", 0 0, RS_0000024bbd0d31a8;  2 drivers, strength-aware
RS_0000024bbd0d3058 .resolv tri, L_0000024bbd34fb30, L_0000024bbd34fba0;
v0000024bbd141620_0 .net8 "w2", 0 0, RS_0000024bbd0d3058;  2 drivers, strength-aware
RS_0000024bbd0d3358 .resolv tri, L_0000024bbd350540, L_0000024bbd3512d0;
v0000024bbd141760_0 .net8 "w3", 0 0, RS_0000024bbd0d3358;  2 drivers, strength-aware
S_0000024bbd159ff0 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd157f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13d8e0_0 .net "a", 0 0, L_0000024bbd2bf8f0;  alias, 1 drivers
v0000024bbd13d7a0_0 .net "b", 0 0, L_0000024bbd2bedb0;  alias, 1 drivers
RS_0000024bbd0d2f38 .resolv tri, L_0000024bbd34f9e0, L_0000024bbd34fc80, L_0000024bbd34ff20;
v0000024bbd13e060_0 .net8 "nand_out", 0 0, RS_0000024bbd0d2f38;  3 drivers, strength-aware
v0000024bbd13d160_0 .net8 "out", 0 0, RS_0000024bbd0d3058;  alias, 2 drivers, strength-aware
S_0000024bbd157110 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd159ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd316220 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f9e0 .functor PMOS 1, L_0000024bbd316220, L_0000024bbd2bf8f0, C4<0>, C4<0>;
L_0000024bbd34fc80 .functor PMOS 1, L_0000024bbd316220, L_0000024bbd2bedb0, C4<0>, C4<0>;
L_0000024bbd3161b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34fac0 .functor NMOS 1, L_0000024bbd3161b0, L_0000024bbd2bedb0, C4<0>, C4<0>;
L_0000024bbd34ff20 .functor NMOS 1, L_0000024bbd34fac0, L_0000024bbd2bf8f0, C4<0>, C4<0>;
v0000024bbd13d660_0 .net "a", 0 0, L_0000024bbd2bf8f0;  alias, 1 drivers
v0000024bbd13c120_0 .net "b", 0 0, L_0000024bbd2bedb0;  alias, 1 drivers
v0000024bbd13dfc0_0 .net8 "gnd", 0 0, L_0000024bbd3161b0;  1 drivers, strength-aware
v0000024bbd13d840_0 .net8 "nmos1_out", 0 0, L_0000024bbd34fac0;  1 drivers, strength-aware
v0000024bbd13df20_0 .net8 "out", 0 0, RS_0000024bbd0d2f38;  alias, 3 drivers, strength-aware
v0000024bbd13bea0_0 .net8 "pwr", 0 0, L_0000024bbd316220;  1 drivers, strength-aware
S_0000024bbd1586f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd159ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3164c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34fb30 .functor PMOS 1, L_0000024bbd3164c0, RS_0000024bbd0d2f38, C4<0>, C4<0>;
L_0000024bbd316290 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34fba0 .functor NMOS 1, L_0000024bbd316290, RS_0000024bbd0d2f38, C4<0>, C4<0>;
v0000024bbd13c9e0_0 .net8 "a", 0 0, RS_0000024bbd0d2f38;  alias, 3 drivers, strength-aware
v0000024bbd13de80_0 .net8 "gnd", 0 0, L_0000024bbd316290;  1 drivers, strength-aware
v0000024bbd13c440_0 .net8 "out", 0 0, RS_0000024bbd0d3058;  alias, 2 drivers, strength-aware
v0000024bbd13dca0_0 .net8 "pwr", 0 0, L_0000024bbd3164c0;  1 drivers, strength-aware
S_0000024bbd158880 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd157f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13cf80_0 .net8 "a", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
v0000024bbd13cb20_0 .net8 "b", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d3238 .resolv tri, L_0000024bbd3502a0, L_0000024bbd34fcf0, L_0000024bbd350070;
v0000024bbd13d200_0 .net8 "nand_out", 0 0, RS_0000024bbd0d3238;  3 drivers, strength-aware
v0000024bbd13d2a0_0 .net8 "out", 0 0, RS_0000024bbd0d3358;  alias, 2 drivers, strength-aware
S_0000024bbd1583d0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd158880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd316450 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3502a0 .functor PMOS 1, L_0000024bbd316450, RS_0000024bbd0d16a8, C4<0>, C4<0>;
L_0000024bbd34fcf0 .functor PMOS 1, L_0000024bbd316450, RS_0000024bbd0d31a8, C4<0>, C4<0>;
L_0000024bbd315b20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350000 .functor NMOS 1, L_0000024bbd315b20, RS_0000024bbd0d31a8, C4<0>, C4<0>;
L_0000024bbd350070 .functor NMOS 1, L_0000024bbd350000, RS_0000024bbd0d16a8, C4<0>, C4<0>;
v0000024bbd13ce40_0 .net8 "a", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
v0000024bbd13c620_0 .net8 "b", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
v0000024bbd13c6c0_0 .net8 "gnd", 0 0, L_0000024bbd315b20;  1 drivers, strength-aware
v0000024bbd13d0c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd350000;  1 drivers, strength-aware
v0000024bbd13d980_0 .net8 "out", 0 0, RS_0000024bbd0d3238;  alias, 3 drivers, strength-aware
v0000024bbd13cee0_0 .net8 "pwr", 0 0, L_0000024bbd316450;  1 drivers, strength-aware
S_0000024bbd158d30 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd158880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd316990 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350540 .functor PMOS 1, L_0000024bbd316990, RS_0000024bbd0d3238, C4<0>, C4<0>;
L_0000024bbd316760 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3512d0 .functor NMOS 1, L_0000024bbd316760, RS_0000024bbd0d3238, C4<0>, C4<0>;
v0000024bbd13c1c0_0 .net8 "a", 0 0, RS_0000024bbd0d3238;  alias, 3 drivers, strength-aware
v0000024bbd13db60_0 .net8 "gnd", 0 0, L_0000024bbd316760;  1 drivers, strength-aware
v0000024bbd13bb80_0 .net8 "out", 0 0, RS_0000024bbd0d3358;  alias, 2 drivers, strength-aware
v0000024bbd13ca80_0 .net8 "pwr", 0 0, L_0000024bbd316990;  1 drivers, strength-aware
S_0000024bbd158ba0 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd157f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13c8a0_0 .net8 "a", 0 0, RS_0000024bbd0d3058;  alias, 2 drivers, strength-aware
v0000024bbd13c760_0 .net8 "b", 0 0, RS_0000024bbd0d3358;  alias, 2 drivers, strength-aware
RS_0000024bbd0d34d8 .resolv tri, L_0000024bbd351ce0, L_0000024bbd351a40, L_0000024bbd350e00;
v0000024bbd1404a0_0 .net8 "nor_out", 0 0, RS_0000024bbd0d34d8;  3 drivers, strength-aware
v0000024bbd13e1a0_0 .net8 "out", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
S_0000024bbd159370 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd158ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd316a70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351260 .functor PMOS 1, L_0000024bbd316a70, RS_0000024bbd0d3058, C4<0>, C4<0>;
L_0000024bbd351ce0 .functor PMOS 1, L_0000024bbd351260, RS_0000024bbd0d3358, C4<0>, C4<0>;
L_0000024bbd316a00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351a40 .functor NMOS 1, L_0000024bbd316a00, RS_0000024bbd0d3058, C4<0>, C4<0>;
L_0000024bbd350e00 .functor NMOS 1, L_0000024bbd316a00, RS_0000024bbd0d3358, C4<0>, C4<0>;
v0000024bbd13bc20_0 .net8 "a", 0 0, RS_0000024bbd0d3058;  alias, 2 drivers, strength-aware
v0000024bbd13da20_0 .net8 "b", 0 0, RS_0000024bbd0d3358;  alias, 2 drivers, strength-aware
v0000024bbd13d5c0_0 .net8 "gnd", 0 0, L_0000024bbd316a00;  1 drivers, strength-aware
v0000024bbd13be00_0 .net8 "out", 0 0, RS_0000024bbd0d34d8;  alias, 3 drivers, strength-aware
v0000024bbd13bf40_0 .net8 "pmos1_out", 0 0, L_0000024bbd351260;  1 drivers, strength-aware
v0000024bbd13c260_0 .net8 "pwr", 0 0, L_0000024bbd316a70;  1 drivers, strength-aware
S_0000024bbd15a310 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd158ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd315ab0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350930 .functor PMOS 1, L_0000024bbd315ab0, RS_0000024bbd0d34d8, C4<0>, C4<0>;
L_0000024bbd315c70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3511f0 .functor NMOS 1, L_0000024bbd315c70, RS_0000024bbd0d34d8, C4<0>, C4<0>;
v0000024bbd13dac0_0 .net8 "a", 0 0, RS_0000024bbd0d34d8;  alias, 3 drivers, strength-aware
v0000024bbd13cbc0_0 .net8 "gnd", 0 0, L_0000024bbd315c70;  1 drivers, strength-aware
v0000024bbd13c3a0_0 .net8 "out", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
v0000024bbd13c580_0 .net8 "pwr", 0 0, L_0000024bbd315ab0;  1 drivers, strength-aware
S_0000024bbd159690 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd157f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1402c0_0 .net "a", 0 0, L_0000024bbd2bf8f0;  alias, 1 drivers
v0000024bbd13e920_0 .net "b", 0 0, L_0000024bbd2bedb0;  alias, 1 drivers
v0000024bbd13f0a0_0 .net8 "out", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d3a78 .resolv tri, L_0000024bbd3501c0, L_0000024bbd350460;
v0000024bbd13ea60_0 .net8 "w1", 0 0, RS_0000024bbd0d3a78;  2 drivers, strength-aware
RS_0000024bbd0d3778 .resolv tri, L_0000024bbd34fa50, L_0000024bbd34fdd0;
v0000024bbd13f140_0 .net8 "w2", 0 0, RS_0000024bbd0d3778;  2 drivers, strength-aware
RS_0000024bbd0d3928 .resolv tri, L_0000024bbd34f350, L_0000024bbd34f4a0;
v0000024bbd13f1e0_0 .net8 "w3", 0 0, RS_0000024bbd0d3928;  2 drivers, strength-aware
RS_0000024bbd0d3c28 .resolv tri, L_0000024bbd34f6d0, L_0000024bbd350850;
v0000024bbd13f280_0 .net8 "w4", 0 0, RS_0000024bbd0d3c28;  2 drivers, strength-aware
S_0000024bbd1591e0 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd159690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13f780_0 .net "a", 0 0, L_0000024bbd2bf8f0;  alias, 1 drivers
v0000024bbd13ff00_0 .net8 "b", 0 0, RS_0000024bbd0d3778;  alias, 2 drivers, strength-aware
RS_0000024bbd0d3808 .resolv tri, L_0000024bbd34f970, L_0000024bbd350310, L_0000024bbd34f510;
v0000024bbd13fe60_0 .net8 "nand_out", 0 0, RS_0000024bbd0d3808;  3 drivers, strength-aware
v0000024bbd13f3c0_0 .net8 "out", 0 0, RS_0000024bbd0d3928;  alias, 2 drivers, strength-aware
S_0000024bbd159820 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1591e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd316370 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f970 .functor PMOS 1, L_0000024bbd316370, L_0000024bbd2bf8f0, C4<0>, C4<0>;
L_0000024bbd350310 .functor PMOS 1, L_0000024bbd316370, RS_0000024bbd0d3778, C4<0>, C4<0>;
L_0000024bbd315e30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34eef0 .functor NMOS 1, L_0000024bbd315e30, RS_0000024bbd0d3778, C4<0>, C4<0>;
L_0000024bbd34f510 .functor NMOS 1, L_0000024bbd34eef0, L_0000024bbd2bf8f0, C4<0>, C4<0>;
v0000024bbd13ec40_0 .net "a", 0 0, L_0000024bbd2bf8f0;  alias, 1 drivers
v0000024bbd13eb00_0 .net8 "b", 0 0, RS_0000024bbd0d3778;  alias, 2 drivers, strength-aware
v0000024bbd13e240_0 .net8 "gnd", 0 0, L_0000024bbd315e30;  1 drivers, strength-aware
v0000024bbd13f460_0 .net8 "nmos1_out", 0 0, L_0000024bbd34eef0;  1 drivers, strength-aware
v0000024bbd13f500_0 .net8 "out", 0 0, RS_0000024bbd0d3808;  alias, 3 drivers, strength-aware
v0000024bbd140540_0 .net8 "pwr", 0 0, L_0000024bbd316370;  1 drivers, strength-aware
S_0000024bbd159cd0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1591e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3160d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f350 .functor PMOS 1, L_0000024bbd3160d0, RS_0000024bbd0d3808, C4<0>, C4<0>;
L_0000024bbd3155e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f4a0 .functor NMOS 1, L_0000024bbd3155e0, RS_0000024bbd0d3808, C4<0>, C4<0>;
v0000024bbd140400_0 .net8 "a", 0 0, RS_0000024bbd0d3808;  alias, 3 drivers, strength-aware
v0000024bbd1405e0_0 .net8 "gnd", 0 0, L_0000024bbd3155e0;  1 drivers, strength-aware
v0000024bbd13e2e0_0 .net8 "out", 0 0, RS_0000024bbd0d3928;  alias, 2 drivers, strength-aware
v0000024bbd13e9c0_0 .net8 "pwr", 0 0, L_0000024bbd3160d0;  1 drivers, strength-aware
S_0000024bbd15a180 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd159690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13f960_0 .net8 "a", 0 0, RS_0000024bbd0d3a78;  alias, 2 drivers, strength-aware
v0000024bbd13fdc0_0 .net "b", 0 0, L_0000024bbd2bedb0;  alias, 1 drivers
RS_0000024bbd0d3b08 .resolv tri, L_0000024bbd350690, L_0000024bbd34f0b0, L_0000024bbd34ef60;
v0000024bbd13eec0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d3b08;  3 drivers, strength-aware
v0000024bbd13fa00_0 .net8 "out", 0 0, RS_0000024bbd0d3c28;  alias, 2 drivers, strength-aware
S_0000024bbd158560 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd15a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315c00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350690 .functor PMOS 1, L_0000024bbd315c00, RS_0000024bbd0d3a78, C4<0>, C4<0>;
L_0000024bbd34f0b0 .functor PMOS 1, L_0000024bbd315c00, L_0000024bbd2bedb0, C4<0>, C4<0>;
L_0000024bbd316920 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ed30 .functor NMOS 1, L_0000024bbd316920, L_0000024bbd2bedb0, C4<0>, C4<0>;
L_0000024bbd34ef60 .functor NMOS 1, L_0000024bbd34ed30, RS_0000024bbd0d3a78, C4<0>, C4<0>;
v0000024bbd140680_0 .net8 "a", 0 0, RS_0000024bbd0d3a78;  alias, 2 drivers, strength-aware
v0000024bbd13e380_0 .net "b", 0 0, L_0000024bbd2bedb0;  alias, 1 drivers
v0000024bbd140720_0 .net8 "gnd", 0 0, L_0000024bbd316920;  1 drivers, strength-aware
v0000024bbd13f8c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd34ed30;  1 drivers, strength-aware
v0000024bbd13f820_0 .net8 "out", 0 0, RS_0000024bbd0d3b08;  alias, 3 drivers, strength-aware
v0000024bbd13e740_0 .net8 "pwr", 0 0, L_0000024bbd315c00;  1 drivers, strength-aware
S_0000024bbd159e60 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd15a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd315ea0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f6d0 .functor PMOS 1, L_0000024bbd315ea0, RS_0000024bbd0d3b08, C4<0>, C4<0>;
L_0000024bbd3157a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350850 .functor NMOS 1, L_0000024bbd3157a0, RS_0000024bbd0d3b08, C4<0>, C4<0>;
v0000024bbd13e420_0 .net8 "a", 0 0, RS_0000024bbd0d3b08;  alias, 3 drivers, strength-aware
v0000024bbd13ece0_0 .net8 "gnd", 0 0, L_0000024bbd3157a0;  1 drivers, strength-aware
v0000024bbd13eba0_0 .net8 "out", 0 0, RS_0000024bbd0d3c28;  alias, 2 drivers, strength-aware
v0000024bbd13fd20_0 .net8 "pwr", 0 0, L_0000024bbd315ea0;  1 drivers, strength-aware
S_0000024bbd1580b0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd159690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd315ce0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3501c0 .functor PMOS 1, L_0000024bbd315ce0, L_0000024bbd2bf8f0, C4<0>, C4<0>;
L_0000024bbd316f40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350460 .functor NMOS 1, L_0000024bbd316f40, L_0000024bbd2bf8f0, C4<0>, C4<0>;
v0000024bbd13ed80_0 .net "a", 0 0, L_0000024bbd2bf8f0;  alias, 1 drivers
v0000024bbd13e7e0_0 .net8 "gnd", 0 0, L_0000024bbd316f40;  1 drivers, strength-aware
v0000024bbd13ffa0_0 .net8 "out", 0 0, RS_0000024bbd0d3a78;  alias, 2 drivers, strength-aware
v0000024bbd13f5a0_0 .net8 "pwr", 0 0, L_0000024bbd315ce0;  1 drivers, strength-aware
S_0000024bbd1578e0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd159690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd317090 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34fa50 .functor PMOS 1, L_0000024bbd317090, L_0000024bbd2bedb0, C4<0>, C4<0>;
L_0000024bbd316b50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34fdd0 .functor NMOS 1, L_0000024bbd316b50, L_0000024bbd2bedb0, C4<0>, C4<0>;
v0000024bbd1400e0_0 .net "a", 0 0, L_0000024bbd2bedb0;  alias, 1 drivers
v0000024bbd13f640_0 .net8 "gnd", 0 0, L_0000024bbd316b50;  1 drivers, strength-aware
v0000024bbd13e4c0_0 .net8 "out", 0 0, RS_0000024bbd0d3778;  alias, 2 drivers, strength-aware
v0000024bbd13e560_0 .net8 "pwr", 0 0, L_0000024bbd317090;  1 drivers, strength-aware
S_0000024bbd1572a0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd159690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd13e600_0 .net8 "a", 0 0, RS_0000024bbd0d3928;  alias, 2 drivers, strength-aware
v0000024bbd13ef60_0 .net8 "b", 0 0, RS_0000024bbd0d3c28;  alias, 2 drivers, strength-aware
RS_0000024bbd0d3f28 .resolv tri, L_0000024bbd3500e0, L_0000024bbd34ee10, L_0000024bbd34f040;
v0000024bbd140180_0 .net8 "nor_out", 0 0, RS_0000024bbd0d3f28;  3 drivers, strength-aware
v0000024bbd140220_0 .net8 "out", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
S_0000024bbd158ec0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1572a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315f10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34efd0 .functor PMOS 1, L_0000024bbd315f10, RS_0000024bbd0d3928, C4<0>, C4<0>;
L_0000024bbd3500e0 .functor PMOS 1, L_0000024bbd34efd0, RS_0000024bbd0d3c28, C4<0>, C4<0>;
L_0000024bbd315ff0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ee10 .functor NMOS 1, L_0000024bbd315ff0, RS_0000024bbd0d3928, C4<0>, C4<0>;
L_0000024bbd34f040 .functor NMOS 1, L_0000024bbd315ff0, RS_0000024bbd0d3c28, C4<0>, C4<0>;
v0000024bbd13fb40_0 .net8 "a", 0 0, RS_0000024bbd0d3928;  alias, 2 drivers, strength-aware
v0000024bbd1407c0_0 .net8 "b", 0 0, RS_0000024bbd0d3c28;  alias, 2 drivers, strength-aware
v0000024bbd140040_0 .net8 "gnd", 0 0, L_0000024bbd315ff0;  1 drivers, strength-aware
v0000024bbd13e6a0_0 .net8 "out", 0 0, RS_0000024bbd0d3f28;  alias, 3 drivers, strength-aware
v0000024bbd140360_0 .net8 "pmos1_out", 0 0, L_0000024bbd34efd0;  1 drivers, strength-aware
v0000024bbd13ee20_0 .net8 "pwr", 0 0, L_0000024bbd315f10;  1 drivers, strength-aware
S_0000024bbd15a4a0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1572a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd315500 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f2e0 .functor PMOS 1, L_0000024bbd315500, RS_0000024bbd0d3f28, C4<0>, C4<0>;
L_0000024bbd315a40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ecc0 .functor NMOS 1, L_0000024bbd315a40, RS_0000024bbd0d3f28, C4<0>, C4<0>;
v0000024bbd140860_0 .net8 "a", 0 0, RS_0000024bbd0d3f28;  alias, 3 drivers, strength-aware
v0000024bbd13e880_0 .net8 "gnd", 0 0, L_0000024bbd315a40;  1 drivers, strength-aware
v0000024bbd13e100_0 .net8 "out", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
v0000024bbd13f000_0 .net8 "pwr", 0 0, L_0000024bbd315500;  1 drivers, strength-aware
S_0000024bbd1599b0 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd157f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd140c20_0 .net8 "a", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
v0000024bbd140cc0_0 .net8 "b", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
v0000024bbd140d60_0 .net8 "out", 0 0, RS_0000024bbd0d4b28;  alias, 2 drivers, strength-aware
RS_0000024bbd0d4528 .resolv tri, L_0000024bbd34eda0, L_0000024bbd34f430;
v0000024bbd140e00_0 .net8 "w1", 0 0, RS_0000024bbd0d4528;  2 drivers, strength-aware
RS_0000024bbd0d4228 .resolv tri, L_0000024bbd34f120, L_0000024bbd350700;
v0000024bbd140ea0_0 .net8 "w2", 0 0, RS_0000024bbd0d4228;  2 drivers, strength-aware
RS_0000024bbd0d43d8 .resolv tri, L_0000024bbd34f660, L_0000024bbd34fe40;
v0000024bbd140fe0_0 .net8 "w3", 0 0, RS_0000024bbd0d43d8;  2 drivers, strength-aware
RS_0000024bbd0d46d8 .resolv tri, L_0000024bbd34f7b0, L_0000024bbd34feb0;
v0000024bbd141080_0 .net8 "w4", 0 0, RS_0000024bbd0d46d8;  2 drivers, strength-aware
S_0000024bbd159b40 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd1599b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1423e0_0 .net8 "a", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
v0000024bbd141c60_0 .net8 "b", 0 0, RS_0000024bbd0d4228;  alias, 2 drivers, strength-aware
RS_0000024bbd0d42b8 .resolv tri, L_0000024bbd34f270, L_0000024bbd34f3c0, L_0000024bbd34f5f0;
v0000024bbd141120_0 .net8 "nand_out", 0 0, RS_0000024bbd0d42b8;  3 drivers, strength-aware
v0000024bbd1413a0_0 .net8 "out", 0 0, RS_0000024bbd0d43d8;  alias, 2 drivers, strength-aware
S_0000024bbd159050 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd159b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd316ed0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f270 .functor PMOS 1, L_0000024bbd316ed0, RS_0000024bbd0d31a8, C4<0>, C4<0>;
L_0000024bbd34f3c0 .functor PMOS 1, L_0000024bbd316ed0, RS_0000024bbd0d4228, C4<0>, C4<0>;
L_0000024bbd3168b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f190 .functor NMOS 1, L_0000024bbd3168b0, RS_0000024bbd0d4228, C4<0>, C4<0>;
L_0000024bbd34f5f0 .functor NMOS 1, L_0000024bbd34f190, RS_0000024bbd0d31a8, C4<0>, C4<0>;
v0000024bbd13f6e0_0 .net8 "a", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
v0000024bbd13fc80_0 .net8 "b", 0 0, RS_0000024bbd0d4228;  alias, 2 drivers, strength-aware
v0000024bbd13faa0_0 .net8 "gnd", 0 0, L_0000024bbd3168b0;  1 drivers, strength-aware
v0000024bbd13f320_0 .net8 "nmos1_out", 0 0, L_0000024bbd34f190;  1 drivers, strength-aware
v0000024bbd13fbe0_0 .net8 "out", 0 0, RS_0000024bbd0d42b8;  alias, 3 drivers, strength-aware
v0000024bbd141ee0_0 .net8 "pwr", 0 0, L_0000024bbd316ed0;  1 drivers, strength-aware
S_0000024bbd15a630 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd159b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd316060 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f660 .functor PMOS 1, L_0000024bbd316060, RS_0000024bbd0d42b8, C4<0>, C4<0>;
L_0000024bbd3163e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34fe40 .functor NMOS 1, L_0000024bbd3163e0, RS_0000024bbd0d42b8, C4<0>, C4<0>;
v0000024bbd142480_0 .net8 "a", 0 0, RS_0000024bbd0d42b8;  alias, 3 drivers, strength-aware
v0000024bbd142200_0 .net8 "gnd", 0 0, L_0000024bbd3163e0;  1 drivers, strength-aware
v0000024bbd140900_0 .net8 "out", 0 0, RS_0000024bbd0d43d8;  alias, 2 drivers, strength-aware
v0000024bbd142520_0 .net8 "pwr", 0 0, L_0000024bbd316060;  1 drivers, strength-aware
S_0000024bbd157430 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd1599b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd142d40_0 .net8 "a", 0 0, RS_0000024bbd0d4528;  alias, 2 drivers, strength-aware
v0000024bbd1420c0_0 .net8 "b", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d45b8 .resolv tri, L_0000024bbd34ff90, L_0000024bbd34f200, L_0000024bbd34f740;
v0000024bbd142020_0 .net8 "nand_out", 0 0, RS_0000024bbd0d45b8;  3 drivers, strength-aware
v0000024bbd140f40_0 .net8 "out", 0 0, RS_0000024bbd0d46d8;  alias, 2 drivers, strength-aware
S_0000024bbd15ae00 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd157430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3166f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ff90 .functor PMOS 1, L_0000024bbd3166f0, RS_0000024bbd0d4528, C4<0>, C4<0>;
L_0000024bbd34f200 .functor PMOS 1, L_0000024bbd3166f0, RS_0000024bbd0d16a8, C4<0>, C4<0>;
L_0000024bbd316140 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34fd60 .functor NMOS 1, L_0000024bbd316140, RS_0000024bbd0d16a8, C4<0>, C4<0>;
L_0000024bbd34f740 .functor NMOS 1, L_0000024bbd34fd60, RS_0000024bbd0d4528, C4<0>, C4<0>;
v0000024bbd140ae0_0 .net8 "a", 0 0, RS_0000024bbd0d4528;  alias, 2 drivers, strength-aware
v0000024bbd1411c0_0 .net8 "b", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
v0000024bbd1418a0_0 .net8 "gnd", 0 0, L_0000024bbd316140;  1 drivers, strength-aware
v0000024bbd141f80_0 .net8 "nmos1_out", 0 0, L_0000024bbd34fd60;  1 drivers, strength-aware
v0000024bbd142700_0 .net8 "out", 0 0, RS_0000024bbd0d45b8;  alias, 3 drivers, strength-aware
v0000024bbd142660_0 .net8 "pwr", 0 0, L_0000024bbd3166f0;  1 drivers, strength-aware
S_0000024bbd157a70 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd157430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd315650 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f7b0 .functor PMOS 1, L_0000024bbd315650, RS_0000024bbd0d45b8, C4<0>, C4<0>;
L_0000024bbd316840 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34feb0 .functor NMOS 1, L_0000024bbd316840, RS_0000024bbd0d45b8, C4<0>, C4<0>;
v0000024bbd142fc0_0 .net8 "a", 0 0, RS_0000024bbd0d45b8;  alias, 3 drivers, strength-aware
v0000024bbd141580_0 .net8 "gnd", 0 0, L_0000024bbd316840;  1 drivers, strength-aware
v0000024bbd142ca0_0 .net8 "out", 0 0, RS_0000024bbd0d46d8;  alias, 2 drivers, strength-aware
v0000024bbd142f20_0 .net8 "pwr", 0 0, L_0000024bbd315650;  1 drivers, strength-aware
S_0000024bbd15a950 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd1599b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd316ae0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34eda0 .functor PMOS 1, L_0000024bbd316ae0, RS_0000024bbd0d31a8, C4<0>, C4<0>;
L_0000024bbd315f80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f430 .functor NMOS 1, L_0000024bbd315f80, RS_0000024bbd0d31a8, C4<0>, C4<0>;
v0000024bbd140a40_0 .net8 "a", 0 0, RS_0000024bbd0d31a8;  alias, 2 drivers, strength-aware
v0000024bbd1419e0_0 .net8 "gnd", 0 0, L_0000024bbd315f80;  1 drivers, strength-aware
v0000024bbd1427a0_0 .net8 "out", 0 0, RS_0000024bbd0d4528;  alias, 2 drivers, strength-aware
v0000024bbd142a20_0 .net8 "pwr", 0 0, L_0000024bbd316ae0;  1 drivers, strength-aware
S_0000024bbd15aae0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd1599b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd316680 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f120 .functor PMOS 1, L_0000024bbd316680, RS_0000024bbd0d16a8, C4<0>, C4<0>;
L_0000024bbd315570 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350700 .functor NMOS 1, L_0000024bbd315570, RS_0000024bbd0d16a8, C4<0>, C4<0>;
v0000024bbd1425c0_0 .net8 "a", 0 0, RS_0000024bbd0d16a8;  alias, 2 drivers, strength-aware
v0000024bbd1416c0_0 .net8 "gnd", 0 0, L_0000024bbd315570;  1 drivers, strength-aware
v0000024bbd142160_0 .net8 "out", 0 0, RS_0000024bbd0d4228;  alias, 2 drivers, strength-aware
v0000024bbd142980_0 .net8 "pwr", 0 0, L_0000024bbd316680;  1 drivers, strength-aware
S_0000024bbd157d90 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd1599b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd142c00_0 .net8 "a", 0 0, RS_0000024bbd0d43d8;  alias, 2 drivers, strength-aware
v0000024bbd142de0_0 .net8 "b", 0 0, RS_0000024bbd0d46d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d49d8 .resolv tri, L_0000024bbd350230, L_0000024bbd34fc10, L_0000024bbd34f820;
v0000024bbd142e80_0 .net8 "nor_out", 0 0, RS_0000024bbd0d49d8;  3 drivers, strength-aware
v0000024bbd140b80_0 .net8 "out", 0 0, RS_0000024bbd0d4b28;  alias, 2 drivers, strength-aware
S_0000024bbd15ac70 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd157d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315730 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f900 .functor PMOS 1, L_0000024bbd315730, RS_0000024bbd0d43d8, C4<0>, C4<0>;
L_0000024bbd350230 .functor PMOS 1, L_0000024bbd34f900, RS_0000024bbd0d46d8, C4<0>, C4<0>;
L_0000024bbd3156c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34fc10 .functor NMOS 1, L_0000024bbd3156c0, RS_0000024bbd0d43d8, C4<0>, C4<0>;
L_0000024bbd34f820 .functor NMOS 1, L_0000024bbd3156c0, RS_0000024bbd0d46d8, C4<0>, C4<0>;
v0000024bbd142840_0 .net8 "a", 0 0, RS_0000024bbd0d43d8;  alias, 2 drivers, strength-aware
v0000024bbd1409a0_0 .net8 "b", 0 0, RS_0000024bbd0d46d8;  alias, 2 drivers, strength-aware
v0000024bbd1422a0_0 .net8 "gnd", 0 0, L_0000024bbd3156c0;  1 drivers, strength-aware
v0000024bbd142340_0 .net8 "out", 0 0, RS_0000024bbd0d49d8;  alias, 3 drivers, strength-aware
v0000024bbd1428e0_0 .net8 "pmos1_out", 0 0, L_0000024bbd34f900;  1 drivers, strength-aware
v0000024bbd141d00_0 .net8 "pwr", 0 0, L_0000024bbd315730;  1 drivers, strength-aware
S_0000024bbd157c00 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd157d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3158f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34f890 .functor PMOS 1, L_0000024bbd3158f0, RS_0000024bbd0d49d8, C4<0>, C4<0>;
L_0000024bbd3165a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3503f0 .functor NMOS 1, L_0000024bbd3165a0, RS_0000024bbd0d49d8, C4<0>, C4<0>;
v0000024bbd143060_0 .net8 "a", 0 0, RS_0000024bbd0d49d8;  alias, 3 drivers, strength-aware
v0000024bbd142ac0_0 .net8 "gnd", 0 0, L_0000024bbd3165a0;  1 drivers, strength-aware
v0000024bbd141e40_0 .net8 "out", 0 0, RS_0000024bbd0d4b28;  alias, 2 drivers, strength-aware
v0000024bbd142b60_0 .net8 "pwr", 0 0, L_0000024bbd3158f0;  1 drivers, strength-aware
S_0000024bbd1575c0 .scope module, "fa6" "full_adder" 3 103, 3 75 0, S_0000024bbd14ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd16a120_0 .net "a", 0 0, L_0000024bbd2bf210;  1 drivers
v0000024bbd16a9e0_0 .net "b", 0 0, L_0000024bbd2c0070;  1 drivers
v0000024bbd169ea0_0 .net8 "cin", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
v0000024bbd16b200_0 .net8 "cout", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
v0000024bbd16a6c0_0 .net8 "sum", 0 0, RS_0000024bbd0d6aa8;  2 drivers, strength-aware
RS_0000024bbd0d5128 .resolv tri, L_0000024bbd351650, L_0000024bbd351960;
v0000024bbd16b0c0_0 .net8 "w1", 0 0, RS_0000024bbd0d5128;  2 drivers, strength-aware
RS_0000024bbd0d4fd8 .resolv tri, L_0000024bbd352290, L_0000024bbd3523e0;
v0000024bbd16b020_0 .net8 "w2", 0 0, RS_0000024bbd0d4fd8;  2 drivers, strength-aware
RS_0000024bbd0d52d8 .resolv tri, L_0000024bbd350c40, L_0000024bbd350d90;
v0000024bbd16a1c0_0 .net8 "w3", 0 0, RS_0000024bbd0d52d8;  2 drivers, strength-aware
S_0000024bbd157750 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd1575c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd144a00_0 .net "a", 0 0, L_0000024bbd2bf210;  alias, 1 drivers
v0000024bbd143920_0 .net "b", 0 0, L_0000024bbd2c0070;  alias, 1 drivers
RS_0000024bbd0d4eb8 .resolv tri, L_0000024bbd351ff0, L_0000024bbd352060, L_0000024bbd3521b0;
v0000024bbd144c80_0 .net8 "nand_out", 0 0, RS_0000024bbd0d4eb8;  3 drivers, strength-aware
v0000024bbd143100_0 .net8 "out", 0 0, RS_0000024bbd0d4fd8;  alias, 2 drivers, strength-aware
S_0000024bbd158240 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd157750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3176b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351ff0 .functor PMOS 1, L_0000024bbd3176b0, L_0000024bbd2bf210, C4<0>, C4<0>;
L_0000024bbd352060 .functor PMOS 1, L_0000024bbd3176b0, L_0000024bbd2c0070, C4<0>, C4<0>;
L_0000024bbd317e20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351180 .functor NMOS 1, L_0000024bbd317e20, L_0000024bbd2c0070, C4<0>, C4<0>;
L_0000024bbd3521b0 .functor NMOS 1, L_0000024bbd351180, L_0000024bbd2bf210, C4<0>, C4<0>;
v0000024bbd141800_0 .net "a", 0 0, L_0000024bbd2bf210;  alias, 1 drivers
v0000024bbd141940_0 .net "b", 0 0, L_0000024bbd2c0070;  alias, 1 drivers
v0000024bbd141bc0_0 .net8 "gnd", 0 0, L_0000024bbd317e20;  1 drivers, strength-aware
v0000024bbd141da0_0 .net8 "nmos1_out", 0 0, L_0000024bbd351180;  1 drivers, strength-aware
v0000024bbd144d20_0 .net8 "out", 0 0, RS_0000024bbd0d4eb8;  alias, 3 drivers, strength-aware
v0000024bbd143240_0 .net8 "pwr", 0 0, L_0000024bbd3176b0;  1 drivers, strength-aware
S_0000024bbd15c570 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd157750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd317800 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352290 .functor PMOS 1, L_0000024bbd317800, RS_0000024bbd0d4eb8, C4<0>, C4<0>;
L_0000024bbd317790 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3523e0 .functor NMOS 1, L_0000024bbd317790, RS_0000024bbd0d4eb8, C4<0>, C4<0>;
v0000024bbd1448c0_0 .net8 "a", 0 0, RS_0000024bbd0d4eb8;  alias, 3 drivers, strength-aware
v0000024bbd143a60_0 .net8 "gnd", 0 0, L_0000024bbd317790;  1 drivers, strength-aware
v0000024bbd144280_0 .net8 "out", 0 0, RS_0000024bbd0d4fd8;  alias, 2 drivers, strength-aware
v0000024bbd144e60_0 .net8 "pwr", 0 0, L_0000024bbd317800;  1 drivers, strength-aware
S_0000024bbd15d6a0 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd1575c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd143ba0_0 .net8 "a", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
v0000024bbd1436a0_0 .net8 "b", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
RS_0000024bbd0d51b8 .resolv tri, L_0000024bbd3508c0, L_0000024bbd350d20, L_0000024bbd350b60;
v0000024bbd144be0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d51b8;  3 drivers, strength-aware
v0000024bbd1440a0_0 .net8 "out", 0 0, RS_0000024bbd0d52d8;  alias, 2 drivers, strength-aware
S_0000024bbd15ba80 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd15d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3171e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3508c0 .functor PMOS 1, L_0000024bbd3171e0, RS_0000024bbd0d3628, C4<0>, C4<0>;
L_0000024bbd350d20 .functor PMOS 1, L_0000024bbd3171e0, RS_0000024bbd0d5128, C4<0>, C4<0>;
L_0000024bbd317f70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350a10 .functor NMOS 1, L_0000024bbd317f70, RS_0000024bbd0d5128, C4<0>, C4<0>;
L_0000024bbd350b60 .functor NMOS 1, L_0000024bbd350a10, RS_0000024bbd0d3628, C4<0>, C4<0>;
v0000024bbd143600_0 .net8 "a", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
v0000024bbd143b00_0 .net8 "b", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
v0000024bbd144dc0_0 .net8 "gnd", 0 0, L_0000024bbd317f70;  1 drivers, strength-aware
v0000024bbd143ec0_0 .net8 "nmos1_out", 0 0, L_0000024bbd350a10;  1 drivers, strength-aware
v0000024bbd144aa0_0 .net8 "out", 0 0, RS_0000024bbd0d51b8;  alias, 3 drivers, strength-aware
v0000024bbd144960_0 .net8 "pwr", 0 0, L_0000024bbd3171e0;  1 drivers, strength-aware
S_0000024bbd15d830 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd15d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd317250 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350c40 .functor PMOS 1, L_0000024bbd317250, RS_0000024bbd0d51b8, C4<0>, C4<0>;
L_0000024bbd317cd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350d90 .functor NMOS 1, L_0000024bbd317cd0, RS_0000024bbd0d51b8, C4<0>, C4<0>;
v0000024bbd144780_0 .net8 "a", 0 0, RS_0000024bbd0d51b8;  alias, 3 drivers, strength-aware
v0000024bbd144fa0_0 .net8 "gnd", 0 0, L_0000024bbd317cd0;  1 drivers, strength-aware
v0000024bbd144b40_0 .net8 "out", 0 0, RS_0000024bbd0d52d8;  alias, 2 drivers, strength-aware
v0000024bbd1439c0_0 .net8 "pwr", 0 0, L_0000024bbd317250;  1 drivers, strength-aware
S_0000024bbd15cbb0 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd1575c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1432e0_0 .net8 "a", 0 0, RS_0000024bbd0d4fd8;  alias, 2 drivers, strength-aware
v0000024bbd144460_0 .net8 "b", 0 0, RS_0000024bbd0d52d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d5458 .resolv tri, L_0000024bbd3538e0, L_0000024bbd352610, L_0000024bbd353b80;
v0000024bbd143740_0 .net8 "nor_out", 0 0, RS_0000024bbd0d5458;  3 drivers, strength-aware
v0000024bbd144640_0 .net8 "out", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
S_0000024bbd15bc10 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd15cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd317330 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350e70 .functor PMOS 1, L_0000024bbd317330, RS_0000024bbd0d4fd8, C4<0>, C4<0>;
L_0000024bbd3538e0 .functor PMOS 1, L_0000024bbd350e70, RS_0000024bbd0d52d8, C4<0>, C4<0>;
L_0000024bbd317870 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352610 .functor NMOS 1, L_0000024bbd317870, RS_0000024bbd0d4fd8, C4<0>, C4<0>;
L_0000024bbd353b80 .functor NMOS 1, L_0000024bbd317870, RS_0000024bbd0d52d8, C4<0>, C4<0>;
v0000024bbd143ce0_0 .net8 "a", 0 0, RS_0000024bbd0d4fd8;  alias, 2 drivers, strength-aware
v0000024bbd1441e0_0 .net8 "b", 0 0, RS_0000024bbd0d52d8;  alias, 2 drivers, strength-aware
v0000024bbd143380_0 .net8 "gnd", 0 0, L_0000024bbd317870;  1 drivers, strength-aware
v0000024bbd144320_0 .net8 "out", 0 0, RS_0000024bbd0d5458;  alias, 3 drivers, strength-aware
v0000024bbd144f00_0 .net8 "pmos1_out", 0 0, L_0000024bbd350e70;  1 drivers, strength-aware
v0000024bbd143c40_0 .net8 "pwr", 0 0, L_0000024bbd317330;  1 drivers, strength-aware
S_0000024bbd15eaf0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd15cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd317a30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353720 .functor PMOS 1, L_0000024bbd317a30, RS_0000024bbd0d5458, C4<0>, C4<0>;
L_0000024bbd3178e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352ca0 .functor NMOS 1, L_0000024bbd3178e0, RS_0000024bbd0d5458, C4<0>, C4<0>;
v0000024bbd144820_0 .net8 "a", 0 0, RS_0000024bbd0d5458;  alias, 3 drivers, strength-aware
v0000024bbd1431a0_0 .net8 "gnd", 0 0, L_0000024bbd3178e0;  1 drivers, strength-aware
v0000024bbd143d80_0 .net8 "out", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
v0000024bbd1434c0_0 .net8 "pwr", 0 0, L_0000024bbd317a30;  1 drivers, strength-aware
S_0000024bbd15d380 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd1575c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd167f60_0 .net "a", 0 0, L_0000024bbd2bf210;  alias, 1 drivers
v0000024bbd168dc0_0 .net "b", 0 0, L_0000024bbd2c0070;  alias, 1 drivers
v0000024bbd167b00_0 .net8 "out", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
RS_0000024bbd0d59f8 .resolv tri, L_0000024bbd3518f0, L_0000024bbd351810;
v0000024bbd168000_0 .net8 "w1", 0 0, RS_0000024bbd0d59f8;  2 drivers, strength-aware
RS_0000024bbd0d56f8 .resolv tri, L_0000024bbd350fc0, L_0000024bbd351340;
v0000024bbd168140_0 .net8 "w2", 0 0, RS_0000024bbd0d56f8;  2 drivers, strength-aware
RS_0000024bbd0d58a8 .resolv tri, L_0000024bbd351ea0, L_0000024bbd3509a0;
v0000024bbd1681e0_0 .net8 "w3", 0 0, RS_0000024bbd0d58a8;  2 drivers, strength-aware
RS_0000024bbd0d5ba8 .resolv tri, L_0000024bbd351f10, L_0000024bbd350af0;
v0000024bbd167ba0_0 .net8 "w4", 0 0, RS_0000024bbd0d5ba8;  2 drivers, strength-aware
S_0000024bbd15ec80 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd15d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1445a0_0 .net "a", 0 0, L_0000024bbd2bf210;  alias, 1 drivers
v0000024bbd1446e0_0 .net8 "b", 0 0, RS_0000024bbd0d56f8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d5788 .resolv tri, L_0000024bbd352450, L_0000024bbd351d50, L_0000024bbd351880;
v0000024bbd169180_0 .net8 "nand_out", 0 0, RS_0000024bbd0d5788;  3 drivers, strength-aware
v0000024bbd168820_0 .net8 "out", 0 0, RS_0000024bbd0d58a8;  alias, 2 drivers, strength-aware
S_0000024bbd15c0c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd15ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd316d80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352450 .functor PMOS 1, L_0000024bbd316d80, L_0000024bbd2bf210, C4<0>, C4<0>;
L_0000024bbd351d50 .functor PMOS 1, L_0000024bbd316d80, RS_0000024bbd0d56f8, C4<0>, C4<0>;
L_0000024bbd316d10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352220 .functor NMOS 1, L_0000024bbd316d10, RS_0000024bbd0d56f8, C4<0>, C4<0>;
L_0000024bbd351880 .functor NMOS 1, L_0000024bbd352220, L_0000024bbd2bf210, C4<0>, C4<0>;
v0000024bbd143420_0 .net "a", 0 0, L_0000024bbd2bf210;  alias, 1 drivers
v0000024bbd143560_0 .net8 "b", 0 0, RS_0000024bbd0d56f8;  alias, 2 drivers, strength-aware
v0000024bbd143f60_0 .net8 "gnd", 0 0, L_0000024bbd316d10;  1 drivers, strength-aware
v0000024bbd144000_0 .net8 "nmos1_out", 0 0, L_0000024bbd352220;  1 drivers, strength-aware
v0000024bbd1437e0_0 .net8 "out", 0 0, RS_0000024bbd0d5788;  alias, 3 drivers, strength-aware
v0000024bbd143e20_0 .net8 "pwr", 0 0, L_0000024bbd316d80;  1 drivers, strength-aware
S_0000024bbd15d510 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd15ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd315880 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351ea0 .functor PMOS 1, L_0000024bbd315880, RS_0000024bbd0d5788, C4<0>, C4<0>;
L_0000024bbd315810 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3509a0 .functor NMOS 1, L_0000024bbd315810, RS_0000024bbd0d5788, C4<0>, C4<0>;
v0000024bbd143880_0 .net8 "a", 0 0, RS_0000024bbd0d5788;  alias, 3 drivers, strength-aware
v0000024bbd144140_0 .net8 "gnd", 0 0, L_0000024bbd315810;  1 drivers, strength-aware
v0000024bbd1443c0_0 .net8 "out", 0 0, RS_0000024bbd0d58a8;  alias, 2 drivers, strength-aware
v0000024bbd144500_0 .net8 "pwr", 0 0, L_0000024bbd315880;  1 drivers, strength-aware
S_0000024bbd15ced0 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd15d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd167600_0 .net8 "a", 0 0, RS_0000024bbd0d59f8;  alias, 2 drivers, strength-aware
v0000024bbd1692c0_0 .net "b", 0 0, L_0000024bbd2c0070;  alias, 1 drivers
RS_0000024bbd0d5a88 .resolv tri, L_0000024bbd3513b0, L_0000024bbd351110, L_0000024bbd351570;
v0000024bbd1688c0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d5a88;  3 drivers, strength-aware
v0000024bbd168c80_0 .net8 "out", 0 0, RS_0000024bbd0d5ba8;  alias, 2 drivers, strength-aware
S_0000024bbd15e7d0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd15ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd315b90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3513b0 .functor PMOS 1, L_0000024bbd315b90, RS_0000024bbd0d59f8, C4<0>, C4<0>;
L_0000024bbd351110 .functor PMOS 1, L_0000024bbd315b90, L_0000024bbd2c0070, C4<0>, C4<0>;
L_0000024bbd3159d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3519d0 .functor NMOS 1, L_0000024bbd3159d0, L_0000024bbd2c0070, C4<0>, C4<0>;
L_0000024bbd351570 .functor NMOS 1, L_0000024bbd3519d0, RS_0000024bbd0d59f8, C4<0>, C4<0>;
v0000024bbd167920_0 .net8 "a", 0 0, RS_0000024bbd0d59f8;  alias, 2 drivers, strength-aware
v0000024bbd1680a0_0 .net "b", 0 0, L_0000024bbd2c0070;  alias, 1 drivers
v0000024bbd1671a0_0 .net8 "gnd", 0 0, L_0000024bbd3159d0;  1 drivers, strength-aware
v0000024bbd168d20_0 .net8 "nmos1_out", 0 0, L_0000024bbd3519d0;  1 drivers, strength-aware
v0000024bbd167ec0_0 .net8 "out", 0 0, RS_0000024bbd0d5a88;  alias, 3 drivers, strength-aware
v0000024bbd167d80_0 .net8 "pwr", 0 0, L_0000024bbd315b90;  1 drivers, strength-aware
S_0000024bbd15d060 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd15ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd317b10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351f10 .functor PMOS 1, L_0000024bbd317b10, RS_0000024bbd0d5a88, C4<0>, C4<0>;
L_0000024bbd317aa0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350af0 .functor NMOS 1, L_0000024bbd317aa0, RS_0000024bbd0d5a88, C4<0>, C4<0>;
v0000024bbd168640_0 .net8 "a", 0 0, RS_0000024bbd0d5a88;  alias, 3 drivers, strength-aware
v0000024bbd169040_0 .net8 "gnd", 0 0, L_0000024bbd317aa0;  1 drivers, strength-aware
v0000024bbd1685a0_0 .net8 "out", 0 0, RS_0000024bbd0d5ba8;  alias, 2 drivers, strength-aware
v0000024bbd167560_0 .net8 "pwr", 0 0, L_0000024bbd317b10;  1 drivers, strength-aware
S_0000024bbd15c250 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd15d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd316c30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3518f0 .functor PMOS 1, L_0000024bbd316c30, L_0000024bbd2bf210, C4<0>, C4<0>;
L_0000024bbd316bc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351810 .functor NMOS 1, L_0000024bbd316bc0, L_0000024bbd2bf210, C4<0>, C4<0>;
v0000024bbd1676a0_0 .net "a", 0 0, L_0000024bbd2bf210;  alias, 1 drivers
v0000024bbd1674c0_0 .net8 "gnd", 0 0, L_0000024bbd316bc0;  1 drivers, strength-aware
v0000024bbd1694a0_0 .net8 "out", 0 0, RS_0000024bbd0d59f8;  alias, 2 drivers, strength-aware
v0000024bbd1695e0_0 .net8 "pwr", 0 0, L_0000024bbd316c30;  1 drivers, strength-aware
S_0000024bbd15c3e0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd15d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd315960 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350fc0 .functor PMOS 1, L_0000024bbd315960, L_0000024bbd2c0070, C4<0>, C4<0>;
L_0000024bbd316ca0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351340 .functor NMOS 1, L_0000024bbd316ca0, L_0000024bbd2c0070, C4<0>, C4<0>;
v0000024bbd168b40_0 .net "a", 0 0, L_0000024bbd2c0070;  alias, 1 drivers
v0000024bbd167a60_0 .net8 "gnd", 0 0, L_0000024bbd316ca0;  1 drivers, strength-aware
v0000024bbd1690e0_0 .net8 "out", 0 0, RS_0000024bbd0d56f8;  alias, 2 drivers, strength-aware
v0000024bbd167e20_0 .net8 "pwr", 0 0, L_0000024bbd315960;  1 drivers, strength-aware
S_0000024bbd15db50 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd15d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1686e0_0 .net8 "a", 0 0, RS_0000024bbd0d58a8;  alias, 2 drivers, strength-aware
v0000024bbd168aa0_0 .net8 "b", 0 0, RS_0000024bbd0d5ba8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d5ea8 .resolv tri, L_0000024bbd350f50, L_0000024bbd350cb0, L_0000024bbd351420;
v0000024bbd168be0_0 .net8 "nor_out", 0 0, RS_0000024bbd0d5ea8;  3 drivers, strength-aware
v0000024bbd168e60_0 .net8 "out", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
S_0000024bbd15bda0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd15db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd317100 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352300 .functor PMOS 1, L_0000024bbd317100, RS_0000024bbd0d58a8, C4<0>, C4<0>;
L_0000024bbd350f50 .functor PMOS 1, L_0000024bbd352300, RS_0000024bbd0d5ba8, C4<0>, C4<0>;
L_0000024bbd317480 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350cb0 .functor NMOS 1, L_0000024bbd317480, RS_0000024bbd0d58a8, C4<0>, C4<0>;
L_0000024bbd351420 .functor NMOS 1, L_0000024bbd317480, RS_0000024bbd0d5ba8, C4<0>, C4<0>;
v0000024bbd169540_0 .net8 "a", 0 0, RS_0000024bbd0d58a8;  alias, 2 drivers, strength-aware
v0000024bbd1697c0_0 .net8 "b", 0 0, RS_0000024bbd0d5ba8;  alias, 2 drivers, strength-aware
v0000024bbd167740_0 .net8 "gnd", 0 0, L_0000024bbd317480;  1 drivers, strength-aware
v0000024bbd168a00_0 .net8 "out", 0 0, RS_0000024bbd0d5ea8;  alias, 3 drivers, strength-aware
v0000024bbd168960_0 .net8 "pmos1_out", 0 0, L_0000024bbd352300;  1 drivers, strength-aware
v0000024bbd1677e0_0 .net8 "pwr", 0 0, L_0000024bbd317100;  1 drivers, strength-aware
S_0000024bbd15ee10 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd15db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3172c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351650 .functor PMOS 1, L_0000024bbd3172c0, RS_0000024bbd0d5ea8, C4<0>, C4<0>;
L_0000024bbd317bf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351960 .functor NMOS 1, L_0000024bbd317bf0, RS_0000024bbd0d5ea8, C4<0>, C4<0>;
v0000024bbd167880_0 .net8 "a", 0 0, RS_0000024bbd0d5ea8;  alias, 3 drivers, strength-aware
v0000024bbd1679c0_0 .net8 "gnd", 0 0, L_0000024bbd317bf0;  1 drivers, strength-aware
v0000024bbd169220_0 .net8 "out", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
v0000024bbd168fa0_0 .net8 "pwr", 0 0, L_0000024bbd3172c0;  1 drivers, strength-aware
S_0000024bbd15d1f0 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd1575c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16b5c0_0 .net8 "a", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
v0000024bbd16aee0_0 .net8 "b", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
v0000024bbd16bac0_0 .net8 "out", 0 0, RS_0000024bbd0d6aa8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d64a8 .resolv tri, L_0000024bbd350ee0, L_0000024bbd3520d0;
v0000024bbd16c100_0 .net8 "w1", 0 0, RS_0000024bbd0d64a8;  2 drivers, strength-aware
RS_0000024bbd0d61a8 .resolv tri, L_0000024bbd351f80, L_0000024bbd350a80;
v0000024bbd16bf20_0 .net8 "w2", 0 0, RS_0000024bbd0d61a8;  2 drivers, strength-aware
RS_0000024bbd0d6358 .resolv tri, L_0000024bbd3516c0, L_0000024bbd351500;
v0000024bbd169ae0_0 .net8 "w3", 0 0, RS_0000024bbd0d6358;  2 drivers, strength-aware
RS_0000024bbd0d6658 .resolv tri, L_0000024bbd351c00, L_0000024bbd352370;
v0000024bbd16a760_0 .net8 "w4", 0 0, RS_0000024bbd0d6658;  2 drivers, strength-aware
S_0000024bbd15b760 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd15d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd169400_0 .net8 "a", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
v0000024bbd169720_0 .net8 "b", 0 0, RS_0000024bbd0d61a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d6238 .resolv tri, L_0000024bbd351b90, L_0000024bbd351030, L_0000024bbd351490;
v0000024bbd169900_0 .net8 "nand_out", 0 0, RS_0000024bbd0d6238;  3 drivers, strength-aware
v0000024bbd167ce0_0 .net8 "out", 0 0, RS_0000024bbd0d6358;  alias, 2 drivers, strength-aware
S_0000024bbd15bf30 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd15b760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd317fe0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351b90 .functor PMOS 1, L_0000024bbd317fe0, RS_0000024bbd0d5128, C4<0>, C4<0>;
L_0000024bbd351030 .functor PMOS 1, L_0000024bbd317fe0, RS_0000024bbd0d61a8, C4<0>, C4<0>;
L_0000024bbd317560 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351ab0 .functor NMOS 1, L_0000024bbd317560, RS_0000024bbd0d61a8, C4<0>, C4<0>;
L_0000024bbd351490 .functor NMOS 1, L_0000024bbd351ab0, RS_0000024bbd0d5128, C4<0>, C4<0>;
v0000024bbd167420_0 .net8 "a", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
v0000024bbd169680_0 .net8 "b", 0 0, RS_0000024bbd0d61a8;  alias, 2 drivers, strength-aware
v0000024bbd168320_0 .net8 "gnd", 0 0, L_0000024bbd317560;  1 drivers, strength-aware
v0000024bbd169860_0 .net8 "nmos1_out", 0 0, L_0000024bbd351ab0;  1 drivers, strength-aware
v0000024bbd168f00_0 .net8 "out", 0 0, RS_0000024bbd0d6238;  alias, 3 drivers, strength-aware
v0000024bbd168280_0 .net8 "pwr", 0 0, L_0000024bbd317fe0;  1 drivers, strength-aware
S_0000024bbd15d9c0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd15b760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3175d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3516c0 .functor PMOS 1, L_0000024bbd3175d0, RS_0000024bbd0d6238, C4<0>, C4<0>;
L_0000024bbd317db0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351500 .functor NMOS 1, L_0000024bbd317db0, RS_0000024bbd0d6238, C4<0>, C4<0>;
v0000024bbd169360_0 .net8 "a", 0 0, RS_0000024bbd0d6238;  alias, 3 drivers, strength-aware
v0000024bbd167c40_0 .net8 "gnd", 0 0, L_0000024bbd317db0;  1 drivers, strength-aware
v0000024bbd168780_0 .net8 "out", 0 0, RS_0000024bbd0d6358;  alias, 2 drivers, strength-aware
v0000024bbd1683c0_0 .net8 "pwr", 0 0, L_0000024bbd3175d0;  1 drivers, strength-aware
S_0000024bbd15c890 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd15d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16a580_0 .net8 "a", 0 0, RS_0000024bbd0d64a8;  alias, 2 drivers, strength-aware
v0000024bbd1699a0_0 .net8 "b", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
RS_0000024bbd0d6538 .resolv tri, L_0000024bbd351dc0, L_0000024bbd3515e0, L_0000024bbd351730;
v0000024bbd169cc0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d6538;  3 drivers, strength-aware
v0000024bbd16b700_0 .net8 "out", 0 0, RS_0000024bbd0d6658;  alias, 2 drivers, strength-aware
S_0000024bbd15b120 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd15c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd317640 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351dc0 .functor PMOS 1, L_0000024bbd317640, RS_0000024bbd0d64a8, C4<0>, C4<0>;
L_0000024bbd3515e0 .functor PMOS 1, L_0000024bbd317640, RS_0000024bbd0d3628, C4<0>, C4<0>;
L_0000024bbd317e90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351b20 .functor NMOS 1, L_0000024bbd317e90, RS_0000024bbd0d3628, C4<0>, C4<0>;
L_0000024bbd351730 .functor NMOS 1, L_0000024bbd351b20, RS_0000024bbd0d64a8, C4<0>, C4<0>;
v0000024bbd168460_0 .net8 "a", 0 0, RS_0000024bbd0d64a8;  alias, 2 drivers, strength-aware
v0000024bbd168500_0 .net8 "b", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
v0000024bbd167240_0 .net8 "gnd", 0 0, L_0000024bbd317e90;  1 drivers, strength-aware
v0000024bbd1672e0_0 .net8 "nmos1_out", 0 0, L_0000024bbd351b20;  1 drivers, strength-aware
v0000024bbd167380_0 .net8 "out", 0 0, RS_0000024bbd0d6538;  alias, 3 drivers, strength-aware
v0000024bbd16a4e0_0 .net8 "pwr", 0 0, L_0000024bbd317640;  1 drivers, strength-aware
S_0000024bbd15b2b0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd15c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd317720 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351c00 .functor PMOS 1, L_0000024bbd317720, RS_0000024bbd0d6538, C4<0>, C4<0>;
L_0000024bbd317170 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352370 .functor NMOS 1, L_0000024bbd317170, RS_0000024bbd0d6538, C4<0>, C4<0>;
v0000024bbd16aa80_0 .net8 "a", 0 0, RS_0000024bbd0d6538;  alias, 3 drivers, strength-aware
v0000024bbd169d60_0 .net8 "gnd", 0 0, L_0000024bbd317170;  1 drivers, strength-aware
v0000024bbd16b340_0 .net8 "out", 0 0, RS_0000024bbd0d6658;  alias, 2 drivers, strength-aware
v0000024bbd16a260_0 .net8 "pwr", 0 0, L_0000024bbd317720;  1 drivers, strength-aware
S_0000024bbd15b440 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd15d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3179c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350ee0 .functor PMOS 1, L_0000024bbd3179c0, RS_0000024bbd0d5128, C4<0>, C4<0>;
L_0000024bbd317950 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3520d0 .functor NMOS 1, L_0000024bbd317950, RS_0000024bbd0d5128, C4<0>, C4<0>;
v0000024bbd16bfc0_0 .net8 "a", 0 0, RS_0000024bbd0d5128;  alias, 2 drivers, strength-aware
v0000024bbd169a40_0 .net8 "gnd", 0 0, L_0000024bbd317950;  1 drivers, strength-aware
v0000024bbd16bde0_0 .net8 "out", 0 0, RS_0000024bbd0d64a8;  alias, 2 drivers, strength-aware
v0000024bbd16b160_0 .net8 "pwr", 0 0, L_0000024bbd3179c0;  1 drivers, strength-aware
S_0000024bbd15c700 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd15d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd317d40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351f80 .functor PMOS 1, L_0000024bbd317d40, RS_0000024bbd0d3628, C4<0>, C4<0>;
L_0000024bbd3174f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350a80 .functor NMOS 1, L_0000024bbd3174f0, RS_0000024bbd0d3628, C4<0>, C4<0>;
v0000024bbd16be80_0 .net8 "a", 0 0, RS_0000024bbd0d3628;  alias, 2 drivers, strength-aware
v0000024bbd16b480_0 .net8 "gnd", 0 0, L_0000024bbd3174f0;  1 drivers, strength-aware
v0000024bbd16a080_0 .net8 "out", 0 0, RS_0000024bbd0d61a8;  alias, 2 drivers, strength-aware
v0000024bbd169fe0_0 .net8 "pwr", 0 0, L_0000024bbd317d40;  1 drivers, strength-aware
S_0000024bbd15ca20 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd15d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16b520_0 .net8 "a", 0 0, RS_0000024bbd0d6358;  alias, 2 drivers, strength-aware
v0000024bbd169c20_0 .net8 "b", 0 0, RS_0000024bbd0d6658;  alias, 2 drivers, strength-aware
RS_0000024bbd0d6958 .resolv tri, L_0000024bbd3517a0, L_0000024bbd352140, L_0000024bbd3510a0;
v0000024bbd16bca0_0 .net8 "nor_out", 0 0, RS_0000024bbd0d6958;  3 drivers, strength-aware
v0000024bbd16ab20_0 .net8 "out", 0 0, RS_0000024bbd0d6aa8;  alias, 2 drivers, strength-aware
S_0000024bbd15cd40 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd15ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd317b80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351e30 .functor PMOS 1, L_0000024bbd317b80, RS_0000024bbd0d6358, C4<0>, C4<0>;
L_0000024bbd3517a0 .functor PMOS 1, L_0000024bbd351e30, RS_0000024bbd0d6658, C4<0>, C4<0>;
L_0000024bbd317410 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352140 .functor NMOS 1, L_0000024bbd317410, RS_0000024bbd0d6358, C4<0>, C4<0>;
L_0000024bbd3510a0 .functor NMOS 1, L_0000024bbd317410, RS_0000024bbd0d6658, C4<0>, C4<0>;
v0000024bbd16b3e0_0 .net8 "a", 0 0, RS_0000024bbd0d6358;  alias, 2 drivers, strength-aware
v0000024bbd16b660_0 .net8 "b", 0 0, RS_0000024bbd0d6658;  alias, 2 drivers, strength-aware
v0000024bbd16c060_0 .net8 "gnd", 0 0, L_0000024bbd317410;  1 drivers, strength-aware
v0000024bbd16ba20_0 .net8 "out", 0 0, RS_0000024bbd0d6958;  alias, 3 drivers, strength-aware
v0000024bbd16a8a0_0 .net8 "pmos1_out", 0 0, L_0000024bbd351e30;  1 drivers, strength-aware
v0000024bbd169f40_0 .net8 "pwr", 0 0, L_0000024bbd317b80;  1 drivers, strength-aware
S_0000024bbd15dce0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd15ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd317c60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd351c70 .functor PMOS 1, L_0000024bbd317c60, RS_0000024bbd0d6958, C4<0>, C4<0>;
L_0000024bbd317f00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd350bd0 .functor NMOS 1, L_0000024bbd317f00, RS_0000024bbd0d6958, C4<0>, C4<0>;
v0000024bbd16a620_0 .net8 "a", 0 0, RS_0000024bbd0d6958;  alias, 3 drivers, strength-aware
v0000024bbd16af80_0 .net8 "gnd", 0 0, L_0000024bbd317f00;  1 drivers, strength-aware
v0000024bbd169e00_0 .net8 "out", 0 0, RS_0000024bbd0d6aa8;  alias, 2 drivers, strength-aware
v0000024bbd16a3a0_0 .net8 "pwr", 0 0, L_0000024bbd317c60;  1 drivers, strength-aware
S_0000024bbd15de70 .scope module, "fa7" "full_adder" 3 104, 3 75 0, S_0000024bbd14ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd1714c0_0 .net "a", 0 0, L_0000024bbd2c0d90;  1 drivers
v0000024bbd171ce0_0 .net "b", 0 0, L_0000024bbd2c0430;  1 drivers
v0000024bbd171e20_0 .net8 "cin", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
v0000024bbd172780_0 .net8 "cout", 0 0, RS_0000024bbd0d7528;  alias, 2 drivers, strength-aware
v0000024bbd1711a0_0 .net8 "sum", 0 0, RS_0000024bbd0d8a28;  2 drivers, strength-aware
RS_0000024bbd0d70a8 .resolv tri, L_0000024bbd352d10, L_0000024bbd352b50;
v0000024bbd172640_0 .net8 "w1", 0 0, RS_0000024bbd0d70a8;  2 drivers, strength-aware
RS_0000024bbd0d6f58 .resolv tri, L_0000024bbd3525a0, L_0000024bbd353090;
v0000024bbd171ec0_0 .net8 "w2", 0 0, RS_0000024bbd0d6f58;  2 drivers, strength-aware
RS_0000024bbd0d7258 .resolv tri, L_0000024bbd3531e0, L_0000024bbd353fe0;
v0000024bbd173040_0 .net8 "w3", 0 0, RS_0000024bbd0d7258;  2 drivers, strength-aware
S_0000024bbd15e000 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd15de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16ac60_0 .net "a", 0 0, L_0000024bbd2c0d90;  alias, 1 drivers
v0000024bbd16b8e0_0 .net "b", 0 0, L_0000024bbd2c0430;  alias, 1 drivers
RS_0000024bbd0d6e38 .resolv tri, L_0000024bbd353b10, L_0000024bbd353f70, L_0000024bbd353bf0;
v0000024bbd16ad00_0 .net8 "nand_out", 0 0, RS_0000024bbd0d6e38;  3 drivers, strength-aware
v0000024bbd16b980_0 .net8 "out", 0 0, RS_0000024bbd0d6f58;  alias, 2 drivers, strength-aware
S_0000024bbd15e320 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd15e000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd311bb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353b10 .functor PMOS 1, L_0000024bbd311bb0, L_0000024bbd2c0d90, C4<0>, C4<0>;
L_0000024bbd353f70 .functor PMOS 1, L_0000024bbd311bb0, L_0000024bbd2c0430, C4<0>, C4<0>;
L_0000024bbd310480 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352df0 .functor NMOS 1, L_0000024bbd310480, L_0000024bbd2c0430, C4<0>, C4<0>;
L_0000024bbd353bf0 .functor NMOS 1, L_0000024bbd352df0, L_0000024bbd2c0d90, C4<0>, C4<0>;
v0000024bbd16bd40_0 .net "a", 0 0, L_0000024bbd2c0d90;  alias, 1 drivers
v0000024bbd16b7a0_0 .net "b", 0 0, L_0000024bbd2c0430;  alias, 1 drivers
v0000024bbd16a800_0 .net8 "gnd", 0 0, L_0000024bbd310480;  1 drivers, strength-aware
v0000024bbd169b80_0 .net8 "nmos1_out", 0 0, L_0000024bbd352df0;  1 drivers, strength-aware
v0000024bbd16a300_0 .net8 "out", 0 0, RS_0000024bbd0d6e38;  alias, 3 drivers, strength-aware
v0000024bbd16b840_0 .net8 "pwr", 0 0, L_0000024bbd311bb0;  1 drivers, strength-aware
S_0000024bbd15e190 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd15e000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310720 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3525a0 .functor PMOS 1, L_0000024bbd310720, RS_0000024bbd0d6e38, C4<0>, C4<0>;
L_0000024bbd311750 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353090 .functor NMOS 1, L_0000024bbd311750, RS_0000024bbd0d6e38, C4<0>, C4<0>;
v0000024bbd16ae40_0 .net8 "a", 0 0, RS_0000024bbd0d6e38;  alias, 3 drivers, strength-aware
v0000024bbd16a440_0 .net8 "gnd", 0 0, L_0000024bbd311750;  1 drivers, strength-aware
v0000024bbd16a940_0 .net8 "out", 0 0, RS_0000024bbd0d6f58;  alias, 2 drivers, strength-aware
v0000024bbd16abc0_0 .net8 "pwr", 0 0, L_0000024bbd310720;  1 drivers, strength-aware
S_0000024bbd15e4b0 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd15de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16d640_0 .net8 "a", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
v0000024bbd16c240_0 .net8 "b", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d7138 .resolv tri, L_0000024bbd353170, L_0000024bbd3536b0, L_0000024bbd353d40;
v0000024bbd16cba0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d7138;  3 drivers, strength-aware
v0000024bbd16c880_0 .net8 "out", 0 0, RS_0000024bbd0d7258;  alias, 2 drivers, strength-aware
S_0000024bbd15e640 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd15e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3113d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353170 .functor PMOS 1, L_0000024bbd3113d0, RS_0000024bbd0d55a8, C4<0>, C4<0>;
L_0000024bbd3536b0 .functor PMOS 1, L_0000024bbd3113d0, RS_0000024bbd0d70a8, C4<0>, C4<0>;
L_0000024bbd3117c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353c60 .functor NMOS 1, L_0000024bbd3117c0, RS_0000024bbd0d70a8, C4<0>, C4<0>;
L_0000024bbd353d40 .functor NMOS 1, L_0000024bbd353c60, RS_0000024bbd0d55a8, C4<0>, C4<0>;
v0000024bbd16b2a0_0 .net8 "a", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
v0000024bbd16bb60_0 .net8 "b", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
v0000024bbd16bc00_0 .net8 "gnd", 0 0, L_0000024bbd3117c0;  1 drivers, strength-aware
v0000024bbd16ada0_0 .net8 "nmos1_out", 0 0, L_0000024bbd353c60;  1 drivers, strength-aware
v0000024bbd16d280_0 .net8 "out", 0 0, RS_0000024bbd0d7138;  alias, 3 drivers, strength-aware
v0000024bbd16e4a0_0 .net8 "pwr", 0 0, L_0000024bbd3113d0;  1 drivers, strength-aware
S_0000024bbd15e960 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd15e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310800 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3531e0 .functor PMOS 1, L_0000024bbd310800, RS_0000024bbd0d7138, C4<0>, C4<0>;
L_0000024bbd310950 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353fe0 .functor NMOS 1, L_0000024bbd310950, RS_0000024bbd0d7138, C4<0>, C4<0>;
v0000024bbd16c1a0_0 .net8 "a", 0 0, RS_0000024bbd0d7138;  alias, 3 drivers, strength-aware
v0000024bbd16dd20_0 .net8 "gnd", 0 0, L_0000024bbd310950;  1 drivers, strength-aware
v0000024bbd16e0e0_0 .net8 "out", 0 0, RS_0000024bbd0d7258;  alias, 2 drivers, strength-aware
v0000024bbd16c4c0_0 .net8 "pwr", 0 0, L_0000024bbd310800;  1 drivers, strength-aware
S_0000024bbd15b5d0 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd15de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16cce0_0 .net8 "a", 0 0, RS_0000024bbd0d6f58;  alias, 2 drivers, strength-aware
v0000024bbd16d460_0 .net8 "b", 0 0, RS_0000024bbd0d7258;  alias, 2 drivers, strength-aware
RS_0000024bbd0d73d8 .resolv tri, L_0000024bbd353480, L_0000024bbd353560, L_0000024bbd354e50;
v0000024bbd16d820_0 .net8 "nor_out", 0 0, RS_0000024bbd0d73d8;  3 drivers, strength-aware
v0000024bbd16e720_0 .net8 "out", 0 0, RS_0000024bbd0d7528;  alias, 2 drivers, strength-aware
S_0000024bbd15b8f0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd15b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd311520 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353330 .functor PMOS 1, L_0000024bbd311520, RS_0000024bbd0d6f58, C4<0>, C4<0>;
L_0000024bbd353480 .functor PMOS 1, L_0000024bbd353330, RS_0000024bbd0d7258, C4<0>, C4<0>;
L_0000024bbd3111a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353560 .functor NMOS 1, L_0000024bbd3111a0, RS_0000024bbd0d6f58, C4<0>, C4<0>;
L_0000024bbd354e50 .functor NMOS 1, L_0000024bbd3111a0, RS_0000024bbd0d7258, C4<0>, C4<0>;
v0000024bbd16d320_0 .net8 "a", 0 0, RS_0000024bbd0d6f58;  alias, 2 drivers, strength-aware
v0000024bbd16c420_0 .net8 "b", 0 0, RS_0000024bbd0d7258;  alias, 2 drivers, strength-aware
v0000024bbd16d500_0 .net8 "gnd", 0 0, L_0000024bbd3111a0;  1 drivers, strength-aware
v0000024bbd16e540_0 .net8 "out", 0 0, RS_0000024bbd0d73d8;  alias, 3 drivers, strength-aware
v0000024bbd16cd80_0 .net8 "pmos1_out", 0 0, L_0000024bbd353330;  1 drivers, strength-aware
v0000024bbd16e040_0 .net8 "pwr", 0 0, L_0000024bbd311520;  1 drivers, strength-aware
S_0000024bbd18b3c0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd15b5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd311280 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3551d0 .functor PMOS 1, L_0000024bbd311280, RS_0000024bbd0d73d8, C4<0>, C4<0>;
L_0000024bbd310d40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355390 .functor NMOS 1, L_0000024bbd310d40, RS_0000024bbd0d73d8, C4<0>, C4<0>;
v0000024bbd16d3c0_0 .net8 "a", 0 0, RS_0000024bbd0d73d8;  alias, 3 drivers, strength-aware
v0000024bbd16c560_0 .net8 "gnd", 0 0, L_0000024bbd310d40;  1 drivers, strength-aware
v0000024bbd16db40_0 .net8 "out", 0 0, RS_0000024bbd0d7528;  alias, 2 drivers, strength-aware
v0000024bbd16ca60_0 .net8 "pwr", 0 0, L_0000024bbd311280;  1 drivers, strength-aware
S_0000024bbd18a420 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd15de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16ecc0_0 .net "a", 0 0, L_0000024bbd2c0d90;  alias, 1 drivers
v0000024bbd170f20_0 .net "b", 0 0, L_0000024bbd2c0430;  alias, 1 drivers
v0000024bbd16f8a0_0 .net8 "out", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d7978 .resolv tri, L_0000024bbd353db0, L_0000024bbd3524c0;
v0000024bbd170980_0 .net8 "w1", 0 0, RS_0000024bbd0d7978;  2 drivers, strength-aware
RS_0000024bbd0d7678 .resolv tri, L_0000024bbd352ae0, L_0000024bbd353cd0;
v0000024bbd16f6c0_0 .net8 "w2", 0 0, RS_0000024bbd0d7678;  2 drivers, strength-aware
RS_0000024bbd0d7828 .resolv tri, L_0000024bbd353410, L_0000024bbd353020;
v0000024bbd16f440_0 .net8 "w3", 0 0, RS_0000024bbd0d7828;  2 drivers, strength-aware
RS_0000024bbd0d7b28 .resolv tri, L_0000024bbd352840, L_0000024bbd353100;
v0000024bbd1708e0_0 .net8 "w4", 0 0, RS_0000024bbd0d7b28;  2 drivers, strength-aware
S_0000024bbd18c1d0 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd18a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16e7c0_0 .net "a", 0 0, L_0000024bbd2c0d90;  alias, 1 drivers
v0000024bbd16e220_0 .net8 "b", 0 0, RS_0000024bbd0d7678;  alias, 2 drivers, strength-aware
RS_0000024bbd0d7708 .resolv tri, L_0000024bbd354050, L_0000024bbd352680, L_0000024bbd3526f0;
v0000024bbd16cb00_0 .net8 "nand_out", 0 0, RS_0000024bbd0d7708;  3 drivers, strength-aware
v0000024bbd16cec0_0 .net8 "out", 0 0, RS_0000024bbd0d7828;  alias, 2 drivers, strength-aware
S_0000024bbd189930 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd18c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd311590 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354050 .functor PMOS 1, L_0000024bbd311590, L_0000024bbd2c0d90, C4<0>, C4<0>;
L_0000024bbd352680 .functor PMOS 1, L_0000024bbd311590, RS_0000024bbd0d7678, C4<0>, C4<0>;
L_0000024bbd3102c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353790 .functor NMOS 1, L_0000024bbd3102c0, RS_0000024bbd0d7678, C4<0>, C4<0>;
L_0000024bbd3526f0 .functor NMOS 1, L_0000024bbd353790, L_0000024bbd2c0d90, C4<0>, C4<0>;
v0000024bbd16d960_0 .net "a", 0 0, L_0000024bbd2c0d90;  alias, 1 drivers
v0000024bbd16c600_0 .net8 "b", 0 0, RS_0000024bbd0d7678;  alias, 2 drivers, strength-aware
v0000024bbd16d1e0_0 .net8 "gnd", 0 0, L_0000024bbd3102c0;  1 drivers, strength-aware
v0000024bbd16e680_0 .net8 "nmos1_out", 0 0, L_0000024bbd353790;  1 drivers, strength-aware
v0000024bbd16dc80_0 .net8 "out", 0 0, RS_0000024bbd0d7708;  alias, 3 drivers, strength-aware
v0000024bbd16c920_0 .net8 "pwr", 0 0, L_0000024bbd311590;  1 drivers, strength-aware
S_0000024bbd18c360 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd18c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310330 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353410 .functor PMOS 1, L_0000024bbd310330, RS_0000024bbd0d7708, C4<0>, C4<0>;
L_0000024bbd3106b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353020 .functor NMOS 1, L_0000024bbd3106b0, RS_0000024bbd0d7708, C4<0>, C4<0>;
v0000024bbd16ddc0_0 .net8 "a", 0 0, RS_0000024bbd0d7708;  alias, 3 drivers, strength-aware
v0000024bbd16d5a0_0 .net8 "gnd", 0 0, L_0000024bbd3106b0;  1 drivers, strength-aware
v0000024bbd16d6e0_0 .net8 "out", 0 0, RS_0000024bbd0d7828;  alias, 2 drivers, strength-aware
v0000024bbd16e860_0 .net8 "pwr", 0 0, L_0000024bbd310330;  1 drivers, strength-aware
S_0000024bbd18b6e0 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd18a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16e5e0_0 .net8 "a", 0 0, RS_0000024bbd0d7978;  alias, 2 drivers, strength-aware
v0000024bbd16cf60_0 .net "b", 0 0, L_0000024bbd2c0430;  alias, 1 drivers
RS_0000024bbd0d7a08 .resolv tri, L_0000024bbd3532c0, L_0000024bbd352ed0, L_0000024bbd353250;
v0000024bbd16d8c0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d7a08;  3 drivers, strength-aware
v0000024bbd16da00_0 .net8 "out", 0 0, RS_0000024bbd0d7b28;  alias, 2 drivers, strength-aware
S_0000024bbd18af10 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd18b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd311440 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3532c0 .functor PMOS 1, L_0000024bbd311440, RS_0000024bbd0d7978, C4<0>, C4<0>;
L_0000024bbd352ed0 .functor PMOS 1, L_0000024bbd311440, L_0000024bbd2c0430, C4<0>, C4<0>;
L_0000024bbd310db0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353950 .functor NMOS 1, L_0000024bbd310db0, L_0000024bbd2c0430, C4<0>, C4<0>;
L_0000024bbd353250 .functor NMOS 1, L_0000024bbd353950, RS_0000024bbd0d7978, C4<0>, C4<0>;
v0000024bbd16c6a0_0 .net8 "a", 0 0, RS_0000024bbd0d7978;  alias, 2 drivers, strength-aware
v0000024bbd16cc40_0 .net "b", 0 0, L_0000024bbd2c0430;  alias, 1 drivers
v0000024bbd16c9c0_0 .net8 "gnd", 0 0, L_0000024bbd310db0;  1 drivers, strength-aware
v0000024bbd16e400_0 .net8 "nmos1_out", 0 0, L_0000024bbd353950;  1 drivers, strength-aware
v0000024bbd16d0a0_0 .net8 "out", 0 0, RS_0000024bbd0d7a08;  alias, 3 drivers, strength-aware
v0000024bbd16d780_0 .net8 "pwr", 0 0, L_0000024bbd311440;  1 drivers, strength-aware
S_0000024bbd18b550 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd18b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3116e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352840 .functor PMOS 1, L_0000024bbd3116e0, RS_0000024bbd0d7a08, C4<0>, C4<0>;
L_0000024bbd310100 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353100 .functor NMOS 1, L_0000024bbd310100, RS_0000024bbd0d7a08, C4<0>, C4<0>;
v0000024bbd16ce20_0 .net8 "a", 0 0, RS_0000024bbd0d7a08;  alias, 3 drivers, strength-aware
v0000024bbd16dbe0_0 .net8 "gnd", 0 0, L_0000024bbd310100;  1 drivers, strength-aware
v0000024bbd16e900_0 .net8 "out", 0 0, RS_0000024bbd0d7b28;  alias, 2 drivers, strength-aware
v0000024bbd16df00_0 .net8 "pwr", 0 0, L_0000024bbd3116e0;  1 drivers, strength-aware
S_0000024bbd18ce50 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd18a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd311600 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353db0 .functor PMOS 1, L_0000024bbd311600, L_0000024bbd2c0d90, C4<0>, C4<0>;
L_0000024bbd3173a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3524c0 .functor NMOS 1, L_0000024bbd3173a0, L_0000024bbd2c0d90, C4<0>, C4<0>;
v0000024bbd16c740_0 .net "a", 0 0, L_0000024bbd2c0d90;  alias, 1 drivers
v0000024bbd16d000_0 .net8 "gnd", 0 0, L_0000024bbd3173a0;  1 drivers, strength-aware
v0000024bbd16d140_0 .net8 "out", 0 0, RS_0000024bbd0d7978;  alias, 2 drivers, strength-aware
v0000024bbd16c2e0_0 .net8 "pwr", 0 0, L_0000024bbd311600;  1 drivers, strength-aware
S_0000024bbd18a5b0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd18a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3114b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352ae0 .functor PMOS 1, L_0000024bbd3114b0, L_0000024bbd2c0430, C4<0>, C4<0>;
L_0000024bbd310790 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353cd0 .functor NMOS 1, L_0000024bbd310790, L_0000024bbd2c0430, C4<0>, C4<0>;
v0000024bbd16c7e0_0 .net "a", 0 0, L_0000024bbd2c0430;  alias, 1 drivers
v0000024bbd16daa0_0 .net8 "gnd", 0 0, L_0000024bbd310790;  1 drivers, strength-aware
v0000024bbd16de60_0 .net8 "out", 0 0, RS_0000024bbd0d7678;  alias, 2 drivers, strength-aware
v0000024bbd16dfa0_0 .net8 "pwr", 0 0, L_0000024bbd3114b0;  1 drivers, strength-aware
S_0000024bbd189ac0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd18a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16f760_0 .net8 "a", 0 0, RS_0000024bbd0d7828;  alias, 2 drivers, strength-aware
v0000024bbd16f260_0 .net8 "b", 0 0, RS_0000024bbd0d7b28;  alias, 2 drivers, strength-aware
RS_0000024bbd0d7e28 .resolv tri, L_0000024bbd3535d0, L_0000024bbd352920, L_0000024bbd353f00;
v0000024bbd16f940_0 .net8 "nor_out", 0 0, RS_0000024bbd0d7e28;  3 drivers, strength-aware
v0000024bbd16f4e0_0 .net8 "out", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
S_0000024bbd1897a0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd189ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd311050 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3534f0 .functor PMOS 1, L_0000024bbd311050, RS_0000024bbd0d7828, C4<0>, C4<0>;
L_0000024bbd3535d0 .functor PMOS 1, L_0000024bbd3534f0, RS_0000024bbd0d7b28, C4<0>, C4<0>;
L_0000024bbd310870 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352920 .functor NMOS 1, L_0000024bbd310870, RS_0000024bbd0d7828, C4<0>, C4<0>;
L_0000024bbd353f00 .functor NMOS 1, L_0000024bbd310870, RS_0000024bbd0d7b28, C4<0>, C4<0>;
v0000024bbd16e180_0 .net8 "a", 0 0, RS_0000024bbd0d7828;  alias, 2 drivers, strength-aware
v0000024bbd16e2c0_0 .net8 "b", 0 0, RS_0000024bbd0d7b28;  alias, 2 drivers, strength-aware
v0000024bbd16e360_0 .net8 "gnd", 0 0, L_0000024bbd310870;  1 drivers, strength-aware
v0000024bbd16c380_0 .net8 "out", 0 0, RS_0000024bbd0d7e28;  alias, 3 drivers, strength-aware
v0000024bbd16fc60_0 .net8 "pmos1_out", 0 0, L_0000024bbd3534f0;  1 drivers, strength-aware
v0000024bbd16f580_0 .net8 "pwr", 0 0, L_0000024bbd311050;  1 drivers, strength-aware
S_0000024bbd18c040 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd189ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310640 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352d10 .functor PMOS 1, L_0000024bbd310640, RS_0000024bbd0d7e28, C4<0>, C4<0>;
L_0000024bbd311360 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352b50 .functor NMOS 1, L_0000024bbd311360, RS_0000024bbd0d7e28, C4<0>, C4<0>;
v0000024bbd171100_0 .net8 "a", 0 0, RS_0000024bbd0d7e28;  alias, 3 drivers, strength-aware
v0000024bbd16fda0_0 .net8 "gnd", 0 0, L_0000024bbd311360;  1 drivers, strength-aware
v0000024bbd16fa80_0 .net8 "out", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
v0000024bbd16f620_0 .net8 "pwr", 0 0, L_0000024bbd310640;  1 drivers, strength-aware
S_0000024bbd18c4f0 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd15de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd172320_0 .net8 "a", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
v0000024bbd172be0_0 .net8 "b", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
v0000024bbd171d80_0 .net8 "out", 0 0, RS_0000024bbd0d8a28;  alias, 2 drivers, strength-aware
RS_0000024bbd0d8428 .resolv tri, L_0000024bbd352f40, L_0000024bbd3527d0;
v0000024bbd171240_0 .net8 "w1", 0 0, RS_0000024bbd0d8428;  2 drivers, strength-aware
RS_0000024bbd0d8128 .resolv tri, L_0000024bbd3533a0, L_0000024bbd352530;
v0000024bbd171ba0_0 .net8 "w2", 0 0, RS_0000024bbd0d8128;  2 drivers, strength-aware
RS_0000024bbd0d82d8 .resolv tri, L_0000024bbd352990, L_0000024bbd352c30;
v0000024bbd173540_0 .net8 "w3", 0 0, RS_0000024bbd0d82d8;  2 drivers, strength-aware
RS_0000024bbd0d85d8 .resolv tri, L_0000024bbd353aa0, L_0000024bbd353a30;
v0000024bbd172d20_0 .net8 "w4", 0 0, RS_0000024bbd0d85d8;  2 drivers, strength-aware
S_0000024bbd18a740 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd18c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16fb20_0 .net8 "a", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
v0000024bbd1707a0_0 .net8 "b", 0 0, RS_0000024bbd0d8128;  alias, 2 drivers, strength-aware
RS_0000024bbd0d81b8 .resolv tri, L_0000024bbd353870, L_0000024bbd352e60, L_0000024bbd3528b0;
v0000024bbd16efe0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d81b8;  3 drivers, strength-aware
v0000024bbd16fbc0_0 .net8 "out", 0 0, RS_0000024bbd0d82d8;  alias, 2 drivers, strength-aware
S_0000024bbd18aa60 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd18a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3110c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353870 .functor PMOS 1, L_0000024bbd3110c0, RS_0000024bbd0d70a8, C4<0>, C4<0>;
L_0000024bbd352e60 .functor PMOS 1, L_0000024bbd3110c0, RS_0000024bbd0d8128, C4<0>, C4<0>;
L_0000024bbd310f70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3539c0 .functor NMOS 1, L_0000024bbd310f70, RS_0000024bbd0d8128, C4<0>, C4<0>;
L_0000024bbd3528b0 .functor NMOS 1, L_0000024bbd3539c0, RS_0000024bbd0d70a8, C4<0>, C4<0>;
v0000024bbd170480_0 .net8 "a", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
v0000024bbd16f800_0 .net8 "b", 0 0, RS_0000024bbd0d8128;  alias, 2 drivers, strength-aware
v0000024bbd16eae0_0 .net8 "gnd", 0 0, L_0000024bbd310f70;  1 drivers, strength-aware
v0000024bbd16f9e0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3539c0;  1 drivers, strength-aware
v0000024bbd170700_0 .net8 "out", 0 0, RS_0000024bbd0d81b8;  alias, 3 drivers, strength-aware
v0000024bbd170ac0_0 .net8 "pwr", 0 0, L_0000024bbd3110c0;  1 drivers, strength-aware
S_0000024bbd18b870 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd18a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310bf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352990 .functor PMOS 1, L_0000024bbd310bf0, RS_0000024bbd0d81b8, C4<0>, C4<0>;
L_0000024bbd311670 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352c30 .functor NMOS 1, L_0000024bbd311670, RS_0000024bbd0d81b8, C4<0>, C4<0>;
v0000024bbd170660_0 .net8 "a", 0 0, RS_0000024bbd0d81b8;  alias, 3 drivers, strength-aware
v0000024bbd170fc0_0 .net8 "gnd", 0 0, L_0000024bbd311670;  1 drivers, strength-aware
v0000024bbd170a20_0 .net8 "out", 0 0, RS_0000024bbd0d82d8;  alias, 2 drivers, strength-aware
v0000024bbd16f300_0 .net8 "pwr", 0 0, L_0000024bbd310bf0;  1 drivers, strength-aware
S_0000024bbd189c50 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd18c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd170b60_0 .net8 "a", 0 0, RS_0000024bbd0d8428;  alias, 2 drivers, strength-aware
v0000024bbd1700c0_0 .net8 "b", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d84b8 .resolv tri, L_0000024bbd353640, L_0000024bbd352760, L_0000024bbd353800;
v0000024bbd16e9a0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d84b8;  3 drivers, strength-aware
v0000024bbd16f080_0 .net8 "out", 0 0, RS_0000024bbd0d85d8;  alias, 2 drivers, strength-aware
S_0000024bbd189f70 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd189c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd310410 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353640 .functor PMOS 1, L_0000024bbd310410, RS_0000024bbd0d8428, C4<0>, C4<0>;
L_0000024bbd352760 .functor PMOS 1, L_0000024bbd310410, RS_0000024bbd0d55a8, C4<0>, C4<0>;
L_0000024bbd311c90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352fb0 .functor NMOS 1, L_0000024bbd311c90, RS_0000024bbd0d55a8, C4<0>, C4<0>;
L_0000024bbd353800 .functor NMOS 1, L_0000024bbd352fb0, RS_0000024bbd0d8428, C4<0>, C4<0>;
v0000024bbd16ec20_0 .net8 "a", 0 0, RS_0000024bbd0d8428;  alias, 2 drivers, strength-aware
v0000024bbd16eb80_0 .net8 "b", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
v0000024bbd16fd00_0 .net8 "gnd", 0 0, L_0000024bbd311c90;  1 drivers, strength-aware
v0000024bbd171060_0 .net8 "nmos1_out", 0 0, L_0000024bbd352fb0;  1 drivers, strength-aware
v0000024bbd170020_0 .net8 "out", 0 0, RS_0000024bbd0d84b8;  alias, 3 drivers, strength-aware
v0000024bbd16fe40_0 .net8 "pwr", 0 0, L_0000024bbd310410;  1 drivers, strength-aware
S_0000024bbd18ba00 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd189c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3108e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353aa0 .functor PMOS 1, L_0000024bbd3108e0, RS_0000024bbd0d84b8, C4<0>, C4<0>;
L_0000024bbd310560 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353a30 .functor NMOS 1, L_0000024bbd310560, RS_0000024bbd0d84b8, C4<0>, C4<0>;
v0000024bbd170840_0 .net8 "a", 0 0, RS_0000024bbd0d84b8;  alias, 3 drivers, strength-aware
v0000024bbd16ef40_0 .net8 "gnd", 0 0, L_0000024bbd310560;  1 drivers, strength-aware
v0000024bbd16fee0_0 .net8 "out", 0 0, RS_0000024bbd0d85d8;  alias, 2 drivers, strength-aware
v0000024bbd16ff80_0 .net8 "pwr", 0 0, L_0000024bbd3108e0;  1 drivers, strength-aware
S_0000024bbd18a8d0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd18c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310a30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352f40 .functor PMOS 1, L_0000024bbd310a30, RS_0000024bbd0d70a8, C4<0>, C4<0>;
L_0000024bbd310170 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3527d0 .functor NMOS 1, L_0000024bbd310170, RS_0000024bbd0d70a8, C4<0>, C4<0>;
v0000024bbd16ea40_0 .net8 "a", 0 0, RS_0000024bbd0d70a8;  alias, 2 drivers, strength-aware
v0000024bbd170160_0 .net8 "gnd", 0 0, L_0000024bbd310170;  1 drivers, strength-aware
v0000024bbd170200_0 .net8 "out", 0 0, RS_0000024bbd0d8428;  alias, 2 drivers, strength-aware
v0000024bbd16f120_0 .net8 "pwr", 0 0, L_0000024bbd310a30;  1 drivers, strength-aware
S_0000024bbd189160 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd18c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd311130 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3533a0 .functor PMOS 1, L_0000024bbd311130, RS_0000024bbd0d55a8, C4<0>, C4<0>;
L_0000024bbd310aa0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352530 .functor NMOS 1, L_0000024bbd310aa0, RS_0000024bbd0d55a8, C4<0>, C4<0>;
v0000024bbd16ee00_0 .net8 "a", 0 0, RS_0000024bbd0d55a8;  alias, 2 drivers, strength-aware
v0000024bbd1702a0_0 .net8 "gnd", 0 0, L_0000024bbd310aa0;  1 drivers, strength-aware
v0000024bbd16f3a0_0 .net8 "out", 0 0, RS_0000024bbd0d8128;  alias, 2 drivers, strength-aware
v0000024bbd170340_0 .net8 "pwr", 0 0, L_0000024bbd311130;  1 drivers, strength-aware
S_0000024bbd189610 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd18c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd16eea0_0 .net8 "a", 0 0, RS_0000024bbd0d82d8;  alias, 2 drivers, strength-aware
v0000024bbd171b00_0 .net8 "b", 0 0, RS_0000024bbd0d85d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d88d8 .resolv tri, L_0000024bbd353e20, L_0000024bbd352a70, L_0000024bbd352d80;
v0000024bbd171f60_0 .net8 "nor_out", 0 0, RS_0000024bbd0d88d8;  3 drivers, strength-aware
v0000024bbd171c40_0 .net8 "out", 0 0, RS_0000024bbd0d8a28;  alias, 2 drivers, strength-aware
S_0000024bbd1892f0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd189610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3103a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352a00 .functor PMOS 1, L_0000024bbd3103a0, RS_0000024bbd0d82d8, C4<0>, C4<0>;
L_0000024bbd353e20 .functor PMOS 1, L_0000024bbd352a00, RS_0000024bbd0d85d8, C4<0>, C4<0>;
L_0000024bbd311210 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352a70 .functor NMOS 1, L_0000024bbd311210, RS_0000024bbd0d82d8, C4<0>, C4<0>;
L_0000024bbd352d80 .functor NMOS 1, L_0000024bbd311210, RS_0000024bbd0d85d8, C4<0>, C4<0>;
v0000024bbd1703e0_0 .net8 "a", 0 0, RS_0000024bbd0d82d8;  alias, 2 drivers, strength-aware
v0000024bbd170520_0 .net8 "b", 0 0, RS_0000024bbd0d85d8;  alias, 2 drivers, strength-aware
v0000024bbd1705c0_0 .net8 "gnd", 0 0, L_0000024bbd311210;  1 drivers, strength-aware
v0000024bbd170c00_0 .net8 "out", 0 0, RS_0000024bbd0d88d8;  alias, 3 drivers, strength-aware
v0000024bbd170ca0_0 .net8 "pmos1_out", 0 0, L_0000024bbd352a00;  1 drivers, strength-aware
v0000024bbd16f1c0_0 .net8 "pwr", 0 0, L_0000024bbd3103a0;  1 drivers, strength-aware
S_0000024bbd18ad80 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd189610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3101e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd352bc0 .functor PMOS 1, L_0000024bbd3101e0, RS_0000024bbd0d88d8, C4<0>, C4<0>;
L_0000024bbd310b10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd353e90 .functor NMOS 1, L_0000024bbd310b10, RS_0000024bbd0d88d8, C4<0>, C4<0>;
v0000024bbd170d40_0 .net8 "a", 0 0, RS_0000024bbd0d88d8;  alias, 3 drivers, strength-aware
v0000024bbd170de0_0 .net8 "gnd", 0 0, L_0000024bbd310b10;  1 drivers, strength-aware
v0000024bbd16ed60_0 .net8 "out", 0 0, RS_0000024bbd0d8a28;  alias, 2 drivers, strength-aware
v0000024bbd170e80_0 .net8 "pwr", 0 0, L_0000024bbd3101e0;  1 drivers, strength-aware
S_0000024bbd18bb90 .scope module, "notb1" "not_gate" 3 97, 3 1 0, S_0000024bbd14ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3147e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34dad0 .functor PMOS 1, L_0000024bbd3147e0, L_0000024bbd2c0cf0, C4<0>, C4<0>;
L_0000024bbd313e40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ebe0 .functor NMOS 1, L_0000024bbd313e40, L_0000024bbd2c0cf0, C4<0>, C4<0>;
v0000024bbd173180_0 .net "a", 0 0, L_0000024bbd2c0cf0;  1 drivers
v0000024bbd172820_0 .net8 "gnd", 0 0, L_0000024bbd313e40;  1 drivers, strength-aware
v0000024bbd172c80_0 .net8 "out", 0 0, RS_0000024bbd0d8d58;  2 drivers, strength-aware
v0000024bbd172460_0 .net8 "pwr", 0 0, L_0000024bbd3147e0;  1 drivers, strength-aware
S_0000024bbd189480 .scope module, "notb2" "not_gate" 3 98, 3 1 0, S_0000024bbd14ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314ee0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34e9b0 .functor PMOS 1, L_0000024bbd314ee0, L_0000024bbd2bf670, C4<0>, C4<0>;
L_0000024bbd314000 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34ea20 .functor NMOS 1, L_0000024bbd314000, L_0000024bbd2bf670, C4<0>, C4<0>;
v0000024bbd1730e0_0 .net "a", 0 0, L_0000024bbd2bf670;  1 drivers
v0000024bbd171560_0 .net8 "gnd", 0 0, L_0000024bbd314000;  1 drivers, strength-aware
v0000024bbd171920_0 .net8 "out", 0 0, RS_0000024bbd0d8e78;  2 drivers, strength-aware
v0000024bbd172aa0_0 .net8 "pwr", 0 0, L_0000024bbd314ee0;  1 drivers, strength-aware
S_0000024bbd18b0a0 .scope module, "notb3" "not_gate" 3 99, 3 1 0, S_0000024bbd14ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3149a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d6e0 .functor PMOS 1, L_0000024bbd3149a0, L_0000024bbd2bfdf0, C4<0>, C4<0>;
L_0000024bbd313d60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34db40 .functor NMOS 1, L_0000024bbd313d60, L_0000024bbd2bfdf0, C4<0>, C4<0>;
v0000024bbd172b40_0 .net "a", 0 0, L_0000024bbd2bfdf0;  1 drivers
v0000024bbd171a60_0 .net8 "gnd", 0 0, L_0000024bbd313d60;  1 drivers, strength-aware
v0000024bbd173220_0 .net8 "out", 0 0, RS_0000024bbd0d8f98;  2 drivers, strength-aware
v0000024bbd172000_0 .net8 "pwr", 0 0, L_0000024bbd3149a0;  1 drivers, strength-aware
S_0000024bbd18c810 .scope module, "notb4" "not_gate" 3 100, 3 1 0, S_0000024bbd14ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd314850 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d9f0 .functor PMOS 1, L_0000024bbd314850, L_0000024bbd2c0bb0, C4<0>, C4<0>;
L_0000024bbd314cb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd34d4b0 .functor NMOS 1, L_0000024bbd314cb0, L_0000024bbd2c0bb0, C4<0>, C4<0>;
v0000024bbd173860_0 .net "a", 0 0, L_0000024bbd2c0bb0;  1 drivers
v0000024bbd1720a0_0 .net8 "gnd", 0 0, L_0000024bbd314cb0;  1 drivers, strength-aware
v0000024bbd1735e0_0 .net8 "out", 0 0, RS_0000024bbd0d90b8;  2 drivers, strength-aware
v0000024bbd1737c0_0 .net8 "pwr", 0 0, L_0000024bbd314850;  1 drivers, strength-aware
S_0000024bbd18b230 .scope module, "multiplexor2" "multiplexor_4bit" 3 264, 3 226 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data1";
    .port_info 1 /INPUT 4 "data2";
    .port_info 2 /INPUT 4 "data3";
    .port_info 3 /INPUT 4 "data4";
    .port_info 4 /INPUT 4 "data5";
    .port_info 5 /INPUT 4 "data6";
    .port_info 6 /INPUT 4 "data7";
    .port_info 7 /INPUT 4 "data8";
    .port_info 8 /INPUT 3 "control";
    .port_info 9 /OUTPUT 4 "res";
v0000024bbd1f32e0_0 .net "control", 2 0, v0000024bbd2be630_0;  alias, 1 drivers
v0000024bbd1f3420_0 .net "data1", 3 0, L_0000024bbd2bc470;  alias, 1 drivers
v0000024bbd1f1d00_0 .net "data2", 3 0, L_0000024bbd2c1010;  alias, 1 drivers
v0000024bbd1f3560_0 .net "data3", 3 0, L_0000024bbd2bfcb0;  alias, 1 drivers
v0000024bbd1f22a0_0 .net "data4", 3 0, L_0000024bbd2beef0;  alias, 1 drivers
v0000024bbd1f3600_0 .net "data5", 3 0, L_0000024bbd2c04d0;  alias, 1 drivers
v0000024bbd1f1da0_0 .net "data6", 3 0, L_0000024bbd2c0110;  alias, 1 drivers
v0000024bbd1f2020_0 .net "data7", 3 0, L_0000024bbd2c2050;  alias, 1 drivers
v0000024bbd1f16c0_0 .net "data8", 3 0, L_0000024bbd2c2eb0;  alias, 1 drivers
v0000024bbd1f3740_0 .net "res", 3 0, L_0000024bbd2c43f0;  alias, 1 drivers
L_0000024bbd2c1d30 .part L_0000024bbd2bc470, 0, 1;
L_0000024bbd2c20f0 .part L_0000024bbd2c1010, 0, 1;
L_0000024bbd2c16f0 .part L_0000024bbd2bfcb0, 0, 1;
L_0000024bbd2c1bf0 .part L_0000024bbd2beef0, 0, 1;
L_0000024bbd2c33b0 .part L_0000024bbd2c04d0, 0, 1;
L_0000024bbd2c1970 .part L_0000024bbd2c0110, 0, 1;
L_0000024bbd2c11f0 .part L_0000024bbd2c2050, 0, 1;
L_0000024bbd2c13d0 .part L_0000024bbd2c2eb0, 0, 1;
L_0000024bbd2c1f10 .part L_0000024bbd2bc470, 1, 1;
L_0000024bbd2c3310 .part L_0000024bbd2c1010, 1, 1;
L_0000024bbd2c3450 .part L_0000024bbd2bfcb0, 1, 1;
L_0000024bbd2c2690 .part L_0000024bbd2beef0, 1, 1;
L_0000024bbd2c1330 .part L_0000024bbd2c04d0, 1, 1;
L_0000024bbd2c2910 .part L_0000024bbd2c0110, 1, 1;
L_0000024bbd2c1470 .part L_0000024bbd2c2050, 1, 1;
L_0000024bbd2c1510 .part L_0000024bbd2c2eb0, 1, 1;
L_0000024bbd2c3810 .part L_0000024bbd2bc470, 2, 1;
L_0000024bbd2c1790 .part L_0000024bbd2c1010, 2, 1;
L_0000024bbd2c3c70 .part L_0000024bbd2bfcb0, 2, 1;
L_0000024bbd2c45d0 .part L_0000024bbd2beef0, 2, 1;
L_0000024bbd2c3bd0 .part L_0000024bbd2c04d0, 2, 1;
L_0000024bbd2c3e50 .part L_0000024bbd2c0110, 2, 1;
L_0000024bbd2c5d90 .part L_0000024bbd2c2050, 2, 1;
L_0000024bbd2c5f70 .part L_0000024bbd2c2eb0, 2, 1;
L_0000024bbd2c6010 .part L_0000024bbd2bc470, 3, 1;
L_0000024bbd2c4490 .part L_0000024bbd2c1010, 3, 1;
L_0000024bbd2c5ed0 .part L_0000024bbd2bfcb0, 3, 1;
L_0000024bbd2c60b0 .part L_0000024bbd2beef0, 3, 1;
L_0000024bbd2c3950 .part L_0000024bbd2c04d0, 3, 1;
L_0000024bbd2c4170 .part L_0000024bbd2c0110, 3, 1;
L_0000024bbd2c5930 .part L_0000024bbd2c2050, 3, 1;
L_0000024bbd2c4670 .part L_0000024bbd2c2eb0, 3, 1;
RS_0000024bbd0de8d8 .resolv tri, L_0000024bbd3c3f80, L_0000024bbd3c2bd0;
RS_0000024bbd0e42a8 .resolv tri, L_0000024bbd3c7d30, L_0000024bbd3d1180;
RS_0000024bbd0e9c48 .resolv tri, L_0000024bbd3d46e0, L_0000024bbd3d4830;
RS_0000024bbd0ef5e8 .resolv tri, L_0000024bbd3da250, L_0000024bbd3d8dc0;
L_0000024bbd2c43f0 .concat8 [ 1 1 1 1], RS_0000024bbd0de8d8, RS_0000024bbd0e42a8, RS_0000024bbd0e9c48, RS_0000024bbd0ef5e8;
S_0000024bbd189de0 .scope module, "multiplexor1" "multiplexor" 3 231, 3 166 0, S_0000024bbd18b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 3 "control";
    .port_info 9 /OUTPUT 1 "result";
RS_0000024bbd0dbf68 .resolv tri, L_0000024bbd3c28c0, L_0000024bbd3c1900;
v0000024bbd1840c0_0 .net8 "ABnC", 0 0, RS_0000024bbd0dbf68;  2 drivers, strength-aware
RS_0000024bbd0db8a8 .resolv tri, L_0000024bbd3c1f90, L_0000024bbd3c1ba0;
v0000024bbd184980_0 .net8 "AnBC", 0 0, RS_0000024bbd0db8a8;  2 drivers, strength-aware
RS_0000024bbd0db1e8 .resolv tri, L_0000024bbd3c17b0, L_0000024bbd3c2070;
v0000024bbd183120_0 .net8 "AnBnC", 0 0, RS_0000024bbd0db1e8;  2 drivers, strength-aware
RS_0000024bbd0ddac8 .resolv tri, L_0000024bbd3c19e0, L_0000024bbd3c2a80;
v0000024bbd184340_0 .net8 "a1", 0 0, RS_0000024bbd0ddac8;  2 drivers, strength-aware
RS_0000024bbd0ddd98 .resolv tri, L_0000024bbd3c4370, L_0000024bbd3c3110;
v0000024bbd182c20_0 .net8 "a2", 0 0, RS_0000024bbd0ddd98;  2 drivers, strength-aware
RS_0000024bbd0de068 .resolv tri, L_0000024bbd3c3dc0, L_0000024bbd3c3b90;
v0000024bbd182b80_0 .net8 "a3", 0 0, RS_0000024bbd0de068;  2 drivers, strength-aware
RS_0000024bbd0de338 .resolv tri, L_0000024bbd3c3c00, L_0000024bbd3c3180;
v0000024bbd183b20_0 .net8 "a4", 0 0, RS_0000024bbd0de338;  2 drivers, strength-aware
RS_0000024bbd0de608 .resolv tri, L_0000024bbd3c40d0, L_0000024bbd3c31f0;
v0000024bbd182d60_0 .net8 "a5", 0 0, RS_0000024bbd0de608;  2 drivers, strength-aware
v0000024bbd184480_0 .net "control", 2 0, v0000024bbd2be630_0;  alias, 1 drivers
v0000024bbd183a80_0 .net "d0", 0 0, L_0000024bbd2c1d30;  1 drivers
v0000024bbd183440_0 .net "d1", 0 0, L_0000024bbd2c20f0;  1 drivers
v0000024bbd184b60_0 .net "d2", 0 0, L_0000024bbd2c16f0;  1 drivers
v0000024bbd184020_0 .net "d3", 0 0, L_0000024bbd2c1bf0;  1 drivers
v0000024bbd184f20_0 .net "d4", 0 0, L_0000024bbd2c33b0;  1 drivers
v0000024bbd182e00_0 .net "d5", 0 0, L_0000024bbd2c1970;  1 drivers
v0000024bbd183800_0 .net "d6", 0 0, L_0000024bbd2c11f0;  1 drivers
v0000024bbd1831c0_0 .net "d7", 0 0, L_0000024bbd2c13d0;  1 drivers
RS_0000024bbd0dab58 .resolv tri, L_0000024bbd3bfde0, L_0000024bbd3c0320;
v0000024bbd183ee0_0 .net8 "nABC", 0 0, RS_0000024bbd0dab58;  2 drivers, strength-aware
RS_0000024bbd0da498 .resolv tri, L_0000024bbd3bfad0, L_0000024bbd3c01d0;
v0000024bbd183260_0 .net8 "nABnC", 0 0, RS_0000024bbd0da498;  2 drivers, strength-aware
RS_0000024bbd0d9e08 .resolv tri, L_0000024bbd3bf670, L_0000024bbd3bf2f0;
v0000024bbd1834e0_0 .net8 "nAnBC", 0 0, RS_0000024bbd0d9e08;  2 drivers, strength-aware
RS_0000024bbd0d9778 .resolv tri, L_0000024bbd3bfe50, L_0000024bbd3bf520;
v0000024bbd1839e0_0 .net8 "nAnBnC", 0 0, RS_0000024bbd0d9778;  2 drivers, strength-aware
RS_0000024bbd0d9298 .resolv tri, L_0000024bbd3bee90, L_0000024bbd3be720;
v0000024bbd183e40_0 .net8 "notA", 0 0, RS_0000024bbd0d9298;  2 drivers, strength-aware
RS_0000024bbd0d92c8 .resolv tri, L_0000024bbd3bd990, L_0000024bbd3be2c0;
v0000024bbd182ea0_0 .net8 "notB", 0 0, RS_0000024bbd0d92c8;  2 drivers, strength-aware
RS_0000024bbd0d95c8 .resolv tri, L_0000024bbd3be790, L_0000024bbd3beaa0;
v0000024bbd183bc0_0 .net8 "notC", 0 0, RS_0000024bbd0d95c8;  2 drivers, strength-aware
RS_0000024bbd0dc328 .resolv tri, L_0000024bbd3c07f0, L_0000024bbd3bf8a0;
v0000024bbd184160_0 .net8 "r0", 0 0, RS_0000024bbd0dc328;  2 drivers, strength-aware
RS_0000024bbd0dc628 .resolv tri, L_0000024bbd3c0cc0, L_0000024bbd3bf130;
v0000024bbd1838a0_0 .net8 "r1", 0 0, RS_0000024bbd0dc628;  2 drivers, strength-aware
RS_0000024bbd0dc928 .resolv tri, L_0000024bbd3bf440, L_0000024bbd3c0240;
v0000024bbd1842a0_0 .net8 "r2", 0 0, RS_0000024bbd0dc928;  2 drivers, strength-aware
RS_0000024bbd0dcc28 .resolv tri, L_0000024bbd3c2000, L_0000024bbd3c2690;
v0000024bbd183c60_0 .net8 "r3", 0 0, RS_0000024bbd0dcc28;  2 drivers, strength-aware
RS_0000024bbd0dcf28 .resolv tri, L_0000024bbd3c2380, L_0000024bbd3c1c10;
v0000024bbd1845c0_0 .net8 "r4", 0 0, RS_0000024bbd0dcf28;  2 drivers, strength-aware
RS_0000024bbd0dd228 .resolv tri, L_0000024bbd3c1660, L_0000024bbd3c20e0;
v0000024bbd1843e0_0 .net8 "r5", 0 0, RS_0000024bbd0dd228;  2 drivers, strength-aware
RS_0000024bbd0dd528 .resolv tri, L_0000024bbd3c1040, L_0000024bbd3c10b0;
v0000024bbd185100_0 .net8 "r6", 0 0, RS_0000024bbd0dd528;  2 drivers, strength-aware
v0000024bbd184520_0 .net8 "result", 0 0, RS_0000024bbd0de8d8;  2 drivers, strength-aware
L_0000024bbd2c2f50 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c2730 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c1150 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c2ff0 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c1ab0 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c1dd0 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c1b50 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c2230 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c27d0 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c2d70 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c2550 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c18d0 .part v0000024bbd2be630_0, 1, 1;
S_0000024bbd18c680 .scope module, "and3bit1" "and_3bit" 3 174, 3 123 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd174f80_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd174e40_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd175840_0 .net8 "c", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d9478 .resolv tri, L_0000024bbd3bff30, L_0000024bbd3bf210;
v0000024bbd174da0_0 .net8 "connect", 0 0, RS_0000024bbd0d9478;  2 drivers, strength-aware
v0000024bbd1755c0_0 .net8 "res", 0 0, RS_0000024bbd0d9778;  alias, 2 drivers, strength-aware
S_0000024bbd18a100 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd18c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1725a0_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd172e60_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d9358 .resolv tri, L_0000024bbd3bec60, L_0000024bbd3bed40, L_0000024bbd3bee20;
v0000024bbd173720_0 .net8 "nand_out", 0 0, RS_0000024bbd0d9358;  3 drivers, strength-aware
v0000024bbd172f00_0 .net8 "out", 0 0, RS_0000024bbd0d9478;  alias, 2 drivers, strength-aware
S_0000024bbd18a290 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd18a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31f960 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bec60 .functor PMOS 1, L_0000024bbd31f960, RS_0000024bbd0d9298, C4<0>, C4<0>;
L_0000024bbd3bed40 .functor PMOS 1, L_0000024bbd31f960, RS_0000024bbd0d92c8, C4<0>, C4<0>;
L_0000024bbd31f880 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bedb0 .functor NMOS 1, L_0000024bbd31f880, RS_0000024bbd0d92c8, C4<0>, C4<0>;
L_0000024bbd3bee20 .functor NMOS 1, L_0000024bbd3bedb0, RS_0000024bbd0d9298, C4<0>, C4<0>;
v0000024bbd171740_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd1721e0_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd172280_0 .net8 "gnd", 0 0, L_0000024bbd31f880;  1 drivers, strength-aware
v0000024bbd172500_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bedb0;  1 drivers, strength-aware
v0000024bbd172960_0 .net8 "out", 0 0, RS_0000024bbd0d9358;  alias, 3 drivers, strength-aware
v0000024bbd171600_0 .net8 "pwr", 0 0, L_0000024bbd31f960;  1 drivers, strength-aware
S_0000024bbd18bd20 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd18a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31f420 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bff30 .functor PMOS 1, L_0000024bbd31f420, RS_0000024bbd0d9358, C4<0>, C4<0>;
L_0000024bbd31f1f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf210 .functor NMOS 1, L_0000024bbd31f1f0, RS_0000024bbd0d9358, C4<0>, C4<0>;
v0000024bbd1723c0_0 .net8 "a", 0 0, RS_0000024bbd0d9358;  alias, 3 drivers, strength-aware
v0000024bbd1726e0_0 .net8 "gnd", 0 0, L_0000024bbd31f1f0;  1 drivers, strength-aware
v0000024bbd171420_0 .net8 "out", 0 0, RS_0000024bbd0d9478;  alias, 2 drivers, strength-aware
v0000024bbd172a00_0 .net8 "pwr", 0 0, L_0000024bbd31f420;  1 drivers, strength-aware
S_0000024bbd18ccc0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd18c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd173e00_0 .net8 "a", 0 0, RS_0000024bbd0d9478;  alias, 2 drivers, strength-aware
v0000024bbd173a40_0 .net8 "b", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d9658 .resolv tri, L_0000024bbd3bfd00, L_0000024bbd3c0550, L_0000024bbd3c0b70;
v0000024bbd175520_0 .net8 "nand_out", 0 0, RS_0000024bbd0d9658;  3 drivers, strength-aware
v0000024bbd1750c0_0 .net8 "out", 0 0, RS_0000024bbd0d9778;  alias, 2 drivers, strength-aware
S_0000024bbd18beb0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd18ccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31fff0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bfd00 .functor PMOS 1, L_0000024bbd31fff0, RS_0000024bbd0d9478, C4<0>, C4<0>;
L_0000024bbd3c0550 .functor PMOS 1, L_0000024bbd31fff0, RS_0000024bbd0d95c8, C4<0>, C4<0>;
L_0000024bbd31ff80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0780 .functor NMOS 1, L_0000024bbd31ff80, RS_0000024bbd0d95c8, C4<0>, C4<0>;
L_0000024bbd3c0b70 .functor NMOS 1, L_0000024bbd3c0780, RS_0000024bbd0d9478, C4<0>, C4<0>;
v0000024bbd172fa0_0 .net8 "a", 0 0, RS_0000024bbd0d9478;  alias, 2 drivers, strength-aware
v0000024bbd173900_0 .net8 "b", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
v0000024bbd1732c0_0 .net8 "gnd", 0 0, L_0000024bbd31ff80;  1 drivers, strength-aware
v0000024bbd1712e0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c0780;  1 drivers, strength-aware
v0000024bbd173400_0 .net8 "out", 0 0, RS_0000024bbd0d9658;  alias, 3 drivers, strength-aware
v0000024bbd1734a0_0 .net8 "pwr", 0 0, L_0000024bbd31fff0;  1 drivers, strength-aware
S_0000024bbd18c9a0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd18ccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31f260 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bfe50 .functor PMOS 1, L_0000024bbd31f260, RS_0000024bbd0d9658, C4<0>, C4<0>;
L_0000024bbd31f110 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf520 .functor NMOS 1, L_0000024bbd31f110, RS_0000024bbd0d9658, C4<0>, C4<0>;
v0000024bbd171380_0 .net8 "a", 0 0, RS_0000024bbd0d9658;  alias, 3 drivers, strength-aware
v0000024bbd1716a0_0 .net8 "gnd", 0 0, L_0000024bbd31f110;  1 drivers, strength-aware
v0000024bbd174120_0 .net8 "out", 0 0, RS_0000024bbd0d9778;  alias, 2 drivers, strength-aware
v0000024bbd1748a0_0 .net8 "pwr", 0 0, L_0000024bbd31f260;  1 drivers, strength-aware
S_0000024bbd18abf0 .scope module, "and3bit2" "and_3bit" 3 180, 3 123 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1739a0_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd1752a0_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd175340_0 .net "c", 0 0, L_0000024bbd2c2ff0;  1 drivers
RS_0000024bbd0d9b08 .resolv tri, L_0000024bbd3bfc90, L_0000024bbd3bf590;
v0000024bbd174bc0_0 .net8 "connect", 0 0, RS_0000024bbd0d9b08;  2 drivers, strength-aware
v0000024bbd174760_0 .net8 "res", 0 0, RS_0000024bbd0d9e08;  alias, 2 drivers, strength-aware
S_0000024bbd18cb30 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd18abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd174940_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd175ac0_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0d99e8 .resolv tri, L_0000024bbd3c02b0, L_0000024bbd3bf910, L_0000024bbd3bfec0;
v0000024bbd174440_0 .net8 "nand_out", 0 0, RS_0000024bbd0d99e8;  3 drivers, strength-aware
v0000024bbd175d40_0 .net8 "out", 0 0, RS_0000024bbd0d9b08;  alias, 2 drivers, strength-aware
S_0000024bbd192ce0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd18cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31f570 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c02b0 .functor PMOS 1, L_0000024bbd31f570, RS_0000024bbd0d9298, C4<0>, C4<0>;
L_0000024bbd3bf910 .functor PMOS 1, L_0000024bbd31f570, RS_0000024bbd0d92c8, C4<0>, C4<0>;
L_0000024bbd31f6c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c08d0 .functor NMOS 1, L_0000024bbd31f6c0, RS_0000024bbd0d92c8, C4<0>, C4<0>;
L_0000024bbd3bfec0 .functor NMOS 1, L_0000024bbd3c08d0, RS_0000024bbd0d9298, C4<0>, C4<0>;
v0000024bbd175b60_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd1758e0_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd175980_0 .net8 "gnd", 0 0, L_0000024bbd31f6c0;  1 drivers, strength-aware
v0000024bbd176100_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c08d0;  1 drivers, strength-aware
v0000024bbd175020_0 .net8 "out", 0 0, RS_0000024bbd0d99e8;  alias, 3 drivers, strength-aware
v0000024bbd174b20_0 .net8 "pwr", 0 0, L_0000024bbd31f570;  1 drivers, strength-aware
S_0000024bbd192060 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd18cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31f5e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bfc90 .functor PMOS 1, L_0000024bbd31f5e0, RS_0000024bbd0d99e8, C4<0>, C4<0>;
L_0000024bbd31f810 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf590 .functor NMOS 1, L_0000024bbd31f810, RS_0000024bbd0d99e8, C4<0>, C4<0>;
v0000024bbd174260_0 .net8 "a", 0 0, RS_0000024bbd0d99e8;  alias, 3 drivers, strength-aware
v0000024bbd175a20_0 .net8 "gnd", 0 0, L_0000024bbd31f810;  1 drivers, strength-aware
v0000024bbd174580_0 .net8 "out", 0 0, RS_0000024bbd0d9b08;  alias, 2 drivers, strength-aware
v0000024bbd175160_0 .net8 "pwr", 0 0, L_0000024bbd31f5e0;  1 drivers, strength-aware
S_0000024bbd1929c0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd18abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd173f40_0 .net8 "a", 0 0, RS_0000024bbd0d9b08;  alias, 2 drivers, strength-aware
v0000024bbd1746c0_0 .net "b", 0 0, L_0000024bbd2c2ff0;  alias, 1 drivers
RS_0000024bbd0d9ce8 .resolv tri, L_0000024bbd3c05c0, L_0000024bbd3c0860, L_0000024bbd3bfbb0;
v0000024bbd1757a0_0 .net8 "nand_out", 0 0, RS_0000024bbd0d9ce8;  3 drivers, strength-aware
v0000024bbd174080_0 .net8 "out", 0 0, RS_0000024bbd0d9e08;  alias, 2 drivers, strength-aware
S_0000024bbd1913e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1929c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31fb20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c05c0 .functor PMOS 1, L_0000024bbd31fb20, RS_0000024bbd0d9b08, C4<0>, C4<0>;
L_0000024bbd3c0860 .functor PMOS 1, L_0000024bbd31fb20, L_0000024bbd2c2ff0, C4<0>, C4<0>;
L_0000024bbd31f9d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf280 .functor NMOS 1, L_0000024bbd31f9d0, L_0000024bbd2c2ff0, C4<0>, C4<0>;
L_0000024bbd3bfbb0 .functor NMOS 1, L_0000024bbd3bf280, RS_0000024bbd0d9b08, C4<0>, C4<0>;
v0000024bbd175200_0 .net8 "a", 0 0, RS_0000024bbd0d9b08;  alias, 2 drivers, strength-aware
v0000024bbd173fe0_0 .net "b", 0 0, L_0000024bbd2c2ff0;  alias, 1 drivers
v0000024bbd174620_0 .net8 "gnd", 0 0, L_0000024bbd31f9d0;  1 drivers, strength-aware
v0000024bbd173ae0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bf280;  1 drivers, strength-aware
v0000024bbd174a80_0 .net8 "out", 0 0, RS_0000024bbd0d9ce8;  alias, 3 drivers, strength-aware
v0000024bbd175700_0 .net8 "pwr", 0 0, L_0000024bbd31fb20;  1 drivers, strength-aware
S_0000024bbd1905d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1929c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31f340 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf670 .functor PMOS 1, L_0000024bbd31f340, RS_0000024bbd0d9ce8, C4<0>, C4<0>;
L_0000024bbd31fea0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf2f0 .functor NMOS 1, L_0000024bbd31fea0, RS_0000024bbd0d9ce8, C4<0>, C4<0>;
v0000024bbd1753e0_0 .net8 "a", 0 0, RS_0000024bbd0d9ce8;  alias, 3 drivers, strength-aware
v0000024bbd175660_0 .net8 "gnd", 0 0, L_0000024bbd31fea0;  1 drivers, strength-aware
v0000024bbd175fc0_0 .net8 "out", 0 0, RS_0000024bbd0d9e08;  alias, 2 drivers, strength-aware
v0000024bbd175c00_0 .net8 "pwr", 0 0, L_0000024bbd31f340;  1 drivers, strength-aware
S_0000024bbd1921f0 .scope module, "and3bit3" "and_3bit" 3 186, 3 123 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd176f60_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd178220_0 .net "b", 0 0, L_0000024bbd2c1ab0;  1 drivers
v0000024bbd176920_0 .net8 "c", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0da1c8 .resolv tri, L_0000024bbd3bf7c0, L_0000024bbd3c0710;
v0000024bbd1771e0_0 .net8 "connect", 0 0, RS_0000024bbd0da1c8;  2 drivers, strength-aware
v0000024bbd1764c0_0 .net8 "res", 0 0, RS_0000024bbd0da498;  alias, 2 drivers, strength-aware
S_0000024bbd190440 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1921f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1744e0_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd175f20_0 .net "b", 0 0, L_0000024bbd2c1ab0;  alias, 1 drivers
RS_0000024bbd0da0a8 .resolv tri, L_0000024bbd3c0630, L_0000024bbd3bf750, L_0000024bbd3bf6e0;
v0000024bbd1749e0_0 .net8 "nand_out", 0 0, RS_0000024bbd0da0a8;  3 drivers, strength-aware
v0000024bbd173c20_0 .net8 "out", 0 0, RS_0000024bbd0da1c8;  alias, 2 drivers, strength-aware
S_0000024bbd191bb0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd190440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31f650 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0630 .functor PMOS 1, L_0000024bbd31f650, RS_0000024bbd0d9298, C4<0>, C4<0>;
L_0000024bbd3bf750 .functor PMOS 1, L_0000024bbd31f650, L_0000024bbd2c1ab0, C4<0>, C4<0>;
L_0000024bbd31f3b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c06a0 .functor NMOS 1, L_0000024bbd31f3b0, L_0000024bbd2c1ab0, C4<0>, C4<0>;
L_0000024bbd3bf6e0 .functor NMOS 1, L_0000024bbd3c06a0, RS_0000024bbd0d9298, C4<0>, C4<0>;
v0000024bbd1741c0_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd174800_0 .net "b", 0 0, L_0000024bbd2c1ab0;  alias, 1 drivers
v0000024bbd175de0_0 .net8 "gnd", 0 0, L_0000024bbd31f3b0;  1 drivers, strength-aware
v0000024bbd176060_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c06a0;  1 drivers, strength-aware
v0000024bbd173b80_0 .net8 "out", 0 0, RS_0000024bbd0da0a8;  alias, 3 drivers, strength-aware
v0000024bbd175e80_0 .net8 "pwr", 0 0, L_0000024bbd31f650;  1 drivers, strength-aware
S_0000024bbd18f630 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd190440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31f7a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf7c0 .functor PMOS 1, L_0000024bbd31f7a0, RS_0000024bbd0da0a8, C4<0>, C4<0>;
L_0000024bbd31f730 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0710 .functor NMOS 1, L_0000024bbd31f730, RS_0000024bbd0da0a8, C4<0>, C4<0>;
v0000024bbd175ca0_0 .net8 "a", 0 0, RS_0000024bbd0da0a8;  alias, 3 drivers, strength-aware
v0000024bbd175480_0 .net8 "gnd", 0 0, L_0000024bbd31f730;  1 drivers, strength-aware
v0000024bbd174300_0 .net8 "out", 0 0, RS_0000024bbd0da1c8;  alias, 2 drivers, strength-aware
v0000024bbd1743a0_0 .net8 "pwr", 0 0, L_0000024bbd31f7a0;  1 drivers, strength-aware
S_0000024bbd192510 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1921f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd177c80_0 .net8 "a", 0 0, RS_0000024bbd0da1c8;  alias, 2 drivers, strength-aware
v0000024bbd177280_0 .net8 "b", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0da378 .resolv tri, L_0000024bbd3c0080, L_0000024bbd3c00f0, L_0000024bbd3bf1a0;
v0000024bbd177960_0 .net8 "nand_out", 0 0, RS_0000024bbd0da378;  3 drivers, strength-aware
v0000024bbd177820_0 .net8 "out", 0 0, RS_0000024bbd0da498;  alias, 2 drivers, strength-aware
S_0000024bbd192380 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd192510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31fc70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0080 .functor PMOS 1, L_0000024bbd31fc70, RS_0000024bbd0da1c8, C4<0>, C4<0>;
L_0000024bbd3c00f0 .functor PMOS 1, L_0000024bbd31fc70, RS_0000024bbd0d95c8, C4<0>, C4<0>;
L_0000024bbd31f8f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0160 .functor NMOS 1, L_0000024bbd31f8f0, RS_0000024bbd0d95c8, C4<0>, C4<0>;
L_0000024bbd3bf1a0 .functor NMOS 1, L_0000024bbd3c0160, RS_0000024bbd0da1c8, C4<0>, C4<0>;
v0000024bbd174c60_0 .net8 "a", 0 0, RS_0000024bbd0da1c8;  alias, 2 drivers, strength-aware
v0000024bbd174d00_0 .net8 "b", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
v0000024bbd173cc0_0 .net8 "gnd", 0 0, L_0000024bbd31f8f0;  1 drivers, strength-aware
v0000024bbd174ee0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c0160;  1 drivers, strength-aware
v0000024bbd173d60_0 .net8 "out", 0 0, RS_0000024bbd0da378;  alias, 3 drivers, strength-aware
v0000024bbd173ea0_0 .net8 "pwr", 0 0, L_0000024bbd31fc70;  1 drivers, strength-aware
S_0000024bbd191570 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd192510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31fdc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bfad0 .functor PMOS 1, L_0000024bbd31fdc0, RS_0000024bbd0da378, C4<0>, C4<0>;
L_0000024bbd31fb90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c01d0 .functor NMOS 1, L_0000024bbd31fb90, RS_0000024bbd0da378, C4<0>, C4<0>;
v0000024bbd1775a0_0 .net8 "a", 0 0, RS_0000024bbd0da378;  alias, 3 drivers, strength-aware
v0000024bbd176420_0 .net8 "gnd", 0 0, L_0000024bbd31fb90;  1 drivers, strength-aware
v0000024bbd176380_0 .net8 "out", 0 0, RS_0000024bbd0da498;  alias, 2 drivers, strength-aware
v0000024bbd1762e0_0 .net8 "pwr", 0 0, L_0000024bbd31fdc0;  1 drivers, strength-aware
S_0000024bbd192e70 .scope module, "and3bit4" "and_3bit" 3 192, 3 123 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd177e60_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd1785e0_0 .net "b", 0 0, L_0000024bbd2c1dd0;  1 drivers
v0000024bbd176ec0_0 .net "c", 0 0, L_0000024bbd2c1b50;  1 drivers
RS_0000024bbd0da858 .resolv tri, L_0000024bbd3bf4b0, L_0000024bbd3c0a90;
v0000024bbd1773c0_0 .net8 "connect", 0 0, RS_0000024bbd0da858;  2 drivers, strength-aware
v0000024bbd177640_0 .net8 "res", 0 0, RS_0000024bbd0dab58;  alias, 2 drivers, strength-aware
S_0000024bbd191700 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd192e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd177a00_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd176ce0_0 .net "b", 0 0, L_0000024bbd2c1dd0;  alias, 1 drivers
RS_0000024bbd0da738 .resolv tri, L_0000024bbd3bfd70, L_0000024bbd3c0a20, L_0000024bbd3bf3d0;
v0000024bbd176880_0 .net8 "nand_out", 0 0, RS_0000024bbd0da738;  3 drivers, strength-aware
v0000024bbd177320_0 .net8 "out", 0 0, RS_0000024bbd0da858;  alias, 2 drivers, strength-aware
S_0000024bbd1908f0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd191700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd332a40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bfd70 .functor PMOS 1, L_0000024bbd332a40, RS_0000024bbd0d9298, C4<0>, C4<0>;
L_0000024bbd3c0a20 .functor PMOS 1, L_0000024bbd332a40, L_0000024bbd2c1dd0, C4<0>, C4<0>;
L_0000024bbd3329d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf980 .functor NMOS 1, L_0000024bbd3329d0, L_0000024bbd2c1dd0, C4<0>, C4<0>;
L_0000024bbd3bf3d0 .functor NMOS 1, L_0000024bbd3bf980, RS_0000024bbd0d9298, C4<0>, C4<0>;
v0000024bbd1787c0_0 .net8 "a", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd176c40_0 .net "b", 0 0, L_0000024bbd2c1dd0;  alias, 1 drivers
v0000024bbd1770a0_0 .net8 "gnd", 0 0, L_0000024bbd3329d0;  1 drivers, strength-aware
v0000024bbd177aa0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bf980;  1 drivers, strength-aware
v0000024bbd176e20_0 .net8 "out", 0 0, RS_0000024bbd0da738;  alias, 3 drivers, strength-aware
v0000024bbd178400_0 .net8 "pwr", 0 0, L_0000024bbd332a40;  1 drivers, strength-aware
S_0000024bbd18ff90 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd191700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd332f10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf4b0 .functor PMOS 1, L_0000024bbd332f10, RS_0000024bbd0da738, C4<0>, C4<0>;
L_0000024bbd3330d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0a90 .functor NMOS 1, L_0000024bbd3330d0, RS_0000024bbd0da738, C4<0>, C4<0>;
v0000024bbd176240_0 .net8 "a", 0 0, RS_0000024bbd0da738;  alias, 3 drivers, strength-aware
v0000024bbd177d20_0 .net8 "gnd", 0 0, L_0000024bbd3330d0;  1 drivers, strength-aware
v0000024bbd1778c0_0 .net8 "out", 0 0, RS_0000024bbd0da858;  alias, 2 drivers, strength-aware
v0000024bbd176ba0_0 .net8 "pwr", 0 0, L_0000024bbd332f10;  1 drivers, strength-aware
S_0000024bbd18f180 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd192e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd177f00_0 .net8 "a", 0 0, RS_0000024bbd0da858;  alias, 2 drivers, strength-aware
v0000024bbd177fa0_0 .net "b", 0 0, L_0000024bbd2c1b50;  alias, 1 drivers
RS_0000024bbd0daa38 .resolv tri, L_0000024bbd3c0390, L_0000024bbd3bfa60, L_0000024bbd3c0b00;
v0000024bbd1784a0_0 .net8 "nand_out", 0 0, RS_0000024bbd0daa38;  3 drivers, strength-aware
v0000024bbd177be0_0 .net8 "out", 0 0, RS_0000024bbd0dab58;  alias, 2 drivers, strength-aware
S_0000024bbd191ed0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd18f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd333610 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0390 .functor PMOS 1, L_0000024bbd333610, RS_0000024bbd0da858, C4<0>, C4<0>;
L_0000024bbd3bfa60 .functor PMOS 1, L_0000024bbd333610, L_0000024bbd2c1b50, C4<0>, C4<0>;
L_0000024bbd333060 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bfc20 .functor NMOS 1, L_0000024bbd333060, L_0000024bbd2c1b50, C4<0>, C4<0>;
L_0000024bbd3c0b00 .functor NMOS 1, L_0000024bbd3bfc20, RS_0000024bbd0da858, C4<0>, C4<0>;
v0000024bbd177b40_0 .net8 "a", 0 0, RS_0000024bbd0da858;  alias, 2 drivers, strength-aware
v0000024bbd177000_0 .net "b", 0 0, L_0000024bbd2c1b50;  alias, 1 drivers
v0000024bbd177140_0 .net8 "gnd", 0 0, L_0000024bbd333060;  1 drivers, strength-aware
v0000024bbd178360_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bfc20;  1 drivers, strength-aware
v0000024bbd178040_0 .net8 "out", 0 0, RS_0000024bbd0daa38;  alias, 3 drivers, strength-aware
v0000024bbd178180_0 .net8 "pwr", 0 0, L_0000024bbd333610;  1 drivers, strength-aware
S_0000024bbd191890 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd18f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd333c30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bfde0 .functor PMOS 1, L_0000024bbd333c30, RS_0000024bbd0daa38, C4<0>, C4<0>;
L_0000024bbd332b90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0320 .functor NMOS 1, L_0000024bbd332b90, RS_0000024bbd0daa38, C4<0>, C4<0>;
v0000024bbd177780_0 .net8 "a", 0 0, RS_0000024bbd0daa38;  alias, 3 drivers, strength-aware
v0000024bbd1767e0_0 .net8 "gnd", 0 0, L_0000024bbd332b90;  1 drivers, strength-aware
v0000024bbd176d80_0 .net8 "out", 0 0, RS_0000024bbd0dab58;  alias, 2 drivers, strength-aware
v0000024bbd176560_0 .net8 "pwr", 0 0, L_0000024bbd333c30;  1 drivers, strength-aware
S_0000024bbd191a20 .scope module, "and3bit5" "and_3bit" 3 198, 3 123 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd17a8e0_0 .net "a", 0 0, L_0000024bbd2c2230;  1 drivers
v0000024bbd1798a0_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd17a5c0_0 .net8 "c", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0daf18 .resolv tri, L_0000024bbd3c0e80, L_0000024bbd3c2230;
v0000024bbd1794e0_0 .net8 "connect", 0 0, RS_0000024bbd0daf18;  2 drivers, strength-aware
v0000024bbd17a340_0 .net8 "res", 0 0, RS_0000024bbd0db1e8;  alias, 2 drivers, strength-aware
S_0000024bbd1910c0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd191a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1776e0_0 .net "a", 0 0, L_0000024bbd2c2230;  alias, 1 drivers
v0000024bbd178680_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0dadf8 .resolv tri, L_0000024bbd3c1dd0, L_0000024bbd3c2700, L_0000024bbd3c25b0;
v0000024bbd178720_0 .net8 "nand_out", 0 0, RS_0000024bbd0dadf8;  3 drivers, strength-aware
v0000024bbd178900_0 .net8 "out", 0 0, RS_0000024bbd0daf18;  alias, 2 drivers, strength-aware
S_0000024bbd18f950 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1910c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd332ab0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1dd0 .functor PMOS 1, L_0000024bbd332ab0, L_0000024bbd2c2230, C4<0>, C4<0>;
L_0000024bbd3c2700 .functor PMOS 1, L_0000024bbd332ab0, RS_0000024bbd0d92c8, C4<0>, C4<0>;
L_0000024bbd332340 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1d60 .functor NMOS 1, L_0000024bbd332340, RS_0000024bbd0d92c8, C4<0>, C4<0>;
L_0000024bbd3c25b0 .functor NMOS 1, L_0000024bbd3c1d60, L_0000024bbd2c2230, C4<0>, C4<0>;
v0000024bbd176b00_0 .net "a", 0 0, L_0000024bbd2c2230;  alias, 1 drivers
v0000024bbd177dc0_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd176600_0 .net8 "gnd", 0 0, L_0000024bbd332340;  1 drivers, strength-aware
v0000024bbd1766a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c1d60;  1 drivers, strength-aware
v0000024bbd177460_0 .net8 "out", 0 0, RS_0000024bbd0dadf8;  alias, 3 drivers, strength-aware
v0000024bbd178860_0 .net8 "pwr", 0 0, L_0000024bbd332ab0;  1 drivers, strength-aware
S_0000024bbd191d40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1910c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3322d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0e80 .functor PMOS 1, L_0000024bbd3322d0, RS_0000024bbd0dadf8, C4<0>, C4<0>;
L_0000024bbd3320a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2230 .functor NMOS 1, L_0000024bbd3320a0, RS_0000024bbd0dadf8, C4<0>, C4<0>;
v0000024bbd1780e0_0 .net8 "a", 0 0, RS_0000024bbd0dadf8;  alias, 3 drivers, strength-aware
v0000024bbd1782c0_0 .net8 "gnd", 0 0, L_0000024bbd3320a0;  1 drivers, strength-aware
v0000024bbd177500_0 .net8 "out", 0 0, RS_0000024bbd0daf18;  alias, 2 drivers, strength-aware
v0000024bbd178540_0 .net8 "pwr", 0 0, L_0000024bbd3322d0;  1 drivers, strength-aware
S_0000024bbd1926a0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd191a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17a020_0 .net8 "a", 0 0, RS_0000024bbd0daf18;  alias, 2 drivers, strength-aware
v0000024bbd179440_0 .net8 "b", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0db0c8 .resolv tri, L_0000024bbd3c1c80, L_0000024bbd3c22a0, L_0000024bbd3c1200;
v0000024bbd17a840_0 .net8 "nand_out", 0 0, RS_0000024bbd0db0c8;  3 drivers, strength-aware
v0000024bbd179da0_0 .net8 "out", 0 0, RS_0000024bbd0db1e8;  alias, 2 drivers, strength-aware
S_0000024bbd190a80 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1926a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd333ae0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1c80 .functor PMOS 1, L_0000024bbd333ae0, RS_0000024bbd0daf18, C4<0>, C4<0>;
L_0000024bbd3c22a0 .functor PMOS 1, L_0000024bbd333ae0, RS_0000024bbd0d95c8, C4<0>, C4<0>;
L_0000024bbd332180 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c14a0 .functor NMOS 1, L_0000024bbd332180, RS_0000024bbd0d95c8, C4<0>, C4<0>;
L_0000024bbd3c1200 .functor NMOS 1, L_0000024bbd3c14a0, RS_0000024bbd0daf18, C4<0>, C4<0>;
v0000024bbd1761a0_0 .net8 "a", 0 0, RS_0000024bbd0daf18;  alias, 2 drivers, strength-aware
v0000024bbd176740_0 .net8 "b", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
v0000024bbd1769c0_0 .net8 "gnd", 0 0, L_0000024bbd332180;  1 drivers, strength-aware
v0000024bbd176a60_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c14a0;  1 drivers, strength-aware
v0000024bbd179620_0 .net8 "out", 0 0, RS_0000024bbd0db0c8;  alias, 3 drivers, strength-aware
v0000024bbd17ac00_0 .net8 "pwr", 0 0, L_0000024bbd333ae0;  1 drivers, strength-aware
S_0000024bbd190120 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1926a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3327a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c17b0 .functor PMOS 1, L_0000024bbd3327a0, RS_0000024bbd0db0c8, C4<0>, C4<0>;
L_0000024bbd332c70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2070 .functor NMOS 1, L_0000024bbd332c70, RS_0000024bbd0db0c8, C4<0>, C4<0>;
v0000024bbd178a40_0 .net8 "a", 0 0, RS_0000024bbd0db0c8;  alias, 3 drivers, strength-aware
v0000024bbd17a520_0 .net8 "gnd", 0 0, L_0000024bbd332c70;  1 drivers, strength-aware
v0000024bbd17a0c0_0 .net8 "out", 0 0, RS_0000024bbd0db1e8;  alias, 2 drivers, strength-aware
v0000024bbd1793a0_0 .net8 "pwr", 0 0, L_0000024bbd3327a0;  1 drivers, strength-aware
S_0000024bbd190760 .scope module, "and3bit6" "and_3bit" 3 204, 3 123 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1789a0_0 .net "a", 0 0, L_0000024bbd2c27d0;  1 drivers
v0000024bbd17a160_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd179c60_0 .net "c", 0 0, L_0000024bbd2c2d70;  1 drivers
RS_0000024bbd0db5a8 .resolv tri, L_0000024bbd3c1ac0, L_0000024bbd3c1350;
v0000024bbd17afc0_0 .net8 "connect", 0 0, RS_0000024bbd0db5a8;  2 drivers, strength-aware
v0000024bbd178d60_0 .net8 "res", 0 0, RS_0000024bbd0db8a8;  alias, 2 drivers, strength-aware
S_0000024bbd190c10 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd190760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17a200_0 .net "a", 0 0, L_0000024bbd2c27d0;  alias, 1 drivers
v0000024bbd17a660_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0db488 .resolv tri, L_0000024bbd3c1cf0, L_0000024bbd3c1eb0, L_0000024bbd3c2460;
v0000024bbd17aac0_0 .net8 "nand_out", 0 0, RS_0000024bbd0db488;  3 drivers, strength-aware
v0000024bbd1799e0_0 .net8 "out", 0 0, RS_0000024bbd0db5a8;  alias, 2 drivers, strength-aware
S_0000024bbd18fe00 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd190c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3336f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1cf0 .functor PMOS 1, L_0000024bbd3336f0, L_0000024bbd2c27d0, C4<0>, C4<0>;
L_0000024bbd3c1eb0 .functor PMOS 1, L_0000024bbd3336f0, RS_0000024bbd0d92c8, C4<0>, C4<0>;
L_0000024bbd333b50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c23f0 .functor NMOS 1, L_0000024bbd333b50, RS_0000024bbd0d92c8, C4<0>, C4<0>;
L_0000024bbd3c2460 .functor NMOS 1, L_0000024bbd3c23f0, L_0000024bbd2c27d0, C4<0>, C4<0>;
v0000024bbd179a80_0 .net "a", 0 0, L_0000024bbd2c27d0;  alias, 1 drivers
v0000024bbd179580_0 .net8 "b", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd17a7a0_0 .net8 "gnd", 0 0, L_0000024bbd333b50;  1 drivers, strength-aware
v0000024bbd179760_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c23f0;  1 drivers, strength-aware
v0000024bbd179260_0 .net8 "out", 0 0, RS_0000024bbd0db488;  alias, 3 drivers, strength-aware
v0000024bbd17a980_0 .net8 "pwr", 0 0, L_0000024bbd3336f0;  1 drivers, strength-aware
S_0000024bbd192830 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd190c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd333920 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1ac0 .functor PMOS 1, L_0000024bbd333920, RS_0000024bbd0db488, C4<0>, C4<0>;
L_0000024bbd332650 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1350 .functor NMOS 1, L_0000024bbd332650, RS_0000024bbd0db488, C4<0>, C4<0>;
v0000024bbd179940_0 .net8 "a", 0 0, RS_0000024bbd0db488;  alias, 3 drivers, strength-aware
v0000024bbd17aa20_0 .net8 "gnd", 0 0, L_0000024bbd332650;  1 drivers, strength-aware
v0000024bbd1796c0_0 .net8 "out", 0 0, RS_0000024bbd0db5a8;  alias, 2 drivers, strength-aware
v0000024bbd17ad40_0 .net8 "pwr", 0 0, L_0000024bbd333920;  1 drivers, strength-aware
S_0000024bbd190da0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd190760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17a700_0 .net8 "a", 0 0, RS_0000024bbd0db5a8;  alias, 2 drivers, strength-aware
v0000024bbd17b060_0 .net "b", 0 0, L_0000024bbd2c2d70;  alias, 1 drivers
RS_0000024bbd0db788 .resolv tri, L_0000024bbd3c1f20, L_0000024bbd3c1580, L_0000024bbd3c0ef0;
v0000024bbd17b100_0 .net8 "nand_out", 0 0, RS_0000024bbd0db788;  3 drivers, strength-aware
v0000024bbd17aca0_0 .net8 "out", 0 0, RS_0000024bbd0db8a8;  alias, 2 drivers, strength-aware
S_0000024bbd18f310 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd190da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3321f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1f20 .functor PMOS 1, L_0000024bbd3321f0, RS_0000024bbd0db5a8, C4<0>, C4<0>;
L_0000024bbd3c1580 .functor PMOS 1, L_0000024bbd3321f0, L_0000024bbd2c2d70, C4<0>, C4<0>;
L_0000024bbd332b20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c13c0 .functor NMOS 1, L_0000024bbd332b20, L_0000024bbd2c2d70, C4<0>, C4<0>;
L_0000024bbd3c0ef0 .functor NMOS 1, L_0000024bbd3c13c0, RS_0000024bbd0db5a8, C4<0>, C4<0>;
v0000024bbd179800_0 .net8 "a", 0 0, RS_0000024bbd0db5a8;  alias, 2 drivers, strength-aware
v0000024bbd179b20_0 .net "b", 0 0, L_0000024bbd2c2d70;  alias, 1 drivers
v0000024bbd179300_0 .net8 "gnd", 0 0, L_0000024bbd332b20;  1 drivers, strength-aware
v0000024bbd179e40_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c13c0;  1 drivers, strength-aware
v0000024bbd179f80_0 .net8 "out", 0 0, RS_0000024bbd0db788;  alias, 3 drivers, strength-aware
v0000024bbd179ee0_0 .net8 "pwr", 0 0, L_0000024bbd3321f0;  1 drivers, strength-aware
S_0000024bbd192b50 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd190da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd332570 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1f90 .functor PMOS 1, L_0000024bbd332570, RS_0000024bbd0db788, C4<0>, C4<0>;
L_0000024bbd332c00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1ba0 .functor NMOS 1, L_0000024bbd332c00, RS_0000024bbd0db788, C4<0>, C4<0>;
v0000024bbd17a2a0_0 .net8 "a", 0 0, RS_0000024bbd0db788;  alias, 3 drivers, strength-aware
v0000024bbd178e00_0 .net8 "gnd", 0 0, L_0000024bbd332c00;  1 drivers, strength-aware
v0000024bbd17ab60_0 .net8 "out", 0 0, RS_0000024bbd0db8a8;  alias, 2 drivers, strength-aware
v0000024bbd179bc0_0 .net8 "pwr", 0 0, L_0000024bbd332570;  1 drivers, strength-aware
S_0000024bbd190f30 .scope module, "and3bit7" "and_3bit" 3 210, 3 123 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd17cf00_0 .net "a", 0 0, L_0000024bbd2c2550;  1 drivers
v0000024bbd17d540_0 .net "b", 0 0, L_0000024bbd2c18d0;  1 drivers
v0000024bbd17bc40_0 .net8 "c", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0dbc98 .resolv tri, L_0000024bbd3c1a50, L_0000024bbd3c2540;
v0000024bbd17c640_0 .net8 "connect", 0 0, RS_0000024bbd0dbc98;  2 drivers, strength-aware
v0000024bbd17c3c0_0 .net8 "res", 0 0, RS_0000024bbd0dbf68;  alias, 2 drivers, strength-aware
S_0000024bbd191250 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd190f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd178c20_0 .net "a", 0 0, L_0000024bbd2c2550;  alias, 1 drivers
v0000024bbd178cc0_0 .net "b", 0 0, L_0000024bbd2c18d0;  alias, 1 drivers
RS_0000024bbd0dbb78 .resolv tri, L_0000024bbd3c0fd0, L_0000024bbd3c0f60, L_0000024bbd3c2150;
v0000024bbd178ea0_0 .net8 "nand_out", 0 0, RS_0000024bbd0dbb78;  3 drivers, strength-aware
v0000024bbd178fe0_0 .net8 "out", 0 0, RS_0000024bbd0dbc98;  alias, 2 drivers, strength-aware
S_0000024bbd18f4a0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd191250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd332730 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0fd0 .functor PMOS 1, L_0000024bbd332730, L_0000024bbd2c2550, C4<0>, C4<0>;
L_0000024bbd3c0f60 .functor PMOS 1, L_0000024bbd332730, L_0000024bbd2c18d0, C4<0>, C4<0>;
L_0000024bbd332960 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c24d0 .functor NMOS 1, L_0000024bbd332960, L_0000024bbd2c18d0, C4<0>, C4<0>;
L_0000024bbd3c2150 .functor NMOS 1, L_0000024bbd3c24d0, L_0000024bbd2c2550, C4<0>, C4<0>;
v0000024bbd179120_0 .net "a", 0 0, L_0000024bbd2c2550;  alias, 1 drivers
v0000024bbd178ae0_0 .net "b", 0 0, L_0000024bbd2c18d0;  alias, 1 drivers
v0000024bbd17ade0_0 .net8 "gnd", 0 0, L_0000024bbd332960;  1 drivers, strength-aware
v0000024bbd17ae80_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c24d0;  1 drivers, strength-aware
v0000024bbd178f40_0 .net8 "out", 0 0, RS_0000024bbd0dbb78;  alias, 3 drivers, strength-aware
v0000024bbd17a3e0_0 .net8 "pwr", 0 0, L_0000024bbd332730;  1 drivers, strength-aware
S_0000024bbd18f7c0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd191250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3335a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1a50 .functor PMOS 1, L_0000024bbd3335a0, RS_0000024bbd0dbb78, C4<0>, C4<0>;
L_0000024bbd332490 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2540 .functor NMOS 1, L_0000024bbd332490, RS_0000024bbd0dbb78, C4<0>, C4<0>;
v0000024bbd17af20_0 .net8 "a", 0 0, RS_0000024bbd0dbb78;  alias, 3 drivers, strength-aware
v0000024bbd179d00_0 .net8 "gnd", 0 0, L_0000024bbd332490;  1 drivers, strength-aware
v0000024bbd178b80_0 .net8 "out", 0 0, RS_0000024bbd0dbc98;  alias, 2 drivers, strength-aware
v0000024bbd17a480_0 .net8 "pwr", 0 0, L_0000024bbd3335a0;  1 drivers, strength-aware
S_0000024bbd18fae0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd190f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17c280_0 .net8 "a", 0 0, RS_0000024bbd0dbc98;  alias, 2 drivers, strength-aware
v0000024bbd17bba0_0 .net8 "b", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0dbe48 .resolv tri, L_0000024bbd3c2620, L_0000024bbd3c0e10, L_0000024bbd3c2850;
v0000024bbd17d2c0_0 .net8 "nand_out", 0 0, RS_0000024bbd0dbe48;  3 drivers, strength-aware
v0000024bbd17d900_0 .net8 "out", 0 0, RS_0000024bbd0dbf68;  alias, 2 drivers, strength-aware
S_0000024bbd18fc70 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd18fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd332ff0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2620 .functor PMOS 1, L_0000024bbd332ff0, RS_0000024bbd0dbc98, C4<0>, C4<0>;
L_0000024bbd3c0e10 .functor PMOS 1, L_0000024bbd332ff0, RS_0000024bbd0d95c8, C4<0>, C4<0>;
L_0000024bbd333680 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c27e0 .functor NMOS 1, L_0000024bbd333680, RS_0000024bbd0d95c8, C4<0>, C4<0>;
L_0000024bbd3c2850 .functor NMOS 1, L_0000024bbd3c27e0, RS_0000024bbd0dbc98, C4<0>, C4<0>;
v0000024bbd179080_0 .net8 "a", 0 0, RS_0000024bbd0dbc98;  alias, 2 drivers, strength-aware
v0000024bbd1791c0_0 .net8 "b", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
v0000024bbd17c960_0 .net8 "gnd", 0 0, L_0000024bbd333680;  1 drivers, strength-aware
v0000024bbd17cfa0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c27e0;  1 drivers, strength-aware
v0000024bbd17c500_0 .net8 "out", 0 0, RS_0000024bbd0dbe48;  alias, 3 drivers, strength-aware
v0000024bbd17b1a0_0 .net8 "pwr", 0 0, L_0000024bbd332ff0;  1 drivers, strength-aware
S_0000024bbd1902b0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd18fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd332ce0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c28c0 .functor PMOS 1, L_0000024bbd332ce0, RS_0000024bbd0dbe48, C4<0>, C4<0>;
L_0000024bbd333760 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1900 .functor NMOS 1, L_0000024bbd333760, RS_0000024bbd0dbe48, C4<0>, C4<0>;
v0000024bbd17d400_0 .net8 "a", 0 0, RS_0000024bbd0dbe48;  alias, 3 drivers, strength-aware
v0000024bbd17d4a0_0 .net8 "gnd", 0 0, L_0000024bbd333760;  1 drivers, strength-aware
v0000024bbd17c320_0 .net8 "out", 0 0, RS_0000024bbd0dbf68;  alias, 2 drivers, strength-aware
v0000024bbd17d860_0 .net8 "pwr", 0 0, L_0000024bbd332ce0;  1 drivers, strength-aware
S_0000024bbd1977e0 .scope module, "and_gate1" "and_gate" 3 176, 3 29 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17c140_0 .net8 "a", 0 0, RS_0000024bbd0d9778;  alias, 2 drivers, strength-aware
v0000024bbd17cbe0_0 .net "b", 0 0, L_0000024bbd2c1d30;  alias, 1 drivers
RS_0000024bbd0dc208 .resolv tri, L_0000024bbd3bfb40, L_0000024bbd3c0be0, L_0000024bbd3c0c50;
v0000024bbd17bd80_0 .net8 "nand_out", 0 0, RS_0000024bbd0dc208;  3 drivers, strength-aware
v0000024bbd17b240_0 .net8 "out", 0 0, RS_0000024bbd0dc328;  alias, 2 drivers, strength-aware
S_0000024bbd199400 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1977e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31f490 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bfb40 .functor PMOS 1, L_0000024bbd31f490, RS_0000024bbd0d9778, C4<0>, C4<0>;
L_0000024bbd3c0be0 .functor PMOS 1, L_0000024bbd31f490, L_0000024bbd2c1d30, C4<0>, C4<0>;
L_0000024bbd31f500 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf9f0 .functor NMOS 1, L_0000024bbd31f500, L_0000024bbd2c1d30, C4<0>, C4<0>;
L_0000024bbd3c0c50 .functor NMOS 1, L_0000024bbd3bf9f0, RS_0000024bbd0d9778, C4<0>, C4<0>;
v0000024bbd17bb00_0 .net8 "a", 0 0, RS_0000024bbd0d9778;  alias, 2 drivers, strength-aware
v0000024bbd17c6e0_0 .net "b", 0 0, L_0000024bbd2c1d30;  alias, 1 drivers
v0000024bbd17c1e0_0 .net8 "gnd", 0 0, L_0000024bbd31f500;  1 drivers, strength-aware
v0000024bbd17c460_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bf9f0;  1 drivers, strength-aware
v0000024bbd17c5a0_0 .net8 "out", 0 0, RS_0000024bbd0dc208;  alias, 3 drivers, strength-aware
v0000024bbd17ca00_0 .net8 "pwr", 0 0, L_0000024bbd31f490;  1 drivers, strength-aware
S_0000024bbd196b60 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1977e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31fe30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c07f0 .functor PMOS 1, L_0000024bbd31fe30, RS_0000024bbd0dc208, C4<0>, C4<0>;
L_0000024bbd31f2d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf8a0 .functor NMOS 1, L_0000024bbd31f2d0, RS_0000024bbd0dc208, C4<0>, C4<0>;
v0000024bbd17c0a0_0 .net8 "a", 0 0, RS_0000024bbd0dc208;  alias, 3 drivers, strength-aware
v0000024bbd17d0e0_0 .net8 "gnd", 0 0, L_0000024bbd31f2d0;  1 drivers, strength-aware
v0000024bbd17caa0_0 .net8 "out", 0 0, RS_0000024bbd0dc328;  alias, 2 drivers, strength-aware
v0000024bbd17ce60_0 .net8 "pwr", 0 0, L_0000024bbd31fe30;  1 drivers, strength-aware
S_0000024bbd193320 .scope module, "and_gate2" "and_gate" 3 182, 3 29 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17d220_0 .net8 "a", 0 0, RS_0000024bbd0d9e08;  alias, 2 drivers, strength-aware
v0000024bbd17d360_0 .net "b", 0 0, L_0000024bbd2c20f0;  alias, 1 drivers
RS_0000024bbd0dc508 .resolv tri, L_0000024bbd3bffa0, L_0000024bbd3c0940, L_0000024bbd3bf600;
v0000024bbd17b380_0 .net8 "nand_out", 0 0, RS_0000024bbd0dc508;  3 drivers, strength-aware
v0000024bbd17cc80_0 .net8 "out", 0 0, RS_0000024bbd0dc628;  alias, 2 drivers, strength-aware
S_0000024bbd193960 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd193320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31fce0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bffa0 .functor PMOS 1, L_0000024bbd31fce0, RS_0000024bbd0d9e08, C4<0>, C4<0>;
L_0000024bbd3c0940 .functor PMOS 1, L_0000024bbd31fce0, L_0000024bbd2c20f0, C4<0>, C4<0>;
L_0000024bbd31fa40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0010 .functor NMOS 1, L_0000024bbd31fa40, L_0000024bbd2c20f0, C4<0>, C4<0>;
L_0000024bbd3bf600 .functor NMOS 1, L_0000024bbd3c0010, RS_0000024bbd0d9e08, C4<0>, C4<0>;
v0000024bbd17c780_0 .net8 "a", 0 0, RS_0000024bbd0d9e08;  alias, 2 drivers, strength-aware
v0000024bbd17c820_0 .net "b", 0 0, L_0000024bbd2c20f0;  alias, 1 drivers
v0000024bbd17c8c0_0 .net8 "gnd", 0 0, L_0000024bbd31fa40;  1 drivers, strength-aware
v0000024bbd17d040_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c0010;  1 drivers, strength-aware
v0000024bbd17d180_0 .net8 "out", 0 0, RS_0000024bbd0dc508;  alias, 3 drivers, strength-aware
v0000024bbd17cd20_0 .net8 "pwr", 0 0, L_0000024bbd31fce0;  1 drivers, strength-aware
S_0000024bbd193c80 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd193320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31ff10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0cc0 .functor PMOS 1, L_0000024bbd31ff10, RS_0000024bbd0dc508, C4<0>, C4<0>;
L_0000024bbd31fab0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf130 .functor NMOS 1, L_0000024bbd31fab0, RS_0000024bbd0dc508, C4<0>, C4<0>;
v0000024bbd17cb40_0 .net8 "a", 0 0, RS_0000024bbd0dc508;  alias, 3 drivers, strength-aware
v0000024bbd17bce0_0 .net8 "gnd", 0 0, L_0000024bbd31fab0;  1 drivers, strength-aware
v0000024bbd17cdc0_0 .net8 "out", 0 0, RS_0000024bbd0dc628;  alias, 2 drivers, strength-aware
v0000024bbd17b2e0_0 .net8 "pwr", 0 0, L_0000024bbd31ff10;  1 drivers, strength-aware
S_0000024bbd194f40 .scope module, "and_gate3" "and_gate" 3 188, 3 29 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17b7e0_0 .net8 "a", 0 0, RS_0000024bbd0da498;  alias, 2 drivers, strength-aware
v0000024bbd17b880_0 .net "b", 0 0, L_0000024bbd2c16f0;  alias, 1 drivers
RS_0000024bbd0dc808 .resolv tri, L_0000024bbd3c09b0, L_0000024bbd3bf830, L_0000024bbd3c0470;
v0000024bbd17b920_0 .net8 "nand_out", 0 0, RS_0000024bbd0dc808;  3 drivers, strength-aware
v0000024bbd17b9c0_0 .net8 "out", 0 0, RS_0000024bbd0dc928;  alias, 2 drivers, strength-aware
S_0000024bbd1971a0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd194f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd333450 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c09b0 .functor PMOS 1, L_0000024bbd333450, RS_0000024bbd0da498, C4<0>, C4<0>;
L_0000024bbd3bf830 .functor PMOS 1, L_0000024bbd333450, L_0000024bbd2c16f0, C4<0>, C4<0>;
L_0000024bbd333220 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf360 .functor NMOS 1, L_0000024bbd333220, L_0000024bbd2c16f0, C4<0>, C4<0>;
L_0000024bbd3c0470 .functor NMOS 1, L_0000024bbd3bf360, RS_0000024bbd0da498, C4<0>, C4<0>;
v0000024bbd17d5e0_0 .net8 "a", 0 0, RS_0000024bbd0da498;  alias, 2 drivers, strength-aware
v0000024bbd17d680_0 .net "b", 0 0, L_0000024bbd2c16f0;  alias, 1 drivers
v0000024bbd17d720_0 .net8 "gnd", 0 0, L_0000024bbd333220;  1 drivers, strength-aware
v0000024bbd17b4c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bf360;  1 drivers, strength-aware
v0000024bbd17d7c0_0 .net8 "out", 0 0, RS_0000024bbd0dc808;  alias, 3 drivers, strength-aware
v0000024bbd17b420_0 .net8 "pwr", 0 0, L_0000024bbd333450;  1 drivers, strength-aware
S_0000024bbd198aa0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd194f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd332110 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf440 .functor PMOS 1, L_0000024bbd332110, RS_0000024bbd0dc808, C4<0>, C4<0>;
L_0000024bbd332260 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0240 .functor NMOS 1, L_0000024bbd332260, RS_0000024bbd0dc808, C4<0>, C4<0>;
v0000024bbd17b560_0 .net8 "a", 0 0, RS_0000024bbd0dc808;  alias, 3 drivers, strength-aware
v0000024bbd17b600_0 .net8 "gnd", 0 0, L_0000024bbd332260;  1 drivers, strength-aware
v0000024bbd17b6a0_0 .net8 "out", 0 0, RS_0000024bbd0dc928;  alias, 2 drivers, strength-aware
v0000024bbd17b740_0 .net8 "pwr", 0 0, L_0000024bbd332110;  1 drivers, strength-aware
S_0000024bbd197c90 .scope module, "and_gate4" "and_gate" 3 194, 3 29 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17ee40_0 .net8 "a", 0 0, RS_0000024bbd0dab58;  alias, 2 drivers, strength-aware
v0000024bbd17dc20_0 .net "b", 0 0, L_0000024bbd2c1bf0;  alias, 1 drivers
RS_0000024bbd0dcb08 .resolv tri, L_0000024bbd3c0400, L_0000024bbd3c04e0, L_0000024bbd3c1e40;
v0000024bbd17db80_0 .net8 "nand_out", 0 0, RS_0000024bbd0dcb08;  3 drivers, strength-aware
v0000024bbd17dae0_0 .net8 "out", 0 0, RS_0000024bbd0dcc28;  alias, 2 drivers, strength-aware
S_0000024bbd195260 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd197c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd332500 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c0400 .functor PMOS 1, L_0000024bbd332500, RS_0000024bbd0dab58, C4<0>, C4<0>;
L_0000024bbd3c04e0 .functor PMOS 1, L_0000024bbd332500, L_0000024bbd2c1bf0, C4<0>, C4<0>;
L_0000024bbd3323b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1740 .functor NMOS 1, L_0000024bbd3323b0, L_0000024bbd2c1bf0, C4<0>, C4<0>;
L_0000024bbd3c1e40 .functor NMOS 1, L_0000024bbd3c1740, RS_0000024bbd0dab58, C4<0>, C4<0>;
v0000024bbd17ba60_0 .net8 "a", 0 0, RS_0000024bbd0dab58;  alias, 2 drivers, strength-aware
v0000024bbd17be20_0 .net "b", 0 0, L_0000024bbd2c1bf0;  alias, 1 drivers
v0000024bbd17bec0_0 .net8 "gnd", 0 0, L_0000024bbd3323b0;  1 drivers, strength-aware
v0000024bbd17bf60_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c1740;  1 drivers, strength-aware
v0000024bbd17c000_0 .net8 "out", 0 0, RS_0000024bbd0dcb08;  alias, 3 drivers, strength-aware
v0000024bbd17eda0_0 .net8 "pwr", 0 0, L_0000024bbd332500;  1 drivers, strength-aware
S_0000024bbd197970 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd197c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3331b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2000 .functor PMOS 1, L_0000024bbd3331b0, RS_0000024bbd0dcb08, C4<0>, C4<0>;
L_0000024bbd332810 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2690 .functor NMOS 1, L_0000024bbd332810, RS_0000024bbd0dcb08, C4<0>, C4<0>;
v0000024bbd17f7a0_0 .net8 "a", 0 0, RS_0000024bbd0dcb08;  alias, 3 drivers, strength-aware
v0000024bbd17da40_0 .net8 "gnd", 0 0, L_0000024bbd332810;  1 drivers, strength-aware
v0000024bbd17f020_0 .net8 "out", 0 0, RS_0000024bbd0dcc28;  alias, 2 drivers, strength-aware
v0000024bbd17f0c0_0 .net8 "pwr", 0 0, L_0000024bbd3331b0;  1 drivers, strength-aware
S_0000024bbd197b00 .scope module, "and_gate5" "and_gate" 3 200, 3 29 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17fac0_0 .net8 "a", 0 0, RS_0000024bbd0db1e8;  alias, 2 drivers, strength-aware
v0000024bbd17e6c0_0 .net "b", 0 0, L_0000024bbd2c33b0;  alias, 1 drivers
RS_0000024bbd0dce08 .resolv tri, L_0000024bbd3c21c0, L_0000024bbd3c2310, L_0000024bbd3c1270;
v0000024bbd17f160_0 .net8 "nand_out", 0 0, RS_0000024bbd0dce08;  3 drivers, strength-aware
v0000024bbd17f2a0_0 .net8 "out", 0 0, RS_0000024bbd0dcf28;  alias, 2 drivers, strength-aware
S_0000024bbd196cf0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd197b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd332880 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c21c0 .functor PMOS 1, L_0000024bbd332880, RS_0000024bbd0db1e8, C4<0>, C4<0>;
L_0000024bbd3c2310 .functor PMOS 1, L_0000024bbd332880, L_0000024bbd2c33b0, C4<0>, C4<0>;
L_0000024bbd333300 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1890 .functor NMOS 1, L_0000024bbd333300, L_0000024bbd2c33b0, C4<0>, C4<0>;
L_0000024bbd3c1270 .functor NMOS 1, L_0000024bbd3c1890, RS_0000024bbd0db1e8, C4<0>, C4<0>;
v0000024bbd17ff20_0 .net8 "a", 0 0, RS_0000024bbd0db1e8;  alias, 2 drivers, strength-aware
v0000024bbd17dcc0_0 .net "b", 0 0, L_0000024bbd2c33b0;  alias, 1 drivers
v0000024bbd17f700_0 .net8 "gnd", 0 0, L_0000024bbd333300;  1 drivers, strength-aware
v0000024bbd17fc00_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c1890;  1 drivers, strength-aware
v0000024bbd17f980_0 .net8 "out", 0 0, RS_0000024bbd0dce08;  alias, 3 drivers, strength-aware
v0000024bbd17f200_0 .net8 "pwr", 0 0, L_0000024bbd332880;  1 drivers, strength-aware
S_0000024bbd194130 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd197b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3328f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2380 .functor PMOS 1, L_0000024bbd3328f0, RS_0000024bbd0dce08, C4<0>, C4<0>;
L_0000024bbd3325e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1c10 .functor NMOS 1, L_0000024bbd3325e0, RS_0000024bbd0dce08, C4<0>, C4<0>;
v0000024bbd17dfe0_0 .net8 "a", 0 0, RS_0000024bbd0dce08;  alias, 3 drivers, strength-aware
v0000024bbd17e580_0 .net8 "gnd", 0 0, L_0000024bbd3325e0;  1 drivers, strength-aware
v0000024bbd17dd60_0 .net8 "out", 0 0, RS_0000024bbd0dcf28;  alias, 2 drivers, strength-aware
v0000024bbd17e620_0 .net8 "pwr", 0 0, L_0000024bbd3328f0;  1 drivers, strength-aware
S_0000024bbd198f50 .scope module, "and_gate6" "and_gate" 3 206, 3 29 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17ea80_0 .net8 "a", 0 0, RS_0000024bbd0db8a8;  alias, 2 drivers, strength-aware
v0000024bbd17f3e0_0 .net "b", 0 0, L_0000024bbd2c1970;  alias, 1 drivers
RS_0000024bbd0dd108 .resolv tri, L_0000024bbd3c12e0, L_0000024bbd3c2770, L_0000024bbd3c15f0;
v0000024bbd17f480_0 .net8 "nand_out", 0 0, RS_0000024bbd0dd108;  3 drivers, strength-aware
v0000024bbd17f520_0 .net8 "out", 0 0, RS_0000024bbd0dd228;  alias, 2 drivers, strength-aware
S_0000024bbd195710 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd198f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd333840 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c12e0 .functor PMOS 1, L_0000024bbd333840, RS_0000024bbd0db8a8, C4<0>, C4<0>;
L_0000024bbd3c2770 .functor PMOS 1, L_0000024bbd333840, L_0000024bbd2c1970, C4<0>, C4<0>;
L_0000024bbd333290 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1510 .functor NMOS 1, L_0000024bbd333290, L_0000024bbd2c1970, C4<0>, C4<0>;
L_0000024bbd3c15f0 .functor NMOS 1, L_0000024bbd3c1510, RS_0000024bbd0db8a8, C4<0>, C4<0>;
v0000024bbd17e760_0 .net8 "a", 0 0, RS_0000024bbd0db8a8;  alias, 2 drivers, strength-aware
v0000024bbd17e800_0 .net "b", 0 0, L_0000024bbd2c1970;  alias, 1 drivers
v0000024bbd17f340_0 .net8 "gnd", 0 0, L_0000024bbd333290;  1 drivers, strength-aware
v0000024bbd17f840_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c1510;  1 drivers, strength-aware
v0000024bbd17ed00_0 .net8 "out", 0 0, RS_0000024bbd0dd108;  alias, 3 drivers, strength-aware
v0000024bbd17d9a0_0 .net8 "pwr", 0 0, L_0000024bbd333840;  1 drivers, strength-aware
S_0000024bbd198140 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd198f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3337d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1660 .functor PMOS 1, L_0000024bbd3337d0, RS_0000024bbd0dd108, C4<0>, C4<0>;
L_0000024bbd333370 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c20e0 .functor NMOS 1, L_0000024bbd333370, RS_0000024bbd0dd108, C4<0>, C4<0>;
v0000024bbd17fca0_0 .net8 "a", 0 0, RS_0000024bbd0dd108;  alias, 3 drivers, strength-aware
v0000024bbd17fd40_0 .net8 "gnd", 0 0, L_0000024bbd333370;  1 drivers, strength-aware
v0000024bbd17eb20_0 .net8 "out", 0 0, RS_0000024bbd0dd228;  alias, 2 drivers, strength-aware
v0000024bbd180060_0 .net8 "pwr", 0 0, L_0000024bbd3337d0;  1 drivers, strength-aware
S_0000024bbd1982d0 .scope module, "and_gate7" "and_gate" 3 212, 3 29 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd17dea0_0 .net8 "a", 0 0, RS_0000024bbd0dbf68;  alias, 2 drivers, strength-aware
v0000024bbd17ffc0_0 .net "b", 0 0, L_0000024bbd2c11f0;  alias, 1 drivers
RS_0000024bbd0dd408 .resolv tri, L_0000024bbd3c1820, L_0000024bbd3c1190, L_0000024bbd3c0da0;
v0000024bbd17df40_0 .net8 "nand_out", 0 0, RS_0000024bbd0dd408;  3 drivers, strength-aware
v0000024bbd180100_0 .net8 "out", 0 0, RS_0000024bbd0dd528;  alias, 2 drivers, strength-aware
S_0000024bbd194c20 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1982d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd332420 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1820 .functor PMOS 1, L_0000024bbd332420, RS_0000024bbd0dbf68, C4<0>, C4<0>;
L_0000024bbd3c1190 .functor PMOS 1, L_0000024bbd332420, L_0000024bbd2c11f0, C4<0>, C4<0>;
L_0000024bbd3338b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1b30 .functor NMOS 1, L_0000024bbd3338b0, L_0000024bbd2c11f0, C4<0>, C4<0>;
L_0000024bbd3c0da0 .functor NMOS 1, L_0000024bbd3c1b30, RS_0000024bbd0dbf68, C4<0>, C4<0>;
v0000024bbd17f5c0_0 .net8 "a", 0 0, RS_0000024bbd0dbf68;  alias, 2 drivers, strength-aware
v0000024bbd17de00_0 .net "b", 0 0, L_0000024bbd2c11f0;  alias, 1 drivers
v0000024bbd17eee0_0 .net8 "gnd", 0 0, L_0000024bbd3338b0;  1 drivers, strength-aware
v0000024bbd17f660_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c1b30;  1 drivers, strength-aware
v0000024bbd17f8e0_0 .net8 "out", 0 0, RS_0000024bbd0dd408;  alias, 3 drivers, strength-aware
v0000024bbd17fa20_0 .net8 "pwr", 0 0, L_0000024bbd332420;  1 drivers, strength-aware
S_0000024bbd1953f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1982d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3333e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1040 .functor PMOS 1, L_0000024bbd3333e0, RS_0000024bbd0dd408, C4<0>, C4<0>;
L_0000024bbd3326c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c10b0 .functor NMOS 1, L_0000024bbd3326c0, RS_0000024bbd0dd408, C4<0>, C4<0>;
v0000024bbd17fb60_0 .net8 "a", 0 0, RS_0000024bbd0dd408;  alias, 3 drivers, strength-aware
v0000024bbd17fde0_0 .net8 "gnd", 0 0, L_0000024bbd3326c0;  1 drivers, strength-aware
v0000024bbd17e8a0_0 .net8 "out", 0 0, RS_0000024bbd0dd528;  alias, 2 drivers, strength-aware
v0000024bbd17fe80_0 .net8 "pwr", 0 0, L_0000024bbd3333e0;  1 drivers, strength-aware
S_0000024bbd194a90 .scope module, "not_gate1" "not_gate" 3 168, 3 1 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31f030 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bee90 .functor PMOS 1, L_0000024bbd31f030, L_0000024bbd2c2f50, C4<0>, C4<0>;
L_0000024bbd31d890 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be720 .functor NMOS 1, L_0000024bbd31d890, L_0000024bbd2c2f50, C4<0>, C4<0>;
v0000024bbd17e080_0 .net "a", 0 0, L_0000024bbd2c2f50;  1 drivers
v0000024bbd17e3a0_0 .net8 "gnd", 0 0, L_0000024bbd31d890;  1 drivers, strength-aware
v0000024bbd17e120_0 .net8 "out", 0 0, RS_0000024bbd0d9298;  alias, 2 drivers, strength-aware
v0000024bbd17ef80_0 .net8 "pwr", 0 0, L_0000024bbd31f030;  1 drivers, strength-aware
S_0000024bbd197010 .scope module, "not_gate2" "not_gate" 3 169, 3 1 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31f180 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd990 .functor PMOS 1, L_0000024bbd31f180, L_0000024bbd2c2730, C4<0>, C4<0>;
L_0000024bbd31f0a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be2c0 .functor NMOS 1, L_0000024bbd31f0a0, L_0000024bbd2c2730, C4<0>, C4<0>;
v0000024bbd17e940_0 .net "a", 0 0, L_0000024bbd2c2730;  1 drivers
v0000024bbd17e1c0_0 .net8 "gnd", 0 0, L_0000024bbd31f0a0;  1 drivers, strength-aware
v0000024bbd17e4e0_0 .net8 "out", 0 0, RS_0000024bbd0d92c8;  alias, 2 drivers, strength-aware
v0000024bbd17e260_0 .net8 "pwr", 0 0, L_0000024bbd31f180;  1 drivers, strength-aware
S_0000024bbd193190 .scope module, "not_gate3" "not_gate" 3 170, 3 1 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31fd50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be790 .functor PMOS 1, L_0000024bbd31fd50, L_0000024bbd2c1150, C4<0>, C4<0>;
L_0000024bbd31fc00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3beaa0 .functor NMOS 1, L_0000024bbd31fc00, L_0000024bbd2c1150, C4<0>, C4<0>;
v0000024bbd17e300_0 .net "a", 0 0, L_0000024bbd2c1150;  1 drivers
v0000024bbd17e440_0 .net8 "gnd", 0 0, L_0000024bbd31fc00;  1 drivers, strength-aware
v0000024bbd17e9e0_0 .net8 "out", 0 0, RS_0000024bbd0d95c8;  alias, 2 drivers, strength-aware
v0000024bbd17ebc0_0 .net8 "pwr", 0 0, L_0000024bbd31fd50;  1 drivers, strength-aware
S_0000024bbd195bc0 .scope module, "or_gate1" "or_gate" 3 218, 3 54 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd180740_0 .net8 "a", 0 0, RS_0000024bbd0dc328;  alias, 2 drivers, strength-aware
v0000024bbd1825e0_0 .net8 "b", 0 0, RS_0000024bbd0dc628;  alias, 2 drivers, strength-aware
RS_0000024bbd0dd978 .resolv tri, L_0000024bbd3c1430, L_0000024bbd3c1120, L_0000024bbd3c1970;
v0000024bbd181a00_0 .net8 "nor_out", 0 0, RS_0000024bbd0dd978;  3 drivers, strength-aware
v0000024bbd1818c0_0 .net8 "out", 0 0, RS_0000024bbd0ddac8;  alias, 2 drivers, strength-aware
S_0000024bbd197e20 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd195bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3334c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c16d0 .functor PMOS 1, L_0000024bbd3334c0, RS_0000024bbd0dc328, C4<0>, C4<0>;
L_0000024bbd3c1430 .functor PMOS 1, L_0000024bbd3c16d0, RS_0000024bbd0dc628, C4<0>, C4<0>;
L_0000024bbd332d50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c1120 .functor NMOS 1, L_0000024bbd332d50, RS_0000024bbd0dc328, C4<0>, C4<0>;
L_0000024bbd3c1970 .functor NMOS 1, L_0000024bbd332d50, RS_0000024bbd0dc628, C4<0>, C4<0>;
v0000024bbd17ec60_0 .net8 "a", 0 0, RS_0000024bbd0dc328;  alias, 2 drivers, strength-aware
v0000024bbd182040_0 .net8 "b", 0 0, RS_0000024bbd0dc628;  alias, 2 drivers, strength-aware
v0000024bbd180d80_0 .net8 "gnd", 0 0, L_0000024bbd332d50;  1 drivers, strength-aware
v0000024bbd181820_0 .net8 "out", 0 0, RS_0000024bbd0dd978;  alias, 3 drivers, strength-aware
v0000024bbd181d20_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c16d0;  1 drivers, strength-aware
v0000024bbd1810a0_0 .net8 "pwr", 0 0, L_0000024bbd3334c0;  1 drivers, strength-aware
S_0000024bbd194db0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd195bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd332dc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c19e0 .functor PMOS 1, L_0000024bbd332dc0, RS_0000024bbd0dd978, C4<0>, C4<0>;
L_0000024bbd333530 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2a80 .functor NMOS 1, L_0000024bbd333530, RS_0000024bbd0dd978, C4<0>, C4<0>;
v0000024bbd181f00_0 .net8 "a", 0 0, RS_0000024bbd0dd978;  alias, 3 drivers, strength-aware
v0000024bbd180920_0 .net8 "gnd", 0 0, L_0000024bbd333530;  1 drivers, strength-aware
v0000024bbd182860_0 .net8 "out", 0 0, RS_0000024bbd0ddac8;  alias, 2 drivers, strength-aware
v0000024bbd1820e0_0 .net8 "pwr", 0 0, L_0000024bbd332dc0;  1 drivers, strength-aware
S_0000024bbd1985f0 .scope module, "or_gate2" "or_gate" 3 219, 3 54 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd182220_0 .net8 "a", 0 0, RS_0000024bbd0ddac8;  alias, 2 drivers, strength-aware
v0000024bbd181500_0 .net8 "b", 0 0, RS_0000024bbd0dc928;  alias, 2 drivers, strength-aware
RS_0000024bbd0ddc48 .resolv tri, L_0000024bbd3c37a0, L_0000024bbd3c38f0, L_0000024bbd3c3ea0;
v0000024bbd181780_0 .net8 "nor_out", 0 0, RS_0000024bbd0ddc48;  3 drivers, strength-aware
v0000024bbd180600_0 .net8 "out", 0 0, RS_0000024bbd0ddd98;  alias, 2 drivers, strength-aware
S_0000024bbd1950d0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1985f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd332e30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2b60 .functor PMOS 1, L_0000024bbd332e30, RS_0000024bbd0ddac8, C4<0>, C4<0>;
L_0000024bbd3c37a0 .functor PMOS 1, L_0000024bbd3c2b60, RS_0000024bbd0dc928, C4<0>, C4<0>;
L_0000024bbd333990 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c38f0 .functor NMOS 1, L_0000024bbd333990, RS_0000024bbd0ddac8, C4<0>, C4<0>;
L_0000024bbd3c3ea0 .functor NMOS 1, L_0000024bbd333990, RS_0000024bbd0dc928, C4<0>, C4<0>;
v0000024bbd1807e0_0 .net8 "a", 0 0, RS_0000024bbd0ddac8;  alias, 2 drivers, strength-aware
v0000024bbd182180_0 .net8 "b", 0 0, RS_0000024bbd0dc928;  alias, 2 drivers, strength-aware
v0000024bbd181fa0_0 .net8 "gnd", 0 0, L_0000024bbd333990;  1 drivers, strength-aware
v0000024bbd1824a0_0 .net8 "out", 0 0, RS_0000024bbd0ddc48;  alias, 3 drivers, strength-aware
v0000024bbd1815a0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c2b60;  1 drivers, strength-aware
v0000024bbd181640_0 .net8 "pwr", 0 0, L_0000024bbd332e30;  1 drivers, strength-aware
S_0000024bbd198c30 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1985f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd332f80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4370 .functor PMOS 1, L_0000024bbd332f80, RS_0000024bbd0ddc48, C4<0>, C4<0>;
L_0000024bbd332ea0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3110 .functor NMOS 1, L_0000024bbd332ea0, RS_0000024bbd0ddc48, C4<0>, C4<0>;
v0000024bbd181960_0 .net8 "a", 0 0, RS_0000024bbd0ddc48;  alias, 3 drivers, strength-aware
v0000024bbd1816e0_0 .net8 "gnd", 0 0, L_0000024bbd332ea0;  1 drivers, strength-aware
v0000024bbd180e20_0 .net8 "out", 0 0, RS_0000024bbd0ddd98;  alias, 2 drivers, strength-aware
v0000024bbd181e60_0 .net8 "pwr", 0 0, L_0000024bbd332f80;  1 drivers, strength-aware
S_0000024bbd194450 .scope module, "or_gate3" "or_gate" 3 220, 3 54 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1822c0_0 .net8 "a", 0 0, RS_0000024bbd0ddd98;  alias, 2 drivers, strength-aware
v0000024bbd180880_0 .net8 "b", 0 0, RS_0000024bbd0dcc28;  alias, 2 drivers, strength-aware
RS_0000024bbd0ddf18 .resolv tri, L_0000024bbd3c2d20, L_0000024bbd3c29a0, L_0000024bbd3c33b0;
v0000024bbd182360_0 .net8 "nor_out", 0 0, RS_0000024bbd0ddf18;  3 drivers, strength-aware
v0000024bbd182400_0 .net8 "out", 0 0, RS_0000024bbd0de068;  alias, 2 drivers, strength-aware
S_0000024bbd1937d0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd194450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd333140 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2a10 .functor PMOS 1, L_0000024bbd333140, RS_0000024bbd0ddd98, C4<0>, C4<0>;
L_0000024bbd3c2d20 .functor PMOS 1, L_0000024bbd3c2a10, RS_0000024bbd0dcc28, C4<0>, C4<0>;
L_0000024bbd333a00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c29a0 .functor NMOS 1, L_0000024bbd333a00, RS_0000024bbd0ddd98, C4<0>, C4<0>;
L_0000024bbd3c33b0 .functor NMOS 1, L_0000024bbd333a00, RS_0000024bbd0dcc28, C4<0>, C4<0>;
v0000024bbd181320_0 .net8 "a", 0 0, RS_0000024bbd0ddd98;  alias, 2 drivers, strength-aware
v0000024bbd182900_0 .net8 "b", 0 0, RS_0000024bbd0dcc28;  alias, 2 drivers, strength-aware
v0000024bbd181c80_0 .net8 "gnd", 0 0, L_0000024bbd333a00;  1 drivers, strength-aware
v0000024bbd181aa0_0 .net8 "out", 0 0, RS_0000024bbd0ddf18;  alias, 3 drivers, strength-aware
v0000024bbd181b40_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c2a10;  1 drivers, strength-aware
v0000024bbd181be0_0 .net8 "pwr", 0 0, L_0000024bbd333140;  1 drivers, strength-aware
S_0000024bbd195580 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd194450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd333bc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3dc0 .functor PMOS 1, L_0000024bbd333bc0, RS_0000024bbd0ddf18, C4<0>, C4<0>;
L_0000024bbd333a70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3b90 .functor NMOS 1, L_0000024bbd333a70, RS_0000024bbd0ddf18, C4<0>, C4<0>;
v0000024bbd181dc0_0 .net8 "a", 0 0, RS_0000024bbd0ddf18;  alias, 3 drivers, strength-aware
v0000024bbd1811e0_0 .net8 "gnd", 0 0, L_0000024bbd333a70;  1 drivers, strength-aware
v0000024bbd181280_0 .net8 "out", 0 0, RS_0000024bbd0de068;  alias, 2 drivers, strength-aware
v0000024bbd1804c0_0 .net8 "pwr", 0 0, L_0000024bbd333bc0;  1 drivers, strength-aware
S_0000024bbd1990e0 .scope module, "or_gate4" "or_gate" 3 221, 3 54 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd180560_0 .net8 "a", 0 0, RS_0000024bbd0de068;  alias, 2 drivers, strength-aware
v0000024bbd1827c0_0 .net8 "b", 0 0, RS_0000024bbd0dcf28;  alias, 2 drivers, strength-aware
RS_0000024bbd0de1e8 .resolv tri, L_0000024bbd3c2af0, L_0000024bbd3c4140, L_0000024bbd3c3ff0;
v0000024bbd180380_0 .net8 "nor_out", 0 0, RS_0000024bbd0de1e8;  3 drivers, strength-aware
v0000024bbd180420_0 .net8 "out", 0 0, RS_0000024bbd0de338;  alias, 2 drivers, strength-aware
S_0000024bbd197fb0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1990e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd334f00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3f10 .functor PMOS 1, L_0000024bbd334f00, RS_0000024bbd0de068, C4<0>, C4<0>;
L_0000024bbd3c2af0 .functor PMOS 1, L_0000024bbd3c3f10, RS_0000024bbd0dcf28, C4<0>, C4<0>;
L_0000024bbd334bf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4140 .functor NMOS 1, L_0000024bbd334bf0, RS_0000024bbd0de068, C4<0>, C4<0>;
L_0000024bbd3c3ff0 .functor NMOS 1, L_0000024bbd334bf0, RS_0000024bbd0dcf28, C4<0>, C4<0>;
v0000024bbd181140_0 .net8 "a", 0 0, RS_0000024bbd0de068;  alias, 2 drivers, strength-aware
v0000024bbd182540_0 .net8 "b", 0 0, RS_0000024bbd0dcf28;  alias, 2 drivers, strength-aware
v0000024bbd180ec0_0 .net8 "gnd", 0 0, L_0000024bbd334bf0;  1 drivers, strength-aware
v0000024bbd180240_0 .net8 "out", 0 0, RS_0000024bbd0de1e8;  alias, 3 drivers, strength-aware
v0000024bbd1801a0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c3f10;  1 drivers, strength-aware
v0000024bbd182680_0 .net8 "pwr", 0 0, L_0000024bbd334f00;  1 drivers, strength-aware
S_0000024bbd193af0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1990e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd333ca0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3c00 .functor PMOS 1, L_0000024bbd333ca0, RS_0000024bbd0de1e8, C4<0>, C4<0>;
L_0000024bbd3341e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3180 .functor NMOS 1, L_0000024bbd3341e0, RS_0000024bbd0de1e8, C4<0>, C4<0>;
v0000024bbd182720_0 .net8 "a", 0 0, RS_0000024bbd0de1e8;  alias, 3 drivers, strength-aware
v0000024bbd1802e0_0 .net8 "gnd", 0 0, L_0000024bbd3341e0;  1 drivers, strength-aware
v0000024bbd180ba0_0 .net8 "out", 0 0, RS_0000024bbd0de338;  alias, 2 drivers, strength-aware
v0000024bbd1809c0_0 .net8 "pwr", 0 0, L_0000024bbd333ca0;  1 drivers, strength-aware
S_0000024bbd1958a0 .scope module, "or_gate5" "or_gate" 3 222, 3 54 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd184d40_0 .net8 "a", 0 0, RS_0000024bbd0de338;  alias, 2 drivers, strength-aware
v0000024bbd184700_0 .net8 "b", 0 0, RS_0000024bbd0dd228;  alias, 2 drivers, strength-aware
RS_0000024bbd0de4b8 .resolv tri, L_0000024bbd3c4220, L_0000024bbd3c3e30, L_0000024bbd3c36c0;
v0000024bbd182f40_0 .net8 "nor_out", 0 0, RS_0000024bbd0de4b8;  3 drivers, strength-aware
v0000024bbd184200_0 .net8 "out", 0 0, RS_0000024bbd0de608;  alias, 2 drivers, strength-aware
S_0000024bbd195a30 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1958a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd333df0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2e70 .functor PMOS 1, L_0000024bbd333df0, RS_0000024bbd0de338, C4<0>, C4<0>;
L_0000024bbd3c4220 .functor PMOS 1, L_0000024bbd3c2e70, RS_0000024bbd0dd228, C4<0>, C4<0>;
L_0000024bbd333d80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3e30 .functor NMOS 1, L_0000024bbd333d80, RS_0000024bbd0de338, C4<0>, C4<0>;
L_0000024bbd3c36c0 .functor NMOS 1, L_0000024bbd333d80, RS_0000024bbd0dd228, C4<0>, C4<0>;
v0000024bbd180f60_0 .net8 "a", 0 0, RS_0000024bbd0de338;  alias, 2 drivers, strength-aware
v0000024bbd1806a0_0 .net8 "b", 0 0, RS_0000024bbd0dd228;  alias, 2 drivers, strength-aware
v0000024bbd180a60_0 .net8 "gnd", 0 0, L_0000024bbd333d80;  1 drivers, strength-aware
v0000024bbd180b00_0 .net8 "out", 0 0, RS_0000024bbd0de4b8;  alias, 3 drivers, strength-aware
v0000024bbd180c40_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c2e70;  1 drivers, strength-aware
v0000024bbd1813c0_0 .net8 "pwr", 0 0, L_0000024bbd333df0;  1 drivers, strength-aware
S_0000024bbd198460 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1958a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334b10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c40d0 .functor PMOS 1, L_0000024bbd334b10, RS_0000024bbd0de4b8, C4<0>, C4<0>;
L_0000024bbd333e60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c31f0 .functor NMOS 1, L_0000024bbd333e60, RS_0000024bbd0de4b8, C4<0>, C4<0>;
v0000024bbd180ce0_0 .net8 "a", 0 0, RS_0000024bbd0de4b8;  alias, 3 drivers, strength-aware
v0000024bbd181000_0 .net8 "gnd", 0 0, L_0000024bbd333e60;  1 drivers, strength-aware
v0000024bbd181460_0 .net8 "out", 0 0, RS_0000024bbd0de608;  alias, 2 drivers, strength-aware
v0000024bbd182cc0_0 .net8 "pwr", 0 0, L_0000024bbd334b10;  1 drivers, strength-aware
S_0000024bbd1934b0 .scope module, "or_gate6" "or_gate" 3 223, 3 54 0, S_0000024bbd189de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd183080_0 .net8 "a", 0 0, RS_0000024bbd0de608;  alias, 2 drivers, strength-aware
v0000024bbd182fe0_0 .net8 "b", 0 0, RS_0000024bbd0dd528;  alias, 2 drivers, strength-aware
RS_0000024bbd0de788 .resolv tri, L_0000024bbd3c3730, L_0000024bbd3c3490, L_0000024bbd3c35e0;
v0000024bbd1847a0_0 .net8 "nor_out", 0 0, RS_0000024bbd0de788;  3 drivers, strength-aware
v0000024bbd182a40_0 .net8 "out", 0 0, RS_0000024bbd0de8d8;  alias, 2 drivers, strength-aware
S_0000024bbd198780 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1934b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335130 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c41b0 .functor PMOS 1, L_0000024bbd335130, RS_0000024bbd0de608, C4<0>, C4<0>;
L_0000024bbd3c3730 .functor PMOS 1, L_0000024bbd3c41b0, RS_0000024bbd0dd528, C4<0>, C4<0>;
L_0000024bbd3357c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3490 .functor NMOS 1, L_0000024bbd3357c0, RS_0000024bbd0de608, C4<0>, C4<0>;
L_0000024bbd3c35e0 .functor NMOS 1, L_0000024bbd3357c0, RS_0000024bbd0dd528, C4<0>, C4<0>;
v0000024bbd183580_0 .net8 "a", 0 0, RS_0000024bbd0de608;  alias, 2 drivers, strength-aware
v0000024bbd182ae0_0 .net8 "b", 0 0, RS_0000024bbd0dd528;  alias, 2 drivers, strength-aware
v0000024bbd183620_0 .net8 "gnd", 0 0, L_0000024bbd3357c0;  1 drivers, strength-aware
v0000024bbd1833a0_0 .net8 "out", 0 0, RS_0000024bbd0de788;  alias, 3 drivers, strength-aware
v0000024bbd184ac0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c41b0;  1 drivers, strength-aware
v0000024bbd1836c0_0 .net8 "pwr", 0 0, L_0000024bbd335130;  1 drivers, strength-aware
S_0000024bbd1969d0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1934b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334c60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3f80 .functor PMOS 1, L_0000024bbd334c60, RS_0000024bbd0de788, C4<0>, C4<0>;
L_0000024bbd333ed0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2bd0 .functor NMOS 1, L_0000024bbd333ed0, RS_0000024bbd0de788, C4<0>, C4<0>;
v0000024bbd184fc0_0 .net8 "a", 0 0, RS_0000024bbd0de788;  alias, 3 drivers, strength-aware
v0000024bbd184a20_0 .net8 "gnd", 0 0, L_0000024bbd333ed0;  1 drivers, strength-aware
v0000024bbd183300_0 .net8 "out", 0 0, RS_0000024bbd0de8d8;  alias, 2 drivers, strength-aware
v0000024bbd183760_0 .net8 "pwr", 0 0, L_0000024bbd334c60;  1 drivers, strength-aware
S_0000024bbd198910 .scope module, "multiplexor2" "multiplexor" 3 232, 3 166 0, S_0000024bbd18b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 3 "control";
    .port_info 9 /OUTPUT 1 "result";
RS_0000024bbd0e1938 .resolv tri, L_0000024bbd3c61a0, L_0000024bbd3c6a60;
v0000024bbd1b2fd0_0 .net8 "ABnC", 0 0, RS_0000024bbd0e1938;  2 drivers, strength-aware
RS_0000024bbd0e1278 .resolv tri, L_0000024bbd3c6b40, L_0000024bbd3c7550;
v0000024bbd1b23f0_0 .net8 "AnBC", 0 0, RS_0000024bbd0e1278;  2 drivers, strength-aware
RS_0000024bbd0e0bb8 .resolv tri, L_0000024bbd3c5250, L_0000024bbd3c54f0;
v0000024bbd1b4970_0 .net8 "AnBnC", 0 0, RS_0000024bbd0e0bb8;  2 drivers, strength-aware
RS_0000024bbd0e3498 .resolv tri, L_0000024bbd3c6de0, L_0000024bbd3c77f0;
v0000024bbd1b46f0_0 .net8 "a1", 0 0, RS_0000024bbd0e3498;  2 drivers, strength-aware
RS_0000024bbd0e3768 .resolv tri, L_0000024bbd3c6c20, L_0000024bbd3c7b00;
v0000024bbd1b3070_0 .net8 "a2", 0 0, RS_0000024bbd0e3768;  2 drivers, strength-aware
RS_0000024bbd0e3a38 .resolv tri, L_0000024bbd3c6130, L_0000024bbd3c6980;
v0000024bbd1b2490_0 .net8 "a3", 0 0, RS_0000024bbd0e3a38;  2 drivers, strength-aware
RS_0000024bbd0e3d08 .resolv tri, L_0000024bbd3c63d0, L_0000024bbd3c6440;
v0000024bbd1b4790_0 .net8 "a4", 0 0, RS_0000024bbd0e3d08;  2 drivers, strength-aware
RS_0000024bbd0e3fd8 .resolv tri, L_0000024bbd3c7e80, L_0000024bbd3c7ef0;
v0000024bbd1b2530_0 .net8 "a5", 0 0, RS_0000024bbd0e3fd8;  2 drivers, strength-aware
v0000024bbd1b32f0_0 .net "control", 2 0, v0000024bbd2be630_0;  alias, 1 drivers
v0000024bbd1b25d0_0 .net "d0", 0 0, L_0000024bbd2c1f10;  1 drivers
v0000024bbd1b4830_0 .net "d1", 0 0, L_0000024bbd2c3310;  1 drivers
v0000024bbd1b3570_0 .net "d2", 0 0, L_0000024bbd2c3450;  1 drivers
v0000024bbd1b2ad0_0 .net "d3", 0 0, L_0000024bbd2c2690;  1 drivers
v0000024bbd1b3610_0 .net "d4", 0 0, L_0000024bbd2c1330;  1 drivers
v0000024bbd1b2710_0 .net "d5", 0 0, L_0000024bbd2c2910;  1 drivers
v0000024bbd1b36b0_0 .net "d6", 0 0, L_0000024bbd2c1470;  1 drivers
v0000024bbd1b2990_0 .net "d7", 0 0, L_0000024bbd2c1510;  1 drivers
RS_0000024bbd0e0528 .resolv tri, L_0000024bbd3c56b0, L_0000024bbd3c4840;
v0000024bbd1b2a30_0 .net8 "nABC", 0 0, RS_0000024bbd0e0528;  2 drivers, strength-aware
RS_0000024bbd0dfe68 .resolv tri, L_0000024bbd3c4610, L_0000024bbd3c48b0;
v0000024bbd1b3750_0 .net8 "nABnC", 0 0, RS_0000024bbd0dfe68;  2 drivers, strength-aware
RS_0000024bbd0df7d8 .resolv tri, L_0000024bbd3c4ca0, L_0000024bbd3c5fe0;
v0000024bbd1b3a70_0 .net8 "nAnBC", 0 0, RS_0000024bbd0df7d8;  2 drivers, strength-aware
RS_0000024bbd0df148 .resolv tri, L_0000024bbd3c3ab0, L_0000024bbd3c3b20;
v0000024bbd1b3b10_0 .net8 "nAnBnC", 0 0, RS_0000024bbd0df148;  2 drivers, strength-aware
RS_0000024bbd0dec68 .resolv tri, L_0000024bbd3c3960, L_0000024bbd3c4060;
v0000024bbd1b3bb0_0 .net8 "notA", 0 0, RS_0000024bbd0dec68;  2 drivers, strength-aware
RS_0000024bbd0dec98 .resolv tri, L_0000024bbd3c3810, L_0000024bbd3c2f50;
v0000024bbd1b5190_0 .net8 "notB", 0 0, RS_0000024bbd0dec98;  2 drivers, strength-aware
RS_0000024bbd0def98 .resolv tri, L_0000024bbd3c4290, L_0000024bbd3c3500;
v0000024bbd1b69f0_0 .net8 "notC", 0 0, RS_0000024bbd0def98;  2 drivers, strength-aware
RS_0000024bbd0e1cf8 .resolv tri, L_0000024bbd3c30a0, L_0000024bbd3c3c70;
v0000024bbd1b5690_0 .net8 "r0", 0 0, RS_0000024bbd0e1cf8;  2 drivers, strength-aware
RS_0000024bbd0e1ff8 .resolv tri, L_0000024bbd3c52c0, L_0000024bbd3c5090;
v0000024bbd1b54b0_0 .net8 "r1", 0 0, RS_0000024bbd0e1ff8;  2 drivers, strength-aware
RS_0000024bbd0e22f8 .resolv tri, L_0000024bbd3c5d40, L_0000024bbd3c5020;
v0000024bbd1b6950_0 .net8 "r2", 0 0, RS_0000024bbd0e22f8;  2 drivers, strength-aware
RS_0000024bbd0e25f8 .resolv tri, L_0000024bbd3c5170, L_0000024bbd3c4b50;
v0000024bbd1b7030_0 .net8 "r3", 0 0, RS_0000024bbd0e25f8;  2 drivers, strength-aware
RS_0000024bbd0e28f8 .resolv tri, L_0000024bbd3c5790, L_0000024bbd3c5800;
v0000024bbd1b4ab0_0 .net8 "r4", 0 0, RS_0000024bbd0e28f8;  2 drivers, strength-aware
RS_0000024bbd0e2bf8 .resolv tri, L_0000024bbd3c7010, L_0000024bbd3c6670;
v0000024bbd1b6a90_0 .net8 "r5", 0 0, RS_0000024bbd0e2bf8;  2 drivers, strength-aware
RS_0000024bbd0e2ef8 .resolv tri, L_0000024bbd3c7780, L_0000024bbd3c7a90;
v0000024bbd1b6270_0 .net8 "r6", 0 0, RS_0000024bbd0e2ef8;  2 drivers, strength-aware
v0000024bbd1b61d0_0 .net8 "result", 0 0, RS_0000024bbd0e42a8;  2 drivers, strength-aware
L_0000024bbd2c3090 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c2190 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c2870 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c3130 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c22d0 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c2410 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c24b0 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c3270 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c25f0 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c1c90 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c1e70 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c15b0 .part v0000024bbd2be630_0, 1, 1;
S_0000024bbd197330 .scope module, "and3bit1" "and_3bit" 3 174, 3 123 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1861e0_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd186280_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd187040_0 .net8 "c", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
RS_0000024bbd0dee48 .resolv tri, L_0000024bbd3c3880, L_0000024bbd3c4300;
v0000024bbd186e60_0 .net8 "connect", 0 0, RS_0000024bbd0dee48;  2 drivers, strength-aware
v0000024bbd186fa0_0 .net8 "res", 0 0, RS_0000024bbd0df148;  alias, 2 drivers, strength-aware
S_0000024bbd195d50 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd197330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd185060_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1829a0_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
RS_0000024bbd0ded28 .resolv tri, L_0000024bbd3c39d0, L_0000024bbd3c2930, L_0000024bbd3c3d50;
v0000024bbd184e80_0 .net8 "nand_out", 0 0, RS_0000024bbd0ded28;  3 drivers, strength-aware
v0000024bbd186a00_0 .net8 "out", 0 0, RS_0000024bbd0dee48;  alias, 2 drivers, strength-aware
S_0000024bbd193e10 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd195d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd334720 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c39d0 .functor PMOS 1, L_0000024bbd334720, RS_0000024bbd0dec68, C4<0>, C4<0>;
L_0000024bbd3c2930 .functor PMOS 1, L_0000024bbd334720, RS_0000024bbd0dec98, C4<0>, C4<0>;
L_0000024bbd334cd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c32d0 .functor NMOS 1, L_0000024bbd334cd0, RS_0000024bbd0dec98, C4<0>, C4<0>;
L_0000024bbd3c3d50 .functor NMOS 1, L_0000024bbd3c32d0, RS_0000024bbd0dec68, C4<0>, C4<0>;
v0000024bbd184660_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd184840_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd183940_0 .net8 "gnd", 0 0, L_0000024bbd334cd0;  1 drivers, strength-aware
v0000024bbd183f80_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c32d0;  1 drivers, strength-aware
v0000024bbd1848e0_0 .net8 "out", 0 0, RS_0000024bbd0ded28;  alias, 3 drivers, strength-aware
v0000024bbd184c00_0 .net8 "pwr", 0 0, L_0000024bbd334720;  1 drivers, strength-aware
S_0000024bbd197650 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd195d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334a30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3880 .functor PMOS 1, L_0000024bbd334a30, RS_0000024bbd0ded28, C4<0>, C4<0>;
L_0000024bbd334640 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4300 .functor NMOS 1, L_0000024bbd334640, RS_0000024bbd0ded28, C4<0>, C4<0>;
v0000024bbd183d00_0 .net8 "a", 0 0, RS_0000024bbd0ded28;  alias, 3 drivers, strength-aware
v0000024bbd184ca0_0 .net8 "gnd", 0 0, L_0000024bbd334640;  1 drivers, strength-aware
v0000024bbd184de0_0 .net8 "out", 0 0, RS_0000024bbd0dee48;  alias, 2 drivers, strength-aware
v0000024bbd183da0_0 .net8 "pwr", 0 0, L_0000024bbd334a30;  1 drivers, strength-aware
S_0000024bbd196390 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd197330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd185740_0 .net8 "a", 0 0, RS_0000024bbd0dee48;  alias, 2 drivers, strength-aware
v0000024bbd1852e0_0 .net8 "b", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
RS_0000024bbd0df028 .resolv tri, L_0000024bbd3c3030, L_0000024bbd3c2c40, L_0000024bbd3c3a40;
v0000024bbd185c40_0 .net8 "nand_out", 0 0, RS_0000024bbd0df028;  3 drivers, strength-aware
v0000024bbd1859c0_0 .net8 "out", 0 0, RS_0000024bbd0df148;  alias, 2 drivers, strength-aware
S_0000024bbd199270 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd196390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3356e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3030 .functor PMOS 1, L_0000024bbd3356e0, RS_0000024bbd0dee48, C4<0>, C4<0>;
L_0000024bbd3c2c40 .functor PMOS 1, L_0000024bbd3356e0, RS_0000024bbd0def98, C4<0>, C4<0>;
L_0000024bbd3343a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2cb0 .functor NMOS 1, L_0000024bbd3343a0, RS_0000024bbd0def98, C4<0>, C4<0>;
L_0000024bbd3c3a40 .functor NMOS 1, L_0000024bbd3c2cb0, RS_0000024bbd0dee48, C4<0>, C4<0>;
v0000024bbd1865a0_0 .net8 "a", 0 0, RS_0000024bbd0dee48;  alias, 2 drivers, strength-aware
v0000024bbd1857e0_0 .net8 "b", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
v0000024bbd186960_0 .net8 "gnd", 0 0, L_0000024bbd3343a0;  1 drivers, strength-aware
v0000024bbd185b00_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c2cb0;  1 drivers, strength-aware
v0000024bbd1851a0_0 .net8 "out", 0 0, RS_0000024bbd0df028;  alias, 3 drivers, strength-aware
v0000024bbd185ba0_0 .net8 "pwr", 0 0, L_0000024bbd3356e0;  1 drivers, strength-aware
S_0000024bbd195ee0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd196390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334330 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3ab0 .functor PMOS 1, L_0000024bbd334330, RS_0000024bbd0df028, C4<0>, C4<0>;
L_0000024bbd3344f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3b20 .functor NMOS 1, L_0000024bbd3344f0, RS_0000024bbd0df028, C4<0>, C4<0>;
v0000024bbd186500_0 .net8 "a", 0 0, RS_0000024bbd0df028;  alias, 3 drivers, strength-aware
v0000024bbd1854c0_0 .net8 "gnd", 0 0, L_0000024bbd3344f0;  1 drivers, strength-aware
v0000024bbd185ec0_0 .net8 "out", 0 0, RS_0000024bbd0df148;  alias, 2 drivers, strength-aware
v0000024bbd186f00_0 .net8 "pwr", 0 0, L_0000024bbd334330;  1 drivers, strength-aware
S_0000024bbd196070 .scope module, "and3bit2" "and_3bit" 3 180, 3 123 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd185600_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1856a0_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd1a6550_0 .net "c", 0 0, L_0000024bbd2c3130;  1 drivers
RS_0000024bbd0df4d8 .resolv tri, L_0000024bbd3c2ee0, L_0000024bbd3c2fc0;
v0000024bbd1a79f0_0 .net8 "connect", 0 0, RS_0000024bbd0df4d8;  2 drivers, strength-aware
v0000024bbd1a7630_0 .net8 "res", 0 0, RS_0000024bbd0df7d8;  alias, 2 drivers, strength-aware
S_0000024bbd1942c0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd196070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd186b40_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd186dc0_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
RS_0000024bbd0df3b8 .resolv tri, L_0000024bbd3c2d90, L_0000024bbd3c3420, L_0000024bbd3c4450;
v0000024bbd185e20_0 .net8 "nand_out", 0 0, RS_0000024bbd0df3b8;  3 drivers, strength-aware
v0000024bbd185560_0 .net8 "out", 0 0, RS_0000024bbd0df4d8;  alias, 2 drivers, strength-aware
S_0000024bbd196200 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd334170 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2d90 .functor PMOS 1, L_0000024bbd334170, RS_0000024bbd0dec68, C4<0>, C4<0>;
L_0000024bbd3c3420 .functor PMOS 1, L_0000024bbd334170, RS_0000024bbd0dec98, C4<0>, C4<0>;
L_0000024bbd334b80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c44c0 .functor NMOS 1, L_0000024bbd334b80, RS_0000024bbd0dec98, C4<0>, C4<0>;
L_0000024bbd3c4450 .functor NMOS 1, L_0000024bbd3c44c0, RS_0000024bbd0dec68, C4<0>, C4<0>;
v0000024bbd1863c0_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd186000_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd185a60_0 .net8 "gnd", 0 0, L_0000024bbd334b80;  1 drivers, strength-aware
v0000024bbd185880_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c44c0;  1 drivers, strength-aware
v0000024bbd186640_0 .net8 "out", 0 0, RS_0000024bbd0df3b8;  alias, 3 drivers, strength-aware
v0000024bbd185d80_0 .net8 "pwr", 0 0, L_0000024bbd334170;  1 drivers, strength-aware
S_0000024bbd193fa0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3348e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2ee0 .functor PMOS 1, L_0000024bbd3348e0, RS_0000024bbd0df3b8, C4<0>, C4<0>;
L_0000024bbd333d10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2fc0 .functor NMOS 1, L_0000024bbd333d10, RS_0000024bbd0df3b8, C4<0>, C4<0>;
v0000024bbd186aa0_0 .net8 "a", 0 0, RS_0000024bbd0df3b8;  alias, 3 drivers, strength-aware
v0000024bbd185ce0_0 .net8 "gnd", 0 0, L_0000024bbd333d10;  1 drivers, strength-aware
v0000024bbd1866e0_0 .net8 "out", 0 0, RS_0000024bbd0df4d8;  alias, 2 drivers, strength-aware
v0000024bbd185240_0 .net8 "pwr", 0 0, L_0000024bbd3348e0;  1 drivers, strength-aware
S_0000024bbd196e80 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd196070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd186be0_0 .net8 "a", 0 0, RS_0000024bbd0df4d8;  alias, 2 drivers, strength-aware
v0000024bbd186c80_0 .net "b", 0 0, L_0000024bbd2c3130;  alias, 1 drivers
RS_0000024bbd0df6b8 .resolv tri, L_0000024bbd3c3650, L_0000024bbd3c3570, L_0000024bbd3c6050;
v0000024bbd186d20_0 .net8 "nand_out", 0 0, RS_0000024bbd0df6b8;  3 drivers, strength-aware
v0000024bbd185420_0 .net8 "out", 0 0, RS_0000024bbd0df7d8;  alias, 2 drivers, strength-aware
S_0000024bbd1945e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd196e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335280 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3650 .functor PMOS 1, L_0000024bbd335280, RS_0000024bbd0df4d8, C4<0>, C4<0>;
L_0000024bbd3c3570 .functor PMOS 1, L_0000024bbd335280, L_0000024bbd2c3130, C4<0>, C4<0>;
L_0000024bbd334100 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3ce0 .functor NMOS 1, L_0000024bbd334100, L_0000024bbd2c3130, C4<0>, C4<0>;
L_0000024bbd3c6050 .functor NMOS 1, L_0000024bbd3c3ce0, RS_0000024bbd0df4d8, C4<0>, C4<0>;
v0000024bbd186780_0 .net8 "a", 0 0, RS_0000024bbd0df4d8;  alias, 2 drivers, strength-aware
v0000024bbd185f60_0 .net "b", 0 0, L_0000024bbd2c3130;  alias, 1 drivers
v0000024bbd185380_0 .net8 "gnd", 0 0, L_0000024bbd334100;  1 drivers, strength-aware
v0000024bbd186320_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c3ce0;  1 drivers, strength-aware
v0000024bbd1860a0_0 .net8 "out", 0 0, RS_0000024bbd0df6b8;  alias, 3 drivers, strength-aware
v0000024bbd186820_0 .net8 "pwr", 0 0, L_0000024bbd335280;  1 drivers, strength-aware
S_0000024bbd194770 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd196e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd335750 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4ca0 .functor PMOS 1, L_0000024bbd335750, RS_0000024bbd0df6b8, C4<0>, C4<0>;
L_0000024bbd333f40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5fe0 .functor NMOS 1, L_0000024bbd333f40, RS_0000024bbd0df6b8, C4<0>, C4<0>;
v0000024bbd186140_0 .net8 "a", 0 0, RS_0000024bbd0df6b8;  alias, 3 drivers, strength-aware
v0000024bbd185920_0 .net8 "gnd", 0 0, L_0000024bbd333f40;  1 drivers, strength-aware
v0000024bbd186460_0 .net8 "out", 0 0, RS_0000024bbd0df7d8;  alias, 2 drivers, strength-aware
v0000024bbd1868c0_0 .net8 "pwr", 0 0, L_0000024bbd335750;  1 drivers, strength-aware
S_0000024bbd196520 .scope module, "and3bit3" "and_3bit" 3 186, 3 123 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1a64b0_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1a7450_0 .net "b", 0 0, L_0000024bbd2c22d0;  1 drivers
v0000024bbd1a8170_0 .net8 "c", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
RS_0000024bbd0dfb98 .resolv tri, L_0000024bbd3c4fb0, L_0000024bbd3c5db0;
v0000024bbd1a5c90_0 .net8 "connect", 0 0, RS_0000024bbd0dfb98;  2 drivers, strength-aware
v0000024bbd1a67d0_0 .net8 "res", 0 0, RS_0000024bbd0dfe68;  alias, 2 drivers, strength-aware
S_0000024bbd1966b0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd196520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a8030_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1a5ab0_0 .net "b", 0 0, L_0000024bbd2c22d0;  alias, 1 drivers
RS_0000024bbd0dfa78 .resolv tri, L_0000024bbd3c4920, L_0000024bbd3c5950, L_0000024bbd3c5f70;
v0000024bbd1a7ef0_0 .net8 "nand_out", 0 0, RS_0000024bbd0dfa78;  3 drivers, strength-aware
v0000024bbd1a7a90_0 .net8 "out", 0 0, RS_0000024bbd0dfb98;  alias, 2 drivers, strength-aware
S_0000024bbd198dc0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1966b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd333fb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4920 .functor PMOS 1, L_0000024bbd333fb0, RS_0000024bbd0dec68, C4<0>, C4<0>;
L_0000024bbd3c5950 .functor PMOS 1, L_0000024bbd333fb0, L_0000024bbd2c22d0, C4<0>, C4<0>;
L_0000024bbd335210 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5c60 .functor NMOS 1, L_0000024bbd335210, L_0000024bbd2c22d0, C4<0>, C4<0>;
L_0000024bbd3c5f70 .functor NMOS 1, L_0000024bbd3c5c60, RS_0000024bbd0dec68, C4<0>, C4<0>;
v0000024bbd1a6ff0_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1a7310_0 .net "b", 0 0, L_0000024bbd2c22d0;  alias, 1 drivers
v0000024bbd1a6af0_0 .net8 "gnd", 0 0, L_0000024bbd335210;  1 drivers, strength-aware
v0000024bbd1a5dd0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c5c60;  1 drivers, strength-aware
v0000024bbd1a7950_0 .net8 "out", 0 0, RS_0000024bbd0dfa78;  alias, 3 drivers, strength-aware
v0000024bbd1a7090_0 .net8 "pwr", 0 0, L_0000024bbd333fb0;  1 drivers, strength-aware
S_0000024bbd196840 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1966b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334fe0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4fb0 .functor PMOS 1, L_0000024bbd334fe0, RS_0000024bbd0dfa78, C4<0>, C4<0>;
L_0000024bbd334020 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5db0 .functor NMOS 1, L_0000024bbd334020, RS_0000024bbd0dfa78, C4<0>, C4<0>;
v0000024bbd1a6190_0 .net8 "a", 0 0, RS_0000024bbd0dfa78;  alias, 3 drivers, strength-aware
v0000024bbd1a7e50_0 .net8 "gnd", 0 0, L_0000024bbd334020;  1 drivers, strength-aware
v0000024bbd1a6230_0 .net8 "out", 0 0, RS_0000024bbd0dfb98;  alias, 2 drivers, strength-aware
v0000024bbd1a80d0_0 .net8 "pwr", 0 0, L_0000024bbd334fe0;  1 drivers, strength-aware
S_0000024bbd193640 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd196520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a6910_0 .net8 "a", 0 0, RS_0000024bbd0dfb98;  alias, 2 drivers, strength-aware
v0000024bbd1a5bf0_0 .net8 "b", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
RS_0000024bbd0dfd48 .resolv tri, L_0000024bbd3c4530, L_0000024bbd3c5aa0, L_0000024bbd3c5b10;
v0000024bbd1a5b50_0 .net8 "nand_out", 0 0, RS_0000024bbd0dfd48;  3 drivers, strength-aware
v0000024bbd1a74f0_0 .net8 "out", 0 0, RS_0000024bbd0dfe68;  alias, 2 drivers, strength-aware
S_0000024bbd1974c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd193640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335600 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4530 .functor PMOS 1, L_0000024bbd335600, RS_0000024bbd0dfb98, C4<0>, C4<0>;
L_0000024bbd3c5aa0 .functor PMOS 1, L_0000024bbd335600, RS_0000024bbd0def98, C4<0>, C4<0>;
L_0000024bbd3349c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c45a0 .functor NMOS 1, L_0000024bbd3349c0, RS_0000024bbd0def98, C4<0>, C4<0>;
L_0000024bbd3c5b10 .functor NMOS 1, L_0000024bbd3c45a0, RS_0000024bbd0dfb98, C4<0>, C4<0>;
v0000024bbd1a7b30_0 .net8 "a", 0 0, RS_0000024bbd0dfb98;  alias, 2 drivers, strength-aware
v0000024bbd1a7f90_0 .net8 "b", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
v0000024bbd1a7bd0_0 .net8 "gnd", 0 0, L_0000024bbd3349c0;  1 drivers, strength-aware
v0000024bbd1a6370_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c45a0;  1 drivers, strength-aware
v0000024bbd1a5fb0_0 .net8 "out", 0 0, RS_0000024bbd0dfd48;  alias, 3 drivers, strength-aware
v0000024bbd1a65f0_0 .net8 "pwr", 0 0, L_0000024bbd335600;  1 drivers, strength-aware
S_0000024bbd194900 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd193640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd335590 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4610 .functor PMOS 1, L_0000024bbd335590, RS_0000024bbd0dfd48, C4<0>, C4<0>;
L_0000024bbd3353d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c48b0 .functor NMOS 1, L_0000024bbd3353d0, RS_0000024bbd0dfd48, C4<0>, C4<0>;
v0000024bbd1a7130_0 .net8 "a", 0 0, RS_0000024bbd0dfd48;  alias, 3 drivers, strength-aware
v0000024bbd1a5e70_0 .net8 "gnd", 0 0, L_0000024bbd3353d0;  1 drivers, strength-aware
v0000024bbd1a6410_0 .net8 "out", 0 0, RS_0000024bbd0dfe68;  alias, 2 drivers, strength-aware
v0000024bbd1a62d0_0 .net8 "pwr", 0 0, L_0000024bbd335590;  1 drivers, strength-aware
S_0000024bbd19a850 .scope module, "and3bit4" "and_3bit" 3 192, 3 123 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1a8d50_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1aa790_0 .net "b", 0 0, L_0000024bbd2c2410;  1 drivers
v0000024bbd1aa1f0_0 .net "c", 0 0, L_0000024bbd2c24b0;  1 drivers
RS_0000024bbd0e0228 .resolv tri, L_0000024bbd3c5410, L_0000024bbd3c4a00;
v0000024bbd1a8cb0_0 .net8 "connect", 0 0, RS_0000024bbd0e0228;  2 drivers, strength-aware
v0000024bbd1aa150_0 .net8 "res", 0 0, RS_0000024bbd0e0528;  alias, 2 drivers, strength-aware
S_0000024bbd19a210 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd19a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a6050_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1a6730_0 .net "b", 0 0, L_0000024bbd2c2410;  alias, 1 drivers
RS_0000024bbd0e0108 .resolv tri, L_0000024bbd3c4d80, L_0000024bbd3c46f0, L_0000024bbd3c5480;
v0000024bbd1a6eb0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e0108;  3 drivers, strength-aware
v0000024bbd1a5a10_0 .net8 "out", 0 0, RS_0000024bbd0e0228;  alias, 2 drivers, strength-aware
S_0000024bbd19a080 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd19a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd334090 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4d80 .functor PMOS 1, L_0000024bbd334090, RS_0000024bbd0dec68, C4<0>, C4<0>;
L_0000024bbd3c46f0 .functor PMOS 1, L_0000024bbd334090, L_0000024bbd2c2410, C4<0>, C4<0>;
L_0000024bbd334aa0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4760 .functor NMOS 1, L_0000024bbd334aa0, L_0000024bbd2c2410, C4<0>, C4<0>;
L_0000024bbd3c5480 .functor NMOS 1, L_0000024bbd3c4760, RS_0000024bbd0dec68, C4<0>, C4<0>;
v0000024bbd1a7810_0 .net8 "a", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1a76d0_0 .net "b", 0 0, L_0000024bbd2c2410;  alias, 1 drivers
v0000024bbd1a71d0_0 .net8 "gnd", 0 0, L_0000024bbd334aa0;  1 drivers, strength-aware
v0000024bbd1a6870_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c4760;  1 drivers, strength-aware
v0000024bbd1a7270_0 .net8 "out", 0 0, RS_0000024bbd0e0108;  alias, 3 drivers, strength-aware
v0000024bbd1a7770_0 .net8 "pwr", 0 0, L_0000024bbd334090;  1 drivers, strength-aware
S_0000024bbd199d60 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd19a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334e20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5410 .functor PMOS 1, L_0000024bbd334e20, RS_0000024bbd0e0108, C4<0>, C4<0>;
L_0000024bbd334db0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4a00 .functor NMOS 1, L_0000024bbd334db0, RS_0000024bbd0e0108, C4<0>, C4<0>;
v0000024bbd1a6690_0 .net8 "a", 0 0, RS_0000024bbd0e0108;  alias, 3 drivers, strength-aware
v0000024bbd1a5d30_0 .net8 "gnd", 0 0, L_0000024bbd334db0;  1 drivers, strength-aware
v0000024bbd1a7db0_0 .net8 "out", 0 0, RS_0000024bbd0e0228;  alias, 2 drivers, strength-aware
v0000024bbd1a5f10_0 .net8 "pwr", 0 0, L_0000024bbd334e20;  1 drivers, strength-aware
S_0000024bbd1998b0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd19a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a6d70_0 .net8 "a", 0 0, RS_0000024bbd0e0228;  alias, 2 drivers, strength-aware
v0000024bbd1a6f50_0 .net "b", 0 0, L_0000024bbd2c24b0;  alias, 1 drivers
RS_0000024bbd0e0408 .resolv tri, L_0000024bbd3c47d0, L_0000024bbd3c4f40, L_0000024bbd3c4990;
v0000024bbd1a7d10_0 .net8 "nand_out", 0 0, RS_0000024bbd0e0408;  3 drivers, strength-aware
v0000024bbd1a7590_0 .net8 "out", 0 0, RS_0000024bbd0e0528;  alias, 2 drivers, strength-aware
S_0000024bbd19ae90 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335830 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c47d0 .functor PMOS 1, L_0000024bbd335830, RS_0000024bbd0e0228, C4<0>, C4<0>;
L_0000024bbd3c4f40 .functor PMOS 1, L_0000024bbd335830, L_0000024bbd2c24b0, C4<0>, C4<0>;
L_0000024bbd334480 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5bf0 .functor NMOS 1, L_0000024bbd334480, L_0000024bbd2c24b0, C4<0>, C4<0>;
L_0000024bbd3c4990 .functor NMOS 1, L_0000024bbd3c5bf0, RS_0000024bbd0e0228, C4<0>, C4<0>;
v0000024bbd1a60f0_0 .net8 "a", 0 0, RS_0000024bbd0e0228;  alias, 2 drivers, strength-aware
v0000024bbd1a7c70_0 .net "b", 0 0, L_0000024bbd2c24b0;  alias, 1 drivers
v0000024bbd1a6b90_0 .net8 "gnd", 0 0, L_0000024bbd334480;  1 drivers, strength-aware
v0000024bbd1a73b0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c5bf0;  1 drivers, strength-aware
v0000024bbd1a78b0_0 .net8 "out", 0 0, RS_0000024bbd0e0408;  alias, 3 drivers, strength-aware
v0000024bbd1a69b0_0 .net8 "pwr", 0 0, L_0000024bbd335830;  1 drivers, strength-aware
S_0000024bbd19a9e0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334560 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c56b0 .functor PMOS 1, L_0000024bbd334560, RS_0000024bbd0e0408, C4<0>, C4<0>;
L_0000024bbd334e90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4840 .functor NMOS 1, L_0000024bbd334e90, RS_0000024bbd0e0408, C4<0>, C4<0>;
v0000024bbd1a6a50_0 .net8 "a", 0 0, RS_0000024bbd0e0408;  alias, 3 drivers, strength-aware
v0000024bbd1a6e10_0 .net8 "gnd", 0 0, L_0000024bbd334e90;  1 drivers, strength-aware
v0000024bbd1a6c30_0 .net8 "out", 0 0, RS_0000024bbd0e0528;  alias, 2 drivers, strength-aware
v0000024bbd1a6cd0_0 .net8 "pwr", 0 0, L_0000024bbd334560;  1 drivers, strength-aware
S_0000024bbd19a530 .scope module, "and3bit5" "and_3bit" 3 198, 3 123 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1a9c50_0 .net "a", 0 0, L_0000024bbd2c3270;  1 drivers
v0000024bbd1a8ad0_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd1aa290_0 .net8 "c", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
RS_0000024bbd0e08e8 .resolv tri, L_0000024bbd3c5e90, L_0000024bbd3c4df0;
v0000024bbd1a91b0_0 .net8 "connect", 0 0, RS_0000024bbd0e08e8;  2 drivers, strength-aware
v0000024bbd1a9cf0_0 .net8 "res", 0 0, RS_0000024bbd0e0bb8;  alias, 2 drivers, strength-aware
S_0000024bbd199720 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd19a530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a8c10_0 .net "a", 0 0, L_0000024bbd2c3270;  alias, 1 drivers
v0000024bbd1a8b70_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
RS_0000024bbd0e07c8 .resolv tri, L_0000024bbd3c4a70, L_0000024bbd3c4ae0, L_0000024bbd3c4d10;
v0000024bbd1aa5b0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e07c8;  3 drivers, strength-aware
v0000024bbd1a82b0_0 .net8 "out", 0 0, RS_0000024bbd0e08e8;  alias, 2 drivers, strength-aware
S_0000024bbd19ab70 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd199720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336320 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4a70 .functor PMOS 1, L_0000024bbd336320, L_0000024bbd2c3270, C4<0>, C4<0>;
L_0000024bbd3c4ae0 .functor PMOS 1, L_0000024bbd336320, RS_0000024bbd0dec98, C4<0>, C4<0>;
L_0000024bbd3360f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4c30 .functor NMOS 1, L_0000024bbd3360f0, RS_0000024bbd0dec98, C4<0>, C4<0>;
L_0000024bbd3c4d10 .functor NMOS 1, L_0000024bbd3c4c30, L_0000024bbd2c3270, C4<0>, C4<0>;
v0000024bbd1a8df0_0 .net "a", 0 0, L_0000024bbd2c3270;  alias, 1 drivers
v0000024bbd1a8350_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd1a92f0_0 .net8 "gnd", 0 0, L_0000024bbd3360f0;  1 drivers, strength-aware
v0000024bbd1a9430_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c4c30;  1 drivers, strength-aware
v0000024bbd1a9e30_0 .net8 "out", 0 0, RS_0000024bbd0e07c8;  alias, 3 drivers, strength-aware
v0000024bbd1aa010_0 .net8 "pwr", 0 0, L_0000024bbd336320;  1 drivers, strength-aware
S_0000024bbd199a40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd199720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd335f30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5e90 .functor PMOS 1, L_0000024bbd335f30, RS_0000024bbd0e07c8, C4<0>, C4<0>;
L_0000024bbd335e50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4df0 .functor NMOS 1, L_0000024bbd335e50, RS_0000024bbd0e07c8, C4<0>, C4<0>;
v0000024bbd1a8e90_0 .net8 "a", 0 0, RS_0000024bbd0e07c8;  alias, 3 drivers, strength-aware
v0000024bbd1a9110_0 .net8 "gnd", 0 0, L_0000024bbd335e50;  1 drivers, strength-aware
v0000024bbd1a9b10_0 .net8 "out", 0 0, RS_0000024bbd0e08e8;  alias, 2 drivers, strength-aware
v0000024bbd1aa510_0 .net8 "pwr", 0 0, L_0000024bbd335f30;  1 drivers, strength-aware
S_0000024bbd19a3a0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd19a530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a83f0_0 .net8 "a", 0 0, RS_0000024bbd0e08e8;  alias, 2 drivers, strength-aware
v0000024bbd1a97f0_0 .net8 "b", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
RS_0000024bbd0e0a98 .resolv tri, L_0000024bbd3c4e60, L_0000024bbd3c5f00, L_0000024bbd3c51e0;
v0000024bbd1a9bb0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e0a98;  3 drivers, strength-aware
v0000024bbd1a9390_0 .net8 "out", 0 0, RS_0000024bbd0e0bb8;  alias, 2 drivers, strength-aware
S_0000024bbd19a6c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd19a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336710 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4e60 .functor PMOS 1, L_0000024bbd336710, RS_0000024bbd0e08e8, C4<0>, C4<0>;
L_0000024bbd3c5f00 .functor PMOS 1, L_0000024bbd336710, RS_0000024bbd0def98, C4<0>, C4<0>;
L_0000024bbd336860 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5100 .functor NMOS 1, L_0000024bbd336860, RS_0000024bbd0def98, C4<0>, C4<0>;
L_0000024bbd3c51e0 .functor NMOS 1, L_0000024bbd3c5100, RS_0000024bbd0e08e8, C4<0>, C4<0>;
v0000024bbd1a8f30_0 .net8 "a", 0 0, RS_0000024bbd0e08e8;  alias, 2 drivers, strength-aware
v0000024bbd1a88f0_0 .net8 "b", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
v0000024bbd1a8fd0_0 .net8 "gnd", 0 0, L_0000024bbd336860;  1 drivers, strength-aware
v0000024bbd1aa830_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c5100;  1 drivers, strength-aware
v0000024bbd1aa970_0 .net8 "out", 0 0, RS_0000024bbd0e0a98;  alias, 3 drivers, strength-aware
v0000024bbd1a8670_0 .net8 "pwr", 0 0, L_0000024bbd336710;  1 drivers, strength-aware
S_0000024bbd19ad00 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd19a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3358a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5250 .functor PMOS 1, L_0000024bbd3358a0, RS_0000024bbd0e0a98, C4<0>, C4<0>;
L_0000024bbd335d70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c54f0 .functor NMOS 1, L_0000024bbd335d70, RS_0000024bbd0e0a98, C4<0>, C4<0>;
v0000024bbd1a9ed0_0 .net8 "a", 0 0, RS_0000024bbd0e0a98;  alias, 3 drivers, strength-aware
v0000024bbd1a8210_0 .net8 "gnd", 0 0, L_0000024bbd335d70;  1 drivers, strength-aware
v0000024bbd1a9070_0 .net8 "out", 0 0, RS_0000024bbd0e0bb8;  alias, 2 drivers, strength-aware
v0000024bbd1aa0b0_0 .net8 "pwr", 0 0, L_0000024bbd3358a0;  1 drivers, strength-aware
S_0000024bbd199bd0 .scope module, "and3bit6" "and_3bit" 3 204, 3 123 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1ac1d0_0 .net "a", 0 0, L_0000024bbd2c25f0;  1 drivers
v0000024bbd1ac270_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd1abeb0_0 .net "c", 0 0, L_0000024bbd2c1c90;  1 drivers
RS_0000024bbd0e0f78 .resolv tri, L_0000024bbd3c6bb0, L_0000024bbd3c7400;
v0000024bbd1ad0d0_0 .net8 "connect", 0 0, RS_0000024bbd0e0f78;  2 drivers, strength-aware
v0000024bbd1acb30_0 .net8 "res", 0 0, RS_0000024bbd0e1278;  alias, 2 drivers, strength-aware
S_0000024bbd199ef0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd199bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1aa6f0_0 .net "a", 0 0, L_0000024bbd2c25f0;  alias, 1 drivers
v0000024bbd1a9570_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
RS_0000024bbd0e0e58 .resolv tri, L_0000024bbd3c5870, L_0000024bbd3c76a0, L_0000024bbd3c6600;
v0000024bbd1a9930_0 .net8 "nand_out", 0 0, RS_0000024bbd0e0e58;  3 drivers, strength-aware
v0000024bbd1a9610_0 .net8 "out", 0 0, RS_0000024bbd0e0f78;  alias, 2 drivers, strength-aware
S_0000024bbd199590 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd199ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336400 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5870 .functor PMOS 1, L_0000024bbd336400, L_0000024bbd2c25f0, C4<0>, C4<0>;
L_0000024bbd3c76a0 .functor PMOS 1, L_0000024bbd336400, RS_0000024bbd0dec98, C4<0>, C4<0>;
L_0000024bbd3372e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c68a0 .functor NMOS 1, L_0000024bbd3372e0, RS_0000024bbd0dec98, C4<0>, C4<0>;
L_0000024bbd3c6600 .functor NMOS 1, L_0000024bbd3c68a0, L_0000024bbd2c25f0, C4<0>, C4<0>;
v0000024bbd1a9a70_0 .net "a", 0 0, L_0000024bbd2c25f0;  alias, 1 drivers
v0000024bbd1a9250_0 .net8 "b", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd1a8530_0 .net8 "gnd", 0 0, L_0000024bbd3372e0;  1 drivers, strength-aware
v0000024bbd1a94d0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c68a0;  1 drivers, strength-aware
v0000024bbd1aa3d0_0 .net8 "out", 0 0, RS_0000024bbd0e0e58;  alias, 3 drivers, strength-aware
v0000024bbd1a9d90_0 .net8 "pwr", 0 0, L_0000024bbd336400;  1 drivers, strength-aware
S_0000024bbd1cc170 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd199ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd336b00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6bb0 .functor PMOS 1, L_0000024bbd336b00, RS_0000024bbd0e0e58, C4<0>, C4<0>;
L_0000024bbd336d30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7400 .functor NMOS 1, L_0000024bbd336d30, RS_0000024bbd0e0e58, C4<0>, C4<0>;
v0000024bbd1aa330_0 .net8 "a", 0 0, RS_0000024bbd0e0e58;  alias, 3 drivers, strength-aware
v0000024bbd1aa650_0 .net8 "gnd", 0 0, L_0000024bbd336d30;  1 drivers, strength-aware
v0000024bbd1a9f70_0 .net8 "out", 0 0, RS_0000024bbd0e0f78;  alias, 2 drivers, strength-aware
v0000024bbd1aa470_0 .net8 "pwr", 0 0, L_0000024bbd336b00;  1 drivers, strength-aware
S_0000024bbd1cf9b0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd199bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a8990_0 .net8 "a", 0 0, RS_0000024bbd0e0f78;  alias, 2 drivers, strength-aware
v0000024bbd1a8a30_0 .net "b", 0 0, L_0000024bbd2c1c90;  alias, 1 drivers
RS_0000024bbd0e1158 .resolv tri, L_0000024bbd3c6d00, L_0000024bbd3c78d0, L_0000024bbd3c6750;
v0000024bbd1ab870_0 .net8 "nand_out", 0 0, RS_0000024bbd0e1158;  3 drivers, strength-aware
v0000024bbd1ab230_0 .net8 "out", 0 0, RS_0000024bbd0e1278;  alias, 2 drivers, strength-aware
S_0000024bbd1cfcd0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1cf9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336cc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6d00 .functor PMOS 1, L_0000024bbd336cc0, RS_0000024bbd0e0f78, C4<0>, C4<0>;
L_0000024bbd3c78d0 .functor PMOS 1, L_0000024bbd336cc0, L_0000024bbd2c1c90, C4<0>, C4<0>;
L_0000024bbd336ef0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7390 .functor NMOS 1, L_0000024bbd336ef0, L_0000024bbd2c1c90, C4<0>, C4<0>;
L_0000024bbd3c6750 .functor NMOS 1, L_0000024bbd3c7390, RS_0000024bbd0e0f78, C4<0>, C4<0>;
v0000024bbd1a8490_0 .net8 "a", 0 0, RS_0000024bbd0e0f78;  alias, 2 drivers, strength-aware
v0000024bbd1a96b0_0 .net "b", 0 0, L_0000024bbd2c1c90;  alias, 1 drivers
v0000024bbd1aa8d0_0 .net8 "gnd", 0 0, L_0000024bbd336ef0;  1 drivers, strength-aware
v0000024bbd1a9750_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c7390;  1 drivers, strength-aware
v0000024bbd1a85d0_0 .net8 "out", 0 0, RS_0000024bbd0e1158;  alias, 3 drivers, strength-aware
v0000024bbd1a8710_0 .net8 "pwr", 0 0, L_0000024bbd336cc0;  1 drivers, strength-aware
S_0000024bbd1d12b0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1cf9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd335ad0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6b40 .functor PMOS 1, L_0000024bbd335ad0, RS_0000024bbd0e1158, C4<0>, C4<0>;
L_0000024bbd3359f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7550 .functor NMOS 1, L_0000024bbd3359f0, RS_0000024bbd0e1158, C4<0>, C4<0>;
v0000024bbd1a9890_0 .net8 "a", 0 0, RS_0000024bbd0e1158;  alias, 3 drivers, strength-aware
v0000024bbd1a99d0_0 .net8 "gnd", 0 0, L_0000024bbd3359f0;  1 drivers, strength-aware
v0000024bbd1a87b0_0 .net8 "out", 0 0, RS_0000024bbd0e1278;  alias, 2 drivers, strength-aware
v0000024bbd1a8850_0 .net8 "pwr", 0 0, L_0000024bbd335ad0;  1 drivers, strength-aware
S_0000024bbd1cc940 .scope module, "and3bit7" "and_3bit" 3 210, 3 123 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1ab0f0_0 .net "a", 0 0, L_0000024bbd2c1e70;  1 drivers
v0000024bbd1aba50_0 .net "b", 0 0, L_0000024bbd2c15b0;  1 drivers
v0000024bbd1ac810_0 .net8 "c", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
RS_0000024bbd0e1668 .resolv tri, L_0000024bbd3c6d70, L_0000024bbd3c7160;
v0000024bbd1abc30_0 .net8 "connect", 0 0, RS_0000024bbd0e1668;  2 drivers, strength-aware
v0000024bbd1aaf10_0 .net8 "res", 0 0, RS_0000024bbd0e1938;  alias, 2 drivers, strength-aware
S_0000024bbd1cd110 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1cc940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ac770_0 .net "a", 0 0, L_0000024bbd2c1e70;  alias, 1 drivers
v0000024bbd1aafb0_0 .net "b", 0 0, L_0000024bbd2c15b0;  alias, 1 drivers
RS_0000024bbd0e1548 .resolv tri, L_0000024bbd3c66e0, L_0000024bbd3c7630, L_0000024bbd3c70f0;
v0000024bbd1ab2d0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e1548;  3 drivers, strength-aware
v0000024bbd1ac950_0 .net8 "out", 0 0, RS_0000024bbd0e1668;  alias, 2 drivers, strength-aware
S_0000024bbd1ced30 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1cd110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336da0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c66e0 .functor PMOS 1, L_0000024bbd336da0, L_0000024bbd2c1e70, C4<0>, C4<0>;
L_0000024bbd3c7630 .functor PMOS 1, L_0000024bbd336da0, L_0000024bbd2c15b0, C4<0>, C4<0>;
L_0000024bbd337190 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7080 .functor NMOS 1, L_0000024bbd337190, L_0000024bbd2c15b0, C4<0>, C4<0>;
L_0000024bbd3c70f0 .functor NMOS 1, L_0000024bbd3c7080, L_0000024bbd2c1e70, C4<0>, C4<0>;
v0000024bbd1abd70_0 .net "a", 0 0, L_0000024bbd2c1e70;  alias, 1 drivers
v0000024bbd1aaa10_0 .net "b", 0 0, L_0000024bbd2c15b0;  alias, 1 drivers
v0000024bbd1abb90_0 .net8 "gnd", 0 0, L_0000024bbd337190;  1 drivers, strength-aware
v0000024bbd1ac9f0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c7080;  1 drivers, strength-aware
v0000024bbd1ab190_0 .net8 "out", 0 0, RS_0000024bbd0e1548;  alias, 3 drivers, strength-aware
v0000024bbd1acc70_0 .net8 "pwr", 0 0, L_0000024bbd336da0;  1 drivers, strength-aware
S_0000024bbd1cdd90 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1cd110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337120 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6d70 .functor PMOS 1, L_0000024bbd337120, RS_0000024bbd0e1548, C4<0>, C4<0>;
L_0000024bbd337270 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7160 .functor NMOS 1, L_0000024bbd337270, RS_0000024bbd0e1548, C4<0>, C4<0>;
v0000024bbd1ac090_0 .net8 "a", 0 0, RS_0000024bbd0e1548;  alias, 3 drivers, strength-aware
v0000024bbd1abaf0_0 .net8 "gnd", 0 0, L_0000024bbd337270;  1 drivers, strength-aware
v0000024bbd1ac310_0 .net8 "out", 0 0, RS_0000024bbd0e1668;  alias, 2 drivers, strength-aware
v0000024bbd1ac130_0 .net8 "pwr", 0 0, L_0000024bbd337120;  1 drivers, strength-aware
S_0000024bbd1cb9a0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1cc940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ac3b0_0 .net8 "a", 0 0, RS_0000024bbd0e1668;  alias, 2 drivers, strength-aware
v0000024bbd1abf50_0 .net8 "b", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
RS_0000024bbd0e1818 .resolv tri, L_0000024bbd3c7be0, L_0000024bbd3c7710, L_0000024bbd3c7940;
v0000024bbd1abff0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e1818;  3 drivers, strength-aware
v0000024bbd1aaab0_0 .net8 "out", 0 0, RS_0000024bbd0e1938;  alias, 2 drivers, strength-aware
S_0000024bbd1d0310 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1cb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3366a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7be0 .functor PMOS 1, L_0000024bbd3366a0, RS_0000024bbd0e1668, C4<0>, C4<0>;
L_0000024bbd3c7710 .functor PMOS 1, L_0000024bbd3366a0, RS_0000024bbd0def98, C4<0>, C4<0>;
L_0000024bbd336fd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6ec0 .functor NMOS 1, L_0000024bbd336fd0, RS_0000024bbd0def98, C4<0>, C4<0>;
L_0000024bbd3c7940 .functor NMOS 1, L_0000024bbd3c6ec0, RS_0000024bbd0e1668, C4<0>, C4<0>;
v0000024bbd1ad170_0 .net8 "a", 0 0, RS_0000024bbd0e1668;  alias, 2 drivers, strength-aware
v0000024bbd1ab910_0 .net8 "b", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
v0000024bbd1ab370_0 .net8 "gnd", 0 0, L_0000024bbd336fd0;  1 drivers, strength-aware
v0000024bbd1ad030_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c6ec0;  1 drivers, strength-aware
v0000024bbd1ab4b0_0 .net8 "out", 0 0, RS_0000024bbd0e1818;  alias, 3 drivers, strength-aware
v0000024bbd1ab9b0_0 .net8 "pwr", 0 0, L_0000024bbd3366a0;  1 drivers, strength-aware
S_0000024bbd1d0950 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1cb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd336630 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c61a0 .functor PMOS 1, L_0000024bbd336630, RS_0000024bbd0e1818, C4<0>, C4<0>;
L_0000024bbd335bb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6a60 .functor NMOS 1, L_0000024bbd335bb0, RS_0000024bbd0e1818, C4<0>, C4<0>;
v0000024bbd1ab410_0 .net8 "a", 0 0, RS_0000024bbd0e1818;  alias, 3 drivers, strength-aware
v0000024bbd1ab550_0 .net8 "gnd", 0 0, L_0000024bbd335bb0;  1 drivers, strength-aware
v0000024bbd1aae70_0 .net8 "out", 0 0, RS_0000024bbd0e1938;  alias, 2 drivers, strength-aware
v0000024bbd1ab730_0 .net8 "pwr", 0 0, L_0000024bbd336630;  1 drivers, strength-aware
S_0000024bbd1ccdf0 .scope module, "and_gate1" "and_gate" 3 176, 3 29 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1acf90_0 .net8 "a", 0 0, RS_0000024bbd0df148;  alias, 2 drivers, strength-aware
v0000024bbd1acd10_0 .net "b", 0 0, L_0000024bbd2c1f10;  alias, 1 drivers
RS_0000024bbd0e1bd8 .resolv tri, L_0000024bbd3c2e00, L_0000024bbd3c43e0, L_0000024bbd3c3340;
v0000024bbd1ac4f0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e1bd8;  3 drivers, strength-aware
v0000024bbd1acdb0_0 .net8 "out", 0 0, RS_0000024bbd0e1cf8;  alias, 2 drivers, strength-aware
S_0000024bbd1cd430 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1ccdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd334250 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2e00 .functor PMOS 1, L_0000024bbd334250, RS_0000024bbd0df148, C4<0>, C4<0>;
L_0000024bbd3c43e0 .functor PMOS 1, L_0000024bbd334250, L_0000024bbd2c1f10, C4<0>, C4<0>;
L_0000024bbd334870 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3260 .functor NMOS 1, L_0000024bbd334870, L_0000024bbd2c1f10, C4<0>, C4<0>;
L_0000024bbd3c3340 .functor NMOS 1, L_0000024bbd3c3260, RS_0000024bbd0df148, C4<0>, C4<0>;
v0000024bbd1ab5f0_0 .net8 "a", 0 0, RS_0000024bbd0df148;  alias, 2 drivers, strength-aware
v0000024bbd1aca90_0 .net "b", 0 0, L_0000024bbd2c1f10;  alias, 1 drivers
v0000024bbd1acbd0_0 .net8 "gnd", 0 0, L_0000024bbd334870;  1 drivers, strength-aware
v0000024bbd1aab50_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c3260;  1 drivers, strength-aware
v0000024bbd1ac450_0 .net8 "out", 0 0, RS_0000024bbd0e1bd8;  alias, 3 drivers, strength-aware
v0000024bbd1abcd0_0 .net8 "pwr", 0 0, L_0000024bbd334250;  1 drivers, strength-aware
S_0000024bbd1cfe60 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1ccdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334d40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c30a0 .functor PMOS 1, L_0000024bbd334d40, RS_0000024bbd0e1bd8, C4<0>, C4<0>;
L_0000024bbd334410 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3c70 .functor NMOS 1, L_0000024bbd334410, RS_0000024bbd0e1bd8, C4<0>, C4<0>;
v0000024bbd1ab690_0 .net8 "a", 0 0, RS_0000024bbd0e1bd8;  alias, 3 drivers, strength-aware
v0000024bbd1ac8b0_0 .net8 "gnd", 0 0, L_0000024bbd334410;  1 drivers, strength-aware
v0000024bbd1ab7d0_0 .net8 "out", 0 0, RS_0000024bbd0e1cf8;  alias, 2 drivers, strength-aware
v0000024bbd1abe10_0 .net8 "pwr", 0 0, L_0000024bbd334d40;  1 drivers, strength-aware
S_0000024bbd1d0c70 .scope module, "and_gate2" "and_gate" 3 182, 3 29 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1af330_0 .net8 "a", 0 0, RS_0000024bbd0df7d8;  alias, 2 drivers, strength-aware
v0000024bbd1ae390_0 .net "b", 0 0, L_0000024bbd2c3310;  alias, 1 drivers
RS_0000024bbd0e1ed8 .resolv tri, L_0000024bbd3c5640, L_0000024bbd3c5330, L_0000024bbd3c4bc0;
v0000024bbd1aebb0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e1ed8;  3 drivers, strength-aware
v0000024bbd1adfd0_0 .net8 "out", 0 0, RS_0000024bbd0e1ff8;  alias, 2 drivers, strength-aware
S_0000024bbd1cea10 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3351a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5640 .functor PMOS 1, L_0000024bbd3351a0, RS_0000024bbd0df7d8, C4<0>, C4<0>;
L_0000024bbd3c5330 .functor PMOS 1, L_0000024bbd3351a0, L_0000024bbd2c3310, C4<0>, C4<0>;
L_0000024bbd334950 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5a30 .functor NMOS 1, L_0000024bbd334950, L_0000024bbd2c3310, C4<0>, C4<0>;
L_0000024bbd3c4bc0 .functor NMOS 1, L_0000024bbd3c5a30, RS_0000024bbd0df7d8, C4<0>, C4<0>;
v0000024bbd1ac590_0 .net8 "a", 0 0, RS_0000024bbd0df7d8;  alias, 2 drivers, strength-aware
v0000024bbd1acef0_0 .net "b", 0 0, L_0000024bbd2c3310;  alias, 1 drivers
v0000024bbd1ac630_0 .net8 "gnd", 0 0, L_0000024bbd334950;  1 drivers, strength-aware
v0000024bbd1ac6d0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c5a30;  1 drivers, strength-aware
v0000024bbd1ace50_0 .net8 "out", 0 0, RS_0000024bbd0e1ed8;  alias, 3 drivers, strength-aware
v0000024bbd1aabf0_0 .net8 "pwr", 0 0, L_0000024bbd3351a0;  1 drivers, strength-aware
S_0000024bbd1d0ae0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3352f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c52c0 .functor PMOS 1, L_0000024bbd3352f0, RS_0000024bbd0e1ed8, C4<0>, C4<0>;
L_0000024bbd334f70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5090 .functor NMOS 1, L_0000024bbd334f70, RS_0000024bbd0e1ed8, C4<0>, C4<0>;
v0000024bbd1aac90_0 .net8 "a", 0 0, RS_0000024bbd0e1ed8;  alias, 3 drivers, strength-aware
v0000024bbd1aad30_0 .net8 "gnd", 0 0, L_0000024bbd334f70;  1 drivers, strength-aware
v0000024bbd1aadd0_0 .net8 "out", 0 0, RS_0000024bbd0e1ff8;  alias, 2 drivers, strength-aware
v0000024bbd1ab050_0 .net8 "pwr", 0 0, L_0000024bbd3352f0;  1 drivers, strength-aware
S_0000024bbd1d0630 .scope module, "and_gate3" "and_gate" 3 188, 3 29 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1af830_0 .net8 "a", 0 0, RS_0000024bbd0dfe68;  alias, 2 drivers, strength-aware
v0000024bbd1ad7b0_0 .net "b", 0 0, L_0000024bbd2c3450;  alias, 1 drivers
RS_0000024bbd0e21d8 .resolv tri, L_0000024bbd3c4680, L_0000024bbd3c4ed0, L_0000024bbd3c5b80;
v0000024bbd1aea70_0 .net8 "nand_out", 0 0, RS_0000024bbd0e21d8;  3 drivers, strength-aware
v0000024bbd1ae070_0 .net8 "out", 0 0, RS_0000024bbd0e22f8;  alias, 2 drivers, strength-aware
S_0000024bbd1cfff0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d0630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335670 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4680 .functor PMOS 1, L_0000024bbd335670, RS_0000024bbd0dfe68, C4<0>, C4<0>;
L_0000024bbd3c4ed0 .functor PMOS 1, L_0000024bbd335670, L_0000024bbd2c3450, C4<0>, C4<0>;
L_0000024bbd335440 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c53a0 .functor NMOS 1, L_0000024bbd335440, L_0000024bbd2c3450, C4<0>, C4<0>;
L_0000024bbd3c5b80 .functor NMOS 1, L_0000024bbd3c53a0, RS_0000024bbd0dfe68, C4<0>, C4<0>;
v0000024bbd1ae7f0_0 .net8 "a", 0 0, RS_0000024bbd0dfe68;  alias, 2 drivers, strength-aware
v0000024bbd1aeb10_0 .net "b", 0 0, L_0000024bbd2c3450;  alias, 1 drivers
v0000024bbd1ae2f0_0 .net8 "gnd", 0 0, L_0000024bbd335440;  1 drivers, strength-aware
v0000024bbd1ad5d0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c53a0;  1 drivers, strength-aware
v0000024bbd1af150_0 .net8 "out", 0 0, RS_0000024bbd0e21d8;  alias, 3 drivers, strength-aware
v0000024bbd1ae890_0 .net8 "pwr", 0 0, L_0000024bbd335670;  1 drivers, strength-aware
S_0000024bbd1ccf80 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d0630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3354b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5d40 .functor PMOS 1, L_0000024bbd3354b0, RS_0000024bbd0e21d8, C4<0>, C4<0>;
L_0000024bbd335520 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5020 .functor NMOS 1, L_0000024bbd335520, RS_0000024bbd0e21d8, C4<0>, C4<0>;
v0000024bbd1ad990_0 .net8 "a", 0 0, RS_0000024bbd0e21d8;  alias, 3 drivers, strength-aware
v0000024bbd1af650_0 .net8 "gnd", 0 0, L_0000024bbd335520;  1 drivers, strength-aware
v0000024bbd1ada30_0 .net8 "out", 0 0, RS_0000024bbd0e22f8;  alias, 2 drivers, strength-aware
v0000024bbd1af8d0_0 .net8 "pwr", 0 0, L_0000024bbd3354b0;  1 drivers, strength-aware
S_0000024bbd1ce880 .scope module, "and_gate4" "and_gate" 3 194, 3 29 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1adad0_0 .net8 "a", 0 0, RS_0000024bbd0e0528;  alias, 2 drivers, strength-aware
v0000024bbd1ade90_0 .net "b", 0 0, L_0000024bbd2c2690;  alias, 1 drivers
RS_0000024bbd0e24d8 .resolv tri, L_0000024bbd3c60c0, L_0000024bbd3c5cd0, L_0000024bbd3c58e0;
v0000024bbd1ae930_0 .net8 "nand_out", 0 0, RS_0000024bbd0e24d8;  3 drivers, strength-aware
v0000024bbd1ad670_0 .net8 "out", 0 0, RS_0000024bbd0e25f8;  alias, 2 drivers, strength-aware
S_0000024bbd1cf500 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1ce880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335050 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c60c0 .functor PMOS 1, L_0000024bbd335050, RS_0000024bbd0e0528, C4<0>, C4<0>;
L_0000024bbd3c5cd0 .functor PMOS 1, L_0000024bbd335050, L_0000024bbd2c2690, C4<0>, C4<0>;
L_0000024bbd3345d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c59c0 .functor NMOS 1, L_0000024bbd3345d0, L_0000024bbd2c2690, C4<0>, C4<0>;
L_0000024bbd3c58e0 .functor NMOS 1, L_0000024bbd3c59c0, RS_0000024bbd0e0528, C4<0>, C4<0>;
v0000024bbd1aeed0_0 .net8 "a", 0 0, RS_0000024bbd0e0528;  alias, 2 drivers, strength-aware
v0000024bbd1ad850_0 .net "b", 0 0, L_0000024bbd2c2690;  alias, 1 drivers
v0000024bbd1adc10_0 .net8 "gnd", 0 0, L_0000024bbd3345d0;  1 drivers, strength-aware
v0000024bbd1af3d0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c59c0;  1 drivers, strength-aware
v0000024bbd1af510_0 .net8 "out", 0 0, RS_0000024bbd0e24d8;  alias, 3 drivers, strength-aware
v0000024bbd1aec50_0 .net8 "pwr", 0 0, L_0000024bbd335050;  1 drivers, strength-aware
S_0000024bbd1cfb40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1ce880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3367f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5170 .functor PMOS 1, L_0000024bbd3367f0, RS_0000024bbd0e24d8, C4<0>, C4<0>;
L_0000024bbd3362b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4b50 .functor NMOS 1, L_0000024bbd3362b0, RS_0000024bbd0e24d8, C4<0>, C4<0>;
v0000024bbd1addf0_0 .net8 "a", 0 0, RS_0000024bbd0e24d8;  alias, 3 drivers, strength-aware
v0000024bbd1ae110_0 .net8 "gnd", 0 0, L_0000024bbd3362b0;  1 drivers, strength-aware
v0000024bbd1ad8f0_0 .net8 "out", 0 0, RS_0000024bbd0e25f8;  alias, 2 drivers, strength-aware
v0000024bbd1add50_0 .net8 "pwr", 0 0, L_0000024bbd3367f0;  1 drivers, strength-aware
S_0000024bbd1cc490 .scope module, "and_gate5" "and_gate" 3 200, 3 29 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ae570_0 .net8 "a", 0 0, RS_0000024bbd0e0bb8;  alias, 2 drivers, strength-aware
v0000024bbd1adf30_0 .net "b", 0 0, L_0000024bbd2c1330;  alias, 1 drivers
RS_0000024bbd0e27d8 .resolv tri, L_0000024bbd3c5e20, L_0000024bbd3c5560, L_0000024bbd3c5720;
v0000024bbd1af970_0 .net8 "nand_out", 0 0, RS_0000024bbd0e27d8;  3 drivers, strength-aware
v0000024bbd1ae250_0 .net8 "out", 0 0, RS_0000024bbd0e28f8;  alias, 2 drivers, strength-aware
S_0000024bbd1cb810 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1cc490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335d00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5e20 .functor PMOS 1, L_0000024bbd335d00, RS_0000024bbd0e0bb8, C4<0>, C4<0>;
L_0000024bbd3c5560 .functor PMOS 1, L_0000024bbd335d00, L_0000024bbd2c1330, C4<0>, C4<0>;
L_0000024bbd336390 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c55d0 .functor NMOS 1, L_0000024bbd336390, L_0000024bbd2c1330, C4<0>, C4<0>;
L_0000024bbd3c5720 .functor NMOS 1, L_0000024bbd3c55d0, RS_0000024bbd0e0bb8, C4<0>, C4<0>;
v0000024bbd1ae430_0 .net8 "a", 0 0, RS_0000024bbd0e0bb8;  alias, 2 drivers, strength-aware
v0000024bbd1ad490_0 .net "b", 0 0, L_0000024bbd2c1330;  alias, 1 drivers
v0000024bbd1ae9d0_0 .net8 "gnd", 0 0, L_0000024bbd336390;  1 drivers, strength-aware
v0000024bbd1ae4d0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c55d0;  1 drivers, strength-aware
v0000024bbd1adcb0_0 .net8 "out", 0 0, RS_0000024bbd0e27d8;  alias, 3 drivers, strength-aware
v0000024bbd1aecf0_0 .net8 "pwr", 0 0, L_0000024bbd335d00;  1 drivers, strength-aware
S_0000024bbd1d0180 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1cc490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd335980 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5790 .functor PMOS 1, L_0000024bbd335980, RS_0000024bbd0e27d8, C4<0>, C4<0>;
L_0000024bbd336e80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c5800 .functor NMOS 1, L_0000024bbd336e80, RS_0000024bbd0e27d8, C4<0>, C4<0>;
v0000024bbd1af470_0 .net8 "a", 0 0, RS_0000024bbd0e27d8;  alias, 3 drivers, strength-aware
v0000024bbd1ae1b0_0 .net8 "gnd", 0 0, L_0000024bbd336e80;  1 drivers, strength-aware
v0000024bbd1adb70_0 .net8 "out", 0 0, RS_0000024bbd0e28f8;  alias, 2 drivers, strength-aware
v0000024bbd1ae610_0 .net8 "pwr", 0 0, L_0000024bbd335980;  1 drivers, strength-aware
S_0000024bbd1ceec0 .scope module, "and_gate6" "and_gate" 3 206, 3 29 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ad3f0_0 .net8 "a", 0 0, RS_0000024bbd0e1278;  alias, 2 drivers, strength-aware
v0000024bbd1af6f0_0 .net "b", 0 0, L_0000024bbd2c2910;  alias, 1 drivers
RS_0000024bbd0e2ad8 .resolv tri, L_0000024bbd3c7cc0, L_0000024bbd3c7c50, L_0000024bbd3c7470;
v0000024bbd1af0b0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e2ad8;  3 drivers, strength-aware
v0000024bbd1ad530_0 .net8 "out", 0 0, RS_0000024bbd0e2bf8;  alias, 2 drivers, strength-aware
S_0000024bbd1cd750 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1ceec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336470 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7cc0 .functor PMOS 1, L_0000024bbd336470, RS_0000024bbd0e1278, C4<0>, C4<0>;
L_0000024bbd3c7c50 .functor PMOS 1, L_0000024bbd336470, L_0000024bbd2c2910, C4<0>, C4<0>;
L_0000024bbd336be0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c75c0 .functor NMOS 1, L_0000024bbd336be0, L_0000024bbd2c2910, C4<0>, C4<0>;
L_0000024bbd3c7470 .functor NMOS 1, L_0000024bbd3c75c0, RS_0000024bbd0e1278, C4<0>, C4<0>;
v0000024bbd1ae6b0_0 .net8 "a", 0 0, RS_0000024bbd0e1278;  alias, 2 drivers, strength-aware
v0000024bbd1aed90_0 .net "b", 0 0, L_0000024bbd2c2910;  alias, 1 drivers
v0000024bbd1ae750_0 .net8 "gnd", 0 0, L_0000024bbd336be0;  1 drivers, strength-aware
v0000024bbd1ad2b0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c75c0;  1 drivers, strength-aware
v0000024bbd1ad210_0 .net8 "out", 0 0, RS_0000024bbd0e2ad8;  alias, 3 drivers, strength-aware
v0000024bbd1aee30_0 .net8 "pwr", 0 0, L_0000024bbd336470;  1 drivers, strength-aware
S_0000024bbd1cbb30 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1ceec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd336f60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7010 .functor PMOS 1, L_0000024bbd336f60, RS_0000024bbd0e2ad8, C4<0>, C4<0>;
L_0000024bbd337200 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6670 .functor NMOS 1, L_0000024bbd337200, RS_0000024bbd0e2ad8, C4<0>, C4<0>;
v0000024bbd1aef70_0 .net8 "a", 0 0, RS_0000024bbd0e2ad8;  alias, 3 drivers, strength-aware
v0000024bbd1ad350_0 .net8 "gnd", 0 0, L_0000024bbd337200;  1 drivers, strength-aware
v0000024bbd1af010_0 .net8 "out", 0 0, RS_0000024bbd0e2bf8;  alias, 2 drivers, strength-aware
v0000024bbd1af5b0_0 .net8 "pwr", 0 0, L_0000024bbd336f60;  1 drivers, strength-aware
S_0000024bbd1d0e00 .scope module, "and_gate7" "and_gate" 3 212, 3 29 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b1810_0 .net8 "a", 0 0, RS_0000024bbd0e1938;  alias, 2 drivers, strength-aware
v0000024bbd1afab0_0 .net "b", 0 0, L_0000024bbd2c1470;  alias, 1 drivers
RS_0000024bbd0e2dd8 .resolv tri, L_0000024bbd3c71d0, L_0000024bbd3c7240, L_0000024bbd3c6ad0;
v0000024bbd1b1090_0 .net8 "nand_out", 0 0, RS_0000024bbd0e2dd8;  3 drivers, strength-aware
v0000024bbd1b11d0_0 .net8 "out", 0 0, RS_0000024bbd0e2ef8;  alias, 2 drivers, strength-aware
S_0000024bbd1cd2a0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335c90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c71d0 .functor PMOS 1, L_0000024bbd335c90, RS_0000024bbd0e1938, C4<0>, C4<0>;
L_0000024bbd3c7240 .functor PMOS 1, L_0000024bbd335c90, L_0000024bbd2c1470, C4<0>, C4<0>;
L_0000024bbd3364e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6fa0 .functor NMOS 1, L_0000024bbd3364e0, L_0000024bbd2c1470, C4<0>, C4<0>;
L_0000024bbd3c6ad0 .functor NMOS 1, L_0000024bbd3c6fa0, RS_0000024bbd0e1938, C4<0>, C4<0>;
v0000024bbd1af1f0_0 .net8 "a", 0 0, RS_0000024bbd0e1938;  alias, 2 drivers, strength-aware
v0000024bbd1af790_0 .net "b", 0 0, L_0000024bbd2c1470;  alias, 1 drivers
v0000024bbd1af290_0 .net8 "gnd", 0 0, L_0000024bbd3364e0;  1 drivers, strength-aware
v0000024bbd1ad710_0 .net8 "nmos1_out", 0 0, L_0000024bbd3c6fa0;  1 drivers, strength-aware
v0000024bbd1b0e10_0 .net8 "out", 0 0, RS_0000024bbd0e2dd8;  alias, 3 drivers, strength-aware
v0000024bbd1b0eb0_0 .net8 "pwr", 0 0, L_0000024bbd335c90;  1 drivers, strength-aware
S_0000024bbd1d0f90 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d0e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3368d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7780 .functor PMOS 1, L_0000024bbd3368d0, RS_0000024bbd0e2dd8, C4<0>, C4<0>;
L_0000024bbd336e10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7a90 .functor NMOS 1, L_0000024bbd336e10, RS_0000024bbd0e2dd8, C4<0>, C4<0>;
v0000024bbd1b1130_0 .net8 "a", 0 0, RS_0000024bbd0e2dd8;  alias, 3 drivers, strength-aware
v0000024bbd1b0f50_0 .net8 "gnd", 0 0, L_0000024bbd336e10;  1 drivers, strength-aware
v0000024bbd1b0690_0 .net8 "out", 0 0, RS_0000024bbd0e2ef8;  alias, 2 drivers, strength-aware
v0000024bbd1b16d0_0 .net8 "pwr", 0 0, L_0000024bbd3368d0;  1 drivers, strength-aware
S_0000024bbd1cf1e0 .scope module, "not_gate1" "not_gate" 3 168, 3 1 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd334790 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3960 .functor PMOS 1, L_0000024bbd334790, L_0000024bbd2c3090, C4<0>, C4<0>;
L_0000024bbd3342c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4060 .functor NMOS 1, L_0000024bbd3342c0, L_0000024bbd2c3090, C4<0>, C4<0>;
v0000024bbd1b1d10_0 .net "a", 0 0, L_0000024bbd2c3090;  1 drivers
v0000024bbd1b0b90_0 .net8 "gnd", 0 0, L_0000024bbd3342c0;  1 drivers, strength-aware
v0000024bbd1b20d0_0 .net8 "out", 0 0, RS_0000024bbd0dec68;  alias, 2 drivers, strength-aware
v0000024bbd1b1270_0 .net8 "pwr", 0 0, L_0000024bbd334790;  1 drivers, strength-aware
S_0000024bbd1ccad0 .scope module, "not_gate2" "not_gate" 3 169, 3 1 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3350c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3810 .functor PMOS 1, L_0000024bbd3350c0, L_0000024bbd2c2190, C4<0>, C4<0>;
L_0000024bbd3346b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c2f50 .functor NMOS 1, L_0000024bbd3346b0, L_0000024bbd2c2190, C4<0>, C4<0>;
v0000024bbd1b1310_0 .net "a", 0 0, L_0000024bbd2c2190;  1 drivers
v0000024bbd1b13b0_0 .net8 "gnd", 0 0, L_0000024bbd3346b0;  1 drivers, strength-aware
v0000024bbd1b07d0_0 .net8 "out", 0 0, RS_0000024bbd0dec98;  alias, 2 drivers, strength-aware
v0000024bbd1affb0_0 .net8 "pwr", 0 0, L_0000024bbd3350c0;  1 drivers, strength-aware
S_0000024bbd1cd5c0 .scope module, "not_gate3" "not_gate" 3 170, 3 1 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd335360 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c4290 .functor PMOS 1, L_0000024bbd335360, L_0000024bbd2c2870, C4<0>, C4<0>;
L_0000024bbd334800 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c3500 .functor NMOS 1, L_0000024bbd334800, L_0000024bbd2c2870, C4<0>, C4<0>;
v0000024bbd1b0050_0 .net "a", 0 0, L_0000024bbd2c2870;  1 drivers
v0000024bbd1b0a50_0 .net8 "gnd", 0 0, L_0000024bbd334800;  1 drivers, strength-aware
v0000024bbd1b0c30_0 .net8 "out", 0 0, RS_0000024bbd0def98;  alias, 2 drivers, strength-aware
v0000024bbd1b1630_0 .net8 "pwr", 0 0, L_0000024bbd335360;  1 drivers, strength-aware
S_0000024bbd1d04a0 .scope module, "or_gate1" "or_gate" 3 218, 3 54 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b1770_0 .net8 "a", 0 0, RS_0000024bbd0e1cf8;  alias, 2 drivers, strength-aware
v0000024bbd1b00f0_0 .net8 "b", 0 0, RS_0000024bbd0e1ff8;  alias, 2 drivers, strength-aware
RS_0000024bbd0e3348 .resolv tri, L_0000024bbd3c6910, L_0000024bbd3c72b0, L_0000024bbd3c6210;
v0000024bbd1b0870_0 .net8 "nor_out", 0 0, RS_0000024bbd0e3348;  3 drivers, strength-aware
v0000024bbd1b1f90_0 .net8 "out", 0 0, RS_0000024bbd0e3498;  alias, 2 drivers, strength-aware
S_0000024bbd1ccc60 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1d04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd337040 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c79b0 .functor PMOS 1, L_0000024bbd337040, RS_0000024bbd0e1cf8, C4<0>, C4<0>;
L_0000024bbd3c6910 .functor PMOS 1, L_0000024bbd3c79b0, RS_0000024bbd0e1ff8, C4<0>, C4<0>;
L_0000024bbd337350 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c72b0 .functor NMOS 1, L_0000024bbd337350, RS_0000024bbd0e1cf8, C4<0>, C4<0>;
L_0000024bbd3c6210 .functor NMOS 1, L_0000024bbd337350, RS_0000024bbd0e1ff8, C4<0>, C4<0>;
v0000024bbd1b04b0_0 .net8 "a", 0 0, RS_0000024bbd0e1cf8;  alias, 2 drivers, strength-aware
v0000024bbd1b0910_0 .net8 "b", 0 0, RS_0000024bbd0e1ff8;  alias, 2 drivers, strength-aware
v0000024bbd1b1450_0 .net8 "gnd", 0 0, L_0000024bbd337350;  1 drivers, strength-aware
v0000024bbd1b1db0_0 .net8 "out", 0 0, RS_0000024bbd0e3348;  alias, 3 drivers, strength-aware
v0000024bbd1b1c70_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c79b0;  1 drivers, strength-aware
v0000024bbd1b0410_0 .net8 "pwr", 0 0, L_0000024bbd337040;  1 drivers, strength-aware
S_0000024bbd1cbcc0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1d04a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd336550 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6de0 .functor PMOS 1, L_0000024bbd336550, RS_0000024bbd0e3348, C4<0>, C4<0>;
L_0000024bbd336780 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c77f0 .functor NMOS 1, L_0000024bbd336780, RS_0000024bbd0e3348, C4<0>, C4<0>;
v0000024bbd1b1590_0 .net8 "a", 0 0, RS_0000024bbd0e3348;  alias, 3 drivers, strength-aware
v0000024bbd1b14f0_0 .net8 "gnd", 0 0, L_0000024bbd336780;  1 drivers, strength-aware
v0000024bbd1b0550_0 .net8 "out", 0 0, RS_0000024bbd0e3498;  alias, 2 drivers, strength-aware
v0000024bbd1b0ff0_0 .net8 "pwr", 0 0, L_0000024bbd336550;  1 drivers, strength-aware
S_0000024bbd1cd8e0 .scope module, "or_gate2" "or_gate" 3 219, 3 54 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b1bd0_0 .net8 "a", 0 0, RS_0000024bbd0e3498;  alias, 2 drivers, strength-aware
v0000024bbd1b0190_0 .net8 "b", 0 0, RS_0000024bbd0e22f8;  alias, 2 drivers, strength-aware
RS_0000024bbd0e3618 .resolv tri, L_0000024bbd3c6f30, L_0000024bbd3c74e0, L_0000024bbd3c6520;
v0000024bbd1b0730_0 .net8 "nor_out", 0 0, RS_0000024bbd0e3618;  3 drivers, strength-aware
v0000024bbd1afb50_0 .net8 "out", 0 0, RS_0000024bbd0e3768;  alias, 2 drivers, strength-aware
S_0000024bbd1ceba0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1cd8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336160 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6830 .functor PMOS 1, L_0000024bbd336160, RS_0000024bbd0e3498, C4<0>, C4<0>;
L_0000024bbd3c6f30 .functor PMOS 1, L_0000024bbd3c6830, RS_0000024bbd0e22f8, C4<0>, C4<0>;
L_0000024bbd336940 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c74e0 .functor NMOS 1, L_0000024bbd336940, RS_0000024bbd0e3498, C4<0>, C4<0>;
L_0000024bbd3c6520 .functor NMOS 1, L_0000024bbd336940, RS_0000024bbd0e22f8, C4<0>, C4<0>;
v0000024bbd1b18b0_0 .net8 "a", 0 0, RS_0000024bbd0e3498;  alias, 2 drivers, strength-aware
v0000024bbd1b2170_0 .net8 "b", 0 0, RS_0000024bbd0e22f8;  alias, 2 drivers, strength-aware
v0000024bbd1afa10_0 .net8 "gnd", 0 0, L_0000024bbd336940;  1 drivers, strength-aware
v0000024bbd1b1950_0 .net8 "out", 0 0, RS_0000024bbd0e3618;  alias, 3 drivers, strength-aware
v0000024bbd1b05f0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c6830;  1 drivers, strength-aware
v0000024bbd1b19f0_0 .net8 "pwr", 0 0, L_0000024bbd336160;  1 drivers, strength-aware
S_0000024bbd1cdf20 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1cd8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd335a60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6c20 .functor PMOS 1, L_0000024bbd335a60, RS_0000024bbd0e3618, C4<0>, C4<0>;
L_0000024bbd335910 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7b00 .functor NMOS 1, L_0000024bbd335910, RS_0000024bbd0e3618, C4<0>, C4<0>;
v0000024bbd1afdd0_0 .net8 "a", 0 0, RS_0000024bbd0e3618;  alias, 3 drivers, strength-aware
v0000024bbd1b1a90_0 .net8 "gnd", 0 0, L_0000024bbd335910;  1 drivers, strength-aware
v0000024bbd1b02d0_0 .net8 "out", 0 0, RS_0000024bbd0e3768;  alias, 2 drivers, strength-aware
v0000024bbd1b1b30_0 .net8 "pwr", 0 0, L_0000024bbd335a60;  1 drivers, strength-aware
S_0000024bbd1cf050 .scope module, "or_gate3" "or_gate" 3 220, 3 54 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1aff10_0 .net8 "a", 0 0, RS_0000024bbd0e3768;  alias, 2 drivers, strength-aware
v0000024bbd1b0d70_0 .net8 "b", 0 0, RS_0000024bbd0e25f8;  alias, 2 drivers, strength-aware
RS_0000024bbd0e38e8 .resolv tri, L_0000024bbd3c7a20, L_0000024bbd3c6280, L_0000024bbd3c7b70;
v0000024bbd1b0230_0 .net8 "nor_out", 0 0, RS_0000024bbd0e38e8;  3 drivers, strength-aware
v0000024bbd1b0370_0 .net8 "out", 0 0, RS_0000024bbd0e3a38;  alias, 2 drivers, strength-aware
S_0000024bbd1ce3d0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1cf050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335c20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7860 .functor PMOS 1, L_0000024bbd335c20, RS_0000024bbd0e3768, C4<0>, C4<0>;
L_0000024bbd3c7a20 .functor PMOS 1, L_0000024bbd3c7860, RS_0000024bbd0e25f8, C4<0>, C4<0>;
L_0000024bbd335b40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6280 .functor NMOS 1, L_0000024bbd335b40, RS_0000024bbd0e3768, C4<0>, C4<0>;
L_0000024bbd3c7b70 .functor NMOS 1, L_0000024bbd335b40, RS_0000024bbd0e25f8, C4<0>, C4<0>;
v0000024bbd1b2030_0 .net8 "a", 0 0, RS_0000024bbd0e3768;  alias, 2 drivers, strength-aware
v0000024bbd1b1e50_0 .net8 "b", 0 0, RS_0000024bbd0e25f8;  alias, 2 drivers, strength-aware
v0000024bbd1b09b0_0 .net8 "gnd", 0 0, L_0000024bbd335b40;  1 drivers, strength-aware
v0000024bbd1b1ef0_0 .net8 "out", 0 0, RS_0000024bbd0e38e8;  alias, 3 drivers, strength-aware
v0000024bbd1afbf0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c7860;  1 drivers, strength-aware
v0000024bbd1b0af0_0 .net8 "pwr", 0 0, L_0000024bbd335c20;  1 drivers, strength-aware
S_0000024bbd1cda70 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1cf050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3373c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6130 .functor PMOS 1, L_0000024bbd3373c0, RS_0000024bbd0e38e8, C4<0>, C4<0>;
L_0000024bbd3369b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6980 .functor NMOS 1, L_0000024bbd3369b0, RS_0000024bbd0e38e8, C4<0>, C4<0>;
v0000024bbd1afc90_0 .net8 "a", 0 0, RS_0000024bbd0e38e8;  alias, 3 drivers, strength-aware
v0000024bbd1b0cd0_0 .net8 "gnd", 0 0, L_0000024bbd3369b0;  1 drivers, strength-aware
v0000024bbd1afd30_0 .net8 "out", 0 0, RS_0000024bbd0e3a38;  alias, 2 drivers, strength-aware
v0000024bbd1afe70_0 .net8 "pwr", 0 0, L_0000024bbd3373c0;  1 drivers, strength-aware
S_0000024bbd1cdc00 .scope module, "or_gate4" "or_gate" 3 221, 3 54 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b37f0_0 .net8 "a", 0 0, RS_0000024bbd0e3a38;  alias, 2 drivers, strength-aware
v0000024bbd1b3890_0 .net8 "b", 0 0, RS_0000024bbd0e28f8;  alias, 2 drivers, strength-aware
RS_0000024bbd0e3bb8 .resolv tri, L_0000024bbd3c7320, L_0000024bbd3c6c90, L_0000024bbd3c6e50;
v0000024bbd1b3390_0 .net8 "nor_out", 0 0, RS_0000024bbd0e3bb8;  3 drivers, strength-aware
v0000024bbd1b41f0_0 .net8 "out", 0 0, RS_0000024bbd0e3d08;  alias, 2 drivers, strength-aware
S_0000024bbd1d07c0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1cdc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd335de0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c62f0 .functor PMOS 1, L_0000024bbd335de0, RS_0000024bbd0e3a38, C4<0>, C4<0>;
L_0000024bbd3c7320 .functor PMOS 1, L_0000024bbd3c62f0, RS_0000024bbd0e28f8, C4<0>, C4<0>;
L_0000024bbd3370b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6c90 .functor NMOS 1, L_0000024bbd3370b0, RS_0000024bbd0e3a38, C4<0>, C4<0>;
L_0000024bbd3c6e50 .functor NMOS 1, L_0000024bbd3370b0, RS_0000024bbd0e28f8, C4<0>, C4<0>;
v0000024bbd1b2c10_0 .net8 "a", 0 0, RS_0000024bbd0e3a38;  alias, 2 drivers, strength-aware
v0000024bbd1b4330_0 .net8 "b", 0 0, RS_0000024bbd0e28f8;  alias, 2 drivers, strength-aware
v0000024bbd1b2f30_0 .net8 "gnd", 0 0, L_0000024bbd3370b0;  1 drivers, strength-aware
v0000024bbd1b3930_0 .net8 "out", 0 0, RS_0000024bbd0e3bb8;  alias, 3 drivers, strength-aware
v0000024bbd1b3c50_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c62f0;  1 drivers, strength-aware
v0000024bbd1b3ed0_0 .net8 "pwr", 0 0, L_0000024bbd335de0;  1 drivers, strength-aware
S_0000024bbd1d1120 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1cdc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd335ec0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c63d0 .functor PMOS 1, L_0000024bbd335ec0, RS_0000024bbd0e3bb8, C4<0>, C4<0>;
L_0000024bbd336a20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c6440 .functor NMOS 1, L_0000024bbd336a20, RS_0000024bbd0e3bb8, C4<0>, C4<0>;
v0000024bbd1b27b0_0 .net8 "a", 0 0, RS_0000024bbd0e3bb8;  alias, 3 drivers, strength-aware
v0000024bbd1b2d50_0 .net8 "gnd", 0 0, L_0000024bbd336a20;  1 drivers, strength-aware
v0000024bbd1b28f0_0 .net8 "out", 0 0, RS_0000024bbd0e3d08;  alias, 2 drivers, strength-aware
v0000024bbd1b4010_0 .net8 "pwr", 0 0, L_0000024bbd335ec0;  1 drivers, strength-aware
S_0000024bbd1cbe50 .scope module, "or_gate5" "or_gate" 3 222, 3 54 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b4150_0 .net8 "a", 0 0, RS_0000024bbd0e3d08;  alias, 2 drivers, strength-aware
v0000024bbd1b4290_0 .net8 "b", 0 0, RS_0000024bbd0e2bf8;  alias, 2 drivers, strength-aware
RS_0000024bbd0e3e88 .resolv tri, L_0000024bbd3c67c0, L_0000024bbd3c69f0, L_0000024bbd3c6590;
v0000024bbd1b3110_0 .net8 "nor_out", 0 0, RS_0000024bbd0e3e88;  3 drivers, strength-aware
v0000024bbd1b43d0_0 .net8 "out", 0 0, RS_0000024bbd0e3fd8;  alias, 2 drivers, strength-aware
S_0000024bbd1ce560 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1cbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336a90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c64b0 .functor PMOS 1, L_0000024bbd336a90, RS_0000024bbd0e3d08, C4<0>, C4<0>;
L_0000024bbd3c67c0 .functor PMOS 1, L_0000024bbd3c64b0, RS_0000024bbd0e2bf8, C4<0>, C4<0>;
L_0000024bbd3365c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c69f0 .functor NMOS 1, L_0000024bbd3365c0, RS_0000024bbd0e3d08, C4<0>, C4<0>;
L_0000024bbd3c6590 .functor NMOS 1, L_0000024bbd3365c0, RS_0000024bbd0e2bf8, C4<0>, C4<0>;
v0000024bbd1b3cf0_0 .net8 "a", 0 0, RS_0000024bbd0e3d08;  alias, 2 drivers, strength-aware
v0000024bbd1b3f70_0 .net8 "b", 0 0, RS_0000024bbd0e2bf8;  alias, 2 drivers, strength-aware
v0000024bbd1b2cb0_0 .net8 "gnd", 0 0, L_0000024bbd3365c0;  1 drivers, strength-aware
v0000024bbd1b3d90_0 .net8 "out", 0 0, RS_0000024bbd0e3e88;  alias, 3 drivers, strength-aware
v0000024bbd1b48d0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c64b0;  1 drivers, strength-aware
v0000024bbd1b22b0_0 .net8 "pwr", 0 0, L_0000024bbd336a90;  1 drivers, strength-aware
S_0000024bbd1d1440 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1cbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd336b70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7e80 .functor PMOS 1, L_0000024bbd336b70, RS_0000024bbd0e3e88, C4<0>, C4<0>;
L_0000024bbd337430 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7ef0 .functor NMOS 1, L_0000024bbd337430, RS_0000024bbd0e3e88, C4<0>, C4<0>;
v0000024bbd1b40b0_0 .net8 "a", 0 0, RS_0000024bbd0e3e88;  alias, 3 drivers, strength-aware
v0000024bbd1b2850_0 .net8 "gnd", 0 0, L_0000024bbd337430;  1 drivers, strength-aware
v0000024bbd1b3250_0 .net8 "out", 0 0, RS_0000024bbd0e3fd8;  alias, 2 drivers, strength-aware
v0000024bbd1b3430_0 .net8 "pwr", 0 0, L_0000024bbd336b70;  1 drivers, strength-aware
S_0000024bbd1cb1d0 .scope module, "or_gate6" "or_gate" 3 223, 3 54 0, S_0000024bbd198910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b2e90_0 .net8 "a", 0 0, RS_0000024bbd0e3fd8;  alias, 2 drivers, strength-aware
v0000024bbd1b31b0_0 .net8 "b", 0 0, RS_0000024bbd0e2ef8;  alias, 2 drivers, strength-aware
RS_0000024bbd0e4158 .resolv tri, L_0000024bbd3c7fd0, L_0000024bbd3c7e10, L_0000024bbd3c7f60;
v0000024bbd1b4650_0 .net8 "nor_out", 0 0, RS_0000024bbd0e4158;  3 drivers, strength-aware
v0000024bbd1b34d0_0 .net8 "out", 0 0, RS_0000024bbd0e42a8;  alias, 2 drivers, strength-aware
S_0000024bbd1cf370 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1cb1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd336c50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7da0 .functor PMOS 1, L_0000024bbd336c50, RS_0000024bbd0e3fd8, C4<0>, C4<0>;
L_0000024bbd3c7fd0 .functor PMOS 1, L_0000024bbd3c7da0, RS_0000024bbd0e2ef8, C4<0>, C4<0>;
L_0000024bbd335fa0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7e10 .functor NMOS 1, L_0000024bbd335fa0, RS_0000024bbd0e3fd8, C4<0>, C4<0>;
L_0000024bbd3c7f60 .functor NMOS 1, L_0000024bbd335fa0, RS_0000024bbd0e2ef8, C4<0>, C4<0>;
v0000024bbd1b4470_0 .net8 "a", 0 0, RS_0000024bbd0e3fd8;  alias, 2 drivers, strength-aware
v0000024bbd1b2df0_0 .net8 "b", 0 0, RS_0000024bbd0e2ef8;  alias, 2 drivers, strength-aware
v0000024bbd1b2b70_0 .net8 "gnd", 0 0, L_0000024bbd335fa0;  1 drivers, strength-aware
v0000024bbd1b2670_0 .net8 "out", 0 0, RS_0000024bbd0e4158;  alias, 3 drivers, strength-aware
v0000024bbd1b2350_0 .net8 "pmos1_out", 0 0, L_0000024bbd3c7da0;  1 drivers, strength-aware
v0000024bbd1b3e30_0 .net8 "pwr", 0 0, L_0000024bbd336c50;  1 drivers, strength-aware
S_0000024bbd1ce0b0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1cb1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd336240 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3c7d30 .functor PMOS 1, L_0000024bbd336240, RS_0000024bbd0e4158, C4<0>, C4<0>;
L_0000024bbd336010 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1180 .functor NMOS 1, L_0000024bbd336010, RS_0000024bbd0e4158, C4<0>, C4<0>;
v0000024bbd1b39d0_0 .net8 "a", 0 0, RS_0000024bbd0e4158;  alias, 3 drivers, strength-aware
v0000024bbd1b4510_0 .net8 "gnd", 0 0, L_0000024bbd336010;  1 drivers, strength-aware
v0000024bbd1b45b0_0 .net8 "out", 0 0, RS_0000024bbd0e42a8;  alias, 2 drivers, strength-aware
v0000024bbd1b2210_0 .net8 "pwr", 0 0, L_0000024bbd336240;  1 drivers, strength-aware
S_0000024bbd1ce240 .scope module, "multiplexor3" "multiplexor" 3 233, 3 166 0, S_0000024bbd18b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 3 "control";
    .port_info 9 /OUTPUT 1 "result";
RS_0000024bbd0e72d8 .resolv tri, L_0000024bbd3d3330, L_0000024bbd3d2300;
v0000024bbd1e1900_0 .net8 "ABnC", 0 0, RS_0000024bbd0e72d8;  2 drivers, strength-aware
RS_0000024bbd0e6c18 .resolv tri, L_0000024bbd3d2b50, L_0000024bbd3d1ce0;
v0000024bbd1e19a0_0 .net8 "AnBC", 0 0, RS_0000024bbd0e6c18;  2 drivers, strength-aware
RS_0000024bbd0e6558 .resolv tri, L_0000024bbd3d3410, L_0000024bbd3d2fb0;
v0000024bbd1dfba0_0 .net8 "AnBnC", 0 0, RS_0000024bbd0e6558;  2 drivers, strength-aware
RS_0000024bbd0e8e38 .resolv tri, L_0000024bbd3d4d00, L_0000024bbd3d3f70;
v0000024bbd1e14a0_0 .net8 "a1", 0 0, RS_0000024bbd0e8e38;  2 drivers, strength-aware
RS_0000024bbd0e9108 .resolv tri, L_0000024bbd3d4fa0, L_0000024bbd3d3fe0;
v0000024bbd1e17c0_0 .net8 "a2", 0 0, RS_0000024bbd0e9108;  2 drivers, strength-aware
RS_0000024bbd0e93d8 .resolv tri, L_0000024bbd3d3640, L_0000024bbd3d4c20;
v0000024bbd1e0460_0 .net8 "a3", 0 0, RS_0000024bbd0e93d8;  2 drivers, strength-aware
RS_0000024bbd0e96a8 .resolv tri, L_0000024bbd3d4ad0, L_0000024bbd3d40c0;
v0000024bbd1e2080_0 .net8 "a4", 0 0, RS_0000024bbd0e96a8;  2 drivers, strength-aware
RS_0000024bbd0e9978 .resolv tri, L_0000024bbd3d3b10, L_0000024bbd3d4600;
v0000024bbd1dfe20_0 .net8 "a5", 0 0, RS_0000024bbd0e9978;  2 drivers, strength-aware
v0000024bbd1e1a40_0 .net "control", 2 0, v0000024bbd2be630_0;  alias, 1 drivers
v0000024bbd1e0320_0 .net "d0", 0 0, L_0000024bbd2c3810;  1 drivers
v0000024bbd1e0a00_0 .net "d1", 0 0, L_0000024bbd2c1790;  1 drivers
v0000024bbd1e1860_0 .net "d2", 0 0, L_0000024bbd2c3c70;  1 drivers
v0000024bbd1e0640_0 .net "d3", 0 0, L_0000024bbd2c45d0;  1 drivers
v0000024bbd1e1540_0 .net "d4", 0 0, L_0000024bbd2c3bd0;  1 drivers
v0000024bbd1e01e0_0 .net "d5", 0 0, L_0000024bbd2c3e50;  1 drivers
v0000024bbd1e05a0_0 .net "d6", 0 0, L_0000024bbd2c5d90;  1 drivers
v0000024bbd1e2120_0 .net "d7", 0 0, L_0000024bbd2c5f70;  1 drivers
RS_0000024bbd0e5ec8 .resolv tri, L_0000024bbd3d28b0, L_0000024bbd3d27d0;
v0000024bbd1e1ae0_0 .net8 "nABC", 0 0, RS_0000024bbd0e5ec8;  2 drivers, strength-aware
RS_0000024bbd0e5808 .resolv tri, L_0000024bbd3d0fc0, L_0000024bbd3d1030;
v0000024bbd1e06e0_0 .net8 "nABnC", 0 0, RS_0000024bbd0e5808;  2 drivers, strength-aware
RS_0000024bbd0e5178 .resolv tri, L_0000024bbd3d0620, L_0000024bbd3d1810;
v0000024bbd1e21c0_0 .net8 "nAnBC", 0 0, RS_0000024bbd0e5178;  2 drivers, strength-aware
RS_0000024bbd0e4ae8 .resolv tri, L_0000024bbd3d0cb0, L_0000024bbd3d0bd0;
v0000024bbd1e0500_0 .net8 "nAnBnC", 0 0, RS_0000024bbd0e4ae8;  2 drivers, strength-aware
RS_0000024bbd0e4608 .resolv tri, L_0000024bbd3d0d20, L_0000024bbd3d11f0;
v0000024bbd1e1e00_0 .net8 "notA", 0 0, RS_0000024bbd0e4608;  2 drivers, strength-aware
RS_0000024bbd0e4638 .resolv tri, L_0000024bbd3d0c40, L_0000024bbd3d0380;
v0000024bbd1e1b80_0 .net8 "notB", 0 0, RS_0000024bbd0e4638;  2 drivers, strength-aware
RS_0000024bbd0e4938 .resolv tri, L_0000024bbd3d1260, L_0000024bbd3d08c0;
v0000024bbd1e1ea0_0 .net8 "notC", 0 0, RS_0000024bbd0e4938;  2 drivers, strength-aware
RS_0000024bbd0e7698 .resolv tri, L_0000024bbd3d04d0, L_0000024bbd3d0e70;
v0000024bbd1dfa60_0 .net8 "r0", 0 0, RS_0000024bbd0e7698;  2 drivers, strength-aware
RS_0000024bbd0e7998 .resolv tri, L_0000024bbd3d0f50, L_0000024bbd3d0930;
v0000024bbd1dfb00_0 .net8 "r1", 0 0, RS_0000024bbd0e7998;  2 drivers, strength-aware
RS_0000024bbd0e7c98 .resolv tri, L_0000024bbd3d10a0, L_0000024bbd3d0690;
v0000024bbd1e1c20_0 .net8 "r2", 0 0, RS_0000024bbd0e7c98;  2 drivers, strength-aware
RS_0000024bbd0e7f98 .resolv tri, L_0000024bbd3d2a70, L_0000024bbd3d1c00;
v0000024bbd1e12c0_0 .net8 "r3", 0 0, RS_0000024bbd0e7f98;  2 drivers, strength-aware
RS_0000024bbd0e8298 .resolv tri, L_0000024bbd3d24c0, L_0000024bbd3d1d50;
v0000024bbd1e1220_0 .net8 "r4", 0 0, RS_0000024bbd0e8298;  2 drivers, strength-aware
RS_0000024bbd0e8598 .resolv tri, L_0000024bbd3d1f80, L_0000024bbd3d1ff0;
v0000024bbd1e10e0_0 .net8 "r5", 0 0, RS_0000024bbd0e8598;  2 drivers, strength-aware
RS_0000024bbd0e8898 .resolv tri, L_0000024bbd3d4bb0, L_0000024bbd3d4e50;
v0000024bbd1dfc40_0 .net8 "r6", 0 0, RS_0000024bbd0e8898;  2 drivers, strength-aware
v0000024bbd1e0aa0_0 .net8 "result", 0 0, RS_0000024bbd0e9c48;  2 drivers, strength-aware
L_0000024bbd2c34f0 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c29b0 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c2a50 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c3590 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c2c30 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c2af0 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c2b90 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c3630 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c36d0 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c2cd0 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c1650 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c3770 .part v0000024bbd2be630_0, 1, 1;
S_0000024bbd1cc300 .scope module, "and3bit1" "and_3bit" 3 174, 3 123 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1b4bf0_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b6590_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1b4c90_0 .net8 "c", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
RS_0000024bbd0e47e8 .resolv tri, L_0000024bbd3d0af0, L_0000024bbd3d1490;
v0000024bbd1b4d30_0 .net8 "connect", 0 0, RS_0000024bbd0e47e8;  2 drivers, strength-aware
v0000024bbd1b5550_0 .net8 "res", 0 0, RS_0000024bbd0e4ae8;  alias, 2 drivers, strength-aware
S_0000024bbd1cb360 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1cc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b6c70_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b6d10_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
RS_0000024bbd0e46c8 .resolv tri, L_0000024bbd3d0d90, L_0000024bbd3cfd60, L_0000024bbd3d12d0;
v0000024bbd1b5c30_0 .net8 "nand_out", 0 0, RS_0000024bbd0e46c8;  3 drivers, strength-aware
v0000024bbd1b70d0_0 .net8 "out", 0 0, RS_0000024bbd0e47e8;  alias, 2 drivers, strength-aware
S_0000024bbd1ce6f0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1cb360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3388c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0d90 .functor PMOS 1, L_0000024bbd3388c0, RS_0000024bbd0e4608, C4<0>, C4<0>;
L_0000024bbd3cfd60 .functor PMOS 1, L_0000024bbd3388c0, RS_0000024bbd0e4638, C4<0>, C4<0>;
L_0000024bbd338a80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0700 .functor NMOS 1, L_0000024bbd338a80, RS_0000024bbd0e4638, C4<0>, C4<0>;
L_0000024bbd3d12d0 .functor NMOS 1, L_0000024bbd3d0700, RS_0000024bbd0e4608, C4<0>, C4<0>;
v0000024bbd1b6090_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b6b30_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1b6f90_0 .net8 "gnd", 0 0, L_0000024bbd338a80;  1 drivers, strength-aware
v0000024bbd1b6130_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d0700;  1 drivers, strength-aware
v0000024bbd1b5370_0 .net8 "out", 0 0, RS_0000024bbd0e46c8;  alias, 3 drivers, strength-aware
v0000024bbd1b5730_0 .net8 "pwr", 0 0, L_0000024bbd3388c0;  1 drivers, strength-aware
S_0000024bbd1cf690 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1cb360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3376d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0af0 .functor PMOS 1, L_0000024bbd3376d0, RS_0000024bbd0e46c8, C4<0>, C4<0>;
L_0000024bbd3375f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1490 .functor NMOS 1, L_0000024bbd3375f0, RS_0000024bbd0e46c8, C4<0>, C4<0>;
v0000024bbd1b5d70_0 .net8 "a", 0 0, RS_0000024bbd0e46c8;  alias, 3 drivers, strength-aware
v0000024bbd1b4a10_0 .net8 "gnd", 0 0, L_0000024bbd3375f0;  1 drivers, strength-aware
v0000024bbd1b5b90_0 .net8 "out", 0 0, RS_0000024bbd0e47e8;  alias, 2 drivers, strength-aware
v0000024bbd1b6bd0_0 .net8 "pwr", 0 0, L_0000024bbd3376d0;  1 drivers, strength-aware
S_0000024bbd1cf820 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1cc300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b6ef0_0 .net8 "a", 0 0, RS_0000024bbd0e47e8;  alias, 2 drivers, strength-aware
v0000024bbd1b63b0_0 .net8 "b", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
RS_0000024bbd0e49c8 .resolv tri, L_0000024bbd3d0460, L_0000024bbd3cfdd0, L_0000024bbd3d0e00;
v0000024bbd1b4b50_0 .net8 "nand_out", 0 0, RS_0000024bbd0e49c8;  3 drivers, strength-aware
v0000024bbd1b5410_0 .net8 "out", 0 0, RS_0000024bbd0e4ae8;  alias, 2 drivers, strength-aware
S_0000024bbd1cb4f0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1cf820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd337eb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0460 .functor PMOS 1, L_0000024bbd337eb0, RS_0000024bbd0e47e8, C4<0>, C4<0>;
L_0000024bbd3cfdd0 .functor PMOS 1, L_0000024bbd337eb0, RS_0000024bbd0e4938, C4<0>, C4<0>;
L_0000024bbd3387e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3cfeb0 .functor NMOS 1, L_0000024bbd3387e0, RS_0000024bbd0e4938, C4<0>, C4<0>;
L_0000024bbd3d0e00 .functor NMOS 1, L_0000024bbd3cfeb0, RS_0000024bbd0e47e8, C4<0>, C4<0>;
v0000024bbd1b6770_0 .net8 "a", 0 0, RS_0000024bbd0e47e8;  alias, 2 drivers, strength-aware
v0000024bbd1b4fb0_0 .net8 "b", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
v0000024bbd1b5230_0 .net8 "gnd", 0 0, L_0000024bbd3387e0;  1 drivers, strength-aware
v0000024bbd1b6db0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3cfeb0;  1 drivers, strength-aware
v0000024bbd1b52d0_0 .net8 "out", 0 0, RS_0000024bbd0e49c8;  alias, 3 drivers, strength-aware
v0000024bbd1b5e10_0 .net8 "pwr", 0 0, L_0000024bbd337eb0;  1 drivers, strength-aware
S_0000024bbd1cb680 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1cf820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd338af0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0cb0 .functor PMOS 1, L_0000024bbd338af0, RS_0000024bbd0e49c8, C4<0>, C4<0>;
L_0000024bbd338e00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0bd0 .functor NMOS 1, L_0000024bbd338e00, RS_0000024bbd0e49c8, C4<0>, C4<0>;
v0000024bbd1b7170_0 .net8 "a", 0 0, RS_0000024bbd0e49c8;  alias, 3 drivers, strength-aware
v0000024bbd1b5910_0 .net8 "gnd", 0 0, L_0000024bbd338e00;  1 drivers, strength-aware
v0000024bbd1b6e50_0 .net8 "out", 0 0, RS_0000024bbd0e4ae8;  alias, 2 drivers, strength-aware
v0000024bbd1b6310_0 .net8 "pwr", 0 0, L_0000024bbd338af0;  1 drivers, strength-aware
S_0000024bbd1cbfe0 .scope module, "and3bit2" "and_3bit" 3 180, 3 123 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1b8110_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b9330_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1b8890_0 .net "c", 0 0, L_0000024bbd2c3590;  1 drivers
RS_0000024bbd0e4e78 .resolv tri, L_0000024bbd3d13b0, L_0000024bbd3cff20;
v0000024bbd1b7d50_0 .net8 "connect", 0 0, RS_0000024bbd0e4e78;  2 drivers, strength-aware
v0000024bbd1b8c50_0 .net8 "res", 0 0, RS_0000024bbd0e5178;  alias, 2 drivers, strength-aware
S_0000024bbd1cc620 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1cbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b5050_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b6810_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
RS_0000024bbd0e4d58 .resolv tri, L_0000024bbd3d0000, L_0000024bbd3d0770, L_0000024bbd3d1340;
v0000024bbd1b50f0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e4d58;  3 drivers, strength-aware
v0000024bbd1b5eb0_0 .net8 "out", 0 0, RS_0000024bbd0e4e78;  alias, 2 drivers, strength-aware
S_0000024bbd1cc7b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1cc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3382a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0000 .functor PMOS 1, L_0000024bbd3382a0, RS_0000024bbd0e4608, C4<0>, C4<0>;
L_0000024bbd3d0770 .functor PMOS 1, L_0000024bbd3382a0, RS_0000024bbd0e4638, C4<0>, C4<0>;
L_0000024bbd338bd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d18f0 .functor NMOS 1, L_0000024bbd338bd0, RS_0000024bbd0e4638, C4<0>, C4<0>;
L_0000024bbd3d1340 .functor NMOS 1, L_0000024bbd3d18f0, RS_0000024bbd0e4608, C4<0>, C4<0>;
v0000024bbd1b59b0_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b4dd0_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1b6450_0 .net8 "gnd", 0 0, L_0000024bbd338bd0;  1 drivers, strength-aware
v0000024bbd1b55f0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d18f0;  1 drivers, strength-aware
v0000024bbd1b64f0_0 .net8 "out", 0 0, RS_0000024bbd0e4d58;  alias, 3 drivers, strength-aware
v0000024bbd1b4e70_0 .net8 "pwr", 0 0, L_0000024bbd3382a0;  1 drivers, strength-aware
S_0000024bbd1d2a20 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1cc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd338230 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d13b0 .functor PMOS 1, L_0000024bbd338230, RS_0000024bbd0e4d58, C4<0>, C4<0>;
L_0000024bbd3377b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3cff20 .functor NMOS 1, L_0000024bbd3377b0, RS_0000024bbd0e4d58, C4<0>, C4<0>;
v0000024bbd1b6630_0 .net8 "a", 0 0, RS_0000024bbd0e4d58;  alias, 3 drivers, strength-aware
v0000024bbd1b66d0_0 .net8 "gnd", 0 0, L_0000024bbd3377b0;  1 drivers, strength-aware
v0000024bbd1b57d0_0 .net8 "out", 0 0, RS_0000024bbd0e4e78;  alias, 2 drivers, strength-aware
v0000024bbd1b4f10_0 .net8 "pwr", 0 0, L_0000024bbd338230;  1 drivers, strength-aware
S_0000024bbd1d2890 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1cbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b7c10_0 .net8 "a", 0 0, RS_0000024bbd0e4e78;  alias, 2 drivers, strength-aware
v0000024bbd1b90b0_0 .net "b", 0 0, L_0000024bbd2c3590;  alias, 1 drivers
RS_0000024bbd0e5058 .resolv tri, L_0000024bbd3d0a80, L_0000024bbd3d0150, L_0000024bbd3d1880;
v0000024bbd1b7fd0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e5058;  3 drivers, strength-aware
v0000024bbd1b9790_0 .net8 "out", 0 0, RS_0000024bbd0e5178;  alias, 2 drivers, strength-aware
S_0000024bbd1d23e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d2890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd337890 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0a80 .functor PMOS 1, L_0000024bbd337890, RS_0000024bbd0e4e78, C4<0>, C4<0>;
L_0000024bbd3d0150 .functor PMOS 1, L_0000024bbd337890, L_0000024bbd2c3590, C4<0>, C4<0>;
L_0000024bbd338000 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d07e0 .functor NMOS 1, L_0000024bbd338000, L_0000024bbd2c3590, C4<0>, C4<0>;
L_0000024bbd3d1880 .functor NMOS 1, L_0000024bbd3d07e0, RS_0000024bbd0e4e78, C4<0>, C4<0>;
v0000024bbd1b68b0_0 .net8 "a", 0 0, RS_0000024bbd0e4e78;  alias, 2 drivers, strength-aware
v0000024bbd1b5870_0 .net "b", 0 0, L_0000024bbd2c3590;  alias, 1 drivers
v0000024bbd1b5a50_0 .net8 "gnd", 0 0, L_0000024bbd338000;  1 drivers, strength-aware
v0000024bbd1b5af0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d07e0;  1 drivers, strength-aware
v0000024bbd1b5cd0_0 .net8 "out", 0 0, RS_0000024bbd0e5058;  alias, 3 drivers, strength-aware
v0000024bbd1b5f50_0 .net8 "pwr", 0 0, L_0000024bbd337890;  1 drivers, strength-aware
S_0000024bbd1d2d40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d2890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd338460 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0620 .functor PMOS 1, L_0000024bbd338460, RS_0000024bbd0e5058, C4<0>, C4<0>;
L_0000024bbd3389a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1810 .functor NMOS 1, L_0000024bbd3389a0, RS_0000024bbd0e5058, C4<0>, C4<0>;
v0000024bbd1b5ff0_0 .net8 "a", 0 0, RS_0000024bbd0e5058;  alias, 3 drivers, strength-aware
v0000024bbd1b7530_0 .net8 "gnd", 0 0, L_0000024bbd3389a0;  1 drivers, strength-aware
v0000024bbd1b8750_0 .net8 "out", 0 0, RS_0000024bbd0e5178;  alias, 2 drivers, strength-aware
v0000024bbd1b87f0_0 .net8 "pwr", 0 0, L_0000024bbd338460;  1 drivers, strength-aware
S_0000024bbd1d2bb0 .scope module, "and3bit3" "and_3bit" 3 186, 3 123 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1b82f0_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b86b0_0 .net "b", 0 0, L_0000024bbd2c2c30;  1 drivers
v0000024bbd1b7710_0 .net8 "c", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
RS_0000024bbd0e5538 .resolv tri, L_0000024bbd3d0850, L_0000024bbd3cff90;
v0000024bbd1b9290_0 .net8 "connect", 0 0, RS_0000024bbd0e5538;  2 drivers, strength-aware
v0000024bbd1b93d0_0 .net8 "res", 0 0, RS_0000024bbd0e5808;  alias, 2 drivers, strength-aware
S_0000024bbd1d1760 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1d2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b8a70_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b89d0_0 .net "b", 0 0, L_0000024bbd2c2c30;  alias, 1 drivers
RS_0000024bbd0e5418 .resolv tri, L_0000024bbd3d01c0, L_0000024bbd3d1500, L_0000024bbd3cfe40;
v0000024bbd1b7670_0 .net8 "nand_out", 0 0, RS_0000024bbd0e5418;  3 drivers, strength-aware
v0000024bbd1b8250_0 .net8 "out", 0 0, RS_0000024bbd0e5538;  alias, 2 drivers, strength-aware
S_0000024bbd1d2ed0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd337d60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d01c0 .functor PMOS 1, L_0000024bbd337d60, RS_0000024bbd0e4608, C4<0>, C4<0>;
L_0000024bbd3d1500 .functor PMOS 1, L_0000024bbd337d60, L_0000024bbd2c2c30, C4<0>, C4<0>;
L_0000024bbd3383f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1570 .functor NMOS 1, L_0000024bbd3383f0, L_0000024bbd2c2c30, C4<0>, C4<0>;
L_0000024bbd3cfe40 .functor NMOS 1, L_0000024bbd3d1570, RS_0000024bbd0e4608, C4<0>, C4<0>;
v0000024bbd1b9830_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b75d0_0 .net "b", 0 0, L_0000024bbd2c2c30;  alias, 1 drivers
v0000024bbd1b8bb0_0 .net8 "gnd", 0 0, L_0000024bbd3383f0;  1 drivers, strength-aware
v0000024bbd1b7ad0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d1570;  1 drivers, strength-aware
v0000024bbd1b81b0_0 .net8 "out", 0 0, RS_0000024bbd0e5418;  alias, 3 drivers, strength-aware
v0000024bbd1b7df0_0 .net8 "pwr", 0 0, L_0000024bbd337d60;  1 drivers, strength-aware
S_0000024bbd1d15d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d1760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337580 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0850 .functor PMOS 1, L_0000024bbd337580, RS_0000024bbd0e5418, C4<0>, C4<0>;
L_0000024bbd3374a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3cff90 .functor NMOS 1, L_0000024bbd3374a0, RS_0000024bbd0e5418, C4<0>, C4<0>;
v0000024bbd1b7990_0 .net8 "a", 0 0, RS_0000024bbd0e5418;  alias, 3 drivers, strength-aware
v0000024bbd1b98d0_0 .net8 "gnd", 0 0, L_0000024bbd3374a0;  1 drivers, strength-aware
v0000024bbd1b9150_0 .net8 "out", 0 0, RS_0000024bbd0e5538;  alias, 2 drivers, strength-aware
v0000024bbd1b8f70_0 .net8 "pwr", 0 0, L_0000024bbd337580;  1 drivers, strength-aware
S_0000024bbd1d1f30 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1d2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b8b10_0 .net8 "a", 0 0, RS_0000024bbd0e5538;  alias, 2 drivers, strength-aware
v0000024bbd1b8d90_0 .net8 "b", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
RS_0000024bbd0e56e8 .resolv tri, L_0000024bbd3d0070, L_0000024bbd3d00e0, L_0000024bbd3d09a0;
v0000024bbd1b91f0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e56e8;  3 drivers, strength-aware
v0000024bbd1b7b70_0 .net8 "out", 0 0, RS_0000024bbd0e5808;  alias, 2 drivers, strength-aware
S_0000024bbd1d1c10 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d1f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd337740 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0070 .functor PMOS 1, L_0000024bbd337740, RS_0000024bbd0e5538, C4<0>, C4<0>;
L_0000024bbd3d00e0 .functor PMOS 1, L_0000024bbd337740, RS_0000024bbd0e4938, C4<0>, C4<0>;
L_0000024bbd337660 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d02a0 .functor NMOS 1, L_0000024bbd337660, RS_0000024bbd0e4938, C4<0>, C4<0>;
L_0000024bbd3d09a0 .functor NMOS 1, L_0000024bbd3d02a0, RS_0000024bbd0e5538, C4<0>, C4<0>;
v0000024bbd1b7490_0 .net8 "a", 0 0, RS_0000024bbd0e5538;  alias, 2 drivers, strength-aware
v0000024bbd1b8e30_0 .net8 "b", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
v0000024bbd1b7f30_0 .net8 "gnd", 0 0, L_0000024bbd337660;  1 drivers, strength-aware
v0000024bbd1b8930_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d02a0;  1 drivers, strength-aware
v0000024bbd1b8cf0_0 .net8 "out", 0 0, RS_0000024bbd0e56e8;  alias, 3 drivers, strength-aware
v0000024bbd1b8ed0_0 .net8 "pwr", 0 0, L_0000024bbd337740;  1 drivers, strength-aware
S_0000024bbd1d18f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d1f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd338fc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0fc0 .functor PMOS 1, L_0000024bbd338fc0, RS_0000024bbd0e56e8, C4<0>, C4<0>;
L_0000024bbd338380 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1030 .functor NMOS 1, L_0000024bbd338380, RS_0000024bbd0e56e8, C4<0>, C4<0>;
v0000024bbd1b77b0_0 .net8 "a", 0 0, RS_0000024bbd0e56e8;  alias, 3 drivers, strength-aware
v0000024bbd1b7e90_0 .net8 "gnd", 0 0, L_0000024bbd338380;  1 drivers, strength-aware
v0000024bbd1b78f0_0 .net8 "out", 0 0, RS_0000024bbd0e5808;  alias, 2 drivers, strength-aware
v0000024bbd1b9010_0 .net8 "pwr", 0 0, L_0000024bbd338fc0;  1 drivers, strength-aware
S_0000024bbd1d1a80 .scope module, "and3bit4" "and_3bit" 3 192, 3 123 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1bb1d0_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1bb810_0 .net "b", 0 0, L_0000024bbd2c2af0;  1 drivers
v0000024bbd1bad70_0 .net "c", 0 0, L_0000024bbd2c2b90;  1 drivers
RS_0000024bbd0e5bc8 .resolv tri, L_0000024bbd3d26f0, L_0000024bbd3d3090;
v0000024bbd1b9a10_0 .net8 "connect", 0 0, RS_0000024bbd0e5bc8;  2 drivers, strength-aware
v0000024bbd1b9e70_0 .net8 "res", 0 0, RS_0000024bbd0e5ec8;  alias, 2 drivers, strength-aware
S_0000024bbd1d20c0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1d1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1b7cb0_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b8570_0 .net "b", 0 0, L_0000024bbd2c2af0;  alias, 1 drivers
RS_0000024bbd0e5aa8 .resolv tri, L_0000024bbd3d1110, L_0000024bbd3d1650, L_0000024bbd3d2d80;
v0000024bbd1b8610_0 .net8 "nand_out", 0 0, RS_0000024bbd0e5aa8;  3 drivers, strength-aware
v0000024bbd1b9970_0 .net8 "out", 0 0, RS_0000024bbd0e5bc8;  alias, 2 drivers, strength-aware
S_0000024bbd1d1da0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d20c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd338070 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1110 .functor PMOS 1, L_0000024bbd338070, RS_0000024bbd0e4608, C4<0>, C4<0>;
L_0000024bbd3d1650 .functor PMOS 1, L_0000024bbd338070, L_0000024bbd2c2af0, C4<0>, C4<0>;
L_0000024bbd337f90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d16c0 .functor NMOS 1, L_0000024bbd337f90, L_0000024bbd2c2af0, C4<0>, C4<0>;
L_0000024bbd3d2d80 .functor NMOS 1, L_0000024bbd3d16c0, RS_0000024bbd0e4608, C4<0>, C4<0>;
v0000024bbd1b9470_0 .net8 "a", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1b8070_0 .net "b", 0 0, L_0000024bbd2c2af0;  alias, 1 drivers
v0000024bbd1b8390_0 .net8 "gnd", 0 0, L_0000024bbd337f90;  1 drivers, strength-aware
v0000024bbd1b9510_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d16c0;  1 drivers, strength-aware
v0000024bbd1b95b0_0 .net8 "out", 0 0, RS_0000024bbd0e5aa8;  alias, 3 drivers, strength-aware
v0000024bbd1b7850_0 .net8 "pwr", 0 0, L_0000024bbd338070;  1 drivers, strength-aware
S_0000024bbd1d2570 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d20c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3380e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d26f0 .functor PMOS 1, L_0000024bbd3380e0, RS_0000024bbd0e5aa8, C4<0>, C4<0>;
L_0000024bbd338c40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3090 .functor NMOS 1, L_0000024bbd338c40, RS_0000024bbd0e5aa8, C4<0>, C4<0>;
v0000024bbd1b8430_0 .net8 "a", 0 0, RS_0000024bbd0e5aa8;  alias, 3 drivers, strength-aware
v0000024bbd1b9650_0 .net8 "gnd", 0 0, L_0000024bbd338c40;  1 drivers, strength-aware
v0000024bbd1b96f0_0 .net8 "out", 0 0, RS_0000024bbd0e5bc8;  alias, 2 drivers, strength-aware
v0000024bbd1b84d0_0 .net8 "pwr", 0 0, L_0000024bbd3380e0;  1 drivers, strength-aware
S_0000024bbd1d2250 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1d1a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1bbf90_0 .net8 "a", 0 0, RS_0000024bbd0e5bc8;  alias, 2 drivers, strength-aware
v0000024bbd1bba90_0 .net "b", 0 0, L_0000024bbd2c2b90;  alias, 1 drivers
RS_0000024bbd0e5da8 .resolv tri, L_0000024bbd3d2060, L_0000024bbd3d1960, L_0000024bbd3d2990;
v0000024bbd1ba370_0 .net8 "nand_out", 0 0, RS_0000024bbd0e5da8;  3 drivers, strength-aware
v0000024bbd1ba730_0 .net8 "out", 0 0, RS_0000024bbd0e5ec8;  alias, 2 drivers, strength-aware
S_0000024bbd1d2700 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d2250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd338540 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2060 .functor PMOS 1, L_0000024bbd338540, RS_0000024bbd0e5bc8, C4<0>, C4<0>;
L_0000024bbd3d1960 .functor PMOS 1, L_0000024bbd338540, L_0000024bbd2c2b90, C4<0>, C4<0>;
L_0000024bbd338cb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2ca0 .functor NMOS 1, L_0000024bbd338cb0, L_0000024bbd2c2b90, C4<0>, C4<0>;
L_0000024bbd3d2990 .functor NMOS 1, L_0000024bbd3d2ca0, RS_0000024bbd0e5bc8, C4<0>, C4<0>;
v0000024bbd1b7210_0 .net8 "a", 0 0, RS_0000024bbd0e5bc8;  alias, 2 drivers, strength-aware
v0000024bbd1b72b0_0 .net "b", 0 0, L_0000024bbd2c2b90;  alias, 1 drivers
v0000024bbd1b7a30_0 .net8 "gnd", 0 0, L_0000024bbd338cb0;  1 drivers, strength-aware
v0000024bbd1b7350_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d2ca0;  1 drivers, strength-aware
v0000024bbd1b73f0_0 .net8 "out", 0 0, RS_0000024bbd0e5da8;  alias, 3 drivers, strength-aware
v0000024bbd1ba5f0_0 .net8 "pwr", 0 0, L_0000024bbd338540;  1 drivers, strength-aware
S_0000024bbd1d6c80 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d2250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337e40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d28b0 .functor PMOS 1, L_0000024bbd337e40, RS_0000024bbd0e5da8, C4<0>, C4<0>;
L_0000024bbd338150 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d27d0 .functor NMOS 1, L_0000024bbd338150, RS_0000024bbd0e5da8, C4<0>, C4<0>;
v0000024bbd1bb630_0 .net8 "a", 0 0, RS_0000024bbd0e5da8;  alias, 3 drivers, strength-aware
v0000024bbd1bae10_0 .net8 "gnd", 0 0, L_0000024bbd338150;  1 drivers, strength-aware
v0000024bbd1baeb0_0 .net8 "out", 0 0, RS_0000024bbd0e5ec8;  alias, 2 drivers, strength-aware
v0000024bbd1bc0d0_0 .net8 "pwr", 0 0, L_0000024bbd337e40;  1 drivers, strength-aware
S_0000024bbd1d9200 .scope module, "and3bit5" "and_3bit" 3 198, 3 123 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1b9c90_0 .net "a", 0 0, L_0000024bbd2c3630;  1 drivers
v0000024bbd1b9bf0_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1b9d30_0 .net8 "c", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
RS_0000024bbd0e6288 .resolv tri, L_0000024bbd3d3170, L_0000024bbd3d3250;
v0000024bbd1bb4f0_0 .net8 "connect", 0 0, RS_0000024bbd0e6288;  2 drivers, strength-aware
v0000024bbd1bb6d0_0 .net8 "res", 0 0, RS_0000024bbd0e6558;  alias, 2 drivers, strength-aware
S_0000024bbd1d56a0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1d9200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1bb090_0 .net "a", 0 0, L_0000024bbd2c3630;  alias, 1 drivers
v0000024bbd1ba410_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
RS_0000024bbd0e6168 .resolv tri, L_0000024bbd3d2370, L_0000024bbd3d34f0, L_0000024bbd3d2df0;
v0000024bbd1ba7d0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e6168;  3 drivers, strength-aware
v0000024bbd1ba4b0_0 .net8 "out", 0 0, RS_0000024bbd0e6288;  alias, 2 drivers, strength-aware
S_0000024bbd1db2d0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3381c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2370 .functor PMOS 1, L_0000024bbd3381c0, L_0000024bbd2c3630, C4<0>, C4<0>;
L_0000024bbd3d34f0 .functor PMOS 1, L_0000024bbd3381c0, RS_0000024bbd0e4638, C4<0>, C4<0>;
L_0000024bbd337c10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1b90 .functor NMOS 1, L_0000024bbd337c10, RS_0000024bbd0e4638, C4<0>, C4<0>;
L_0000024bbd3d2df0 .functor NMOS 1, L_0000024bbd3d1b90, L_0000024bbd2c3630, C4<0>, C4<0>;
v0000024bbd1baaf0_0 .net "a", 0 0, L_0000024bbd2c3630;  alias, 1 drivers
v0000024bbd1bb270_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1bb450_0 .net8 "gnd", 0 0, L_0000024bbd337c10;  1 drivers, strength-aware
v0000024bbd1bc030_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d1b90;  1 drivers, strength-aware
v0000024bbd1b9ab0_0 .net8 "out", 0 0, RS_0000024bbd0e6168;  alias, 3 drivers, strength-aware
v0000024bbd1bb770_0 .net8 "pwr", 0 0, L_0000024bbd3381c0;  1 drivers, strength-aware
S_0000024bbd1d75e0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337c80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3170 .functor PMOS 1, L_0000024bbd337c80, RS_0000024bbd0e6168, C4<0>, C4<0>;
L_0000024bbd337a50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3250 .functor NMOS 1, L_0000024bbd337a50, RS_0000024bbd0e6168, C4<0>, C4<0>;
v0000024bbd1ba050_0 .net8 "a", 0 0, RS_0000024bbd0e6168;  alias, 3 drivers, strength-aware
v0000024bbd1baa50_0 .net8 "gnd", 0 0, L_0000024bbd337a50;  1 drivers, strength-aware
v0000024bbd1bac30_0 .net8 "out", 0 0, RS_0000024bbd0e6288;  alias, 2 drivers, strength-aware
v0000024bbd1b9fb0_0 .net8 "pwr", 0 0, L_0000024bbd337c80;  1 drivers, strength-aware
S_0000024bbd1d9070 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1d9200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1baff0_0 .net8 "a", 0 0, RS_0000024bbd0e6288;  alias, 2 drivers, strength-aware
v0000024bbd1bb130_0 .net8 "b", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
RS_0000024bbd0e6438 .resolv tri, L_0000024bbd3d1dc0, L_0000024bbd3d1ea0, L_0000024bbd3d3480;
v0000024bbd1bab90_0 .net8 "nand_out", 0 0, RS_0000024bbd0e6438;  3 drivers, strength-aware
v0000024bbd1bbb30_0 .net8 "out", 0 0, RS_0000024bbd0e6558;  alias, 2 drivers, strength-aware
S_0000024bbd1da7e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd338690 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1dc0 .functor PMOS 1, L_0000024bbd338690, RS_0000024bbd0e6288, C4<0>, C4<0>;
L_0000024bbd3d1ea0 .functor PMOS 1, L_0000024bbd338690, RS_0000024bbd0e4938, C4<0>, C4<0>;
L_0000024bbd338620 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d33a0 .functor NMOS 1, L_0000024bbd338620, RS_0000024bbd0e4938, C4<0>, C4<0>;
L_0000024bbd3d3480 .functor NMOS 1, L_0000024bbd3d33a0, RS_0000024bbd0e6288, C4<0>, C4<0>;
v0000024bbd1b9b50_0 .net8 "a", 0 0, RS_0000024bbd0e6288;  alias, 2 drivers, strength-aware
v0000024bbd1bbdb0_0 .net8 "b", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
v0000024bbd1bb590_0 .net8 "gnd", 0 0, L_0000024bbd338620;  1 drivers, strength-aware
v0000024bbd1bb950_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d33a0;  1 drivers, strength-aware
v0000024bbd1ba690_0 .net8 "out", 0 0, RS_0000024bbd0e6438;  alias, 3 drivers, strength-aware
v0000024bbd1ba550_0 .net8 "pwr", 0 0, L_0000024bbd338690;  1 drivers, strength-aware
S_0000024bbd1d51f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337510 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3410 .functor PMOS 1, L_0000024bbd337510, RS_0000024bbd0e6438, C4<0>, C4<0>;
L_0000024bbd337970 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2fb0 .functor NMOS 1, L_0000024bbd337970, RS_0000024bbd0e6438, C4<0>, C4<0>;
v0000024bbd1bb8b0_0 .net8 "a", 0 0, RS_0000024bbd0e6438;  alias, 3 drivers, strength-aware
v0000024bbd1ba870_0 .net8 "gnd", 0 0, L_0000024bbd337970;  1 drivers, strength-aware
v0000024bbd1ba0f0_0 .net8 "out", 0 0, RS_0000024bbd0e6558;  alias, 2 drivers, strength-aware
v0000024bbd1bb9f0_0 .net8 "pwr", 0 0, L_0000024bbd337510;  1 drivers, strength-aware
S_0000024bbd1d8a30 .scope module, "and3bit6" "and_3bit" 3 204, 3 123 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1bdbb0_0 .net "a", 0 0, L_0000024bbd2c36d0;  1 drivers
v0000024bbd1bcad0_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1bd1b0_0 .net "c", 0 0, L_0000024bbd2c2cd0;  1 drivers
RS_0000024bbd0e6918 .resolv tri, L_0000024bbd3d1f10, L_0000024bbd3d1c70;
v0000024bbd1bcdf0_0 .net8 "connect", 0 0, RS_0000024bbd0e6918;  2 drivers, strength-aware
v0000024bbd1bcb70_0 .net8 "res", 0 0, RS_0000024bbd0e6c18;  alias, 2 drivers, strength-aware
S_0000024bbd1d5380 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1d8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ba230_0 .net "a", 0 0, L_0000024bbd2c36d0;  alias, 1 drivers
v0000024bbd1ba910_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
RS_0000024bbd0e67f8 .resolv tri, L_0000024bbd3d2ed0, L_0000024bbd3d3100, L_0000024bbd3d2450;
v0000024bbd1bbe50_0 .net8 "nand_out", 0 0, RS_0000024bbd0e67f8;  3 drivers, strength-aware
v0000024bbd1b9f10_0 .net8 "out", 0 0, RS_0000024bbd0e6918;  alias, 2 drivers, strength-aware
S_0000024bbd1da330 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d5380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd339b20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2ed0 .functor PMOS 1, L_0000024bbd339b20, L_0000024bbd2c36d0, C4<0>, C4<0>;
L_0000024bbd3d3100 .functor PMOS 1, L_0000024bbd339b20, RS_0000024bbd0e4638, C4<0>, C4<0>;
L_0000024bbd33aae0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1ab0 .functor NMOS 1, L_0000024bbd33aae0, RS_0000024bbd0e4638, C4<0>, C4<0>;
L_0000024bbd3d2450 .functor NMOS 1, L_0000024bbd3d1ab0, L_0000024bbd2c36d0, C4<0>, C4<0>;
v0000024bbd1bbbd0_0 .net "a", 0 0, L_0000024bbd2c36d0;  alias, 1 drivers
v0000024bbd1bbc70_0 .net8 "b", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1baf50_0 .net8 "gnd", 0 0, L_0000024bbd33aae0;  1 drivers, strength-aware
v0000024bbd1bb310_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d1ab0;  1 drivers, strength-aware
v0000024bbd1bacd0_0 .net8 "out", 0 0, RS_0000024bbd0e67f8;  alias, 3 drivers, strength-aware
v0000024bbd1ba190_0 .net8 "pwr", 0 0, L_0000024bbd339b20;  1 drivers, strength-aware
S_0000024bbd1d7770 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d5380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd339810 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1f10 .functor PMOS 1, L_0000024bbd339810, RS_0000024bbd0e67f8, C4<0>, C4<0>;
L_0000024bbd33a530 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1c70 .functor NMOS 1, L_0000024bbd33a530, RS_0000024bbd0e67f8, C4<0>, C4<0>;
v0000024bbd1bc170_0 .net8 "a", 0 0, RS_0000024bbd0e67f8;  alias, 3 drivers, strength-aware
v0000024bbd1bb3b0_0 .net8 "gnd", 0 0, L_0000024bbd33a530;  1 drivers, strength-aware
v0000024bbd1bbd10_0 .net8 "out", 0 0, RS_0000024bbd0e6918;  alias, 2 drivers, strength-aware
v0000024bbd1ba9b0_0 .net8 "pwr", 0 0, L_0000024bbd339810;  1 drivers, strength-aware
S_0000024bbd1d6fa0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1d8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1bc350_0 .net8 "a", 0 0, RS_0000024bbd0e6918;  alias, 2 drivers, strength-aware
v0000024bbd1bdcf0_0 .net "b", 0 0, L_0000024bbd2c2cd0;  alias, 1 drivers
RS_0000024bbd0e6af8 .resolv tri, L_0000024bbd3d2f40, L_0000024bbd3d2920, L_0000024bbd3d2ae0;
v0000024bbd1bc530_0 .net8 "nand_out", 0 0, RS_0000024bbd0e6af8;  3 drivers, strength-aware
v0000024bbd1bd2f0_0 .net8 "out", 0 0, RS_0000024bbd0e6c18;  alias, 2 drivers, strength-aware
S_0000024bbd1d6af0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d6fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3391f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2f40 .functor PMOS 1, L_0000024bbd3391f0, RS_0000024bbd0e6918, C4<0>, C4<0>;
L_0000024bbd3d2920 .functor PMOS 1, L_0000024bbd3391f0, L_0000024bbd2c2cd0, C4<0>, C4<0>;
L_0000024bbd33a8b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2a00 .functor NMOS 1, L_0000024bbd33a8b0, L_0000024bbd2c2cd0, C4<0>, C4<0>;
L_0000024bbd3d2ae0 .functor NMOS 1, L_0000024bbd3d2a00, RS_0000024bbd0e6918, C4<0>, C4<0>;
v0000024bbd1bbef0_0 .net8 "a", 0 0, RS_0000024bbd0e6918;  alias, 2 drivers, strength-aware
v0000024bbd1b9dd0_0 .net "b", 0 0, L_0000024bbd2c2cd0;  alias, 1 drivers
v0000024bbd1ba2d0_0 .net8 "gnd", 0 0, L_0000024bbd33a8b0;  1 drivers, strength-aware
v0000024bbd1bc210_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d2a00;  1 drivers, strength-aware
v0000024bbd1bdf70_0 .net8 "out", 0 0, RS_0000024bbd0e6af8;  alias, 3 drivers, strength-aware
v0000024bbd1bcd50_0 .net8 "pwr", 0 0, L_0000024bbd3391f0;  1 drivers, strength-aware
S_0000024bbd1d8bc0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d6fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33a370 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2b50 .functor PMOS 1, L_0000024bbd33a370, RS_0000024bbd0e6af8, C4<0>, C4<0>;
L_0000024bbd339260 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1ce0 .functor NMOS 1, L_0000024bbd339260, RS_0000024bbd0e6af8, C4<0>, C4<0>;
v0000024bbd1bdc50_0 .net8 "a", 0 0, RS_0000024bbd0e6af8;  alias, 3 drivers, strength-aware
v0000024bbd1be8d0_0 .net8 "gnd", 0 0, L_0000024bbd339260;  1 drivers, strength-aware
v0000024bbd1be970_0 .net8 "out", 0 0, RS_0000024bbd0e6c18;  alias, 2 drivers, strength-aware
v0000024bbd1be150_0 .net8 "pwr", 0 0, L_0000024bbd33a370;  1 drivers, strength-aware
S_0000024bbd1db460 .scope module, "and3bit7" "and_3bit" 3 210, 3 123 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1bccb0_0 .net "a", 0 0, L_0000024bbd2c1650;  1 drivers
v0000024bbd1be470_0 .net "b", 0 0, L_0000024bbd2c3770;  1 drivers
v0000024bbd1be510_0 .net8 "c", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
RS_0000024bbd0e7008 .resolv tri, L_0000024bbd3d2610, L_0000024bbd3d21b0;
v0000024bbd1bdb10_0 .net8 "connect", 0 0, RS_0000024bbd0e7008;  2 drivers, strength-aware
v0000024bbd1be5b0_0 .net8 "res", 0 0, RS_0000024bbd0e72d8;  alias, 2 drivers, strength-aware
S_0000024bbd1d5510 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1db460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1be330_0 .net "a", 0 0, L_0000024bbd2c1650;  alias, 1 drivers
v0000024bbd1be790_0 .net "b", 0 0, L_0000024bbd2c3770;  alias, 1 drivers
RS_0000024bbd0e6ee8 .resolv tri, L_0000024bbd3d2bc0, L_0000024bbd3d2c30, L_0000024bbd3d3020;
v0000024bbd1bd930_0 .net8 "nand_out", 0 0, RS_0000024bbd0e6ee8;  3 drivers, strength-aware
v0000024bbd1bd750_0 .net8 "out", 0 0, RS_0000024bbd0e7008;  alias, 2 drivers, strength-aware
S_0000024bbd1db140 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd339650 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2bc0 .functor PMOS 1, L_0000024bbd339650, L_0000024bbd2c1650, C4<0>, C4<0>;
L_0000024bbd3d2c30 .functor PMOS 1, L_0000024bbd339650, L_0000024bbd2c3770, C4<0>, C4<0>;
L_0000024bbd33a5a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1e30 .functor NMOS 1, L_0000024bbd33a5a0, L_0000024bbd2c3770, C4<0>, C4<0>;
L_0000024bbd3d3020 .functor NMOS 1, L_0000024bbd3d1e30, L_0000024bbd2c1650, C4<0>, C4<0>;
v0000024bbd1be650_0 .net "a", 0 0, L_0000024bbd2c1650;  alias, 1 drivers
v0000024bbd1bd9d0_0 .net "b", 0 0, L_0000024bbd2c3770;  alias, 1 drivers
v0000024bbd1bc5d0_0 .net8 "gnd", 0 0, L_0000024bbd33a5a0;  1 drivers, strength-aware
v0000024bbd1bd250_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d1e30;  1 drivers, strength-aware
v0000024bbd1be3d0_0 .net8 "out", 0 0, RS_0000024bbd0e6ee8;  alias, 3 drivers, strength-aware
v0000024bbd1bdd90_0 .net8 "pwr", 0 0, L_0000024bbd339650;  1 drivers, strength-aware
S_0000024bbd1dae20 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd339d50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2610 .functor PMOS 1, L_0000024bbd339d50, RS_0000024bbd0e6ee8, C4<0>, C4<0>;
L_0000024bbd339340 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d21b0 .functor NMOS 1, L_0000024bbd339340, RS_0000024bbd0e6ee8, C4<0>, C4<0>;
v0000024bbd1bc2b0_0 .net8 "a", 0 0, RS_0000024bbd0e6ee8;  alias, 3 drivers, strength-aware
v0000024bbd1bde30_0 .net8 "gnd", 0 0, L_0000024bbd339340;  1 drivers, strength-aware
v0000024bbd1bd610_0 .net8 "out", 0 0, RS_0000024bbd0e7008;  alias, 2 drivers, strength-aware
v0000024bbd1bd6b0_0 .net8 "pwr", 0 0, L_0000024bbd339d50;  1 drivers, strength-aware
S_0000024bbd1d7c20 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1db460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1bd7f0_0 .net8 "a", 0 0, RS_0000024bbd0e7008;  alias, 2 drivers, strength-aware
v0000024bbd1be6f0_0 .net8 "b", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
RS_0000024bbd0e71b8 .resolv tri, L_0000024bbd3d2220, L_0000024bbd3d2d10, L_0000024bbd3d32c0;
v0000024bbd1bded0_0 .net8 "nand_out", 0 0, RS_0000024bbd0e71b8;  3 drivers, strength-aware
v0000024bbd1bc8f0_0 .net8 "out", 0 0, RS_0000024bbd0e72d8;  alias, 2 drivers, strength-aware
S_0000024bbd1da010 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d7c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3390a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2220 .functor PMOS 1, L_0000024bbd3390a0, RS_0000024bbd0e7008, C4<0>, C4<0>;
L_0000024bbd3d2d10 .functor PMOS 1, L_0000024bbd3390a0, RS_0000024bbd0e4938, C4<0>, C4<0>;
L_0000024bbd33a3e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2290 .functor NMOS 1, L_0000024bbd33a3e0, RS_0000024bbd0e4938, C4<0>, C4<0>;
L_0000024bbd3d32c0 .functor NMOS 1, L_0000024bbd3d2290, RS_0000024bbd0e7008, C4<0>, C4<0>;
v0000024bbd1be010_0 .net8 "a", 0 0, RS_0000024bbd0e7008;  alias, 2 drivers, strength-aware
v0000024bbd1be0b0_0 .net8 "b", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
v0000024bbd1bce90_0 .net8 "gnd", 0 0, L_0000024bbd33a3e0;  1 drivers, strength-aware
v0000024bbd1bd070_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d2290;  1 drivers, strength-aware
v0000024bbd1be830_0 .net8 "out", 0 0, RS_0000024bbd0e71b8;  alias, 3 drivers, strength-aware
v0000024bbd1bc3f0_0 .net8 "pwr", 0 0, L_0000024bbd3390a0;  1 drivers, strength-aware
S_0000024bbd1d6e10 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d7c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3398f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3330 .functor PMOS 1, L_0000024bbd3398f0, RS_0000024bbd0e71b8, C4<0>, C4<0>;
L_0000024bbd33a680 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2300 .functor NMOS 1, L_0000024bbd33a680, RS_0000024bbd0e71b8, C4<0>, C4<0>;
v0000024bbd1be1f0_0 .net8 "a", 0 0, RS_0000024bbd0e71b8;  alias, 3 drivers, strength-aware
v0000024bbd1be290_0 .net8 "gnd", 0 0, L_0000024bbd33a680;  1 drivers, strength-aware
v0000024bbd1bda70_0 .net8 "out", 0 0, RS_0000024bbd0e72d8;  alias, 2 drivers, strength-aware
v0000024bbd1bd890_0 .net8 "pwr", 0 0, L_0000024bbd3398f0;  1 drivers, strength-aware
S_0000024bbd1d5830 .scope module, "and_gate1" "and_gate" 3 176, 3 29 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1bca30_0 .net8 "a", 0 0, RS_0000024bbd0e4ae8;  alias, 2 drivers, strength-aware
v0000024bbd1bcc10_0 .net "b", 0 0, L_0000024bbd2c3810;  alias, 1 drivers
RS_0000024bbd0e7578 .resolv tri, L_0000024bbd3d0230, L_0000024bbd3d17a0, L_0000024bbd3d05b0;
v0000024bbd1bd430_0 .net8 "nand_out", 0 0, RS_0000024bbd0e7578;  3 drivers, strength-aware
v0000024bbd1bd4d0_0 .net8 "out", 0 0, RS_0000024bbd0e7698;  alias, 2 drivers, strength-aware
S_0000024bbd1d8d50 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d5830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd338930 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0230 .functor PMOS 1, L_0000024bbd338930, RS_0000024bbd0e4ae8, C4<0>, C4<0>;
L_0000024bbd3d17a0 .functor PMOS 1, L_0000024bbd338930, L_0000024bbd2c3810, C4<0>, C4<0>;
L_0000024bbd338d90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0540 .functor NMOS 1, L_0000024bbd338d90, L_0000024bbd2c3810, C4<0>, C4<0>;
L_0000024bbd3d05b0 .functor NMOS 1, L_0000024bbd3d0540, RS_0000024bbd0e4ae8, C4<0>, C4<0>;
v0000024bbd1bcf30_0 .net8 "a", 0 0, RS_0000024bbd0e4ae8;  alias, 2 drivers, strength-aware
v0000024bbd1bcfd0_0 .net "b", 0 0, L_0000024bbd2c3810;  alias, 1 drivers
v0000024bbd1bc990_0 .net8 "gnd", 0 0, L_0000024bbd338d90;  1 drivers, strength-aware
v0000024bbd1bc490_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d0540;  1 drivers, strength-aware
v0000024bbd1bd110_0 .net8 "out", 0 0, RS_0000024bbd0e7578;  alias, 3 drivers, strength-aware
v0000024bbd1bc670_0 .net8 "pwr", 0 0, L_0000024bbd338930;  1 drivers, strength-aware
S_0000024bbd1d7130 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d5830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd338d20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d04d0 .functor PMOS 1, L_0000024bbd338d20, RS_0000024bbd0e7578, C4<0>, C4<0>;
L_0000024bbd338e70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0e70 .functor NMOS 1, L_0000024bbd338e70, RS_0000024bbd0e7578, C4<0>, C4<0>;
v0000024bbd1bc710_0 .net8 "a", 0 0, RS_0000024bbd0e7578;  alias, 3 drivers, strength-aware
v0000024bbd1bd390_0 .net8 "gnd", 0 0, L_0000024bbd338e70;  1 drivers, strength-aware
v0000024bbd1bc7b0_0 .net8 "out", 0 0, RS_0000024bbd0e7698;  alias, 2 drivers, strength-aware
v0000024bbd1bc850_0 .net8 "pwr", 0 0, L_0000024bbd338d20;  1 drivers, strength-aware
S_0000024bbd1d6000 .scope module, "and_gate2" "and_gate" 3 182, 3 29 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1beab0_0 .net8 "a", 0 0, RS_0000024bbd0e5178;  alias, 2 drivers, strength-aware
v0000024bbd1c0db0_0 .net "b", 0 0, L_0000024bbd2c1790;  alias, 1 drivers
RS_0000024bbd0e7878 .resolv tri, L_0000024bbd3d0ee0, L_0000024bbd3d0b60, L_0000024bbd3d03f0;
v0000024bbd1beb50_0 .net8 "nand_out", 0 0, RS_0000024bbd0e7878;  3 drivers, strength-aware
v0000024bbd1c0590_0 .net8 "out", 0 0, RS_0000024bbd0e7998;  alias, 2 drivers, strength-aware
S_0000024bbd1d7900 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd338b60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0ee0 .functor PMOS 1, L_0000024bbd338b60, RS_0000024bbd0e5178, C4<0>, C4<0>;
L_0000024bbd3d0b60 .functor PMOS 1, L_0000024bbd338b60, L_0000024bbd2c1790, C4<0>, C4<0>;
L_0000024bbd338f50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1420 .functor NMOS 1, L_0000024bbd338f50, L_0000024bbd2c1790, C4<0>, C4<0>;
L_0000024bbd3d03f0 .functor NMOS 1, L_0000024bbd3d1420, RS_0000024bbd0e5178, C4<0>, C4<0>;
v0000024bbd1bd570_0 .net8 "a", 0 0, RS_0000024bbd0e5178;  alias, 2 drivers, strength-aware
v0000024bbd1bed30_0 .net "b", 0 0, L_0000024bbd2c1790;  alias, 1 drivers
v0000024bbd1bfeb0_0 .net8 "gnd", 0 0, L_0000024bbd338f50;  1 drivers, strength-aware
v0000024bbd1c0630_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d1420;  1 drivers, strength-aware
v0000024bbd1c0130_0 .net8 "out", 0 0, RS_0000024bbd0e7878;  alias, 3 drivers, strength-aware
v0000024bbd1c06d0_0 .net8 "pwr", 0 0, L_0000024bbd338b60;  1 drivers, strength-aware
S_0000024bbd1d7450 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337f20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0f50 .functor PMOS 1, L_0000024bbd337f20, RS_0000024bbd0e7878, C4<0>, C4<0>;
L_0000024bbd338310 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0930 .functor NMOS 1, L_0000024bbd338310, RS_0000024bbd0e7878, C4<0>, C4<0>;
v0000024bbd1c0770_0 .net8 "a", 0 0, RS_0000024bbd0e7878;  alias, 3 drivers, strength-aware
v0000024bbd1c0bd0_0 .net8 "gnd", 0 0, L_0000024bbd338310;  1 drivers, strength-aware
v0000024bbd1bf690_0 .net8 "out", 0 0, RS_0000024bbd0e7998;  alias, 2 drivers, strength-aware
v0000024bbd1c0c70_0 .net8 "pwr", 0 0, L_0000024bbd337f20;  1 drivers, strength-aware
S_0000024bbd1d72c0 .scope module, "and_gate3" "and_gate" 3 188, 3 29 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1c0810_0 .net8 "a", 0 0, RS_0000024bbd0e5808;  alias, 2 drivers, strength-aware
v0000024bbd1bfd70_0 .net "b", 0 0, L_0000024bbd2c3c70;  alias, 1 drivers
RS_0000024bbd0e7b78 .resolv tri, L_0000024bbd3d15e0, L_0000024bbd3d1730, L_0000024bbd3d0310;
v0000024bbd1c0d10_0 .net8 "nand_out", 0 0, RS_0000024bbd0e7b78;  3 drivers, strength-aware
v0000024bbd1bf9b0_0 .net8 "out", 0 0, RS_0000024bbd0e7c98;  alias, 2 drivers, strength-aware
S_0000024bbd1d59c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd337820 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d15e0 .functor PMOS 1, L_0000024bbd337820, RS_0000024bbd0e5808, C4<0>, C4<0>;
L_0000024bbd3d1730 .functor PMOS 1, L_0000024bbd337820, L_0000024bbd2c3c70, C4<0>, C4<0>;
L_0000024bbd338a10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0a10 .functor NMOS 1, L_0000024bbd338a10, L_0000024bbd2c3c70, C4<0>, C4<0>;
L_0000024bbd3d0310 .functor NMOS 1, L_0000024bbd3d0a10, RS_0000024bbd0e5808, C4<0>, C4<0>;
v0000024bbd1c08b0_0 .net8 "a", 0 0, RS_0000024bbd0e5808;  alias, 2 drivers, strength-aware
v0000024bbd1c0950_0 .net "b", 0 0, L_0000024bbd2c3c70;  alias, 1 drivers
v0000024bbd1bea10_0 .net8 "gnd", 0 0, L_0000024bbd338a10;  1 drivers, strength-aware
v0000024bbd1c1170_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d0a10;  1 drivers, strength-aware
v0000024bbd1bf550_0 .net8 "out", 0 0, RS_0000024bbd0e7b78;  alias, 3 drivers, strength-aware
v0000024bbd1c09f0_0 .net8 "pwr", 0 0, L_0000024bbd337820;  1 drivers, strength-aware
S_0000024bbd1d7a90 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d72c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337ac0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d10a0 .functor PMOS 1, L_0000024bbd337ac0, RS_0000024bbd0e7b78, C4<0>, C4<0>;
L_0000024bbd3384d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0690 .functor NMOS 1, L_0000024bbd3384d0, RS_0000024bbd0e7b78, C4<0>, C4<0>;
v0000024bbd1c10d0_0 .net8 "a", 0 0, RS_0000024bbd0e7b78;  alias, 3 drivers, strength-aware
v0000024bbd1bebf0_0 .net8 "gnd", 0 0, L_0000024bbd3384d0;  1 drivers, strength-aware
v0000024bbd1c0a90_0 .net8 "out", 0 0, RS_0000024bbd0e7c98;  alias, 2 drivers, strength-aware
v0000024bbd1c0b30_0 .net8 "pwr", 0 0, L_0000024bbd337ac0;  1 drivers, strength-aware
S_0000024bbd1d7db0 .scope module, "and_gate4" "and_gate" 3 194, 3 29 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1c03b0_0 .net8 "a", 0 0, RS_0000024bbd0e5ec8;  alias, 2 drivers, strength-aware
v0000024bbd1bf7d0_0 .net "b", 0 0, L_0000024bbd2c45d0;  alias, 1 drivers
RS_0000024bbd0e7e78 .resolv tri, L_0000024bbd3d19d0, L_0000024bbd3d2140, L_0000024bbd3d20d0;
v0000024bbd1bfa50_0 .net8 "nand_out", 0 0, RS_0000024bbd0e7e78;  3 drivers, strength-aware
v0000024bbd1c1030_0 .net8 "out", 0 0, RS_0000024bbd0e7f98;  alias, 2 drivers, strength-aware
S_0000024bbd1d6960 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d7db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd337ba0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d19d0 .functor PMOS 1, L_0000024bbd337ba0, RS_0000024bbd0e5ec8, C4<0>, C4<0>;
L_0000024bbd3d2140 .functor PMOS 1, L_0000024bbd337ba0, L_0000024bbd2c45d0, C4<0>, C4<0>;
L_0000024bbd3385b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1a40 .functor NMOS 1, L_0000024bbd3385b0, L_0000024bbd2c45d0, C4<0>, C4<0>;
L_0000024bbd3d20d0 .functor NMOS 1, L_0000024bbd3d1a40, RS_0000024bbd0e5ec8, C4<0>, C4<0>;
v0000024bbd1bec90_0 .net8 "a", 0 0, RS_0000024bbd0e5ec8;  alias, 2 drivers, strength-aware
v0000024bbd1c0e50_0 .net "b", 0 0, L_0000024bbd2c45d0;  alias, 1 drivers
v0000024bbd1bedd0_0 .net8 "gnd", 0 0, L_0000024bbd3385b0;  1 drivers, strength-aware
v0000024bbd1bff50_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d1a40;  1 drivers, strength-aware
v0000024bbd1bfff0_0 .net8 "out", 0 0, RS_0000024bbd0e7e78;  alias, 3 drivers, strength-aware
v0000024bbd1bee70_0 .net8 "pwr", 0 0, L_0000024bbd337ba0;  1 drivers, strength-aware
S_0000024bbd1d6320 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d7db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337dd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2a70 .functor PMOS 1, L_0000024bbd337dd0, RS_0000024bbd0e7e78, C4<0>, C4<0>;
L_0000024bbd339030 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1c00 .functor NMOS 1, L_0000024bbd339030, RS_0000024bbd0e7e78, C4<0>, C4<0>;
v0000024bbd1c0f90_0 .net8 "a", 0 0, RS_0000024bbd0e7e78;  alias, 3 drivers, strength-aware
v0000024bbd1bf870_0 .net8 "gnd", 0 0, L_0000024bbd339030;  1 drivers, strength-aware
v0000024bbd1bf910_0 .net8 "out", 0 0, RS_0000024bbd0e7f98;  alias, 2 drivers, strength-aware
v0000024bbd1c0ef0_0 .net8 "pwr", 0 0, L_0000024bbd337dd0;  1 drivers, strength-aware
S_0000024bbd1d5b50 .scope module, "and_gate5" "and_gate" 3 200, 3 29 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1c0270_0 .net8 "a", 0 0, RS_0000024bbd0e6558;  alias, 2 drivers, strength-aware
v0000024bbd1bfb90_0 .net "b", 0 0, L_0000024bbd2c3bd0;  alias, 1 drivers
RS_0000024bbd0e8178 .resolv tri, L_0000024bbd3d1b20, L_0000024bbd3d2e60, L_0000024bbd3d2760;
v0000024bbd1bf370_0 .net8 "nand_out", 0 0, RS_0000024bbd0e8178;  3 drivers, strength-aware
v0000024bbd1c0090_0 .net8 "out", 0 0, RS_0000024bbd0e8298;  alias, 2 drivers, strength-aware
S_0000024bbd1d9b60 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d5b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd337900 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1b20 .functor PMOS 1, L_0000024bbd337900, RS_0000024bbd0e6558, C4<0>, C4<0>;
L_0000024bbd3d2e60 .functor PMOS 1, L_0000024bbd337900, L_0000024bbd2c3bd0, C4<0>, C4<0>;
L_0000024bbd338770 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d23e0 .functor NMOS 1, L_0000024bbd338770, L_0000024bbd2c3bd0, C4<0>, C4<0>;
L_0000024bbd3d2760 .functor NMOS 1, L_0000024bbd3d23e0, RS_0000024bbd0e6558, C4<0>, C4<0>;
v0000024bbd1bef10_0 .net8 "a", 0 0, RS_0000024bbd0e6558;  alias, 2 drivers, strength-aware
v0000024bbd1befb0_0 .net "b", 0 0, L_0000024bbd2c3bd0;  alias, 1 drivers
v0000024bbd1c0450_0 .net8 "gnd", 0 0, L_0000024bbd338770;  1 drivers, strength-aware
v0000024bbd1bf2d0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d23e0;  1 drivers, strength-aware
v0000024bbd1bfaf0_0 .net8 "out", 0 0, RS_0000024bbd0e8178;  alias, 3 drivers, strength-aware
v0000024bbd1bf5f0_0 .net8 "pwr", 0 0, L_0000024bbd337900;  1 drivers, strength-aware
S_0000024bbd1d5ce0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d5b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd338850 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d24c0 .functor PMOS 1, L_0000024bbd338850, RS_0000024bbd0e8178, C4<0>, C4<0>;
L_0000024bbd3379e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1d50 .functor NMOS 1, L_0000024bbd3379e0, RS_0000024bbd0e8178, C4<0>, C4<0>;
v0000024bbd1bf190_0 .net8 "a", 0 0, RS_0000024bbd0e8178;  alias, 3 drivers, strength-aware
v0000024bbd1bf050_0 .net8 "gnd", 0 0, L_0000024bbd3379e0;  1 drivers, strength-aware
v0000024bbd1bf0f0_0 .net8 "out", 0 0, RS_0000024bbd0e8298;  alias, 2 drivers, strength-aware
v0000024bbd1bf230_0 .net8 "pwr", 0 0, L_0000024bbd338850;  1 drivers, strength-aware
S_0000024bbd1d7f40 .scope module, "and_gate6" "and_gate" 3 206, 3 29 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1c22f0_0 .net8 "a", 0 0, RS_0000024bbd0e6c18;  alias, 2 drivers, strength-aware
v0000024bbd1c1530_0 .net "b", 0 0, L_0000024bbd2c3e50;  alias, 1 drivers
RS_0000024bbd0e8478 .resolv tri, L_0000024bbd3d2840, L_0000024bbd3d31e0, L_0000024bbd3d25a0;
v0000024bbd1c1990_0 .net8 "nand_out", 0 0, RS_0000024bbd0e8478;  3 drivers, strength-aware
v0000024bbd1c17b0_0 .net8 "out", 0 0, RS_0000024bbd0e8598;  alias, 2 drivers, strength-aware
S_0000024bbd1dafb0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1d7f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33a220 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2840 .functor PMOS 1, L_0000024bbd33a220, RS_0000024bbd0e6c18, C4<0>, C4<0>;
L_0000024bbd3d31e0 .functor PMOS 1, L_0000024bbd33a220, L_0000024bbd2c3e50, C4<0>, C4<0>;
L_0000024bbd339880 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d2530 .functor NMOS 1, L_0000024bbd339880, L_0000024bbd2c3e50, C4<0>, C4<0>;
L_0000024bbd3d25a0 .functor NMOS 1, L_0000024bbd3d2530, RS_0000024bbd0e6c18, C4<0>, C4<0>;
v0000024bbd1bf410_0 .net8 "a", 0 0, RS_0000024bbd0e6c18;  alias, 2 drivers, strength-aware
v0000024bbd1bf4b0_0 .net "b", 0 0, L_0000024bbd2c3e50;  alias, 1 drivers
v0000024bbd1bf730_0 .net8 "gnd", 0 0, L_0000024bbd339880;  1 drivers, strength-aware
v0000024bbd1c01d0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d2530;  1 drivers, strength-aware
v0000024bbd1c04f0_0 .net8 "out", 0 0, RS_0000024bbd0e8478;  alias, 3 drivers, strength-aware
v0000024bbd1bfc30_0 .net8 "pwr", 0 0, L_0000024bbd33a220;  1 drivers, strength-aware
S_0000024bbd1da4c0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1d7f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3392d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1f80 .functor PMOS 1, L_0000024bbd3392d0, RS_0000024bbd0e8478, C4<0>, C4<0>;
L_0000024bbd33a450 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1ff0 .functor NMOS 1, L_0000024bbd33a450, RS_0000024bbd0e8478, C4<0>, C4<0>;
v0000024bbd1bfcd0_0 .net8 "a", 0 0, RS_0000024bbd0e8478;  alias, 3 drivers, strength-aware
v0000024bbd1bfe10_0 .net8 "gnd", 0 0, L_0000024bbd33a450;  1 drivers, strength-aware
v0000024bbd1c0310_0 .net8 "out", 0 0, RS_0000024bbd0e8598;  alias, 2 drivers, strength-aware
v0000024bbd1c2930_0 .net8 "pwr", 0 0, L_0000024bbd3392d0;  1 drivers, strength-aware
S_0000024bbd1da970 .scope module, "and_gate7" "and_gate" 3 212, 3 29 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1c30b0_0 .net8 "a", 0 0, RS_0000024bbd0e72d8;  alias, 2 drivers, strength-aware
v0000024bbd1c1d50_0 .net "b", 0 0, L_0000024bbd2c5d90;  alias, 1 drivers
RS_0000024bbd0e8778 .resolv tri, L_0000024bbd3d4d70, L_0000024bbd3d41a0, L_0000024bbd3d4ec0;
v0000024bbd1c2a70_0 .net8 "nand_out", 0 0, RS_0000024bbd0e8778;  3 drivers, strength-aware
v0000024bbd1c2570_0 .net8 "out", 0 0, RS_0000024bbd0e8898;  alias, 2 drivers, strength-aware
S_0000024bbd1d5e70 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1da970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33a300 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4d70 .functor PMOS 1, L_0000024bbd33a300, RS_0000024bbd0e72d8, C4<0>, C4<0>;
L_0000024bbd3d41a0 .functor PMOS 1, L_0000024bbd33a300, L_0000024bbd2c5d90, C4<0>, C4<0>;
L_0000024bbd339ff0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3b80 .functor NMOS 1, L_0000024bbd339ff0, L_0000024bbd2c5d90, C4<0>, C4<0>;
L_0000024bbd3d4ec0 .functor NMOS 1, L_0000024bbd3d3b80, RS_0000024bbd0e72d8, C4<0>, C4<0>;
v0000024bbd1c26b0_0 .net8 "a", 0 0, RS_0000024bbd0e72d8;  alias, 2 drivers, strength-aware
v0000024bbd1c1f30_0 .net "b", 0 0, L_0000024bbd2c5d90;  alias, 1 drivers
v0000024bbd1c2430_0 .net8 "gnd", 0 0, L_0000024bbd339ff0;  1 drivers, strength-aware
v0000024bbd1c2390_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d3b80;  1 drivers, strength-aware
v0000024bbd1c2ed0_0 .net8 "out", 0 0, RS_0000024bbd0e8778;  alias, 3 drivers, strength-aware
v0000024bbd1c2890_0 .net8 "pwr", 0 0, L_0000024bbd33a300;  1 drivers, strength-aware
S_0000024bbd1d64b0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1da970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd339110 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4bb0 .functor PMOS 1, L_0000024bbd339110, RS_0000024bbd0e8778, C4<0>, C4<0>;
L_0000024bbd3395e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4e50 .functor NMOS 1, L_0000024bbd3395e0, RS_0000024bbd0e8778, C4<0>, C4<0>;
v0000024bbd1c1850_0 .net8 "a", 0 0, RS_0000024bbd0e8778;  alias, 3 drivers, strength-aware
v0000024bbd1c21b0_0 .net8 "gnd", 0 0, L_0000024bbd3395e0;  1 drivers, strength-aware
v0000024bbd1c24d0_0 .net8 "out", 0 0, RS_0000024bbd0e8898;  alias, 2 drivers, strength-aware
v0000024bbd1c2bb0_0 .net8 "pwr", 0 0, L_0000024bbd339110;  1 drivers, strength-aware
S_0000024bbd1da650 .scope module, "not_gate1" "not_gate" 3 168, 3 1 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3361d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0d20 .functor PMOS 1, L_0000024bbd3361d0, L_0000024bbd2c34f0, C4<0>, C4<0>;
L_0000024bbd336080 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d11f0 .functor NMOS 1, L_0000024bbd336080, L_0000024bbd2c34f0, C4<0>, C4<0>;
v0000024bbd1c29d0_0 .net "a", 0 0, L_0000024bbd2c34f0;  1 drivers
v0000024bbd1c2610_0 .net8 "gnd", 0 0, L_0000024bbd336080;  1 drivers, strength-aware
v0000024bbd1c18f0_0 .net8 "out", 0 0, RS_0000024bbd0e4608;  alias, 2 drivers, strength-aware
v0000024bbd1c1cb0_0 .net8 "pwr", 0 0, L_0000024bbd3361d0;  1 drivers, strength-aware
S_0000024bbd1d99d0 .scope module, "not_gate2" "not_gate" 3 169, 3 1 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd337cf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0c40 .functor PMOS 1, L_0000024bbd337cf0, L_0000024bbd2c29b0, C4<0>, C4<0>;
L_0000024bbd338ee0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d0380 .functor NMOS 1, L_0000024bbd338ee0, L_0000024bbd2c29b0, C4<0>, C4<0>;
v0000024bbd1c2750_0 .net "a", 0 0, L_0000024bbd2c29b0;  1 drivers
v0000024bbd1c2cf0_0 .net8 "gnd", 0 0, L_0000024bbd338ee0;  1 drivers, strength-aware
v0000024bbd1c1a30_0 .net8 "out", 0 0, RS_0000024bbd0e4638;  alias, 2 drivers, strength-aware
v0000024bbd1c1ad0_0 .net8 "pwr", 0 0, L_0000024bbd337cf0;  1 drivers, strength-aware
S_0000024bbd1dab00 .scope module, "not_gate3" "not_gate" 3 170, 3 1 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd338700 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d1260 .functor PMOS 1, L_0000024bbd338700, L_0000024bbd2c2a50, C4<0>, C4<0>;
L_0000024bbd337b30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d08c0 .functor NMOS 1, L_0000024bbd337b30, L_0000024bbd2c2a50, C4<0>, C4<0>;
v0000024bbd1c2b10_0 .net "a", 0 0, L_0000024bbd2c2a50;  1 drivers
v0000024bbd1c1490_0 .net8 "gnd", 0 0, L_0000024bbd337b30;  1 drivers, strength-aware
v0000024bbd1c2250_0 .net8 "out", 0 0, RS_0000024bbd0e4938;  alias, 2 drivers, strength-aware
v0000024bbd1c27f0_0 .net8 "pwr", 0 0, L_0000024bbd338700;  1 drivers, strength-aware
S_0000024bbd1d8580 .scope module, "or_gate1" "or_gate" 3 218, 3 54 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1c1b70_0 .net8 "a", 0 0, RS_0000024bbd0e7698;  alias, 2 drivers, strength-aware
v0000024bbd1c1210_0 .net8 "b", 0 0, RS_0000024bbd0e7998;  alias, 2 drivers, strength-aware
RS_0000024bbd0e8ce8 .resolv tri, L_0000024bbd3d4670, L_0000024bbd3d3720, L_0000024bbd3d3d40;
v0000024bbd1c12b0_0 .net8 "nor_out", 0 0, RS_0000024bbd0e8ce8;  3 drivers, strength-aware
v0000024bbd1c1c10_0 .net8 "out", 0 0, RS_0000024bbd0e8e38;  alias, 2 drivers, strength-aware
S_0000024bbd1d6640 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1d8580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd339a40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d49f0 .functor PMOS 1, L_0000024bbd339a40, RS_0000024bbd0e7698, C4<0>, C4<0>;
L_0000024bbd3d4670 .functor PMOS 1, L_0000024bbd3d49f0, RS_0000024bbd0e7998, C4<0>, C4<0>;
L_0000024bbd3399d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3720 .functor NMOS 1, L_0000024bbd3399d0, RS_0000024bbd0e7698, C4<0>, C4<0>;
L_0000024bbd3d3d40 .functor NMOS 1, L_0000024bbd3399d0, RS_0000024bbd0e7998, C4<0>, C4<0>;
v0000024bbd1c2f70_0 .net8 "a", 0 0, RS_0000024bbd0e7698;  alias, 2 drivers, strength-aware
v0000024bbd1c1df0_0 .net8 "b", 0 0, RS_0000024bbd0e7998;  alias, 2 drivers, strength-aware
v0000024bbd1c1e90_0 .net8 "gnd", 0 0, L_0000024bbd3399d0;  1 drivers, strength-aware
v0000024bbd1c2c50_0 .net8 "out", 0 0, RS_0000024bbd0e8ce8;  alias, 3 drivers, strength-aware
v0000024bbd1c1fd0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d49f0;  1 drivers, strength-aware
v0000024bbd1c2d90_0 .net8 "pwr", 0 0, L_0000024bbd339a40;  1 drivers, strength-aware
S_0000024bbd1d80d0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1d8580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd339f10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4d00 .functor PMOS 1, L_0000024bbd339f10, RS_0000024bbd0e8ce8, C4<0>, C4<0>;
L_0000024bbd33a0d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3f70 .functor NMOS 1, L_0000024bbd33a0d0, RS_0000024bbd0e8ce8, C4<0>, C4<0>;
v0000024bbd1c2e30_0 .net8 "a", 0 0, RS_0000024bbd0e8ce8;  alias, 3 drivers, strength-aware
v0000024bbd1c15d0_0 .net8 "gnd", 0 0, L_0000024bbd33a0d0;  1 drivers, strength-aware
v0000024bbd1c3010_0 .net8 "out", 0 0, RS_0000024bbd0e8e38;  alias, 2 drivers, strength-aware
v0000024bbd1c1670_0 .net8 "pwr", 0 0, L_0000024bbd339f10;  1 drivers, strength-aware
S_0000024bbd1d8260 .scope module, "or_gate2" "or_gate" 3 219, 3 54 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a3210_0 .net8 "a", 0 0, RS_0000024bbd0e8e38;  alias, 2 drivers, strength-aware
v0000024bbd1a5330_0 .net8 "b", 0 0, RS_0000024bbd0e7c98;  alias, 2 drivers, strength-aware
RS_0000024bbd0e8fb8 .resolv tri, L_0000024bbd3d3950, L_0000024bbd3d4980, L_0000024bbd3d3790;
v0000024bbd1a5510_0 .net8 "nor_out", 0 0, RS_0000024bbd0e8fb8;  3 drivers, strength-aware
v0000024bbd1a4a70_0 .net8 "out", 0 0, RS_0000024bbd0e9108;  alias, 2 drivers, strength-aware
S_0000024bbd1d67d0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1d8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33a610 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d39c0 .functor PMOS 1, L_0000024bbd33a610, RS_0000024bbd0e8e38, C4<0>, C4<0>;
L_0000024bbd3d3950 .functor PMOS 1, L_0000024bbd3d39c0, RS_0000024bbd0e7c98, C4<0>, C4<0>;
L_0000024bbd33a060 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4980 .functor NMOS 1, L_0000024bbd33a060, RS_0000024bbd0e8e38, C4<0>, C4<0>;
L_0000024bbd3d3790 .functor NMOS 1, L_0000024bbd33a060, RS_0000024bbd0e7c98, C4<0>, C4<0>;
v0000024bbd1c1350_0 .net8 "a", 0 0, RS_0000024bbd0e8e38;  alias, 2 drivers, strength-aware
v0000024bbd1c2070_0 .net8 "b", 0 0, RS_0000024bbd0e7c98;  alias, 2 drivers, strength-aware
v0000024bbd1c13f0_0 .net8 "gnd", 0 0, L_0000024bbd33a060;  1 drivers, strength-aware
v0000024bbd1c1710_0 .net8 "out", 0 0, RS_0000024bbd0e8fb8;  alias, 3 drivers, strength-aware
v0000024bbd1c2110_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d39c0;  1 drivers, strength-aware
v0000024bbd1a5650_0 .net8 "pwr", 0 0, L_0000024bbd33a610;  1 drivers, strength-aware
S_0000024bbd1d6190 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1d8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33ac30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4fa0 .functor PMOS 1, L_0000024bbd33ac30, RS_0000024bbd0e8fb8, C4<0>, C4<0>;
L_0000024bbd339b90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3fe0 .functor NMOS 1, L_0000024bbd339b90, RS_0000024bbd0e8fb8, C4<0>, C4<0>;
v0000024bbd1a53d0_0 .net8 "a", 0 0, RS_0000024bbd0e8fb8;  alias, 3 drivers, strength-aware
v0000024bbd1a4cf0_0 .net8 "gnd", 0 0, L_0000024bbd339b90;  1 drivers, strength-aware
v0000024bbd1a38f0_0 .net8 "out", 0 0, RS_0000024bbd0e9108;  alias, 2 drivers, strength-aware
v0000024bbd1a56f0_0 .net8 "pwr", 0 0, L_0000024bbd33ac30;  1 drivers, strength-aware
S_0000024bbd1d9cf0 .scope module, "or_gate3" "or_gate" 3 220, 3 54 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a4890_0 .net8 "a", 0 0, RS_0000024bbd0e9108;  alias, 2 drivers, strength-aware
v0000024bbd1a4f70_0 .net8 "b", 0 0, RS_0000024bbd0e7f98;  alias, 2 drivers, strength-aware
RS_0000024bbd0e9288 .resolv tri, L_0000024bbd3d36b0, L_0000024bbd3d4a60, L_0000024bbd3d4520;
v0000024bbd1a4750_0 .net8 "nor_out", 0 0, RS_0000024bbd0e9288;  3 drivers, strength-aware
v0000024bbd1a5790_0 .net8 "out", 0 0, RS_0000024bbd0e93d8;  alias, 2 drivers, strength-aware
S_0000024bbd1d83f0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1d9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd339500 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4de0 .functor PMOS 1, L_0000024bbd339500, RS_0000024bbd0e9108, C4<0>, C4<0>;
L_0000024bbd3d36b0 .functor PMOS 1, L_0000024bbd3d4de0, RS_0000024bbd0e7f98, C4<0>, C4<0>;
L_0000024bbd3393b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4a60 .functor NMOS 1, L_0000024bbd3393b0, RS_0000024bbd0e9108, C4<0>, C4<0>;
L_0000024bbd3d4520 .functor NMOS 1, L_0000024bbd3393b0, RS_0000024bbd0e7f98, C4<0>, C4<0>;
v0000024bbd1a3b70_0 .net8 "a", 0 0, RS_0000024bbd0e9108;  alias, 2 drivers, strength-aware
v0000024bbd1a3f30_0 .net8 "b", 0 0, RS_0000024bbd0e7f98;  alias, 2 drivers, strength-aware
v0000024bbd1a3fd0_0 .net8 "gnd", 0 0, L_0000024bbd3393b0;  1 drivers, strength-aware
v0000024bbd1a49d0_0 .net8 "out", 0 0, RS_0000024bbd0e9288;  alias, 3 drivers, strength-aware
v0000024bbd1a5010_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d4de0;  1 drivers, strength-aware
v0000024bbd1a4570_0 .net8 "pwr", 0 0, L_0000024bbd339500;  1 drivers, strength-aware
S_0000024bbd1d8710 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1d9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33a1b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3640 .functor PMOS 1, L_0000024bbd33a1b0, RS_0000024bbd0e9288, C4<0>, C4<0>;
L_0000024bbd339960 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4c20 .functor NMOS 1, L_0000024bbd339960, RS_0000024bbd0e9288, C4<0>, C4<0>;
v0000024bbd1a3990_0 .net8 "a", 0 0, RS_0000024bbd0e9288;  alias, 3 drivers, strength-aware
v0000024bbd1a5470_0 .net8 "gnd", 0 0, L_0000024bbd339960;  1 drivers, strength-aware
v0000024bbd1a55b0_0 .net8 "out", 0 0, RS_0000024bbd0e93d8;  alias, 2 drivers, strength-aware
v0000024bbd1a4390_0 .net8 "pwr", 0 0, L_0000024bbd33a1b0;  1 drivers, strength-aware
S_0000024bbd1d88a0 .scope module, "or_gate4" "or_gate" 3 221, 3 54 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a51f0_0 .net8 "a", 0 0, RS_0000024bbd0e93d8;  alias, 2 drivers, strength-aware
v0000024bbd1a3ad0_0 .net8 "b", 0 0, RS_0000024bbd0e8298;  alias, 2 drivers, strength-aware
RS_0000024bbd0e9558 .resolv tri, L_0000024bbd3d3800, L_0000024bbd3d4590, L_0000024bbd3d3bf0;
v0000024bbd1a4c50_0 .net8 "nor_out", 0 0, RS_0000024bbd0e9558;  3 drivers, strength-aware
v0000024bbd1a4110_0 .net8 "out", 0 0, RS_0000024bbd0e96a8;  alias, 2 drivers, strength-aware
S_0000024bbd1d8ee0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1d88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd339ab0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3aa0 .functor PMOS 1, L_0000024bbd339ab0, RS_0000024bbd0e93d8, C4<0>, C4<0>;
L_0000024bbd3d3800 .functor PMOS 1, L_0000024bbd3d3aa0, RS_0000024bbd0e8298, C4<0>, C4<0>;
L_0000024bbd339420 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4590 .functor NMOS 1, L_0000024bbd339420, RS_0000024bbd0e93d8, C4<0>, C4<0>;
L_0000024bbd3d3bf0 .functor NMOS 1, L_0000024bbd339420, RS_0000024bbd0e8298, C4<0>, C4<0>;
v0000024bbd1a4070_0 .net8 "a", 0 0, RS_0000024bbd0e93d8;  alias, 2 drivers, strength-aware
v0000024bbd1a3a30_0 .net8 "b", 0 0, RS_0000024bbd0e8298;  alias, 2 drivers, strength-aware
v0000024bbd1a4610_0 .net8 "gnd", 0 0, L_0000024bbd339420;  1 drivers, strength-aware
v0000024bbd1a5830_0 .net8 "out", 0 0, RS_0000024bbd0e9558;  alias, 3 drivers, strength-aware
v0000024bbd1a58d0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d3aa0;  1 drivers, strength-aware
v0000024bbd1a4930_0 .net8 "pwr", 0 0, L_0000024bbd339ab0;  1 drivers, strength-aware
S_0000024bbd1d9390 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1d88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd339490 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4ad0 .functor PMOS 1, L_0000024bbd339490, RS_0000024bbd0e9558, C4<0>, C4<0>;
L_0000024bbd339180 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d40c0 .functor NMOS 1, L_0000024bbd339180, RS_0000024bbd0e9558, C4<0>, C4<0>;
v0000024bbd1a4b10_0 .net8 "a", 0 0, RS_0000024bbd0e9558;  alias, 3 drivers, strength-aware
v0000024bbd1a50b0_0 .net8 "gnd", 0 0, L_0000024bbd339180;  1 drivers, strength-aware
v0000024bbd1a32b0_0 .net8 "out", 0 0, RS_0000024bbd0e96a8;  alias, 2 drivers, strength-aware
v0000024bbd1a4bb0_0 .net8 "pwr", 0 0, L_0000024bbd339490;  1 drivers, strength-aware
S_0000024bbd1d9520 .scope module, "or_gate5" "or_gate" 3 222, 3 54 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a33f0_0 .net8 "a", 0 0, RS_0000024bbd0e96a8;  alias, 2 drivers, strength-aware
v0000024bbd1a3490_0 .net8 "b", 0 0, RS_0000024bbd0e8598;  alias, 2 drivers, strength-aware
RS_0000024bbd0e9828 .resolv tri, L_0000024bbd3d4b40, L_0000024bbd3d3a30, L_0000024bbd3d4f30;
v0000024bbd1a3cb0_0 .net8 "nor_out", 0 0, RS_0000024bbd0e9828;  3 drivers, strength-aware
v0000024bbd1a4250_0 .net8 "out", 0 0, RS_0000024bbd0e9978;  alias, 2 drivers, strength-aware
S_0000024bbd1d96b0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1d9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33ab50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4360 .functor PMOS 1, L_0000024bbd33ab50, RS_0000024bbd0e96a8, C4<0>, C4<0>;
L_0000024bbd3d4b40 .functor PMOS 1, L_0000024bbd3d4360, RS_0000024bbd0e8598, C4<0>, C4<0>;
L_0000024bbd339570 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3a30 .functor NMOS 1, L_0000024bbd339570, RS_0000024bbd0e96a8, C4<0>, C4<0>;
L_0000024bbd3d4f30 .functor NMOS 1, L_0000024bbd339570, RS_0000024bbd0e8598, C4<0>, C4<0>;
v0000024bbd1a4d90_0 .net8 "a", 0 0, RS_0000024bbd0e96a8;  alias, 2 drivers, strength-aware
v0000024bbd1a4e30_0 .net8 "b", 0 0, RS_0000024bbd0e8598;  alias, 2 drivers, strength-aware
v0000024bbd1a4ed0_0 .net8 "gnd", 0 0, L_0000024bbd339570;  1 drivers, strength-aware
v0000024bbd1a41b0_0 .net8 "out", 0 0, RS_0000024bbd0e9828;  alias, 3 drivers, strength-aware
v0000024bbd1a37b0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d4360;  1 drivers, strength-aware
v0000024bbd1a3c10_0 .net8 "pwr", 0 0, L_0000024bbd33ab50;  1 drivers, strength-aware
S_0000024bbd1d9e80 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1d9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3397a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3b10 .functor PMOS 1, L_0000024bbd3397a0, RS_0000024bbd0e9828, C4<0>, C4<0>;
L_0000024bbd339c70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4600 .functor NMOS 1, L_0000024bbd339c70, RS_0000024bbd0e9828, C4<0>, C4<0>;
v0000024bbd1a5150_0 .net8 "a", 0 0, RS_0000024bbd0e9828;  alias, 3 drivers, strength-aware
v0000024bbd1a5290_0 .net8 "gnd", 0 0, L_0000024bbd339c70;  1 drivers, strength-aware
v0000024bbd1a5970_0 .net8 "out", 0 0, RS_0000024bbd0e9978;  alias, 2 drivers, strength-aware
v0000024bbd1a3350_0 .net8 "pwr", 0 0, L_0000024bbd3397a0;  1 drivers, strength-aware
S_0000024bbd1dac90 .scope module, "or_gate6" "or_gate" 3 223, 3 54 0, S_0000024bbd1ce240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1a47f0_0 .net8 "a", 0 0, RS_0000024bbd0e9978;  alias, 2 drivers, strength-aware
v0000024bbd1a3df0_0 .net8 "b", 0 0, RS_0000024bbd0e8898;  alias, 2 drivers, strength-aware
RS_0000024bbd0e9af8 .resolv tri, L_0000024bbd3d3db0, L_0000024bbd3d5010, L_0000024bbd3d3e20;
v0000024bbd1a3e90_0 .net8 "nor_out", 0 0, RS_0000024bbd0e9af8;  3 drivers, strength-aware
v0000024bbd1e1fe0_0 .net8 "out", 0 0, RS_0000024bbd0e9c48;  alias, 2 drivers, strength-aware
S_0000024bbd1d9840 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1dac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd339c00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d43d0 .functor PMOS 1, L_0000024bbd339c00, RS_0000024bbd0e9978, C4<0>, C4<0>;
L_0000024bbd3d3db0 .functor PMOS 1, L_0000024bbd3d43d0, RS_0000024bbd0e8898, C4<0>, C4<0>;
L_0000024bbd33a4c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5010 .functor NMOS 1, L_0000024bbd33a4c0, RS_0000024bbd0e9978, C4<0>, C4<0>;
L_0000024bbd3d3e20 .functor NMOS 1, L_0000024bbd33a4c0, RS_0000024bbd0e8898, C4<0>, C4<0>;
v0000024bbd1a3530_0 .net8 "a", 0 0, RS_0000024bbd0e9978;  alias, 2 drivers, strength-aware
v0000024bbd1a35d0_0 .net8 "b", 0 0, RS_0000024bbd0e8898;  alias, 2 drivers, strength-aware
v0000024bbd1a3670_0 .net8 "gnd", 0 0, L_0000024bbd33a4c0;  1 drivers, strength-aware
v0000024bbd1a3710_0 .net8 "out", 0 0, RS_0000024bbd0e9af8;  alias, 3 drivers, strength-aware
v0000024bbd1a3d50_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d43d0;  1 drivers, strength-aware
v0000024bbd1a46b0_0 .net8 "pwr", 0 0, L_0000024bbd339c00;  1 drivers, strength-aware
S_0000024bbd1da1a0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1dac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd339ce0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d46e0 .functor PMOS 1, L_0000024bbd339ce0, RS_0000024bbd0e9af8, C4<0>, C4<0>;
L_0000024bbd3396c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4830 .functor NMOS 1, L_0000024bbd3396c0, RS_0000024bbd0e9af8, C4<0>, C4<0>;
v0000024bbd1a42f0_0 .net8 "a", 0 0, RS_0000024bbd0e9af8;  alias, 3 drivers, strength-aware
v0000024bbd1a3850_0 .net8 "gnd", 0 0, L_0000024bbd3396c0;  1 drivers, strength-aware
v0000024bbd1a4430_0 .net8 "out", 0 0, RS_0000024bbd0e9c48;  alias, 2 drivers, strength-aware
v0000024bbd1a44d0_0 .net8 "pwr", 0 0, L_0000024bbd339ce0;  1 drivers, strength-aware
S_0000024bbd1dbdc0 .scope module, "multiplexor4" "multiplexor" 3 234, 3 166 0, S_0000024bbd18b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 3 "control";
    .port_info 9 /OUTPUT 1 "result";
RS_0000024bbd0ecc78 .resolv tri, L_0000024bbd3d77e0, L_0000024bbd3d6d60;
v0000024bbd1f2f20_0 .net8 "ABnC", 0 0, RS_0000024bbd0ecc78;  2 drivers, strength-aware
RS_0000024bbd0ec5b8 .resolv tri, L_0000024bbd3d8110, L_0000024bbd3d80a0;
v0000024bbd1f2a20_0 .net8 "AnBC", 0 0, RS_0000024bbd0ec5b8;  2 drivers, strength-aware
RS_0000024bbd0ebef8 .resolv tri, L_0000024bbd3d7460, L_0000024bbd3d86c0;
v0000024bbd1f3060_0 .net8 "AnBnC", 0 0, RS_0000024bbd0ebef8;  2 drivers, strength-aware
RS_0000024bbd0ee7d8 .resolv tri, L_0000024bbd3d8570, L_0000024bbd3d8650;
v0000024bbd1f1f80_0 .net8 "a1", 0 0, RS_0000024bbd0ee7d8;  2 drivers, strength-aware
RS_0000024bbd0eeaa8 .resolv tri, L_0000024bbd3d81f0, L_0000024bbd3d7c40;
v0000024bbd1f1300_0 .net8 "a2", 0 0, RS_0000024bbd0eeaa8;  2 drivers, strength-aware
RS_0000024bbd0eed78 .resolv tri, L_0000024bbd3d85e0, L_0000024bbd3d8d50;
v0000024bbd1f2b60_0 .net8 "a3", 0 0, RS_0000024bbd0eed78;  2 drivers, strength-aware
RS_0000024bbd0ef048 .resolv tri, L_0000024bbd3d9ed0, L_0000024bbd3d9060;
v0000024bbd1f23e0_0 .net8 "a4", 0 0, RS_0000024bbd0ef048;  2 drivers, strength-aware
RS_0000024bbd0ef318 .resolv tri, L_0000024bbd3d9680, L_0000024bbd3d9140;
v0000024bbd1f1c60_0 .net8 "a5", 0 0, RS_0000024bbd0ef318;  2 drivers, strength-aware
v0000024bbd1f1bc0_0 .net "control", 2 0, v0000024bbd2be630_0;  alias, 1 drivers
v0000024bbd1f34c0_0 .net "d0", 0 0, L_0000024bbd2c6010;  1 drivers
v0000024bbd1f2160_0 .net "d1", 0 0, L_0000024bbd2c4490;  1 drivers
v0000024bbd1f1440_0 .net "d2", 0 0, L_0000024bbd2c5ed0;  1 drivers
v0000024bbd1f2520_0 .net "d3", 0 0, L_0000024bbd2c60b0;  1 drivers
v0000024bbd1f14e0_0 .net "d4", 0 0, L_0000024bbd2c3950;  1 drivers
v0000024bbd1f2d40_0 .net "d5", 0 0, L_0000024bbd2c4170;  1 drivers
v0000024bbd1f2de0_0 .net "d6", 0 0, L_0000024bbd2c5930;  1 drivers
v0000024bbd1f2340_0 .net "d7", 0 0, L_0000024bbd2c4670;  1 drivers
RS_0000024bbd0eb868 .resolv tri, L_0000024bbd3d6cf0, L_0000024bbd3d5940;
v0000024bbd1f2c00_0 .net8 "nABC", 0 0, RS_0000024bbd0eb868;  2 drivers, strength-aware
RS_0000024bbd0eb1a8 .resolv tri, L_0000024bbd3d5400, L_0000024bbd3d57f0;
v0000024bbd1f3380_0 .net8 "nABnC", 0 0, RS_0000024bbd0eb1a8;  2 drivers, strength-aware
RS_0000024bbd0eab18 .resolv tri, L_0000024bbd3d5240, L_0000024bbd3d5d30;
v0000024bbd1f2ca0_0 .net8 "nAnBC", 0 0, RS_0000024bbd0eab18;  2 drivers, strength-aware
RS_0000024bbd0ea488 .resolv tri, L_0000024bbd3d3560, L_0000024bbd3d42f0;
v0000024bbd1f2e80_0 .net8 "nAnBnC", 0 0, RS_0000024bbd0ea488;  2 drivers, strength-aware
RS_0000024bbd0e9fa8 .resolv tri, L_0000024bbd3d3e90, L_0000024bbd3d4440;
v0000024bbd1f3920_0 .net8 "notA", 0 0, RS_0000024bbd0e9fa8;  2 drivers, strength-aware
RS_0000024bbd0e9fd8 .resolv tri, L_0000024bbd3d3870, L_0000024bbd3d3f00;
v0000024bbd1f37e0_0 .net8 "notB", 0 0, RS_0000024bbd0e9fd8;  2 drivers, strength-aware
RS_0000024bbd0ea2d8 .resolv tri, L_0000024bbd3d4280, L_0000024bbd3d38e0;
v0000024bbd1f2fc0_0 .net8 "notC", 0 0, RS_0000024bbd0ea2d8;  2 drivers, strength-aware
RS_0000024bbd0ed038 .resolv tri, L_0000024bbd3d5160, L_0000024bbd3d64a0;
v0000024bbd1f13a0_0 .net8 "r0", 0 0, RS_0000024bbd0ed038;  2 drivers, strength-aware
RS_0000024bbd0ed338 .resolv tri, L_0000024bbd3d5780, L_0000024bbd3d6c10;
v0000024bbd1f3100_0 .net8 "r1", 0 0, RS_0000024bbd0ed338;  2 drivers, strength-aware
RS_0000024bbd0ed638 .resolv tri, L_0000024bbd3d5b70, L_0000024bbd3d5c50;
v0000024bbd1f2200_0 .net8 "r2", 0 0, RS_0000024bbd0ed638;  2 drivers, strength-aware
RS_0000024bbd0ed938 .resolv tri, L_0000024bbd3d63c0, L_0000024bbd3d6890;
v0000024bbd1f19e0_0 .net8 "r3", 0 0, RS_0000024bbd0ed938;  2 drivers, strength-aware
RS_0000024bbd0edc38 .resolv tri, L_0000024bbd3d7620, L_0000024bbd3d8810;
v0000024bbd1f20c0_0 .net8 "r4", 0 0, RS_0000024bbd0edc38;  2 drivers, strength-aware
RS_0000024bbd0edf38 .resolv tri, L_0000024bbd3d74d0, L_0000024bbd3d7af0;
v0000024bbd1f31a0_0 .net8 "r5", 0 0, RS_0000024bbd0edf38;  2 drivers, strength-aware
RS_0000024bbd0ee238 .resolv tri, L_0000024bbd3d6dd0, L_0000024bbd3d7b60;
v0000024bbd1f3240_0 .net8 "r6", 0 0, RS_0000024bbd0ee238;  2 drivers, strength-aware
v0000024bbd1f2700_0 .net8 "result", 0 0, RS_0000024bbd0ef5e8;  2 drivers, strength-aware
L_0000024bbd2c5e30 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c4fd0 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c40d0 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c5610 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c56b0 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c3a90 .part v0000024bbd2be630_0, 1, 1;
L_0000024bbd2c4530 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c42b0 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c4f30 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c4210 .part v0000024bbd2be630_0, 0, 1;
L_0000024bbd2c5570 .part v0000024bbd2be630_0, 2, 1;
L_0000024bbd2c4030 .part v0000024bbd2be630_0, 1, 1;
S_0000024bbd1dc8b0 .scope module, "and3bit1" "and_3bit" 3 174, 3 123 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1e0dc0_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e0e60_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1e0f00_0 .net8 "c", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ea188 .resolv tri, L_0000024bbd3d3c60, L_0000024bbd3d3cd0;
v0000024bbd1e3e80_0 .net8 "connect", 0 0, RS_0000024bbd0ea188;  2 drivers, strength-aware
v0000024bbd1e4060_0 .net8 "res", 0 0, RS_0000024bbd0ea488;  alias, 2 drivers, strength-aware
S_0000024bbd1dc270 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1dc8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e0820_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1dfd80_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ea068 .resolv tri, L_0000024bbd3d50f0, L_0000024bbd3d44b0, L_0000024bbd3d5080;
v0000024bbd1e1360_0 .net8 "nand_out", 0 0, RS_0000024bbd0ea068;  3 drivers, strength-aware
v0000024bbd1dfec0_0 .net8 "out", 0 0, RS_0000024bbd0ea188;  alias, 2 drivers, strength-aware
S_0000024bbd1dc400 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1dc270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd339f80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d50f0 .functor PMOS 1, L_0000024bbd339f80, RS_0000024bbd0e9fa8, C4<0>, C4<0>;
L_0000024bbd3d44b0 .functor PMOS 1, L_0000024bbd339f80, RS_0000024bbd0e9fd8, C4<0>, C4<0>;
L_0000024bbd339ea0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4750 .functor NMOS 1, L_0000024bbd339ea0, RS_0000024bbd0e9fd8, C4<0>, C4<0>;
L_0000024bbd3d5080 .functor NMOS 1, L_0000024bbd3d4750, RS_0000024bbd0e9fa8, C4<0>, C4<0>;
v0000024bbd1e1f40_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1dfce0_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1e15e0_0 .net8 "gnd", 0 0, L_0000024bbd339ea0;  1 drivers, strength-aware
v0000024bbd1e1180_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d4750;  1 drivers, strength-aware
v0000024bbd1e0fa0_0 .net8 "out", 0 0, RS_0000024bbd0ea068;  alias, 3 drivers, strength-aware
v0000024bbd1e1040_0 .net8 "pwr", 0 0, L_0000024bbd339f80;  1 drivers, strength-aware
S_0000024bbd1dca40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1dc270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33a840 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3c60 .functor PMOS 1, L_0000024bbd33a840, RS_0000024bbd0ea068, C4<0>, C4<0>;
L_0000024bbd33a290 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3cd0 .functor NMOS 1, L_0000024bbd33a290, RS_0000024bbd0ea068, C4<0>, C4<0>;
v0000024bbd1e0b40_0 .net8 "a", 0 0, RS_0000024bbd0ea068;  alias, 3 drivers, strength-aware
v0000024bbd1e1cc0_0 .net8 "gnd", 0 0, L_0000024bbd33a290;  1 drivers, strength-aware
v0000024bbd1e0780_0 .net8 "out", 0 0, RS_0000024bbd0ea188;  alias, 2 drivers, strength-aware
v0000024bbd1e1d60_0 .net8 "pwr", 0 0, L_0000024bbd33a840;  1 drivers, strength-aware
S_0000024bbd1dcbd0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1dc8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e1680_0 .net8 "a", 0 0, RS_0000024bbd0ea188;  alias, 2 drivers, strength-aware
v0000024bbd1e1720_0 .net8 "b", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ea368 .resolv tri, L_0000024bbd3d4c90, L_0000024bbd3d4050, L_0000024bbd3d4130;
v0000024bbd1e0960_0 .net8 "nand_out", 0 0, RS_0000024bbd0ea368;  3 drivers, strength-aware
v0000024bbd1e0d20_0 .net8 "out", 0 0, RS_0000024bbd0ea488;  alias, 2 drivers, strength-aware
S_0000024bbd1dcd60 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1dcbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33a7d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4c90 .functor PMOS 1, L_0000024bbd33a7d0, RS_0000024bbd0ea188, C4<0>, C4<0>;
L_0000024bbd3d4050 .functor PMOS 1, L_0000024bbd33a7d0, RS_0000024bbd0ea2d8, C4<0>, C4<0>;
L_0000024bbd33a760 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4210 .functor NMOS 1, L_0000024bbd33a760, RS_0000024bbd0ea2d8, C4<0>, C4<0>;
L_0000024bbd3d4130 .functor NMOS 1, L_0000024bbd3d4210, RS_0000024bbd0ea188, C4<0>, C4<0>;
v0000024bbd1e0be0_0 .net8 "a", 0 0, RS_0000024bbd0ea188;  alias, 2 drivers, strength-aware
v0000024bbd1dff60_0 .net8 "b", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
v0000024bbd1e1400_0 .net8 "gnd", 0 0, L_0000024bbd33a760;  1 drivers, strength-aware
v0000024bbd1e03c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d4210;  1 drivers, strength-aware
v0000024bbd1e0c80_0 .net8 "out", 0 0, RS_0000024bbd0ea368;  alias, 3 drivers, strength-aware
v0000024bbd1e08c0_0 .net8 "pwr", 0 0, L_0000024bbd33a7d0;  1 drivers, strength-aware
S_0000024bbd1dcef0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1dcbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33a990 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3560 .functor PMOS 1, L_0000024bbd33a990, RS_0000024bbd0ea368, C4<0>, C4<0>;
L_0000024bbd33a140 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d42f0 .functor NMOS 1, L_0000024bbd33a140, RS_0000024bbd0ea368, C4<0>, C4<0>;
v0000024bbd1e0280_0 .net8 "a", 0 0, RS_0000024bbd0ea368;  alias, 3 drivers, strength-aware
v0000024bbd1e0000_0 .net8 "gnd", 0 0, L_0000024bbd33a140;  1 drivers, strength-aware
v0000024bbd1e00a0_0 .net8 "out", 0 0, RS_0000024bbd0ea488;  alias, 2 drivers, strength-aware
v0000024bbd1e0140_0 .net8 "pwr", 0 0, L_0000024bbd33a990;  1 drivers, strength-aware
S_0000024bbd1dc590 .scope module, "and3bit2" "and_3bit" 3 180, 3 123 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1e30c0_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e4880_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1e46a0_0 .net "c", 0 0, L_0000024bbd2c5610;  1 drivers
RS_0000024bbd0ea818 .resolv tri, L_0000024bbd3d5b00, L_0000024bbd3d65f0;
v0000024bbd1e2bc0_0 .net8 "connect", 0 0, RS_0000024bbd0ea818;  2 drivers, strength-aware
v0000024bbd1e3020_0 .net8 "res", 0 0, RS_0000024bbd0eab18;  alias, 2 drivers, strength-aware
S_0000024bbd1db5f0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1dc590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e38e0_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e3340_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ea6f8 .resolv tri, L_0000024bbd3d5470, L_0000024bbd3d6040, L_0000024bbd3d6510;
v0000024bbd1e3ac0_0 .net8 "nand_out", 0 0, RS_0000024bbd0ea6f8;  3 drivers, strength-aware
v0000024bbd1e3980_0 .net8 "out", 0 0, RS_0000024bbd0ea818;  alias, 2 drivers, strength-aware
S_0000024bbd1db780 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1db5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33c280 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5470 .functor PMOS 1, L_0000024bbd33c280, RS_0000024bbd0e9fa8, C4<0>, C4<0>;
L_0000024bbd3d6040 .functor PMOS 1, L_0000024bbd33c280, RS_0000024bbd0e9fd8, C4<0>, C4<0>;
L_0000024bbd33c210 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d60b0 .functor NMOS 1, L_0000024bbd33c210, RS_0000024bbd0e9fd8, C4<0>, C4<0>;
L_0000024bbd3d6510 .functor NMOS 1, L_0000024bbd3d60b0, RS_0000024bbd0e9fa8, C4<0>, C4<0>;
v0000024bbd1e2800_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e2ee0_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1e2f80_0 .net8 "gnd", 0 0, L_0000024bbd33c210;  1 drivers, strength-aware
v0000024bbd1e3a20_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d60b0;  1 drivers, strength-aware
v0000024bbd1e4100_0 .net8 "out", 0 0, RS_0000024bbd0ea6f8;  alias, 3 drivers, strength-aware
v0000024bbd1e35c0_0 .net8 "pwr", 0 0, L_0000024bbd33c280;  1 drivers, strength-aware
S_0000024bbd1dc720 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1db5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33c2f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5b00 .functor PMOS 1, L_0000024bbd33c2f0, RS_0000024bbd0ea6f8, C4<0>, C4<0>;
L_0000024bbd33bc60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d65f0 .functor NMOS 1, L_0000024bbd33bc60, RS_0000024bbd0ea6f8, C4<0>, C4<0>;
v0000024bbd1e29e0_0 .net8 "a", 0 0, RS_0000024bbd0ea6f8;  alias, 3 drivers, strength-aware
v0000024bbd1e44c0_0 .net8 "gnd", 0 0, L_0000024bbd33bc60;  1 drivers, strength-aware
v0000024bbd1e4560_0 .net8 "out", 0 0, RS_0000024bbd0ea818;  alias, 2 drivers, strength-aware
v0000024bbd1e33e0_0 .net8 "pwr", 0 0, L_0000024bbd33c2f0;  1 drivers, strength-aware
S_0000024bbd1dc0e0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1dc590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e3160_0 .net8 "a", 0 0, RS_0000024bbd0ea818;  alias, 2 drivers, strength-aware
v0000024bbd1e3c00_0 .net "b", 0 0, L_0000024bbd2c5610;  alias, 1 drivers
RS_0000024bbd0ea9f8 .resolv tri, L_0000024bbd3d6ac0, L_0000024bbd3d6900, L_0000024bbd3d6ba0;
v0000024bbd1e2b20_0 .net8 "nand_out", 0 0, RS_0000024bbd0ea9f8;  3 drivers, strength-aware
v0000024bbd1e41a0_0 .net8 "out", 0 0, RS_0000024bbd0eab18;  alias, 2 drivers, strength-aware
S_0000024bbd1dbf50 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1dc0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33c4b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6ac0 .functor PMOS 1, L_0000024bbd33c4b0, RS_0000024bbd0ea818, C4<0>, C4<0>;
L_0000024bbd3d6900 .functor PMOS 1, L_0000024bbd33c4b0, L_0000024bbd2c5610, C4<0>, C4<0>;
L_0000024bbd33b410 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5550 .functor NMOS 1, L_0000024bbd33b410, L_0000024bbd2c5610, C4<0>, C4<0>;
L_0000024bbd3d6ba0 .functor NMOS 1, L_0000024bbd3d5550, RS_0000024bbd0ea818, C4<0>, C4<0>;
v0000024bbd1e2a80_0 .net8 "a", 0 0, RS_0000024bbd0ea818;  alias, 2 drivers, strength-aware
v0000024bbd1e3660_0 .net "b", 0 0, L_0000024bbd2c5610;  alias, 1 drivers
v0000024bbd1e3b60_0 .net8 "gnd", 0 0, L_0000024bbd33b410;  1 drivers, strength-aware
v0000024bbd1e42e0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d5550;  1 drivers, strength-aware
v0000024bbd1e28a0_0 .net8 "out", 0 0, RS_0000024bbd0ea9f8;  alias, 3 drivers, strength-aware
v0000024bbd1e49c0_0 .net8 "pwr", 0 0, L_0000024bbd33c4b0;  1 drivers, strength-aware
S_0000024bbd1db910 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1dc0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33ae60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5240 .functor PMOS 1, L_0000024bbd33ae60, RS_0000024bbd0ea9f8, C4<0>, C4<0>;
L_0000024bbd33adf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5d30 .functor NMOS 1, L_0000024bbd33adf0, RS_0000024bbd0ea9f8, C4<0>, C4<0>;
v0000024bbd1e3700_0 .net8 "a", 0 0, RS_0000024bbd0ea9f8;  alias, 3 drivers, strength-aware
v0000024bbd1e4380_0 .net8 "gnd", 0 0, L_0000024bbd33adf0;  1 drivers, strength-aware
v0000024bbd1e3200_0 .net8 "out", 0 0, RS_0000024bbd0eab18;  alias, 2 drivers, strength-aware
v0000024bbd1e3ca0_0 .net8 "pwr", 0 0, L_0000024bbd33ae60;  1 drivers, strength-aware
S_0000024bbd1dbaa0 .scope module, "and3bit3" "and_3bit" 3 186, 3 123 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1e2760_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e69a0_0 .net "b", 0 0, L_0000024bbd2c56b0;  1 drivers
v0000024bbd1e62c0_0 .net8 "c", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0eaed8 .resolv tri, L_0000024bbd3d6820, L_0000024bbd3d56a0;
v0000024bbd1e5dc0_0 .net8 "connect", 0 0, RS_0000024bbd0eaed8;  2 drivers, strength-aware
v0000024bbd1e5960_0 .net8 "res", 0 0, RS_0000024bbd0eb1a8;  alias, 2 drivers, strength-aware
S_0000024bbd1dbc30 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1dbaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e2e40_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e3fc0_0 .net "b", 0 0, L_0000024bbd2c56b0;  alias, 1 drivers
RS_0000024bbd0eadb8 .resolv tri, L_0000024bbd3d6c80, L_0000024bbd3d6660, L_0000024bbd3d5320;
v0000024bbd1e3480_0 .net8 "nand_out", 0 0, RS_0000024bbd0eadb8;  3 drivers, strength-aware
v0000024bbd1e3520_0 .net8 "out", 0 0, RS_0000024bbd0eaed8;  alias, 2 drivers, strength-aware
S_0000024bbd2024e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1dbc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33c130 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6c80 .functor PMOS 1, L_0000024bbd33c130, RS_0000024bbd0e9fa8, C4<0>, C4<0>;
L_0000024bbd3d6660 .functor PMOS 1, L_0000024bbd33c130, L_0000024bbd2c56b0, C4<0>, C4<0>;
L_0000024bbd33aed0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6120 .functor NMOS 1, L_0000024bbd33aed0, L_0000024bbd2c56b0, C4<0>, C4<0>;
L_0000024bbd3d5320 .functor NMOS 1, L_0000024bbd3d6120, RS_0000024bbd0e9fa8, C4<0>, C4<0>;
v0000024bbd1e2940_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e2da0_0 .net "b", 0 0, L_0000024bbd2c56b0;  alias, 1 drivers
v0000024bbd1e47e0_0 .net8 "gnd", 0 0, L_0000024bbd33aed0;  1 drivers, strength-aware
v0000024bbd1e32a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d6120;  1 drivers, strength-aware
v0000024bbd1e2d00_0 .net8 "out", 0 0, RS_0000024bbd0eadb8;  alias, 3 drivers, strength-aware
v0000024bbd1e4240_0 .net8 "pwr", 0 0, L_0000024bbd33c130;  1 drivers, strength-aware
S_0000024bbd202cb0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1dbc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33af40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6820 .functor PMOS 1, L_0000024bbd33af40, RS_0000024bbd0eadb8, C4<0>, C4<0>;
L_0000024bbd33b250 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d56a0 .functor NMOS 1, L_0000024bbd33b250, RS_0000024bbd0eadb8, C4<0>, C4<0>;
v0000024bbd1e3f20_0 .net8 "a", 0 0, RS_0000024bbd0eadb8;  alias, 3 drivers, strength-aware
v0000024bbd1e4920_0 .net8 "gnd", 0 0, L_0000024bbd33b250;  1 drivers, strength-aware
v0000024bbd1e4420_0 .net8 "out", 0 0, RS_0000024bbd0eaed8;  alias, 2 drivers, strength-aware
v0000024bbd1e2c60_0 .net8 "pwr", 0 0, L_0000024bbd33af40;  1 drivers, strength-aware
S_0000024bbd1fdd00 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1dbaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e23a0_0 .net8 "a", 0 0, RS_0000024bbd0eaed8;  alias, 2 drivers, strength-aware
v0000024bbd1e2580_0 .net8 "b", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0eb088 .resolv tri, L_0000024bbd3d5be0, L_0000024bbd3d6190, L_0000024bbd3d6430;
v0000024bbd1e2620_0 .net8 "nand_out", 0 0, RS_0000024bbd0eb088;  3 drivers, strength-aware
v0000024bbd1e26c0_0 .net8 "out", 0 0, RS_0000024bbd0eb1a8;  alias, 2 drivers, strength-aware
S_0000024bbd1fe980 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1fdd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33bfe0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5be0 .functor PMOS 1, L_0000024bbd33bfe0, RS_0000024bbd0eaed8, C4<0>, C4<0>;
L_0000024bbd3d6190 .functor PMOS 1, L_0000024bbd33bfe0, RS_0000024bbd0ea2d8, C4<0>, C4<0>;
L_0000024bbd33b950 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d66d0 .functor NMOS 1, L_0000024bbd33b950, RS_0000024bbd0ea2d8, C4<0>, C4<0>;
L_0000024bbd3d6430 .functor NMOS 1, L_0000024bbd3d66d0, RS_0000024bbd0eaed8, C4<0>, C4<0>;
v0000024bbd1e24e0_0 .net8 "a", 0 0, RS_0000024bbd0eaed8;  alias, 2 drivers, strength-aware
v0000024bbd1e2440_0 .net8 "b", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
v0000024bbd1e37a0_0 .net8 "gnd", 0 0, L_0000024bbd33b950;  1 drivers, strength-aware
v0000024bbd1e2260_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d66d0;  1 drivers, strength-aware
v0000024bbd1e3d40_0 .net8 "out", 0 0, RS_0000024bbd0eb088;  alias, 3 drivers, strength-aware
v0000024bbd1e3840_0 .net8 "pwr", 0 0, L_0000024bbd33bfe0;  1 drivers, strength-aware
S_0000024bbd200a50 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1fdd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33c360 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5400 .functor PMOS 1, L_0000024bbd33c360, RS_0000024bbd0eb088, C4<0>, C4<0>;
L_0000024bbd33aca0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d57f0 .functor NMOS 1, L_0000024bbd33aca0, RS_0000024bbd0eb088, C4<0>, C4<0>;
v0000024bbd1e4600_0 .net8 "a", 0 0, RS_0000024bbd0eb088;  alias, 3 drivers, strength-aware
v0000024bbd1e3de0_0 .net8 "gnd", 0 0, L_0000024bbd33aca0;  1 drivers, strength-aware
v0000024bbd1e4740_0 .net8 "out", 0 0, RS_0000024bbd0eb1a8;  alias, 2 drivers, strength-aware
v0000024bbd1e2300_0 .net8 "pwr", 0 0, L_0000024bbd33c360;  1 drivers, strength-aware
S_0000024bbd202800 .scope module, "and3bit4" "and_3bit" 3 192, 3 123 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1e6a40_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e5b40_0 .net "b", 0 0, L_0000024bbd2c3a90;  1 drivers
v0000024bbd1e67c0_0 .net "c", 0 0, L_0000024bbd2c4530;  1 drivers
RS_0000024bbd0eb568 .resolv tri, L_0000024bbd3d59b0, L_0000024bbd3d54e0;
v0000024bbd1e5be0_0 .net8 "connect", 0 0, RS_0000024bbd0eb568;  2 drivers, strength-aware
v0000024bbd1e5c80_0 .net8 "res", 0 0, RS_0000024bbd0eb868;  alias, 2 drivers, strength-aware
S_0000024bbd1ff790 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd202800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e4b00_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e6fe0_0 .net "b", 0 0, L_0000024bbd2c3a90;  alias, 1 drivers
RS_0000024bbd0eb448 .resolv tri, L_0000024bbd3d5ef0, L_0000024bbd3d5860, L_0000024bbd3d5cc0;
v0000024bbd1e5640_0 .net8 "nand_out", 0 0, RS_0000024bbd0eb448;  3 drivers, strength-aware
v0000024bbd1e6900_0 .net8 "out", 0 0, RS_0000024bbd0eb568;  alias, 2 drivers, strength-aware
S_0000024bbd1fde90 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1ff790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33b5d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5ef0 .functor PMOS 1, L_0000024bbd33b5d0, RS_0000024bbd0e9fa8, C4<0>, C4<0>;
L_0000024bbd3d5860 .functor PMOS 1, L_0000024bbd33b5d0, L_0000024bbd2c3a90, C4<0>, C4<0>;
L_0000024bbd33ad10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6350 .functor NMOS 1, L_0000024bbd33ad10, L_0000024bbd2c3a90, C4<0>, C4<0>;
L_0000024bbd3d5cc0 .functor NMOS 1, L_0000024bbd3d6350, RS_0000024bbd0e9fa8, C4<0>, C4<0>;
v0000024bbd1e65e0_0 .net8 "a", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1e4d80_0 .net "b", 0 0, L_0000024bbd2c3a90;  alias, 1 drivers
v0000024bbd1e5fa0_0 .net8 "gnd", 0 0, L_0000024bbd33ad10;  1 drivers, strength-aware
v0000024bbd1e6040_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d6350;  1 drivers, strength-aware
v0000024bbd1e4a60_0 .net8 "out", 0 0, RS_0000024bbd0eb448;  alias, 3 drivers, strength-aware
v0000024bbd1e5460_0 .net8 "pwr", 0 0, L_0000024bbd33b5d0;  1 drivers, strength-aware
S_0000024bbd1ff920 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1ff790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33bd40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d59b0 .functor PMOS 1, L_0000024bbd33bd40, RS_0000024bbd0eb448, C4<0>, C4<0>;
L_0000024bbd33b640 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d54e0 .functor NMOS 1, L_0000024bbd33b640, RS_0000024bbd0eb448, C4<0>, C4<0>;
v0000024bbd1e58c0_0 .net8 "a", 0 0, RS_0000024bbd0eb448;  alias, 3 drivers, strength-aware
v0000024bbd1e5a00_0 .net8 "gnd", 0 0, L_0000024bbd33b640;  1 drivers, strength-aware
v0000024bbd1e6680_0 .net8 "out", 0 0, RS_0000024bbd0eb568;  alias, 2 drivers, strength-aware
v0000024bbd1e55a0_0 .net8 "pwr", 0 0, L_0000024bbd33bd40;  1 drivers, strength-aware
S_0000024bbd2013b0 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd202800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e6180_0 .net8 "a", 0 0, RS_0000024bbd0eb568;  alias, 2 drivers, strength-aware
v0000024bbd1e6220_0 .net "b", 0 0, L_0000024bbd2c4530;  alias, 1 drivers
RS_0000024bbd0eb748 .resolv tri, L_0000024bbd3d55c0, L_0000024bbd3d58d0, L_0000024bbd3d5630;
v0000024bbd1e6360_0 .net8 "nand_out", 0 0, RS_0000024bbd0eb748;  3 drivers, strength-aware
v0000024bbd1e6400_0 .net8 "out", 0 0, RS_0000024bbd0eb868;  alias, 2 drivers, strength-aware
S_0000024bbd1feb10 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd2013b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33bdb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d55c0 .functor PMOS 1, L_0000024bbd33bdb0, RS_0000024bbd0eb568, C4<0>, C4<0>;
L_0000024bbd3d58d0 .functor PMOS 1, L_0000024bbd33bdb0, L_0000024bbd2c4530, C4<0>, C4<0>;
L_0000024bbd33bb10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d51d0 .functor NMOS 1, L_0000024bbd33bb10, L_0000024bbd2c4530, C4<0>, C4<0>;
L_0000024bbd3d5630 .functor NMOS 1, L_0000024bbd3d51d0, RS_0000024bbd0eb568, C4<0>, C4<0>;
v0000024bbd1e6860_0 .net8 "a", 0 0, RS_0000024bbd0eb568;  alias, 2 drivers, strength-aware
v0000024bbd1e60e0_0 .net "b", 0 0, L_0000024bbd2c4530;  alias, 1 drivers
v0000024bbd1e53c0_0 .net8 "gnd", 0 0, L_0000024bbd33bb10;  1 drivers, strength-aware
v0000024bbd1e7080_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d51d0;  1 drivers, strength-aware
v0000024bbd1e5500_0 .net8 "out", 0 0, RS_0000024bbd0eb748;  alias, 3 drivers, strength-aware
v0000024bbd1e5aa0_0 .net8 "pwr", 0 0, L_0000024bbd33bdb0;  1 drivers, strength-aware
S_0000024bbd202990 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd2013b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33b790 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6cf0 .functor PMOS 1, L_0000024bbd33b790, RS_0000024bbd0eb748, C4<0>, C4<0>;
L_0000024bbd33c3d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5940 .functor NMOS 1, L_0000024bbd33c3d0, RS_0000024bbd0eb748, C4<0>, C4<0>;
v0000024bbd1e56e0_0 .net8 "a", 0 0, RS_0000024bbd0eb748;  alias, 3 drivers, strength-aware
v0000024bbd1e5780_0 .net8 "gnd", 0 0, L_0000024bbd33c3d0;  1 drivers, strength-aware
v0000024bbd1e4ec0_0 .net8 "out", 0 0, RS_0000024bbd0eb868;  alias, 2 drivers, strength-aware
v0000024bbd1e5820_0 .net8 "pwr", 0 0, L_0000024bbd33b790;  1 drivers, strength-aware
S_0000024bbd1feca0 .scope module, "and3bit5" "and_3bit" 3 198, 3 123 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1e8980_0 .net "a", 0 0, L_0000024bbd2c42b0;  1 drivers
v0000024bbd1e7bc0_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1e8c00_0 .net8 "c", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ebc28 .resolv tri, L_0000024bbd3d5e10, L_0000024bbd3d69e0;
v0000024bbd1e8160_0 .net8 "connect", 0 0, RS_0000024bbd0ebc28;  2 drivers, strength-aware
v0000024bbd1e7440_0 .net8 "res", 0 0, RS_0000024bbd0ebef8;  alias, 2 drivers, strength-aware
S_0000024bbd202fd0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd1feca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e6cc0_0 .net "a", 0 0, L_0000024bbd2c42b0;  alias, 1 drivers
v0000024bbd1e6d60_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ebb08 .resolv tri, L_0000024bbd3d6970, L_0000024bbd3d5a20, L_0000024bbd3d5a90;
v0000024bbd1e5000_0 .net8 "nand_out", 0 0, RS_0000024bbd0ebb08;  3 drivers, strength-aware
v0000024bbd1e6720_0 .net8 "out", 0 0, RS_0000024bbd0ebc28;  alias, 2 drivers, strength-aware
S_0000024bbd1fee30 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd202fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33b020 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6970 .functor PMOS 1, L_0000024bbd33b020, L_0000024bbd2c42b0, C4<0>, C4<0>;
L_0000024bbd3d5a20 .functor PMOS 1, L_0000024bbd33b020, RS_0000024bbd0e9fd8, C4<0>, C4<0>;
L_0000024bbd33be90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5f60 .functor NMOS 1, L_0000024bbd33be90, RS_0000024bbd0e9fd8, C4<0>, C4<0>;
L_0000024bbd3d5a90 .functor NMOS 1, L_0000024bbd3d5f60, L_0000024bbd2c42b0, C4<0>, C4<0>;
v0000024bbd1e71c0_0 .net "a", 0 0, L_0000024bbd2c42b0;  alias, 1 drivers
v0000024bbd1e6ae0_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1e6b80_0 .net8 "gnd", 0 0, L_0000024bbd33be90;  1 drivers, strength-aware
v0000024bbd1e7120_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d5f60;  1 drivers, strength-aware
v0000024bbd1e4e20_0 .net8 "out", 0 0, RS_0000024bbd0ebb08;  alias, 3 drivers, strength-aware
v0000024bbd1e64a0_0 .net8 "pwr", 0 0, L_0000024bbd33b020;  1 drivers, strength-aware
S_0000024bbd201ea0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd202fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33ad80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5e10 .functor PMOS 1, L_0000024bbd33ad80, RS_0000024bbd0ebb08, C4<0>, C4<0>;
L_0000024bbd33b6b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d69e0 .functor NMOS 1, L_0000024bbd33b6b0, RS_0000024bbd0ebb08, C4<0>, C4<0>;
v0000024bbd1e6540_0 .net8 "a", 0 0, RS_0000024bbd0ebb08;  alias, 3 drivers, strength-aware
v0000024bbd1e4ba0_0 .net8 "gnd", 0 0, L_0000024bbd33b6b0;  1 drivers, strength-aware
v0000024bbd1e4c40_0 .net8 "out", 0 0, RS_0000024bbd0ebc28;  alias, 2 drivers, strength-aware
v0000024bbd1e6c20_0 .net8 "pwr", 0 0, L_0000024bbd33ad80;  1 drivers, strength-aware
S_0000024bbd202b20 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd1feca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e51e0_0 .net8 "a", 0 0, RS_0000024bbd0ebc28;  alias, 2 drivers, strength-aware
v0000024bbd1e5280_0 .net8 "b", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ebdd8 .resolv tri, L_0000024bbd3d6a50, L_0000024bbd3d6b30, L_0000024bbd3d83b0;
v0000024bbd1e5320_0 .net8 "nand_out", 0 0, RS_0000024bbd0ebdd8;  3 drivers, strength-aware
v0000024bbd1e7300_0 .net8 "out", 0 0, RS_0000024bbd0ebef8;  alias, 2 drivers, strength-aware
S_0000024bbd202e40 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd202b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33b170 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6a50 .functor PMOS 1, L_0000024bbd33b170, RS_0000024bbd0ebc28, C4<0>, C4<0>;
L_0000024bbd3d6b30 .functor PMOS 1, L_0000024bbd33b170, RS_0000024bbd0ea2d8, C4<0>, C4<0>;
L_0000024bbd33b090 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7150 .functor NMOS 1, L_0000024bbd33b090, RS_0000024bbd0ea2d8, C4<0>, C4<0>;
L_0000024bbd3d83b0 .functor NMOS 1, L_0000024bbd3d7150, RS_0000024bbd0ebc28, C4<0>, C4<0>;
v0000024bbd1e5140_0 .net8 "a", 0 0, RS_0000024bbd0ebc28;  alias, 2 drivers, strength-aware
v0000024bbd1e6f40_0 .net8 "b", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
v0000024bbd1e5d20_0 .net8 "gnd", 0 0, L_0000024bbd33b090;  1 drivers, strength-aware
v0000024bbd1e4ce0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d7150;  1 drivers, strength-aware
v0000024bbd1e6e00_0 .net8 "out", 0 0, RS_0000024bbd0ebdd8;  alias, 3 drivers, strength-aware
v0000024bbd1e5e60_0 .net8 "pwr", 0 0, L_0000024bbd33b170;  1 drivers, strength-aware
S_0000024bbd200be0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd202b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33b870 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7460 .functor PMOS 1, L_0000024bbd33b870, RS_0000024bbd0ebdd8, C4<0>, C4<0>;
L_0000024bbd33c6e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d86c0 .functor NMOS 1, L_0000024bbd33c6e0, RS_0000024bbd0ebdd8, C4<0>, C4<0>;
v0000024bbd1e4f60_0 .net8 "a", 0 0, RS_0000024bbd0ebdd8;  alias, 3 drivers, strength-aware
v0000024bbd1e6ea0_0 .net8 "gnd", 0 0, L_0000024bbd33c6e0;  1 drivers, strength-aware
v0000024bbd1e5f00_0 .net8 "out", 0 0, RS_0000024bbd0ebef8;  alias, 2 drivers, strength-aware
v0000024bbd1e50a0_0 .net8 "pwr", 0 0, L_0000024bbd33b870;  1 drivers, strength-aware
S_0000024bbd201540 .scope module, "and3bit6" "and_3bit" 3 204, 3 123 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1e96a0_0 .net "a", 0 0, L_0000024bbd2c4f30;  1 drivers
v0000024bbd1e9740_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1e7e40_0 .net "c", 0 0, L_0000024bbd2c4210;  1 drivers
RS_0000024bbd0ec2b8 .resolv tri, L_0000024bbd3d6eb0, L_0000024bbd3d82d0;
v0000024bbd1e82a0_0 .net8 "connect", 0 0, RS_0000024bbd0ec2b8;  2 drivers, strength-aware
v0000024bbd1e7260_0 .net8 "res", 0 0, RS_0000024bbd0ec5b8;  alias, 2 drivers, strength-aware
S_0000024bbd1fefc0 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd201540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e73a0_0 .net "a", 0 0, L_0000024bbd2c4f30;  alias, 1 drivers
v0000024bbd1e9600_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ec198 .resolv tri, L_0000024bbd3d7d90, L_0000024bbd3d72a0, L_0000024bbd3d8260;
v0000024bbd1e8de0_0 .net8 "nand_out", 0 0, RS_0000024bbd0ec198;  3 drivers, strength-aware
v0000024bbd1e9240_0 .net8 "out", 0 0, RS_0000024bbd0ec2b8;  alias, 2 drivers, strength-aware
S_0000024bbd2032f0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1fefc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33c750 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7d90 .functor PMOS 1, L_0000024bbd33c750, L_0000024bbd2c4f30, C4<0>, C4<0>;
L_0000024bbd3d72a0 .functor PMOS 1, L_0000024bbd33c750, RS_0000024bbd0e9fd8, C4<0>, C4<0>;
L_0000024bbd33b800 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d87a0 .functor NMOS 1, L_0000024bbd33b800, RS_0000024bbd0e9fd8, C4<0>, C4<0>;
L_0000024bbd3d8260 .functor NMOS 1, L_0000024bbd3d87a0, L_0000024bbd2c4f30, C4<0>, C4<0>;
v0000024bbd1e8020_0 .net "a", 0 0, L_0000024bbd2c4f30;  alias, 1 drivers
v0000024bbd1e92e0_0 .net8 "b", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1e79e0_0 .net8 "gnd", 0 0, L_0000024bbd33b800;  1 drivers, strength-aware
v0000024bbd1e91a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d87a0;  1 drivers, strength-aware
v0000024bbd1e7a80_0 .net8 "out", 0 0, RS_0000024bbd0ec198;  alias, 3 drivers, strength-aware
v0000024bbd1e8660_0 .net8 "pwr", 0 0, L_0000024bbd33c750;  1 drivers, strength-aware
S_0000024bbd202350 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1fefc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33b330 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6eb0 .functor PMOS 1, L_0000024bbd33b330, RS_0000024bbd0ec198, C4<0>, C4<0>;
L_0000024bbd33c440 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d82d0 .functor NMOS 1, L_0000024bbd33c440, RS_0000024bbd0ec198, C4<0>, C4<0>;
v0000024bbd1e99c0_0 .net8 "a", 0 0, RS_0000024bbd0ec198;  alias, 3 drivers, strength-aware
v0000024bbd1e9420_0 .net8 "gnd", 0 0, L_0000024bbd33c440;  1 drivers, strength-aware
v0000024bbd1e7ee0_0 .net8 "out", 0 0, RS_0000024bbd0ec2b8;  alias, 2 drivers, strength-aware
v0000024bbd1e94c0_0 .net8 "pwr", 0 0, L_0000024bbd33b330;  1 drivers, strength-aware
S_0000024bbd200730 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd201540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e8fc0_0 .net8 "a", 0 0, RS_0000024bbd0ec2b8;  alias, 2 drivers, strength-aware
v0000024bbd1e9560_0 .net "b", 0 0, L_0000024bbd2c4210;  alias, 1 drivers
RS_0000024bbd0ec498 .resolv tri, L_0000024bbd3d7cb0, L_0000024bbd3d7a80, L_0000024bbd3d7380;
v0000024bbd1e9920_0 .net8 "nand_out", 0 0, RS_0000024bbd0ec498;  3 drivers, strength-aware
v0000024bbd1e9060_0 .net8 "out", 0 0, RS_0000024bbd0ec5b8;  alias, 2 drivers, strength-aware
S_0000024bbd1fd210 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd200730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33b8e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7cb0 .functor PMOS 1, L_0000024bbd33b8e0, RS_0000024bbd0ec2b8, C4<0>, C4<0>;
L_0000024bbd3d7a80 .functor PMOS 1, L_0000024bbd33b8e0, L_0000024bbd2c4210, C4<0>, C4<0>;
L_0000024bbd33c520 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7310 .functor NMOS 1, L_0000024bbd33c520, L_0000024bbd2c4210, C4<0>, C4<0>;
L_0000024bbd3d7380 .functor NMOS 1, L_0000024bbd3d7310, RS_0000024bbd0ec2b8, C4<0>, C4<0>;
v0000024bbd1e9100_0 .net8 "a", 0 0, RS_0000024bbd0ec2b8;  alias, 2 drivers, strength-aware
v0000024bbd1e80c0_0 .net "b", 0 0, L_0000024bbd2c4210;  alias, 1 drivers
v0000024bbd1e97e0_0 .net8 "gnd", 0 0, L_0000024bbd33c520;  1 drivers, strength-aware
v0000024bbd1e8200_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d7310;  1 drivers, strength-aware
v0000024bbd1e76c0_0 .net8 "out", 0 0, RS_0000024bbd0ec498;  alias, 3 drivers, strength-aware
v0000024bbd1e9380_0 .net8 "pwr", 0 0, L_0000024bbd33b8e0;  1 drivers, strength-aware
S_0000024bbd1ff150 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd200730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33ba30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8110 .functor PMOS 1, L_0000024bbd33ba30, RS_0000024bbd0ec498, C4<0>, C4<0>;
L_0000024bbd33b9c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d80a0 .functor NMOS 1, L_0000024bbd33b9c0, RS_0000024bbd0ec498, C4<0>, C4<0>;
v0000024bbd1e9880_0 .net8 "a", 0 0, RS_0000024bbd0ec498;  alias, 3 drivers, strength-aware
v0000024bbd1e7620_0 .net8 "gnd", 0 0, L_0000024bbd33b9c0;  1 drivers, strength-aware
v0000024bbd1e7da0_0 .net8 "out", 0 0, RS_0000024bbd0ec5b8;  alias, 2 drivers, strength-aware
v0000024bbd1e8340_0 .net8 "pwr", 0 0, L_0000024bbd33ba30;  1 drivers, strength-aware
S_0000024bbd203480 .scope module, "and3bit7" "and_3bit" 3 210, 3 123 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "res";
v0000024bbd1eac80_0 .net "a", 0 0, L_0000024bbd2c5570;  1 drivers
v0000024bbd1ea000_0 .net "b", 0 0, L_0000024bbd2c4030;  1 drivers
v0000024bbd1ec1c0_0 .net8 "c", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ec9a8 .resolv tri, L_0000024bbd3d75b0, L_0000024bbd3d7ee0;
v0000024bbd1eb0e0_0 .net8 "connect", 0 0, RS_0000024bbd0ec9a8;  2 drivers, strength-aware
v0000024bbd1eb180_0 .net8 "res", 0 0, RS_0000024bbd0ecc78;  alias, 2 drivers, strength-aware
S_0000024bbd203160 .scope module, "and3bit" "and_gate" 3 125, 3 29 0, S_0000024bbd203480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e83e0_0 .net "a", 0 0, L_0000024bbd2c5570;  alias, 1 drivers
v0000024bbd1e8480_0 .net "b", 0 0, L_0000024bbd2c4030;  alias, 1 drivers
RS_0000024bbd0ec888 .resolv tri, L_0000024bbd3d70e0, L_0000024bbd3d79a0, L_0000024bbd3d7540;
v0000024bbd1e7940_0 .net8 "nand_out", 0 0, RS_0000024bbd0ec888;  3 drivers, strength-aware
v0000024bbd1e8520_0 .net8 "out", 0 0, RS_0000024bbd0ec9a8;  alias, 2 drivers, strength-aware
S_0000024bbd2021c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd203160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33bb80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d70e0 .functor PMOS 1, L_0000024bbd33bb80, L_0000024bbd2c5570, C4<0>, C4<0>;
L_0000024bbd3d79a0 .functor PMOS 1, L_0000024bbd33bb80, L_0000024bbd2c4030, C4<0>, C4<0>;
L_0000024bbd33c7c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7e00 .functor NMOS 1, L_0000024bbd33c7c0, L_0000024bbd2c4030, C4<0>, C4<0>;
L_0000024bbd3d7540 .functor NMOS 1, L_0000024bbd3d7e00, L_0000024bbd2c5570, C4<0>, C4<0>;
v0000024bbd1e74e0_0 .net "a", 0 0, L_0000024bbd2c5570;  alias, 1 drivers
v0000024bbd1e7580_0 .net "b", 0 0, L_0000024bbd2c4030;  alias, 1 drivers
v0000024bbd1e8840_0 .net8 "gnd", 0 0, L_0000024bbd33c7c0;  1 drivers, strength-aware
v0000024bbd1e78a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d7e00;  1 drivers, strength-aware
v0000024bbd1e7f80_0 .net8 "out", 0 0, RS_0000024bbd0ec888;  alias, 3 drivers, strength-aware
v0000024bbd1e7760_0 .net8 "pwr", 0 0, L_0000024bbd33bb80;  1 drivers, strength-aware
S_0000024bbd201860 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd203160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33cc90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d75b0 .functor PMOS 1, L_0000024bbd33cc90, RS_0000024bbd0ec888, C4<0>, C4<0>;
L_0000024bbd33cf30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7ee0 .functor NMOS 1, L_0000024bbd33cf30, RS_0000024bbd0ec888, C4<0>, C4<0>;
v0000024bbd1e8d40_0 .net8 "a", 0 0, RS_0000024bbd0ec888;  alias, 3 drivers, strength-aware
v0000024bbd1e8f20_0 .net8 "gnd", 0 0, L_0000024bbd33cf30;  1 drivers, strength-aware
v0000024bbd1e8ca0_0 .net8 "out", 0 0, RS_0000024bbd0ec9a8;  alias, 2 drivers, strength-aware
v0000024bbd1e7800_0 .net8 "pwr", 0 0, L_0000024bbd33cc90;  1 drivers, strength-aware
S_0000024bbd201d10 .scope module, "and3bit2" "and_gate" 3 126, 3 29 0, S_0000024bbd203480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e8e80_0 .net8 "a", 0 0, RS_0000024bbd0ec9a8;  alias, 2 drivers, strength-aware
v0000024bbd1ea8c0_0 .net8 "b", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0ecb58 .resolv tri, L_0000024bbd3d7690, L_0000024bbd3d7700, L_0000024bbd3d7070;
v0000024bbd1eb7c0_0 .net8 "nand_out", 0 0, RS_0000024bbd0ecb58;  3 drivers, strength-aware
v0000024bbd1ea0a0_0 .net8 "out", 0 0, RS_0000024bbd0ecc78;  alias, 2 drivers, strength-aware
S_0000024bbd2008c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd201d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33dfd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7690 .functor PMOS 1, L_0000024bbd33dfd0, RS_0000024bbd0ec9a8, C4<0>, C4<0>;
L_0000024bbd3d7700 .functor PMOS 1, L_0000024bbd33dfd0, RS_0000024bbd0ea2d8, C4<0>, C4<0>;
L_0000024bbd33dda0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7770 .functor NMOS 1, L_0000024bbd33dda0, RS_0000024bbd0ea2d8, C4<0>, C4<0>;
L_0000024bbd3d7070 .functor NMOS 1, L_0000024bbd3d7770, RS_0000024bbd0ec9a8, C4<0>, C4<0>;
v0000024bbd1e8a20_0 .net8 "a", 0 0, RS_0000024bbd0ec9a8;  alias, 2 drivers, strength-aware
v0000024bbd1e7c60_0 .net8 "b", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
v0000024bbd1e8700_0 .net8 "gnd", 0 0, L_0000024bbd33dda0;  1 drivers, strength-aware
v0000024bbd1e7b20_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d7770;  1 drivers, strength-aware
v0000024bbd1e7d00_0 .net8 "out", 0 0, RS_0000024bbd0ecb58;  alias, 3 drivers, strength-aware
v0000024bbd1e85c0_0 .net8 "pwr", 0 0, L_0000024bbd33dfd0;  1 drivers, strength-aware
S_0000024bbd2016d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd201d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33cbb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d77e0 .functor PMOS 1, L_0000024bbd33cbb0, RS_0000024bbd0ecb58, C4<0>, C4<0>;
L_0000024bbd33d6a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6d60 .functor NMOS 1, L_0000024bbd33d6a0, RS_0000024bbd0ecb58, C4<0>, C4<0>;
v0000024bbd1e8ac0_0 .net8 "a", 0 0, RS_0000024bbd0ecb58;  alias, 3 drivers, strength-aware
v0000024bbd1e88e0_0 .net8 "gnd", 0 0, L_0000024bbd33d6a0;  1 drivers, strength-aware
v0000024bbd1e8b60_0 .net8 "out", 0 0, RS_0000024bbd0ecc78;  alias, 2 drivers, strength-aware
v0000024bbd1e87a0_0 .net8 "pwr", 0 0, L_0000024bbd33cbb0;  1 drivers, strength-aware
S_0000024bbd2019f0 .scope module, "and_gate1" "and_gate" 3 176, 3 29 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ec120_0 .net8 "a", 0 0, RS_0000024bbd0ea488;  alias, 2 drivers, strength-aware
v0000024bbd1ebfe0_0 .net "b", 0 0, L_0000024bbd2c6010;  alias, 1 drivers
RS_0000024bbd0ecf18 .resolv tri, L_0000024bbd3d47c0, L_0000024bbd3d48a0, L_0000024bbd3d35d0;
v0000024bbd1ea640_0 .net8 "nand_out", 0 0, RS_0000024bbd0ecf18;  3 drivers, strength-aware
v0000024bbd1ea960_0 .net8 "out", 0 0, RS_0000024bbd0ed038;  alias, 2 drivers, strength-aware
S_0000024bbd1fd3a0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd2019f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33aa70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d47c0 .functor PMOS 1, L_0000024bbd33aa70, RS_0000024bbd0ea488, C4<0>, C4<0>;
L_0000024bbd3d48a0 .functor PMOS 1, L_0000024bbd33aa70, L_0000024bbd2c6010, C4<0>, C4<0>;
L_0000024bbd33aa00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4910 .functor NMOS 1, L_0000024bbd33aa00, L_0000024bbd2c6010, C4<0>, C4<0>;
L_0000024bbd3d35d0 .functor NMOS 1, L_0000024bbd3d4910, RS_0000024bbd0ea488, C4<0>, C4<0>;
v0000024bbd1eba40_0 .net8 "a", 0 0, RS_0000024bbd0ea488;  alias, 2 drivers, strength-aware
v0000024bbd1eb2c0_0 .net "b", 0 0, L_0000024bbd2c6010;  alias, 1 drivers
v0000024bbd1ebd60_0 .net8 "gnd", 0 0, L_0000024bbd33aa00;  1 drivers, strength-aware
v0000024bbd1ebe00_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d4910;  1 drivers, strength-aware
v0000024bbd1ebea0_0 .net8 "out", 0 0, RS_0000024bbd0ecf18;  alias, 3 drivers, strength-aware
v0000024bbd1ebf40_0 .net8 "pwr", 0 0, L_0000024bbd33aa70;  1 drivers, strength-aware
S_0000024bbd1fd530 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd2019f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33bbf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5160 .functor PMOS 1, L_0000024bbd33bbf0, RS_0000024bbd0ecf18, C4<0>, C4<0>;
L_0000024bbd33c1a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d64a0 .functor NMOS 1, L_0000024bbd33c1a0, RS_0000024bbd0ecf18, C4<0>, C4<0>;
v0000024bbd1ea500_0 .net8 "a", 0 0, RS_0000024bbd0ecf18;  alias, 3 drivers, strength-aware
v0000024bbd1ea140_0 .net8 "gnd", 0 0, L_0000024bbd33c1a0;  1 drivers, strength-aware
v0000024bbd1eb540_0 .net8 "out", 0 0, RS_0000024bbd0ed038;  alias, 2 drivers, strength-aware
v0000024bbd1eb720_0 .net8 "pwr", 0 0, L_0000024bbd33bbf0;  1 drivers, strength-aware
S_0000024bbd1ff2e0 .scope module, "and_gate2" "and_gate" 3 182, 3 29 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1eb860_0 .net8 "a", 0 0, RS_0000024bbd0eab18;  alias, 2 drivers, strength-aware
v0000024bbd1ea280_0 .net "b", 0 0, L_0000024bbd2c4490;  alias, 1 drivers
RS_0000024bbd0ed218 .resolv tri, L_0000024bbd3d5390, L_0000024bbd3d6580, L_0000024bbd3d5da0;
v0000024bbd1ea320_0 .net8 "nand_out", 0 0, RS_0000024bbd0ed218;  3 drivers, strength-aware
v0000024bbd1eb9a0_0 .net8 "out", 0 0, RS_0000024bbd0ed338;  alias, 2 drivers, strength-aware
S_0000024bbd1fe1b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33b480 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5390 .functor PMOS 1, L_0000024bbd33b480, RS_0000024bbd0eab18, C4<0>, C4<0>;
L_0000024bbd3d6580 .functor PMOS 1, L_0000024bbd33b480, L_0000024bbd2c4490, C4<0>, C4<0>;
L_0000024bbd33bf70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d52b0 .functor NMOS 1, L_0000024bbd33bf70, L_0000024bbd2c4490, C4<0>, C4<0>;
L_0000024bbd3d5da0 .functor NMOS 1, L_0000024bbd3d52b0, RS_0000024bbd0eab18, C4<0>, C4<0>;
v0000024bbd1e9b00_0 .net8 "a", 0 0, RS_0000024bbd0eab18;  alias, 2 drivers, strength-aware
v0000024bbd1e9a60_0 .net "b", 0 0, L_0000024bbd2c4490;  alias, 1 drivers
v0000024bbd1eabe0_0 .net8 "gnd", 0 0, L_0000024bbd33bf70;  1 drivers, strength-aware
v0000024bbd1ebae0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d52b0;  1 drivers, strength-aware
v0000024bbd1ea1e0_0 .net8 "out", 0 0, RS_0000024bbd0ed218;  alias, 3 drivers, strength-aware
v0000024bbd1ebcc0_0 .net8 "pwr", 0 0, L_0000024bbd33b480;  1 drivers, strength-aware
S_0000024bbd1ffdd0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1ff2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33c050 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5780 .functor PMOS 1, L_0000024bbd33c050, RS_0000024bbd0ed218, C4<0>, C4<0>;
L_0000024bbd33be20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6c10 .functor NMOS 1, L_0000024bbd33be20, RS_0000024bbd0ed218, C4<0>, C4<0>;
v0000024bbd1eb220_0 .net8 "a", 0 0, RS_0000024bbd0ed218;  alias, 3 drivers, strength-aware
v0000024bbd1eab40_0 .net8 "gnd", 0 0, L_0000024bbd33be20;  1 drivers, strength-aware
v0000024bbd1eb360_0 .net8 "out", 0 0, RS_0000024bbd0ed338;  alias, 2 drivers, strength-aware
v0000024bbd1eb400_0 .net8 "pwr", 0 0, L_0000024bbd33c050;  1 drivers, strength-aware
S_0000024bbd1fd9e0 .scope module, "and_gate3" "and_gate" 3 188, 3 29 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1e9d80_0 .net8 "a", 0 0, RS_0000024bbd0eb1a8;  alias, 2 drivers, strength-aware
v0000024bbd1eafa0_0 .net "b", 0 0, L_0000024bbd2c5ed0;  alias, 1 drivers
RS_0000024bbd0ed518 .resolv tri, L_0000024bbd3d6740, L_0000024bbd3d6200, L_0000024bbd3d62e0;
v0000024bbd1eb040_0 .net8 "nand_out", 0 0, RS_0000024bbd0ed518;  3 drivers, strength-aware
v0000024bbd1eb680_0 .net8 "out", 0 0, RS_0000024bbd0ed638;  alias, 2 drivers, strength-aware
S_0000024bbd1fff60 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1fd9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33bcd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6740 .functor PMOS 1, L_0000024bbd33bcd0, RS_0000024bbd0eb1a8, C4<0>, C4<0>;
L_0000024bbd3d6200 .functor PMOS 1, L_0000024bbd33bcd0, L_0000024bbd2c5ed0, C4<0>, C4<0>;
L_0000024bbd33b4f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6270 .functor NMOS 1, L_0000024bbd33b4f0, L_0000024bbd2c5ed0, C4<0>, C4<0>;
L_0000024bbd3d62e0 .functor NMOS 1, L_0000024bbd3d6270, RS_0000024bbd0eb1a8, C4<0>, C4<0>;
v0000024bbd1eb900_0 .net8 "a", 0 0, RS_0000024bbd0eb1a8;  alias, 2 drivers, strength-aware
v0000024bbd1ebb80_0 .net "b", 0 0, L_0000024bbd2c5ed0;  alias, 1 drivers
v0000024bbd1eb4a0_0 .net8 "gnd", 0 0, L_0000024bbd33b4f0;  1 drivers, strength-aware
v0000024bbd1ea820_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d6270;  1 drivers, strength-aware
v0000024bbd1eb5e0_0 .net8 "out", 0 0, RS_0000024bbd0ed518;  alias, 3 drivers, strength-aware
v0000024bbd1ebc20_0 .net8 "pwr", 0 0, L_0000024bbd33bcd0;  1 drivers, strength-aware
S_0000024bbd1ff470 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1fd9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33b1e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5b70 .functor PMOS 1, L_0000024bbd33b1e0, RS_0000024bbd0ed518, C4<0>, C4<0>;
L_0000024bbd33bf00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5c50 .functor NMOS 1, L_0000024bbd33bf00, RS_0000024bbd0ed518, C4<0>, C4<0>;
v0000024bbd1ea6e0_0 .net8 "a", 0 0, RS_0000024bbd0ed518;  alias, 3 drivers, strength-aware
v0000024bbd1e9ba0_0 .net8 "gnd", 0 0, L_0000024bbd33bf00;  1 drivers, strength-aware
v0000024bbd1ec080_0 .net8 "out", 0 0, RS_0000024bbd0ed638;  alias, 2 drivers, strength-aware
v0000024bbd1e9c40_0 .net8 "pwr", 0 0, L_0000024bbd33b1e0;  1 drivers, strength-aware
S_0000024bbd202030 .scope module, "and_gate4" "and_gate" 3 194, 3 29 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ead20_0 .net8 "a", 0 0, RS_0000024bbd0eb868;  alias, 2 drivers, strength-aware
v0000024bbd1eadc0_0 .net "b", 0 0, L_0000024bbd2c60b0;  alias, 1 drivers
RS_0000024bbd0ed818 .resolv tri, L_0000024bbd3d5fd0, L_0000024bbd3d5710, L_0000024bbd3d67b0;
v0000024bbd1eae60_0 .net8 "nand_out", 0 0, RS_0000024bbd0ed818;  3 drivers, strength-aware
v0000024bbd1eaf00_0 .net8 "out", 0 0, RS_0000024bbd0ed938;  alias, 2 drivers, strength-aware
S_0000024bbd1fd6c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd202030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33afb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5fd0 .functor PMOS 1, L_0000024bbd33afb0, RS_0000024bbd0eb868, C4<0>, C4<0>;
L_0000024bbd3d5710 .functor PMOS 1, L_0000024bbd33afb0, L_0000024bbd2c60b0, C4<0>, C4<0>;
L_0000024bbd33c830 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d5e80 .functor NMOS 1, L_0000024bbd33c830, L_0000024bbd2c60b0, C4<0>, C4<0>;
L_0000024bbd3d67b0 .functor NMOS 1, L_0000024bbd3d5e80, RS_0000024bbd0eb868, C4<0>, C4<0>;
v0000024bbd1e9ec0_0 .net8 "a", 0 0, RS_0000024bbd0eb868;  alias, 2 drivers, strength-aware
v0000024bbd1e9ce0_0 .net "b", 0 0, L_0000024bbd2c60b0;  alias, 1 drivers
v0000024bbd1e9e20_0 .net8 "gnd", 0 0, L_0000024bbd33c830;  1 drivers, strength-aware
v0000024bbd1ea3c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d5e80;  1 drivers, strength-aware
v0000024bbd1e9f60_0 .net8 "out", 0 0, RS_0000024bbd0ed818;  alias, 3 drivers, strength-aware
v0000024bbd1ea460_0 .net8 "pwr", 0 0, L_0000024bbd33afb0;  1 drivers, strength-aware
S_0000024bbd1fd850 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd202030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33b560 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d63c0 .functor PMOS 1, L_0000024bbd33b560, RS_0000024bbd0ed818, C4<0>, C4<0>;
L_0000024bbd33b100 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6890 .functor NMOS 1, L_0000024bbd33b100, RS_0000024bbd0ed818, C4<0>, C4<0>;
v0000024bbd1ea5a0_0 .net8 "a", 0 0, RS_0000024bbd0ed818;  alias, 3 drivers, strength-aware
v0000024bbd1ea780_0 .net8 "gnd", 0 0, L_0000024bbd33b100;  1 drivers, strength-aware
v0000024bbd1eaa00_0 .net8 "out", 0 0, RS_0000024bbd0ed938;  alias, 2 drivers, strength-aware
v0000024bbd1eaaa0_0 .net8 "pwr", 0 0, L_0000024bbd33b560;  1 drivers, strength-aware
S_0000024bbd1ff600 .scope module, "and_gate5" "and_gate" 3 200, 3 29 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ed980_0 .net8 "a", 0 0, RS_0000024bbd0ebef8;  alias, 2 drivers, strength-aware
v0000024bbd1edfc0_0 .net "b", 0 0, L_0000024bbd2c3950;  alias, 1 drivers
RS_0000024bbd0edb18 .resolv tri, L_0000024bbd3d71c0, L_0000024bbd3d7230, L_0000024bbd3d8730;
v0000024bbd1eda20_0 .net8 "nand_out", 0 0, RS_0000024bbd0edb18;  3 drivers, strength-aware
v0000024bbd1ed020_0 .net8 "out", 0 0, RS_0000024bbd0edc38;  alias, 2 drivers, strength-aware
S_0000024bbd1fe4d0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1ff600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33c0c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d71c0 .functor PMOS 1, L_0000024bbd33c0c0, RS_0000024bbd0ebef8, C4<0>, C4<0>;
L_0000024bbd3d7230 .functor PMOS 1, L_0000024bbd33c0c0, L_0000024bbd2c3950, C4<0>, C4<0>;
L_0000024bbd33b3a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7e70 .functor NMOS 1, L_0000024bbd33b3a0, L_0000024bbd2c3950, C4<0>, C4<0>;
L_0000024bbd3d8730 .functor NMOS 1, L_0000024bbd3d7e70, RS_0000024bbd0ebef8, C4<0>, C4<0>;
v0000024bbd1edd40_0 .net8 "a", 0 0, RS_0000024bbd0ebef8;  alias, 2 drivers, strength-aware
v0000024bbd1edde0_0 .net "b", 0 0, L_0000024bbd2c3950;  alias, 1 drivers
v0000024bbd1ed7a0_0 .net8 "gnd", 0 0, L_0000024bbd33b3a0;  1 drivers, strength-aware
v0000024bbd1ee380_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d7e70;  1 drivers, strength-aware
v0000024bbd1ed8e0_0 .net8 "out", 0 0, RS_0000024bbd0edb18;  alias, 3 drivers, strength-aware
v0000024bbd1edac0_0 .net8 "pwr", 0 0, L_0000024bbd33c0c0;  1 drivers, strength-aware
S_0000024bbd202670 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1ff600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33b2c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7620 .functor PMOS 1, L_0000024bbd33b2c0, RS_0000024bbd0edb18, C4<0>, C4<0>;
L_0000024bbd33b720 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8810 .functor NMOS 1, L_0000024bbd33b720, RS_0000024bbd0edb18, C4<0>, C4<0>;
v0000024bbd1ee1a0_0 .net8 "a", 0 0, RS_0000024bbd0edb18;  alias, 3 drivers, strength-aware
v0000024bbd1edf20_0 .net8 "gnd", 0 0, L_0000024bbd33b720;  1 drivers, strength-aware
v0000024bbd1ec580_0 .net8 "out", 0 0, RS_0000024bbd0edc38;  alias, 2 drivers, strength-aware
v0000024bbd1ed700_0 .net8 "pwr", 0 0, L_0000024bbd33b2c0;  1 drivers, strength-aware
S_0000024bbd1ffab0 .scope module, "and_gate6" "and_gate" 3 206, 3 29 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ecda0_0 .net8 "a", 0 0, RS_0000024bbd0ec5b8;  alias, 2 drivers, strength-aware
v0000024bbd1ee240_0 .net "b", 0 0, L_0000024bbd2c4170;  alias, 1 drivers
RS_0000024bbd0ede18 .resolv tri, L_0000024bbd3d8030, L_0000024bbd3d6e40, L_0000024bbd3d8340;
v0000024bbd1edc00_0 .net8 "nand_out", 0 0, RS_0000024bbd0ede18;  3 drivers, strength-aware
v0000024bbd1ec800_0 .net8 "out", 0 0, RS_0000024bbd0edf38;  alias, 2 drivers, strength-aware
S_0000024bbd1ffc40 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1ffab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33c590 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8030 .functor PMOS 1, L_0000024bbd33c590, RS_0000024bbd0ec5b8, C4<0>, C4<0>;
L_0000024bbd3d6e40 .functor PMOS 1, L_0000024bbd33c590, L_0000024bbd2c4170, C4<0>, C4<0>;
L_0000024bbd33baa0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d73f0 .functor NMOS 1, L_0000024bbd33baa0, L_0000024bbd2c4170, C4<0>, C4<0>;
L_0000024bbd3d8340 .functor NMOS 1, L_0000024bbd3d73f0, RS_0000024bbd0ec5b8, C4<0>, C4<0>;
v0000024bbd1ec9e0_0 .net8 "a", 0 0, RS_0000024bbd0ec5b8;  alias, 2 drivers, strength-aware
v0000024bbd1ecc60_0 .net "b", 0 0, L_0000024bbd2c4170;  alias, 1 drivers
v0000024bbd1ecbc0_0 .net8 "gnd", 0 0, L_0000024bbd33baa0;  1 drivers, strength-aware
v0000024bbd1ec6c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d73f0;  1 drivers, strength-aware
v0000024bbd1ec300_0 .net8 "out", 0 0, RS_0000024bbd0ede18;  alias, 3 drivers, strength-aware
v0000024bbd1ede80_0 .net8 "pwr", 0 0, L_0000024bbd33c590;  1 drivers, strength-aware
S_0000024bbd2000f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1ffab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33c670 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d74d0 .functor PMOS 1, L_0000024bbd33c670, RS_0000024bbd0ede18, C4<0>, C4<0>;
L_0000024bbd33c600 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7af0 .functor NMOS 1, L_0000024bbd33c600, RS_0000024bbd0ede18, C4<0>, C4<0>;
v0000024bbd1edb60_0 .net8 "a", 0 0, RS_0000024bbd0ede18;  alias, 3 drivers, strength-aware
v0000024bbd1ee060_0 .net8 "gnd", 0 0, L_0000024bbd33c600;  1 drivers, strength-aware
v0000024bbd1ee100_0 .net8 "out", 0 0, RS_0000024bbd0edf38;  alias, 2 drivers, strength-aware
v0000024bbd1ec260_0 .net8 "pwr", 0 0, L_0000024bbd33c670;  1 drivers, strength-aware
S_0000024bbd1fdb70 .scope module, "and_gate7" "and_gate" 3 212, 3 29 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ecf80_0 .net8 "a", 0 0, RS_0000024bbd0ecc78;  alias, 2 drivers, strength-aware
v0000024bbd1ee600_0 .net "b", 0 0, L_0000024bbd2c5930;  alias, 1 drivers
RS_0000024bbd0ee118 .resolv tri, L_0000024bbd3d7850, L_0000024bbd3d7fc0, L_0000024bbd3d78c0;
v0000024bbd1ec3a0_0 .net8 "nand_out", 0 0, RS_0000024bbd0ee118;  3 drivers, strength-aware
v0000024bbd1ee6a0_0 .net8 "out", 0 0, RS_0000024bbd0ee238;  alias, 2 drivers, strength-aware
S_0000024bbd200280 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd1fdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33d400 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7850 .functor PMOS 1, L_0000024bbd33d400, RS_0000024bbd0ecc78, C4<0>, C4<0>;
L_0000024bbd3d7fc0 .functor PMOS 1, L_0000024bbd33d400, L_0000024bbd2c5930, C4<0>, C4<0>;
L_0000024bbd33d630 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8490 .functor NMOS 1, L_0000024bbd33d630, L_0000024bbd2c5930, C4<0>, C4<0>;
L_0000024bbd3d78c0 .functor NMOS 1, L_0000024bbd3d8490, RS_0000024bbd0ecc78, C4<0>, C4<0>;
v0000024bbd1ed340_0 .net8 "a", 0 0, RS_0000024bbd0ecc78;  alias, 2 drivers, strength-aware
v0000024bbd1ee9c0_0 .net "b", 0 0, L_0000024bbd2c5930;  alias, 1 drivers
v0000024bbd1ee2e0_0 .net8 "gnd", 0 0, L_0000024bbd33d630;  1 drivers, strength-aware
v0000024bbd1ecd00_0 .net8 "nmos1_out", 0 0, L_0000024bbd3d8490;  1 drivers, strength-aware
v0000024bbd1ee880_0 .net8 "out", 0 0, RS_0000024bbd0ee118;  alias, 3 drivers, strength-aware
v0000024bbd1ee420_0 .net8 "pwr", 0 0, L_0000024bbd33d400;  1 drivers, strength-aware
S_0000024bbd1fe020 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd1fdb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33dcc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6dd0 .functor PMOS 1, L_0000024bbd33dcc0, RS_0000024bbd0ee118, C4<0>, C4<0>;
L_0000024bbd33cd00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7b60 .functor NMOS 1, L_0000024bbd33cd00, RS_0000024bbd0ee118, C4<0>, C4<0>;
v0000024bbd1ece40_0 .net8 "a", 0 0, RS_0000024bbd0ee118;  alias, 3 drivers, strength-aware
v0000024bbd1ed0c0_0 .net8 "gnd", 0 0, L_0000024bbd33cd00;  1 drivers, strength-aware
v0000024bbd1ecee0_0 .net8 "out", 0 0, RS_0000024bbd0ee238;  alias, 2 drivers, strength-aware
v0000024bbd1ee920_0 .net8 "pwr", 0 0, L_0000024bbd33dcc0;  1 drivers, strength-aware
S_0000024bbd1fe340 .scope module, "not_gate1" "not_gate" 3 168, 3 1 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33a6f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3e90 .functor PMOS 1, L_0000024bbd33a6f0, L_0000024bbd2c5e30, C4<0>, C4<0>;
L_0000024bbd33abc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4440 .functor NMOS 1, L_0000024bbd33abc0, L_0000024bbd2c5e30, C4<0>, C4<0>;
v0000024bbd1ed840_0 .net "a", 0 0, L_0000024bbd2c5e30;  1 drivers
v0000024bbd1ec8a0_0 .net8 "gnd", 0 0, L_0000024bbd33abc0;  1 drivers, strength-aware
v0000024bbd1ed160_0 .net8 "out", 0 0, RS_0000024bbd0e9fa8;  alias, 2 drivers, strength-aware
v0000024bbd1ee7e0_0 .net8 "pwr", 0 0, L_0000024bbd33a6f0;  1 drivers, strength-aware
S_0000024bbd200410 .scope module, "not_gate2" "not_gate" 3 169, 3 1 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33a920 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3870 .functor PMOS 1, L_0000024bbd33a920, L_0000024bbd2c4fd0, C4<0>, C4<0>;
L_0000024bbd339730 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d3f00 .functor NMOS 1, L_0000024bbd339730, L_0000024bbd2c4fd0, C4<0>, C4<0>;
v0000024bbd1edca0_0 .net "a", 0 0, L_0000024bbd2c4fd0;  1 drivers
v0000024bbd1ed480_0 .net8 "gnd", 0 0, L_0000024bbd339730;  1 drivers, strength-aware
v0000024bbd1ee740_0 .net8 "out", 0 0, RS_0000024bbd0e9fd8;  alias, 2 drivers, strength-aware
v0000024bbd1ee4c0_0 .net8 "pwr", 0 0, L_0000024bbd33a920;  1 drivers, strength-aware
S_0000024bbd1fe660 .scope module, "not_gate3" "not_gate" 3 170, 3 1 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd339e30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d4280 .functor PMOS 1, L_0000024bbd339e30, L_0000024bbd2c40d0, C4<0>, C4<0>;
L_0000024bbd339dc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d38e0 .functor NMOS 1, L_0000024bbd339dc0, L_0000024bbd2c40d0, C4<0>, C4<0>;
v0000024bbd1ee560_0 .net "a", 0 0, L_0000024bbd2c40d0;  1 drivers
v0000024bbd1ed660_0 .net8 "gnd", 0 0, L_0000024bbd339dc0;  1 drivers, strength-aware
v0000024bbd1ed200_0 .net8 "out", 0 0, RS_0000024bbd0ea2d8;  alias, 2 drivers, strength-aware
v0000024bbd1ed2a0_0 .net8 "pwr", 0 0, L_0000024bbd339e30;  1 drivers, strength-aware
S_0000024bbd1fe7f0 .scope module, "or_gate1" "or_gate" 3 218, 3 54 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ef3c0_0 .net8 "a", 0 0, RS_0000024bbd0ed038;  alias, 2 drivers, strength-aware
v0000024bbd1ef460_0 .net8 "b", 0 0, RS_0000024bbd0ed338;  alias, 2 drivers, strength-aware
RS_0000024bbd0ee688 .resolv tri, L_0000024bbd3d88f0, L_0000024bbd3d6f90, L_0000024bbd3d6f20;
v0000024bbd1f0040_0 .net8 "nor_out", 0 0, RS_0000024bbd0ee688;  3 drivers, strength-aware
v0000024bbd1f00e0_0 .net8 "out", 0 0, RS_0000024bbd0ee7d8;  alias, 2 drivers, strength-aware
S_0000024bbd2005a0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd1fe7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33e200 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7930 .functor PMOS 1, L_0000024bbd33e200, RS_0000024bbd0ed038, C4<0>, C4<0>;
L_0000024bbd3d88f0 .functor PMOS 1, L_0000024bbd3d7930, RS_0000024bbd0ed338, C4<0>, C4<0>;
L_0000024bbd33d940 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d6f90 .functor NMOS 1, L_0000024bbd33d940, RS_0000024bbd0ed038, C4<0>, C4<0>;
L_0000024bbd3d6f20 .functor NMOS 1, L_0000024bbd33d940, RS_0000024bbd0ed338, C4<0>, C4<0>;
v0000024bbd1ed3e0_0 .net8 "a", 0 0, RS_0000024bbd0ed038;  alias, 2 drivers, strength-aware
v0000024bbd1ec440_0 .net8 "b", 0 0, RS_0000024bbd0ed338;  alias, 2 drivers, strength-aware
v0000024bbd1ec4e0_0 .net8 "gnd", 0 0, L_0000024bbd33d940;  1 drivers, strength-aware
v0000024bbd1ec620_0 .net8 "out", 0 0, RS_0000024bbd0ee688;  alias, 3 drivers, strength-aware
v0000024bbd1ec760_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d7930;  1 drivers, strength-aware
v0000024bbd1ed520_0 .net8 "pwr", 0 0, L_0000024bbd33e200;  1 drivers, strength-aware
S_0000024bbd201b80 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd1fe7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33cd70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8570 .functor PMOS 1, L_0000024bbd33cd70, RS_0000024bbd0ee688, C4<0>, C4<0>;
L_0000024bbd33d8d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8650 .functor NMOS 1, L_0000024bbd33d8d0, RS_0000024bbd0ee688, C4<0>, C4<0>;
v0000024bbd1ed5c0_0 .net8 "a", 0 0, RS_0000024bbd0ee688;  alias, 3 drivers, strength-aware
v0000024bbd1ec940_0 .net8 "gnd", 0 0, L_0000024bbd33d8d0;  1 drivers, strength-aware
v0000024bbd1eca80_0 .net8 "out", 0 0, RS_0000024bbd0ee7d8;  alias, 2 drivers, strength-aware
v0000024bbd1ecb20_0 .net8 "pwr", 0 0, L_0000024bbd33cd70;  1 drivers, strength-aware
S_0000024bbd200d70 .scope module, "or_gate2" "or_gate" 3 219, 3 54 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ef820_0 .net8 "a", 0 0, RS_0000024bbd0ee7d8;  alias, 2 drivers, strength-aware
v0000024bbd1ef320_0 .net8 "b", 0 0, RS_0000024bbd0ed638;  alias, 2 drivers, strength-aware
RS_0000024bbd0ee958 .resolv tri, L_0000024bbd3d8880, L_0000024bbd3d7000, L_0000024bbd3d7bd0;
v0000024bbd1efa00_0 .net8 "nor_out", 0 0, RS_0000024bbd0ee958;  3 drivers, strength-aware
v0000024bbd1ef780_0 .net8 "out", 0 0, RS_0000024bbd0eeaa8;  alias, 2 drivers, strength-aware
S_0000024bbd200f00 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd200d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33d2b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7a10 .functor PMOS 1, L_0000024bbd33d2b0, RS_0000024bbd0ee7d8, C4<0>, C4<0>;
L_0000024bbd3d8880 .functor PMOS 1, L_0000024bbd3d7a10, RS_0000024bbd0ed638, C4<0>, C4<0>;
L_0000024bbd33d4e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7000 .functor NMOS 1, L_0000024bbd33d4e0, RS_0000024bbd0ee7d8, C4<0>, C4<0>;
L_0000024bbd3d7bd0 .functor NMOS 1, L_0000024bbd33d4e0, RS_0000024bbd0ed638, C4<0>, C4<0>;
v0000024bbd1eeec0_0 .net8 "a", 0 0, RS_0000024bbd0ee7d8;  alias, 2 drivers, strength-aware
v0000024bbd1f0b80_0 .net8 "b", 0 0, RS_0000024bbd0ed638;  alias, 2 drivers, strength-aware
v0000024bbd1efbe0_0 .net8 "gnd", 0 0, L_0000024bbd33d4e0;  1 drivers, strength-aware
v0000024bbd1ef500_0 .net8 "out", 0 0, RS_0000024bbd0ee958;  alias, 3 drivers, strength-aware
v0000024bbd1ef5a0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d7a10;  1 drivers, strength-aware
v0000024bbd1f0fe0_0 .net8 "pwr", 0 0, L_0000024bbd33d2b0;  1 drivers, strength-aware
S_0000024bbd201090 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd200d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33d860 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d81f0 .functor PMOS 1, L_0000024bbd33d860, RS_0000024bbd0ee958, C4<0>, C4<0>;
L_0000024bbd33d710 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7c40 .functor NMOS 1, L_0000024bbd33d710, RS_0000024bbd0ee958, C4<0>, C4<0>;
v0000024bbd1f11c0_0 .net8 "a", 0 0, RS_0000024bbd0ee958;  alias, 3 drivers, strength-aware
v0000024bbd1f07c0_0 .net8 "gnd", 0 0, L_0000024bbd33d710;  1 drivers, strength-aware
v0000024bbd1ef640_0 .net8 "out", 0 0, RS_0000024bbd0eeaa8;  alias, 2 drivers, strength-aware
v0000024bbd1ef6e0_0 .net8 "pwr", 0 0, L_0000024bbd33d860;  1 drivers, strength-aware
S_0000024bbd201220 .scope module, "or_gate3" "or_gate" 3 220, 3 54 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1efc80_0 .net8 "a", 0 0, RS_0000024bbd0eeaa8;  alias, 2 drivers, strength-aware
v0000024bbd1f0720_0 .net8 "b", 0 0, RS_0000024bbd0ed938;  alias, 2 drivers, strength-aware
RS_0000024bbd0eec28 .resolv tri, L_0000024bbd3d8500, L_0000024bbd3d7f50, L_0000024bbd3d8180;
v0000024bbd1eff00_0 .net8 "nor_out", 0 0, RS_0000024bbd0eec28;  3 drivers, strength-aware
v0000024bbd1f1120_0 .net8 "out", 0 0, RS_0000024bbd0eed78;  alias, 2 drivers, strength-aware
S_0000024bbd204f10 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd201220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33d1d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7d20 .functor PMOS 1, L_0000024bbd33d1d0, RS_0000024bbd0eeaa8, C4<0>, C4<0>;
L_0000024bbd3d8500 .functor PMOS 1, L_0000024bbd3d7d20, RS_0000024bbd0ed938, C4<0>, C4<0>;
L_0000024bbd33cec0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d7f50 .functor NMOS 1, L_0000024bbd33cec0, RS_0000024bbd0eeaa8, C4<0>, C4<0>;
L_0000024bbd3d8180 .functor NMOS 1, L_0000024bbd33cec0, RS_0000024bbd0ed938, C4<0>, C4<0>;
v0000024bbd1ef8c0_0 .net8 "a", 0 0, RS_0000024bbd0eeaa8;  alias, 2 drivers, strength-aware
v0000024bbd1f0e00_0 .net8 "b", 0 0, RS_0000024bbd0ed938;  alias, 2 drivers, strength-aware
v0000024bbd1eeb00_0 .net8 "gnd", 0 0, L_0000024bbd33cec0;  1 drivers, strength-aware
v0000024bbd1f0ea0_0 .net8 "out", 0 0, RS_0000024bbd0eec28;  alias, 3 drivers, strength-aware
v0000024bbd1ef000_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d7d20;  1 drivers, strength-aware
v0000024bbd1f0680_0 .net8 "pwr", 0 0, L_0000024bbd33d1d0;  1 drivers, strength-aware
S_0000024bbd204bf0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd201220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33d550 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d85e0 .functor PMOS 1, L_0000024bbd33d550, RS_0000024bbd0eec28, C4<0>, C4<0>;
L_0000024bbd33d320 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8d50 .functor NMOS 1, L_0000024bbd33d320, RS_0000024bbd0eec28, C4<0>, C4<0>;
v0000024bbd1ef960_0 .net8 "a", 0 0, RS_0000024bbd0eec28;  alias, 3 drivers, strength-aware
v0000024bbd1f09a0_0 .net8 "gnd", 0 0, L_0000024bbd33d320;  1 drivers, strength-aware
v0000024bbd1efaa0_0 .net8 "out", 0 0, RS_0000024bbd0eed78;  alias, 2 drivers, strength-aware
v0000024bbd1eea60_0 .net8 "pwr", 0 0, L_0000024bbd33d550;  1 drivers, strength-aware
S_0000024bbd203de0 .scope module, "or_gate4" "or_gate" 3 221, 3 54 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1efe60_0 .net8 "a", 0 0, RS_0000024bbd0eed78;  alias, 2 drivers, strength-aware
v0000024bbd1f0c20_0 .net8 "b", 0 0, RS_0000024bbd0edc38;  alias, 2 drivers, strength-aware
RS_0000024bbd0eeef8 .resolv tri, L_0000024bbd3d9220, L_0000024bbd3da410, L_0000024bbd3d8ff0;
v0000024bbd1f02c0_0 .net8 "nor_out", 0 0, RS_0000024bbd0eeef8;  3 drivers, strength-aware
v0000024bbd1f0360_0 .net8 "out", 0 0, RS_0000024bbd0ef048;  alias, 2 drivers, strength-aware
S_0000024bbd203c50 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd203de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33d470 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d9d80 .functor PMOS 1, L_0000024bbd33d470, RS_0000024bbd0eed78, C4<0>, C4<0>;
L_0000024bbd3d9220 .functor PMOS 1, L_0000024bbd3d9d80, RS_0000024bbd0edc38, C4<0>, C4<0>;
L_0000024bbd33db70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3da410 .functor NMOS 1, L_0000024bbd33db70, RS_0000024bbd0eed78, C4<0>, C4<0>;
L_0000024bbd3d8ff0 .functor NMOS 1, L_0000024bbd33db70, RS_0000024bbd0edc38, C4<0>, C4<0>;
v0000024bbd1efb40_0 .net8 "a", 0 0, RS_0000024bbd0eed78;  alias, 2 drivers, strength-aware
v0000024bbd1ef140_0 .net8 "b", 0 0, RS_0000024bbd0edc38;  alias, 2 drivers, strength-aware
v0000024bbd1f0860_0 .net8 "gnd", 0 0, L_0000024bbd33db70;  1 drivers, strength-aware
v0000024bbd1efdc0_0 .net8 "out", 0 0, RS_0000024bbd0eeef8;  alias, 3 drivers, strength-aware
v0000024bbd1f0180_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d9d80;  1 drivers, strength-aware
v0000024bbd1eef60_0 .net8 "pwr", 0 0, L_0000024bbd33d470;  1 drivers, strength-aware
S_0000024bbd203ac0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd203de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33cde0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d9ed0 .functor PMOS 1, L_0000024bbd33cde0, RS_0000024bbd0eeef8, C4<0>, C4<0>;
L_0000024bbd33def0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d9060 .functor NMOS 1, L_0000024bbd33def0, RS_0000024bbd0eeef8, C4<0>, C4<0>;
v0000024bbd1efd20_0 .net8 "a", 0 0, RS_0000024bbd0eeef8;  alias, 3 drivers, strength-aware
v0000024bbd1effa0_0 .net8 "gnd", 0 0, L_0000024bbd33def0;  1 drivers, strength-aware
v0000024bbd1eece0_0 .net8 "out", 0 0, RS_0000024bbd0ef048;  alias, 2 drivers, strength-aware
v0000024bbd1f0220_0 .net8 "pwr", 0 0, L_0000024bbd33cde0;  1 drivers, strength-aware
S_0000024bbd204a60 .scope module, "or_gate5" "or_gate" 3 222, 3 54 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f0d60_0 .net8 "a", 0 0, RS_0000024bbd0ef048;  alias, 2 drivers, strength-aware
v0000024bbd1f1080_0 .net8 "b", 0 0, RS_0000024bbd0edf38;  alias, 2 drivers, strength-aware
RS_0000024bbd0ef1c8 .resolv tri, L_0000024bbd3d9f40, L_0000024bbd3d9610, L_0000024bbd3d89d0;
v0000024bbd1f0f40_0 .net8 "nor_out", 0 0, RS_0000024bbd0ef1c8;  3 drivers, strength-aware
v0000024bbd1ef280_0 .net8 "out", 0 0, RS_0000024bbd0ef318;  alias, 2 drivers, strength-aware
S_0000024bbd203f70 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd204a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33cfa0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3da480 .functor PMOS 1, L_0000024bbd33cfa0, RS_0000024bbd0ef048, C4<0>, C4<0>;
L_0000024bbd3d9f40 .functor PMOS 1, L_0000024bbd3da480, RS_0000024bbd0edf38, C4<0>, C4<0>;
L_0000024bbd33d5c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d9610 .functor NMOS 1, L_0000024bbd33d5c0, RS_0000024bbd0ef048, C4<0>, C4<0>;
L_0000024bbd3d89d0 .functor NMOS 1, L_0000024bbd33d5c0, RS_0000024bbd0edf38, C4<0>, C4<0>;
v0000024bbd1ef0a0_0 .net8 "a", 0 0, RS_0000024bbd0ef048;  alias, 2 drivers, strength-aware
v0000024bbd1f0400_0 .net8 "b", 0 0, RS_0000024bbd0edf38;  alias, 2 drivers, strength-aware
v0000024bbd1f04a0_0 .net8 "gnd", 0 0, L_0000024bbd33d5c0;  1 drivers, strength-aware
v0000024bbd1ef1e0_0 .net8 "out", 0 0, RS_0000024bbd0ef1c8;  alias, 3 drivers, strength-aware
v0000024bbd1f0900_0 .net8 "pmos1_out", 0 0, L_0000024bbd3da480;  1 drivers, strength-aware
v0000024bbd1f0540_0 .net8 "pwr", 0 0, L_0000024bbd33cfa0;  1 drivers, strength-aware
S_0000024bbd203610 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd204a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33ce50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d9680 .functor PMOS 1, L_0000024bbd33ce50, RS_0000024bbd0ef1c8, C4<0>, C4<0>;
L_0000024bbd33de80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d9140 .functor NMOS 1, L_0000024bbd33de80, RS_0000024bbd0ef1c8, C4<0>, C4<0>;
v0000024bbd1f05e0_0 .net8 "a", 0 0, RS_0000024bbd0ef1c8;  alias, 3 drivers, strength-aware
v0000024bbd1f0a40_0 .net8 "gnd", 0 0, L_0000024bbd33de80;  1 drivers, strength-aware
v0000024bbd1f0ae0_0 .net8 "out", 0 0, RS_0000024bbd0ef318;  alias, 2 drivers, strength-aware
v0000024bbd1f0cc0_0 .net8 "pwr", 0 0, L_0000024bbd33ce50;  1 drivers, strength-aware
S_0000024bbd204d80 .scope module, "or_gate6" "or_gate" 3 223, 3 54 0, S_0000024bbd1dbdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f3880_0 .net8 "a", 0 0, RS_0000024bbd0ef318;  alias, 2 drivers, strength-aware
v0000024bbd1f1ee0_0 .net8 "b", 0 0, RS_0000024bbd0ee238;  alias, 2 drivers, strength-aware
RS_0000024bbd0ef498 .resolv tri, L_0000024bbd3d8b90, L_0000024bbd3d8960, L_0000024bbd3da170;
v0000024bbd1f2980_0 .net8 "nor_out", 0 0, RS_0000024bbd0ef498;  3 drivers, strength-aware
v0000024bbd1f2660_0 .net8 "out", 0 0, RS_0000024bbd0ef5e8;  alias, 2 drivers, strength-aware
S_0000024bbd2037a0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd204d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd33dc50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8a40 .functor PMOS 1, L_0000024bbd33dc50, RS_0000024bbd0ef318, C4<0>, C4<0>;
L_0000024bbd3d8b90 .functor PMOS 1, L_0000024bbd3d8a40, RS_0000024bbd0ee238, C4<0>, C4<0>;
L_0000024bbd33d9b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8960 .functor NMOS 1, L_0000024bbd33d9b0, RS_0000024bbd0ef318, C4<0>, C4<0>;
L_0000024bbd3da170 .functor NMOS 1, L_0000024bbd33d9b0, RS_0000024bbd0ee238, C4<0>, C4<0>;
v0000024bbd1eeba0_0 .net8 "a", 0 0, RS_0000024bbd0ef318;  alias, 2 drivers, strength-aware
v0000024bbd1eec40_0 .net8 "b", 0 0, RS_0000024bbd0ee238;  alias, 2 drivers, strength-aware
v0000024bbd1eed80_0 .net8 "gnd", 0 0, L_0000024bbd33d9b0;  1 drivers, strength-aware
v0000024bbd1eee20_0 .net8 "out", 0 0, RS_0000024bbd0ef498;  alias, 3 drivers, strength-aware
v0000024bbd1f18a0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3d8a40;  1 drivers, strength-aware
v0000024bbd1f1e40_0 .net8 "pwr", 0 0, L_0000024bbd33dc50;  1 drivers, strength-aware
S_0000024bbd204100 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd204d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd33da20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3da250 .functor PMOS 1, L_0000024bbd33da20, RS_0000024bbd0ef498, C4<0>, C4<0>;
L_0000024bbd33d780 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3d8dc0 .functor NMOS 1, L_0000024bbd33d780, RS_0000024bbd0ef498, C4<0>, C4<0>;
v0000024bbd1f2ac0_0 .net8 "a", 0 0, RS_0000024bbd0ef498;  alias, 3 drivers, strength-aware
v0000024bbd1f2480_0 .net8 "gnd", 0 0, L_0000024bbd33d780;  1 drivers, strength-aware
v0000024bbd1f36a0_0 .net8 "out", 0 0, RS_0000024bbd0ef5e8;  alias, 2 drivers, strength-aware
v0000024bbd1f28e0_0 .net8 "pwr", 0 0, L_0000024bbd33da20;  1 drivers, strength-aware
S_0000024bbd204290 .scope module, "nand2" "nand_4bit" 3 246, 3 114 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "res";
v0000024bbd1f40a0_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd1f6e40_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
v0000024bbd1f77a0_0 .net "r1", 3 0, L_0000024bbd2c0f70;  1 drivers
v0000024bbd1f7840_0 .net "res", 3 0, L_0000024bbd2c1010;  alias, 1 drivers
L_0000024bbd2bfd50 .part L_0000024bbd2c0f70, 0, 1;
L_0000024bbd2bec70 .part L_0000024bbd2c0f70, 1, 1;
L_0000024bbd2beb30 .part L_0000024bbd2c0f70, 2, 1;
L_0000024bbd2c0930 .part L_0000024bbd2c0f70, 3, 1;
RS_0000024bbd0f0a28 .resolv tri, L_0000024bbd33faf0, L_0000024bbd33ec80;
RS_0000024bbd0f0b48 .resolv tri, L_0000024bbd33e740, L_0000024bbd33f0e0;
RS_0000024bbd0f0c68 .resolv tri, L_0000024bbd33fb60, L_0000024bbd33e7b0;
RS_0000024bbd0f0d88 .resolv tri, L_0000024bbd33f930, L_0000024bbd33ff50;
L_0000024bbd2c1010 .concat8 [ 1 1 1 1], RS_0000024bbd0f0a28, RS_0000024bbd0f0b48, RS_0000024bbd0f0c68, RS_0000024bbd0f0d88;
S_0000024bbd204420 .scope module, "and4bit" "and_4bit" 3 116, 3 107 0, S_0000024bbd204290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "res";
v0000024bbd1f4780_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd1f43c0_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
v0000024bbd1f55e0_0 .net "res", 3 0, L_0000024bbd2c0f70;  alias, 1 drivers
L_0000024bbd2bc3d0 .part v0000024bbd2bc8d0_0, 0, 1;
L_0000024bbd2bc510 .part v0000024bbd2bc6f0_0, 0, 1;
L_0000024bbd2bc790 .part v0000024bbd2bc8d0_0, 1, 1;
L_0000024bbd2bc830 .part v0000024bbd2bc6f0_0, 1, 1;
L_0000024bbd2bca10 .part v0000024bbd2bc8d0_0, 2, 1;
L_0000024bbd2c0ed0 .part v0000024bbd2bc6f0_0, 2, 1;
L_0000024bbd2c07f0 .part v0000024bbd2bc8d0_0, 3, 1;
L_0000024bbd2bf710 .part v0000024bbd2bc6f0_0, 3, 1;
RS_0000024bbd0efe28 .resolv tri, L_0000024bbd33cb40, L_0000024bbd33cc20;
RS_0000024bbd0f0158 .resolv tri, L_0000024bbd33eba0, L_0000024bbd33e660;
RS_0000024bbd0f0488 .resolv tri, L_0000024bbd33ef20, L_0000024bbd33f8c0;
RS_0000024bbd0f07b8 .resolv tri, L_0000024bbd33ec10, L_0000024bbd33f460;
L_0000024bbd2c0f70 .concat8 [ 1 1 1 1], RS_0000024bbd0efe28, RS_0000024bbd0f0158, RS_0000024bbd0f0488, RS_0000024bbd0f07b8;
S_0000024bbd203930 .scope module, "and1" "and_gate" 3 108, 3 29 0, S_0000024bbd204420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f1a80_0 .net "a", 0 0, L_0000024bbd2bc3d0;  1 drivers
v0000024bbd1f1b20_0 .net "b", 0 0, L_0000024bbd2bc510;  1 drivers
RS_0000024bbd0efd08 .resolv tri, L_0000024bbd33c980, L_0000024bbd33c9f0, L_0000024bbd33cad0;
v0000024bbd1f5d60_0 .net8 "nand_out", 0 0, RS_0000024bbd0efd08;  3 drivers, strength-aware
v0000024bbd1f4be0_0 .net8 "out", 0 0, RS_0000024bbd0efe28;  2 drivers, strength-aware
S_0000024bbd2045b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd203930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd099cb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33c980 .functor PMOS 1, L_0000024bbd099cb0, L_0000024bbd2bc3d0, C4<0>, C4<0>;
L_0000024bbd33c9f0 .functor PMOS 1, L_0000024bbd099cb0, L_0000024bbd2bc510, C4<0>, C4<0>;
L_0000024bbd099a80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33ca60 .functor NMOS 1, L_0000024bbd099a80, L_0000024bbd2bc510, C4<0>, C4<0>;
L_0000024bbd33cad0 .functor NMOS 1, L_0000024bbd33ca60, L_0000024bbd2bc3d0, C4<0>, C4<0>;
v0000024bbd1f25c0_0 .net "a", 0 0, L_0000024bbd2bc3d0;  alias, 1 drivers
v0000024bbd1f1580_0 .net "b", 0 0, L_0000024bbd2bc510;  alias, 1 drivers
v0000024bbd1f39c0_0 .net8 "gnd", 0 0, L_0000024bbd099a80;  1 drivers, strength-aware
v0000024bbd1f27a0_0 .net8 "nmos1_out", 0 0, L_0000024bbd33ca60;  1 drivers, strength-aware
v0000024bbd1f2840_0 .net8 "out", 0 0, RS_0000024bbd0efd08;  alias, 3 drivers, strength-aware
v0000024bbd1f1260_0 .net8 "pwr", 0 0, L_0000024bbd099cb0;  1 drivers, strength-aware
S_0000024bbd204740 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd203930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09ab90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33cb40 .functor PMOS 1, L_0000024bbd09ab90, RS_0000024bbd0efd08, C4<0>, C4<0>;
L_0000024bbd09b060 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33cc20 .functor NMOS 1, L_0000024bbd09b060, RS_0000024bbd0efd08, C4<0>, C4<0>;
v0000024bbd1f1620_0 .net8 "a", 0 0, RS_0000024bbd0efd08;  alias, 3 drivers, strength-aware
v0000024bbd1f1760_0 .net8 "gnd", 0 0, L_0000024bbd09b060;  1 drivers, strength-aware
v0000024bbd1f1800_0 .net8 "out", 0 0, RS_0000024bbd0efe28;  alias, 2 drivers, strength-aware
v0000024bbd1f1940_0 .net8 "pwr", 0 0, L_0000024bbd09ab90;  1 drivers, strength-aware
S_0000024bbd2048d0 .scope module, "and2" "and_gate" 3 109, 3 29 0, S_0000024bbd204420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f5900_0 .net "a", 0 0, L_0000024bbd2bc790;  1 drivers
v0000024bbd1f5c20_0 .net "b", 0 0, L_0000024bbd2bc830;  1 drivers
RS_0000024bbd0f0038 .resolv tri, L_0000024bbd33e5f0, L_0000024bbd33ffc0, L_0000024bbd33ee40;
v0000024bbd1f46e0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f0038;  3 drivers, strength-aware
v0000024bbd1f5cc0_0 .net8 "out", 0 0, RS_0000024bbd0f0158;  2 drivers, strength-aware
S_0000024bbd22fac0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd2048d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09adc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e5f0 .functor PMOS 1, L_0000024bbd09adc0, L_0000024bbd2bc790, C4<0>, C4<0>;
L_0000024bbd33ffc0 .functor PMOS 1, L_0000024bbd09adc0, L_0000024bbd2bc830, C4<0>, C4<0>;
L_0000024bbd099af0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f070 .functor NMOS 1, L_0000024bbd099af0, L_0000024bbd2bc830, C4<0>, C4<0>;
L_0000024bbd33ee40 .functor NMOS 1, L_0000024bbd33f070, L_0000024bbd2bc790, C4<0>, C4<0>;
v0000024bbd1f4460_0 .net "a", 0 0, L_0000024bbd2bc790;  alias, 1 drivers
v0000024bbd1f4c80_0 .net "b", 0 0, L_0000024bbd2bc830;  alias, 1 drivers
v0000024bbd1f4a00_0 .net8 "gnd", 0 0, L_0000024bbd099af0;  1 drivers, strength-aware
v0000024bbd1f57c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd33f070;  1 drivers, strength-aware
v0000024bbd1f59a0_0 .net8 "out", 0 0, RS_0000024bbd0f0038;  alias, 3 drivers, strength-aware
v0000024bbd1f5720_0 .net8 "pwr", 0 0, L_0000024bbd09adc0;  1 drivers, strength-aware
S_0000024bbd230100 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd2048d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0995b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33eba0 .functor PMOS 1, L_0000024bbd0995b0, RS_0000024bbd0f0038, C4<0>, C4<0>;
L_0000024bbd099e70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e660 .functor NMOS 1, L_0000024bbd099e70, RS_0000024bbd0f0038, C4<0>, C4<0>;
v0000024bbd1f5180_0 .net8 "a", 0 0, RS_0000024bbd0f0038;  alias, 3 drivers, strength-aware
v0000024bbd1f5860_0 .net8 "gnd", 0 0, L_0000024bbd099e70;  1 drivers, strength-aware
v0000024bbd1f50e0_0 .net8 "out", 0 0, RS_0000024bbd0f0158;  alias, 2 drivers, strength-aware
v0000024bbd1f4820_0 .net8 "pwr", 0 0, L_0000024bbd0995b0;  1 drivers, strength-aware
S_0000024bbd22fc50 .scope module, "and3" "and_gate" 3 110, 3 29 0, S_0000024bbd204420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f4e60_0 .net "a", 0 0, L_0000024bbd2bca10;  1 drivers
v0000024bbd1f4aa0_0 .net "b", 0 0, L_0000024bbd2c0ed0;  1 drivers
RS_0000024bbd0f0368 .resolv tri, L_0000024bbd33e900, L_0000024bbd33f310, L_0000024bbd33eeb0;
v0000024bbd1f48c0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f0368;  3 drivers, strength-aware
v0000024bbd1f3c40_0 .net8 "out", 0 0, RS_0000024bbd0f0488;  2 drivers, strength-aware
S_0000024bbd22f480 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd22fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd0999a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e900 .functor PMOS 1, L_0000024bbd0999a0, L_0000024bbd2bca10, C4<0>, C4<0>;
L_0000024bbd33f310 .functor PMOS 1, L_0000024bbd0999a0, L_0000024bbd2c0ed0, C4<0>, C4<0>;
L_0000024bbd099fc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f7e0 .functor NMOS 1, L_0000024bbd099fc0, L_0000024bbd2c0ed0, C4<0>, C4<0>;
L_0000024bbd33eeb0 .functor NMOS 1, L_0000024bbd33f7e0, L_0000024bbd2bca10, C4<0>, C4<0>;
v0000024bbd1f3d80_0 .net "a", 0 0, L_0000024bbd2bca10;  alias, 1 drivers
v0000024bbd1f4fa0_0 .net "b", 0 0, L_0000024bbd2c0ed0;  alias, 1 drivers
v0000024bbd1f5040_0 .net8 "gnd", 0 0, L_0000024bbd099fc0;  1 drivers, strength-aware
v0000024bbd1f5220_0 .net8 "nmos1_out", 0 0, L_0000024bbd33f7e0;  1 drivers, strength-aware
v0000024bbd1f4500_0 .net8 "out", 0 0, RS_0000024bbd0f0368;  alias, 3 drivers, strength-aware
v0000024bbd1f4140_0 .net8 "pwr", 0 0, L_0000024bbd0999a0;  1 drivers, strength-aware
S_0000024bbd2308d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd22fc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09ace0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33ef20 .functor PMOS 1, L_0000024bbd09ace0, RS_0000024bbd0f0368, C4<0>, C4<0>;
L_0000024bbd09a650 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f8c0 .functor NMOS 1, L_0000024bbd09a650, RS_0000024bbd0f0368, C4<0>, C4<0>;
v0000024bbd1f4960_0 .net8 "a", 0 0, RS_0000024bbd0f0368;  alias, 3 drivers, strength-aware
v0000024bbd1f5680_0 .net8 "gnd", 0 0, L_0000024bbd09a650;  1 drivers, strength-aware
v0000024bbd1f45a0_0 .net8 "out", 0 0, RS_0000024bbd0f0488;  alias, 2 drivers, strength-aware
v0000024bbd1f3ba0_0 .net8 "pwr", 0 0, L_0000024bbd09ace0;  1 drivers, strength-aware
S_0000024bbd230a60 .scope module, "and4" "and_gate" 3 111, 3 29 0, S_0000024bbd204420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f5b80_0 .net "a", 0 0, L_0000024bbd2c07f0;  1 drivers
v0000024bbd1f5f40_0 .net "b", 0 0, L_0000024bbd2bf710;  1 drivers
RS_0000024bbd0f0698 .resolv tri, L_0000024bbd33e9e0, L_0000024bbd33eb30, L_0000024bbd33e6d0;
v0000024bbd1f5540_0 .net8 "nand_out", 0 0, RS_0000024bbd0f0698;  3 drivers, strength-aware
v0000024bbd1f41e0_0 .net8 "out", 0 0, RS_0000024bbd0f07b8;  2 drivers, strength-aware
S_0000024bbd22fde0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd230a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09ac70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e9e0 .functor PMOS 1, L_0000024bbd09ac70, L_0000024bbd2c07f0, C4<0>, C4<0>;
L_0000024bbd33eb30 .functor PMOS 1, L_0000024bbd09ac70, L_0000024bbd2bf710, C4<0>, C4<0>;
L_0000024bbd09a810 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f850 .functor NMOS 1, L_0000024bbd09a810, L_0000024bbd2bf710, C4<0>, C4<0>;
L_0000024bbd33e6d0 .functor NMOS 1, L_0000024bbd33f850, L_0000024bbd2c07f0, C4<0>, C4<0>;
v0000024bbd1f4b40_0 .net "a", 0 0, L_0000024bbd2c07f0;  alias, 1 drivers
v0000024bbd1f5a40_0 .net "b", 0 0, L_0000024bbd2bf710;  alias, 1 drivers
v0000024bbd1f5ae0_0 .net8 "gnd", 0 0, L_0000024bbd09a810;  1 drivers, strength-aware
v0000024bbd1f4320_0 .net8 "nmos1_out", 0 0, L_0000024bbd33f850;  1 drivers, strength-aware
v0000024bbd1f4d20_0 .net8 "out", 0 0, RS_0000024bbd0f0698;  alias, 3 drivers, strength-aware
v0000024bbd1f4640_0 .net8 "pwr", 0 0, L_0000024bbd09ac70;  1 drivers, strength-aware
S_0000024bbd22ff70 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd230a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd099bd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33ec10 .functor PMOS 1, L_0000024bbd099bd0, RS_0000024bbd0f0698, C4<0>, C4<0>;
L_0000024bbd099d90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f460 .functor NMOS 1, L_0000024bbd099d90, RS_0000024bbd0f0698, C4<0>, C4<0>;
v0000024bbd1f5e00_0 .net8 "a", 0 0, RS_0000024bbd0f0698;  alias, 3 drivers, strength-aware
v0000024bbd1f3b00_0 .net8 "gnd", 0 0, L_0000024bbd099d90;  1 drivers, strength-aware
v0000024bbd1f5ea0_0 .net8 "out", 0 0, RS_0000024bbd0f07b8;  alias, 2 drivers, strength-aware
v0000024bbd1f4280_0 .net8 "pwr", 0 0, L_0000024bbd099bd0;  1 drivers, strength-aware
S_0000024bbd22f610 .scope module, "not22" "not_gate" 3 117, 3 1 0, S_0000024bbd204290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09aa40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33faf0 .functor PMOS 1, L_0000024bbd09aa40, L_0000024bbd2bfd50, C4<0>, C4<0>;
L_0000024bbd099930 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33ec80 .functor NMOS 1, L_0000024bbd099930, L_0000024bbd2bfd50, C4<0>, C4<0>;
v0000024bbd1f5fe0_0 .net "a", 0 0, L_0000024bbd2bfd50;  1 drivers
v0000024bbd1f52c0_0 .net8 "gnd", 0 0, L_0000024bbd099930;  1 drivers, strength-aware
v0000024bbd1f4f00_0 .net8 "out", 0 0, RS_0000024bbd0f0a28;  2 drivers, strength-aware
v0000024bbd1f4dc0_0 .net8 "pwr", 0 0, L_0000024bbd09aa40;  1 drivers, strength-aware
S_0000024bbd230740 .scope module, "not33" "not_gate" 3 118, 3 1 0, S_0000024bbd204290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09a490 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e740 .functor PMOS 1, L_0000024bbd09a490, L_0000024bbd2bec70, C4<0>, C4<0>;
L_0000024bbd09aab0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f0e0 .functor NMOS 1, L_0000024bbd09aab0, L_0000024bbd2bec70, C4<0>, C4<0>;
v0000024bbd1f5360_0 .net "a", 0 0, L_0000024bbd2bec70;  1 drivers
v0000024bbd1f3a60_0 .net8 "gnd", 0 0, L_0000024bbd09aab0;  1 drivers, strength-aware
v0000024bbd1f6080_0 .net8 "out", 0 0, RS_0000024bbd0f0b48;  2 drivers, strength-aware
v0000024bbd1f3e20_0 .net8 "pwr", 0 0, L_0000024bbd09a490;  1 drivers, strength-aware
S_0000024bbd230bf0 .scope module, "not44" "not_gate" 3 119, 3 1 0, S_0000024bbd204290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd099e00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33fb60 .functor PMOS 1, L_0000024bbd099e00, L_0000024bbd2beb30, C4<0>, C4<0>;
L_0000024bbd09ac00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e7b0 .functor NMOS 1, L_0000024bbd09ac00, L_0000024bbd2beb30, C4<0>, C4<0>;
v0000024bbd1f6120_0 .net "a", 0 0, L_0000024bbd2beb30;  1 drivers
v0000024bbd1f5400_0 .net8 "gnd", 0 0, L_0000024bbd09ac00;  1 drivers, strength-aware
v0000024bbd1f54a0_0 .net8 "out", 0 0, RS_0000024bbd0f0c68;  2 drivers, strength-aware
v0000024bbd1f61c0_0 .net8 "pwr", 0 0, L_0000024bbd099e00;  1 drivers, strength-aware
S_0000024bbd230290 .scope module, "not55" "not_gate" 3 120, 3 1 0, S_0000024bbd204290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd099690 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f930 .functor PMOS 1, L_0000024bbd099690, L_0000024bbd2c0930, C4<0>, C4<0>;
L_0000024bbd09ad50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33ff50 .functor NMOS 1, L_0000024bbd09ad50, L_0000024bbd2c0930, C4<0>, C4<0>;
v0000024bbd1f3ce0_0 .net "a", 0 0, L_0000024bbd2c0930;  1 drivers
v0000024bbd1f3ec0_0 .net8 "gnd", 0 0, L_0000024bbd09ad50;  1 drivers, strength-aware
v0000024bbd1f3f60_0 .net8 "out", 0 0, RS_0000024bbd0f0d88;  2 drivers, strength-aware
v0000024bbd1f4000_0 .net8 "pwr", 0 0, L_0000024bbd099690;  1 drivers, strength-aware
S_0000024bbd230420 .scope module, "nor2" "nor_4bit" 3 250, 3 136 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "res";
v0000024bbd1f9140_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd1fa540_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
v0000024bbd1fa720_0 .net "r2", 3 0, L_0000024bbd2bea90;  1 drivers
v0000024bbd1fa0e0_0 .net "res", 3 0, L_0000024bbd2beef0;  alias, 1 drivers
L_0000024bbd2bfad0 .part L_0000024bbd2bea90, 0, 1;
L_0000024bbd2be950 .part L_0000024bbd2bea90, 1, 1;
L_0000024bbd2be9f0 .part L_0000024bbd2bea90, 2, 1;
L_0000024bbd2c06b0 .part L_0000024bbd2bea90, 3, 1;
RS_0000024bbd0f0f38 .resolv tri, L_0000024bbd3414c0, L_0000024bbd340110;
RS_0000024bbd0f1058 .resolv tri, L_0000024bbd341c30, L_0000024bbd3407a0;
RS_0000024bbd0f1178 .resolv tri, L_0000024bbd3410d0, L_0000024bbd3413e0;
RS_0000024bbd0f1298 .resolv tri, L_0000024bbd341a00, L_0000024bbd341bc0;
L_0000024bbd2beef0 .concat8 [ 1 1 1 1], RS_0000024bbd0f0f38, RS_0000024bbd0f1058, RS_0000024bbd0f1178, RS_0000024bbd0f1298;
S_0000024bbd22f7a0 .scope module, "not23" "not_gate" 3 139, 3 1 0, S_0000024bbd230420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09b530 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3414c0 .functor PMOS 1, L_0000024bbd09b530, L_0000024bbd2bfad0, C4<0>, C4<0>;
L_0000024bbd09bd10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340110 .functor NMOS 1, L_0000024bbd09bd10, L_0000024bbd2bfad0, C4<0>, C4<0>;
v0000024bbd1f6da0_0 .net "a", 0 0, L_0000024bbd2bfad0;  1 drivers
v0000024bbd1f8240_0 .net8 "gnd", 0 0, L_0000024bbd09bd10;  1 drivers, strength-aware
v0000024bbd1f78e0_0 .net8 "out", 0 0, RS_0000024bbd0f0f38;  2 drivers, strength-aware
v0000024bbd1f6800_0 .net8 "pwr", 0 0, L_0000024bbd09b530;  1 drivers, strength-aware
S_0000024bbd230d80 .scope module, "not34" "not_gate" 3 140, 3 1 0, S_0000024bbd230420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09bb50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341c30 .functor PMOS 1, L_0000024bbd09bb50, L_0000024bbd2be950, C4<0>, C4<0>;
L_0000024bbd09ba00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3407a0 .functor NMOS 1, L_0000024bbd09ba00, L_0000024bbd2be950, C4<0>, C4<0>;
v0000024bbd1f7160_0 .net "a", 0 0, L_0000024bbd2be950;  1 drivers
v0000024bbd1f70c0_0 .net8 "gnd", 0 0, L_0000024bbd09ba00;  1 drivers, strength-aware
v0000024bbd1f63a0_0 .net8 "out", 0 0, RS_0000024bbd0f1058;  2 drivers, strength-aware
v0000024bbd1f7f20_0 .net8 "pwr", 0 0, L_0000024bbd09bb50;  1 drivers, strength-aware
S_0000024bbd2305b0 .scope module, "not45" "not_gate" 3 141, 3 1 0, S_0000024bbd230420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09b140 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3410d0 .functor PMOS 1, L_0000024bbd09b140, L_0000024bbd2be9f0, C4<0>, C4<0>;
L_0000024bbd09b3e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3413e0 .functor NMOS 1, L_0000024bbd09b3e0, L_0000024bbd2be9f0, C4<0>, C4<0>;
v0000024bbd1f81a0_0 .net "a", 0 0, L_0000024bbd2be9f0;  1 drivers
v0000024bbd1f7980_0 .net8 "gnd", 0 0, L_0000024bbd09b3e0;  1 drivers, strength-aware
v0000024bbd1f7200_0 .net8 "out", 0 0, RS_0000024bbd0f1178;  2 drivers, strength-aware
v0000024bbd1f6ee0_0 .net8 "pwr", 0 0, L_0000024bbd09b140;  1 drivers, strength-aware
S_0000024bbd22f930 .scope module, "not46" "not_gate" 3 142, 3 1 0, S_0000024bbd230420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09b6f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341a00 .functor PMOS 1, L_0000024bbd09b6f0, L_0000024bbd2c06b0, C4<0>, C4<0>;
L_0000024bbd09b680 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341bc0 .functor NMOS 1, L_0000024bbd09b680, L_0000024bbd2c06b0, C4<0>, C4<0>;
v0000024bbd1f87e0_0 .net "a", 0 0, L_0000024bbd2c06b0;  1 drivers
v0000024bbd1f82e0_0 .net8 "gnd", 0 0, L_0000024bbd09b680;  1 drivers, strength-aware
v0000024bbd1f6d00_0 .net8 "out", 0 0, RS_0000024bbd0f1298;  2 drivers, strength-aware
v0000024bbd1f8600_0 .net8 "pwr", 0 0, L_0000024bbd09b6f0;  1 drivers, strength-aware
S_0000024bbd22e030 .scope module, "or4bit" "or_4bit" 3 138, 3 129 0, S_0000024bbd230420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "res";
v0000024bbd1faf40_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd1f9640_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
v0000024bbd1fafe0_0 .net "res", 3 0, L_0000024bbd2bea90;  alias, 1 drivers
L_0000024bbd2bff30 .part v0000024bbd2bc8d0_0, 0, 1;
L_0000024bbd2c0570 .part v0000024bbd2bc6f0_0, 0, 1;
L_0000024bbd2c09d0 .part v0000024bbd2bc8d0_0, 1, 1;
L_0000024bbd2c01b0 .part v0000024bbd2bc6f0_0, 1, 1;
L_0000024bbd2bfe90 .part v0000024bbd2bc8d0_0, 2, 1;
L_0000024bbd2bffd0 .part v0000024bbd2bc6f0_0, 2, 1;
L_0000024bbd2c0250 .part v0000024bbd2bc8d0_0, 3, 1;
L_0000024bbd2bfc10 .part v0000024bbd2bc6f0_0, 3, 1;
RS_0000024bbd0f1538 .resolv tri, L_0000024bbd33f770, L_0000024bbd33f1c0;
RS_0000024bbd0f1868 .resolv tri, L_0000024bbd33f700, L_0000024bbd33e510;
RS_0000024bbd0f1b98 .resolv tri, L_0000024bbd340ab0, L_0000024bbd3403b0;
RS_0000024bbd0f1ec8 .resolv tri, L_0000024bbd341990, L_0000024bbd340810;
L_0000024bbd2bea90 .concat8 [ 1 1 1 1], RS_0000024bbd0f1538, RS_0000024bbd0f1868, RS_0000024bbd0f1b98, RS_0000024bbd0f1ec8;
S_0000024bbd22e800 .scope module, "or_gate1" "or_gate" 3 130, 3 54 0, S_0000024bbd22e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f7020_0 .net "a", 0 0, L_0000024bbd2bff30;  1 drivers
v0000024bbd1f7ac0_0 .net "b", 0 0, L_0000024bbd2c0570;  1 drivers
RS_0000024bbd0f13e8 .resolv tri, L_0000024bbd33f690, L_0000024bbd33ea50, L_0000024bbd340030;
v0000024bbd1f8060_0 .net8 "nor_out", 0 0, RS_0000024bbd0f13e8;  3 drivers, strength-aware
v0000024bbd1f6300_0 .net8 "out", 0 0, RS_0000024bbd0f1538;  2 drivers, strength-aware
S_0000024bbd22e990 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd22e800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09a030 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e580 .functor PMOS 1, L_0000024bbd09a030, L_0000024bbd2bff30, C4<0>, C4<0>;
L_0000024bbd33f690 .functor PMOS 1, L_0000024bbd33e580, L_0000024bbd2c0570, C4<0>, C4<0>;
L_0000024bbd099540 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33ea50 .functor NMOS 1, L_0000024bbd099540, L_0000024bbd2bff30, C4<0>, C4<0>;
L_0000024bbd340030 .functor NMOS 1, L_0000024bbd099540, L_0000024bbd2c0570, C4<0>, C4<0>;
v0000024bbd1f7d40_0 .net "a", 0 0, L_0000024bbd2bff30;  alias, 1 drivers
v0000024bbd1f6940_0 .net "b", 0 0, L_0000024bbd2c0570;  alias, 1 drivers
v0000024bbd1f8740_0 .net8 "gnd", 0 0, L_0000024bbd099540;  1 drivers, strength-aware
v0000024bbd1f6f80_0 .net8 "out", 0 0, RS_0000024bbd0f13e8;  alias, 3 drivers, strength-aware
v0000024bbd1f6260_0 .net8 "pmos1_out", 0 0, L_0000024bbd33e580;  1 drivers, strength-aware
v0000024bbd1f68a0_0 .net8 "pwr", 0 0, L_0000024bbd09a030;  1 drivers, strength-aware
S_0000024bbd22c410 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd22e800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd0998c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f770 .functor PMOS 1, L_0000024bbd0998c0, RS_0000024bbd0f13e8, C4<0>, C4<0>;
L_0000024bbd099620 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f1c0 .functor NMOS 1, L_0000024bbd099620, RS_0000024bbd0f13e8, C4<0>, C4<0>;
v0000024bbd1f8380_0 .net8 "a", 0 0, RS_0000024bbd0f13e8;  alias, 3 drivers, strength-aware
v0000024bbd1f8880_0 .net8 "gnd", 0 0, L_0000024bbd099620;  1 drivers, strength-aware
v0000024bbd1f7a20_0 .net8 "out", 0 0, RS_0000024bbd0f1538;  alias, 2 drivers, strength-aware
v0000024bbd1f7660_0 .net8 "pwr", 0 0, L_0000024bbd0998c0;  1 drivers, strength-aware
S_0000024bbd22a020 .scope module, "or_gate2" "or_gate" 3 131, 3 54 0, S_0000024bbd22e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f7fc0_0 .net "a", 0 0, L_0000024bbd2c09d0;  1 drivers
v0000024bbd1f7b60_0 .net "b", 0 0, L_0000024bbd2c01b0;  1 drivers
RS_0000024bbd0f1718 .resolv tri, L_0000024bbd33e4a0, L_0000024bbd33f3f0, L_0000024bbd33f540;
v0000024bbd1f7480_0 .net8 "nor_out", 0 0, RS_0000024bbd0f1718;  3 drivers, strength-aware
v0000024bbd1f7520_0 .net8 "out", 0 0, RS_0000024bbd0f1868;  2 drivers, strength-aware
S_0000024bbd22bab0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd22a020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09a960 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f230 .functor PMOS 1, L_0000024bbd09a960, L_0000024bbd2c09d0, C4<0>, C4<0>;
L_0000024bbd33e4a0 .functor PMOS 1, L_0000024bbd33f230, L_0000024bbd2c01b0, C4<0>, C4<0>;
L_0000024bbd09a0a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f3f0 .functor NMOS 1, L_0000024bbd09a0a0, L_0000024bbd2c09d0, C4<0>, C4<0>;
L_0000024bbd33f540 .functor NMOS 1, L_0000024bbd09a0a0, L_0000024bbd2c01b0, C4<0>, C4<0>;
v0000024bbd1f8560_0 .net "a", 0 0, L_0000024bbd2c09d0;  alias, 1 drivers
v0000024bbd1f73e0_0 .net "b", 0 0, L_0000024bbd2c01b0;  alias, 1 drivers
v0000024bbd1f8920_0 .net8 "gnd", 0 0, L_0000024bbd09a0a0;  1 drivers, strength-aware
v0000024bbd1f7de0_0 .net8 "out", 0 0, RS_0000024bbd0f1718;  alias, 3 drivers, strength-aware
v0000024bbd1f7340_0 .net8 "pmos1_out", 0 0, L_0000024bbd33f230;  1 drivers, strength-aware
v0000024bbd1f72a0_0 .net8 "pwr", 0 0, L_0000024bbd09a960;  1 drivers, strength-aware
S_0000024bbd22a980 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd22a020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09a180 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f700 .functor PMOS 1, L_0000024bbd09a180, RS_0000024bbd0f1718, C4<0>, C4<0>;
L_0000024bbd09a110 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e510 .functor NMOS 1, L_0000024bbd09a110, RS_0000024bbd0f1718, C4<0>, C4<0>;
v0000024bbd1f64e0_0 .net8 "a", 0 0, RS_0000024bbd0f1718;  alias, 3 drivers, strength-aware
v0000024bbd1f69e0_0 .net8 "gnd", 0 0, L_0000024bbd09a110;  1 drivers, strength-aware
v0000024bbd1f8420_0 .net8 "out", 0 0, RS_0000024bbd0f1868;  alias, 2 drivers, strength-aware
v0000024bbd1f7e80_0 .net8 "pwr", 0 0, L_0000024bbd09a180;  1 drivers, strength-aware
S_0000024bbd22cf00 .scope module, "or_gate3" "or_gate" 3 132, 3 54 0, S_0000024bbd22e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f89c0_0 .net "a", 0 0, L_0000024bbd2bfe90;  1 drivers
v0000024bbd1f7ca0_0 .net "b", 0 0, L_0000024bbd2bffd0;  1 drivers
RS_0000024bbd0f1a48 .resolv tri, L_0000024bbd33fa10, L_0000024bbd3408f0, L_0000024bbd3400a0;
v0000024bbd1f66c0_0 .net8 "nor_out", 0 0, RS_0000024bbd0f1a48;  3 drivers, strength-aware
v0000024bbd1f6760_0 .net8 "out", 0 0, RS_0000024bbd0f1b98;  2 drivers, strength-aware
S_0000024bbd22e670 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd22cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09a2d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f9a0 .functor PMOS 1, L_0000024bbd09a2d0, L_0000024bbd2bfe90, C4<0>, C4<0>;
L_0000024bbd33fa10 .functor PMOS 1, L_0000024bbd33f9a0, L_0000024bbd2bffd0, C4<0>, C4<0>;
L_0000024bbd09a260 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3408f0 .functor NMOS 1, L_0000024bbd09a260, L_0000024bbd2bfe90, C4<0>, C4<0>;
L_0000024bbd3400a0 .functor NMOS 1, L_0000024bbd09a260, L_0000024bbd2bffd0, C4<0>, C4<0>;
v0000024bbd1f6440_0 .net "a", 0 0, L_0000024bbd2bfe90;  alias, 1 drivers
v0000024bbd1f86a0_0 .net "b", 0 0, L_0000024bbd2bffd0;  alias, 1 drivers
v0000024bbd1f6580_0 .net8 "gnd", 0 0, L_0000024bbd09a260;  1 drivers, strength-aware
v0000024bbd1f8100_0 .net8 "out", 0 0, RS_0000024bbd0f1a48;  alias, 3 drivers, strength-aware
v0000024bbd1f6620_0 .net8 "pmos1_out", 0 0, L_0000024bbd33f9a0;  1 drivers, strength-aware
v0000024bbd1f7c00_0 .net8 "pwr", 0 0, L_0000024bbd09a2d0;  1 drivers, strength-aware
S_0000024bbd22c8c0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd22cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09a3b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340ab0 .functor PMOS 1, L_0000024bbd09a3b0, RS_0000024bbd0f1a48, C4<0>, C4<0>;
L_0000024bbd09a340 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3403b0 .functor NMOS 1, L_0000024bbd09a340, RS_0000024bbd0f1a48, C4<0>, C4<0>;
v0000024bbd1f6a80_0 .net8 "a", 0 0, RS_0000024bbd0f1a48;  alias, 3 drivers, strength-aware
v0000024bbd1f75c0_0 .net8 "gnd", 0 0, L_0000024bbd09a340;  1 drivers, strength-aware
v0000024bbd1f84c0_0 .net8 "out", 0 0, RS_0000024bbd0f1b98;  alias, 2 drivers, strength-aware
v0000024bbd1f7700_0 .net8 "pwr", 0 0, L_0000024bbd09a3b0;  1 drivers, strength-aware
S_0000024bbd2293a0 .scope module, "or_gate4" "or_gate" 3 133, 3 54 0, S_0000024bbd22e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f8b00_0 .net "a", 0 0, L_0000024bbd2c0250;  1 drivers
v0000024bbd1faea0_0 .net "b", 0 0, L_0000024bbd2bfc10;  1 drivers
RS_0000024bbd0f1d78 .resolv tri, L_0000024bbd341610, L_0000024bbd341530, L_0000024bbd340420;
v0000024bbd1f9280_0 .net8 "nor_out", 0 0, RS_0000024bbd0f1d78;  3 drivers, strength-aware
v0000024bbd1fab80_0 .net8 "out", 0 0, RS_0000024bbd0f1ec8;  2 drivers, strength-aware
S_0000024bbd22bc40 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd2293a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09a6c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341060 .functor PMOS 1, L_0000024bbd09a6c0, L_0000024bbd2c0250, C4<0>, C4<0>;
L_0000024bbd341610 .functor PMOS 1, L_0000024bbd341060, L_0000024bbd2bfc10, C4<0>, C4<0>;
L_0000024bbd09a420 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341530 .functor NMOS 1, L_0000024bbd09a420, L_0000024bbd2c0250, C4<0>, C4<0>;
L_0000024bbd340420 .functor NMOS 1, L_0000024bbd09a420, L_0000024bbd2bfc10, C4<0>, C4<0>;
v0000024bbd1f6b20_0 .net "a", 0 0, L_0000024bbd2c0250;  alias, 1 drivers
v0000024bbd1f6c60_0 .net "b", 0 0, L_0000024bbd2bfc10;  alias, 1 drivers
v0000024bbd1f6bc0_0 .net8 "gnd", 0 0, L_0000024bbd09a420;  1 drivers, strength-aware
v0000024bbd1fa9a0_0 .net8 "out", 0 0, RS_0000024bbd0f1d78;  alias, 3 drivers, strength-aware
v0000024bbd1f9820_0 .net8 "pmos1_out", 0 0, L_0000024bbd341060;  1 drivers, strength-aware
v0000024bbd1fa860_0 .net8 "pwr", 0 0, L_0000024bbd09a6c0;  1 drivers, strength-aware
S_0000024bbd22a660 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd2293a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09b990 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd341990 .functor PMOS 1, L_0000024bbd09b990, RS_0000024bbd0f1d78, C4<0>, C4<0>;
L_0000024bbd09a730 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd340810 .functor NMOS 1, L_0000024bbd09a730, RS_0000024bbd0f1d78, C4<0>, C4<0>;
v0000024bbd1f95a0_0 .net8 "a", 0 0, RS_0000024bbd0f1d78;  alias, 3 drivers, strength-aware
v0000024bbd1fb120_0 .net8 "gnd", 0 0, L_0000024bbd09a730;  1 drivers, strength-aware
v0000024bbd1f96e0_0 .net8 "out", 0 0, RS_0000024bbd0f1ec8;  alias, 2 drivers, strength-aware
v0000024bbd1fae00_0 .net8 "pwr", 0 0, L_0000024bbd09b990;  1 drivers, strength-aware
S_0000024bbd22ae30 .scope module, "nt1" "not_gate" 3 260, 3 1 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31d820 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd760 .functor PMOS 1, L_0000024bbd31d820, o0000024bbd0f2168, C4<0>, C4<0>;
L_0000024bbd31e1c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3beb80 .functor NMOS 1, L_0000024bbd31e1c0, o0000024bbd0f2168, C4<0>, C4<0>;
v0000024bbd1f93c0_0 .net "a", 0 0, o0000024bbd0f2168;  alias, 0 drivers
v0000024bbd1f9780_0 .net8 "gnd", 0 0, L_0000024bbd31e1c0;  1 drivers, strength-aware
v0000024bbd1f98c0_0 .net8 "out", 0 0, RS_0000024bbd0f21c8;  2 drivers, strength-aware
v0000024bbd1fa220_0 .net8 "pwr", 0 0, L_0000024bbd31d820;  1 drivers, strength-aware
S_0000024bbd22c0f0 .scope module, "nt2" "not_gate" 3 261, 3 1 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e850 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd7d0 .functor PMOS 1, L_0000024bbd31e850, o0000024bbd0f2168, C4<0>, C4<0>;
L_0000024bbd31e930 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be950 .functor NMOS 1, L_0000024bbd31e930, o0000024bbd0f2168, C4<0>, C4<0>;
v0000024bbd1fa180_0 .net "a", 0 0, o0000024bbd0f2168;  alias, 0 drivers
v0000024bbd1f90a0_0 .net8 "gnd", 0 0, L_0000024bbd31e930;  1 drivers, strength-aware
v0000024bbd1faa40_0 .net8 "out", 0 0, RS_0000024bbd0f22b8;  2 drivers, strength-aware
v0000024bbd1fa400_0 .net8 "pwr", 0 0, L_0000024bbd31e850;  1 drivers, strength-aware
S_0000024bbd229530 .scope module, "nt3" "not_gate" 3 262, 3 1 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31ef50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd920 .functor PMOS 1, L_0000024bbd31ef50, o0000024bbd0f2168, C4<0>, C4<0>;
L_0000024bbd31eee0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be090 .functor NMOS 1, L_0000024bbd31eee0, o0000024bbd0f2168, C4<0>, C4<0>;
v0000024bbd1fb1c0_0 .net "a", 0 0, o0000024bbd0f2168;  alias, 0 drivers
v0000024bbd1fa5e0_0 .net8 "gnd", 0 0, L_0000024bbd31eee0;  1 drivers, strength-aware
v0000024bbd1f9500_0 .net8 "out", 0 0, RS_0000024bbd0f23a8;  2 drivers, strength-aware
v0000024bbd1f9960_0 .net8 "pwr", 0 0, L_0000024bbd31ef50;  1 drivers, strength-aware
S_0000024bbd22ab10 .scope module, "nt4" "not_gate" 3 263, 3 1 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31db30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd840 .functor PMOS 1, L_0000024bbd31db30, o0000024bbd0f2168, C4<0>, C4<0>;
L_0000024bbd31efc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be250 .functor NMOS 1, L_0000024bbd31efc0, o0000024bbd0f2168, C4<0>, C4<0>;
v0000024bbd1fa900_0 .net "a", 0 0, o0000024bbd0f2168;  alias, 0 drivers
v0000024bbd1f9a00_0 .net8 "gnd", 0 0, L_0000024bbd31efc0;  1 drivers, strength-aware
v0000024bbd1fa7c0_0 .net8 "out", 0 0, RS_0000024bbd0f2498;  2 drivers, strength-aware
v0000024bbd1faae0_0 .net8 "pwr", 0 0, L_0000024bbd31db30;  1 drivers, strength-aware
S_0000024bbd229850 .scope module, "or1" "or_4bit" 3 248, 3 129 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "res";
v0000024bbd1fcde0_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd1fb940_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
v0000024bbd1fbd00_0 .net "res", 3 0, L_0000024bbd2bfcb0;  alias, 1 drivers
L_0000024bbd2bf530 .part v0000024bbd2bc8d0_0, 0, 1;
L_0000024bbd2bf990 .part v0000024bbd2bc6f0_0, 0, 1;
L_0000024bbd2bf0d0 .part v0000024bbd2bc8d0_0, 1, 1;
L_0000024bbd2c10b0 .part v0000024bbd2bc6f0_0, 1, 1;
L_0000024bbd2bf5d0 .part v0000024bbd2bc8d0_0, 2, 1;
L_0000024bbd2bfa30 .part v0000024bbd2bc6f0_0, 2, 1;
L_0000024bbd2c0750 .part v0000024bbd2bc8d0_0, 3, 1;
L_0000024bbd2c0890 .part v0000024bbd2bc6f0_0, 3, 1;
RS_0000024bbd0f2738 .resolv tri, L_0000024bbd33f2a0, L_0000024bbd33ecf0;
RS_0000024bbd0f2a68 .resolv tri, L_0000024bbd33eac0, L_0000024bbd33edd0;
RS_0000024bbd0f2d98 .resolv tri, L_0000024bbd33f380, L_0000024bbd33ef90;
RS_0000024bbd0f30c8 .resolv tri, L_0000024bbd33f150, L_0000024bbd33e970;
L_0000024bbd2bfcb0 .concat8 [ 1 1 1 1], RS_0000024bbd0f2738, RS_0000024bbd0f2a68, RS_0000024bbd0f2d98, RS_0000024bbd0f30c8;
S_0000024bbd22bdd0 .scope module, "or_gate1" "or_gate" 3 130, 3 54 0, S_0000024bbd229850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f8c40_0 .net "a", 0 0, L_0000024bbd2bf530;  1 drivers
v0000024bbd1f8ce0_0 .net "b", 0 0, L_0000024bbd2bf990;  1 drivers
RS_0000024bbd0f25e8 .resolv tri, L_0000024bbd33fbd0, L_0000024bbd33fd20, L_0000024bbd33fd90;
v0000024bbd1fa2c0_0 .net8 "nor_out", 0 0, RS_0000024bbd0f25e8;  3 drivers, strength-aware
v0000024bbd1f9460_0 .net8 "out", 0 0, RS_0000024bbd0f2738;  2 drivers, strength-aware
S_0000024bbd22b600 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd22bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09a880 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33fa80 .functor PMOS 1, L_0000024bbd09a880, L_0000024bbd2bf530, C4<0>, C4<0>;
L_0000024bbd33fbd0 .functor PMOS 1, L_0000024bbd33fa80, L_0000024bbd2bf990, C4<0>, C4<0>;
L_0000024bbd099700 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33fd20 .functor NMOS 1, L_0000024bbd099700, L_0000024bbd2bf530, C4<0>, C4<0>;
L_0000024bbd33fd90 .functor NMOS 1, L_0000024bbd099700, L_0000024bbd2bf990, C4<0>, C4<0>;
v0000024bbd1f8ba0_0 .net "a", 0 0, L_0000024bbd2bf530;  alias, 1 drivers
v0000024bbd1fa680_0 .net "b", 0 0, L_0000024bbd2bf990;  alias, 1 drivers
v0000024bbd1fac20_0 .net8 "gnd", 0 0, L_0000024bbd099700;  1 drivers, strength-aware
v0000024bbd1facc0_0 .net8 "out", 0 0, RS_0000024bbd0f25e8;  alias, 3 drivers, strength-aware
v0000024bbd1f9aa0_0 .net8 "pmos1_out", 0 0, L_0000024bbd33fa80;  1 drivers, strength-aware
v0000024bbd1fb080_0 .net8 "pwr", 0 0, L_0000024bbd09a880;  1 drivers, strength-aware
S_0000024bbd22dd10 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd22bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd099c40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f2a0 .functor PMOS 1, L_0000024bbd099c40, RS_0000024bbd0f25e8, C4<0>, C4<0>;
L_0000024bbd09ae30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33ecf0 .functor NMOS 1, L_0000024bbd09ae30, RS_0000024bbd0f25e8, C4<0>, C4<0>;
v0000024bbd1fad60_0 .net8 "a", 0 0, RS_0000024bbd0f25e8;  alias, 3 drivers, strength-aware
v0000024bbd1f8a60_0 .net8 "gnd", 0 0, L_0000024bbd09ae30;  1 drivers, strength-aware
v0000024bbd1f91e0_0 .net8 "out", 0 0, RS_0000024bbd0f2738;  alias, 2 drivers, strength-aware
v0000024bbd1f9b40_0 .net8 "pwr", 0 0, L_0000024bbd099c40;  1 drivers, strength-aware
S_0000024bbd22c280 .scope module, "or_gate2" "or_gate" 3 131, 3 54 0, S_0000024bbd229850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1f9dc0_0 .net "a", 0 0, L_0000024bbd2bf0d0;  1 drivers
v0000024bbd1f9e60_0 .net "b", 0 0, L_0000024bbd2c10b0;  1 drivers
RS_0000024bbd0f2918 .resolv tri, L_0000024bbd33e820, L_0000024bbd33f4d0, L_0000024bbd33ed60;
v0000024bbd1fa4a0_0 .net8 "nor_out", 0 0, RS_0000024bbd0f2918;  3 drivers, strength-aware
v0000024bbd1f9f00_0 .net8 "out", 0 0, RS_0000024bbd0f2a68;  2 drivers, strength-aware
S_0000024bbd22d090 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd22c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd0997e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f5b0 .functor PMOS 1, L_0000024bbd0997e0, L_0000024bbd2bf0d0, C4<0>, C4<0>;
L_0000024bbd33e820 .functor PMOS 1, L_0000024bbd33f5b0, L_0000024bbd2c10b0, C4<0>, C4<0>;
L_0000024bbd09a8f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f4d0 .functor NMOS 1, L_0000024bbd09a8f0, L_0000024bbd2bf0d0, C4<0>, C4<0>;
L_0000024bbd33ed60 .functor NMOS 1, L_0000024bbd09a8f0, L_0000024bbd2c10b0, C4<0>, C4<0>;
v0000024bbd1f8d80_0 .net "a", 0 0, L_0000024bbd2bf0d0;  alias, 1 drivers
v0000024bbd1f9be0_0 .net "b", 0 0, L_0000024bbd2c10b0;  alias, 1 drivers
v0000024bbd1f9c80_0 .net8 "gnd", 0 0, L_0000024bbd09a8f0;  1 drivers, strength-aware
v0000024bbd1f8ec0_0 .net8 "out", 0 0, RS_0000024bbd0f2918;  alias, 3 drivers, strength-aware
v0000024bbd1f8e20_0 .net8 "pmos1_out", 0 0, L_0000024bbd33f5b0;  1 drivers, strength-aware
v0000024bbd1f8f60_0 .net8 "pwr", 0 0, L_0000024bbd0997e0;  1 drivers, strength-aware
S_0000024bbd22aca0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd22c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd099ee0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33eac0 .functor PMOS 1, L_0000024bbd099ee0, RS_0000024bbd0f2918, C4<0>, C4<0>;
L_0000024bbd09aea0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33edd0 .functor NMOS 1, L_0000024bbd09aea0, RS_0000024bbd0f2918, C4<0>, C4<0>;
v0000024bbd1fa360_0 .net8 "a", 0 0, RS_0000024bbd0f2918;  alias, 3 drivers, strength-aware
v0000024bbd1f9000_0 .net8 "gnd", 0 0, L_0000024bbd09aea0;  1 drivers, strength-aware
v0000024bbd1f9320_0 .net8 "out", 0 0, RS_0000024bbd0f2a68;  alias, 2 drivers, strength-aware
v0000024bbd1f9d20_0 .net8 "pwr", 0 0, L_0000024bbd099ee0;  1 drivers, strength-aware
S_0000024bbd22ee40 .scope module, "or_gate3" "or_gate" 3 132, 3 54 0, S_0000024bbd229850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1fcc00_0 .net "a", 0 0, L_0000024bbd2bf5d0;  1 drivers
v0000024bbd1fc980_0 .net "b", 0 0, L_0000024bbd2bfa30;  1 drivers
RS_0000024bbd0f2c48 .resolv tri, L_0000024bbd33fcb0, L_0000024bbd33fe00, L_0000024bbd33fe70;
v0000024bbd1fcca0_0 .net8 "nor_out", 0 0, RS_0000024bbd0f2c48;  3 drivers, strength-aware
v0000024bbd1fb6c0_0 .net8 "out", 0 0, RS_0000024bbd0f2d98;  2 drivers, strength-aware
S_0000024bbd2296c0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd22ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09a1f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33fc40 .functor PMOS 1, L_0000024bbd09a1f0, L_0000024bbd2bf5d0, C4<0>, C4<0>;
L_0000024bbd33fcb0 .functor PMOS 1, L_0000024bbd33fc40, L_0000024bbd2bfa30, C4<0>, C4<0>;
L_0000024bbd099850 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33fe00 .functor NMOS 1, L_0000024bbd099850, L_0000024bbd2bf5d0, C4<0>, C4<0>;
L_0000024bbd33fe70 .functor NMOS 1, L_0000024bbd099850, L_0000024bbd2bfa30, C4<0>, C4<0>;
v0000024bbd1f9fa0_0 .net "a", 0 0, L_0000024bbd2bf5d0;  alias, 1 drivers
v0000024bbd1fa040_0 .net "b", 0 0, L_0000024bbd2bfa30;  alias, 1 drivers
v0000024bbd1fcac0_0 .net8 "gnd", 0 0, L_0000024bbd099850;  1 drivers, strength-aware
v0000024bbd1fcfc0_0 .net8 "out", 0 0, RS_0000024bbd0f2c48;  alias, 3 drivers, strength-aware
v0000024bbd1fb580_0 .net8 "pmos1_out", 0 0, L_0000024bbd33fc40;  1 drivers, strength-aware
v0000024bbd1fc660_0 .net8 "pwr", 0 0, L_0000024bbd09a1f0;  1 drivers, strength-aware
S_0000024bbd22dea0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd22ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09a500 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f380 .functor PMOS 1, L_0000024bbd09a500, RS_0000024bbd0f2c48, C4<0>, C4<0>;
L_0000024bbd09a570 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33ef90 .functor NMOS 1, L_0000024bbd09a570, RS_0000024bbd0f2c48, C4<0>, C4<0>;
v0000024bbd1fc700_0 .net8 "a", 0 0, RS_0000024bbd0f2c48;  alias, 3 drivers, strength-aware
v0000024bbd1fd060_0 .net8 "gnd", 0 0, L_0000024bbd09a570;  1 drivers, strength-aware
v0000024bbd1fd100_0 .net8 "out", 0 0, RS_0000024bbd0f2d98;  alias, 2 drivers, strength-aware
v0000024bbd1fcb60_0 .net8 "pwr", 0 0, L_0000024bbd09a500;  1 drivers, strength-aware
S_0000024bbd22e350 .scope module, "or_gate4" "or_gate" 3 133, 3 54 0, S_0000024bbd229850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1fc5c0_0 .net "a", 0 0, L_0000024bbd2c0750;  1 drivers
v0000024bbd1fca20_0 .net "b", 0 0, L_0000024bbd2c0890;  1 drivers
RS_0000024bbd0f2f78 .resolv tri, L_0000024bbd33fee0, L_0000024bbd33e890, L_0000024bbd33f000;
v0000024bbd1fb300_0 .net8 "nor_out", 0 0, RS_0000024bbd0f2f78;  3 drivers, strength-aware
v0000024bbd1fc7a0_0 .net8 "out", 0 0, RS_0000024bbd0f30c8;  2 drivers, strength-aware
S_0000024bbd22ecb0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd22e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd09af10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f620 .functor PMOS 1, L_0000024bbd09af10, L_0000024bbd2c0750, C4<0>, C4<0>;
L_0000024bbd33fee0 .functor PMOS 1, L_0000024bbd33f620, L_0000024bbd2c0890, C4<0>, C4<0>;
L_0000024bbd099a10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e890 .functor NMOS 1, L_0000024bbd099a10, L_0000024bbd2c0750, C4<0>, C4<0>;
L_0000024bbd33f000 .functor NMOS 1, L_0000024bbd099a10, L_0000024bbd2c0890, C4<0>, C4<0>;
v0000024bbd1fb760_0 .net "a", 0 0, L_0000024bbd2c0750;  alias, 1 drivers
v0000024bbd1fcf20_0 .net "b", 0 0, L_0000024bbd2c0890;  alias, 1 drivers
v0000024bbd1fba80_0 .net8 "gnd", 0 0, L_0000024bbd099a10;  1 drivers, strength-aware
v0000024bbd1fb800_0 .net8 "out", 0 0, RS_0000024bbd0f2f78;  alias, 3 drivers, strength-aware
v0000024bbd1fb8a0_0 .net8 "pmos1_out", 0 0, L_0000024bbd33f620;  1 drivers, strength-aware
v0000024bbd1fcd40_0 .net8 "pwr", 0 0, L_0000024bbd09af10;  1 drivers, strength-aware
S_0000024bbd22f160 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd22e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd09a5e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33f150 .functor PMOS 1, L_0000024bbd09a5e0, RS_0000024bbd0f2f78, C4<0>, C4<0>;
L_0000024bbd09af80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd33e970 .functor NMOS 1, L_0000024bbd09af80, RS_0000024bbd0f2f78, C4<0>, C4<0>;
v0000024bbd1fb260_0 .net8 "a", 0 0, RS_0000024bbd0f2f78;  alias, 3 drivers, strength-aware
v0000024bbd1fc520_0 .net8 "gnd", 0 0, L_0000024bbd09af80;  1 drivers, strength-aware
v0000024bbd1fc2a0_0 .net8 "out", 0 0, RS_0000024bbd0f30c8;  alias, 2 drivers, strength-aware
v0000024bbd1fbc60_0 .net8 "pwr", 0 0, L_0000024bbd09a5e0;  1 drivers, strength-aware
S_0000024bbd2299e0 .scope module, "slt1" "slt_4bit" 3 258, 3 145 0, S_0000024bbcc66a20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "res";
v0000024bbd2bac10_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd2ba170_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
RS_0000024bbd263168 .resolv tri, L_0000024bbd3bc650, L_0000024bbd3bd140;
v0000024bbd2bad50_0 .net8 "cout", 0 0, RS_0000024bbd263168;  2 drivers, strength-aware
RS_0000024bbd0f3908 .resolv tri, L_0000024bbd3befe0, L_0000024bbd3bd5a0;
v0000024bbd2baf30_0 .net8 "not_wr2", 0 0, RS_0000024bbd0f3908;  2 drivers, strength-aware
RS_0000024bbd0f3938 .resolv tri, L_0000024bbd3beb10, L_0000024bbd3bdc30;
v0000024bbd2bb250_0 .net8 "not_wr3", 0 0, RS_0000024bbd0f3938;  2 drivers, strength-aware
RS_0000024bbd0f35d8 .resolv tri, L_0000024bbd3be410, L_0000024bbd3bdb50;
v0000024bbd2bb2f0_0 .net8 "not_wr4", 0 0, RS_0000024bbd0f35d8;  2 drivers, strength-aware
v0000024bbd2bdb90_0 .net "res", 3 0, L_0000024bbd2c2050;  alias, 1 drivers
v0000024bbd2be3b0_0 .net "subtract", 3 0, L_0000024bbd2c1290;  1 drivers
RS_0000024bbd0f3608 .resolv tri, L_0000024bbd3bc420, L_0000024bbd3bc490;
v0000024bbd2bcb50_0 .net8 "wr1", 0 0, RS_0000024bbd0f3608;  2 drivers, strength-aware
RS_0000024bbd0f32a8 .resolv tri, L_0000024bbd3bc8f0, L_0000024bbd3bc9d0;
v0000024bbd2bc1f0_0 .net8 "wr2", 0 0, RS_0000024bbd0f32a8;  2 drivers, strength-aware
RS_0000024bbd0f32d8 .resolv tri, L_0000024bbd3bea30, L_0000024bbd3be4f0;
v0000024bbd2bcab0_0 .net8 "wr3", 0 0, RS_0000024bbd0f32d8;  2 drivers, strength-aware
RS_0000024bbd0f3488 .resolv tri, L_0000024bbd3be100, L_0000024bbd3be8e0;
v0000024bbd2bc150_0 .net8 "wr4", 0 0, RS_0000024bbd0f3488;  2 drivers, strength-aware
RS_0000024bbd0f37b8 .resolv tri, L_0000024bbd3be170, L_0000024bbd3be560;
v0000024bbd2be4f0_0 .net8 "wr5", 0 0, RS_0000024bbd0f37b8;  2 drivers, strength-aware
RS_0000024bbd0f3ae8 .resolv tri, L_0000024bbd3be5d0, L_0000024bbd3be6b0;
v0000024bbd2bdcd0_0 .net8 "wr6", 0 0, RS_0000024bbd0f3ae8;  2 drivers, strength-aware
L_0000024bbd2c1830 .part L_0000024bbd2c1290, 3, 1;
L_0000024bbd2c1fb0 .part v0000024bbd2bc8d0_0, 3, 1;
L_0000024bbd2c1a10 .part v0000024bbd2bc6f0_0, 3, 1;
RS_0000024bbd265298 .resolv tri, L_0000024bbd3be020, L_0000024bbd3bf050;
RS_0000024bbd267d58 .resolv tri, L_0000024bbd355080, L_0000024bbd354ec0;
RS_0000024bbd267a28 .resolv tri, L_0000024bbd354c90, L_0000024bbd354a60;
RS_0000024bbd2676f8 .resolv tri, L_0000024bbd3555c0, L_0000024bbd355010;
L_0000024bbd2c2050 .concat8 [ 1 1 1 1], RS_0000024bbd265298, RS_0000024bbd267d58, RS_0000024bbd267a28, RS_0000024bbd2676f8;
S_0000024bbd22bf60 .scope module, "and1" "and_gate" 3 156, 3 29 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1fc020_0 .net8 "a", 0 0, RS_0000024bbd0f32a8;  alias, 2 drivers, strength-aware
v0000024bbd1fbbc0_0 .net8 "b", 0 0, RS_0000024bbd0f32d8;  alias, 2 drivers, strength-aware
RS_0000024bbd0f3368 .resolv tri, L_0000024bbd3bd610, L_0000024bbd3bda70, L_0000024bbd3be870;
v0000024bbd1fbda0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f3368;  3 drivers, strength-aware
v0000024bbd1fbe40_0 .net8 "out", 0 0, RS_0000024bbd0f3488;  alias, 2 drivers, strength-aware
S_0000024bbd22d9f0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd22bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31e8c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd610 .functor PMOS 1, L_0000024bbd31e8c0, RS_0000024bbd0f32a8, C4<0>, C4<0>;
L_0000024bbd3bda70 .functor PMOS 1, L_0000024bbd31e8c0, RS_0000024bbd0f32d8, C4<0>, C4<0>;
L_0000024bbd31d510 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf0c0 .functor NMOS 1, L_0000024bbd31d510, RS_0000024bbd0f32d8, C4<0>, C4<0>;
L_0000024bbd3be870 .functor NMOS 1, L_0000024bbd3bf0c0, RS_0000024bbd0f32a8, C4<0>, C4<0>;
v0000024bbd1fb3a0_0 .net8 "a", 0 0, RS_0000024bbd0f32a8;  alias, 2 drivers, strength-aware
v0000024bbd1fce80_0 .net8 "b", 0 0, RS_0000024bbd0f32d8;  alias, 2 drivers, strength-aware
v0000024bbd1fbee0_0 .net8 "gnd", 0 0, L_0000024bbd31d510;  1 drivers, strength-aware
v0000024bbd1fb440_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bf0c0;  1 drivers, strength-aware
v0000024bbd1fb4e0_0 .net8 "out", 0 0, RS_0000024bbd0f3368;  alias, 3 drivers, strength-aware
v0000024bbd1fbf80_0 .net8 "pwr", 0 0, L_0000024bbd31e8c0;  1 drivers, strength-aware
S_0000024bbd22afc0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd22bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31eaf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be100 .functor PMOS 1, L_0000024bbd31eaf0, RS_0000024bbd0f3368, C4<0>, C4<0>;
L_0000024bbd31deb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be8e0 .functor NMOS 1, L_0000024bbd31deb0, RS_0000024bbd0f3368, C4<0>, C4<0>;
v0000024bbd1fb620_0 .net8 "a", 0 0, RS_0000024bbd0f3368;  alias, 3 drivers, strength-aware
v0000024bbd1fc200_0 .net8 "gnd", 0 0, L_0000024bbd31deb0;  1 drivers, strength-aware
v0000024bbd1fb9e0_0 .net8 "out", 0 0, RS_0000024bbd0f3488;  alias, 2 drivers, strength-aware
v0000024bbd1fbb20_0 .net8 "pwr", 0 0, L_0000024bbd31eaf0;  1 drivers, strength-aware
S_0000024bbd22a1b0 .scope module, "and2" "and_gate" 3 158, 3 29 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1dda80_0 .net8 "a", 0 0, RS_0000024bbd0f35d8;  alias, 2 drivers, strength-aware
v0000024bbd1ddd00_0 .net8 "b", 0 0, RS_0000024bbd0f3608;  alias, 2 drivers, strength-aware
RS_0000024bbd0f3698 .resolv tri, L_0000024bbd3be9c0, L_0000024bbd3bdae0, L_0000024bbd3bd8b0;
v0000024bbd1dea20_0 .net8 "nand_out", 0 0, RS_0000024bbd0f3698;  3 drivers, strength-aware
v0000024bbd1df4c0_0 .net8 "out", 0 0, RS_0000024bbd0f37b8;  alias, 2 drivers, strength-aware
S_0000024bbd22b150 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd22a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31dac0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be9c0 .functor PMOS 1, L_0000024bbd31dac0, RS_0000024bbd0f35d8, C4<0>, C4<0>;
L_0000024bbd3bdae0 .functor PMOS 1, L_0000024bbd31dac0, RS_0000024bbd0f3608, C4<0>, C4<0>;
L_0000024bbd31d900 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be1e0 .functor NMOS 1, L_0000024bbd31d900, RS_0000024bbd0f3608, C4<0>, C4<0>;
L_0000024bbd3bd8b0 .functor NMOS 1, L_0000024bbd3be1e0, RS_0000024bbd0f35d8, C4<0>, C4<0>;
v0000024bbd1fc0c0_0 .net8 "a", 0 0, RS_0000024bbd0f35d8;  alias, 2 drivers, strength-aware
v0000024bbd1fc160_0 .net8 "b", 0 0, RS_0000024bbd0f3608;  alias, 2 drivers, strength-aware
v0000024bbd1fc340_0 .net8 "gnd", 0 0, L_0000024bbd31d900;  1 drivers, strength-aware
v0000024bbd1fc3e0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3be1e0;  1 drivers, strength-aware
v0000024bbd1fc480_0 .net8 "out", 0 0, RS_0000024bbd0f3698;  alias, 3 drivers, strength-aware
v0000024bbd1fc840_0 .net8 "pwr", 0 0, L_0000024bbd31dac0;  1 drivers, strength-aware
S_0000024bbd22a7f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd22a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e3f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be170 .functor PMOS 1, L_0000024bbd31e3f0, RS_0000024bbd0f3698, C4<0>, C4<0>;
L_0000024bbd31ec40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be560 .functor NMOS 1, L_0000024bbd31ec40, RS_0000024bbd0f3698, C4<0>, C4<0>;
v0000024bbd1fc8e0_0 .net8 "a", 0 0, RS_0000024bbd0f3698;  alias, 3 drivers, strength-aware
v0000024bbd1dd940_0 .net8 "gnd", 0 0, L_0000024bbd31ec40;  1 drivers, strength-aware
v0000024bbd1df060_0 .net8 "out", 0 0, RS_0000024bbd0f37b8;  alias, 2 drivers, strength-aware
v0000024bbd1de5c0_0 .net8 "pwr", 0 0, L_0000024bbd31e3f0;  1 drivers, strength-aware
S_0000024bbd22c5a0 .scope module, "and3" "and_gate" 3 161, 3 29 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1ddbc0_0 .net8 "a", 0 0, RS_0000024bbd0f3908;  alias, 2 drivers, strength-aware
v0000024bbd1df880_0 .net8 "b", 0 0, RS_0000024bbd0f3938;  alias, 2 drivers, strength-aware
RS_0000024bbd0f39c8 .resolv tri, L_0000024bbd3bd6f0, L_0000024bbd3bdf40, L_0000024bbd3bdca0;
v0000024bbd1de660_0 .net8 "nand_out", 0 0, RS_0000024bbd0f39c8;  3 drivers, strength-aware
v0000024bbd1df380_0 .net8 "out", 0 0, RS_0000024bbd0f3ae8;  alias, 2 drivers, strength-aware
S_0000024bbd22ca50 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd22c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31d9e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd6f0 .functor PMOS 1, L_0000024bbd31d9e0, RS_0000024bbd0f3908, C4<0>, C4<0>;
L_0000024bbd3bdf40 .functor PMOS 1, L_0000024bbd31d9e0, RS_0000024bbd0f3938, C4<0>, C4<0>;
L_0000024bbd31e770 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bdfb0 .functor NMOS 1, L_0000024bbd31e770, RS_0000024bbd0f3938, C4<0>, C4<0>;
L_0000024bbd3bdca0 .functor NMOS 1, L_0000024bbd3bdfb0, RS_0000024bbd0f3908, C4<0>, C4<0>;
v0000024bbd1df100_0 .net8 "a", 0 0, RS_0000024bbd0f3908;  alias, 2 drivers, strength-aware
v0000024bbd1ddf80_0 .net8 "b", 0 0, RS_0000024bbd0f3938;  alias, 2 drivers, strength-aware
v0000024bbd1dd9e0_0 .net8 "gnd", 0 0, L_0000024bbd31e770;  1 drivers, strength-aware
v0000024bbd1ddb20_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bdfb0;  1 drivers, strength-aware
v0000024bbd1df1a0_0 .net8 "out", 0 0, RS_0000024bbd0f39c8;  alias, 3 drivers, strength-aware
v0000024bbd1ddc60_0 .net8 "pwr", 0 0, L_0000024bbd31d9e0;  1 drivers, strength-aware
S_0000024bbd22a4d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd22c5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31ee70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be5d0 .functor PMOS 1, L_0000024bbd31ee70, RS_0000024bbd0f39c8, C4<0>, C4<0>;
L_0000024bbd31e7e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be6b0 .functor NMOS 1, L_0000024bbd31e7e0, RS_0000024bbd0f39c8, C4<0>, C4<0>;
v0000024bbd1de2a0_0 .net8 "a", 0 0, RS_0000024bbd0f39c8;  alias, 3 drivers, strength-aware
v0000024bbd1de480_0 .net8 "gnd", 0 0, L_0000024bbd31e7e0;  1 drivers, strength-aware
v0000024bbd1dd800_0 .net8 "out", 0 0, RS_0000024bbd0f3ae8;  alias, 2 drivers, strength-aware
v0000024bbd1df9c0_0 .net8 "pwr", 0 0, L_0000024bbd31ee70;  1 drivers, strength-aware
S_0000024bbd22d220 .scope module, "fs1" "full_subtractor_4bit" 3 151, 3 94 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 1 "cout";
v0000024bbd24b310_0 .net "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd24a230_0 .net "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
RS_0000024bbd0f4418 .resolv tri, L_0000024bbd347630, L_0000024bbd346bb0;
v0000024bbd24a9b0_0 .net8 "c1", 0 0, RS_0000024bbd0f4418;  2 drivers, strength-aware
RS_0000024bbd0f6398 .resolv tri, L_0000024bbd3b8ec0, L_0000024bbd3b89f0;
v0000024bbd24ad70_0 .net8 "c2", 0 0, RS_0000024bbd0f6398;  2 drivers, strength-aware
RS_0000024bbd2611e8 .resolv tri, L_0000024bbd3ba660, L_0000024bbd3ba200;
v0000024bbd24b3b0_0 .net8 "c3", 0 0, RS_0000024bbd2611e8;  2 drivers, strength-aware
v0000024bbd24b4f0_0 .net8 "cout", 0 0, RS_0000024bbd263168;  alias, 2 drivers, strength-aware
v0000024bbd24a2d0_0 .net "not_b", 3 0, L_0000024bbd2bee50;  1 drivers
v0000024bbd24a550_0 .net "sum", 3 0, L_0000024bbd2c1290;  alias, 1 drivers
L_0000024bbd2c0390 .part v0000024bbd2bc6f0_0, 0, 1;
L_0000024bbd2c0610 .part v0000024bbd2bc6f0_0, 1, 1;
L_0000024bbd2c02f0 .part v0000024bbd2bc6f0_0, 2, 1;
L_0000024bbd2bf490 .part v0000024bbd2bc6f0_0, 3, 1;
RS_0000024bbd264998 .resolv tri, L_0000024bbd3556a0, L_0000024bbd3554e0;
RS_0000024bbd264ab8 .resolv tri, L_0000024bbd3552b0, L_0000024bbd354130;
RS_0000024bbd264bd8 .resolv tri, L_0000024bbd3549f0, L_0000024bbd354fa0;
RS_0000024bbd264cf8 .resolv tri, L_0000024bbd3547c0, L_0000024bbd354bb0;
L_0000024bbd2bee50 .concat8 [ 1 1 1 1], RS_0000024bbd264998, RS_0000024bbd264ab8, RS_0000024bbd264bd8, RS_0000024bbd264cf8;
L_0000024bbd2bf030 .part v0000024bbd2bc8d0_0, 0, 1;
L_0000024bbd2c0e30 .part L_0000024bbd2bee50, 0, 1;
L_0000024bbd2bf350 .part v0000024bbd2bc8d0_0, 1, 1;
L_0000024bbd2bf3f0 .part L_0000024bbd2bee50, 1, 1;
L_0000024bbd2c2370 .part v0000024bbd2bc8d0_0, 2, 1;
L_0000024bbd2c2e10 .part L_0000024bbd2bee50, 2, 1;
L_0000024bbd2c31d0 .part v0000024bbd2bc8d0_0, 3, 1;
L_0000024bbd2c38b0 .part L_0000024bbd2bee50, 3, 1;
RS_0000024bbd0f5918 .resolv tri, L_0000024bbd347320, L_0000024bbd346590;
RS_0000024bbd0f7898 .resolv tri, L_0000024bbd346440, L_0000024bbd346520;
RS_0000024bbd2626e8 .resolv tri, L_0000024bbd3b9320, L_0000024bbd3b9470;
RS_0000024bbd264668 .resolv tri, L_0000024bbd3bb070, L_0000024bbd3bb5b0;
L_0000024bbd2c1290 .concat8 [ 1 1 1 1], RS_0000024bbd0f5918, RS_0000024bbd0f7898, RS_0000024bbd2626e8, RS_0000024bbd264668;
S_0000024bbd22b2e0 .scope module, "fa4" "full_adder" 3 101, 3 75 0, S_0000024bbd22d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd2367d0_0 .net "a", 0 0, L_0000024bbd2bf030;  1 drivers
v0000024bbd2385d0_0 .net "b", 0 0, L_0000024bbd2c0e30;  1 drivers
L_0000024bbd366298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024bbd236f50_0 .net "cin", 0 0, L_0000024bbd366298;  1 drivers
v0000024bbd238670_0 .net8 "cout", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
v0000024bbd2364b0_0 .net8 "sum", 0 0, RS_0000024bbd0f5918;  2 drivers, strength-aware
RS_0000024bbd0f3f98 .resolv tri, L_0000024bbd355b70, L_0000024bbd3546e0;
v0000024bbd236550_0 .net8 "w1", 0 0, RS_0000024bbd0f3f98;  2 drivers, strength-aware
RS_0000024bbd0f3e18 .resolv tri, L_0000024bbd347400, L_0000024bbd3460c0;
v0000024bbd2365f0_0 .net8 "w2", 0 0, RS_0000024bbd0f3e18;  2 drivers, strength-aware
RS_0000024bbd0f4148 .resolv tri, L_0000024bbd346910, L_0000024bbd346750;
v0000024bbd2373b0_0 .net8 "w3", 0 0, RS_0000024bbd0f4148;  2 drivers, strength-aware
S_0000024bbd22eb20 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd22b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1def20_0 .net "a", 0 0, L_0000024bbd2bf030;  alias, 1 drivers
v0000024bbd1deca0_0 .net "b", 0 0, L_0000024bbd2c0e30;  alias, 1 drivers
RS_0000024bbd0f3cf8 .resolv tri, L_0000024bbd346600, L_0000024bbd347550, L_0000024bbd346210;
v0000024bbd1defc0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f3cf8;  3 drivers, strength-aware
v0000024bbd1df920_0 .net8 "out", 0 0, RS_0000024bbd0f3e18;  alias, 2 drivers, strength-aware
S_0000024bbd22e1c0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd22eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd318880 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346600 .functor PMOS 1, L_0000024bbd318880, L_0000024bbd2bf030, C4<0>, C4<0>;
L_0000024bbd347550 .functor PMOS 1, L_0000024bbd318880, L_0000024bbd2c0e30, C4<0>, C4<0>;
L_0000024bbd319140 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346fa0 .functor NMOS 1, L_0000024bbd319140, L_0000024bbd2c0e30, C4<0>, C4<0>;
L_0000024bbd346210 .functor NMOS 1, L_0000024bbd346fa0, L_0000024bbd2bf030, C4<0>, C4<0>;
v0000024bbd1ddda0_0 .net "a", 0 0, L_0000024bbd2bf030;  alias, 1 drivers
v0000024bbd1de700_0 .net "b", 0 0, L_0000024bbd2c0e30;  alias, 1 drivers
v0000024bbd1dd260_0 .net8 "gnd", 0 0, L_0000024bbd319140;  1 drivers, strength-aware
v0000024bbd1dde40_0 .net8 "nmos1_out", 0 0, L_0000024bbd346fa0;  1 drivers, strength-aware
v0000024bbd1df240_0 .net8 "out", 0 0, RS_0000024bbd0f3cf8;  alias, 3 drivers, strength-aware
v0000024bbd1de020_0 .net8 "pwr", 0 0, L_0000024bbd318880;  1 drivers, strength-aware
S_0000024bbd22b470 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd22eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd318810 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347400 .functor PMOS 1, L_0000024bbd318810, RS_0000024bbd0f3cf8, C4<0>, C4<0>;
L_0000024bbd318ab0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3460c0 .functor NMOS 1, L_0000024bbd318ab0, RS_0000024bbd0f3cf8, C4<0>, C4<0>;
v0000024bbd1df420_0 .net8 "a", 0 0, RS_0000024bbd0f3cf8;  alias, 3 drivers, strength-aware
v0000024bbd1de3e0_0 .net8 "gnd", 0 0, L_0000024bbd318ab0;  1 drivers, strength-aware
v0000024bbd1dee80_0 .net8 "out", 0 0, RS_0000024bbd0f3e18;  alias, 2 drivers, strength-aware
v0000024bbd1deac0_0 .net8 "pwr", 0 0, L_0000024bbd318810;  1 drivers, strength-aware
S_0000024bbd22b790 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd22b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1df740_0 .net "a", 0 0, L_0000024bbd366298;  alias, 1 drivers
v0000024bbd1df6a0_0 .net8 "b", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
RS_0000024bbd0f4028 .resolv tri, L_0000024bbd3476a0, L_0000024bbd346830, L_0000024bbd347b00;
v0000024bbd1df7e0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f4028;  3 drivers, strength-aware
v0000024bbd1de200_0 .net8 "out", 0 0, RS_0000024bbd0f4148;  alias, 2 drivers, strength-aware
S_0000024bbd22b920 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd22b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3186c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3476a0 .functor PMOS 1, L_0000024bbd3186c0, L_0000024bbd366298, C4<0>, C4<0>;
L_0000024bbd346830 .functor PMOS 1, L_0000024bbd3186c0, RS_0000024bbd0f3f98, C4<0>, C4<0>;
L_0000024bbd3196f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347010 .functor NMOS 1, L_0000024bbd3196f0, RS_0000024bbd0f3f98, C4<0>, C4<0>;
L_0000024bbd347b00 .functor NMOS 1, L_0000024bbd347010, L_0000024bbd366298, C4<0>, C4<0>;
v0000024bbd1dd8a0_0 .net "a", 0 0, L_0000024bbd366298;  alias, 1 drivers
v0000024bbd1ddee0_0 .net8 "b", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
v0000024bbd1de840_0 .net8 "gnd", 0 0, L_0000024bbd3196f0;  1 drivers, strength-aware
v0000024bbd1de0c0_0 .net8 "nmos1_out", 0 0, L_0000024bbd347010;  1 drivers, strength-aware
v0000024bbd1de160_0 .net8 "out", 0 0, RS_0000024bbd0f4028;  alias, 3 drivers, strength-aware
v0000024bbd1df2e0_0 .net8 "pwr", 0 0, L_0000024bbd3186c0;  1 drivers, strength-aware
S_0000024bbd22c730 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd22b790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd318ff0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346910 .functor PMOS 1, L_0000024bbd318ff0, RS_0000024bbd0f4028, C4<0>, C4<0>;
L_0000024bbd3198b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346750 .functor NMOS 1, L_0000024bbd3198b0, RS_0000024bbd0f4028, C4<0>, C4<0>;
v0000024bbd1dd3a0_0 .net8 "a", 0 0, RS_0000024bbd0f4028;  alias, 3 drivers, strength-aware
v0000024bbd1ded40_0 .net8 "gnd", 0 0, L_0000024bbd3198b0;  1 drivers, strength-aware
v0000024bbd1df560_0 .net8 "out", 0 0, RS_0000024bbd0f4148;  alias, 2 drivers, strength-aware
v0000024bbd1df600_0 .net8 "pwr", 0 0, L_0000024bbd318ff0;  1 drivers, strength-aware
S_0000024bbd22cbe0 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd22b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd1dede0_0 .net8 "a", 0 0, RS_0000024bbd0f3e18;  alias, 2 drivers, strength-aware
v0000024bbd1dd580_0 .net8 "b", 0 0, RS_0000024bbd0f4148;  alias, 2 drivers, strength-aware
RS_0000024bbd0f42c8 .resolv tri, L_0000024bbd3463d0, L_0000024bbd347080, L_0000024bbd3470f0;
v0000024bbd1dec00_0 .net8 "nor_out", 0 0, RS_0000024bbd0f42c8;  3 drivers, strength-aware
v0000024bbd1dd620_0 .net8 "out", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
S_0000024bbd22cd70 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd22cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3182d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346ad0 .functor PMOS 1, L_0000024bbd3182d0, RS_0000024bbd0f3e18, C4<0>, C4<0>;
L_0000024bbd3463d0 .functor PMOS 1, L_0000024bbd346ad0, RS_0000024bbd0f4148, C4<0>, C4<0>;
L_0000024bbd318260 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347080 .functor NMOS 1, L_0000024bbd318260, RS_0000024bbd0f3e18, C4<0>, C4<0>;
L_0000024bbd3470f0 .functor NMOS 1, L_0000024bbd318260, RS_0000024bbd0f4148, C4<0>, C4<0>;
v0000024bbd1dd300_0 .net8 "a", 0 0, RS_0000024bbd0f3e18;  alias, 2 drivers, strength-aware
v0000024bbd1dd440_0 .net8 "b", 0 0, RS_0000024bbd0f4148;  alias, 2 drivers, strength-aware
v0000024bbd1de8e0_0 .net8 "gnd", 0 0, L_0000024bbd318260;  1 drivers, strength-aware
v0000024bbd1de340_0 .net8 "out", 0 0, RS_0000024bbd0f42c8;  alias, 3 drivers, strength-aware
v0000024bbd1de520_0 .net8 "pmos1_out", 0 0, L_0000024bbd346ad0;  1 drivers, strength-aware
v0000024bbd1de7a0_0 .net8 "pwr", 0 0, L_0000024bbd3182d0;  1 drivers, strength-aware
S_0000024bbd22d3b0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd22cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319060 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347630 .functor PMOS 1, L_0000024bbd319060, RS_0000024bbd0f42c8, C4<0>, C4<0>;
L_0000024bbd318340 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346bb0 .functor NMOS 1, L_0000024bbd318340, RS_0000024bbd0f42c8, C4<0>, C4<0>;
v0000024bbd1dd4e0_0 .net8 "a", 0 0, RS_0000024bbd0f42c8;  alias, 3 drivers, strength-aware
v0000024bbd1de980_0 .net8 "gnd", 0 0, L_0000024bbd318340;  1 drivers, strength-aware
v0000024bbd1deb60_0 .net8 "out", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
v0000024bbd1dd6c0_0 .net8 "pwr", 0 0, L_0000024bbd319060;  1 drivers, strength-aware
S_0000024bbd22d540 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd22b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd234930_0 .net "a", 0 0, L_0000024bbd2bf030;  alias, 1 drivers
v0000024bbd2349d0_0 .net "b", 0 0, L_0000024bbd2c0e30;  alias, 1 drivers
v0000024bbd234b10_0 .net8 "out", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
RS_0000024bbd0f4868 .resolv tri, L_0000024bbd354520, L_0000024bbd3541a0;
v0000024bbd233df0_0 .net8 "w1", 0 0, RS_0000024bbd0f4868;  2 drivers, strength-aware
RS_0000024bbd0f4568 .resolv tri, L_0000024bbd354f30, L_0000024bbd3548a0;
v0000024bbd234d90_0 .net8 "w2", 0 0, RS_0000024bbd0f4568;  2 drivers, strength-aware
RS_0000024bbd0f4718 .resolv tri, L_0000024bbd3550f0, L_0000024bbd354590;
v0000024bbd234f70_0 .net8 "w3", 0 0, RS_0000024bbd0f4718;  2 drivers, strength-aware
RS_0000024bbd0f4a18 .resolv tri, L_0000024bbd354360, L_0000024bbd355240;
v0000024bbd234a70_0 .net8 "w4", 0 0, RS_0000024bbd0f4a18;  2 drivers, strength-aware
S_0000024bbd22e4e0 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd22d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2341b0_0 .net "a", 0 0, L_0000024bbd2bf030;  alias, 1 drivers
v0000024bbd234890_0 .net8 "b", 0 0, RS_0000024bbd0f4568;  alias, 2 drivers, strength-aware
RS_0000024bbd0f45f8 .resolv tri, L_0000024bbd3540c0, L_0000024bbd3542f0, L_0000024bbd354280;
v0000024bbd2344d0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f45f8;  3 drivers, strength-aware
v0000024bbd235330_0 .net8 "out", 0 0, RS_0000024bbd0f4718;  alias, 2 drivers, strength-aware
S_0000024bbd22db80 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd22e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd318730 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3540c0 .functor PMOS 1, L_0000024bbd318730, L_0000024bbd2bf030, C4<0>, C4<0>;
L_0000024bbd3542f0 .functor PMOS 1, L_0000024bbd318730, RS_0000024bbd0f4568, C4<0>, C4<0>;
L_0000024bbd319680 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354210 .functor NMOS 1, L_0000024bbd319680, RS_0000024bbd0f4568, C4<0>, C4<0>;
L_0000024bbd354280 .functor NMOS 1, L_0000024bbd354210, L_0000024bbd2bf030, C4<0>, C4<0>;
v0000024bbd1dd760_0 .net "a", 0 0, L_0000024bbd2bf030;  alias, 1 drivers
v0000024bbd233f30_0 .net8 "b", 0 0, RS_0000024bbd0f4568;  alias, 2 drivers, strength-aware
v0000024bbd233e90_0 .net8 "gnd", 0 0, L_0000024bbd319680;  1 drivers, strength-aware
v0000024bbd234430_0 .net8 "nmos1_out", 0 0, L_0000024bbd354210;  1 drivers, strength-aware
v0000024bbd235150_0 .net8 "out", 0 0, RS_0000024bbd0f45f8;  alias, 3 drivers, strength-aware
v0000024bbd234bb0_0 .net8 "pwr", 0 0, L_0000024bbd318730;  1 drivers, strength-aware
S_0000024bbd22efd0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd22e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319c30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3550f0 .functor PMOS 1, L_0000024bbd319c30, RS_0000024bbd0f45f8, C4<0>, C4<0>;
L_0000024bbd319bc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354590 .functor NMOS 1, L_0000024bbd319bc0, RS_0000024bbd0f45f8, C4<0>, C4<0>;
v0000024bbd2355b0_0 .net8 "a", 0 0, RS_0000024bbd0f45f8;  alias, 3 drivers, strength-aware
v0000024bbd235830_0 .net8 "gnd", 0 0, L_0000024bbd319bc0;  1 drivers, strength-aware
v0000024bbd235f10_0 .net8 "out", 0 0, RS_0000024bbd0f4718;  alias, 2 drivers, strength-aware
v0000024bbd2356f0_0 .net8 "pwr", 0 0, L_0000024bbd319c30;  1 drivers, strength-aware
S_0000024bbd22f2f0 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd22d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2338f0_0 .net8 "a", 0 0, RS_0000024bbd0f4868;  alias, 2 drivers, strength-aware
v0000024bbd2342f0_0 .net "b", 0 0, L_0000024bbd2c0e30;  alias, 1 drivers
RS_0000024bbd0f48f8 .resolv tri, L_0000024bbd354ad0, L_0000024bbd355a20, L_0000024bbd3557f0;
v0000024bbd235790_0 .net8 "nand_out", 0 0, RS_0000024bbd0f48f8;  3 drivers, strength-aware
v0000024bbd2346b0_0 .net8 "out", 0 0, RS_0000024bbd0f4a18;  alias, 2 drivers, strength-aware
S_0000024bbd229080 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd22f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd319a00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354ad0 .functor PMOS 1, L_0000024bbd319a00, RS_0000024bbd0f4868, C4<0>, C4<0>;
L_0000024bbd355a20 .functor PMOS 1, L_0000024bbd319a00, L_0000024bbd2c0e30, C4<0>, C4<0>;
L_0000024bbd319ca0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355710 .functor NMOS 1, L_0000024bbd319ca0, L_0000024bbd2c0e30, C4<0>, C4<0>;
L_0000024bbd3557f0 .functor NMOS 1, L_0000024bbd355710, RS_0000024bbd0f4868, C4<0>, C4<0>;
v0000024bbd235fb0_0 .net8 "a", 0 0, RS_0000024bbd0f4868;  alias, 2 drivers, strength-aware
v0000024bbd233fd0_0 .net "b", 0 0, L_0000024bbd2c0e30;  alias, 1 drivers
v0000024bbd2351f0_0 .net8 "gnd", 0 0, L_0000024bbd319ca0;  1 drivers, strength-aware
v0000024bbd235bf0_0 .net8 "nmos1_out", 0 0, L_0000024bbd355710;  1 drivers, strength-aware
v0000024bbd235a10_0 .net8 "out", 0 0, RS_0000024bbd0f48f8;  alias, 3 drivers, strength-aware
v0000024bbd235c90_0 .net8 "pwr", 0 0, L_0000024bbd319a00;  1 drivers, strength-aware
S_0000024bbd22d6d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd22f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd318570 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354360 .functor PMOS 1, L_0000024bbd318570, RS_0000024bbd0f48f8, C4<0>, C4<0>;
L_0000024bbd318500 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355240 .functor NMOS 1, L_0000024bbd318500, RS_0000024bbd0f48f8, C4<0>, C4<0>;
v0000024bbd235dd0_0 .net8 "a", 0 0, RS_0000024bbd0f48f8;  alias, 3 drivers, strength-aware
v0000024bbd2358d0_0 .net8 "gnd", 0 0, L_0000024bbd318500;  1 drivers, strength-aware
v0000024bbd233c10_0 .net8 "out", 0 0, RS_0000024bbd0f4a18;  alias, 2 drivers, strength-aware
v0000024bbd234e30_0 .net8 "pwr", 0 0, L_0000024bbd318570;  1 drivers, strength-aware
S_0000024bbd22d860 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd22d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319760 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354520 .functor PMOS 1, L_0000024bbd319760, L_0000024bbd2bf030, C4<0>, C4<0>;
L_0000024bbd311ad0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3541a0 .functor NMOS 1, L_0000024bbd311ad0, L_0000024bbd2bf030, C4<0>, C4<0>;
v0000024bbd235970_0 .net "a", 0 0, L_0000024bbd2bf030;  alias, 1 drivers
v0000024bbd235ab0_0 .net8 "gnd", 0 0, L_0000024bbd311ad0;  1 drivers, strength-aware
v0000024bbd234390_0 .net8 "out", 0 0, RS_0000024bbd0f4868;  alias, 2 drivers, strength-aware
v0000024bbd233990_0 .net8 "pwr", 0 0, L_0000024bbd319760;  1 drivers, strength-aware
S_0000024bbd229b70 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd22d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3190d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354f30 .functor PMOS 1, L_0000024bbd3190d0, L_0000024bbd2c0e30, C4<0>, C4<0>;
L_0000024bbd318f10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3548a0 .functor NMOS 1, L_0000024bbd318f10, L_0000024bbd2c0e30, C4<0>, C4<0>;
v0000024bbd234750_0 .net "a", 0 0, L_0000024bbd2c0e30;  alias, 1 drivers
v0000024bbd233a30_0 .net8 "gnd", 0 0, L_0000024bbd318f10;  1 drivers, strength-aware
v0000024bbd235650_0 .net8 "out", 0 0, RS_0000024bbd0f4568;  alias, 2 drivers, strength-aware
v0000024bbd235b50_0 .net8 "pwr", 0 0, L_0000024bbd3190d0;  1 drivers, strength-aware
S_0000024bbd229d00 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd22d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2353d0_0 .net8 "a", 0 0, RS_0000024bbd0f4718;  alias, 2 drivers, strength-aware
v0000024bbd234610_0 .net8 "b", 0 0, RS_0000024bbd0f4a18;  alias, 2 drivers, strength-aware
RS_0000024bbd0f4d18 .resolv tri, L_0000024bbd355630, L_0000024bbd354b40, L_0000024bbd355320;
v0000024bbd233d50_0 .net8 "nor_out", 0 0, RS_0000024bbd0f4d18;  3 drivers, strength-aware
v0000024bbd2347f0_0 .net8 "out", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
S_0000024bbd229210 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd229d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd319530 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355160 .functor PMOS 1, L_0000024bbd319530, RS_0000024bbd0f4718, C4<0>, C4<0>;
L_0000024bbd355630 .functor PMOS 1, L_0000024bbd355160, RS_0000024bbd0f4a18, C4<0>, C4<0>;
L_0000024bbd319840 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354b40 .functor NMOS 1, L_0000024bbd319840, RS_0000024bbd0f4718, C4<0>, C4<0>;
L_0000024bbd355320 .functor NMOS 1, L_0000024bbd319840, RS_0000024bbd0f4a18, C4<0>, C4<0>;
v0000024bbd235d30_0 .net8 "a", 0 0, RS_0000024bbd0f4718;  alias, 2 drivers, strength-aware
v0000024bbd234250_0 .net8 "b", 0 0, RS_0000024bbd0f4a18;  alias, 2 drivers, strength-aware
v0000024bbd234070_0 .net8 "gnd", 0 0, L_0000024bbd319840;  1 drivers, strength-aware
v0000024bbd235e70_0 .net8 "out", 0 0, RS_0000024bbd0f4d18;  alias, 3 drivers, strength-aware
v0000024bbd236050_0 .net8 "pmos1_out", 0 0, L_0000024bbd355160;  1 drivers, strength-aware
v0000024bbd234570_0 .net8 "pwr", 0 0, L_0000024bbd319530;  1 drivers, strength-aware
S_0000024bbd229e90 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd229d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3185e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355b70 .functor PMOS 1, L_0000024bbd3185e0, RS_0000024bbd0f4d18, C4<0>, C4<0>;
L_0000024bbd3187a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3546e0 .functor NMOS 1, L_0000024bbd3187a0, RS_0000024bbd0f4d18, C4<0>, C4<0>;
v0000024bbd233ad0_0 .net8 "a", 0 0, RS_0000024bbd0f4d18;  alias, 3 drivers, strength-aware
v0000024bbd234110_0 .net8 "gnd", 0 0, L_0000024bbd3187a0;  1 drivers, strength-aware
v0000024bbd233b70_0 .net8 "out", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
v0000024bbd233cb0_0 .net8 "pwr", 0 0, L_0000024bbd3185e0;  1 drivers, strength-aware
S_0000024bbd22a340 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd22b2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd237b30_0 .net8 "a", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
v0000024bbd2387b0_0 .net "b", 0 0, L_0000024bbd366298;  alias, 1 drivers
v0000024bbd238530_0 .net8 "out", 0 0, RS_0000024bbd0f5918;  alias, 2 drivers, strength-aware
RS_0000024bbd0f5318 .resolv tri, L_0000024bbd354750, L_0000024bbd3543d0;
v0000024bbd236eb0_0 .net8 "w1", 0 0, RS_0000024bbd0f5318;  2 drivers, strength-aware
RS_0000024bbd0f5018 .resolv tri, L_0000024bbd354c20, L_0000024bbd355470;
v0000024bbd238350_0 .net8 "w2", 0 0, RS_0000024bbd0f5018;  2 drivers, strength-aware
RS_0000024bbd0f51c8 .resolv tri, L_0000024bbd3559b0, L_0000024bbd355be0;
v0000024bbd2362d0_0 .net8 "w3", 0 0, RS_0000024bbd0f51c8;  2 drivers, strength-aware
RS_0000024bbd0f54c8 .resolv tri, L_0000024bbd355d30, L_0000024bbd355da0;
v0000024bbd238490_0 .net8 "w4", 0 0, RS_0000024bbd0f54c8;  2 drivers, strength-aware
S_0000024bbd254da0 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd22a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd236af0_0 .net8 "a", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
v0000024bbd2369b0_0 .net8 "b", 0 0, RS_0000024bbd0f5018;  alias, 2 drivers, strength-aware
RS_0000024bbd0f50a8 .resolv tri, L_0000024bbd355860, L_0000024bbd3558d0, L_0000024bbd354440;
v0000024bbd236370_0 .net8 "nand_out", 0 0, RS_0000024bbd0f50a8;  3 drivers, strength-aware
v0000024bbd236870_0 .net8 "out", 0 0, RS_0000024bbd0f51c8;  alias, 2 drivers, strength-aware
S_0000024bbd255bb0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd254da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd319b50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355860 .functor PMOS 1, L_0000024bbd319b50, RS_0000024bbd0f3f98, C4<0>, C4<0>;
L_0000024bbd3558d0 .functor PMOS 1, L_0000024bbd319b50, RS_0000024bbd0f5018, C4<0>, C4<0>;
L_0000024bbd3195a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355940 .functor NMOS 1, L_0000024bbd3195a0, RS_0000024bbd0f5018, C4<0>, C4<0>;
L_0000024bbd354440 .functor NMOS 1, L_0000024bbd355940, RS_0000024bbd0f3f98, C4<0>, C4<0>;
v0000024bbd234c50_0 .net8 "a", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
v0000024bbd234cf0_0 .net8 "b", 0 0, RS_0000024bbd0f5018;  alias, 2 drivers, strength-aware
v0000024bbd235010_0 .net8 "gnd", 0 0, L_0000024bbd3195a0;  1 drivers, strength-aware
v0000024bbd234ed0_0 .net8 "nmos1_out", 0 0, L_0000024bbd355940;  1 drivers, strength-aware
v0000024bbd235470_0 .net8 "out", 0 0, RS_0000024bbd0f50a8;  alias, 3 drivers, strength-aware
v0000024bbd2350b0_0 .net8 "pwr", 0 0, L_0000024bbd319b50;  1 drivers, strength-aware
S_0000024bbd251560 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd254da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319220 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3559b0 .functor PMOS 1, L_0000024bbd319220, RS_0000024bbd0f50a8, C4<0>, C4<0>;
L_0000024bbd318b90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355be0 .functor NMOS 1, L_0000024bbd318b90, RS_0000024bbd0f50a8, C4<0>, C4<0>;
v0000024bbd235290_0 .net8 "a", 0 0, RS_0000024bbd0f50a8;  alias, 3 drivers, strength-aware
v0000024bbd235510_0 .net8 "gnd", 0 0, L_0000024bbd318b90;  1 drivers, strength-aware
v0000024bbd236b90_0 .net8 "out", 0 0, RS_0000024bbd0f51c8;  alias, 2 drivers, strength-aware
v0000024bbd236c30_0 .net8 "pwr", 0 0, L_0000024bbd319220;  1 drivers, strength-aware
S_0000024bbd255890 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd22a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd237810_0 .net8 "a", 0 0, RS_0000024bbd0f5318;  alias, 2 drivers, strength-aware
v0000024bbd237db0_0 .net "b", 0 0, L_0000024bbd366298;  alias, 1 drivers
RS_0000024bbd0f53a8 .resolv tri, L_0000024bbd354830, L_0000024bbd354910, L_0000024bbd355e10;
v0000024bbd237130_0 .net8 "nand_out", 0 0, RS_0000024bbd0f53a8;  3 drivers, strength-aware
v0000024bbd2380d0_0 .net8 "out", 0 0, RS_0000024bbd0f54c8;  alias, 2 drivers, strength-aware
S_0000024bbd254c10 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd255890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd319610 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354830 .functor PMOS 1, L_0000024bbd319610, RS_0000024bbd0f5318, C4<0>, C4<0>;
L_0000024bbd354910 .functor PMOS 1, L_0000024bbd319610, L_0000024bbd366298, C4<0>, C4<0>;
L_0000024bbd318d50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354980 .functor NMOS 1, L_0000024bbd318d50, L_0000024bbd366298, C4<0>, C4<0>;
L_0000024bbd355e10 .functor NMOS 1, L_0000024bbd354980, RS_0000024bbd0f5318, C4<0>, C4<0>;
v0000024bbd236690_0 .net8 "a", 0 0, RS_0000024bbd0f5318;  alias, 2 drivers, strength-aware
v0000024bbd238850_0 .net "b", 0 0, L_0000024bbd366298;  alias, 1 drivers
v0000024bbd236ff0_0 .net8 "gnd", 0 0, L_0000024bbd318d50;  1 drivers, strength-aware
v0000024bbd238030_0 .net8 "nmos1_out", 0 0, L_0000024bbd354980;  1 drivers, strength-aware
v0000024bbd238710_0 .net8 "out", 0 0, RS_0000024bbd0f53a8;  alias, 3 drivers, strength-aware
v0000024bbd237450_0 .net8 "pwr", 0 0, L_0000024bbd319610;  1 drivers, strength-aware
S_0000024bbd2537c0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd255890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3197d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355d30 .functor PMOS 1, L_0000024bbd3197d0, RS_0000024bbd0f53a8, C4<0>, C4<0>;
L_0000024bbd318180 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355da0 .functor NMOS 1, L_0000024bbd318180, RS_0000024bbd0f53a8, C4<0>, C4<0>;
v0000024bbd236910_0 .net8 "a", 0 0, RS_0000024bbd0f53a8;  alias, 3 drivers, strength-aware
v0000024bbd237090_0 .net8 "gnd", 0 0, L_0000024bbd318180;  1 drivers, strength-aware
v0000024bbd2360f0_0 .net8 "out", 0 0, RS_0000024bbd0f54c8;  alias, 2 drivers, strength-aware
v0000024bbd237c70_0 .net8 "pwr", 0 0, L_0000024bbd3197d0;  1 drivers, strength-aware
S_0000024bbd255a20 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd22a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd318650 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354750 .functor PMOS 1, L_0000024bbd318650, RS_0000024bbd0f3f98, C4<0>, C4<0>;
L_0000024bbd318a40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3543d0 .functor NMOS 1, L_0000024bbd318a40, RS_0000024bbd0f3f98, C4<0>, C4<0>;
v0000024bbd2371d0_0 .net8 "a", 0 0, RS_0000024bbd0f3f98;  alias, 2 drivers, strength-aware
v0000024bbd2383f0_0 .net8 "gnd", 0 0, L_0000024bbd318a40;  1 drivers, strength-aware
v0000024bbd236a50_0 .net8 "out", 0 0, RS_0000024bbd0f5318;  alias, 2 drivers, strength-aware
v0000024bbd237270_0 .net8 "pwr", 0 0, L_0000024bbd318650;  1 drivers, strength-aware
S_0000024bbd251ba0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd22a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd318f80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354c20 .functor PMOS 1, L_0000024bbd318f80, L_0000024bbd366298, C4<0>, C4<0>;
L_0000024bbd318dc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355470 .functor NMOS 1, L_0000024bbd318dc0, L_0000024bbd366298, C4<0>, C4<0>;
v0000024bbd238170_0 .net "a", 0 0, L_0000024bbd366298;  alias, 1 drivers
v0000024bbd236410_0 .net8 "gnd", 0 0, L_0000024bbd318dc0;  1 drivers, strength-aware
v0000024bbd237630_0 .net8 "out", 0 0, RS_0000024bbd0f5018;  alias, 2 drivers, strength-aware
v0000024bbd2376d0_0 .net8 "pwr", 0 0, L_0000024bbd318f80;  1 drivers, strength-aware
S_0000024bbd2529b0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd22a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd237f90_0 .net8 "a", 0 0, RS_0000024bbd0f51c8;  alias, 2 drivers, strength-aware
v0000024bbd237a90_0 .net8 "b", 0 0, RS_0000024bbd0f54c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0f57c8 .resolv tri, L_0000024bbd355cc0, L_0000024bbd355ef0, L_0000024bbd355f60;
v0000024bbd237770_0 .net8 "nor_out", 0 0, RS_0000024bbd0f57c8;  3 drivers, strength-aware
v0000024bbd237310_0 .net8 "out", 0 0, RS_0000024bbd0f5918;  alias, 2 drivers, strength-aware
S_0000024bbd253310 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd2529b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd319300 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355e80 .functor PMOS 1, L_0000024bbd319300, RS_0000024bbd0f51c8, C4<0>, C4<0>;
L_0000024bbd355cc0 .functor PMOS 1, L_0000024bbd355e80, RS_0000024bbd0f54c8, C4<0>, C4<0>;
L_0000024bbd318e30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355ef0 .functor NMOS 1, L_0000024bbd318e30, RS_0000024bbd0f51c8, C4<0>, C4<0>;
L_0000024bbd355f60 .functor NMOS 1, L_0000024bbd318e30, RS_0000024bbd0f54c8, C4<0>, C4<0>;
v0000024bbd236190_0 .net8 "a", 0 0, RS_0000024bbd0f51c8;  alias, 2 drivers, strength-aware
v0000024bbd236cd0_0 .net8 "b", 0 0, RS_0000024bbd0f54c8;  alias, 2 drivers, strength-aware
v0000024bbd238210_0 .net8 "gnd", 0 0, L_0000024bbd318e30;  1 drivers, strength-aware
v0000024bbd2382b0_0 .net8 "out", 0 0, RS_0000024bbd0f57c8;  alias, 3 drivers, strength-aware
v0000024bbd236730_0 .net8 "pmos1_out", 0 0, L_0000024bbd355e80;  1 drivers, strength-aware
v0000024bbd236d70_0 .net8 "pwr", 0 0, L_0000024bbd319300;  1 drivers, strength-aware
S_0000024bbd251a10 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd2529b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3181f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347320 .functor PMOS 1, L_0000024bbd3181f0, RS_0000024bbd0f57c8, C4<0>, C4<0>;
L_0000024bbd319990 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346590 .functor NMOS 1, L_0000024bbd319990, RS_0000024bbd0f57c8, C4<0>, C4<0>;
v0000024bbd237e50_0 .net8 "a", 0 0, RS_0000024bbd0f57c8;  alias, 3 drivers, strength-aware
v0000024bbd236230_0 .net8 "gnd", 0 0, L_0000024bbd319990;  1 drivers, strength-aware
v0000024bbd237ef0_0 .net8 "out", 0 0, RS_0000024bbd0f5918;  alias, 2 drivers, strength-aware
v0000024bbd236e10_0 .net8 "pwr", 0 0, L_0000024bbd3181f0;  1 drivers, strength-aware
S_0000024bbd255ed0 .scope module, "fa5" "full_adder" 3 102, 3 75 0, S_0000024bbd22d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd23d990_0 .net "a", 0 0, L_0000024bbd2bf350;  1 drivers
v0000024bbd23ed90_0 .net "b", 0 0, L_0000024bbd2bf3f0;  1 drivers
v0000024bbd23f970_0 .net8 "cin", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
v0000024bbd23dfd0_0 .net8 "cout", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
v0000024bbd23e750_0 .net8 "sum", 0 0, RS_0000024bbd0f7898;  2 drivers, strength-aware
RS_0000024bbd0f5f18 .resolv tri, L_0000024bbd346c20, L_0000024bbd347390;
v0000024bbd23da30_0 .net8 "w1", 0 0, RS_0000024bbd0f5f18;  2 drivers, strength-aware
RS_0000024bbd0f5dc8 .resolv tri, L_0000024bbd3b8280, L_0000024bbd3b8d00;
v0000024bbd23fe70_0 .net8 "w2", 0 0, RS_0000024bbd0f5dc8;  2 drivers, strength-aware
RS_0000024bbd0f60c8 .resolv tri, L_0000024bbd3b97f0, L_0000024bbd3b9390;
v0000024bbd240050_0 .net8 "w3", 0 0, RS_0000024bbd0f60c8;  2 drivers, strength-aware
S_0000024bbd255700 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd255ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2399d0_0 .net "a", 0 0, L_0000024bbd2bf350;  alias, 1 drivers
v0000024bbd238b70_0 .net "b", 0 0, L_0000024bbd2bf3f0;  alias, 1 drivers
RS_0000024bbd0f5ca8 .resolv tri, L_0000024bbd3b96a0, L_0000024bbd3b8de0, L_0000024bbd3b8f30;
v0000024bbd238ad0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f5ca8;  3 drivers, strength-aware
v0000024bbd238a30_0 .net8 "out", 0 0, RS_0000024bbd0f5dc8;  alias, 2 drivers, strength-aware
S_0000024bbd2553e0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd255700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31b360 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b96a0 .functor PMOS 1, L_0000024bbd31b360, L_0000024bbd2bf350, C4<0>, C4<0>;
L_0000024bbd3b8de0 .functor PMOS 1, L_0000024bbd31b360, L_0000024bbd2bf3f0, C4<0>, C4<0>;
L_0000024bbd31af70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8210 .functor NMOS 1, L_0000024bbd31af70, L_0000024bbd2bf3f0, C4<0>, C4<0>;
L_0000024bbd3b8f30 .functor NMOS 1, L_0000024bbd3b8210, L_0000024bbd2bf350, C4<0>, C4<0>;
v0000024bbd237590_0 .net "a", 0 0, L_0000024bbd2bf350;  alias, 1 drivers
v0000024bbd2374f0_0 .net "b", 0 0, L_0000024bbd2bf3f0;  alias, 1 drivers
v0000024bbd2378b0_0 .net8 "gnd", 0 0, L_0000024bbd31af70;  1 drivers, strength-aware
v0000024bbd237950_0 .net8 "nmos1_out", 0 0, L_0000024bbd3b8210;  1 drivers, strength-aware
v0000024bbd2379f0_0 .net8 "out", 0 0, RS_0000024bbd0f5ca8;  alias, 3 drivers, strength-aware
v0000024bbd237bd0_0 .net8 "pwr", 0 0, L_0000024bbd31b360;  1 drivers, strength-aware
S_0000024bbd253c70 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd255700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319e60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8280 .functor PMOS 1, L_0000024bbd319e60, RS_0000024bbd0f5ca8, C4<0>, C4<0>;
L_0000024bbd31b130 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8d00 .functor NMOS 1, L_0000024bbd31b130, RS_0000024bbd0f5ca8, C4<0>, C4<0>;
v0000024bbd237d10_0 .net8 "a", 0 0, RS_0000024bbd0f5ca8;  alias, 3 drivers, strength-aware
v0000024bbd238990_0 .net8 "gnd", 0 0, L_0000024bbd31b130;  1 drivers, strength-aware
v0000024bbd239f70_0 .net8 "out", 0 0, RS_0000024bbd0f5dc8;  alias, 2 drivers, strength-aware
v0000024bbd238f30_0 .net8 "pwr", 0 0, L_0000024bbd319e60;  1 drivers, strength-aware
S_0000024bbd255d40 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd255ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2388f0_0 .net8 "a", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
v0000024bbd238e90_0 .net8 "b", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
RS_0000024bbd0f5fa8 .resolv tri, L_0000024bbd3b9550, L_0000024bbd3b8830, L_0000024bbd3b82f0;
v0000024bbd23ab50_0 .net8 "nand_out", 0 0, RS_0000024bbd0f5fa8;  3 drivers, strength-aware
v0000024bbd239d90_0 .net8 "out", 0 0, RS_0000024bbd0f60c8;  alias, 2 drivers, strength-aware
S_0000024bbd252b40 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd255d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31a4f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9550 .functor PMOS 1, L_0000024bbd31a4f0, RS_0000024bbd0f4418, C4<0>, C4<0>;
L_0000024bbd3b8830 .functor PMOS 1, L_0000024bbd31a4f0, RS_0000024bbd0f5f18, C4<0>, C4<0>;
L_0000024bbd31b210 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8fa0 .functor NMOS 1, L_0000024bbd31b210, RS_0000024bbd0f5f18, C4<0>, C4<0>;
L_0000024bbd3b82f0 .functor NMOS 1, L_0000024bbd3b8fa0, RS_0000024bbd0f4418, C4<0>, C4<0>;
v0000024bbd2392f0_0 .net8 "a", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
v0000024bbd2391b0_0 .net8 "b", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
v0000024bbd238c10_0 .net8 "gnd", 0 0, L_0000024bbd31b210;  1 drivers, strength-aware
v0000024bbd239070_0 .net8 "nmos1_out", 0 0, L_0000024bbd3b8fa0;  1 drivers, strength-aware
v0000024bbd239750_0 .net8 "out", 0 0, RS_0000024bbd0f5fa8;  alias, 3 drivers, strength-aware
v0000024bbd239110_0 .net8 "pwr", 0 0, L_0000024bbd31a4f0;  1 drivers, strength-aware
S_0000024bbd254f30 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd255d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31b670 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b97f0 .functor PMOS 1, L_0000024bbd31b670, RS_0000024bbd0f5fa8, C4<0>, C4<0>;
L_0000024bbd31a800 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9390 .functor NMOS 1, L_0000024bbd31a800, RS_0000024bbd0f5fa8, C4<0>, C4<0>;
v0000024bbd23aab0_0 .net8 "a", 0 0, RS_0000024bbd0f5fa8;  alias, 3 drivers, strength-aware
v0000024bbd23a3d0_0 .net8 "gnd", 0 0, L_0000024bbd31a800;  1 drivers, strength-aware
v0000024bbd238fd0_0 .net8 "out", 0 0, RS_0000024bbd0f60c8;  alias, 2 drivers, strength-aware
v0000024bbd23add0_0 .net8 "pwr", 0 0, L_0000024bbd31b670;  1 drivers, strength-aware
S_0000024bbd256b50 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd255ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd239bb0_0 .net8 "a", 0 0, RS_0000024bbd0f5dc8;  alias, 2 drivers, strength-aware
v0000024bbd23a790_0 .net8 "b", 0 0, RS_0000024bbd0f60c8;  alias, 2 drivers, strength-aware
RS_0000024bbd0f6248 .resolv tri, L_0000024bbd3b9780, L_0000024bbd3b9a20, L_0000024bbd3b8520;
v0000024bbd239390_0 .net8 "nor_out", 0 0, RS_0000024bbd0f6248;  3 drivers, strength-aware
v0000024bbd23ae70_0 .net8 "out", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
S_0000024bbd254a80 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd256b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31b600 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8910 .functor PMOS 1, L_0000024bbd31b600, RS_0000024bbd0f5dc8, C4<0>, C4<0>;
L_0000024bbd3b9780 .functor PMOS 1, L_0000024bbd3b8910, RS_0000024bbd0f60c8, C4<0>, C4<0>;
L_0000024bbd31b3d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9a20 .functor NMOS 1, L_0000024bbd31b3d0, RS_0000024bbd0f5dc8, C4<0>, C4<0>;
L_0000024bbd3b8520 .functor NMOS 1, L_0000024bbd31b3d0, RS_0000024bbd0f60c8, C4<0>, C4<0>;
v0000024bbd23a150_0 .net8 "a", 0 0, RS_0000024bbd0f5dc8;  alias, 2 drivers, strength-aware
v0000024bbd239a70_0 .net8 "b", 0 0, RS_0000024bbd0f60c8;  alias, 2 drivers, strength-aware
v0000024bbd239ed0_0 .net8 "gnd", 0 0, L_0000024bbd31b3d0;  1 drivers, strength-aware
v0000024bbd23a6f0_0 .net8 "out", 0 0, RS_0000024bbd0f6248;  alias, 3 drivers, strength-aware
v0000024bbd239c50_0 .net8 "pmos1_out", 0 0, L_0000024bbd3b8910;  1 drivers, strength-aware
v0000024bbd238cb0_0 .net8 "pwr", 0 0, L_0000024bbd31b600;  1 drivers, strength-aware
S_0000024bbd255570 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd256b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31b6e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8ec0 .functor PMOS 1, L_0000024bbd31b6e0, RS_0000024bbd0f6248, C4<0>, C4<0>;
L_0000024bbd31b280 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b89f0 .functor NMOS 1, L_0000024bbd31b280, RS_0000024bbd0f6248, C4<0>, C4<0>;
v0000024bbd23abf0_0 .net8 "a", 0 0, RS_0000024bbd0f6248;  alias, 3 drivers, strength-aware
v0000024bbd23ac90_0 .net8 "gnd", 0 0, L_0000024bbd31b280;  1 drivers, strength-aware
v0000024bbd239b10_0 .net8 "out", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
v0000024bbd23afb0_0 .net8 "pwr", 0 0, L_0000024bbd31b6e0;  1 drivers, strength-aware
S_0000024bbd256060 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd255ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23cef0_0 .net "a", 0 0, L_0000024bbd2bf350;  alias, 1 drivers
v0000024bbd23d2b0_0 .net "b", 0 0, L_0000024bbd2bf3f0;  alias, 1 drivers
v0000024bbd23bd70_0 .net8 "out", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
RS_0000024bbd0f67e8 .resolv tri, L_0000024bbd347710, L_0000024bbd3464b0;
v0000024bbd23cb30_0 .net8 "w1", 0 0, RS_0000024bbd0f67e8;  2 drivers, strength-aware
RS_0000024bbd0f64e8 .resolv tri, L_0000024bbd3471d0, L_0000024bbd346b40;
v0000024bbd23bf50_0 .net8 "w2", 0 0, RS_0000024bbd0f64e8;  2 drivers, strength-aware
RS_0000024bbd0f6698 .resolv tri, L_0000024bbd347470, L_0000024bbd346d00;
v0000024bbd23d710_0 .net8 "w3", 0 0, RS_0000024bbd0f6698;  2 drivers, strength-aware
RS_0000024bbd0f6998 .resolv tri, L_0000024bbd347c50, L_0000024bbd3475c0;
v0000024bbd23d5d0_0 .net8 "w4", 0 0, RS_0000024bbd0f6998;  2 drivers, strength-aware
S_0000024bbd252370 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd256060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd238d50_0 .net "a", 0 0, L_0000024bbd2bf350;  alias, 1 drivers
v0000024bbd238df0_0 .net8 "b", 0 0, RS_0000024bbd0f64e8;  alias, 2 drivers, strength-aware
RS_0000024bbd0f6578 .resolv tri, L_0000024bbd346c90, L_0000024bbd3474e0, L_0000024bbd346ec0;
v0000024bbd23a470_0 .net8 "nand_out", 0 0, RS_0000024bbd0f6578;  3 drivers, strength-aware
v0000024bbd23a0b0_0 .net8 "out", 0 0, RS_0000024bbd0f6698;  alias, 2 drivers, strength-aware
S_0000024bbd252500 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd252370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd318c00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346c90 .functor PMOS 1, L_0000024bbd318c00, L_0000024bbd2bf350, C4<0>, C4<0>;
L_0000024bbd3474e0 .functor PMOS 1, L_0000024bbd318c00, RS_0000024bbd0f64e8, C4<0>, C4<0>;
L_0000024bbd3188f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3467c0 .functor NMOS 1, L_0000024bbd3188f0, RS_0000024bbd0f64e8, C4<0>, C4<0>;
L_0000024bbd346ec0 .functor NMOS 1, L_0000024bbd3467c0, L_0000024bbd2bf350, C4<0>, C4<0>;
v0000024bbd239930_0 .net "a", 0 0, L_0000024bbd2bf350;  alias, 1 drivers
v0000024bbd239cf0_0 .net8 "b", 0 0, RS_0000024bbd0f64e8;  alias, 2 drivers, strength-aware
v0000024bbd239250_0 .net8 "gnd", 0 0, L_0000024bbd3188f0;  1 drivers, strength-aware
v0000024bbd23b050_0 .net8 "nmos1_out", 0 0, L_0000024bbd3467c0;  1 drivers, strength-aware
v0000024bbd23a010_0 .net8 "out", 0 0, RS_0000024bbd0f6578;  alias, 3 drivers, strength-aware
v0000024bbd239430_0 .net8 "pwr", 0 0, L_0000024bbd318c00;  1 drivers, strength-aware
S_0000024bbd254120 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd252370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319a70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347470 .functor PMOS 1, L_0000024bbd319a70, RS_0000024bbd0f6578, C4<0>, C4<0>;
L_0000024bbd318c70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346d00 .functor NMOS 1, L_0000024bbd318c70, RS_0000024bbd0f6578, C4<0>, C4<0>;
v0000024bbd23a1f0_0 .net8 "a", 0 0, RS_0000024bbd0f6578;  alias, 3 drivers, strength-aware
v0000024bbd23ad30_0 .net8 "gnd", 0 0, L_0000024bbd318c70;  1 drivers, strength-aware
v0000024bbd2394d0_0 .net8 "out", 0 0, RS_0000024bbd0f6698;  alias, 2 drivers, strength-aware
v0000024bbd2397f0_0 .net8 "pwr", 0 0, L_0000024bbd319a70;  1 drivers, strength-aware
S_0000024bbd254760 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd256060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23a510_0 .net8 "a", 0 0, RS_0000024bbd0f67e8;  alias, 2 drivers, strength-aware
v0000024bbd23a830_0 .net "b", 0 0, L_0000024bbd2bf3f0;  alias, 1 drivers
RS_0000024bbd0f6878 .resolv tri, L_0000024bbd3466e0, L_0000024bbd347b70, L_0000024bbd3468a0;
v0000024bbd23a8d0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f6878;  3 drivers, strength-aware
v0000024bbd23a970_0 .net8 "out", 0 0, RS_0000024bbd0f6998;  alias, 2 drivers, strength-aware
S_0000024bbd2561f0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd254760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3183b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3466e0 .functor PMOS 1, L_0000024bbd3183b0, RS_0000024bbd0f67e8, C4<0>, C4<0>;
L_0000024bbd347b70 .functor PMOS 1, L_0000024bbd3183b0, L_0000024bbd2bf3f0, C4<0>, C4<0>;
L_0000024bbd318ce0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347be0 .functor NMOS 1, L_0000024bbd318ce0, L_0000024bbd2bf3f0, C4<0>, C4<0>;
L_0000024bbd3468a0 .functor NMOS 1, L_0000024bbd347be0, RS_0000024bbd0f67e8, C4<0>, C4<0>;
v0000024bbd239890_0 .net8 "a", 0 0, RS_0000024bbd0f67e8;  alias, 2 drivers, strength-aware
v0000024bbd23a650_0 .net "b", 0 0, L_0000024bbd2bf3f0;  alias, 1 drivers
v0000024bbd239570_0 .net8 "gnd", 0 0, L_0000024bbd318ce0;  1 drivers, strength-aware
v0000024bbd239610_0 .net8 "nmos1_out", 0 0, L_0000024bbd347be0;  1 drivers, strength-aware
v0000024bbd23af10_0 .net8 "out", 0 0, RS_0000024bbd0f6878;  alias, 3 drivers, strength-aware
v0000024bbd2396b0_0 .net8 "pwr", 0 0, L_0000024bbd3183b0;  1 drivers, strength-aware
S_0000024bbd2550c0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd254760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd318ea0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347c50 .functor PMOS 1, L_0000024bbd318ea0, RS_0000024bbd0f6878, C4<0>, C4<0>;
L_0000024bbd3191b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3475c0 .functor NMOS 1, L_0000024bbd3191b0, RS_0000024bbd0f6878, C4<0>, C4<0>;
v0000024bbd239e30_0 .net8 "a", 0 0, RS_0000024bbd0f6878;  alias, 3 drivers, strength-aware
v0000024bbd23a290_0 .net8 "gnd", 0 0, L_0000024bbd3191b0;  1 drivers, strength-aware
v0000024bbd23a330_0 .net8 "out", 0 0, RS_0000024bbd0f6998;  alias, 2 drivers, strength-aware
v0000024bbd23a5b0_0 .net8 "pwr", 0 0, L_0000024bbd318ea0;  1 drivers, strength-aware
S_0000024bbd252cd0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd256060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319920 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347710 .functor PMOS 1, L_0000024bbd319920, L_0000024bbd2bf350, C4<0>, C4<0>;
L_0000024bbd318110 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3464b0 .functor NMOS 1, L_0000024bbd318110, L_0000024bbd2bf350, C4<0>, C4<0>;
v0000024bbd23aa10_0 .net "a", 0 0, L_0000024bbd2bf350;  alias, 1 drivers
v0000024bbd23d530_0 .net8 "gnd", 0 0, L_0000024bbd318110;  1 drivers, strength-aware
v0000024bbd23b870_0 .net8 "out", 0 0, RS_0000024bbd0f67e8;  alias, 2 drivers, strength-aware
v0000024bbd23d7b0_0 .net8 "pwr", 0 0, L_0000024bbd319920;  1 drivers, strength-aware
S_0000024bbd257000 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd256060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319ae0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3471d0 .functor PMOS 1, L_0000024bbd319ae0, L_0000024bbd2bf3f0, C4<0>, C4<0>;
L_0000024bbd318b20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346b40 .functor NMOS 1, L_0000024bbd318b20, L_0000024bbd2bf3f0, C4<0>, C4<0>;
v0000024bbd23d0d0_0 .net "a", 0 0, L_0000024bbd2bf3f0;  alias, 1 drivers
v0000024bbd23b690_0 .net8 "gnd", 0 0, L_0000024bbd318b20;  1 drivers, strength-aware
v0000024bbd23cd10_0 .net8 "out", 0 0, RS_0000024bbd0f64e8;  alias, 2 drivers, strength-aware
v0000024bbd23d210_0 .net8 "pwr", 0 0, L_0000024bbd319ae0;  1 drivers, strength-aware
S_0000024bbd254440 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd256060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23d030_0 .net8 "a", 0 0, RS_0000024bbd0f6698;  alias, 2 drivers, strength-aware
v0000024bbd23c1d0_0 .net8 "b", 0 0, RS_0000024bbd0f6998;  alias, 2 drivers, strength-aware
RS_0000024bbd0f6c98 .resolv tri, L_0000024bbd347780, L_0000024bbd346980, L_0000024bbd346670;
v0000024bbd23bcd0_0 .net8 "nor_out", 0 0, RS_0000024bbd0f6c98;  3 drivers, strength-aware
v0000024bbd23d170_0 .net8 "out", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
S_0000024bbd2545d0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd254440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd319370 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346130 .functor PMOS 1, L_0000024bbd319370, RS_0000024bbd0f6698, C4<0>, C4<0>;
L_0000024bbd347780 .functor PMOS 1, L_0000024bbd346130, RS_0000024bbd0f6998, C4<0>, C4<0>;
L_0000024bbd319290 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346980 .functor NMOS 1, L_0000024bbd319290, RS_0000024bbd0f6698, C4<0>, C4<0>;
L_0000024bbd346670 .functor NMOS 1, L_0000024bbd319290, RS_0000024bbd0f6998, C4<0>, C4<0>;
v0000024bbd23cf90_0 .net8 "a", 0 0, RS_0000024bbd0f6698;  alias, 2 drivers, strength-aware
v0000024bbd23b0f0_0 .net8 "b", 0 0, RS_0000024bbd0f6998;  alias, 2 drivers, strength-aware
v0000024bbd23d850_0 .net8 "gnd", 0 0, L_0000024bbd319290;  1 drivers, strength-aware
v0000024bbd23bc30_0 .net8 "out", 0 0, RS_0000024bbd0f6c98;  alias, 3 drivers, strength-aware
v0000024bbd23b730_0 .net8 "pmos1_out", 0 0, L_0000024bbd346130;  1 drivers, strength-aware
v0000024bbd23b7d0_0 .net8 "pwr", 0 0, L_0000024bbd319370;  1 drivers, strength-aware
S_0000024bbd252e60 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd254440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd318420 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346c20 .functor PMOS 1, L_0000024bbd318420, RS_0000024bbd0f6c98, C4<0>, C4<0>;
L_0000024bbd318960 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347390 .functor NMOS 1, L_0000024bbd318960, RS_0000024bbd0f6c98, C4<0>, C4<0>;
v0000024bbd23c3b0_0 .net8 "a", 0 0, RS_0000024bbd0f6c98;  alias, 3 drivers, strength-aware
v0000024bbd23b230_0 .net8 "gnd", 0 0, L_0000024bbd318960;  1 drivers, strength-aware
v0000024bbd23ce50_0 .net8 "out", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
v0000024bbd23b190_0 .net8 "pwr", 0 0, L_0000024bbd318420;  1 drivers, strength-aware
S_0000024bbd257190 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd255ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23e7f0_0 .net8 "a", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
v0000024bbd23d8f0_0 .net8 "b", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
v0000024bbd23f470_0 .net8 "out", 0 0, RS_0000024bbd0f7898;  alias, 2 drivers, strength-aware
RS_0000024bbd0f7298 .resolv tri, L_0000024bbd346d70, L_0000024bbd3477f0;
v0000024bbd23f8d0_0 .net8 "w1", 0 0, RS_0000024bbd0f7298;  2 drivers, strength-aware
RS_0000024bbd0f6f98 .resolv tri, L_0000024bbd347160, L_0000024bbd3469f0;
v0000024bbd23f510_0 .net8 "w2", 0 0, RS_0000024bbd0f6f98;  2 drivers, strength-aware
RS_0000024bbd0f7148 .resolv tri, L_0000024bbd3472b0, L_0000024bbd346e50;
v0000024bbd23dc10_0 .net8 "w3", 0 0, RS_0000024bbd0f7148;  2 drivers, strength-aware
RS_0000024bbd0f7448 .resolv tri, L_0000024bbd3461a0, L_0000024bbd347a20;
v0000024bbd23e250_0 .net8 "w4", 0 0, RS_0000024bbd0f7448;  2 drivers, strength-aware
S_0000024bbd257320 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd257190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23beb0_0 .net8 "a", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
v0000024bbd23c810_0 .net8 "b", 0 0, RS_0000024bbd0f6f98;  alias, 2 drivers, strength-aware
RS_0000024bbd0f7028 .resolv tri, L_0000024bbd347860, L_0000024bbd346a60, L_0000024bbd347240;
v0000024bbd23c4f0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f7028;  3 drivers, strength-aware
v0000024bbd23b9b0_0 .net8 "out", 0 0, RS_0000024bbd0f7148;  alias, 2 drivers, strength-aware
S_0000024bbd256ce0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd257320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31ac60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347860 .functor PMOS 1, L_0000024bbd31ac60, RS_0000024bbd0f5f18, C4<0>, C4<0>;
L_0000024bbd346a60 .functor PMOS 1, L_0000024bbd31ac60, RS_0000024bbd0f6f98, C4<0>, C4<0>;
L_0000024bbd318490 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346de0 .functor NMOS 1, L_0000024bbd318490, RS_0000024bbd0f6f98, C4<0>, C4<0>;
L_0000024bbd347240 .functor NMOS 1, L_0000024bbd346de0, RS_0000024bbd0f5f18, C4<0>, C4<0>;
v0000024bbd23cdb0_0 .net8 "a", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
v0000024bbd23d3f0_0 .net8 "b", 0 0, RS_0000024bbd0f6f98;  alias, 2 drivers, strength-aware
v0000024bbd23c6d0_0 .net8 "gnd", 0 0, L_0000024bbd318490;  1 drivers, strength-aware
v0000024bbd23b910_0 .net8 "nmos1_out", 0 0, L_0000024bbd346de0;  1 drivers, strength-aware
v0000024bbd23be10_0 .net8 "out", 0 0, RS_0000024bbd0f7028;  alias, 3 drivers, strength-aware
v0000024bbd23d670_0 .net8 "pwr", 0 0, L_0000024bbd31ac60;  1 drivers, strength-aware
S_0000024bbd256380 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd257320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31a1e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3472b0 .functor PMOS 1, L_0000024bbd31a1e0, RS_0000024bbd0f7028, C4<0>, C4<0>;
L_0000024bbd31ab80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346e50 .functor NMOS 1, L_0000024bbd31ab80, RS_0000024bbd0f7028, C4<0>, C4<0>;
v0000024bbd23cbd0_0 .net8 "a", 0 0, RS_0000024bbd0f7028;  alias, 3 drivers, strength-aware
v0000024bbd23d350_0 .net8 "gnd", 0 0, L_0000024bbd31ab80;  1 drivers, strength-aware
v0000024bbd23cc70_0 .net8 "out", 0 0, RS_0000024bbd0f7148;  alias, 2 drivers, strength-aware
v0000024bbd23d490_0 .net8 "pwr", 0 0, L_0000024bbd31a1e0;  1 drivers, strength-aware
S_0000024bbd2534a0 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd257190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23bb90_0 .net8 "a", 0 0, RS_0000024bbd0f7298;  alias, 2 drivers, strength-aware
v0000024bbd23c130_0 .net8 "b", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
RS_0000024bbd0f7328 .resolv tri, L_0000024bbd346f30, L_0000024bbd3478d0, L_0000024bbd3479b0;
v0000024bbd23b550_0 .net8 "nand_out", 0 0, RS_0000024bbd0f7328;  3 drivers, strength-aware
v0000024bbd23c270_0 .net8 "out", 0 0, RS_0000024bbd0f7448;  alias, 2 drivers, strength-aware
S_0000024bbd251240 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd2534a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31a720 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346f30 .functor PMOS 1, L_0000024bbd31a720, RS_0000024bbd0f7298, C4<0>, C4<0>;
L_0000024bbd3478d0 .functor PMOS 1, L_0000024bbd31a720, RS_0000024bbd0f4418, C4<0>, C4<0>;
L_0000024bbd319d10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347940 .functor NMOS 1, L_0000024bbd319d10, RS_0000024bbd0f4418, C4<0>, C4<0>;
L_0000024bbd3479b0 .functor NMOS 1, L_0000024bbd347940, RS_0000024bbd0f7298, C4<0>, C4<0>;
v0000024bbd23b2d0_0 .net8 "a", 0 0, RS_0000024bbd0f7298;  alias, 2 drivers, strength-aware
v0000024bbd23b370_0 .net8 "b", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
v0000024bbd23c8b0_0 .net8 "gnd", 0 0, L_0000024bbd319d10;  1 drivers, strength-aware
v0000024bbd23b410_0 .net8 "nmos1_out", 0 0, L_0000024bbd347940;  1 drivers, strength-aware
v0000024bbd23bff0_0 .net8 "out", 0 0, RS_0000024bbd0f7328;  alias, 3 drivers, strength-aware
v0000024bbd23c590_0 .net8 "pwr", 0 0, L_0000024bbd31a720;  1 drivers, strength-aware
S_0000024bbd2548f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd2534a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31b2f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3461a0 .functor PMOS 1, L_0000024bbd31b2f0, RS_0000024bbd0f7328, C4<0>, C4<0>;
L_0000024bbd31a170 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347a20 .functor NMOS 1, L_0000024bbd31a170, RS_0000024bbd0f7328, C4<0>, C4<0>;
v0000024bbd23b4b0_0 .net8 "a", 0 0, RS_0000024bbd0f7328;  alias, 3 drivers, strength-aware
v0000024bbd23c090_0 .net8 "gnd", 0 0, L_0000024bbd31a170;  1 drivers, strength-aware
v0000024bbd23ba50_0 .net8 "out", 0 0, RS_0000024bbd0f7448;  alias, 2 drivers, strength-aware
v0000024bbd23baf0_0 .net8 "pwr", 0 0, L_0000024bbd31b2f0;  1 drivers, strength-aware
S_0000024bbd253e00 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd257190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3193e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346d70 .functor PMOS 1, L_0000024bbd3193e0, RS_0000024bbd0f5f18, C4<0>, C4<0>;
L_0000024bbd3189d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3477f0 .functor NMOS 1, L_0000024bbd3189d0, RS_0000024bbd0f5f18, C4<0>, C4<0>;
v0000024bbd23b5f0_0 .net8 "a", 0 0, RS_0000024bbd0f5f18;  alias, 2 drivers, strength-aware
v0000024bbd23c310_0 .net8 "gnd", 0 0, L_0000024bbd3189d0;  1 drivers, strength-aware
v0000024bbd23c770_0 .net8 "out", 0 0, RS_0000024bbd0f7298;  alias, 2 drivers, strength-aware
v0000024bbd23c450_0 .net8 "pwr", 0 0, L_0000024bbd3193e0;  1 drivers, strength-aware
S_0000024bbd256510 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd257190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3194c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347160 .functor PMOS 1, L_0000024bbd3194c0, RS_0000024bbd0f4418, C4<0>, C4<0>;
L_0000024bbd319450 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3469f0 .functor NMOS 1, L_0000024bbd319450, RS_0000024bbd0f4418, C4<0>, C4<0>;
v0000024bbd23c9f0_0 .net8 "a", 0 0, RS_0000024bbd0f4418;  alias, 2 drivers, strength-aware
v0000024bbd23c630_0 .net8 "gnd", 0 0, L_0000024bbd319450;  1 drivers, strength-aware
v0000024bbd23c950_0 .net8 "out", 0 0, RS_0000024bbd0f6f98;  alias, 2 drivers, strength-aware
v0000024bbd23ca90_0 .net8 "pwr", 0 0, L_0000024bbd3194c0;  1 drivers, strength-aware
S_0000024bbd2569c0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd257190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23f790_0 .net8 "a", 0 0, RS_0000024bbd0f7148;  alias, 2 drivers, strength-aware
v0000024bbd23fa10_0 .net8 "b", 0 0, RS_0000024bbd0f7448;  alias, 2 drivers, strength-aware
RS_0000024bbd0f7748 .resolv tri, L_0000024bbd346280, L_0000024bbd3462f0, L_0000024bbd346360;
v0000024bbd23f1f0_0 .net8 "nor_out", 0 0, RS_0000024bbd0f7748;  3 drivers, strength-aware
v0000024bbd23fbf0_0 .net8 "out", 0 0, RS_0000024bbd0f7898;  alias, 2 drivers, strength-aware
S_0000024bbd2566a0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd2569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31b750 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd347a90 .functor PMOS 1, L_0000024bbd31b750, RS_0000024bbd0f7148, C4<0>, C4<0>;
L_0000024bbd346280 .functor PMOS 1, L_0000024bbd347a90, RS_0000024bbd0f7448, C4<0>, C4<0>;
L_0000024bbd319df0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3462f0 .functor NMOS 1, L_0000024bbd319df0, RS_0000024bbd0f7148, C4<0>, C4<0>;
L_0000024bbd346360 .functor NMOS 1, L_0000024bbd319df0, RS_0000024bbd0f7448, C4<0>, C4<0>;
v0000024bbd23e2f0_0 .net8 "a", 0 0, RS_0000024bbd0f7148;  alias, 2 drivers, strength-aware
v0000024bbd23eb10_0 .net8 "b", 0 0, RS_0000024bbd0f7448;  alias, 2 drivers, strength-aware
v0000024bbd23e890_0 .net8 "gnd", 0 0, L_0000024bbd319df0;  1 drivers, strength-aware
v0000024bbd23f650_0 .net8 "out", 0 0, RS_0000024bbd0f7748;  alias, 3 drivers, strength-aware
v0000024bbd23f830_0 .net8 "pmos1_out", 0 0, L_0000024bbd347a90;  1 drivers, strength-aware
v0000024bbd23f5b0_0 .net8 "pwr", 0 0, L_0000024bbd31b750;  1 drivers, strength-aware
S_0000024bbd255250 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd2569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31b1a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346440 .functor PMOS 1, L_0000024bbd31b1a0, RS_0000024bbd0f7748, C4<0>, C4<0>;
L_0000024bbd31a790 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd346520 .functor NMOS 1, L_0000024bbd31a790, RS_0000024bbd0f7748, C4<0>, C4<0>;
v0000024bbd23f010_0 .net8 "a", 0 0, RS_0000024bbd0f7748;  alias, 3 drivers, strength-aware
v0000024bbd23f6f0_0 .net8 "gnd", 0 0, L_0000024bbd31a790;  1 drivers, strength-aware
v0000024bbd23ef70_0 .net8 "out", 0 0, RS_0000024bbd0f7898;  alias, 2 drivers, strength-aware
v0000024bbd23e6b0_0 .net8 "pwr", 0 0, L_0000024bbd31b1a0;  1 drivers, strength-aware
S_0000024bbd252050 .scope module, "fa6" "full_adder" 3 103, 3 75 0, S_0000024bbd22d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd243250_0 .net "a", 0 0, L_0000024bbd2c2370;  1 drivers
v0000024bbd243750_0 .net "b", 0 0, L_0000024bbd2c2e10;  1 drivers
v0000024bbd242df0_0 .net8 "cin", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
v0000024bbd2437f0_0 .net8 "cout", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
v0000024bbd243b10_0 .net8 "sum", 0 0, RS_0000024bbd2626e8;  2 drivers, strength-aware
RS_0000024bbd0f7e98 .resolv tri, L_0000024bbd3b8750, L_0000024bbd3b95c0;
v0000024bbd2441f0_0 .net8 "w1", 0 0, RS_0000024bbd0f7e98;  2 drivers, strength-aware
RS_0000024bbd0f7d48 .resolv tri, L_0000024bbd3bb540, L_0000024bbd3bb620;
v0000024bbd244290_0 .net8 "w2", 0 0, RS_0000024bbd0f7d48;  2 drivers, strength-aware
RS_0000024bbd0f8048 .resolv tri, L_0000024bbd3bb7e0, L_0000024bbd3bb380;
v0000024bbd2470d0_0 .net8 "w3", 0 0, RS_0000024bbd0f8048;  2 drivers, strength-aware
S_0000024bbd2513d0 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd252050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23e570_0 .net "a", 0 0, L_0000024bbd2c2370;  alias, 1 drivers
v0000024bbd23fc90_0 .net "b", 0 0, L_0000024bbd2c2e10;  alias, 1 drivers
RS_0000024bbd0f7c28 .resolv tri, L_0000024bbd3b81a0, L_0000024bbd3b94e0, L_0000024bbd3b9ef0;
v0000024bbd23ff10_0 .net8 "nand_out", 0 0, RS_0000024bbd0f7c28;  3 drivers, strength-aware
v0000024bbd23de90_0 .net8 "out", 0 0, RS_0000024bbd0f7d48;  alias, 2 drivers, strength-aware
S_0000024bbd2542b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd2513d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31a5d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b81a0 .functor PMOS 1, L_0000024bbd31a5d0, L_0000024bbd2c2370, C4<0>, C4<0>;
L_0000024bbd3b94e0 .functor PMOS 1, L_0000024bbd31a5d0, L_0000024bbd2c2e10, C4<0>, C4<0>;
L_0000024bbd31a9c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb310 .functor NMOS 1, L_0000024bbd31a9c0, L_0000024bbd2c2e10, C4<0>, C4<0>;
L_0000024bbd3b9ef0 .functor NMOS 1, L_0000024bbd3bb310, L_0000024bbd2c2370, C4<0>, C4<0>;
v0000024bbd23e430_0 .net "a", 0 0, L_0000024bbd2c2370;  alias, 1 drivers
v0000024bbd23e9d0_0 .net "b", 0 0, L_0000024bbd2c2e10;  alias, 1 drivers
v0000024bbd23f330_0 .net8 "gnd", 0 0, L_0000024bbd31a9c0;  1 drivers, strength-aware
v0000024bbd23dcb0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bb310;  1 drivers, strength-aware
v0000024bbd23e390_0 .net8 "out", 0 0, RS_0000024bbd0f7c28;  alias, 3 drivers, strength-aware
v0000024bbd23e4d0_0 .net8 "pwr", 0 0, L_0000024bbd31a5d0;  1 drivers, strength-aware
S_0000024bbd256830 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd2513d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31ae90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb540 .functor PMOS 1, L_0000024bbd31ae90, RS_0000024bbd0f7c28, C4<0>, C4<0>;
L_0000024bbd31a640 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb620 .functor NMOS 1, L_0000024bbd31a640, RS_0000024bbd0f7c28, C4<0>, C4<0>;
v0000024bbd23fab0_0 .net8 "a", 0 0, RS_0000024bbd0f7c28;  alias, 3 drivers, strength-aware
v0000024bbd23e1b0_0 .net8 "gnd", 0 0, L_0000024bbd31a640;  1 drivers, strength-aware
v0000024bbd23e070_0 .net8 "out", 0 0, RS_0000024bbd0f7d48;  alias, 2 drivers, strength-aware
v0000024bbd23fd30_0 .net8 "pwr", 0 0, L_0000024bbd31ae90;  1 drivers, strength-aware
S_0000024bbd256e70 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd252050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd23ebb0_0 .net8 "a", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
v0000024bbd23dd50_0 .net8 "b", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
RS_0000024bbd0f7f28 .resolv tri, L_0000024bbd3ba190, L_0000024bbd3ba270, L_0000024bbd3ba4a0;
v0000024bbd23ddf0_0 .net8 "nand_out", 0 0, RS_0000024bbd0f7f28;  3 drivers, strength-aware
v0000024bbd23ec50_0 .net8 "out", 0 0, RS_0000024bbd0f8048;  alias, 2 drivers, strength-aware
S_0000024bbd2510b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd256e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31aa30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba190 .functor PMOS 1, L_0000024bbd31aa30, RS_0000024bbd0f6398, C4<0>, C4<0>;
L_0000024bbd3ba270 .functor PMOS 1, L_0000024bbd31aa30, RS_0000024bbd0f7e98, C4<0>, C4<0>;
L_0000024bbd31a6b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb850 .functor NMOS 1, L_0000024bbd31a6b0, RS_0000024bbd0f7e98, C4<0>, C4<0>;
L_0000024bbd3ba4a0 .functor NMOS 1, L_0000024bbd3bb850, RS_0000024bbd0f6398, C4<0>, C4<0>;
v0000024bbd23f3d0_0 .net8 "a", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
v0000024bbd23e610_0 .net8 "b", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
v0000024bbd23fb50_0 .net8 "gnd", 0 0, L_0000024bbd31a6b0;  1 drivers, strength-aware
v0000024bbd23e930_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bb850;  1 drivers, strength-aware
v0000024bbd23fdd0_0 .net8 "out", 0 0, RS_0000024bbd0f7f28;  alias, 3 drivers, strength-aware
v0000024bbd23f150_0 .net8 "pwr", 0 0, L_0000024bbd31aa30;  1 drivers, strength-aware
S_0000024bbd2516f0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd256e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31afe0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb7e0 .functor PMOS 1, L_0000024bbd31afe0, RS_0000024bbd0f7f28, C4<0>, C4<0>;
L_0000024bbd31af00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb380 .functor NMOS 1, L_0000024bbd31af00, RS_0000024bbd0f7f28, C4<0>, C4<0>;
v0000024bbd23ffb0_0 .net8 "a", 0 0, RS_0000024bbd0f7f28;  alias, 3 drivers, strength-aware
v0000024bbd23dad0_0 .net8 "gnd", 0 0, L_0000024bbd31af00;  1 drivers, strength-aware
v0000024bbd23db70_0 .net8 "out", 0 0, RS_0000024bbd0f8048;  alias, 2 drivers, strength-aware
v0000024bbd23ea70_0 .net8 "pwr", 0 0, L_0000024bbd31afe0;  1 drivers, strength-aware
S_0000024bbd251880 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd252050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2407d0_0 .net8 "a", 0 0, RS_0000024bbd0f7d48;  alias, 2 drivers, strength-aware
v0000024bbd240eb0_0 .net8 "b", 0 0, RS_0000024bbd0f8048;  alias, 2 drivers, strength-aware
RS_0000024bbd261098 .resolv tri, L_0000024bbd3ba350, L_0000024bbd3bb690, L_0000024bbd3ba120;
v0000024bbd2400f0_0 .net8 "nor_out", 0 0, RS_0000024bbd261098;  3 drivers, strength-aware
v0000024bbd242850_0 .net8 "out", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
S_0000024bbd251d30 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd251880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c160 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba510 .functor PMOS 1, L_0000024bbd31c160, RS_0000024bbd0f7d48, C4<0>, C4<0>;
L_0000024bbd3ba350 .functor PMOS 1, L_0000024bbd3ba510, RS_0000024bbd0f8048, C4<0>, C4<0>;
L_0000024bbd31b0c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb690 .functor NMOS 1, L_0000024bbd31b0c0, RS_0000024bbd0f7d48, C4<0>, C4<0>;
L_0000024bbd3ba120 .functor NMOS 1, L_0000024bbd31b0c0, RS_0000024bbd0f8048, C4<0>, C4<0>;
v0000024bbd23ecf0_0 .net8 "a", 0 0, RS_0000024bbd0f7d48;  alias, 2 drivers, strength-aware
v0000024bbd23ee30_0 .net8 "b", 0 0, RS_0000024bbd0f8048;  alias, 2 drivers, strength-aware
v0000024bbd23df30_0 .net8 "gnd", 0 0, L_0000024bbd31b0c0;  1 drivers, strength-aware
v0000024bbd23e110_0 .net8 "out", 0 0, RS_0000024bbd261098;  alias, 3 drivers, strength-aware
v0000024bbd23eed0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3ba510;  1 drivers, strength-aware
v0000024bbd23f0b0_0 .net8 "pwr", 0 0, L_0000024bbd31c160;  1 drivers, strength-aware
S_0000024bbd251ec0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd251880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31b9f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba660 .functor PMOS 1, L_0000024bbd31b9f0, RS_0000024bbd261098, C4<0>, C4<0>;
L_0000024bbd31b910 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba200 .functor NMOS 1, L_0000024bbd31b910, RS_0000024bbd261098, C4<0>, C4<0>;
v0000024bbd23f290_0 .net8 "a", 0 0, RS_0000024bbd261098;  alias, 3 drivers, strength-aware
v0000024bbd241630_0 .net8 "gnd", 0 0, L_0000024bbd31b910;  1 drivers, strength-aware
v0000024bbd2416d0_0 .net8 "out", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
v0000024bbd241770_0 .net8 "pwr", 0 0, L_0000024bbd31b9f0;  1 drivers, strength-aware
S_0000024bbd2521e0 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd252050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd242670_0 .net "a", 0 0, L_0000024bbd2c2370;  alias, 1 drivers
v0000024bbd240910_0 .net "b", 0 0, L_0000024bbd2c2e10;  alias, 1 drivers
v0000024bbd241c70_0 .net8 "out", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
RS_0000024bbd261638 .resolv tri, L_0000024bbd3b8bb0, L_0000024bbd3b8b40;
v0000024bbd2425d0_0 .net8 "w1", 0 0, RS_0000024bbd261638;  2 drivers, strength-aware
RS_0000024bbd261338 .resolv tri, L_0000024bbd3b8c90, L_0000024bbd3b9400;
v0000024bbd240370_0 .net8 "w2", 0 0, RS_0000024bbd261338;  2 drivers, strength-aware
RS_0000024bbd2614e8 .resolv tri, L_0000024bbd3b8590, L_0000024bbd3b9630;
v0000024bbd240410_0 .net8 "w3", 0 0, RS_0000024bbd2614e8;  2 drivers, strength-aware
RS_0000024bbd2617e8 .resolv tri, L_0000024bbd3b8600, L_0000024bbd3b9cc0;
v0000024bbd2405f0_0 .net8 "w4", 0 0, RS_0000024bbd2617e8;  2 drivers, strength-aware
S_0000024bbd252690 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd2521e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2427b0_0 .net "a", 0 0, L_0000024bbd2c2370;  alias, 1 drivers
v0000024bbd2420d0_0 .net8 "b", 0 0, RS_0000024bbd261338;  alias, 2 drivers, strength-aware
RS_0000024bbd2613c8 .resolv tri, L_0000024bbd3b9860, L_0000024bbd3b8360, L_0000024bbd3b87c0;
v0000024bbd240b90_0 .net8 "nand_out", 0 0, RS_0000024bbd2613c8;  3 drivers, strength-aware
v0000024bbd242490_0 .net8 "out", 0 0, RS_0000024bbd2614e8;  alias, 2 drivers, strength-aware
S_0000024bbd252820 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd252690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31a870 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9860 .functor PMOS 1, L_0000024bbd31a870, L_0000024bbd2c2370, C4<0>, C4<0>;
L_0000024bbd3b8360 .functor PMOS 1, L_0000024bbd31a870, RS_0000024bbd261338, C4<0>, C4<0>;
L_0000024bbd31aaa0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9b70 .functor NMOS 1, L_0000024bbd31aaa0, RS_0000024bbd261338, C4<0>, C4<0>;
L_0000024bbd3b87c0 .functor NMOS 1, L_0000024bbd3b9b70, L_0000024bbd2c2370, C4<0>, C4<0>;
v0000024bbd2404b0_0 .net "a", 0 0, L_0000024bbd2c2370;  alias, 1 drivers
v0000024bbd240c30_0 .net8 "b", 0 0, RS_0000024bbd261338;  alias, 2 drivers, strength-aware
v0000024bbd2411d0_0 .net8 "gnd", 0 0, L_0000024bbd31aaa0;  1 drivers, strength-aware
v0000024bbd241b30_0 .net8 "nmos1_out", 0 0, L_0000024bbd3b9b70;  1 drivers, strength-aware
v0000024bbd241e50_0 .net8 "out", 0 0, RS_0000024bbd2613c8;  alias, 3 drivers, strength-aware
v0000024bbd240af0_0 .net8 "pwr", 0 0, L_0000024bbd31a870;  1 drivers, strength-aware
S_0000024bbd252ff0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd252690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31b4b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8590 .functor PMOS 1, L_0000024bbd31b4b0, RS_0000024bbd2613c8, C4<0>, C4<0>;
L_0000024bbd31a100 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9630 .functor NMOS 1, L_0000024bbd31a100, RS_0000024bbd2613c8, C4<0>, C4<0>;
v0000024bbd241ef0_0 .net8 "a", 0 0, RS_0000024bbd2613c8;  alias, 3 drivers, strength-aware
v0000024bbd241f90_0 .net8 "gnd", 0 0, L_0000024bbd31a100;  1 drivers, strength-aware
v0000024bbd2409b0_0 .net8 "out", 0 0, RS_0000024bbd2614e8;  alias, 2 drivers, strength-aware
v0000024bbd240870_0 .net8 "pwr", 0 0, L_0000024bbd31b4b0;  1 drivers, strength-aware
S_0000024bbd253180 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd2521e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd240690_0 .net8 "a", 0 0, RS_0000024bbd261638;  alias, 2 drivers, strength-aware
v0000024bbd240f50_0 .net "b", 0 0, L_0000024bbd2c2e10;  alias, 1 drivers
RS_0000024bbd2616c8 .resolv tri, L_0000024bbd3b9710, L_0000024bbd3b9080, L_0000024bbd3b83d0;
v0000024bbd241270_0 .net8 "nand_out", 0 0, RS_0000024bbd2616c8;  3 drivers, strength-aware
v0000024bbd240ff0_0 .net8 "out", 0 0, RS_0000024bbd2617e8;  alias, 2 drivers, strength-aware
S_0000024bbd253630 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd253180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31b7c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9710 .functor PMOS 1, L_0000024bbd31b7c0, RS_0000024bbd261638, C4<0>, C4<0>;
L_0000024bbd3b9080 .functor PMOS 1, L_0000024bbd31b7c0, L_0000024bbd2c2e10, C4<0>, C4<0>;
L_0000024bbd31acd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b98d0 .functor NMOS 1, L_0000024bbd31acd0, L_0000024bbd2c2e10, C4<0>, C4<0>;
L_0000024bbd3b83d0 .functor NMOS 1, L_0000024bbd3b98d0, RS_0000024bbd261638, C4<0>, C4<0>;
v0000024bbd241db0_0 .net8 "a", 0 0, RS_0000024bbd261638;  alias, 2 drivers, strength-aware
v0000024bbd2414f0_0 .net "b", 0 0, L_0000024bbd2c2e10;  alias, 1 drivers
v0000024bbd240550_0 .net8 "gnd", 0 0, L_0000024bbd31acd0;  1 drivers, strength-aware
v0000024bbd242030_0 .net8 "nmos1_out", 0 0, L_0000024bbd3b98d0;  1 drivers, strength-aware
v0000024bbd240d70_0 .net8 "out", 0 0, RS_0000024bbd2616c8;  alias, 3 drivers, strength-aware
v0000024bbd241d10_0 .net8 "pwr", 0 0, L_0000024bbd31b7c0;  1 drivers, strength-aware
S_0000024bbd253f90 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd253180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31abf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8600 .functor PMOS 1, L_0000024bbd31abf0, RS_0000024bbd2616c8, C4<0>, C4<0>;
L_0000024bbd31b520 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9cc0 .functor NMOS 1, L_0000024bbd31b520, RS_0000024bbd2616c8, C4<0>, C4<0>;
v0000024bbd241bd0_0 .net8 "a", 0 0, RS_0000024bbd2616c8;  alias, 3 drivers, strength-aware
v0000024bbd242170_0 .net8 "gnd", 0 0, L_0000024bbd31b520;  1 drivers, strength-aware
v0000024bbd242710_0 .net8 "out", 0 0, RS_0000024bbd2617e8;  alias, 2 drivers, strength-aware
v0000024bbd242210_0 .net8 "pwr", 0 0, L_0000024bbd31abf0;  1 drivers, strength-aware
S_0000024bbd253950 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd2521e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31b440 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8bb0 .functor PMOS 1, L_0000024bbd31b440, L_0000024bbd2c2370, C4<0>, C4<0>;
L_0000024bbd31b590 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8b40 .functor NMOS 1, L_0000024bbd31b590, L_0000024bbd2c2370, C4<0>, C4<0>;
v0000024bbd240230_0 .net "a", 0 0, L_0000024bbd2c2370;  alias, 1 drivers
v0000024bbd240cd0_0 .net8 "gnd", 0 0, L_0000024bbd31b590;  1 drivers, strength-aware
v0000024bbd241a90_0 .net8 "out", 0 0, RS_0000024bbd261638;  alias, 2 drivers, strength-aware
v0000024bbd241090_0 .net8 "pwr", 0 0, L_0000024bbd31b440;  1 drivers, strength-aware
S_0000024bbd253ae0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd2521e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31a020 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8c90 .functor PMOS 1, L_0000024bbd31a020, L_0000024bbd2c2e10, C4<0>, C4<0>;
L_0000024bbd31ab10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9400 .functor NMOS 1, L_0000024bbd31ab10, L_0000024bbd2c2e10, C4<0>, C4<0>;
v0000024bbd241810_0 .net "a", 0 0, L_0000024bbd2c2e10;  alias, 1 drivers
v0000024bbd241310_0 .net8 "gnd", 0 0, L_0000024bbd31ab10;  1 drivers, strength-aware
v0000024bbd241130_0 .net8 "out", 0 0, RS_0000024bbd261338;  alias, 2 drivers, strength-aware
v0000024bbd240a50_0 .net8 "pwr", 0 0, L_0000024bbd31a020;  1 drivers, strength-aware
S_0000024bbd258a90 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd2521e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2418b0_0 .net8 "a", 0 0, RS_0000024bbd2614e8;  alias, 2 drivers, strength-aware
v0000024bbd240190_0 .net8 "b", 0 0, RS_0000024bbd2617e8;  alias, 2 drivers, strength-aware
RS_0000024bbd261ae8 .resolv tri, L_0000024bbd3b8d70, L_0000024bbd3b9940, L_0000024bbd3b8440;
v0000024bbd2402d0_0 .net8 "nor_out", 0 0, RS_0000024bbd261ae8;  3 drivers, strength-aware
v0000024bbd241950_0 .net8 "out", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
S_0000024bbd258db0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd258a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31ad40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9c50 .functor PMOS 1, L_0000024bbd31ad40, RS_0000024bbd2614e8, C4<0>, C4<0>;
L_0000024bbd3b8d70 .functor PMOS 1, L_0000024bbd3b9c50, RS_0000024bbd2617e8, C4<0>, C4<0>;
L_0000024bbd31a8e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9940 .functor NMOS 1, L_0000024bbd31a8e0, RS_0000024bbd2614e8, C4<0>, C4<0>;
L_0000024bbd3b8440 .functor NMOS 1, L_0000024bbd31a8e0, RS_0000024bbd2617e8, C4<0>, C4<0>;
v0000024bbd2422b0_0 .net8 "a", 0 0, RS_0000024bbd2614e8;  alias, 2 drivers, strength-aware
v0000024bbd240730_0 .net8 "b", 0 0, RS_0000024bbd2617e8;  alias, 2 drivers, strength-aware
v0000024bbd2413b0_0 .net8 "gnd", 0 0, L_0000024bbd31a8e0;  1 drivers, strength-aware
v0000024bbd241450_0 .net8 "out", 0 0, RS_0000024bbd261ae8;  alias, 3 drivers, strength-aware
v0000024bbd242350_0 .net8 "pmos1_out", 0 0, L_0000024bbd3b9c50;  1 drivers, strength-aware
v0000024bbd2423f0_0 .net8 "pwr", 0 0, L_0000024bbd31ad40;  1 drivers, strength-aware
S_0000024bbd258c20 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd258a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319d80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8750 .functor PMOS 1, L_0000024bbd319d80, RS_0000024bbd261ae8, C4<0>, C4<0>;
L_0000024bbd31a560 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b95c0 .functor NMOS 1, L_0000024bbd31a560, RS_0000024bbd261ae8, C4<0>, C4<0>;
v0000024bbd240e10_0 .net8 "a", 0 0, RS_0000024bbd261ae8;  alias, 3 drivers, strength-aware
v0000024bbd241590_0 .net8 "gnd", 0 0, L_0000024bbd31a560;  1 drivers, strength-aware
v0000024bbd2419f0_0 .net8 "out", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
v0000024bbd242530_0 .net8 "pwr", 0 0, L_0000024bbd319d80;  1 drivers, strength-aware
S_0000024bbd258900 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd252050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd243a70_0 .net8 "a", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
v0000024bbd2436b0_0 .net8 "b", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
v0000024bbd242cb0_0 .net8 "out", 0 0, RS_0000024bbd2626e8;  alias, 2 drivers, strength-aware
RS_0000024bbd2620e8 .resolv tri, L_0000024bbd3b86e0, L_0000024bbd3b8e50;
v0000024bbd243f70_0 .net8 "w1", 0 0, RS_0000024bbd2620e8;  2 drivers, strength-aware
RS_0000024bbd261de8 .resolv tri, L_0000024bbd3b90f0, L_0000024bbd3b9010;
v0000024bbd2432f0_0 .net8 "w2", 0 0, RS_0000024bbd261de8;  2 drivers, strength-aware
RS_0000024bbd261f98 .resolv tri, L_0000024bbd3b9b00, L_0000024bbd3b8c20;
v0000024bbd244150_0 .net8 "w3", 0 0, RS_0000024bbd261f98;  2 drivers, strength-aware
RS_0000024bbd262298 .resolv tri, L_0000024bbd3b9240, L_0000024bbd3b88a0;
v0000024bbd242d50_0 .net8 "w4", 0 0, RS_0000024bbd262298;  2 drivers, strength-aware
S_0000024bbd25c780 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd258900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd243ed0_0 .net8 "a", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
v0000024bbd2446f0_0 .net8 "b", 0 0, RS_0000024bbd261de8;  alias, 2 drivers, strength-aware
RS_0000024bbd261e78 .resolv tri, L_0000024bbd3b9160, L_0000024bbd3b9be0, L_0000024bbd3b9a90;
v0000024bbd243c50_0 .net8 "nand_out", 0 0, RS_0000024bbd261e78;  3 drivers, strength-aware
v0000024bbd2428f0_0 .net8 "out", 0 0, RS_0000024bbd261f98;  alias, 2 drivers, strength-aware
S_0000024bbd25a6b0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25c780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31a950 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9160 .functor PMOS 1, L_0000024bbd31a950, RS_0000024bbd0f7e98, C4<0>, C4<0>;
L_0000024bbd3b9be0 .functor PMOS 1, L_0000024bbd31a950, RS_0000024bbd261de8, C4<0>, C4<0>;
L_0000024bbd31b050 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b99b0 .functor NMOS 1, L_0000024bbd31b050, RS_0000024bbd261de8, C4<0>, C4<0>;
L_0000024bbd3b9a90 .functor NMOS 1, L_0000024bbd3b99b0, RS_0000024bbd0f7e98, C4<0>, C4<0>;
v0000024bbd244e70_0 .net8 "a", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
v0000024bbd244dd0_0 .net8 "b", 0 0, RS_0000024bbd261de8;  alias, 2 drivers, strength-aware
v0000024bbd243390_0 .net8 "gnd", 0 0, L_0000024bbd31b050;  1 drivers, strength-aware
v0000024bbd242fd0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3b99b0;  1 drivers, strength-aware
v0000024bbd242e90_0 .net8 "out", 0 0, RS_0000024bbd261e78;  alias, 3 drivers, strength-aware
v0000024bbd244ab0_0 .net8 "pwr", 0 0, L_0000024bbd31a950;  1 drivers, strength-aware
S_0000024bbd25d590 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25c780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31a090 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9b00 .functor PMOS 1, L_0000024bbd31a090, RS_0000024bbd261e78, C4<0>, C4<0>;
L_0000024bbd31b8a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8c20 .functor NMOS 1, L_0000024bbd31b8a0, RS_0000024bbd261e78, C4<0>, C4<0>;
v0000024bbd244f10_0 .net8 "a", 0 0, RS_0000024bbd261e78;  alias, 3 drivers, strength-aware
v0000024bbd244010_0 .net8 "gnd", 0 0, L_0000024bbd31b8a0;  1 drivers, strength-aware
v0000024bbd243cf0_0 .net8 "out", 0 0, RS_0000024bbd261f98;  alias, 2 drivers, strength-aware
v0000024bbd242f30_0 .net8 "pwr", 0 0, L_0000024bbd31a090;  1 drivers, strength-aware
S_0000024bbd25a390 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd258900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd243e30_0 .net8 "a", 0 0, RS_0000024bbd2620e8;  alias, 2 drivers, strength-aware
v0000024bbd244510_0 .net8 "b", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
RS_0000024bbd262178 .resolv tri, L_0000024bbd3b8980, L_0000024bbd3b84b0, L_0000024bbd3b91d0;
v0000024bbd2440b0_0 .net8 "nand_out", 0 0, RS_0000024bbd262178;  3 drivers, strength-aware
v0000024bbd2445b0_0 .net8 "out", 0 0, RS_0000024bbd262298;  alias, 2 drivers, strength-aware
S_0000024bbd25caa0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31a2c0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8980 .functor PMOS 1, L_0000024bbd31a2c0, RS_0000024bbd2620e8, C4<0>, C4<0>;
L_0000024bbd3b84b0 .functor PMOS 1, L_0000024bbd31a2c0, RS_0000024bbd0f6398, C4<0>, C4<0>;
L_0000024bbd31a250 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8670 .functor NMOS 1, L_0000024bbd31a250, RS_0000024bbd0f6398, C4<0>, C4<0>;
L_0000024bbd3b91d0 .functor NMOS 1, L_0000024bbd3b8670, RS_0000024bbd2620e8, C4<0>, C4<0>;
v0000024bbd243d90_0 .net8 "a", 0 0, RS_0000024bbd2620e8;  alias, 2 drivers, strength-aware
v0000024bbd242b70_0 .net8 "b", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
v0000024bbd2443d0_0 .net8 "gnd", 0 0, L_0000024bbd31a250;  1 drivers, strength-aware
v0000024bbd244650_0 .net8 "nmos1_out", 0 0, L_0000024bbd3b8670;  1 drivers, strength-aware
v0000024bbd243430_0 .net8 "out", 0 0, RS_0000024bbd262178;  alias, 3 drivers, strength-aware
v0000024bbd2434d0_0 .net8 "pwr", 0 0, L_0000024bbd31a2c0;  1 drivers, strength-aware
S_0000024bbd25bb00 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31a3a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9240 .functor PMOS 1, L_0000024bbd31a3a0, RS_0000024bbd262178, C4<0>, C4<0>;
L_0000024bbd31a330 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b88a0 .functor NMOS 1, L_0000024bbd31a330, RS_0000024bbd262178, C4<0>, C4<0>;
v0000024bbd243890_0 .net8 "a", 0 0, RS_0000024bbd262178;  alias, 3 drivers, strength-aware
v0000024bbd244790_0 .net8 "gnd", 0 0, L_0000024bbd31a330;  1 drivers, strength-aware
v0000024bbd244830_0 .net8 "out", 0 0, RS_0000024bbd262298;  alias, 2 drivers, strength-aware
v0000024bbd243070_0 .net8 "pwr", 0 0, L_0000024bbd31a3a0;  1 drivers, strength-aware
S_0000024bbd259710 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd258900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319ed0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b86e0 .functor PMOS 1, L_0000024bbd319ed0, RS_0000024bbd0f7e98, C4<0>, C4<0>;
L_0000024bbd319f40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8e50 .functor NMOS 1, L_0000024bbd319f40, RS_0000024bbd0f7e98, C4<0>, C4<0>;
v0000024bbd2448d0_0 .net8 "a", 0 0, RS_0000024bbd0f7e98;  alias, 2 drivers, strength-aware
v0000024bbd244a10_0 .net8 "gnd", 0 0, L_0000024bbd319f40;  1 drivers, strength-aware
v0000024bbd243930_0 .net8 "out", 0 0, RS_0000024bbd2620e8;  alias, 2 drivers, strength-aware
v0000024bbd244330_0 .net8 "pwr", 0 0, L_0000024bbd319ed0;  1 drivers, strength-aware
S_0000024bbd259a30 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd258900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd319fb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b90f0 .functor PMOS 1, L_0000024bbd319fb0, RS_0000024bbd0f6398, C4<0>, C4<0>;
L_0000024bbd31b830 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9010 .functor NMOS 1, L_0000024bbd31b830, RS_0000024bbd0f6398, C4<0>, C4<0>;
v0000024bbd244c90_0 .net8 "a", 0 0, RS_0000024bbd0f6398;  alias, 2 drivers, strength-aware
v0000024bbd244470_0 .net8 "gnd", 0 0, L_0000024bbd31b830;  1 drivers, strength-aware
v0000024bbd244970_0 .net8 "out", 0 0, RS_0000024bbd261de8;  alias, 2 drivers, strength-aware
v0000024bbd242c10_0 .net8 "pwr", 0 0, L_0000024bbd319fb0;  1 drivers, strength-aware
S_0000024bbd25a840 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd258900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd244d30_0 .net8 "a", 0 0, RS_0000024bbd261f98;  alias, 2 drivers, strength-aware
v0000024bbd2439d0_0 .net8 "b", 0 0, RS_0000024bbd262298;  alias, 2 drivers, strength-aware
RS_0000024bbd262598 .resolv tri, L_0000024bbd3b8a60, L_0000024bbd3b8ad0, L_0000024bbd3b92b0;
v0000024bbd243610_0 .net8 "nor_out", 0 0, RS_0000024bbd262598;  3 drivers, strength-aware
v0000024bbd244fb0_0 .net8 "out", 0 0, RS_0000024bbd2626e8;  alias, 2 drivers, strength-aware
S_0000024bbd25a9d0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd25a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31adb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8130 .functor PMOS 1, L_0000024bbd31adb0, RS_0000024bbd261f98, C4<0>, C4<0>;
L_0000024bbd3b8a60 .functor PMOS 1, L_0000024bbd3b8130, RS_0000024bbd262298, C4<0>, C4<0>;
L_0000024bbd31a410 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b8ad0 .functor NMOS 1, L_0000024bbd31a410, RS_0000024bbd261f98, C4<0>, C4<0>;
L_0000024bbd3b92b0 .functor NMOS 1, L_0000024bbd31a410, RS_0000024bbd262298, C4<0>, C4<0>;
v0000024bbd244b50_0 .net8 "a", 0 0, RS_0000024bbd261f98;  alias, 2 drivers, strength-aware
v0000024bbd242990_0 .net8 "b", 0 0, RS_0000024bbd262298;  alias, 2 drivers, strength-aware
v0000024bbd245050_0 .net8 "gnd", 0 0, L_0000024bbd31a410;  1 drivers, strength-aware
v0000024bbd243570_0 .net8 "out", 0 0, RS_0000024bbd262598;  alias, 3 drivers, strength-aware
v0000024bbd243110_0 .net8 "pmos1_out", 0 0, L_0000024bbd3b8130;  1 drivers, strength-aware
v0000024bbd2431b0_0 .net8 "pwr", 0 0, L_0000024bbd31adb0;  1 drivers, strength-aware
S_0000024bbd2590d0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd25a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31ae20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9320 .functor PMOS 1, L_0000024bbd31ae20, RS_0000024bbd262598, C4<0>, C4<0>;
L_0000024bbd31a480 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9470 .functor NMOS 1, L_0000024bbd31a480, RS_0000024bbd262598, C4<0>, C4<0>;
v0000024bbd243bb0_0 .net8 "a", 0 0, RS_0000024bbd262598;  alias, 3 drivers, strength-aware
v0000024bbd242a30_0 .net8 "gnd", 0 0, L_0000024bbd31a480;  1 drivers, strength-aware
v0000024bbd244bf0_0 .net8 "out", 0 0, RS_0000024bbd2626e8;  alias, 2 drivers, strength-aware
v0000024bbd242ad0_0 .net8 "pwr", 0 0, L_0000024bbd31ae20;  1 drivers, strength-aware
S_0000024bbd259260 .scope module, "fa7" "full_adder" 3 104, 3 75 0, S_0000024bbd22d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000024bbd24c350_0 .net "a", 0 0, L_0000024bbd2c31d0;  1 drivers
v0000024bbd24acd0_0 .net "b", 0 0, L_0000024bbd2c38b0;  1 drivers
v0000024bbd24b130_0 .net8 "cin", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
v0000024bbd24aa50_0 .net8 "cout", 0 0, RS_0000024bbd263168;  alias, 2 drivers, strength-aware
v0000024bbd24c490_0 .net8 "sum", 0 0, RS_0000024bbd264668;  2 drivers, strength-aware
RS_0000024bbd262ce8 .resolv tri, L_0000024bbd3b9da0, L_0000024bbd3ba7b0;
v0000024bbd24bc70_0 .net8 "w1", 0 0, RS_0000024bbd262ce8;  2 drivers, strength-aware
RS_0000024bbd262b98 .resolv tri, L_0000024bbd3bc260, L_0000024bbd3bc180;
v0000024bbd24a190_0 .net8 "w2", 0 0, RS_0000024bbd262b98;  2 drivers, strength-aware
RS_0000024bbd262e98 .resolv tri, L_0000024bbd3bc1f0, L_0000024bbd3bbfc0;
v0000024bbd24c030_0 .net8 "w3", 0 0, RS_0000024bbd262e98;  2 drivers, strength-aware
S_0000024bbd25ab60 .scope module, "and_ab" "and_gate" 3 81, 3 29 0, S_0000024bbd259260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd247490_0 .net "a", 0 0, L_0000024bbd2c31d0;  alias, 1 drivers
v0000024bbd245190_0 .net "b", 0 0, L_0000024bbd2c38b0;  alias, 1 drivers
RS_0000024bbd262a78 .resolv tri, L_0000024bbd3bb8c0, L_0000024bbd3bb0e0, L_0000024bbd3ba0b0;
v0000024bbd247530_0 .net8 "nand_out", 0 0, RS_0000024bbd262a78;  3 drivers, strength-aware
v0000024bbd245910_0 .net8 "out", 0 0, RS_0000024bbd262b98;  alias, 2 drivers, strength-aware
S_0000024bbd2593f0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c630 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb8c0 .functor PMOS 1, L_0000024bbd31c630, L_0000024bbd2c31d0, C4<0>, C4<0>;
L_0000024bbd3bb0e0 .functor PMOS 1, L_0000024bbd31c630, L_0000024bbd2c38b0, C4<0>, C4<0>;
L_0000024bbd31d3c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9d30 .functor NMOS 1, L_0000024bbd31d3c0, L_0000024bbd2c38b0, C4<0>, C4<0>;
L_0000024bbd3ba0b0 .functor NMOS 1, L_0000024bbd3b9d30, L_0000024bbd2c31d0, C4<0>, C4<0>;
v0000024bbd247850_0 .net "a", 0 0, L_0000024bbd2c31d0;  alias, 1 drivers
v0000024bbd246e50_0 .net "b", 0 0, L_0000024bbd2c38b0;  alias, 1 drivers
v0000024bbd245af0_0 .net8 "gnd", 0 0, L_0000024bbd31d3c0;  1 drivers, strength-aware
v0000024bbd245cd0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3b9d30;  1 drivers, strength-aware
v0000024bbd246ef0_0 .net8 "out", 0 0, RS_0000024bbd262a78;  alias, 3 drivers, strength-aware
v0000024bbd245eb0_0 .net8 "pwr", 0 0, L_0000024bbd31c630;  1 drivers, strength-aware
S_0000024bbd25be20 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31bbb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc260 .functor PMOS 1, L_0000024bbd31bbb0, RS_0000024bbd262a78, C4<0>, C4<0>;
L_0000024bbd31ce10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc180 .functor NMOS 1, L_0000024bbd31ce10, RS_0000024bbd262a78, C4<0>, C4<0>;
v0000024bbd245f50_0 .net8 "a", 0 0, RS_0000024bbd262a78;  alias, 3 drivers, strength-aware
v0000024bbd245c30_0 .net8 "gnd", 0 0, L_0000024bbd31ce10;  1 drivers, strength-aware
v0000024bbd2477b0_0 .net8 "out", 0 0, RS_0000024bbd262b98;  alias, 2 drivers, strength-aware
v0000024bbd245d70_0 .net8 "pwr", 0 0, L_0000024bbd31bbb0;  1 drivers, strength-aware
S_0000024bbd25cdc0 .scope module, "and_xorabcin" "and_gate" 3 82, 3 29 0, S_0000024bbd259260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2461d0_0 .net8 "a", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
v0000024bbd246270_0 .net8 "b", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
RS_0000024bbd262d78 .resolv tri, L_0000024bbd3bca40, L_0000024bbd3bcc00, L_0000024bbd3bd300;
v0000024bbd2466d0_0 .net8 "nand_out", 0 0, RS_0000024bbd262d78;  3 drivers, strength-aware
v0000024bbd247170_0 .net8 "out", 0 0, RS_0000024bbd262e98;  alias, 2 drivers, strength-aware
S_0000024bbd258f40 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25cdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c0f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bca40 .functor PMOS 1, L_0000024bbd31c0f0, RS_0000024bbd2611e8, C4<0>, C4<0>;
L_0000024bbd3bcc00 .functor PMOS 1, L_0000024bbd31c0f0, RS_0000024bbd262ce8, C4<0>, C4<0>;
L_0000024bbd31c710 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bcf80 .functor NMOS 1, L_0000024bbd31c710, RS_0000024bbd262ce8, C4<0>, C4<0>;
L_0000024bbd3bd300 .functor NMOS 1, L_0000024bbd3bcf80, RS_0000024bbd2611e8, C4<0>, C4<0>;
v0000024bbd247030_0 .net8 "a", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
v0000024bbd245e10_0 .net8 "b", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
v0000024bbd246d10_0 .net8 "gnd", 0 0, L_0000024bbd31c710;  1 drivers, strength-aware
v0000024bbd246950_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bcf80;  1 drivers, strength-aware
v0000024bbd246bd0_0 .net8 "out", 0 0, RS_0000024bbd262d78;  alias, 3 drivers, strength-aware
v0000024bbd246db0_0 .net8 "pwr", 0 0, L_0000024bbd31c0f0;  1 drivers, strength-aware
S_0000024bbd25bc90 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25cdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31ce80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc1f0 .functor PMOS 1, L_0000024bbd31ce80, RS_0000024bbd262d78, C4<0>, C4<0>;
L_0000024bbd31bc20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbfc0 .functor NMOS 1, L_0000024bbd31bc20, RS_0000024bbd262d78, C4<0>, C4<0>;
v0000024bbd245ff0_0 .net8 "a", 0 0, RS_0000024bbd262d78;  alias, 3 drivers, strength-aware
v0000024bbd246090_0 .net8 "gnd", 0 0, L_0000024bbd31bc20;  1 drivers, strength-aware
v0000024bbd245690_0 .net8 "out", 0 0, RS_0000024bbd262e98;  alias, 2 drivers, strength-aware
v0000024bbd246130_0 .net8 "pwr", 0 0, L_0000024bbd31ce80;  1 drivers, strength-aware
S_0000024bbd2577d0 .scope module, "or_final" "or_gate" 3 83, 3 54 0, S_0000024bbd259260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2473f0_0 .net8 "a", 0 0, RS_0000024bbd262b98;  alias, 2 drivers, strength-aware
v0000024bbd246810_0 .net8 "b", 0 0, RS_0000024bbd262e98;  alias, 2 drivers, strength-aware
RS_0000024bbd263018 .resolv tri, L_0000024bbd3bc880, L_0000024bbd3bc2d0, L_0000024bbd3bcff0;
v0000024bbd2450f0_0 .net8 "nor_out", 0 0, RS_0000024bbd263018;  3 drivers, strength-aware
v0000024bbd2463b0_0 .net8 "out", 0 0, RS_0000024bbd263168;  alias, 2 drivers, strength-aware
S_0000024bbd259bc0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd2577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c8d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbd20 .functor PMOS 1, L_0000024bbd31c8d0, RS_0000024bbd262b98, C4<0>, C4<0>;
L_0000024bbd3bc880 .functor PMOS 1, L_0000024bbd3bbd20, RS_0000024bbd262e98, C4<0>, C4<0>;
L_0000024bbd31cf60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc2d0 .functor NMOS 1, L_0000024bbd31cf60, RS_0000024bbd262b98, C4<0>, C4<0>;
L_0000024bbd3bcff0 .functor NMOS 1, L_0000024bbd31cf60, RS_0000024bbd262e98, C4<0>, C4<0>;
v0000024bbd245230_0 .net8 "a", 0 0, RS_0000024bbd262b98;  alias, 2 drivers, strength-aware
v0000024bbd246c70_0 .net8 "b", 0 0, RS_0000024bbd262e98;  alias, 2 drivers, strength-aware
v0000024bbd246f90_0 .net8 "gnd", 0 0, L_0000024bbd31cf60;  1 drivers, strength-aware
v0000024bbd247210_0 .net8 "out", 0 0, RS_0000024bbd263018;  alias, 3 drivers, strength-aware
v0000024bbd245b90_0 .net8 "pmos1_out", 0 0, L_0000024bbd3bbd20;  1 drivers, strength-aware
v0000024bbd2475d0_0 .net8 "pwr", 0 0, L_0000024bbd31c8d0;  1 drivers, strength-aware
S_0000024bbd25c140 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd2577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31bc90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc650 .functor PMOS 1, L_0000024bbd31bc90, RS_0000024bbd263018, C4<0>, C4<0>;
L_0000024bbd31c9b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd140 .functor NMOS 1, L_0000024bbd31c9b0, RS_0000024bbd263018, C4<0>, C4<0>;
v0000024bbd2472b0_0 .net8 "a", 0 0, RS_0000024bbd263018;  alias, 3 drivers, strength-aware
v0000024bbd247350_0 .net8 "gnd", 0 0, L_0000024bbd31c9b0;  1 drivers, strength-aware
v0000024bbd245730_0 .net8 "out", 0 0, RS_0000024bbd263168;  alias, 2 drivers, strength-aware
v0000024bbd246310_0 .net8 "pwr", 0 0, L_0000024bbd31bc90;  1 drivers, strength-aware
S_0000024bbd25b1a0 .scope module, "xor_ab" "xor_gate" 3 79, 3 64 0, S_0000024bbd259260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2482f0_0 .net "a", 0 0, L_0000024bbd2c31d0;  alias, 1 drivers
v0000024bbd249790_0 .net "b", 0 0, L_0000024bbd2c38b0;  alias, 1 drivers
v0000024bbd249970_0 .net8 "out", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
RS_0000024bbd2635b8 .resolv tri, L_0000024bbd3bb000, L_0000024bbd3b9e80;
v0000024bbd2495b0_0 .net8 "w1", 0 0, RS_0000024bbd2635b8;  2 drivers, strength-aware
RS_0000024bbd2632b8 .resolv tri, L_0000024bbd3bad60, L_0000024bbd3bae40;
v0000024bbd247f30_0 .net8 "w2", 0 0, RS_0000024bbd2632b8;  2 drivers, strength-aware
RS_0000024bbd263468 .resolv tri, L_0000024bbd3b9e10, L_0000024bbd3ba3c0;
v0000024bbd247c10_0 .net8 "w3", 0 0, RS_0000024bbd263468;  2 drivers, strength-aware
RS_0000024bbd263768 .resolv tri, L_0000024bbd3baeb0, L_0000024bbd3ba740;
v0000024bbd2490b0_0 .net8 "w4", 0 0, RS_0000024bbd263768;  2 drivers, strength-aware
S_0000024bbd259d50 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd25b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd246770_0 .net "a", 0 0, L_0000024bbd2c31d0;  alias, 1 drivers
v0000024bbd2457d0_0 .net8 "b", 0 0, RS_0000024bbd2632b8;  alias, 2 drivers, strength-aware
RS_0000024bbd263348 .resolv tri, L_0000024bbd3bb230, L_0000024bbd3bacf0, L_0000024bbd3bb700;
v0000024bbd245870_0 .net8 "nand_out", 0 0, RS_0000024bbd263348;  3 drivers, strength-aware
v0000024bbd2459b0_0 .net8 "out", 0 0, RS_0000024bbd263468;  alias, 2 drivers, strength-aware
S_0000024bbd259580 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd259d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c320 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb230 .functor PMOS 1, L_0000024bbd31c320, L_0000024bbd2c31d0, C4<0>, C4<0>;
L_0000024bbd3bacf0 .functor PMOS 1, L_0000024bbd31c320, RS_0000024bbd2632b8, C4<0>, C4<0>;
L_0000024bbd31cda0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bac80 .functor NMOS 1, L_0000024bbd31cda0, RS_0000024bbd2632b8, C4<0>, C4<0>;
L_0000024bbd3bb700 .functor NMOS 1, L_0000024bbd3bac80, L_0000024bbd2c31d0, C4<0>, C4<0>;
v0000024bbd246450_0 .net "a", 0 0, L_0000024bbd2c31d0;  alias, 1 drivers
v0000024bbd2452d0_0 .net8 "b", 0 0, RS_0000024bbd2632b8;  alias, 2 drivers, strength-aware
v0000024bbd247670_0 .net8 "gnd", 0 0, L_0000024bbd31cda0;  1 drivers, strength-aware
v0000024bbd245370_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bac80;  1 drivers, strength-aware
v0000024bbd247710_0 .net8 "out", 0 0, RS_0000024bbd263348;  alias, 3 drivers, strength-aware
v0000024bbd2464f0_0 .net8 "pwr", 0 0, L_0000024bbd31c320;  1 drivers, strength-aware
S_0000024bbd25acf0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd259d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31bf30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9e10 .functor PMOS 1, L_0000024bbd31bf30, RS_0000024bbd263348, C4<0>, C4<0>;
L_0000024bbd31d2e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba3c0 .functor NMOS 1, L_0000024bbd31d2e0, RS_0000024bbd263348, C4<0>, C4<0>;
v0000024bbd246590_0 .net8 "a", 0 0, RS_0000024bbd263348;  alias, 3 drivers, strength-aware
v0000024bbd245410_0 .net8 "gnd", 0 0, L_0000024bbd31d2e0;  1 drivers, strength-aware
v0000024bbd246630_0 .net8 "out", 0 0, RS_0000024bbd263468;  alias, 2 drivers, strength-aware
v0000024bbd2454b0_0 .net8 "pwr", 0 0, L_0000024bbd31bf30;  1 drivers, strength-aware
S_0000024bbd25d270 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd25b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd249830_0 .net8 "a", 0 0, RS_0000024bbd2635b8;  alias, 2 drivers, strength-aware
v0000024bbd249650_0 .net "b", 0 0, L_0000024bbd2c38b0;  alias, 1 drivers
RS_0000024bbd263648 .resolv tri, L_0000024bbd3bb1c0, L_0000024bbd3ba2e0, L_0000024bbd3badd0;
v0000024bbd247e90_0 .net8 "nand_out", 0 0, RS_0000024bbd263648;  3 drivers, strength-aware
v0000024bbd249150_0 .net8 "out", 0 0, RS_0000024bbd263768;  alias, 2 drivers, strength-aware
S_0000024bbd257960 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c390 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb1c0 .functor PMOS 1, L_0000024bbd31c390, RS_0000024bbd2635b8, C4<0>, C4<0>;
L_0000024bbd3ba2e0 .functor PMOS 1, L_0000024bbd31c390, L_0000024bbd2c38b0, C4<0>, C4<0>;
L_0000024bbd31c400 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba890 .functor NMOS 1, L_0000024bbd31c400, L_0000024bbd2c38b0, C4<0>, C4<0>;
L_0000024bbd3badd0 .functor NMOS 1, L_0000024bbd3ba890, RS_0000024bbd2635b8, C4<0>, C4<0>;
v0000024bbd245550_0 .net8 "a", 0 0, RS_0000024bbd2635b8;  alias, 2 drivers, strength-aware
v0000024bbd2455f0_0 .net "b", 0 0, L_0000024bbd2c38b0;  alias, 1 drivers
v0000024bbd245a50_0 .net8 "gnd", 0 0, L_0000024bbd31c400;  1 drivers, strength-aware
v0000024bbd2468b0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3ba890;  1 drivers, strength-aware
v0000024bbd2469f0_0 .net8 "out", 0 0, RS_0000024bbd263648;  alias, 3 drivers, strength-aware
v0000024bbd246a90_0 .net8 "pwr", 0 0, L_0000024bbd31c390;  1 drivers, strength-aware
S_0000024bbd25c2d0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31c470 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3baeb0 .functor PMOS 1, L_0000024bbd31c470, RS_0000024bbd263648, C4<0>, C4<0>;
L_0000024bbd31cd30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba740 .functor NMOS 1, L_0000024bbd31cd30, RS_0000024bbd263648, C4<0>, C4<0>;
v0000024bbd246b30_0 .net8 "a", 0 0, RS_0000024bbd263648;  alias, 3 drivers, strength-aware
v0000024bbd249f10_0 .net8 "gnd", 0 0, L_0000024bbd31cd30;  1 drivers, strength-aware
v0000024bbd249e70_0 .net8 "out", 0 0, RS_0000024bbd263768;  alias, 2 drivers, strength-aware
v0000024bbd2498d0_0 .net8 "pwr", 0 0, L_0000024bbd31c470;  1 drivers, strength-aware
S_0000024bbd25cc30 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd25b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31bad0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb000 .functor PMOS 1, L_0000024bbd31bad0, L_0000024bbd2c31d0, C4<0>, C4<0>;
L_0000024bbd31ba60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9e80 .functor NMOS 1, L_0000024bbd31ba60, L_0000024bbd2c31d0, C4<0>, C4<0>;
v0000024bbd248cf0_0 .net "a", 0 0, L_0000024bbd2c31d0;  alias, 1 drivers
v0000024bbd247990_0 .net8 "gnd", 0 0, L_0000024bbd31ba60;  1 drivers, strength-aware
v0000024bbd249fb0_0 .net8 "out", 0 0, RS_0000024bbd2635b8;  alias, 2 drivers, strength-aware
v0000024bbd248570_0 .net8 "pwr", 0 0, L_0000024bbd31bad0;  1 drivers, strength-aware
S_0000024bbd2585e0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd25b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31d430 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bad60 .functor PMOS 1, L_0000024bbd31d430, L_0000024bbd2c38b0, C4<0>, C4<0>;
L_0000024bbd31c780 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bae40 .functor NMOS 1, L_0000024bbd31c780, L_0000024bbd2c38b0, C4<0>, C4<0>;
v0000024bbd248b10_0 .net "a", 0 0, L_0000024bbd2c38b0;  alias, 1 drivers
v0000024bbd249d30_0 .net8 "gnd", 0 0, L_0000024bbd31c780;  1 drivers, strength-aware
v0000024bbd248f70_0 .net8 "out", 0 0, RS_0000024bbd2632b8;  alias, 2 drivers, strength-aware
v0000024bbd249a10_0 .net8 "pwr", 0 0, L_0000024bbd31d430;  1 drivers, strength-aware
S_0000024bbd25c5f0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd25b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd248390_0 .net8 "a", 0 0, RS_0000024bbd263468;  alias, 2 drivers, strength-aware
v0000024bbd248250_0 .net8 "b", 0 0, RS_0000024bbd263768;  alias, 2 drivers, strength-aware
RS_0000024bbd263a68 .resolv tri, L_0000024bbd3bb150, L_0000024bbd3baac0, L_0000024bbd3ba430;
v0000024bbd248070_0 .net8 "nor_out", 0 0, RS_0000024bbd263a68;  3 drivers, strength-aware
v0000024bbd2481b0_0 .net8 "out", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
S_0000024bbd2582c0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd25c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c940 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba6d0 .functor PMOS 1, L_0000024bbd31c940, RS_0000024bbd263468, C4<0>, C4<0>;
L_0000024bbd3bb150 .functor PMOS 1, L_0000024bbd3ba6d0, RS_0000024bbd263768, C4<0>, C4<0>;
L_0000024bbd31cfd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3baac0 .functor NMOS 1, L_0000024bbd31cfd0, RS_0000024bbd263468, C4<0>, C4<0>;
L_0000024bbd3ba430 .functor NMOS 1, L_0000024bbd31cfd0, RS_0000024bbd263768, C4<0>, C4<0>;
v0000024bbd248a70_0 .net8 "a", 0 0, RS_0000024bbd263468;  alias, 2 drivers, strength-aware
v0000024bbd248750_0 .net8 "b", 0 0, RS_0000024bbd263768;  alias, 2 drivers, strength-aware
v0000024bbd2484d0_0 .net8 "gnd", 0 0, L_0000024bbd31cfd0;  1 drivers, strength-aware
v0000024bbd248ed0_0 .net8 "out", 0 0, RS_0000024bbd263a68;  alias, 3 drivers, strength-aware
v0000024bbd249010_0 .net8 "pmos1_out", 0 0, L_0000024bbd3ba6d0;  1 drivers, strength-aware
v0000024bbd247a30_0 .net8 "pwr", 0 0, L_0000024bbd31c940;  1 drivers, strength-aware
S_0000024bbd25b4c0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd25c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31c2b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9da0 .functor PMOS 1, L_0000024bbd31c2b0, RS_0000024bbd263a68, C4<0>, C4<0>;
L_0000024bbd31c4e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba7b0 .functor NMOS 1, L_0000024bbd31c4e0, RS_0000024bbd263a68, C4<0>, C4<0>;
v0000024bbd247ad0_0 .net8 "a", 0 0, RS_0000024bbd263a68;  alias, 3 drivers, strength-aware
v0000024bbd247b70_0 .net8 "gnd", 0 0, L_0000024bbd31c4e0;  1 drivers, strength-aware
v0000024bbd2493d0_0 .net8 "out", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
v0000024bbd2496f0_0 .net8 "pwr", 0 0, L_0000024bbd31c2b0;  1 drivers, strength-aware
S_0000024bbd25ae80 .scope module, "xor_abcin" "xor_gate" 3 80, 3 64 0, S_0000024bbd259260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd24bdb0_0 .net8 "a", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
v0000024bbd24b810_0 .net8 "b", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
v0000024bbd24aeb0_0 .net8 "out", 0 0, RS_0000024bbd264668;  alias, 2 drivers, strength-aware
RS_0000024bbd264068 .resolv tri, L_0000024bbd3ba820, L_0000024bbd3ba580;
v0000024bbd24ab90_0 .net8 "w1", 0 0, RS_0000024bbd264068;  2 drivers, strength-aware
RS_0000024bbd263d68 .resolv tri, L_0000024bbd3baf20, L_0000024bbd3ba5f0;
v0000024bbd24b450_0 .net8 "w2", 0 0, RS_0000024bbd263d68;  2 drivers, strength-aware
RS_0000024bbd263f18 .resolv tri, L_0000024bbd3ba970, L_0000024bbd3b9f60;
v0000024bbd24b090_0 .net8 "w3", 0 0, RS_0000024bbd263f18;  2 drivers, strength-aware
RS_0000024bbd264218 .resolv tri, L_0000024bbd3bb460, L_0000024bbd3ba040;
v0000024bbd24c2b0_0 .net8 "w4", 0 0, RS_0000024bbd264218;  2 drivers, strength-aware
S_0000024bbd259ee0 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd25ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2489d0_0 .net8 "a", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
v0000024bbd24a050_0 .net8 "b", 0 0, RS_0000024bbd263d68;  alias, 2 drivers, strength-aware
RS_0000024bbd263df8 .resolv tri, L_0000024bbd3bb2a0, L_0000024bbd3bb770, L_0000024bbd3bb4d0;
v0000024bbd249bf0_0 .net8 "nand_out", 0 0, RS_0000024bbd263df8;  3 drivers, strength-aware
v0000024bbd248930_0 .net8 "out", 0 0, RS_0000024bbd263f18;  alias, 2 drivers, strength-aware
S_0000024bbd25d400 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd259ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c550 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb2a0 .functor PMOS 1, L_0000024bbd31c550, RS_0000024bbd262ce8, C4<0>, C4<0>;
L_0000024bbd3bb770 .functor PMOS 1, L_0000024bbd31c550, RS_0000024bbd263d68, C4<0>, C4<0>;
L_0000024bbd31bfa0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba900 .functor NMOS 1, L_0000024bbd31bfa0, RS_0000024bbd263d68, C4<0>, C4<0>;
L_0000024bbd3bb4d0 .functor NMOS 1, L_0000024bbd3ba900, RS_0000024bbd262ce8, C4<0>, C4<0>;
v0000024bbd2487f0_0 .net8 "a", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
v0000024bbd249ab0_0 .net8 "b", 0 0, RS_0000024bbd263d68;  alias, 2 drivers, strength-aware
v0000024bbd248610_0 .net8 "gnd", 0 0, L_0000024bbd31bfa0;  1 drivers, strength-aware
v0000024bbd249b50_0 .net8 "nmos1_out", 0 0, L_0000024bbd3ba900;  1 drivers, strength-aware
v0000024bbd2486b0_0 .net8 "out", 0 0, RS_0000024bbd263df8;  alias, 3 drivers, strength-aware
v0000024bbd247cb0_0 .net8 "pwr", 0 0, L_0000024bbd31c550;  1 drivers, strength-aware
S_0000024bbd257640 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd259ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31c080 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba970 .functor PMOS 1, L_0000024bbd31c080, RS_0000024bbd263df8, C4<0>, C4<0>;
L_0000024bbd31bec0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9f60 .functor NMOS 1, L_0000024bbd31bec0, RS_0000024bbd263df8, C4<0>, C4<0>;
v0000024bbd248430_0 .net8 "a", 0 0, RS_0000024bbd263df8;  alias, 3 drivers, strength-aware
v0000024bbd247d50_0 .net8 "gnd", 0 0, L_0000024bbd31bec0;  1 drivers, strength-aware
v0000024bbd248d90_0 .net8 "out", 0 0, RS_0000024bbd263f18;  alias, 2 drivers, strength-aware
v0000024bbd248890_0 .net8 "pwr", 0 0, L_0000024bbd31c080;  1 drivers, strength-aware
S_0000024bbd25c460 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd25ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd249290_0 .net8 "a", 0 0, RS_0000024bbd264068;  alias, 2 drivers, strength-aware
v0000024bbd249330_0 .net8 "b", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
RS_0000024bbd2640f8 .resolv tri, L_0000024bbd3baa50, L_0000024bbd3ba9e0, L_0000024bbd3bb3f0;
v0000024bbd249470_0 .net8 "nand_out", 0 0, RS_0000024bbd2640f8;  3 drivers, strength-aware
v0000024bbd249510_0 .net8 "out", 0 0, RS_0000024bbd264218;  alias, 2 drivers, strength-aware
S_0000024bbd25bfb0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31c7f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3baa50 .functor PMOS 1, L_0000024bbd31c7f0, RS_0000024bbd264068, C4<0>, C4<0>;
L_0000024bbd3ba9e0 .functor PMOS 1, L_0000024bbd31c7f0, RS_0000024bbd2611e8, C4<0>, C4<0>;
L_0000024bbd31c860 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3b9fd0 .functor NMOS 1, L_0000024bbd31c860, RS_0000024bbd2611e8, C4<0>, C4<0>;
L_0000024bbd3bb3f0 .functor NMOS 1, L_0000024bbd3b9fd0, RS_0000024bbd264068, C4<0>, C4<0>;
v0000024bbd248bb0_0 .net8 "a", 0 0, RS_0000024bbd264068;  alias, 2 drivers, strength-aware
v0000024bbd248c50_0 .net8 "b", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
v0000024bbd2478f0_0 .net8 "gnd", 0 0, L_0000024bbd31c860;  1 drivers, strength-aware
v0000024bbd247df0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3b9fd0;  1 drivers, strength-aware
v0000024bbd248110_0 .net8 "out", 0 0, RS_0000024bbd2640f8;  alias, 3 drivers, strength-aware
v0000024bbd247fd0_0 .net8 "pwr", 0 0, L_0000024bbd31c7f0;  1 drivers, strength-aware
S_0000024bbd25c910 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31b980 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb460 .functor PMOS 1, L_0000024bbd31b980, RS_0000024bbd2640f8, C4<0>, C4<0>;
L_0000024bbd31bde0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba040 .functor NMOS 1, L_0000024bbd31bde0, RS_0000024bbd2640f8, C4<0>, C4<0>;
v0000024bbd2491f0_0 .net8 "a", 0 0, RS_0000024bbd2640f8;  alias, 3 drivers, strength-aware
v0000024bbd249c90_0 .net8 "gnd", 0 0, L_0000024bbd31bde0;  1 drivers, strength-aware
v0000024bbd249dd0_0 .net8 "out", 0 0, RS_0000024bbd264218;  alias, 2 drivers, strength-aware
v0000024bbd248e30_0 .net8 "pwr", 0 0, L_0000024bbd31b980;  1 drivers, strength-aware
S_0000024bbd25b7e0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd25ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31c010 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba820 .functor PMOS 1, L_0000024bbd31c010, RS_0000024bbd262ce8, C4<0>, C4<0>;
L_0000024bbd31c6a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba580 .functor NMOS 1, L_0000024bbd31c6a0, RS_0000024bbd262ce8, C4<0>, C4<0>;
v0000024bbd24b590_0 .net8 "a", 0 0, RS_0000024bbd262ce8;  alias, 2 drivers, strength-aware
v0000024bbd24b770_0 .net8 "gnd", 0 0, L_0000024bbd31c6a0;  1 drivers, strength-aware
v0000024bbd24c210_0 .net8 "out", 0 0, RS_0000024bbd264068;  alias, 2 drivers, strength-aware
v0000024bbd24c670_0 .net8 "pwr", 0 0, L_0000024bbd31c010;  1 drivers, strength-aware
S_0000024bbd2598a0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd25ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31c1d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3baf20 .functor PMOS 1, L_0000024bbd31c1d0, RS_0000024bbd2611e8, C4<0>, C4<0>;
L_0000024bbd31d350 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3ba5f0 .functor NMOS 1, L_0000024bbd31d350, RS_0000024bbd2611e8, C4<0>, C4<0>;
v0000024bbd24a690_0 .net8 "a", 0 0, RS_0000024bbd2611e8;  alias, 2 drivers, strength-aware
v0000024bbd24b270_0 .net8 "gnd", 0 0, L_0000024bbd31d350;  1 drivers, strength-aware
v0000024bbd24b6d0_0 .net8 "out", 0 0, RS_0000024bbd263d68;  alias, 2 drivers, strength-aware
v0000024bbd24bef0_0 .net8 "pwr", 0 0, L_0000024bbd31c1d0;  1 drivers, strength-aware
S_0000024bbd2574b0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd25ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd24a730_0 .net8 "a", 0 0, RS_0000024bbd263f18;  alias, 2 drivers, strength-aware
v0000024bbd24a410_0 .net8 "b", 0 0, RS_0000024bbd264218;  alias, 2 drivers, strength-aware
RS_0000024bbd264518 .resolv tri, L_0000024bbd3baba0, L_0000024bbd3bac10, L_0000024bbd3baf90;
v0000024bbd24b8b0_0 .net8 "nor_out", 0 0, RS_0000024bbd264518;  3 drivers, strength-aware
v0000024bbd24c170_0 .net8 "out", 0 0, RS_0000024bbd264668;  alias, 2 drivers, strength-aware
S_0000024bbd25a070 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd2574b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31bd70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bab30 .functor PMOS 1, L_0000024bbd31bd70, RS_0000024bbd263f18, C4<0>, C4<0>;
L_0000024bbd3baba0 .functor PMOS 1, L_0000024bbd3bab30, RS_0000024bbd264218, C4<0>, C4<0>;
L_0000024bbd31c5c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bac10 .functor NMOS 1, L_0000024bbd31c5c0, RS_0000024bbd263f18, C4<0>, C4<0>;
L_0000024bbd3baf90 .functor NMOS 1, L_0000024bbd31c5c0, RS_0000024bbd264218, C4<0>, C4<0>;
v0000024bbd24ba90_0 .net8 "a", 0 0, RS_0000024bbd263f18;  alias, 2 drivers, strength-aware
v0000024bbd24aff0_0 .net8 "b", 0 0, RS_0000024bbd264218;  alias, 2 drivers, strength-aware
v0000024bbd24b630_0 .net8 "gnd", 0 0, L_0000024bbd31c5c0;  1 drivers, strength-aware
v0000024bbd24a370_0 .net8 "out", 0 0, RS_0000024bbd264518;  alias, 3 drivers, strength-aware
v0000024bbd24bbd0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3bab30;  1 drivers, strength-aware
v0000024bbd24be50_0 .net8 "pwr", 0 0, L_0000024bbd31bd70;  1 drivers, strength-aware
S_0000024bbd25a200 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd2574b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31bb40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb070 .functor PMOS 1, L_0000024bbd31bb40, RS_0000024bbd264518, C4<0>, C4<0>;
L_0000024bbd31cef0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb5b0 .functor NMOS 1, L_0000024bbd31cef0, RS_0000024bbd264518, C4<0>, C4<0>;
v0000024bbd24bd10_0 .net8 "a", 0 0, RS_0000024bbd264518;  alias, 3 drivers, strength-aware
v0000024bbd24bf90_0 .net8 "gnd", 0 0, L_0000024bbd31cef0;  1 drivers, strength-aware
v0000024bbd24aaf0_0 .net8 "out", 0 0, RS_0000024bbd264668;  alias, 2 drivers, strength-aware
v0000024bbd24af50_0 .net8 "pwr", 0 0, L_0000024bbd31bb40;  1 drivers, strength-aware
S_0000024bbd25b010 .scope module, "notb1" "not_gate" 3 97, 3 1 0, S_0000024bbd22d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310c60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3556a0 .functor PMOS 1, L_0000024bbd310c60, L_0000024bbd2c0390, C4<0>, C4<0>;
L_0000024bbd311b40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3554e0 .functor NMOS 1, L_0000024bbd311b40, L_0000024bbd2c0390, C4<0>, C4<0>;
v0000024bbd24b950_0 .net "a", 0 0, L_0000024bbd2c0390;  1 drivers
v0000024bbd24c0d0_0 .net8 "gnd", 0 0, L_0000024bbd311b40;  1 drivers, strength-aware
v0000024bbd24b1d0_0 .net8 "out", 0 0, RS_0000024bbd264998;  2 drivers, strength-aware
v0000024bbd24c710_0 .net8 "pwr", 0 0, L_0000024bbd310c60;  1 drivers, strength-aware
S_0000024bbd25a520 .scope module, "notb2" "not_gate" 3 98, 3 1 0, S_0000024bbd22d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3105d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3552b0 .functor PMOS 1, L_0000024bbd3105d0, L_0000024bbd2c0610, C4<0>, C4<0>;
L_0000024bbd311a60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354130 .functor NMOS 1, L_0000024bbd311a60, L_0000024bbd2c0610, C4<0>, C4<0>;
v0000024bbd24c530_0 .net "a", 0 0, L_0000024bbd2c0610;  1 drivers
v0000024bbd24c850_0 .net8 "gnd", 0 0, L_0000024bbd311a60;  1 drivers, strength-aware
v0000024bbd24ae10_0 .net8 "out", 0 0, RS_0000024bbd264ab8;  2 drivers, strength-aware
v0000024bbd24a870_0 .net8 "pwr", 0 0, L_0000024bbd3105d0;  1 drivers, strength-aware
S_0000024bbd25cf50 .scope module, "notb3" "not_gate" 3 99, 3 1 0, S_0000024bbd22d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310f00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3549f0 .functor PMOS 1, L_0000024bbd310f00, L_0000024bbd2c02f0, C4<0>, C4<0>;
L_0000024bbd310cd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354fa0 .functor NMOS 1, L_0000024bbd310cd0, L_0000024bbd2c02f0, C4<0>, C4<0>;
v0000024bbd24a910_0 .net "a", 0 0, L_0000024bbd2c02f0;  1 drivers
v0000024bbd24c3f0_0 .net8 "gnd", 0 0, L_0000024bbd310cd0;  1 drivers, strength-aware
v0000024bbd24c5d0_0 .net8 "out", 0 0, RS_0000024bbd264bd8;  2 drivers, strength-aware
v0000024bbd24a4b0_0 .net8 "pwr", 0 0, L_0000024bbd310f00;  1 drivers, strength-aware
S_0000024bbd25d0e0 .scope module, "notb4" "not_gate" 3 100, 3 1 0, S_0000024bbd22d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd310e90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3547c0 .functor PMOS 1, L_0000024bbd310e90, L_0000024bbd2bf490, C4<0>, C4<0>;
L_0000024bbd310e20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354bb0 .functor NMOS 1, L_0000024bbd310e20, L_0000024bbd2bf490, C4<0>, C4<0>;
v0000024bbd24c7b0_0 .net "a", 0 0, L_0000024bbd2bf490;  1 drivers
v0000024bbd24b9f0_0 .net8 "gnd", 0 0, L_0000024bbd310e20;  1 drivers, strength-aware
v0000024bbd24ac30_0 .net8 "out", 0 0, RS_0000024bbd264cf8;  2 drivers, strength-aware
v0000024bbd24a0f0_0 .net8 "pwr", 0 0, L_0000024bbd310e90;  1 drivers, strength-aware
S_0000024bbd25b330 .scope module, "not1" "not_gate" 3 157, 3 1 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31ee00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be410 .functor PMOS 1, L_0000024bbd31ee00, RS_0000024bbd0f3488, C4<0>, C4<0>;
L_0000024bbd31ddd0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bdb50 .functor NMOS 1, L_0000024bbd31ddd0, RS_0000024bbd0f3488, C4<0>, C4<0>;
v0000024bbd24bb30_0 .net8 "a", 0 0, RS_0000024bbd0f3488;  alias, 2 drivers, strength-aware
v0000024bbd24a5f0_0 .net8 "gnd", 0 0, L_0000024bbd31ddd0;  1 drivers, strength-aware
v0000024bbd24a7d0_0 .net8 "out", 0 0, RS_0000024bbd0f35d8;  alias, 2 drivers, strength-aware
v0000024bbd24d6b0_0 .net8 "pwr", 0 0, L_0000024bbd31ee00;  1 drivers, strength-aware
S_0000024bbd25d720 .scope module, "not2" "not_gate" 3 159, 3 1 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e5b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3befe0 .functor PMOS 1, L_0000024bbd31e5b0, RS_0000024bbd0f32a8, C4<0>, C4<0>;
L_0000024bbd31e460 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd5a0 .functor NMOS 1, L_0000024bbd31e460, RS_0000024bbd0f32a8, C4<0>, C4<0>;
v0000024bbd24cd50_0 .net8 "a", 0 0, RS_0000024bbd0f32a8;  alias, 2 drivers, strength-aware
v0000024bbd24ec90_0 .net8 "gnd", 0 0, L_0000024bbd31e460;  1 drivers, strength-aware
v0000024bbd24f050_0 .net8 "out", 0 0, RS_0000024bbd0f3908;  alias, 2 drivers, strength-aware
v0000024bbd24ca30_0 .net8 "pwr", 0 0, L_0000024bbd31e5b0;  1 drivers, strength-aware
S_0000024bbd25b650 .scope module, "not3" "not_gate" 3 160, 3 1 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31df20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3beb10 .functor PMOS 1, L_0000024bbd31df20, RS_0000024bbd0f32d8, C4<0>, C4<0>;
L_0000024bbd31ecb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bdc30 .functor NMOS 1, L_0000024bbd31ecb0, RS_0000024bbd0f32d8, C4<0>, C4<0>;
v0000024bbd24cad0_0 .net8 "a", 0 0, RS_0000024bbd0f32d8;  alias, 2 drivers, strength-aware
v0000024bbd24e650_0 .net8 "gnd", 0 0, L_0000024bbd31ecb0;  1 drivers, strength-aware
v0000024bbd24c8f0_0 .net8 "out", 0 0, RS_0000024bbd0f3938;  alias, 2 drivers, strength-aware
v0000024bbd24e6f0_0 .net8 "pwr", 0 0, L_0000024bbd31df20;  1 drivers, strength-aware
S_0000024bbd257af0 .scope module, "or1" "or_gate" 3 162, 3 54 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd24d610_0 .net8 "a", 0 0, RS_0000024bbd0f3ae8;  alias, 2 drivers, strength-aware
v0000024bbd24dcf0_0 .net8 "b", 0 0, RS_0000024bbd0f37b8;  alias, 2 drivers, strength-aware
RS_0000024bbd265148 .resolv tri, L_0000024bbd3bef70, L_0000024bbd3bdd80, L_0000024bbd3bddf0;
v0000024bbd24cb70_0 .net8 "nor_out", 0 0, RS_0000024bbd265148;  3 drivers, strength-aware
v0000024bbd24ee70_0 .net8 "out", 0 0, RS_0000024bbd265298;  2 drivers, strength-aware
S_0000024bbd257c80 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd257af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31e0e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bdd10 .functor PMOS 1, L_0000024bbd31e0e0, RS_0000024bbd0f3ae8, C4<0>, C4<0>;
L_0000024bbd3bef70 .functor PMOS 1, L_0000024bbd3bdd10, RS_0000024bbd0f37b8, C4<0>, C4<0>;
L_0000024bbd31e070 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bdd80 .functor NMOS 1, L_0000024bbd31e070, RS_0000024bbd0f3ae8, C4<0>, C4<0>;
L_0000024bbd3bddf0 .functor NMOS 1, L_0000024bbd31e070, RS_0000024bbd0f37b8, C4<0>, C4<0>;
v0000024bbd24e790_0 .net8 "a", 0 0, RS_0000024bbd0f3ae8;  alias, 2 drivers, strength-aware
v0000024bbd24e830_0 .net8 "b", 0 0, RS_0000024bbd0f37b8;  alias, 2 drivers, strength-aware
v0000024bbd24d1b0_0 .net8 "gnd", 0 0, L_0000024bbd31e070;  1 drivers, strength-aware
v0000024bbd24d070_0 .net8 "out", 0 0, RS_0000024bbd265148;  alias, 3 drivers, strength-aware
v0000024bbd24d430_0 .net8 "pmos1_out", 0 0, L_0000024bbd3bdd10;  1 drivers, strength-aware
v0000024bbd24efb0_0 .net8 "pwr", 0 0, L_0000024bbd31e0e0;  1 drivers, strength-aware
S_0000024bbd257e10 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd257af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31d7b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be020 .functor PMOS 1, L_0000024bbd31d7b0, RS_0000024bbd265148, C4<0>, C4<0>;
L_0000024bbd31d6d0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bf050 .functor NMOS 1, L_0000024bbd31d6d0, RS_0000024bbd265148, C4<0>, C4<0>;
v0000024bbd24c990_0 .net8 "a", 0 0, RS_0000024bbd265148;  alias, 3 drivers, strength-aware
v0000024bbd24ed30_0 .net8 "gnd", 0 0, L_0000024bbd31d6d0;  1 drivers, strength-aware
v0000024bbd24d110_0 .net8 "out", 0 0, RS_0000024bbd265298;  alias, 2 drivers, strength-aware
v0000024bbd24ea10_0 .net8 "pwr", 0 0, L_0000024bbd31d7b0;  1 drivers, strength-aware
S_0000024bbd257fa0 .scope module, "xor1" "xor_gate" 3 153, 3 64 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3662e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd250f90_0 .net "a", 0 0, L_0000024bbd3662e0;  1 drivers
v0000024bbd250090_0 .net "b", 0 0, L_0000024bbd2c1830;  1 drivers
v0000024bbd24fd70_0 .net8 "out", 0 0, RS_0000024bbd0f3608;  alias, 2 drivers, strength-aware
RS_0000024bbd265718 .resolv tri, L_0000024bbd3bc340, L_0000024bbd3bd0d0;
v0000024bbd24fe10_0 .net8 "w1", 0 0, RS_0000024bbd265718;  2 drivers, strength-aware
RS_0000024bbd265418 .resolv tri, L_0000024bbd3bbd90, L_0000024bbd3bd370;
v0000024bbd250950_0 .net8 "w2", 0 0, RS_0000024bbd265418;  2 drivers, strength-aware
RS_0000024bbd2655c8 .resolv tri, L_0000024bbd3bbaf0, L_0000024bbd3bd1b0;
v0000024bbd24f2d0_0 .net8 "w3", 0 0, RS_0000024bbd2655c8;  2 drivers, strength-aware
RS_0000024bbd2658f8 .resolv tri, L_0000024bbd3bd4c0, L_0000024bbd3bd290;
v0000024bbd250630_0 .net8 "w4", 0 0, RS_0000024bbd2658f8;  2 drivers, strength-aware
S_0000024bbd25b970 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd257fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd24ebf0_0 .net "a", 0 0, L_0000024bbd3662e0;  alias, 1 drivers
v0000024bbd24db10_0 .net8 "b", 0 0, RS_0000024bbd265418;  alias, 2 drivers, strength-aware
RS_0000024bbd2654a8 .resolv tri, L_0000024bbd3bc3b0, L_0000024bbd3bcdc0, L_0000024bbd3bc030;
v0000024bbd24ccb0_0 .net8 "nand_out", 0 0, RS_0000024bbd2654a8;  3 drivers, strength-aware
v0000024bbd24e3d0_0 .net8 "out", 0 0, RS_0000024bbd2655c8;  alias, 2 drivers, strength-aware
S_0000024bbd258130 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31ca20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc3b0 .functor PMOS 1, L_0000024bbd31ca20, L_0000024bbd3662e0, C4<0>, C4<0>;
L_0000024bbd3bcdc0 .functor PMOS 1, L_0000024bbd31ca20, RS_0000024bbd265418, C4<0>, C4<0>;
L_0000024bbd31d200 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bcb90 .functor NMOS 1, L_0000024bbd31d200, RS_0000024bbd265418, C4<0>, C4<0>;
L_0000024bbd3bc030 .functor NMOS 1, L_0000024bbd3bcb90, L_0000024bbd3662e0, C4<0>, C4<0>;
v0000024bbd24eab0_0 .net "a", 0 0, L_0000024bbd3662e0;  alias, 1 drivers
v0000024bbd24ef10_0 .net8 "b", 0 0, RS_0000024bbd265418;  alias, 2 drivers, strength-aware
v0000024bbd24e010_0 .net8 "gnd", 0 0, L_0000024bbd31d200;  1 drivers, strength-aware
v0000024bbd24dd90_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bcb90;  1 drivers, strength-aware
v0000024bbd24e150_0 .net8 "out", 0 0, RS_0000024bbd2654a8;  alias, 3 drivers, strength-aware
v0000024bbd24da70_0 .net8 "pwr", 0 0, L_0000024bbd31ca20;  1 drivers, strength-aware
S_0000024bbd258450 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31d040 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbaf0 .functor PMOS 1, L_0000024bbd31d040, RS_0000024bbd2654a8, C4<0>, C4<0>;
L_0000024bbd31ca90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd1b0 .functor NMOS 1, L_0000024bbd31ca90, RS_0000024bbd2654a8, C4<0>, C4<0>;
v0000024bbd24cc10_0 .net8 "a", 0 0, RS_0000024bbd2654a8;  alias, 3 drivers, strength-aware
v0000024bbd24e8d0_0 .net8 "gnd", 0 0, L_0000024bbd31ca90;  1 drivers, strength-aware
v0000024bbd24dbb0_0 .net8 "out", 0 0, RS_0000024bbd2655c8;  alias, 2 drivers, strength-aware
v0000024bbd24d750_0 .net8 "pwr", 0 0, L_0000024bbd31d040;  1 drivers, strength-aware
S_0000024bbd258770 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd257fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd24e470_0 .net8 "a", 0 0, RS_0000024bbd265718;  alias, 2 drivers, strength-aware
v0000024bbd24d390_0 .net "b", 0 0, L_0000024bbd2c1830;  alias, 1 drivers
RS_0000024bbd2657d8 .resolv tri, L_0000024bbd3bd220, L_0000024bbd3bbe00, L_0000024bbd3bd450;
v0000024bbd24d4d0_0 .net8 "nand_out", 0 0, RS_0000024bbd2657d8;  3 drivers, strength-aware
v0000024bbd24edd0_0 .net8 "out", 0 0, RS_0000024bbd2658f8;  alias, 2 drivers, strength-aware
S_0000024bbd25e850 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd258770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31cb00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd220 .functor PMOS 1, L_0000024bbd31cb00, RS_0000024bbd265718, C4<0>, C4<0>;
L_0000024bbd3bbe00 .functor PMOS 1, L_0000024bbd31cb00, L_0000024bbd2c1830, C4<0>, C4<0>;
L_0000024bbd31d0b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbe70 .functor NMOS 1, L_0000024bbd31d0b0, L_0000024bbd2c1830, C4<0>, C4<0>;
L_0000024bbd3bd450 .functor NMOS 1, L_0000024bbd3bbe70, RS_0000024bbd265718, C4<0>, C4<0>;
v0000024bbd24de30_0 .net8 "a", 0 0, RS_0000024bbd265718;  alias, 2 drivers, strength-aware
v0000024bbd24ce90_0 .net "b", 0 0, L_0000024bbd2c1830;  alias, 1 drivers
v0000024bbd24dc50_0 .net8 "gnd", 0 0, L_0000024bbd31d0b0;  1 drivers, strength-aware
v0000024bbd24d7f0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bbe70;  1 drivers, strength-aware
v0000024bbd24e970_0 .net8 "out", 0 0, RS_0000024bbd2657d8;  alias, 3 drivers, strength-aware
v0000024bbd24cdf0_0 .net8 "pwr", 0 0, L_0000024bbd31cb00;  1 drivers, strength-aware
S_0000024bbd25da40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd258770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31cbe0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd4c0 .functor PMOS 1, L_0000024bbd31cbe0, RS_0000024bbd2657d8, C4<0>, C4<0>;
L_0000024bbd31cb70 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd290 .functor NMOS 1, L_0000024bbd31cb70, RS_0000024bbd2657d8, C4<0>, C4<0>;
v0000024bbd24d890_0 .net8 "a", 0 0, RS_0000024bbd2657d8;  alias, 3 drivers, strength-aware
v0000024bbd24cf30_0 .net8 "gnd", 0 0, L_0000024bbd31cb70;  1 drivers, strength-aware
v0000024bbd24cfd0_0 .net8 "out", 0 0, RS_0000024bbd2658f8;  alias, 2 drivers, strength-aware
v0000024bbd24d250_0 .net8 "pwr", 0 0, L_0000024bbd31cbe0;  1 drivers, strength-aware
S_0000024bbd2602e0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd257fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31d4a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc340 .functor PMOS 1, L_0000024bbd31d4a0, L_0000024bbd3662e0, C4<0>, C4<0>;
L_0000024bbd31c240 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd0d0 .functor NMOS 1, L_0000024bbd31c240, L_0000024bbd3662e0, C4<0>, C4<0>;
v0000024bbd24eb50_0 .net "a", 0 0, L_0000024bbd3662e0;  alias, 1 drivers
v0000024bbd24d2f0_0 .net8 "gnd", 0 0, L_0000024bbd31c240;  1 drivers, strength-aware
v0000024bbd24d570_0 .net8 "out", 0 0, RS_0000024bbd265718;  alias, 2 drivers, strength-aware
v0000024bbd24d930_0 .net8 "pwr", 0 0, L_0000024bbd31d4a0;  1 drivers, strength-aware
S_0000024bbd25fe30 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd257fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31be50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbd90 .functor PMOS 1, L_0000024bbd31be50, L_0000024bbd2c1830, C4<0>, C4<0>;
L_0000024bbd31bd00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd370 .functor NMOS 1, L_0000024bbd31bd00, L_0000024bbd2c1830, C4<0>, C4<0>;
v0000024bbd24d9d0_0 .net "a", 0 0, L_0000024bbd2c1830;  alias, 1 drivers
v0000024bbd24ded0_0 .net8 "gnd", 0 0, L_0000024bbd31bd00;  1 drivers, strength-aware
v0000024bbd24df70_0 .net8 "out", 0 0, RS_0000024bbd265418;  alias, 2 drivers, strength-aware
v0000024bbd24e1f0_0 .net8 "pwr", 0 0, L_0000024bbd31be50;  1 drivers, strength-aware
S_0000024bbd25dbd0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd257fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd24f730_0 .net8 "a", 0 0, RS_0000024bbd2655c8;  alias, 2 drivers, strength-aware
v0000024bbd250db0_0 .net8 "b", 0 0, RS_0000024bbd2658f8;  alias, 2 drivers, strength-aware
RS_0000024bbd265bf8 .resolv tri, L_0000024bbd3bc0a0, L_0000024bbd3bcab0, L_0000024bbd3bba10;
v0000024bbd250a90_0 .net8 "nor_out", 0 0, RS_0000024bbd265bf8;  3 drivers, strength-aware
v0000024bbd24fa50_0 .net8 "out", 0 0, RS_0000024bbd0f3608;  alias, 2 drivers, strength-aware
S_0000024bbd25fb10 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd25dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31ccc0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbee0 .functor PMOS 1, L_0000024bbd31ccc0, RS_0000024bbd2655c8, C4<0>, C4<0>;
L_0000024bbd3bc0a0 .functor PMOS 1, L_0000024bbd3bbee0, RS_0000024bbd2658f8, C4<0>, C4<0>;
L_0000024bbd31cc50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bcab0 .functor NMOS 1, L_0000024bbd31cc50, RS_0000024bbd2655c8, C4<0>, C4<0>;
L_0000024bbd3bba10 .functor NMOS 1, L_0000024bbd31cc50, RS_0000024bbd2658f8, C4<0>, C4<0>;
v0000024bbd24e0b0_0 .net8 "a", 0 0, RS_0000024bbd2655c8;  alias, 2 drivers, strength-aware
v0000024bbd24e290_0 .net8 "b", 0 0, RS_0000024bbd2658f8;  alias, 2 drivers, strength-aware
v0000024bbd24e330_0 .net8 "gnd", 0 0, L_0000024bbd31cc50;  1 drivers, strength-aware
v0000024bbd24e510_0 .net8 "out", 0 0, RS_0000024bbd265bf8;  alias, 3 drivers, strength-aware
v0000024bbd24e5b0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3bbee0;  1 drivers, strength-aware
v0000024bbd250310_0 .net8 "pwr", 0 0, L_0000024bbd31ccc0;  1 drivers, strength-aware
S_0000024bbd25f660 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd25dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31d190 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc420 .functor PMOS 1, L_0000024bbd31d190, RS_0000024bbd265bf8, C4<0>, C4<0>;
L_0000024bbd31d120 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc490 .functor NMOS 1, L_0000024bbd31d120, RS_0000024bbd265bf8, C4<0>, C4<0>;
v0000024bbd2506d0_0 .net8 "a", 0 0, RS_0000024bbd265bf8;  alias, 3 drivers, strength-aware
v0000024bbd2508b0_0 .net8 "gnd", 0 0, L_0000024bbd31d120;  1 drivers, strength-aware
v0000024bbd24f0f0_0 .net8 "out", 0 0, RS_0000024bbd0f3608;  alias, 2 drivers, strength-aware
v0000024bbd24f190_0 .net8 "pwr", 0 0, L_0000024bbd31d190;  1 drivers, strength-aware
S_0000024bbd25ee90 .scope module, "xor2" "xor_gate" 3 154, 3 64 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd366328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024bbd233030_0 .net "a", 0 0, L_0000024bbd366328;  1 drivers
v0000024bbd232db0_0 .net "b", 0 0, L_0000024bbd2c1fb0;  1 drivers
v0000024bbd231ff0_0 .net8 "out", 0 0, RS_0000024bbd0f32a8;  alias, 2 drivers, strength-aware
RS_0000024bbd266228 .resolv tri, L_0000024bbd3bcc70, L_0000024bbd3bcce0;
v0000024bbd231a50_0 .net8 "w1", 0 0, RS_0000024bbd266228;  2 drivers, strength-aware
RS_0000024bbd265f28 .resolv tri, L_0000024bbd3bd3e0, L_0000024bbd3bc960;
v0000024bbd2330d0_0 .net8 "w2", 0 0, RS_0000024bbd265f28;  2 drivers, strength-aware
RS_0000024bbd2660d8 .resolv tri, L_0000024bbd3bd060, L_0000024bbd3bc6c0;
v0000024bbd233710_0 .net8 "w3", 0 0, RS_0000024bbd2660d8;  2 drivers, strength-aware
RS_0000024bbd266408 .resolv tri, L_0000024bbd3bce30, L_0000024bbd3bbbd0;
v0000024bbd231b90_0 .net8 "w4", 0 0, RS_0000024bbd266408;  2 drivers, strength-aware
S_0000024bbd260150 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd25ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd24f5f0_0 .net "a", 0 0, L_0000024bbd366328;  alias, 1 drivers
v0000024bbd24f690_0 .net8 "b", 0 0, RS_0000024bbd265f28;  alias, 2 drivers, strength-aware
RS_0000024bbd265fb8 .resolv tri, L_0000024bbd3bbf50, L_0000024bbd3bc570, L_0000024bbd3bb9a0;
v0000024bbd250130_0 .net8 "nand_out", 0 0, RS_0000024bbd265fb8;  3 drivers, strength-aware
v0000024bbd250e50_0 .net8 "out", 0 0, RS_0000024bbd2660d8;  alias, 2 drivers, strength-aware
S_0000024bbd25e3a0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd260150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31d580 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbf50 .functor PMOS 1, L_0000024bbd31d580, L_0000024bbd366328, C4<0>, C4<0>;
L_0000024bbd3bc570 .functor PMOS 1, L_0000024bbd31d580, RS_0000024bbd265f28, C4<0>, C4<0>;
L_0000024bbd31ea10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc500 .functor NMOS 1, L_0000024bbd31ea10, RS_0000024bbd265f28, C4<0>, C4<0>;
L_0000024bbd3bb9a0 .functor NMOS 1, L_0000024bbd3bc500, L_0000024bbd366328, C4<0>, C4<0>;
v0000024bbd24faf0_0 .net "a", 0 0, L_0000024bbd366328;  alias, 1 drivers
v0000024bbd250770_0 .net8 "b", 0 0, RS_0000024bbd265f28;  alias, 2 drivers, strength-aware
v0000024bbd24f230_0 .net8 "gnd", 0 0, L_0000024bbd31ea10;  1 drivers, strength-aware
v0000024bbd24f370_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bc500;  1 drivers, strength-aware
v0000024bbd24f9b0_0 .net8 "out", 0 0, RS_0000024bbd265fb8;  alias, 3 drivers, strength-aware
v0000024bbd24f410_0 .net8 "pwr", 0 0, L_0000024bbd31d580;  1 drivers, strength-aware
S_0000024bbd25ffc0 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd260150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e230 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd060 .functor PMOS 1, L_0000024bbd31e230, RS_0000024bbd265fb8, C4<0>, C4<0>;
L_0000024bbd31eb60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc6c0 .functor NMOS 1, L_0000024bbd31eb60, RS_0000024bbd265fb8, C4<0>, C4<0>;
v0000024bbd250810_0 .net8 "a", 0 0, RS_0000024bbd265fb8;  alias, 3 drivers, strength-aware
v0000024bbd24f4b0_0 .net8 "gnd", 0 0, L_0000024bbd31eb60;  1 drivers, strength-aware
v0000024bbd24f550_0 .net8 "out", 0 0, RS_0000024bbd2660d8;  alias, 2 drivers, strength-aware
v0000024bbd250bd0_0 .net8 "pwr", 0 0, L_0000024bbd31e230;  1 drivers, strength-aware
S_0000024bbd25f020 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd25ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2509f0_0 .net8 "a", 0 0, RS_0000024bbd266228;  alias, 2 drivers, strength-aware
v0000024bbd250450_0 .net "b", 0 0, L_0000024bbd2c1fb0;  alias, 1 drivers
RS_0000024bbd2662e8 .resolv tri, L_0000024bbd3bb930, L_0000024bbd3bba80, L_0000024bbd3bcd50;
v0000024bbd250b30_0 .net8 "nand_out", 0 0, RS_0000024bbd2662e8;  3 drivers, strength-aware
v0000024bbd24fcd0_0 .net8 "out", 0 0, RS_0000024bbd266408;  alias, 2 drivers, strength-aware
S_0000024bbd25fca0 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31ed90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bb930 .functor PMOS 1, L_0000024bbd31ed90, RS_0000024bbd266228, C4<0>, C4<0>;
L_0000024bbd3bba80 .functor PMOS 1, L_0000024bbd31ed90, L_0000024bbd2c1fb0, C4<0>, C4<0>;
L_0000024bbd31e700 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbb60 .functor NMOS 1, L_0000024bbd31e700, L_0000024bbd2c1fb0, C4<0>, C4<0>;
L_0000024bbd3bcd50 .functor NMOS 1, L_0000024bbd3bbb60, RS_0000024bbd266228, C4<0>, C4<0>;
v0000024bbd250ef0_0 .net8 "a", 0 0, RS_0000024bbd266228;  alias, 2 drivers, strength-aware
v0000024bbd24f7d0_0 .net "b", 0 0, L_0000024bbd2c1fb0;  alias, 1 drivers
v0000024bbd24ff50_0 .net8 "gnd", 0 0, L_0000024bbd31e700;  1 drivers, strength-aware
v0000024bbd24feb0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bbb60;  1 drivers, strength-aware
v0000024bbd2501d0_0 .net8 "out", 0 0, RS_0000024bbd2662e8;  alias, 3 drivers, strength-aware
v0000024bbd24f870_0 .net8 "pwr", 0 0, L_0000024bbd31ed90;  1 drivers, strength-aware
S_0000024bbd260920 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25f020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e4d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bce30 .functor PMOS 1, L_0000024bbd31e4d0, RS_0000024bbd2662e8, C4<0>, C4<0>;
L_0000024bbd31d5f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbbd0 .functor NMOS 1, L_0000024bbd31d5f0, RS_0000024bbd2662e8, C4<0>, C4<0>;
v0000024bbd24f910_0 .net8 "a", 0 0, RS_0000024bbd2662e8;  alias, 3 drivers, strength-aware
v0000024bbd24fb90_0 .net8 "gnd", 0 0, L_0000024bbd31d5f0;  1 drivers, strength-aware
v0000024bbd250270_0 .net8 "out", 0 0, RS_0000024bbd266408;  alias, 2 drivers, strength-aware
v0000024bbd24fc30_0 .net8 "pwr", 0 0, L_0000024bbd31e4d0;  1 drivers, strength-aware
S_0000024bbd25e210 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd25ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31df90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bcc70 .functor PMOS 1, L_0000024bbd31df90, L_0000024bbd366328, C4<0>, C4<0>;
L_0000024bbd31d270 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bcce0 .functor NMOS 1, L_0000024bbd31d270, L_0000024bbd366328, C4<0>, C4<0>;
v0000024bbd24fff0_0 .net "a", 0 0, L_0000024bbd366328;  alias, 1 drivers
v0000024bbd2503b0_0 .net8 "gnd", 0 0, L_0000024bbd31d270;  1 drivers, strength-aware
v0000024bbd2504f0_0 .net8 "out", 0 0, RS_0000024bbd266228;  alias, 2 drivers, strength-aware
v0000024bbd250590_0 .net8 "pwr", 0 0, L_0000024bbd31df90;  1 drivers, strength-aware
S_0000024bbd25f7f0 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd25ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e150 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bd3e0 .functor PMOS 1, L_0000024bbd31e150, L_0000024bbd2c1fb0, C4<0>, C4<0>;
L_0000024bbd31e620 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc960 .functor NMOS 1, L_0000024bbd31e620, L_0000024bbd2c1fb0, C4<0>, C4<0>;
v0000024bbd250c70_0 .net "a", 0 0, L_0000024bbd2c1fb0;  alias, 1 drivers
v0000024bbd250d10_0 .net8 "gnd", 0 0, L_0000024bbd31e620;  1 drivers, strength-aware
v0000024bbd232ef0_0 .net8 "out", 0 0, RS_0000024bbd265f28;  alias, 2 drivers, strength-aware
v0000024bbd232f90_0 .net8 "pwr", 0 0, L_0000024bbd31e150;  1 drivers, strength-aware
S_0000024bbd25f980 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd25ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd231910_0 .net8 "a", 0 0, RS_0000024bbd2660d8;  alias, 2 drivers, strength-aware
v0000024bbd231730_0 .net8 "b", 0 0, RS_0000024bbd266408;  alias, 2 drivers, strength-aware
RS_0000024bbd266708 .resolv tri, L_0000024bbd3bc730, L_0000024bbd3bc5e0, L_0000024bbd3bc810;
v0000024bbd231410_0 .net8 "nor_out", 0 0, RS_0000024bbd266708;  3 drivers, strength-aware
v0000024bbd232590_0 .net8 "out", 0 0, RS_0000024bbd0f32a8;  alias, 2 drivers, strength-aware
S_0000024bbd25dd60 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd25f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31de40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbc40 .functor PMOS 1, L_0000024bbd31de40, RS_0000024bbd2660d8, C4<0>, C4<0>;
L_0000024bbd3bc730 .functor PMOS 1, L_0000024bbd3bbc40, RS_0000024bbd266408, C4<0>, C4<0>;
L_0000024bbd31dc80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc5e0 .functor NMOS 1, L_0000024bbd31dc80, RS_0000024bbd2660d8, C4<0>, C4<0>;
L_0000024bbd3bc810 .functor NMOS 1, L_0000024bbd31dc80, RS_0000024bbd266408, C4<0>, C4<0>;
v0000024bbd231e10_0 .net8 "a", 0 0, RS_0000024bbd2660d8;  alias, 2 drivers, strength-aware
v0000024bbd231370_0 .net8 "b", 0 0, RS_0000024bbd266408;  alias, 2 drivers, strength-aware
v0000024bbd2312d0_0 .net8 "gnd", 0 0, L_0000024bbd31dc80;  1 drivers, strength-aware
v0000024bbd231230_0 .net8 "out", 0 0, RS_0000024bbd266708;  alias, 3 drivers, strength-aware
v0000024bbd2337b0_0 .net8 "pmos1_out", 0 0, L_0000024bbd3bbc40;  1 drivers, strength-aware
v0000024bbd232bd0_0 .net8 "pwr", 0 0, L_0000024bbd31de40;  1 drivers, strength-aware
S_0000024bbd25e6c0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd25f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31ea80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc8f0 .functor PMOS 1, L_0000024bbd31ea80, RS_0000024bbd266708, C4<0>, C4<0>;
L_0000024bbd31dc10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc9d0 .functor NMOS 1, L_0000024bbd31dc10, RS_0000024bbd266708, C4<0>, C4<0>;
v0000024bbd231af0_0 .net8 "a", 0 0, RS_0000024bbd266708;  alias, 3 drivers, strength-aware
v0000024bbd232310_0 .net8 "gnd", 0 0, L_0000024bbd31dc10;  1 drivers, strength-aware
v0000024bbd232090_0 .net8 "out", 0 0, RS_0000024bbd0f32a8;  alias, 2 drivers, strength-aware
v0000024bbd231870_0 .net8 "pwr", 0 0, L_0000024bbd31ea80;  1 drivers, strength-aware
S_0000024bbd25e9e0 .scope module, "xor3" "xor_gate" 3 155, 3 64 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd366370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd2bb750_0 .net "a", 0 0, L_0000024bbd366370;  1 drivers
v0000024bbd2ba5d0_0 .net "b", 0 0, L_0000024bbd2c1a10;  1 drivers
v0000024bbd2b99f0_0 .net8 "out", 0 0, RS_0000024bbd0f32d8;  alias, 2 drivers, strength-aware
RS_0000024bbd266d38 .resolv tri, L_0000024bbd3bcf10, L_0000024bbd3bcea0;
v0000024bbd2b9950_0 .net8 "w1", 0 0, RS_0000024bbd266d38;  2 drivers, strength-aware
RS_0000024bbd266a38 .resolv tri, L_0000024bbd3bc7a0, L_0000024bbd3bc110;
v0000024bbd2bafd0_0 .net8 "w2", 0 0, RS_0000024bbd266a38;  2 drivers, strength-aware
RS_0000024bbd266be8 .resolv tri, L_0000024bbd3be480, L_0000024bbd3be3a0;
v0000024bbd2bb7f0_0 .net8 "w3", 0 0, RS_0000024bbd266be8;  2 drivers, strength-aware
RS_0000024bbd266f18 .resolv tri, L_0000024bbd3becd0, L_0000024bbd3be800;
v0000024bbd2ba210_0 .net8 "w4", 0 0, RS_0000024bbd266f18;  2 drivers, strength-aware
S_0000024bbd260470 .scope module, "a1" "and_gate" 3 70, 3 29 0, S_0000024bbd25e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd231690_0 .net "a", 0 0, L_0000024bbd366370;  alias, 1 drivers
v0000024bbd232130_0 .net8 "b", 0 0, RS_0000024bbd266a38;  alias, 2 drivers, strength-aware
RS_0000024bbd266ac8 .resolv tri, L_0000024bbd3bbcb0, L_0000024bbd3bcb20, L_0000024bbd3bdbc0;
v0000024bbd233670_0 .net8 "nand_out", 0 0, RS_0000024bbd266ac8;  3 drivers, strength-aware
v0000024bbd2314b0_0 .net8 "out", 0 0, RS_0000024bbd266be8;  alias, 2 drivers, strength-aware
S_0000024bbd25ed00 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd260470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31ebd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bbcb0 .functor PMOS 1, L_0000024bbd31ebd0, L_0000024bbd366370, C4<0>, C4<0>;
L_0000024bbd3bcb20 .functor PMOS 1, L_0000024bbd31ebd0, RS_0000024bbd266a38, C4<0>, C4<0>;
L_0000024bbd31e540 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bde60 .functor NMOS 1, L_0000024bbd31e540, RS_0000024bbd266a38, C4<0>, C4<0>;
L_0000024bbd3bdbc0 .functor NMOS 1, L_0000024bbd3bde60, L_0000024bbd366370, C4<0>, C4<0>;
v0000024bbd231550_0 .net "a", 0 0, L_0000024bbd366370;  alias, 1 drivers
v0000024bbd231eb0_0 .net8 "b", 0 0, RS_0000024bbd266a38;  alias, 2 drivers, strength-aware
v0000024bbd231cd0_0 .net8 "gnd", 0 0, L_0000024bbd31e540;  1 drivers, strength-aware
v0000024bbd231c30_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bde60;  1 drivers, strength-aware
v0000024bbd231d70_0 .net8 "out", 0 0, RS_0000024bbd266ac8;  alias, 3 drivers, strength-aware
v0000024bbd2326d0_0 .net8 "pwr", 0 0, L_0000024bbd31ebd0;  1 drivers, strength-aware
S_0000024bbd260600 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd260470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e690 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be480 .functor PMOS 1, L_0000024bbd31e690, RS_0000024bbd266ac8, C4<0>, C4<0>;
L_0000024bbd31dba0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be3a0 .functor NMOS 1, L_0000024bbd31dba0, RS_0000024bbd266ac8, C4<0>, C4<0>;
v0000024bbd2310f0_0 .net8 "a", 0 0, RS_0000024bbd266ac8;  alias, 3 drivers, strength-aware
v0000024bbd233850_0 .net8 "gnd", 0 0, L_0000024bbd31dba0;  1 drivers, strength-aware
v0000024bbd231f50_0 .net8 "out", 0 0, RS_0000024bbd266be8;  alias, 2 drivers, strength-aware
v0000024bbd233170_0 .net8 "pwr", 0 0, L_0000024bbd31e690;  1 drivers, strength-aware
S_0000024bbd25f1b0 .scope module, "a2" "and_gate" 3 71, 3 29 0, S_0000024bbd25e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2317d0_0 .net8 "a", 0 0, RS_0000024bbd266d38;  alias, 2 drivers, strength-aware
v0000024bbd2319b0_0 .net "b", 0 0, L_0000024bbd2c1a10;  alias, 1 drivers
RS_0000024bbd266df8 .resolv tri, L_0000024bbd3bda00, L_0000024bbd3bd530, L_0000024bbd3be640;
v0000024bbd2323b0_0 .net8 "nand_out", 0 0, RS_0000024bbd266df8;  3 drivers, strength-aware
v0000024bbd232450_0 .net8 "out", 0 0, RS_0000024bbd266f18;  alias, 2 drivers, strength-aware
S_0000024bbd260790 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25f1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31e2a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bda00 .functor PMOS 1, L_0000024bbd31e2a0, RS_0000024bbd266d38, C4<0>, C4<0>;
L_0000024bbd3bd530 .functor PMOS 1, L_0000024bbd31e2a0, L_0000024bbd2c1a10, C4<0>, C4<0>;
L_0000024bbd31d970 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bded0 .functor NMOS 1, L_0000024bbd31d970, L_0000024bbd2c1a10, C4<0>, C4<0>;
L_0000024bbd3be640 .functor NMOS 1, L_0000024bbd3bded0, RS_0000024bbd266d38, C4<0>, C4<0>;
v0000024bbd231190_0 .net8 "a", 0 0, RS_0000024bbd266d38;  alias, 2 drivers, strength-aware
v0000024bbd233210_0 .net "b", 0 0, L_0000024bbd2c1a10;  alias, 1 drivers
v0000024bbd232630_0 .net8 "gnd", 0 0, L_0000024bbd31d970;  1 drivers, strength-aware
v0000024bbd2315f0_0 .net8 "nmos1_out", 0 0, L_0000024bbd3bded0;  1 drivers, strength-aware
v0000024bbd232770_0 .net8 "out", 0 0, RS_0000024bbd266df8;  alias, 3 drivers, strength-aware
v0000024bbd2332b0_0 .net8 "pwr", 0 0, L_0000024bbd31e2a0;  1 drivers, strength-aware
S_0000024bbd260c40 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25f1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e000 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3becd0 .functor PMOS 1, L_0000024bbd31e000, RS_0000024bbd266df8, C4<0>, C4<0>;
L_0000024bbd31ed20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be800 .functor NMOS 1, L_0000024bbd31ed20, RS_0000024bbd266df8, C4<0>, C4<0>;
v0000024bbd2321d0_0 .net8 "a", 0 0, RS_0000024bbd266df8;  alias, 3 drivers, strength-aware
v0000024bbd233350_0 .net8 "gnd", 0 0, L_0000024bbd31ed20;  1 drivers, strength-aware
v0000024bbd2333f0_0 .net8 "out", 0 0, RS_0000024bbd266f18;  alias, 2 drivers, strength-aware
v0000024bbd232270_0 .net8 "pwr", 0 0, L_0000024bbd31e000;  1 drivers, strength-aware
S_0000024bbd25def0 .scope module, "n1" "not_gate" 3 68, 3 1 0, S_0000024bbd25e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e9a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bcf10 .functor PMOS 1, L_0000024bbd31e9a0, L_0000024bbd366370, C4<0>, C4<0>;
L_0000024bbd31da50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bcea0 .functor NMOS 1, L_0000024bbd31da50, L_0000024bbd366370, C4<0>, C4<0>;
v0000024bbd2324f0_0 .net "a", 0 0, L_0000024bbd366370;  alias, 1 drivers
v0000024bbd233490_0 .net8 "gnd", 0 0, L_0000024bbd31da50;  1 drivers, strength-aware
v0000024bbd232810_0 .net8 "out", 0 0, RS_0000024bbd266d38;  alias, 2 drivers, strength-aware
v0000024bbd2328b0_0 .net8 "pwr", 0 0, L_0000024bbd31e9a0;  1 drivers, strength-aware
S_0000024bbd25e530 .scope module, "n2" "not_gate" 3 69, 3 1 0, S_0000024bbd25e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31e380 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc7a0 .functor PMOS 1, L_0000024bbd31e380, L_0000024bbd2c1a10, C4<0>, C4<0>;
L_0000024bbd31e310 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bc110 .functor NMOS 1, L_0000024bbd31e310, L_0000024bbd2c1a10, C4<0>, C4<0>;
v0000024bbd232950_0 .net "a", 0 0, L_0000024bbd2c1a10;  alias, 1 drivers
v0000024bbd2329f0_0 .net8 "gnd", 0 0, L_0000024bbd31e310;  1 drivers, strength-aware
v0000024bbd233530_0 .net8 "out", 0 0, RS_0000024bbd266a38;  alias, 2 drivers, strength-aware
v0000024bbd232a90_0 .net8 "pwr", 0 0, L_0000024bbd31e380;  1 drivers, strength-aware
S_0000024bbd260ab0 .scope module, "o1" "or_gate" 3 72, 3 54 0, S_0000024bbd25e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000024bbd2bb070_0 .net8 "a", 0 0, RS_0000024bbd266be8;  alias, 2 drivers, strength-aware
v0000024bbd2ba2b0_0 .net8 "b", 0 0, RS_0000024bbd266f18;  alias, 2 drivers, strength-aware
RS_0000024bbd267218 .resolv tri, L_0000024bbd3bebf0, L_0000024bbd3be330, L_0000024bbd3bd680;
v0000024bbd2b9ef0_0 .net8 "nor_out", 0 0, RS_0000024bbd267218;  3 drivers, strength-aware
v0000024bbd2ba7b0_0 .net8 "out", 0 0, RS_0000024bbd0f32d8;  alias, 2 drivers, strength-aware
S_0000024bbd260dd0 .scope module, "nor_gate1" "nor_gate" 3 60, 3 39 0, S_0000024bbd260ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd31d660 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bef00 .functor PMOS 1, L_0000024bbd31d660, RS_0000024bbd266be8, C4<0>, C4<0>;
L_0000024bbd3bebf0 .functor PMOS 1, L_0000024bbd3bef00, RS_0000024bbd266f18, C4<0>, C4<0>;
L_0000024bbd31dd60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be330 .functor NMOS 1, L_0000024bbd31dd60, RS_0000024bbd266be8, C4<0>, C4<0>;
L_0000024bbd3bd680 .functor NMOS 1, L_0000024bbd31dd60, RS_0000024bbd266f18, C4<0>, C4<0>;
v0000024bbd2335d0_0 .net8 "a", 0 0, RS_0000024bbd266be8;  alias, 2 drivers, strength-aware
v0000024bbd232b30_0 .net8 "b", 0 0, RS_0000024bbd266f18;  alias, 2 drivers, strength-aware
v0000024bbd232c70_0 .net8 "gnd", 0 0, L_0000024bbd31dd60;  1 drivers, strength-aware
v0000024bbd232d10_0 .net8 "out", 0 0, RS_0000024bbd267218;  alias, 3 drivers, strength-aware
v0000024bbd232e50_0 .net8 "pmos1_out", 0 0, L_0000024bbd3bef00;  1 drivers, strength-aware
v0000024bbd2ba530_0 .net8 "pwr", 0 0, L_0000024bbd31d660;  1 drivers, strength-aware
S_0000024bbd25d8b0 .scope module, "not_gate1" "not_gate" 3 61, 3 1 0, S_0000024bbd260ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd31dcf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3bea30 .functor PMOS 1, L_0000024bbd31dcf0, RS_0000024bbd267218, C4<0>, C4<0>;
L_0000024bbd31d740 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3be4f0 .functor NMOS 1, L_0000024bbd31d740, RS_0000024bbd267218, C4<0>, C4<0>;
v0000024bbd2bb610_0 .net8 "a", 0 0, RS_0000024bbd267218;  alias, 3 drivers, strength-aware
v0000024bbd2bb390_0 .net8 "gnd", 0 0, L_0000024bbd31d740;  1 drivers, strength-aware
v0000024bbd2bb6b0_0 .net8 "out", 0 0, RS_0000024bbd0f32d8;  alias, 2 drivers, strength-aware
v0000024bbd2bbd90_0 .net8 "pwr", 0 0, L_0000024bbd31dcf0;  1 drivers, strength-aware
S_0000024bbd25e080 .scope module, "zerogen" "and_gate" 3 146, 3 29 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd3660e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd2bb110_0 .net "a", 0 0, L_0000024bbd3660e8;  1 drivers
L_0000024bbd366130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd2bb9d0_0 .net "b", 0 0, L_0000024bbd366130;  1 drivers
RS_0000024bbd2675d8 .resolv tri, L_0000024bbd355a90, L_0000024bbd355780, L_0000024bbd354d00;
v0000024bbd2bb1b0_0 .net8 "nand_out", 0 0, RS_0000024bbd2675d8;  3 drivers, strength-aware
v0000024bbd2ba710_0 .net8 "out", 0 0, RS_0000024bbd2676f8;  2 drivers, strength-aware
S_0000024bbd25f340 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd311830 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355a90 .functor PMOS 1, L_0000024bbd311830, L_0000024bbd3660e8, C4<0>, C4<0>;
L_0000024bbd355780 .functor PMOS 1, L_0000024bbd311830, L_0000024bbd366130, C4<0>, C4<0>;
L_0000024bbd311c20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3544b0 .functor NMOS 1, L_0000024bbd311c20, L_0000024bbd366130, C4<0>, C4<0>;
L_0000024bbd354d00 .functor NMOS 1, L_0000024bbd3544b0, L_0000024bbd3660e8, C4<0>, C4<0>;
v0000024bbd2bc010_0 .net "a", 0 0, L_0000024bbd3660e8;  alias, 1 drivers
v0000024bbd2bb430_0 .net "b", 0 0, L_0000024bbd366130;  alias, 1 drivers
v0000024bbd2ba3f0_0 .net8 "gnd", 0 0, L_0000024bbd311c20;  1 drivers, strength-aware
v0000024bbd2ba490_0 .net8 "nmos1_out", 0 0, L_0000024bbd3544b0;  1 drivers, strength-aware
v0000024bbd2ba350_0 .net8 "out", 0 0, RS_0000024bbd2675d8;  alias, 3 drivers, strength-aware
v0000024bbd2ba670_0 .net8 "pwr", 0 0, L_0000024bbd311830;  1 drivers, strength-aware
S_0000024bbd25eb70 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3118a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd3555c0 .functor PMOS 1, L_0000024bbd3118a0, RS_0000024bbd2675d8, C4<0>, C4<0>;
L_0000024bbd3112f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355010 .functor NMOS 1, L_0000024bbd3112f0, RS_0000024bbd2675d8, C4<0>, C4<0>;
v0000024bbd2bb890_0 .net8 "a", 0 0, RS_0000024bbd2675d8;  alias, 3 drivers, strength-aware
v0000024bbd2bb930_0 .net8 "gnd", 0 0, L_0000024bbd3112f0;  1 drivers, strength-aware
v0000024bbd2b9c70_0 .net8 "out", 0 0, RS_0000024bbd2676f8;  alias, 2 drivers, strength-aware
v0000024bbd2badf0_0 .net8 "pwr", 0 0, L_0000024bbd3118a0;  1 drivers, strength-aware
S_0000024bbd25f4d0 .scope module, "zerogen1" "and_gate" 3 147, 3 29 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd366178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd2ba990_0 .net "a", 0 0, L_0000024bbd366178;  1 drivers
L_0000024bbd3661c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd2bbc50_0 .net "b", 0 0, L_0000024bbd3661c0;  1 drivers
RS_0000024bbd267908 .resolv tri, L_0000024bbd354de0, L_0000024bbd355550, L_0000024bbd355400;
v0000024bbd2bbe30_0 .net8 "nand_out", 0 0, RS_0000024bbd267908;  3 drivers, strength-aware
v0000024bbd2bacb0_0 .net8 "out", 0 0, RS_0000024bbd267a28;  2 drivers, strength-aware
S_0000024bbd304280 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd25f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd310250 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354de0 .functor PMOS 1, L_0000024bbd310250, L_0000024bbd366178, C4<0>, C4<0>;
L_0000024bbd355550 .functor PMOS 1, L_0000024bbd310250, L_0000024bbd3661c0, C4<0>, C4<0>;
L_0000024bbd3109c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355c50 .functor NMOS 1, L_0000024bbd3109c0, L_0000024bbd3661c0, C4<0>, C4<0>;
L_0000024bbd355400 .functor NMOS 1, L_0000024bbd355c50, L_0000024bbd366178, C4<0>, C4<0>;
v0000024bbd2ba850_0 .net "a", 0 0, L_0000024bbd366178;  alias, 1 drivers
v0000024bbd2b9a90_0 .net "b", 0 0, L_0000024bbd3661c0;  alias, 1 drivers
v0000024bbd2bbcf0_0 .net8 "gnd", 0 0, L_0000024bbd3109c0;  1 drivers, strength-aware
v0000024bbd2b9b30_0 .net8 "nmos1_out", 0 0, L_0000024bbd355c50;  1 drivers, strength-aware
v0000024bbd2bba70_0 .net8 "out", 0 0, RS_0000024bbd267908;  alias, 3 drivers, strength-aware
v0000024bbd2b9d10_0 .net8 "pwr", 0 0, L_0000024bbd310250;  1 drivers, strength-aware
S_0000024bbd305b80 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd25f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3104f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354c90 .functor PMOS 1, L_0000024bbd3104f0, RS_0000024bbd267908, C4<0>, C4<0>;
L_0000024bbd311910 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354a60 .functor NMOS 1, L_0000024bbd311910, RS_0000024bbd267908, C4<0>, C4<0>;
v0000024bbd2bbb10_0 .net8 "a", 0 0, RS_0000024bbd267908;  alias, 3 drivers, strength-aware
v0000024bbd2bbf70_0 .net8 "gnd", 0 0, L_0000024bbd311910;  1 drivers, strength-aware
v0000024bbd2bbbb0_0 .net8 "out", 0 0, RS_0000024bbd267a28;  alias, 2 drivers, strength-aware
v0000024bbd2ba8f0_0 .net8 "pwr", 0 0, L_0000024bbd3104f0;  1 drivers, strength-aware
S_0000024bbd304d70 .scope module, "zerogen2" "and_gate" 3 148, 3 29 0, S_0000024bbd2299e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd366208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd2b9f90_0 .net "a", 0 0, L_0000024bbd366208;  1 drivers
L_0000024bbd366250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024bbd2bae90_0 .net "b", 0 0, L_0000024bbd366250;  1 drivers
RS_0000024bbd267c38 .resolv tri, L_0000024bbd355b00, L_0000024bbd354600, L_0000024bbd354d70;
v0000024bbd2ba030_0 .net8 "nand_out", 0 0, RS_0000024bbd267c38;  3 drivers, strength-aware
v0000024bbd2ba0d0_0 .net8 "out", 0 0, RS_0000024bbd267d58;  2 drivers, strength-aware
S_0000024bbd301b70 .scope module, "nand_gate1" "nand_gate" 3 35, 3 13 0, S_0000024bbd304d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000024bbd311980 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355b00 .functor PMOS 1, L_0000024bbd311980, L_0000024bbd366208, C4<0>, C4<0>;
L_0000024bbd354600 .functor PMOS 1, L_0000024bbd311980, L_0000024bbd366250, C4<0>, C4<0>;
L_0000024bbd310fe0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354670 .functor NMOS 1, L_0000024bbd310fe0, L_0000024bbd366250, C4<0>, C4<0>;
L_0000024bbd354d70 .functor NMOS 1, L_0000024bbd354670, L_0000024bbd366208, C4<0>, C4<0>;
v0000024bbd2b9bd0_0 .net "a", 0 0, L_0000024bbd366208;  alias, 1 drivers
v0000024bbd2b9db0_0 .net "b", 0 0, L_0000024bbd366250;  alias, 1 drivers
v0000024bbd2b9e50_0 .net8 "gnd", 0 0, L_0000024bbd310fe0;  1 drivers, strength-aware
v0000024bbd2bb4d0_0 .net8 "nmos1_out", 0 0, L_0000024bbd354670;  1 drivers, strength-aware
v0000024bbd2bb570_0 .net8 "out", 0 0, RS_0000024bbd267c38;  alias, 3 drivers, strength-aware
v0000024bbd2baa30_0 .net8 "pwr", 0 0, L_0000024bbd311980;  1 drivers, strength-aware
S_0000024bbd305d10 .scope module, "not_gate1" "not_gate" 3 36, 3 1 0, S_0000024bbd304d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0000024bbd3119f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0000024bbd355080 .functor PMOS 1, L_0000024bbd3119f0, RS_0000024bbd267c38, C4<0>, C4<0>;
L_0000024bbd310b80 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0000024bbd354ec0 .functor NMOS 1, L_0000024bbd310b80, RS_0000024bbd267c38, C4<0>, C4<0>;
v0000024bbd2bab70_0 .net8 "a", 0 0, RS_0000024bbd267c38;  alias, 3 drivers, strength-aware
v0000024bbd2baad0_0 .net8 "gnd", 0 0, L_0000024bbd310b80;  1 drivers, strength-aware
v0000024bbd2bbed0_0 .net8 "out", 0 0, RS_0000024bbd267d58;  alias, 2 drivers, strength-aware
v0000024bbd2bc0b0_0 .net8 "pwr", 0 0, L_0000024bbd3119f0;  1 drivers, strength-aware
S_0000024bbd304410 .scope module, "alu_to_test_against" "alu_reference" 2 34, 2 3 0, S_0000024bbcd66300;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "control";
    .port_info 3 /OUTPUT 4 "res";
v0000024bbd2be1d0_0 .net/s "a", 3 0, v0000024bbd2bc8d0_0;  alias, 1 drivers
v0000024bbd2bd7d0_0 .net/s "b", 3 0, v0000024bbd2bc6f0_0;  alias, 1 drivers
v0000024bbd2bd190_0 .net "control", 2 0, v0000024bbd2be630_0;  alias, 1 drivers
v0000024bbd2bcdd0_0 .var/s "res", 3 0;
E_0000024bbcf98520 .event anyedge, v0000024bbd184480_0, v0000024bbd0a1480_0, v0000024bbd0a2240_0;
S_0000024bbd301e90 .scope task, "calculate" "calculate" 2 12, 2 12 0, S_0000024bbd304410;
 .timescale 0 0;
TD_alu_test.alu_to_test_against.calculate ;
    %load/vec4 v0000024bbd2bd190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0000024bbd2be1d0_0;
    %load/vec4 v0000024bbd2bd7d0_0;
    %and;
    %assign/vec4 v0000024bbd2bcdd0_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0000024bbd2be1d0_0;
    %load/vec4 v0000024bbd2bd7d0_0;
    %and;
    %inv;
    %assign/vec4 v0000024bbd2bcdd0_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0000024bbd2be1d0_0;
    %load/vec4 v0000024bbd2bd7d0_0;
    %or;
    %assign/vec4 v0000024bbd2bcdd0_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0000024bbd2be1d0_0;
    %load/vec4 v0000024bbd2bd7d0_0;
    %or;
    %inv;
    %assign/vec4 v0000024bbd2bcdd0_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0000024bbd2be1d0_0;
    %load/vec4 v0000024bbd2bd7d0_0;
    %add;
    %assign/vec4 v0000024bbd2bcdd0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0000024bbd2be1d0_0;
    %load/vec4 v0000024bbd2bd7d0_0;
    %sub;
    %assign/vec4 v0000024bbd2bcdd0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000024bbd2be1d0_0;
    %load/vec4 v0000024bbd2bd7d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 4;
    %assign/vec4 v0000024bbd2bcdd0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %vpi_call 2 21 "$display", "error: alu_model: invalid control %b", v0000024bbd2bd190_0 {0 0 0};
    %vpi_call 2 21 "$finish" {0 0 0};
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0000024bbd305ea0 .scope task, "check_alu_state" "check_alu_state" 2 38, 2 38 0, S_0000024bbcd66300;
 .timescale 0 0;
TD_alu_test.check_alu_state ;
    %delay 1, 0;
    %load/vec4 v0000024bbd2be810_0;
    %load/vec4 v0000024bbd2be590_0;
    %cmp/ne;
    %jmp/0xz  T_1.9, 6;
    %vpi_call 2 44 "$display", "Error: a=%b b=%b control=%b => expected=%b actual=%b", v0000024bbd2bc8d0_0, v0000024bbd2bc6f0_0, v0000024bbd2be630_0, v0000024bbd2be590_0, v0000024bbd2be810_0 {0 0 0};
T_1.9 ;
    %end;
S_0000024bbcc4a920 .scope module, "counter" "counter" 3 296;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /INPUT 4 "immediate";
    .port_info 4 /OUTPUT 4 "data";
o0000024bbd268178 .functor BUFZ 2, C4<zz>; HiZ drive
v0000024bbd2bd690_0 .net "addr", 1 0, o0000024bbd268178;  0 drivers
o0000024bbd2681a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024bbd2bc5b0_0 .net "clk", 0 0, o0000024bbd2681a8;  0 drivers
o0000024bbd2681d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024bbd2bcfb0_0 .net "control", 0 0, o0000024bbd2681d8;  0 drivers
o0000024bbd268208 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000024bbd2bce70_0 .net "data", 3 0, o0000024bbd268208;  0 drivers
o0000024bbd268238 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000024bbd2bd9b0_0 .net "immediate", 3 0, o0000024bbd268238;  0 drivers
S_0000024bbcc4aab0 .scope module, "d_latch" "d_latch" 3 267;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /OUTPUT 1 "q";
o0000024bbd268358 .functor BUFZ 1, C4<z>; HiZ drive
v0000024bbd2bd4b0_0 .net "clk", 0 0, o0000024bbd268358;  0 drivers
o0000024bbd268388 .functor BUFZ 1, C4<z>; HiZ drive
v0000024bbd2bd910_0 .net "d", 0 0, o0000024bbd268388;  0 drivers
v0000024bbd2bda50_0 .var "q", 0 0;
o0000024bbd2683e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024bbd2bdaf0_0 .net "we", 0 0, o0000024bbd2683e8;  0 drivers
E_0000024bbcf990a0 .event negedge, v0000024bbd2bd4b0_0;
S_0000024bbcc66890 .scope module, "register_file" "register_file" 3 286;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "rd_addr";
    .port_info 2 /INPUT 2 "we_addr";
    .port_info 3 /INPUT 4 "we_data";
    .port_info 4 /OUTPUT 4 "rd_data";
    .port_info 5 /INPUT 1 "we";
o0000024bbd2684d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024bbd2bcf10_0 .net "clk", 0 0, o0000024bbd2684d8;  0 drivers
o0000024bbd268508 .functor BUFZ 2, C4<zz>; HiZ drive
v0000024bbd2bd230_0 .net "rd_addr", 1 0, o0000024bbd268508;  0 drivers
o0000024bbd268538 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000024bbd2bd2d0_0 .net "rd_data", 3 0, o0000024bbd268538;  0 drivers
o0000024bbd268568 .functor BUFZ 1, C4<z>; HiZ drive
v0000024bbd2bdc30_0 .net "we", 0 0, o0000024bbd268568;  0 drivers
o0000024bbd268598 .functor BUFZ 2, C4<zz>; HiZ drive
v0000024bbd2bde10_0 .net "we_addr", 1 0, o0000024bbd268598;  0 drivers
o0000024bbd2685c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000024bbd2bdf50_0 .net "we_data", 3 0, o0000024bbd2685c8;  0 drivers
    .scope S_0000024bbd304410;
T_2 ;
    %fork TD_alu_test.alu_to_test_against.calculate, S_0000024bbd301e90;
    %join;
    %end;
    .thread T_2;
    .scope S_0000024bbd304410;
T_3 ;
    %wait E_0000024bbcf98520;
    %fork TD_alu_test.alu_to_test_against.calculate, S_0000024bbd301e90;
    %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024bbcd66300;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024bbd2be6d0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000024bbd2be6d0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0000024bbd2be6d0_0;
    %pad/s 3;
    %store/vec4 v0000024bbd2be630_0, 0, 3;
    %load/vec4 v0000024bbd2be630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %vpi_call 2 54 "$display", "Test a & b" {0 0 0};
    %jmp T_4.10;
T_4.3 ;
    %vpi_call 2 55 "$display", "Test ~(a & b)" {0 0 0};
    %jmp T_4.10;
T_4.4 ;
    %vpi_call 2 56 "$display", "Test a | b" {0 0 0};
    %jmp T_4.10;
T_4.5 ;
    %vpi_call 2 57 "$display", "Test ~(a | b)" {0 0 0};
    %jmp T_4.10;
T_4.6 ;
    %vpi_call 2 58 "$display", "Test a + b" {0 0 0};
    %jmp T_4.10;
T_4.7 ;
    %vpi_call 2 59 "$display", "Test a - b" {0 0 0};
    %jmp T_4.10;
T_4.8 ;
    %vpi_call 2 60 "$display", "Test slt" {0 0 0};
    %jmp T_4.10;
T_4.9 ;
    %vpi_call 2 61 "$display", "Unreachable" {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024bbd2bc970_0, 0, 32;
T_4.11 ;
    %load/vec4 v0000024bbd2bc970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.12, 5;
    %load/vec4 v0000024bbd2bc970_0;
    %pad/s 4;
    %store/vec4 v0000024bbd2bc8d0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024bbd2be270_0, 0, 32;
T_4.13 ;
    %load/vec4 v0000024bbd2be270_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.14, 5;
    %load/vec4 v0000024bbd2be270_0;
    %pad/s 4;
    %store/vec4 v0000024bbd2bc6f0_0, 0, 4;
    %fork TD_alu_test.check_alu_state, S_0000024bbd305ea0;
    %join;
    %load/vec4 v0000024bbd2be270_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024bbd2be270_0, 0, 32;
    %jmp T_4.13;
T_4.14 ;
    %load/vec4 v0000024bbd2bc970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024bbd2bc970_0, 0, 32;
    %jmp T_4.11;
T_4.12 ;
    %load/vec4 v0000024bbd2be6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024bbd2be6d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000024bbcc4aab0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024bbd2bda50_0, 0;
    %end;
    .thread T_5;
    .scope S_0000024bbcc4aab0;
T_6 ;
    %wait E_0000024bbcf990a0;
    %load/vec4 v0000024bbd2bdaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000024bbd2bd910_0;
    %assign/vec4 v0000024bbd2bda50_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_test.v";
    "./templates.v";
