#cell2 * o3p_fp hns * 1 CMOS 1024 v8r4.4
# "19-Nov-97 GMT" "16:16:13 GMT" "19-Nov-97 GMT" "16:16:13 GMT" fitpath * .
H 3;
B 0 7;
X 5 1 I0;
X 2 2 I1;
X 3 3 I2;
X 7 4 NO;
X 6 5 O;
X 1 6 VDD;
X 4 7 VSS;
G 8 BULK;
T P u2 @ 21 1 .4011E-01 5 1 9 1;
T P u4 @ 21 1 .4011E-01 3 10 7 1;
T E u9 @ 6 1 .1146E-01 3 4 7 4;
T E u7 @ 6 1 .1146E-01 5 4 7 4;
T E u12 @ 11 1 .2101E-01 7 4 6 4;
T E u8 @ 6 1 .1146E-01 2 4 7 4;
T P u10 @ 21 1 .4011E-01 7 1 6 1;
T P u5 @ 21 1 .4011E-01 2 9 10 1;
E;
