<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="Efinix_riscv" device_def="T20Q100F3" version="2025.1.110.1.5" db_version="20251999" last_change_date="Sat Jul 19 16:32:35 2025" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A_1B_1C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1D_1E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3B_3C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3D_3E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BR" iostd="1.2 V"/>
            <efxpt:iobank name="TL" iostd="1.2 V"/>
            <efxpt:iobank name="TR" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T20Q100F3">
        <efxpt:gpio name="CLK" gpio_def="GPIOR_157" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:netlist_config netlist_checksum="Efinix_riscv.peri.db">
                <efxpt:netlist_parameter name="CONN_TYPE" value="PLL_CLKIN"/>
                <efxpt:netlist_parameter name="IN_PIN" value="CLK"/>
                <efxpt:netlist_parameter name="IN_REG" value="BYPASS"/>
            </efxpt:netlist_config>
            <efxpt:input_config name="CLK" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="RESETN" gpio_def="GPIOL_32" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:netlist_config netlist_checksum="Efinix_riscv.peri.db">
                <efxpt:netlist_parameter name="IN_PIN" value="RESETN"/>
                <efxpt:netlist_parameter name="IN_REG" value="BYPASS"/>
            </efxpt:netlist_config>
            <efxpt:input_config name="RESETN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="RX" gpio_def="GPIOL_40" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:netlist_config netlist_checksum="Efinix_riscv.peri.db">
                <efxpt:netlist_parameter name="IN_PIN" value="RX"/>
                <efxpt:netlist_parameter name="IN_REG" value="BYPASS"/>
            </efxpt:netlist_config>
            <efxpt:input_config name="RX" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="TX" gpio_def="GPIOL_05" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:netlist_config netlist_checksum="Efinix_riscv.peri.db">
                <efxpt:netlist_parameter name="OUT_PIN" value="TX"/>
                <efxpt:netlist_parameter name="OUT_REG" value="BYPASS"/>
            </efxpt:netlist_config>
            <efxpt:output_config name="TX" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="EFX_PLL_V2_inst" pll_def="PLL_BR0" ref_clock_name="" ref_clock_freq="12.0000" multiplier="128" pre_divider="1" post_divider="2" reset_name="EFX_PLL_V2_inst~RSTN" locked_name="EFX_PLL_V2_inst~LOCKED" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:netlist_config netlist_checksum="Efinix_riscv.peri.db">
                <efxpt:netlist_parameter name="CLKOUT0_EN" value="1"/>
                <efxpt:netlist_parameter name="CLKOUT0_PIN" value="EFX_PLL_V2_inst~CLKOUT0"/>
                <efxpt:netlist_parameter name="CLKOUT1_EN" value="0"/>
                <efxpt:netlist_parameter name="CLKOUT2_EN" value="0"/>
                <efxpt:netlist_parameter name="FEEDBACK_MODE" value="INTERNAL"/>
                <efxpt:netlist_parameter name="LOCKED_PIN" value="EFX_PLL_V2_inst~LOCKED"/>
                <efxpt:netlist_parameter name="REFCLK_SOURCE" value="EXTERNAL"/>
                <efxpt:netlist_parameter name="RSTN_PIN" value="EFX_PLL_V2_inst~RSTN"/>
            </efxpt:netlist_config>
            <efxpt:output_clock name="EFX_PLL_V2_inst~CLKOUT0" number="0" out_divider="8" adv_out_phase_shift="0" conn_type="gclk"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="3" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info/>
    <efxpt:jtag_info/>
    <efxpt:spi_flash_info/>
    <efxpt:partial_design source="Efinix_riscv.peri.db"/>
</efxpt:design_db>
