
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti60F225" ...

***** Beginning stage routing ... *****

SDC file 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/Bilinear_interpolation_prj.sdc' parsed successfully.
3 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Router Setup
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[Setup Parallel Routing Scheduler]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Route Circuit with 4 threads
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
CSS enabled! Optimizing clock skews ... 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  1: overlap=11187   heapops=1408932    (0%) cpd=3336  frr=1.00  msec=2624
[Setup Delay Budgets | 374.9 ms]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Hold Fixing
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Total min wire delay:   1129719
Hold fix wire delay:      22938
Hold fix delay ratio:     2.03%
Pins requiring hold fix:  0.24%
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  2: overlap=1319    heapops=2112189    (42%) cpd=3336  frr=1.00  msec=1107
Iter  3: overlap=244     heapops=1020358    (73%) cpd=3336  frr=1.00  msec=782
[Rebuild Parallel Routing Scheduler]
Iter  4: overlap=83      heapops=817506     (80%) cpd=3336  frr=1.00  msec=960
Iter  5: overlap=69      heapops=914814     (81%) cpd=3336  frr=1.00  msec=803
Iter  6: overlap=47      heapops=737403     (82%) cpd=3336  frr=1.00  msec=644
Iter  7: overlap=42      heapops=699029     (81%) cpd=3393  frr=1.02  msec=601
Iter  8: overlap=32      heapops=678318     (82%) cpd=3373  frr=1.01  msec=610
Iter  9: overlap=20      heapops=636686     (82%) cpd=3512  frr=1.05  msec=562
Iter 10: overlap=11      heapops=599136     (82%) cpd=3535  frr=1.06  msec=547
Iter 11: overlap=12      heapops=556200     (82%) cpd=3553  frr=1.07  msec=529
Iter 12: overlap=9       heapops=497184     (82%) cpd=3568  frr=1.07  msec=487
Iter 13: overlap=6       heapops=456692     (82%) cpd=3643  frr=1.09  msec=465
Iter 14: overlap=2       heapops=427004     (82%) cpd=3621  frr=1.09  msec=443
Iter 15: overlap=4       heapops=418759     (82%) cpd=3672  frr=1.10  msec=434
Iter 16: overlap=1       heapops=411798     (82%) cpd=3547  frr=1.06  msec=445
Iter 17: overlap=0       heapops=410127     (82%) cpd=3547  frr=1.06  msec=431
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Result
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Succeeded in 13.20 seconds taking 17 iterations! 

First iteration critical path delay = 3.336 ns 
Last iteration critical path delay  = 3.547 ns (ratio = 1.06)
Max Routing Heap Size = 25,372
Routing trace written to file 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.troutingtraces' 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing took 17.4662 seconds.
	Routing took 10.9062 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 335.98 MB, end = 701.74 MB, delta = 365.76 MB
	Routing peak virtual memory usage = 722.56 MB
Routing resident set memory usage: begin = 316.444 MB, end = 669.616 MB, delta = 353.172 MB
	Routing peak resident set memory usage = 690.044 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****

SDC file 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/Bilinear_interpolation_prj.sdc' parsed successfully.
3 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

Maximum possible analyzed clocks frequency
  Clock Name    Period (ns)  Frequency (MHz)     Edge
sys_clk_96M        4.008        249.501         (R-R)
biliner_clk_out    4.435        225.479         (R-R)
biliner_clk_in     4.948        202.102         (R-R)

Geomean max period: 4.447

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
sys_clk_96M      sys_clk_96M           10.417            6.409           (R-R)
sys_clk_96M      biliner_clk_out        0.001           -0.987           (R-R)
biliner_clk_out  biliner_clk_out        5.952            1.517           (R-R)
biliner_clk_out  biliner_clk_in         0.004           -0.967           (R-R)
biliner_clk_in   biliner_clk_out        0.004           -1.823           (R-R)
biliner_clk_in   biliner_clk_in        62.500           57.552           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
sys_clk_96M      sys_clk_96M           0.000             0.091           (R-R)
sys_clk_96M      biliner_clk_out       0.000            -0.011           (R-R)
biliner_clk_out  biliner_clk_out       0.000            -0.005           (R-R)
biliner_clk_out  biliner_clk_in        0.000            -0.014           (R-R)
biliner_clk_in   biliner_clk_out       0.000             0.088           (R-R)
biliner_clk_in   biliner_clk_in        0.000             0.071           (R-R)

WARNING(1): Clock domain between sys_clk_96M (rising) and biliner_clk_out (rising) may not meet (slack: -0.987 ns) the setup (max) timing requirement
WARNING(2): Clock domain between biliner_clk_out (rising) and biliner_clk_in (rising) may not meet (slack: -0.967 ns) the setup (max) timing requirement
WARNING(3): Clock domain between biliner_clk_in (rising) and biliner_clk_out (rising) may not meet (slack: -1.823 ns) the setup (max) timing requirement

WARNING(4): Clock domain between sys_clk_96M (rising) and biliner_clk_out (rising) may not meet (slack: -0.011 ns) the hold (min) timing requirement
WARNING(5): Clock domain between biliner_clk_out (rising) and biliner_clk_out (rising) may not meet (slack: -0.005 ns) the hold (min) timing requirement
WARNING(6): Clock domain between biliner_clk_out (rising) and biliner_clk_in (rising) may not meet (slack: -0.014 ns) the hold (min) timing requirement

Write Timing Report to "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow\Bilinear_interpolation_prj.timing.rpt" ...
final timing analysis took 3.29864 seconds.
	final timing analysis took 2 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 701.74 MB, end = 769.26 MB, delta = 67.52 MB
	final timing analysis peak virtual memory usage = 770.596 MB
final timing analysis resident set memory usage: begin = 669.64 MB, end = 731.704 MB, delta = 62.064 MB
	final timing analysis peak resident set memory usage = 732.756 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.interface.csv'.
Successfully processed interface constraints file "D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/outflow/Bilinear_interpolation_prj.interface.csv".
Finished writing bitstream file D:/FPGA_Competition/FPGAprojects/data_in_uart_control_new/Bilinear_interpolation_prj/work_pnr\Bilinear_interpolation_prj.lbf.
Bitstream generation took 4.66548 seconds.
	Bitstream generation took 2.92188 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 769.26 MB, end = 984.676 MB, delta = 215.416 MB
	Bitstream generation peak virtual memory usage = 1046.86 MB
Bitstream generation resident set memory usage: begin = 731.736 MB, end = 942.16 MB, delta = 210.424 MB
	Bitstream generation peak resident set memory usage = 987.828 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 82.5858 seconds.
	The entire flow of EFX_PNR took 60.7031 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.64 MB, end = 506.912 MB, delta = 501.272 MB
	The entire flow of EFX_PNR peak virtual memory usage = 1046.86 MB
The entire flow of EFX_PNR resident set memory usage: begin = 12.94 MB, end = 485.668 MB, delta = 472.728 MB
	The entire flow of EFX_PNR peak resident set memory usage = 987.828 MB
