# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=3 -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++11 -static -Wall -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -o /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/SimJTAG.v /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/vcs/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/emu.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/snapshot.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp"
T      5896 562949954270276  1650689096   363297600  1650689096   363297600 "../build/emu-compile/VSimTop.cpp"
T      3113 562949954270275  1650689096   358298300  1650689096   358298300 "../build/emu-compile/VSimTop.h"
T      6199 562949954270287  1650689096   455318700  1650689096   455318700 "../build/emu-compile/VSimTop.mk"
T       774 562949954270274  1650689096   355298400  1650689096   355298400 "../build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678 562949954270273  1650689096   351294600  1650689096   351294600 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067 562949954270272  1650689096   348295300  1650689096   348295300 "../build/emu-compile/VSimTop__Dpi.h"
T      1585 562949954270270  1650689096   342292800  1650689096   342292800 "../build/emu-compile/VSimTop__Syms.cpp"
T      1482 562949954270271  1650689096   343292900  1650689096   343292900 "../build/emu-compile/VSimTop__Syms.h"
T    126184 562949954270278  1650689096   381301500  1650689096   381301500 "../build/emu-compile/VSimTop__Trace.cpp"
T    243053 562949954270277  1650689096   374301200  1650689096   374301200 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    370047 562949954270281  1650689096   415308500  1650689096   415308500 "../build/emu-compile/VSimTop___024root.cpp"
T      5843 562949954270279  1650689096   386302500  1650689096   386302500 "../build/emu-compile/VSimTop___024root.h"
T    306679 562949954270280  1650689096   399304700  1650689096   399304700 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088 562949954270284  1650689096   428311900  1650689096   428311900 "../build/emu-compile/VSimTop___024unit.cpp"
T       770 562949954270282  1650689096   420310400  1650689096   420310400 "../build/emu-compile/VSimTop___024unit.h"
T       963 562949954270283  1650689096   421310200  1650689096   421310200 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T    120015 562949954270285  1650689096   444315000  1650689096   444315000 "../build/emu-compile/VSimTop__stats.txt"
T      3349 562949954270288  1650689096   461319800  1650689096   461319800 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1650689096   466321300  1650689096   466321300 "../build/emu-compile/VSimTop__verFiles.dat"
T      1789 562949954270286  1650689096   450316900  1650689096   450316900 "../build/emu-compile/VSimTop_classes.mk"
S       999 281474977560216  1650463480   964514800  1650463480   964514800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/../build/../vsrc/SimTop.sv"
S       924 281474977560217  1650463480   969516100  1650463480   969516100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/VTop.sv"
S      7254 281474977560220  1648018256   432254700  1648018256   432254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/common.sv"
S       388 281474977560221  1648018256   433254900  1648018256   433254900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/config.sv"
S      5234 281474977560222  1650639006   461740700  1650639006   461740700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/pipes.sv"
S      9877 281474977560226  1650681808   154934700  1650681808   154934700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/core.sv"
S      1915 281474977560228  1650645656   145727300  1650645656   145727300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/dataconfirm.sv"
S      1844 281474977560229  1650686273   755011900  1650686273   755011900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decode.sv"
S     12170 281474977560230  1650641254   878322900  1650641254   878322900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decoder.sv"
S      2282 281474977560231  1650645585   302970700  1650645585   302970700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/extend.sv"
S      1554 281474977560233  1650641565   218218500  1650641565   218218500 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/alu.sv"
S      2630 281474977560234  1650687654   146026800  1650687654   146026800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/execute.sv"
S       386 281474977560236  1648018256   439256800  1648018256   439256800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/fetch.sv"
S       334 281474977560237  1650645000   870340800  1650645000   870340800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/pcselect.sv"
S       387 281474977560239  1648890443   637298000  1648890443   637298000 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/controller.sv"
S       751 281474977560240  1650631920   833298400  1650631920   833298400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/forward.sv"
S      3029 281474977560241  1648875628   648990800  1648875628   648990800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/hazard.sv"
S       821 281474977560243  1650610670   692594400  1650610670   692594400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/memory/memory.sv"
S      2386 281474977560244  1650634550   738933500  1650634550   738933500 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/memory/readdata.sv"
S      1847 281474977560245  1650634559   837606900  1650634559   837606900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/memory/writedata.sv"
S      1092 281474977560247  1648018256   441257100  1648018256   441257100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/regfile/regfile.sv"
S       622 281474977560249  1648532255     6236500  1648532255     6236500 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/decode_execute.sv"
S       622 281474977560250  1650611435   406690600  1650611435   406690600 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/execute_memory.sv"
S       732 281474977560251  1648532179   360864300  1648532179   360864300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/fetch_decode.sv"
S       544 281474977560252  1650611449   420458000  1650611449   420458000 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/memory_writeback.sv"
S       673 281474977560254  1648644872     5764100  1648644872     5764100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/writeback/writeback.sv"
S      1732 281474977560262  1650464350   927070000  1650463481    41531300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/util/CBusArbiter.sv"
S       857 281474977560265  1650463481    56536900  1650463481    56536900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/util/DBusToCBus.sv"
S       563 281474977560266  1650463481    61537200  1650463481    61537200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/util/IBusToCBus.sv"
S  10309096 1407374884513843  1647347066    24420400  1647347066    24420400 "/usr/local/bin/verilator_bin"
S       323 281474977559769  1650689062   366668000  1650689062   366668000 "src/test/vsrc/common/EICG_wrapper.v"
S      2542 281474977559770  1650689062   367668500  1650689062   367668500 "src/test/vsrc/common/SimJTAG.v"
S       884 281474977559771  1650689062   367668500  1650689062   367668500 "src/test/vsrc/common/assert.v"
S     17884 281474977559772  1650689062   368669600  1650689062   368669600 "src/test/vsrc/common/difftest.v"
S      6586 281474977559773  1650689062   368669600  1650689062   368669600 "src/test/vsrc/common/ram.sv"
S      1486 281474977559774  1650689062   368669600  1650689062   368669600 "src/test/vsrc/common/ram.v"
S      1794 281474977559775  1650689062   369669000  1650689062   369669000 "src/test/vsrc/common/ref.v"
