// Seed: 1633605093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14, id_15;
  id_16 :
  assert property (@(1 or posedge id_12) 1) id_8 = 1;
  wire id_17, id_18;
  assign id_16 = id_5;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6
);
  supply0 id_8 = id_1;
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10, id_9, id_10, id_10, id_10, id_9, id_9
  );
endmodule
