scalac -bootclasspath /usr/lib/jvm/java-1.8.0-openjdk-1.8.0.262.b10-0.el7_8.x86_64/jre/lib/resources.jar:/usr/lib/jvm/java-1.8.0-openjdk-1.8.0.262.b10-0.el7_8.x86_64/jre/lib/rt.jar:/usr/lib/jvm/java-1.8.0-openjdk-1.8.0.262.b10-0.el7_8.x86_64/jre/lib/sunrsasign.jar:/usr/lib/jvm/java-1.8.0-openjdk-1.8.0.262.b10-0.el7_8.x86_64/jre/lib/jsse.jar:/usr/lib/jvm/java-1.8.0-openjdk-1.8.0.262.b10-0.el7_8.x86_64/jre/lib/jce.jar:/usr/lib/jvm/java-1.8.0-openjdk-1.8.0.262.b10-0.el7_8.x86_64/jre/lib/charsets.jar:/usr/lib/jvm/java-1.8.0-openjdk-1.8.0.262.b10-0.el7_8.x86_64/jre/lib/jfr.jar:/usr/lib/jvm/java-1.8.0-openjdk-1.8.0.262.b10-0.el7_8.x86_64/jre/classes:/home/centos/.ivy2/cache/org.scala-lang/scala-library/jars/scala-library-2.12.10.jar -deprecation -unchecked -classpath /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/target/scala-2.12/classes:/home/centos/firesim/target-design/chipyard/generators/rocket-chip/src/target/scala-2.12/rocketchip_2.12-1.0.jar:/home/centos/firesim/target-design/chipyard/tools/chisel3/target/scala-2.12/chisel3_2.12-3.2.0.jar:/home/centos/firesim/target-design/chipyard/generators/rocket-chip/hardfloat/target/scala-2.12/hardfloat_2.12-1.2-SNAPSHOT.jar:/home/centos/firesim/sim/midas/targetutils/target/scala-2.12/midas-targetutils_2.12-1.0-SNAPSHOT.jar:/home/centos/firesim/target-design/chipyard/generators/rocket-chip/macros/target/scala-2.12/rocketmacros_2.12-1.0.jar:/home/centos/firesim/target-design/chipyard/generators/rocket-chip/api-config-chipsalliance/build-rules/sbt/target/scala-2.12/rocketconfig_2.12-1.0.jar:/home/centos/firesim/target-design/chipyard/lib/firrtl.jar:/home/centos/.ivy2/cache/org.json4s/json4s-jackson_2.12/jars/json4s-jackson_2.12-3.6.1.jar:/home/centos/.ivy2/cache/org.json4s/json4s-core_2.12/jars/json4s-core_2.12-3.6.1.jar:/home/centos/.ivy2/cache/org.json4s/json4s-ast_2.12/jars/json4s-ast_2.12-3.6.1.jar:/home/centos/.ivy2/cache/org.json4s/json4s-scalap_2.12/jars/json4s-scalap_2.12-3.6.1.jar:/home/centos/.ivy2/cache/com.thoughtworks.paranamer/paranamer/bundles/paranamer-2.8.jar:/home/centos/.ivy2/cache/com.fasterxml.jackson.core/jackson-databind/bundles/jackson-databind-2.9.6.jar:/home/centos/.ivy2/cache/com.fasterxml.jackson.core/jackson-annotations/bundles/jackson-annotations-2.9.0.jar:/home/centos/.ivy2/cache/com.fasterxml.jackson.core/jackson-core/bundles/jackson-core-2.9.6.jar:/home/centos/.ivy2/cache/org.scala-lang/scala-reflect/jars/scala-reflect-2.12.10.jar:/home/centos/.ivy2/cache/com.github.scopt/scopt_2.12/jars/scopt_2.12-3.7.0.jar:/home/centos/.ivy2/cache/org.scala-lang.modules/scala-jline/bundles/scala-jline-2.12.1.jar:/home/centos/.ivy2/cache/org.fusesource.jansi/jansi/jars/jansi-1.11.jar:/home/centos/.ivy2/cache/com.typesafe.play/play-json_2.12/jars/play-json_2.12-2.6.10.jar:/home/centos/.ivy2/cache/com.typesafe.play/play-functional_2.12/jars/play-functional_2.12-2.6.10.jar:/home/centos/.ivy2/cache/org.typelevel/macro-compat_2.12/jars/macro-compat_2.12-1.1.1.jar:/home/centos/.ivy2/cache/joda-time/joda-time/jars/joda-time-2.9.9.jar:/home/centos/.ivy2/cache/com.fasterxml.jackson.datatype/jackson-datatype-jdk8/bundles/jackson-datatype-jdk8-2.8.11.jar:/home/centos/.ivy2/cache/com.fasterxml.jackson.datatype/jackson-datatype-jsr310/bundles/jackson-datatype-jsr310-2.8.11.jar -Xplugin:/home/centos/.ivy2/cache/org.scalamacros/paradise_2.12.10/jars/paradise_2.12.10-2.1.0.jar -Xsource:2.11.0 /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/Bundles.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/CAM.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/ChipLink.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/Parameters.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/Partial.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/RX.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SinkA.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SinkB.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SinkC.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SinkD.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SinkE.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SourceA.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SourceB.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SourceC.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SourceD.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/SourceE.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/StuckSnooper.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/chiplink/TX.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/gpio/GPIO.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/gpio/GPIOCtrlRegs.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/gpio/GPIOPeriphery.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/gpio/GPIOPins.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/gpio/IOF.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/i2c/I2C.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/i2c/I2CCtrlRegs.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/i2c/I2CPeriphery.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/i2c/I2CPins.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/jtag/JTAGPins.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/mockaon/MockAON.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/mockaon/MockAONPeriphery.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/mockaon/MockAONWrapper.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/mockaon/PMU.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/mockaon/RTC.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/mockaon/WatchdogTimer.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/msi/MSIMaster.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/pinctrl/PinCtrl.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/pwm/PWM.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/pwm/PWMPeriphery.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/pwm/PWMPins.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/BlackBoxDelayBuffer.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPI.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIArbiter.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIBundle.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIConsts.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIFIFO.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIFlash.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIMedia.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIPeriphery.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIPhysical.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIPins.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/SPIRegs.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/TLSPI.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/spi/TLSPIFlash.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/stream/PseudoStream.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/stream/PseudoStreamRegs.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/uart/UART.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/uart/UARTCtrlRegs.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/uart/UARTPeriphery.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/uart/UARTPins.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/uart/UARTRx.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/devices/uart/UARTTx.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/ip/xilinx/ibufds_gte2/ibufds_gte2.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/util/BusBlocker.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/util/DeglitchShiftRegister.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/util/RegMapFIFO.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/util/SRLatch.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/util/SlaveRegIF.scala /home/centos/firesim/target-design/chipyard/generators/sifive-blocks/src/main/scala/util/Timer.scala
