Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: manage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "manage.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "manage"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : manage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/az_cad/Main-project/HSG.vhd" in Library work.
Architecture behavioral of Entity hsg is up to date.
Compiling vhdl file "D:/az_cad/Main-project/VSG.vhd" in Library work.
Architecture behavioral of Entity vsg is up to date.
Compiling vhdl file "D:/az_cad/Main-project/CG.vhd" in Library work.
Entity <cg> compiled.
Entity <cg> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/az_cad/Main-project/myDCM.vhd" in Library work.
Architecture behavioral of Entity mydcm is up to date.
Compiling vhdl file "D:/az_cad/Main-project/VGA1.vhd" in Library work.
Architecture behavioral of Entity vga1 is up to date.
Compiling vhdl file "D:/az_cad/Main-project/manage.vhd" in Library work.
Architecture behavioral of Entity manage is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <manage> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <myDCM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA1> in library <work> (architecture <behavioral>) with generics.
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	height1 = 10
	height2 = 10
	height3 = 10
	posx1 = 0
	posx2 = 50
	posx3 = 100
	posy1 = 0
	posy2 = 50
	posy3 = 100
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
	width1 = 10
	width2 = 10
	width3 = 10

Analyzing hierarchy for entity <VGA1> in library <work> (architecture <behavioral>) with generics.
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	height1 = 10
	height2 = 10
	height3 = 10
	posx1 = 0
	posx2 = 50
	posx3 = 100
	posy1 = 0
	posy2 = 50
	posy3 = 100
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768
	width1 = 10
	width2 = 10
	width3 = 10

Analyzing hierarchy for entity <HSG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600

Analyzing hierarchy for entity <VSG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600

Analyzing hierarchy for entity <CG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	height1 = 100
	height2 = 10
	height3 = 10
	posx1 = 0
	posx2 = 50
	posx3 = 100
	posy1 = 0
	posy2 = 50
	posy3 = 100
	screenVisibleHeight = 27
	screenVisibleWidth = 216
	speedx1 = 3
	speedx2 = 3
	speedx3 = 3
	speedy1 = 3
	speedy2 = 3
	speedy3 = 3
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
	width1 = 100
	width2 = 10
	width3 = 10

Analyzing hierarchy for entity <HSG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768

Analyzing hierarchy for entity <VSG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <manage> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/az_cad/Main-project/manage.vhd" line 72: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'myDCM'.
WARNING:Xst:753 - "D:/az_cad/Main-project/manage.vhd" line 72: Unconnected output port 'LOCKED_OUT' of component 'myDCM'.
Entity <manage> analyzed. Unit <manage> generated.

Analyzing Entity <myDCM> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <myDCM>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <myDCM>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <myDCM>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <myDCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKFX_MULTIPLY =  9" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKIN_PERIOD =  25.0000000000000000" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <myDCM>.
Entity <myDCM> analyzed. Unit <myDCM> generated.

Analyzing generic Entity <VGA1.1> in library <work> (Architecture <behavioral>).
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	height1 = 10
	height2 = 10
	height3 = 10
	posx1 = 0
	posx2 = 50
	posx3 = 100
	posy1 = 0
	posy2 = 50
	posy3 = 100
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
	width1 = 10
	width2 = 10
	width3 = 10
Entity <VGA1.1> analyzed. Unit <VGA1.1> generated.

Analyzing generic Entity <HSG.1> in library <work> (Architecture <behavioral>).
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
Entity <HSG.1> analyzed. Unit <HSG.1> generated.

Analyzing generic Entity <VSG.1> in library <work> (Architecture <behavioral>).
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
Entity <VSG.1> analyzed. Unit <VSG.1> generated.

Analyzing generic Entity <CG> in library <work> (Architecture <behavioral>).
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	height1 = 100
	height2 = 10
	height3 = 10
	posx1 = 0
	posx2 = 50
	posx3 = 100
	posy1 = 0
	posy2 = 50
	posy3 = 100
	screenVisibleHeight = 27
	screenVisibleWidth = 216
	speedx1 = 3
	speedx2 = 3
	speedx3 = 3
	speedy1 = 3
	speedy2 = 3
	speedy3 = 3
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
	width1 = 100
	width2 = 10
	width3 = 10
WARNING:Xst:819 - "D:/az_cad/Main-project/CG.vhd" line 73: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <MXF>, <MXE>, <MYF>, <MYE>, <LXF>, <LXE>, <LYF>, <toleracket>, <RXF>, <RXE>, <RYF>
Entity <CG> analyzed. Unit <CG> generated.

Analyzing generic Entity <VGA1.2> in library <work> (Architecture <behavioral>).
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	height1 = 10
	height2 = 10
	height3 = 10
	posx1 = 0
	posx2 = 50
	posx3 = 100
	posy1 = 0
	posy2 = 50
	posy3 = 100
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768
	width1 = 10
	width2 = 10
	width3 = 10
Entity <VGA1.2> analyzed. Unit <VGA1.2> generated.

Analyzing generic Entity <HSG.2> in library <work> (Architecture <behavioral>).
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768
Entity <HSG.2> analyzed. Unit <HSG.2> generated.

Analyzing generic Entity <VSG.2> in library <work> (Architecture <behavioral>).
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768
Entity <VSG.2> analyzed. Unit <VSG.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <HSG_1>.
    Related source file is "D:/az_cad/Main-project/HSG.vhd".
    Found 1-bit register for signal <HS>.
    Found 32-bit register for signal <XC>.
    Found 32-bit up counter for signal <cntr>.
    Found 32-bit comparator less for signal <HS$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <HSG_1> synthesized.


Synthesizing Unit <VSG_1>.
    Related source file is "D:/az_cad/Main-project/VSG.vhd".
    Found 32-bit register for signal <YC>.
    Found 1-bit register for signal <VS>.
    Found 32-bit up counter for signal <cntr>.
    Found 32-bit comparator less for signal <VS$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <VSG_1> synthesized.


Synthesizing Unit <CG>.
    Related source file is "D:/az_cad/Main-project/CG.vhd".
WARNING:Xst:646 - Signal <y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <toleracket> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100101100.
WARNING:Xst:1780 - Signal <s_posy1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RYF> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001111111.
WARNING:Xst:1780 - Signal <RYE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RXF> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001111011111.
WARNING:Xst:653 - Signal <RXE> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001111111000.
WARNING:Xst:653 - Signal <MYF> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000011100011.
WARNING:Xst:653 - Signal <MYE> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100000001.
WARNING:Xst:653 - Signal <MXF> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001101000.
WARNING:Xst:653 - Signal <MXE> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001010000110.
WARNING:Xst:653 - Signal <LYF> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001111111.
WARNING:Xst:1780 - Signal <LYE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <LXF> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000011011000.
WARNING:Xst:653 - Signal <LXE> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000011110001.
    Found 32-bit adder for signal <o_color$addsub0000> created at line 76.
    Found 32-bit adder for signal <o_color$addsub0001> created at line 76.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0000> created at line 76.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0001> created at line 76.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0002> created at line 76.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0003> created at line 76.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0004> created at line 76.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0005> created at line 76.
    Found 32-bit comparator less for signal <o_color$cmp_lt0000> created at line 76.
    Found 32-bit comparator less for signal <o_color$cmp_lt0001> created at line 76.
    Found 32-bit comparator less for signal <o_color$cmp_lt0002> created at line 76.
    Found 32-bit comparator less for signal <o_color$cmp_lt0003> created at line 76.
    Found 32-bit comparator less for signal <o_color$cmp_lt0004> created at line 76.
    Found 32-bit comparator less for signal <o_color$cmp_lt0005> created at line 76.
    Found 32-bit up counter for signal <s_posx1>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <CG> synthesized.


Synthesizing Unit <HSG_2>.
    Related source file is "D:/az_cad/Main-project/HSG.vhd".
    Found 1-bit register for signal <HS>.
    Found 32-bit register for signal <XC>.
    Found 32-bit up counter for signal <cntr>.
    Found 32-bit comparator less for signal <HS$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <HSG_2> synthesized.


Synthesizing Unit <VSG_2>.
    Related source file is "D:/az_cad/Main-project/VSG.vhd".
    Found 32-bit register for signal <YC>.
    Found 1-bit register for signal <VS>.
    Found 32-bit up counter for signal <cntr>.
    Found 32-bit comparator less for signal <VS$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <VSG_2> synthesized.


Synthesizing Unit <myDCM>.
    Related source file is "D:/az_cad/Main-project/myDCM.vhd".
Unit <myDCM> synthesized.


Synthesizing Unit <VGA1_1>.
    Related source file is "D:/az_cad/Main-project/VGA1.vhd".
Unit <VGA1_1> synthesized.


Synthesizing Unit <VGA1_2>.
    Related source file is "D:/az_cad/Main-project/VGA1.vhd".
Unit <VGA1_2> synthesized.


Synthesizing Unit <manage>.
    Related source file is "D:/az_cad/Main-project/manage.vhd".
WARNING:Xst:647 - Input <PushButton4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <clk20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <manage> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 8
 1-bit register                                        : 4
 32-bit register                                       : 4
# Comparators                                          : 28
 32-bit comparator greater                             : 12
 32-bit comparator less                                : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 132
 Flip-Flops                                            : 132
# Comparators                                          : 28
 32-bit comparator greater                             : 12
 32-bit comparator less                                : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <manage> ...

Optimizing unit <HSG_1> ...

Optimizing unit <VSG_1> ...

Optimizing unit <HSG_2> ...

Optimizing unit <VSG_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block manage, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 260
 Flip-Flops                                            : 260

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : manage.ngr
Top Level Output File Name         : manage
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 1009
#      GND                         : 1
#      INV                         : 62
#      LUT1                        : 150
#      LUT2                        : 25
#      LUT3                        : 27
#      LUT4                        : 185
#      MUXCY                       : 430
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 260
#      FD                          : 128
#      FDR                         : 132
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 16
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 12
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      311  out of   3584     8%  
 Number of Slice Flip Flops:            260  out of   7168     3%  
 Number of 4 input LUTs:                449  out of   7168     6%  
 Number of IOs:                          20
 Number of bonded IOBs:                  16  out of    141    11%  
 Number of GCLKs:                         5  out of      8    62%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
i_clk40                            | Inst_myDCM/DCM_INST:CLK0 | 65    |
Inst_myVGA1/Inst_HSG/HS1           | BUFG                     | 65    |
i_clk40                            | Inst_myDCM/DCM_INST:CLKFX| 65    |
Inst_myVGA2/Inst_HSG/HS1           | BUFG                     | 65    |
-----------------------------------+--------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.797ns (Maximum Frequency: 63.302MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 15.731ns
   Maximum combinational path delay: 9.396ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk40'
  Clock period: 15.797ns (frequency: 63.302MHz)
  Total number of paths / destination ports: 3222 / 194
-------------------------------------------------------------------------
Delay:               7.021ns (Levels of Logic = 12)
  Source:            Inst_myVGA2/Inst_HSG/cntr_3 (FF)
  Destination:       Inst_myVGA2/Inst_HSG/HS (FF)
  Source Clock:      i_clk40 rising 2.3X
  Destination Clock: i_clk40 rising 2.3X

  Data Path: Inst_myVGA2/Inst_HSG/cntr_3 to Inst_myVGA2/Inst_HSG/HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.720   1.256  Inst_myVGA2/Inst_HSG/cntr_3 (Inst_myVGA2/Inst_HSG/cntr_3)
     LUT1:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<0>_rt (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<0> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<1> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<2> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<3> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<4> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<5> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<6> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<7> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<8> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.303   0.801  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<9> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<9>)
     INV:I->O              1   0.551   0.801  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<9>_inv_INV_0 (Inst_myVGA2/Inst_HSG/HS_cmp_lt0000)
     FDR:R                     1.026          Inst_myVGA2/Inst_HSG/HS
    ----------------------------------------
    Total                      7.021ns (4.163ns logic, 2.858ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_myVGA1/Inst_HSG/HS1'
  Clock period: 6.957ns (frequency: 143.740MHz)
  Total number of paths / destination ports: 1614 / 97
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 11)
  Source:            Inst_myVGA1/Inst_VSG/cntr_2 (FF)
  Destination:       Inst_myVGA1/Inst_VSG/VS (FF)
  Source Clock:      Inst_myVGA1/Inst_HSG/HS1 rising
  Destination Clock: Inst_myVGA1/Inst_HSG/HS1 rising

  Data Path: Inst_myVGA1/Inst_VSG/cntr_2 to Inst_myVGA1/Inst_VSG/VS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.720   1.256  Inst_myVGA1/Inst_VSG/cntr_2 (Inst_myVGA1/Inst_VSG/cntr_2)
     LUT1:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0>_rt (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<1> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<2> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<3> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<4> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<5> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<6> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<7> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.303   0.801  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8>)
     INV:I->O              1   0.551   0.801  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8>_inv_INV_0 (Inst_myVGA1/Inst_VSG/VS_cmp_lt0000)
     FDR:R                     1.026          Inst_myVGA1/Inst_VSG/VS
    ----------------------------------------
    Total                      6.957ns (4.099ns logic, 2.858ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_myVGA2/Inst_HSG/HS1'
  Clock period: 6.957ns (frequency: 143.740MHz)
  Total number of paths / destination ports: 1615 / 97
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 11)
  Source:            Inst_myVGA2/Inst_VSG/cntr_1 (FF)
  Destination:       Inst_myVGA2/Inst_VSG/VS (FF)
  Source Clock:      Inst_myVGA2/Inst_HSG/HS1 rising
  Destination Clock: Inst_myVGA2/Inst_HSG/HS1 rising

  Data Path: Inst_myVGA2/Inst_VSG/cntr_1 to Inst_myVGA2/Inst_VSG/VS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.720   1.256  Inst_myVGA2/Inst_VSG/cntr_1 (Inst_myVGA2/Inst_VSG/cntr_1)
     LUT2:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_lut<0> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<1> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<2> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<3> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<4> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<5> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<6> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<7> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.303   0.801  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8>)
     INV:I->O              1   0.551   0.801  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8>_inv_INV_0 (Inst_myVGA2/Inst_VSG/VS_cmp_lt0000)
     FDR:R                     1.026          Inst_myVGA2/Inst_VSG/VS
    ----------------------------------------
    Total                      6.957ns (4.099ns logic, 2.858ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk40'
  Total number of paths / destination ports: 3722 / 11
-------------------------------------------------------------------------
Offset:              15.731ns (Levels of Logic = 18)
  Source:            Inst_myVGA2/Inst_HSG/XC_0 (FF)
  Destination:       o_color<9> (PAD)
  Source Clock:      i_clk40 rising 2.3X

  Data Path: Inst_myVGA2/Inst_HSG/XC_0 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  Inst_myVGA2/Inst_HSG/XC_0 (Inst_myVGA2/Inst_HSG/XC_0)
     LUT3:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_lut<0> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<0> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<1> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<2> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<3> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<4> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<5> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<6> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<7> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<8> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<9> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<10> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<11> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.303   1.140  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<12> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<12>)
     LUT4:I0->O            1   0.551   1.140  o_color<1>22 (o_color<1>22)
     LUT4:I0->O            1   0.551   0.996  o_color<1>93_SW0 (N4)
     LUT4:I1->O           10   0.551   1.134  o_color<1>93 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     15.731ns (10.075ns logic, 5.656ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA2/Inst_HSG/HS1'
  Total number of paths / destination ports: 1531 / 11
-------------------------------------------------------------------------
Offset:              15.341ns (Levels of Logic = 14)
  Source:            Inst_myVGA2/Inst_VSG/YC_2 (FF)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA2/Inst_HSG/HS1 rising

  Data Path: Inst_myVGA2/Inst_VSG/YC_2 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.720   1.256  Inst_myVGA2/Inst_VSG/YC_2 (Inst_myVGA2/Inst_VSG/YC_2)
     LUT3:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_lut<0> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<0> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<1> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<2> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<3> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<4> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<5> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<6> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<7> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<7>)
     MUXCY:CI->O           1   0.303   0.996  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<8> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<8>)
     LUT4:I1->O            1   0.551   1.140  o_color<1>22 (o_color<1>22)
     LUT4:I0->O            1   0.551   0.996  o_color<1>93_SW0 (N4)
     LUT4:I1->O           10   0.551   1.134  o_color<1>93 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     15.341ns (9.819ns logic, 5.522ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA1/Inst_HSG/HS1'
  Total number of paths / destination ports: 1531 / 11
-------------------------------------------------------------------------
Offset:              15.172ns (Levels of Logic = 14)
  Source:            Inst_myVGA1/Inst_VSG/YC_2 (FF)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA1/Inst_HSG/HS1 rising

  Data Path: Inst_myVGA1/Inst_VSG/YC_2 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.720   1.256  Inst_myVGA1/Inst_VSG/YC_2 (Inst_myVGA1/Inst_VSG/YC_2)
     LUT3:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_lut<0> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<0> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<1> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<2> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<3> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<4> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<5> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<6> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<7> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<7>)
     MUXCY:CI->O           1   0.303   0.996  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<8> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<8>)
     LUT4:I1->O            1   0.551   1.140  o_color<1>65 (o_color<1>65)
     LUT4:I0->O            1   0.551   0.827  o_color<1>68 (o_color<1>68)
     LUT4:I3->O           10   0.551   1.134  o_color<1>93 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     15.172ns (9.819ns logic, 5.353ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Delay:               9.396ns (Levels of Logic = 3)
  Source:            Dipswitch2<0> (PAD)
  Destination:       o_color<9> (PAD)

  Data Path: Dipswitch2<0> to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  Dipswitch2_0_IBUF (Dipswitch2_0_IBUF)
     LUT4:I0->O           10   0.551   1.134  o_color<1>93 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                      9.396ns (7.016ns logic, 2.380ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.74 secs
 
--> 

Total memory usage is 327244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    0 (   0 filtered)

