<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › ddbridge › ddbridge.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ddbridge.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ddbridge.h: Digital Devices PCIe bridge driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010-2011 Digital Devices GmbH</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * version 2 only, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA</span>
<span class="cm"> * 02110-1301, USA</span>
<span class="cm"> * Or, point your browser to http://www.gnu.org/copyleft/gpl.html</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DDBRIDGE_H_</span>
<span class="cp">#define _DDBRIDGE_H_</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;linux/dvb/frontend.h&gt;</span>
<span class="cp">#include &lt;linux/dvb/ca.h&gt;</span>
<span class="cp">#include &lt;linux/socket.h&gt;</span>

<span class="cp">#include &quot;dmxdev.h&quot;</span>
<span class="cp">#include &quot;dvbdev.h&quot;</span>
<span class="cp">#include &quot;dvb_demux.h&quot;</span>
<span class="cp">#include &quot;dvb_frontend.h&quot;</span>
<span class="cp">#include &quot;dvb_ringbuffer.h&quot;</span>
<span class="cp">#include &quot;dvb_ca_en50221.h&quot;</span>
<span class="cp">#include &quot;dvb_net.h&quot;</span>
<span class="cp">#include &quot;cxd2099.h&quot;</span>

<span class="cp">#define DDB_MAX_I2C     4</span>
<span class="cp">#define DDB_MAX_PORT    4</span>
<span class="cp">#define DDB_MAX_INPUT   8</span>
<span class="cp">#define DDB_MAX_OUTPUT  4</span>

<span class="k">struct</span> <span class="n">ddb_info</span> <span class="p">{</span>
	<span class="kt">int</span>   <span class="n">type</span><span class="p">;</span>
<span class="cp">#define DDB_NONE         0</span>
<span class="cp">#define DDB_OCTOPUS      1</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">int</span>   <span class="n">port_num</span><span class="p">;</span>
	<span class="n">u32</span>   <span class="n">port_type</span><span class="p">[</span><span class="n">DDB_MAX_PORT</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* DMA_SIZE MUST be divisible by 188 and 128 !!! */</span>

<span class="cp">#define INPUT_DMA_MAX_BUFS 32      </span><span class="cm">/* hardware table limit */</span><span class="cp"></span>
<span class="cp">#define INPUT_DMA_BUFS 8</span>
<span class="cp">#define INPUT_DMA_SIZE (128*47*21)</span>

<span class="cp">#define OUTPUT_DMA_MAX_BUFS 32</span>
<span class="cp">#define OUTPUT_DMA_BUFS 8</span>
<span class="cp">#define OUTPUT_DMA_SIZE (128*47*21)</span>

<span class="k">struct</span> <span class="n">ddb</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">ddb_port</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">ddb_input</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ddb_port</span>       <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">nr</span><span class="p">;</span>
	<span class="kt">int</span>                    <span class="n">attached</span><span class="p">;</span>

	<span class="n">dma_addr_t</span>             <span class="n">pbuf</span><span class="p">[</span><span class="n">INPUT_DMA_MAX_BUFS</span><span class="p">];</span>
	<span class="n">u8</span>                    <span class="o">*</span><span class="n">vbuf</span><span class="p">[</span><span class="n">INPUT_DMA_MAX_BUFS</span><span class="p">];</span>
	<span class="n">u32</span>                    <span class="n">dma_buf_num</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">dma_buf_size</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">tasklet_struct</span>  <span class="n">tasklet</span><span class="p">;</span>
	<span class="n">spinlock_t</span>             <span class="n">lock</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span>      <span class="n">wq</span><span class="p">;</span>
	<span class="kt">int</span>                    <span class="n">running</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">stat</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">cbuf</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">coff</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dvb_adapter</span>     <span class="n">adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_device</span>     <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_frontend</span>   <span class="o">*</span><span class="n">fe</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_frontend</span>   <span class="o">*</span><span class="n">fe2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dmxdev</span>          <span class="n">dmxdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_demux</span>       <span class="n">demux</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_net</span>         <span class="n">dvbnet</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dmx_frontend</span>    <span class="n">hw_frontend</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dmx_frontend</span>    <span class="n">mem_frontend</span><span class="p">;</span>
	<span class="kt">int</span>                    <span class="n">users</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">gate_ctrl</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ddb_output</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ddb_port</span>       <span class="o">*</span><span class="n">port</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">nr</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>             <span class="n">pbuf</span><span class="p">[</span><span class="n">OUTPUT_DMA_MAX_BUFS</span><span class="p">];</span>
	<span class="n">u8</span>                    <span class="o">*</span><span class="n">vbuf</span><span class="p">[</span><span class="n">OUTPUT_DMA_MAX_BUFS</span><span class="p">];</span>
	<span class="n">u32</span>                    <span class="n">dma_buf_num</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">dma_buf_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>  <span class="n">tasklet</span><span class="p">;</span>
	<span class="n">spinlock_t</span>             <span class="n">lock</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span>      <span class="n">wq</span><span class="p">;</span>
	<span class="kt">int</span>                    <span class="n">running</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">stat</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">cbuf</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">coff</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dvb_adapter</span>     <span class="n">adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_device</span>     <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ddb_i2c</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ddb</span>            <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">nr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span>     <span class="n">adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span>     <span class="n">adap2</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">rbuf</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">wbuf</span><span class="p">;</span>
	<span class="kt">int</span>                    <span class="n">done</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span>      <span class="n">wq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ddb_port</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ddb</span>            <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">nr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ddb_i2c</span>        <span class="o">*</span><span class="n">i2c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span>           <span class="n">i2c_gate_lock</span><span class="p">;</span>
	<span class="n">u32</span>                    <span class="n">class</span><span class="p">;</span>
<span class="cp">#define DDB_PORT_NONE           0</span>
<span class="cp">#define DDB_PORT_CI             1</span>
<span class="cp">#define DDB_PORT_TUNER          2</span>
	<span class="n">u32</span>                    <span class="n">type</span><span class="p">;</span>
<span class="cp">#define DDB_TUNER_NONE          0</span>
<span class="cp">#define DDB_TUNER_DVBS_ST       1</span>
<span class="cp">#define DDB_TUNER_DVBS_ST_AA    2</span>
<span class="cp">#define DDB_TUNER_DVBCT_TR     16</span>
<span class="cp">#define DDB_TUNER_DVBCT_ST     17</span>
	<span class="n">u32</span>                    <span class="n">adr</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">ddb_input</span>      <span class="o">*</span><span class="n">input</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ddb_output</span>     <span class="o">*</span><span class="n">output</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_ca_en50221</span> <span class="o">*</span><span class="n">en</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ddb</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>        <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>         <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ddb_port</span>        <span class="n">port</span><span class="p">[</span><span class="n">DDB_MAX_PORT</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ddb_i2c</span>         <span class="n">i2c</span><span class="p">[</span><span class="n">DDB_MAX_I2C</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ddb_input</span>       <span class="n">input</span><span class="p">[</span><span class="n">DDB_MAX_INPUT</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ddb_output</span>      <span class="n">output</span><span class="p">[</span><span class="n">DDB_MAX_OUTPUT</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">device</span>         <span class="o">*</span><span class="n">ddb_dev</span><span class="p">;</span>
	<span class="kt">int</span>                    <span class="n">nr</span><span class="p">;</span>
	<span class="n">u8</span>                     <span class="n">iobuf</span><span class="p">[</span><span class="mi">1028</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">ddb_info</span>       <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">int</span>                    <span class="n">msi</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/****************************************************************************/</span>

<span class="cp">#define ddbwritel(_val, _adr)        writel((_val), \</span>
<span class="cp">				     (char *) (dev-&gt;regs+(_adr)))</span>
<span class="cp">#define ddbreadl(_adr)               readl((char *) (dev-&gt;regs+(_adr)))</span>
<span class="cp">#define ddbcpyto(_adr, _src, _count) memcpy_toio((char *)	\</span>
<span class="cp">				     (dev-&gt;regs+(_adr)), (_src), (_count))</span>
<span class="cp">#define ddbcpyfrom(_dst, _adr, _count) memcpy_fromio((_dst), (char *) \</span>
<span class="cp">				       (dev-&gt;regs+(_adr)), (_count))</span>

<span class="cm">/****************************************************************************/</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
