{"vcs1":{"timestamp_begin":1730356733.647592928, "rt":1.75, "ut":0.33, "st":0.29}}
{"vcselab":{"timestamp_begin":1730356735.490666461, "rt":1.48, "ut":0.24, "st":0.19}}
{"link":{"timestamp_begin":1730356737.055773282, "rt":0.32, "ut":0.09, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730356732.954614846}
{"VCS_COMP_START_TIME": 1730356732.954614846}
{"VCS_COMP_END_TIME": 1730356738.788733374}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331040}}
{"stitch_vcselab": {"peak_mem": 231548}}
