#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 21 17:20:36 2024
# Process ID: 1037873
# Current directory: /home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.runs/zsys_Lvds_Rx_top_0_1_synth_1
# Command line: vivado -log zsys_Lvds_Rx_top_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_Lvds_Rx_top_0_1.tcl
# Log file: /home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.runs/zsys_Lvds_Rx_top_0_1_synth_1/zsys_Lvds_Rx_top_0_1.vds
# Journal file: /home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.runs/zsys_Lvds_Rx_top_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source zsys_Lvds_Rx_top_0_1.tcl -notrace
Command: synth_design -top zsys_Lvds_Rx_top_0_1 -part xc7z015clg485-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1037895 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.957 ; gain = 88.883 ; free physical = 2490 ; free virtual = 5799
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_Lvds_Rx_top_0_1' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/bd/zsys/ip/zsys_Lvds_Rx_top_0_1/synth/zsys_Lvds_Rx_top_0_1.vhd:69]
	Parameter ExternalClockIn bound to: 1 - type: integer 
	Parameter BramAsRegister bound to: 0 - type: integer 
	Parameter FfAsRegister bound to: 0 - type: integer 
	Parameter PhaseControl bound to: 0 - type: integer 
	Parameter LclkOffsetK bound to: 7'b0111111 
INFO: [Synth 8-3491] module 'Lvds_Rx_top' declared at '/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:36' bound to instance 'U0' of component 'Lvds_Rx_top' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/bd/zsys/ip/zsys_Lvds_Rx_top_0_1/synth/zsys_Lvds_Rx_top_0_1.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Lvds_Rx_top' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:80]
	Parameter ExternalClockIn bound to: 1 - type: integer 
	Parameter BramAsRegister bound to: 0 - type: integer 
	Parameter FfAsRegister bound to: 0 - type: integer 
	Parameter PhaseControl bound to: 0 - type: integer 
	Parameter LclkOffsetK bound to: 7'b0111111 
INFO: [Synth 8-3491] module 'FDP' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3893' bound to instance 'RxRstFf' of component 'FDP' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:201]
INFO: [Synth 8-6157] synthesizing module 'FDP' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3893]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDP' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3893]
	Parameter BramAsRegister bound to: 0 - type: integer 
	Parameter FfAsRegister bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'AdcReceiver' declared at '/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/AdcReceiver.vhd:73' bound to instance 'AdcCh10' of component 'AdcReceiver' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:235]
INFO: [Synth 8-638] synthesizing module 'AdcReceiver' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/AdcReceiver.vhd:99]
	Parameter BramAsRegister bound to: 0 - type: integer 
	Parameter FfAsRegister bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'RxTiming' declared at '/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:66' bound to instance 'TheTime' of component 'RxTiming' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/AdcReceiver.vhd:172]
INFO: [Synth 8-638] synthesizing module 'RxTiming' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:84]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfIobSp' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:152]
INFO: [Synth 8-6157] synthesizing module 'FD' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (2#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfPreSp' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:153]
INFO: [Synth 8-6157] synthesizing module 'FDC' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDC' (3#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfOneP' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:157]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfTwoP' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:158]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfEmuxP' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:163]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfEramP' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:164]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfIobSn' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:166]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfPreSn' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:167]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfOneN' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:171]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfTwoN' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:172]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfEmuxN' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:175]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfRiseP' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:180]
INFO: [Synth 8-3491] module 'LD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25217' bound to instance 'LdRiseN' of component 'LD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:181]
INFO: [Synth 8-6157] synthesizing module 'LD' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25217]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'LD' (4#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25217]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfRiseN' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:182]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfDmuxEna' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:185]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (5#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfPostSp' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:191]
INFO: [Synth 8-3491] module 'FDC' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737' bound to instance 'FfPostSn' of component 'FDC' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'RxTiming' (6#1) [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/RxTiming.vhd:84]
INFO: [Synth 8-3491] module 'Receiver' declared at '/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:73' bound to instance 'TheRec0' of component 'Receiver' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/AdcReceiver.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Receiver' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:86]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfIobP' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:151]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft10' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:152]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft8' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:153]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft6' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:154]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft4' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:155]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft2' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:156]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft0' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:157]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfIobN' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:159]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft11' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:160]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft9' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:161]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft7' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:162]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft5' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:163]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft3' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:164]
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725' bound to instance 'FfShft1' of component 'FD' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:165]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxN11' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:167]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxP10' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:168]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxN9' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:169]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxP8' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:170]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxN7' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:171]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxP6' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:172]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxN5' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:173]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxP4' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:174]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxN3' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:175]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxP2' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:176]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxN1' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:177]
INFO: [Synth 8-3491] module 'FDCE' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750' bound to instance 'FfMuxP0' of component 'FDCE' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:178]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux11' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:180]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (7#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux10' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:182]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux9' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:184]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux8' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:186]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux7' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:188]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux6' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:190]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux5' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:192]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux4' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:194]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux3' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:196]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux2' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:198]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux1' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:200]
	Parameter INIT bound to: 8'b11001010 
INFO: [Synth 8-3491] module 'LUT3' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533' bound to instance 'LutMux0' of component 'LUT3' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'Receiver' (8#1) [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:86]
INFO: [Synth 8-3491] module 'Receiver' declared at '/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Receiver.vhd:73' bound to instance 'TheRec1' of component 'Receiver' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/AdcReceiver.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'AdcReceiver' (9#1) [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/AdcReceiver.vhd:99]
INFO: [Synth 8-3491] module 'DCM' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2766' bound to instance 'LclkDcm' of component 'DCM' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:303]
INFO: [Synth 8-6157] synthesizing module 'DCM' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2766]
	Parameter CLKDV_DIVIDE bound to: 2.000000 - type: float 
	Parameter CLKFX_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFX_MULTIPLY bound to: 4 - type: integer 
	Parameter CLKIN_DIVIDE_BY_2 bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT_PHASE_SHIFT bound to: NONE - type: string 
	Parameter CLK_FEEDBACK bound to: 1X - type: string 
	Parameter DESKEW_ADJUST bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter DFS_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DLL_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DSS_MODE bound to: NONE - type: string 
	Parameter DUTY_CYCLE_CORRECTION bound to: TRUE - type: string 
	Parameter FACTORY_JF bound to: 16'b1100000010000000 
	Parameter PHASE_SHIFT bound to: 0 - type: integer 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DCM' (10#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2766]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609' bound to instance 'LclkBufg' of component 'BUFG' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:334]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (11#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609' bound to instance 'LclkNotBufg' of component 'BUFG' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:335]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609' bound to instance 'LclkDvBufg' of component 'BUFG' [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:336]
WARNING: [Synth 8-3848] Net AnalyseOut in module/entity Lvds_Rx_top does not have driver. [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Lvds_Rx_top' (12#1) [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/new/Lvds_Rx_top.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'zsys_Lvds_Rx_top_0_1' (13#1) [/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.srcs/sources_1/bd/zsys/ip/zsys_Lvds_Rx_top_0_1/synth/zsys_Lvds_Rx_top_0_1.vhd:69]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port AnalyseOut
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChP[7]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChP[6]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChP[5]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChP[4]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChP[3]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChP[2]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChN[7]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChN[6]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChN[5]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChN[4]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChN[3]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChN[2]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChN[1]
WARNING: [Synth 8-3331] design Lvds_Rx_top has unconnected port DataInChN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1353.582 ; gain = 134.508 ; free physical = 2449 ; free virtual = 5760
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1353.582 ; gain = 134.508 ; free physical = 2447 ; free virtual = 5759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1353.582 ; gain = 134.508 ; free physical = 2447 ; free virtual = 5759
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
WARNING: [Netlist 29-365] DCM_ADV instance 'U0/LclkDcm' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'U0/LclkDcm' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z015clg485-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  DCM => MMCME2_ADV (inverted pins: PSINCDEC): 1 instances
  FD => FDRE: 30 instances
  FDC => FDCE: 13 instances
  FDP => FDPE: 1 instances
  LD => LDCE: 1 instances

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1697.320 ; gain = 2.000 ; free physical = 2277 ; free virtual = 5586
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2331 ; free virtual = 5641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015clg485-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2331 ; free virtual = 5641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2331 ; free virtual = 5641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2331 ; free virtual = 5641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port AnalyseOut
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChP[7]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChP[6]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChP[5]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChP[4]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChP[3]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChP[2]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChN[7]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChN[6]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChN[5]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChN[4]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChN[3]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChN[2]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChN[1]
WARNING: [Synth 8-3331] design zsys_Lvds_Rx_top_0_1 has unconnected port DataInChN[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AdcCh10/TheTime/FfPreSp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AdcCh10/TheTime/FfPreSn )
INFO: [Synth 8-3332] Sequential element (U0/AdcCh10/TheTime/FfPreSp) is unused and will be removed from module zsys_Lvds_Rx_top_0_1.
INFO: [Synth 8-3332] Sequential element (U0/AdcCh10/TheTime/FfEramP) is unused and will be removed from module zsys_Lvds_Rx_top_0_1.
INFO: [Synth 8-3332] Sequential element (U0/AdcCh10/TheTime/FfPreSn) is unused and will be removed from module zsys_Lvds_Rx_top_0_1.
INFO: [Synth 8-3332] Sequential element (U0/AdcCh10/TheTime/FfPostSp) is unused and will be removed from module zsys_Lvds_Rx_top_0_1.
INFO: [Synth 8-3332] Sequential element (U0/AdcCh10/TheTime/FfPostSn) is unused and will be removed from module zsys_Lvds_Rx_top_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2324 ; free virtual = 5635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2215 ; free virtual = 5527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2215 ; free virtual = 5527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2215 ; free virtual = 5527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2216 ; free virtual = 5527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2216 ; free virtual = 5527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2216 ; free virtual = 5527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2216 ; free virtual = 5527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2216 ; free virtual = 5527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2216 ; free virtual = 5527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     3|
|2     |DCM  |     1|
|3     |LUT1 |     1|
|4     |LUT2 |     3|
|5     |LUT3 |    26|
|6     |FD   |    30|
|7     |FDC  |     8|
|8     |FDCE |    25|
|9     |FDP  |     1|
|10    |LD   |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |    99|
|2     |  U0          |Lvds_Rx_top |    99|
|3     |    AdcCh10   |AdcReceiver |    93|
|4     |      TheRec0 |Receiver    |    38|
|5     |      TheRec1 |Receiver_0  |    38|
|6     |      TheTime |RxTiming    |    17|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2216 ; free virtual = 5527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.320 ; gain = 134.508 ; free physical = 2216 ; free virtual = 5527
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.320 ; gain = 478.246 ; free physical = 2216 ; free virtual = 5527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
WARNING: [Netlist 29-365] DCM_ADV instance 'U0/LclkDcm' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'U0/LclkDcm' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  DCM => MMCME2_ADV (inverted pins: PSINCDEC): 1 instances
  FD => FDRE: 30 instances
  FDC => FDCE: 8 instances
  FDP => FDPE: 1 instances
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.320 ; gain = 489.816 ; free physical = 2216 ; free virtual = 5527
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.runs/zsys_Lvds_Rx_top_0_1_synth_1/zsys_Lvds_Rx_top_0_1.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ifraba/Desktop/Laboral/SAPHIR/Pruebas_tecnicas/CMB_project/CMB_project_Gitlab_Orlando/charge-monitoring-system/zynq/CMB40_v1/CMB40_v1.runs/zsys_Lvds_Rx_top_0_1_synth_1/zsys_Lvds_Rx_top_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zsys_Lvds_Rx_top_0_1_utilization_synth.rpt -pb zsys_Lvds_Rx_top_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1721.332 ; gain = 0.000 ; free physical = 2188 ; free virtual = 5500
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 17:21:09 2024...
