// Seed: 1396258548
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input logic id_8
    , id_14,
    output id_9,
    output logic id_10,
    input id_11,
    input logic id_12,
    output logic id_13
);
  type_23(
      id_13 - 1, id_0
  );
  always @(posedge 1) begin
    id_13 = 1;
  end
  logic id_15;
endmodule
