

================================================================
== Vitis HLS Report for 'mod_exp'
================================================================
* Date:           Mon Dec  2 13:39:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.487 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      598|  60.000 ns|  5.980 us|    6|  598|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_42_1   |        5|      596|    5 ~ 37|          -|          -|  1 ~ 16|        no|
        | + VITIS_LOOP_13_1  |        1|       16|         1|          -|          -|  1 ~ 16|        no|
        | + VITIS_LOOP_13_1  |        1|       16|         1|          -|          -|  1 ~ 16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    443|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    213|    -|
|Register         |        -|    -|     268|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     268|    656|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln186_1_fu_397_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln186_fu_272_p2        |         +|   0|  0|  23|          16|          16|
    |i_6_fu_247_p2              |         +|   0|  0|  13|           5|           1|
    |i_7_fu_372_p2              |         +|   0|  0|  13|           5|           1|
    |i_8_fu_231_p2              |         +|   0|  0|  13|           5|           1|
    |ret_V_2_fu_386_p2          |         +|   0|  0|  24|          17|          17|
    |ret_V_fu_261_p2            |         +|   0|  0|  24|          17|          17|
    |sub_ln186_2_fu_403_p2      |         -|   0|  0|  23|          16|          16|
    |sub_ln186_fu_278_p2        |         -|   0|  0|  23|          16|          16|
    |t_V_13_fu_453_p2           |         -|   0|  0|  23|          16|          16|
    |t_V_7_fu_328_p2            |         -|   0|  0|  23|          16|          16|
    |and_ln1031_1_fu_412_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln1031_fu_287_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_1_fu_480_p2    |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1019_2_fu_500_p2    |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1019_fu_355_p2      |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1031_1_fu_392_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1031_fu_267_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1035_1_fu_442_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1035_fu_317_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln13_1_fu_366_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln13_fu_241_p2        |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln42_fu_225_p2        |      icmp|   0|  0|  10|           5|           6|
    |m_V_fu_426_p3              |    select|   0|  0|  16|           1|          16|
    |select_ln1031_1_fu_418_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln1031_fu_293_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln13_fu_301_p3      |    select|   0|  0|  16|           1|          16|
    |t_V_10_fu_333_p3           |    select|   0|  0|  16|           1|          16|
    |t_V_14_fu_458_p3           |    select|   0|  0|  16|           1|          16|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 443|         281|         320|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |a_V_fu_56                       |   9|          2|   16|         32|
    |ap_NS_fsm                       |  37|          7|    1|          7|
    |ap_phi_mux_m_V_1_phi_fu_183_p4  |   9|          2|   16|         32|
    |ap_return                       |   9|          2|   16|         32|
    |ap_sig_allocacmp_a_V_load       |   9|          2|   16|         32|
    |conv3_i3_fu_48                  |   9|          2|   16|         32|
    |empty_15_reg_78                 |   9|          2|   16|         32|
    |empty_16_reg_90                 |   9|          2|   16|         32|
    |empty_18_reg_129                |   9|          2|   16|         32|
    |empty_19_reg_141                |   9|          2|   16|         32|
    |grp_load_fu_189_p1              |  14|          3|   16|         48|
    |i_1_reg_99                      |   9|          2|    5|         10|
    |i_3_reg_150                     |   9|          2|    5|         10|
    |i_fu_44                         |   9|          2|    5|         10|
    |m_V_1_reg_180                   |   9|          2|   16|         32|
    |p_0_0_0274_ph_reg_119           |   9|          2|   16|         32|
    |p_lcssa1_reg_170                |   9|          2|   16|         32|
    |t_V_1_fu_52                     |   9|          2|   16|         32|
    |t_V_5_reg_161                   |   9|          2|   16|         32|
    |t_V_reg_110                     |   9|          2|   16|         32|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 213|         46|  272|        565|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |a_V_fu_56              |  16|   0|   16|          0|
    |a_V_load_reg_613       |  16|   0|   16|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_return_preg         |  16|   0|   16|          0|
    |conv3_i3_fu_48         |  16|   0|   16|          0|
    |empty_15_reg_78        |  16|   0|   16|          0|
    |empty_16_reg_90        |  16|   0|   16|          0|
    |empty_18_reg_129       |  16|   0|   16|          0|
    |empty_19_reg_141       |  16|   0|   16|          0|
    |i_1_reg_99             |   5|   0|    5|          0|
    |i_3_reg_150            |   5|   0|    5|          0|
    |i_8_reg_577            |   5|   0|    5|          0|
    |i_fu_44                |   5|   0|    5|          0|
    |icmp_ln42_reg_573      |   1|   0|    1|          0|
    |m_V_1_reg_180          |  16|   0|   16|          0|
    |p_0_0_0274_ph_reg_119  |  16|   0|   16|          0|
    |p_lcssa1_reg_170       |  16|   0|   16|          0|
    |t_V_1_fu_52            |  16|   0|   16|          0|
    |t_V_5_reg_161          |  16|   0|   16|          0|
    |t_V_reg_110            |  16|   0|   16|          0|
    |trunc_ln11_reg_582     |   1|   0|    1|          0|
    |zext_ln42_reg_556      |  16|   0|   17|          1|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 268|   0|  269|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|       mod_exp|  return value|
|y          |   in|   16|     ap_none|             y|        scalar|
|d          |   in|   16|     ap_none|             d|        scalar|
|N          |   in|   16|     ap_none|             N|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

