INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment9/Assignment9.srcs/sources_1/new/countOnes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countOnes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment9/Assignment9.srcs/sim_1/new/tb_countOnes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_countOnes
