// Generated by CIRCT unknown git version
module vectorgates(	// file.cleaned.mlir:2:3
  input  [2:0] a,	// file.cleaned.mlir:2:29
               b,	// file.cleaned.mlir:2:41
  output [2:0] out_or_bitwise,	// file.cleaned.mlir:2:54
  output       out_or_logical,	// file.cleaned.mlir:2:79
  output [5:0] out_not	// file.cleaned.mlir:2:104
);

  assign out_or_bitwise = a | b;	// file.cleaned.mlir:5:10, :12:5
  assign out_or_logical = (|a) | (|b);	// file.cleaned.mlir:6:10, :7:10, :8:10, :12:5
  assign out_not = {~b, ~a};	// file.cleaned.mlir:9:10, :10:10, :11:10, :12:5
endmodule

