
*** Running vivado
    with args -log blk_mem_gen_ORN_sc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_ORN_sc.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_ORN_sc.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 364.902 ; gain = 154.762
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_ORN_sc' [d:/research/Xilinx/DrosophilaOlfactorySystem20201127/DrosophilaOlfactorySystem20201127.srcs/sources_1/ip/blk_mem_gen_ORN_sc/synth/blk_mem_gen_ORN_sc.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_ORN_sc' (9#1) [d:/research/Xilinx/DrosophilaOlfactorySystem20201127/DrosophilaOlfactorySystem20201127.srcs/sources_1/ip/blk_mem_gen_ORN_sc/synth/blk_mem_gen_ORN_sc.vhd:76]
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 563.031 ; gain = 352.891
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 563.031 ; gain = 352.891
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 618.914 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 618.914 ; gain = 408.773
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 618.914 ; gain = 408.773
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 618.914 ; gain = 408.773
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 618.914 ; gain = 408.773
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 618.914 ; gain = 408.773
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 643.184 ; gain = 433.043
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 643.195 ; gain = 433.055
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 653.902 ; gain = 443.762
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 653.902 ; gain = 443.762
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 653.902 ; gain = 443.762
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 653.902 ; gain = 443.762
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 653.902 ; gain = 443.762
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 653.902 ; gain = 443.762
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 653.902 ; gain = 443.762

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 653.902 ; gain = 443.762
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 681.348 ; gain = 395.418
