# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART_Transciver_FAB_Version.srcs/sources_1/imports/src/Debouncer.v" \
"../../../../UART_Transciver_FAB_Version.srcs/sources_1/imports/src/Transmitter.v" \
"../../../../UART_Transciver_FAB_Version.srcs/sources_1/imports/src/UART_Transciver_50mhz.v" \
"../../../../UART_Transciver_FAB_Version.srcs/sources_1/imports/src/Uart_Transciver_Top.v" \
"../../../../UART_Transciver_FAB_Version.srcs/sources_1/imports/src/reciver.v" \
"../../../../UART_Transciver_FAB_Version.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
