
RDM-DMX-Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033c4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08003484  08003484  00013484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034d0  080034d0  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  080034d0  080034d0  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080034d0  080034d0  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034d0  080034d0  000134d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034d4  080034d4  000134d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080034d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000314  2000005c  08003534  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08003534  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c1dc  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b28  00000000  00000000  0002c2a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b60  00000000  00000000  0002ddd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008f7  00000000  00000000  0002e930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001dc0  00000000  00000000  0002f227  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dea4  00000000  00000000  00030fe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007131a  00000000  00000000  0003ee8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002cb8  00000000  00000000  000b01a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000b2e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800346c 	.word	0x0800346c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	0800346c 	.word	0x0800346c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b08b      	sub	sp, #44	; 0x2c
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fd0f 	bl	8000c48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f8d1 	bl	80003d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 fa11 	bl	8000654 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000232:	f000 f9ab 	bl	800058c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000236:	f000 f9db 	bl	80005f0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800023a:	f000 f92b 	bl	8000494 <MX_TIM2_Init>
  MX_TIM17_Init();
 800023e:	f000 f97d 	bl	800053c <MX_TIM17_Init>
	#define GUI_addr &huart1
	#define LIGHTING_addr &huart2

	uint8_t dataReceived;

	uint8_t GUI_receiveFinished = 0;
 8000242:	2327      	movs	r3, #39	; 0x27
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	2200      	movs	r2, #0
 8000248:	701a      	strb	r2, [r3, #0]
	uint8_t GUI_receive = 1;
 800024a:	2326      	movs	r3, #38	; 0x26
 800024c:	18fb      	adds	r3, r7, r3
 800024e:	2201      	movs	r2, #1
 8000250:	701a      	strb	r2, [r3, #0]
	uint32_t currentTime;

	unsigned char viewDMX[20];

	DMX_UART_Init();
 8000252:	f000 f9cd 	bl	80005f0 <MX_USART2_UART_Init>
	HAL_TIM_Base_Start(&htim17);
 8000256:	4b56      	ldr	r3, [pc, #344]	; (80003b0 <main+0x190>)
 8000258:	0018      	movs	r0, r3
 800025a:	f001 fe21 	bl	8001ea0 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(GUI_receive == 1){
 800025e:	2326      	movs	r3, #38	; 0x26
 8000260:	18fb      	adds	r3, r7, r3
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	2b01      	cmp	r3, #1
 8000266:	d147      	bne.n	80002f8 <main+0xd8>
		/* Recebe dados da GUI */
		if(HAL_UART_Receive (GUI_addr, &dataReceived, 1, 8) == HAL_OK){
 8000268:	2417      	movs	r4, #23
 800026a:	1939      	adds	r1, r7, r4
 800026c:	4851      	ldr	r0, [pc, #324]	; (80003b4 <main+0x194>)
 800026e:	2308      	movs	r3, #8
 8000270:	2201      	movs	r2, #1
 8000272:	f002 fb23 	bl	80028bc <HAL_UART_Receive>
 8000276:	1e03      	subs	r3, r0, #0
 8000278:	d11e      	bne.n	80002b8 <main+0x98>

			uint8_t* tempBuffer = (uint8_t*)realloc(receiveBuffer, (receivedIndex + 1) * sizeof(uint8_t)); /* Buffer temporario para alocacao dinamica*/
 800027a:	4b4f      	ldr	r3, [pc, #316]	; (80003b8 <main+0x198>)
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	4b4f      	ldr	r3, [pc, #316]	; (80003bc <main+0x19c>)
 8000280:	881b      	ldrh	r3, [r3, #0]
 8000282:	3301      	adds	r3, #1
 8000284:	0019      	movs	r1, r3
 8000286:	0010      	movs	r0, r2
 8000288:	f003 f814 	bl	80032b4 <realloc>
 800028c:	0003      	movs	r3, r0
 800028e:	61bb      	str	r3, [r7, #24]
			receiveBuffer = tempBuffer;
 8000290:	4b49      	ldr	r3, [pc, #292]	; (80003b8 <main+0x198>)
 8000292:	69ba      	ldr	r2, [r7, #24]
 8000294:	601a      	str	r2, [r3, #0]
			receiveBuffer[receivedIndex++] = dataReceived;
 8000296:	4b48      	ldr	r3, [pc, #288]	; (80003b8 <main+0x198>)
 8000298:	681a      	ldr	r2, [r3, #0]
 800029a:	4b48      	ldr	r3, [pc, #288]	; (80003bc <main+0x19c>)
 800029c:	881b      	ldrh	r3, [r3, #0]
 800029e:	1c59      	adds	r1, r3, #1
 80002a0:	b288      	uxth	r0, r1
 80002a2:	4946      	ldr	r1, [pc, #280]	; (80003bc <main+0x19c>)
 80002a4:	8008      	strh	r0, [r1, #0]
 80002a6:	18d3      	adds	r3, r2, r3
 80002a8:	193a      	adds	r2, r7, r4
 80002aa:	7812      	ldrb	r2, [r2, #0]
 80002ac:	701a      	strb	r2, [r3, #0]
			GUI_receiveFinished = 1; /* Avisa que quando acabar o recebimento de bytes, pode enviar para a luminaria*/
 80002ae:	2327      	movs	r3, #39	; 0x27
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	2201      	movs	r2, #1
 80002b4:	701a      	strb	r2, [r3, #0]
 80002b6:	e7d2      	b.n	800025e <main+0x3e>

		} else if(GUI_receiveFinished == 1){
 80002b8:	2327      	movs	r3, #39	; 0x27
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d1cd      	bne.n	800025e <main+0x3e>
			/* Se acabou o recebimento, envia para a luminária e reseta os parametros de recebimento*/
			if(receivedIndex > 5){ //Verifica se há dados para serem repassados
 80002c2:	4b3e      	ldr	r3, [pc, #248]	; (80003bc <main+0x19c>)
 80002c4:	881b      	ldrh	r3, [r3, #0]
 80002c6:	2b05      	cmp	r3, #5
 80002c8:	d904      	bls.n	80002d4 <main+0xb4>
				dmx_state = STATE_PREPARE;
 80002ca:	4b3d      	ldr	r3, [pc, #244]	; (80003c0 <main+0x1a0>)
 80002cc:	2201      	movs	r2, #1
 80002ce:	701a      	strb	r2, [r3, #0]
				DMX_SendHandler();
 80002d0:	f000 fa6c 	bl	80007ac <DMX_SendHandler>
			}

			if(receiveBuffer[0] == 0xCC){	// Se for um frame DMX, a proxima iteracao sera a espera de um comando vindo da luminaria
 80002d4:	4b38      	ldr	r3, [pc, #224]	; (80003b8 <main+0x198>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	2bcc      	cmp	r3, #204	; 0xcc
 80002dc:	d107      	bne.n	80002ee <main+0xce>
				GUI_receive = 0; /* Entra para a secao que espera o recebimento de dados da luminaria e envia para a GUI*/
 80002de:	2326      	movs	r3, #38	; 0x26
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	2200      	movs	r2, #0
 80002e4:	701a      	strb	r2, [r3, #0]
				currentTime = __HAL_TIM_GET_COUNTER(&htim2); /* Inicia timer para definir rota de retorno para este modo*/
 80002e6:	4b37      	ldr	r3, [pc, #220]	; (80003c4 <main+0x1a4>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002ec:	623b      	str	r3, [r7, #32]

			}

			GUI_receiveFinished = 0;
 80002ee:	2327      	movs	r3, #39	; 0x27
 80002f0:	18fb      	adds	r3, r7, r3
 80002f2:	2200      	movs	r2, #0
 80002f4:	701a      	strb	r2, [r3, #0]
 80002f6:	e7b2      	b.n	800025e <main+0x3e>
//			free(receiveBuffer);
//			receiveBuffer = NULL;
		}
	} else{
		/* Recebe dados da luminaria */
		if(HAL_UART_Receive (LIGHTING_addr, &dataReceived, 1, 20) == HAL_OK){
 80002f8:	2417      	movs	r4, #23
 80002fa:	1939      	adds	r1, r7, r4
 80002fc:	4832      	ldr	r0, [pc, #200]	; (80003c8 <main+0x1a8>)
 80002fe:	2314      	movs	r3, #20
 8000300:	2201      	movs	r2, #1
 8000302:	f002 fadb 	bl	80028bc <HAL_UART_Receive>
 8000306:	1e03      	subs	r3, r0, #0
 8000308:	d11e      	bne.n	8000348 <main+0x128>
			uint8_t* tempBuffer = (uint8_t*)realloc(receiveBuffer, (receivedIndex + 1) * sizeof(uint8_t)); /* Buffer temporario para alocacao dinamica*/
 800030a:	4b2b      	ldr	r3, [pc, #172]	; (80003b8 <main+0x198>)
 800030c:	681a      	ldr	r2, [r3, #0]
 800030e:	4b2b      	ldr	r3, [pc, #172]	; (80003bc <main+0x19c>)
 8000310:	881b      	ldrh	r3, [r3, #0]
 8000312:	3301      	adds	r3, #1
 8000314:	0019      	movs	r1, r3
 8000316:	0010      	movs	r0, r2
 8000318:	f002 ffcc 	bl	80032b4 <realloc>
 800031c:	0003      	movs	r3, r0
 800031e:	61fb      	str	r3, [r7, #28]
			receiveBuffer = tempBuffer;
 8000320:	4b25      	ldr	r3, [pc, #148]	; (80003b8 <main+0x198>)
 8000322:	69fa      	ldr	r2, [r7, #28]
 8000324:	601a      	str	r2, [r3, #0]
			receiveBuffer[receivedIndex++] = dataReceived;
 8000326:	4b24      	ldr	r3, [pc, #144]	; (80003b8 <main+0x198>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	4b24      	ldr	r3, [pc, #144]	; (80003bc <main+0x19c>)
 800032c:	881b      	ldrh	r3, [r3, #0]
 800032e:	1c59      	adds	r1, r3, #1
 8000330:	b288      	uxth	r0, r1
 8000332:	4922      	ldr	r1, [pc, #136]	; (80003bc <main+0x19c>)
 8000334:	8008      	strh	r0, [r1, #0]
 8000336:	18d3      	adds	r3, r2, r3
 8000338:	193a      	adds	r2, r7, r4
 800033a:	7812      	ldrb	r2, [r2, #0]
 800033c:	701a      	strb	r2, [r3, #0]
			GUI_receiveFinished = 1; /* Avisa que quando acabar o recebimento de bytes, pode enviar para a luminaria*/
 800033e:	2327      	movs	r3, #39	; 0x27
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	2201      	movs	r2, #1
 8000344:	701a      	strb	r2, [r3, #0]
 8000346:	e78a      	b.n	800025e <main+0x3e>

		} else if(GUI_receiveFinished == 1){
 8000348:	2327      	movs	r3, #39	; 0x27
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2b01      	cmp	r3, #1
 8000350:	d11f      	bne.n	8000392 <main+0x172>
			/* Se acabou o recebimento, envia para a GUI e reseta os parametros de recebimento*/
			if(receivedIndex > 5)//Verifica se há dados para serem repassados
 8000352:	4b1a      	ldr	r3, [pc, #104]	; (80003bc <main+0x19c>)
 8000354:	881b      	ldrh	r3, [r3, #0]
 8000356:	2b05      	cmp	r3, #5
 8000358:	d907      	bls.n	800036a <main+0x14a>
				HAL_UART_Transmit(GUI_addr, receiveBuffer, receivedIndex, TIMEOUT);
 800035a:	4b17      	ldr	r3, [pc, #92]	; (80003b8 <main+0x198>)
 800035c:	6819      	ldr	r1, [r3, #0]
 800035e:	4b17      	ldr	r3, [pc, #92]	; (80003bc <main+0x19c>)
 8000360:	881a      	ldrh	r2, [r3, #0]
 8000362:	4814      	ldr	r0, [pc, #80]	; (80003b4 <main+0x194>)
 8000364:	2364      	movs	r3, #100	; 0x64
 8000366:	f002 fa09 	bl	800277c <HAL_UART_Transmit>

			GUI_receiveFinished = 0;
 800036a:	2327      	movs	r3, #39	; 0x27
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	2200      	movs	r2, #0
 8000370:	701a      	strb	r2, [r3, #0]
			receivedIndex = 0;
 8000372:	4b12      	ldr	r3, [pc, #72]	; (80003bc <main+0x19c>)
 8000374:	2200      	movs	r2, #0
 8000376:	801a      	strh	r2, [r3, #0]
			GUI_receive = 1; /* Volta para o recebimento de dados da GUI e envio para a luminaria*/
 8000378:	2326      	movs	r3, #38	; 0x26
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	2201      	movs	r2, #1
 800037e:	701a      	strb	r2, [r3, #0]
			free(receiveBuffer);
 8000380:	4b0d      	ldr	r3, [pc, #52]	; (80003b8 <main+0x198>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	0018      	movs	r0, r3
 8000386:	f002 fed7 	bl	8003138 <free>
			receiveBuffer = NULL;
 800038a:	4b0b      	ldr	r3, [pc, #44]	; (80003b8 <main+0x198>)
 800038c:	2200      	movs	r2, #0
 800038e:	601a      	str	r2, [r3, #0]
 8000390:	e765      	b.n	800025e <main+0x3e>

		} else if((currentTime - __HAL_TIM_GET_COUNTER(&htim2)) > 50000){
 8000392:	4b0c      	ldr	r3, [pc, #48]	; (80003c4 <main+0x1a4>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000398:	6a3a      	ldr	r2, [r7, #32]
 800039a:	1ad3      	subs	r3, r2, r3
 800039c:	4a0b      	ldr	r2, [pc, #44]	; (80003cc <main+0x1ac>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d800      	bhi.n	80003a4 <main+0x184>
 80003a2:	e75c      	b.n	800025e <main+0x3e>
			GUI_receive = 1; /* Volta para o recebimento de dados da GUI e envio para a luminaria*/
 80003a4:	2326      	movs	r3, #38	; 0x26
 80003a6:	18fb      	adds	r3, r7, r3
 80003a8:	2201      	movs	r2, #1
 80003aa:	701a      	strb	r2, [r3, #0]
	if(GUI_receive == 1){
 80003ac:	e757      	b.n	800025e <main+0x3e>
 80003ae:	46c0      	nop			; (mov r8, r8)
 80003b0:	200000c0 	.word	0x200000c0
 80003b4:	20000108 	.word	0x20000108
 80003b8:	2000021c 	.word	0x2000021c
 80003bc:	2000021a 	.word	0x2000021a
 80003c0:	20000218 	.word	0x20000218
 80003c4:	20000078 	.word	0x20000078
 80003c8:	20000190 	.word	0x20000190
 80003cc:	0000c350 	.word	0x0000c350

080003d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003d0:	b590      	push	{r4, r7, lr}
 80003d2:	b097      	sub	sp, #92	; 0x5c
 80003d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003d6:	2428      	movs	r4, #40	; 0x28
 80003d8:	193b      	adds	r3, r7, r4
 80003da:	0018      	movs	r0, r3
 80003dc:	2330      	movs	r3, #48	; 0x30
 80003de:	001a      	movs	r2, r3
 80003e0:	2100      	movs	r1, #0
 80003e2:	f002 ffa0 	bl	8003326 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003e6:	2318      	movs	r3, #24
 80003e8:	18fb      	adds	r3, r7, r3
 80003ea:	0018      	movs	r0, r3
 80003ec:	2310      	movs	r3, #16
 80003ee:	001a      	movs	r2, r3
 80003f0:	2100      	movs	r1, #0
 80003f2:	f002 ff98 	bl	8003326 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	0018      	movs	r0, r3
 80003fa:	2314      	movs	r3, #20
 80003fc:	001a      	movs	r2, r3
 80003fe:	2100      	movs	r1, #0
 8000400:	f002 ff91 	bl	8003326 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000404:	0021      	movs	r1, r4
 8000406:	187b      	adds	r3, r7, r1
 8000408:	2202      	movs	r2, #2
 800040a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800040c:	187b      	adds	r3, r7, r1
 800040e:	2201      	movs	r2, #1
 8000410:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000412:	187b      	adds	r3, r7, r1
 8000414:	2210      	movs	r2, #16
 8000416:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000418:	187b      	adds	r3, r7, r1
 800041a:	2202      	movs	r2, #2
 800041c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800041e:	187b      	adds	r3, r7, r1
 8000420:	2200      	movs	r2, #0
 8000422:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	22a0      	movs	r2, #160	; 0xa0
 8000428:	0392      	lsls	r2, r2, #14
 800042a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800042c:	187b      	adds	r3, r7, r1
 800042e:	2200      	movs	r2, #0
 8000430:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000432:	187b      	adds	r3, r7, r1
 8000434:	0018      	movs	r0, r3
 8000436:	f000 ffa7 	bl	8001388 <HAL_RCC_OscConfig>
 800043a:	1e03      	subs	r3, r0, #0
 800043c:	d001      	beq.n	8000442 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800043e:	f000 fa4b 	bl	80008d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000442:	2118      	movs	r1, #24
 8000444:	187b      	adds	r3, r7, r1
 8000446:	2207      	movs	r2, #7
 8000448:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800044a:	187b      	adds	r3, r7, r1
 800044c:	2202      	movs	r2, #2
 800044e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000450:	187b      	adds	r3, r7, r1
 8000452:	2200      	movs	r2, #0
 8000454:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2200      	movs	r2, #0
 800045a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2101      	movs	r1, #1
 8000460:	0018      	movs	r0, r3
 8000462:	f001 faab 	bl	80019bc <HAL_RCC_ClockConfig>
 8000466:	1e03      	subs	r3, r0, #0
 8000468:	d001      	beq.n	800046e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800046a:	f000 fa35 	bl	80008d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800046e:	1d3b      	adds	r3, r7, #4
 8000470:	2201      	movs	r2, #1
 8000472:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000474:	1d3b      	adds	r3, r7, #4
 8000476:	2200      	movs	r2, #0
 8000478:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	0018      	movs	r0, r3
 800047e:	f001 fbe1 	bl	8001c44 <HAL_RCCEx_PeriphCLKConfig>
 8000482:	1e03      	subs	r3, r0, #0
 8000484:	d001      	beq.n	800048a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000486:	f000 fa27 	bl	80008d8 <Error_Handler>
  }
}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	46bd      	mov	sp, r7
 800048e:	b017      	add	sp, #92	; 0x5c
 8000490:	bd90      	pop	{r4, r7, pc}
	...

08000494 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b086      	sub	sp, #24
 8000498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800049a:	2308      	movs	r3, #8
 800049c:	18fb      	adds	r3, r7, r3
 800049e:	0018      	movs	r0, r3
 80004a0:	2310      	movs	r3, #16
 80004a2:	001a      	movs	r2, r3
 80004a4:	2100      	movs	r1, #0
 80004a6:	f002 ff3e 	bl	8003326 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004aa:	003b      	movs	r3, r7
 80004ac:	0018      	movs	r0, r3
 80004ae:	2308      	movs	r3, #8
 80004b0:	001a      	movs	r2, r3
 80004b2:	2100      	movs	r1, #0
 80004b4:	f002 ff37 	bl	8003326 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004b8:	4b1f      	ldr	r3, [pc, #124]	; (8000538 <MX_TIM2_Init+0xa4>)
 80004ba:	2280      	movs	r2, #128	; 0x80
 80004bc:	05d2      	lsls	r2, r2, #23
 80004be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 80004c0:	4b1d      	ldr	r3, [pc, #116]	; (8000538 <MX_TIM2_Init+0xa4>)
 80004c2:	222f      	movs	r2, #47	; 0x2f
 80004c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004c6:	4b1c      	ldr	r3, [pc, #112]	; (8000538 <MX_TIM2_Init+0xa4>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80004cc:	4b1a      	ldr	r3, [pc, #104]	; (8000538 <MX_TIM2_Init+0xa4>)
 80004ce:	2201      	movs	r2, #1
 80004d0:	4252      	negs	r2, r2
 80004d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004d4:	4b18      	ldr	r3, [pc, #96]	; (8000538 <MX_TIM2_Init+0xa4>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004da:	4b17      	ldr	r3, [pc, #92]	; (8000538 <MX_TIM2_Init+0xa4>)
 80004dc:	2200      	movs	r2, #0
 80004de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004e0:	4b15      	ldr	r3, [pc, #84]	; (8000538 <MX_TIM2_Init+0xa4>)
 80004e2:	0018      	movs	r0, r3
 80004e4:	f001 fc8c 	bl	8001e00 <HAL_TIM_Base_Init>
 80004e8:	1e03      	subs	r3, r0, #0
 80004ea:	d001      	beq.n	80004f0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80004ec:	f000 f9f4 	bl	80008d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004f0:	2108      	movs	r1, #8
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2280      	movs	r2, #128	; 0x80
 80004f6:	0152      	lsls	r2, r2, #5
 80004f8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004fa:	187a      	adds	r2, r7, r1
 80004fc:	4b0e      	ldr	r3, [pc, #56]	; (8000538 <MX_TIM2_Init+0xa4>)
 80004fe:	0011      	movs	r1, r2
 8000500:	0018      	movs	r0, r3
 8000502:	f001 fe2d 	bl	8002160 <HAL_TIM_ConfigClockSource>
 8000506:	1e03      	subs	r3, r0, #0
 8000508:	d001      	beq.n	800050e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800050a:	f000 f9e5 	bl	80008d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800050e:	003b      	movs	r3, r7
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000514:	003b      	movs	r3, r7
 8000516:	2200      	movs	r2, #0
 8000518:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800051a:	003a      	movs	r2, r7
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <MX_TIM2_Init+0xa4>)
 800051e:	0011      	movs	r1, r2
 8000520:	0018      	movs	r0, r3
 8000522:	f002 f82b 	bl	800257c <HAL_TIMEx_MasterConfigSynchronization>
 8000526:	1e03      	subs	r3, r0, #0
 8000528:	d001      	beq.n	800052e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800052a:	f000 f9d5 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	b006      	add	sp, #24
 8000534:	bd80      	pop	{r7, pc}
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	20000078 	.word	0x20000078

0800053c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000540:	4b0f      	ldr	r3, [pc, #60]	; (8000580 <MX_TIM17_Init+0x44>)
 8000542:	4a10      	ldr	r2, [pc, #64]	; (8000584 <MX_TIM17_Init+0x48>)
 8000544:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48-1;
 8000546:	4b0e      	ldr	r3, [pc, #56]	; (8000580 <MX_TIM17_Init+0x44>)
 8000548:	222f      	movs	r2, #47	; 0x2f
 800054a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800054c:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <MX_TIM17_Init+0x44>)
 800054e:	2200      	movs	r2, #0
 8000550:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 0xffff;
 8000552:	4b0b      	ldr	r3, [pc, #44]	; (8000580 <MX_TIM17_Init+0x44>)
 8000554:	4a0c      	ldr	r2, [pc, #48]	; (8000588 <MX_TIM17_Init+0x4c>)
 8000556:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000558:	4b09      	ldr	r3, [pc, #36]	; (8000580 <MX_TIM17_Init+0x44>)
 800055a:	2200      	movs	r2, #0
 800055c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800055e:	4b08      	ldr	r3, [pc, #32]	; (8000580 <MX_TIM17_Init+0x44>)
 8000560:	2200      	movs	r2, #0
 8000562:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000564:	4b06      	ldr	r3, [pc, #24]	; (8000580 <MX_TIM17_Init+0x44>)
 8000566:	2280      	movs	r2, #128	; 0x80
 8000568:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800056a:	4b05      	ldr	r3, [pc, #20]	; (8000580 <MX_TIM17_Init+0x44>)
 800056c:	0018      	movs	r0, r3
 800056e:	f001 fc47 	bl	8001e00 <HAL_TIM_Base_Init>
 8000572:	1e03      	subs	r3, r0, #0
 8000574:	d001      	beq.n	800057a <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8000576:	f000 f9af 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	200000c0 	.word	0x200000c0
 8000584:	40014800 	.word	0x40014800
 8000588:	0000ffff 	.word	0x0000ffff

0800058c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000590:	4b14      	ldr	r3, [pc, #80]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 8000592:	4a15      	ldr	r2, [pc, #84]	; (80005e8 <MX_USART1_UART_Init+0x5c>)
 8000594:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 8000596:	4b13      	ldr	r3, [pc, #76]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 8000598:	4a14      	ldr	r2, [pc, #80]	; (80005ec <MX_USART1_UART_Init+0x60>)
 800059a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800059c:	4b11      	ldr	r3, [pc, #68]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 800059e:	2200      	movs	r2, #0
 80005a0:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80005a2:	4b10      	ldr	r3, [pc, #64]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 80005a4:	2280      	movs	r2, #128	; 0x80
 80005a6:	0192      	lsls	r2, r2, #6
 80005a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005aa:	4b0e      	ldr	r3, [pc, #56]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005b0:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 80005b2:	220c      	movs	r2, #12
 80005b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005b6:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005bc:	4b09      	ldr	r3, [pc, #36]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 80005be:	2200      	movs	r2, #0
 80005c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005c2:	4b08      	ldr	r3, [pc, #32]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005ce:	4b05      	ldr	r3, [pc, #20]	; (80005e4 <MX_USART1_UART_Init+0x58>)
 80005d0:	0018      	movs	r0, r3
 80005d2:	f002 f841 	bl	8002658 <HAL_UART_Init>
 80005d6:	1e03      	subs	r3, r0, #0
 80005d8:	d001      	beq.n	80005de <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80005da:	f000 f97d 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	20000108 	.word	0x20000108
 80005e8:	40013800 	.word	0x40013800
 80005ec:	0003d090 	.word	0x0003d090

080005f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005f4:	4b14      	ldr	r3, [pc, #80]	; (8000648 <MX_USART2_UART_Init+0x58>)
 80005f6:	4a15      	ldr	r2, [pc, #84]	; (800064c <MX_USART2_UART_Init+0x5c>)
 80005f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 80005fa:	4b13      	ldr	r3, [pc, #76]	; (8000648 <MX_USART2_UART_Init+0x58>)
 80005fc:	4a14      	ldr	r2, [pc, #80]	; (8000650 <MX_USART2_UART_Init+0x60>)
 80005fe:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000600:	4b11      	ldr	r3, [pc, #68]	; (8000648 <MX_USART2_UART_Init+0x58>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000606:	4b10      	ldr	r3, [pc, #64]	; (8000648 <MX_USART2_UART_Init+0x58>)
 8000608:	2280      	movs	r2, #128	; 0x80
 800060a:	0192      	lsls	r2, r2, #6
 800060c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800060e:	4b0e      	ldr	r3, [pc, #56]	; (8000648 <MX_USART2_UART_Init+0x58>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000614:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <MX_USART2_UART_Init+0x58>)
 8000616:	220c      	movs	r2, #12
 8000618:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061a:	4b0b      	ldr	r3, [pc, #44]	; (8000648 <MX_USART2_UART_Init+0x58>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000620:	4b09      	ldr	r3, [pc, #36]	; (8000648 <MX_USART2_UART_Init+0x58>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000626:	4b08      	ldr	r3, [pc, #32]	; (8000648 <MX_USART2_UART_Init+0x58>)
 8000628:	2200      	movs	r2, #0
 800062a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <MX_USART2_UART_Init+0x58>)
 800062e:	2200      	movs	r2, #0
 8000630:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000632:	4b05      	ldr	r3, [pc, #20]	; (8000648 <MX_USART2_UART_Init+0x58>)
 8000634:	0018      	movs	r0, r3
 8000636:	f002 f80f 	bl	8002658 <HAL_UART_Init>
 800063a:	1e03      	subs	r3, r0, #0
 800063c:	d001      	beq.n	8000642 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800063e:	f000 f94b 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000190 	.word	0x20000190
 800064c:	40004400 	.word	0x40004400
 8000650:	0003d090 	.word	0x0003d090

08000654 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b089      	sub	sp, #36	; 0x24
 8000658:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065a:	240c      	movs	r4, #12
 800065c:	193b      	adds	r3, r7, r4
 800065e:	0018      	movs	r0, r3
 8000660:	2314      	movs	r3, #20
 8000662:	001a      	movs	r2, r3
 8000664:	2100      	movs	r1, #0
 8000666:	f002 fe5e 	bl	8003326 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066a:	4b33      	ldr	r3, [pc, #204]	; (8000738 <MX_GPIO_Init+0xe4>)
 800066c:	695a      	ldr	r2, [r3, #20]
 800066e:	4b32      	ldr	r3, [pc, #200]	; (8000738 <MX_GPIO_Init+0xe4>)
 8000670:	2180      	movs	r1, #128	; 0x80
 8000672:	0289      	lsls	r1, r1, #10
 8000674:	430a      	orrs	r2, r1
 8000676:	615a      	str	r2, [r3, #20]
 8000678:	4b2f      	ldr	r3, [pc, #188]	; (8000738 <MX_GPIO_Init+0xe4>)
 800067a:	695a      	ldr	r2, [r3, #20]
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	029b      	lsls	r3, r3, #10
 8000680:	4013      	ands	r3, r2
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000686:	4b2c      	ldr	r3, [pc, #176]	; (8000738 <MX_GPIO_Init+0xe4>)
 8000688:	695a      	ldr	r2, [r3, #20]
 800068a:	4b2b      	ldr	r3, [pc, #172]	; (8000738 <MX_GPIO_Init+0xe4>)
 800068c:	2180      	movs	r1, #128	; 0x80
 800068e:	0309      	lsls	r1, r1, #12
 8000690:	430a      	orrs	r2, r1
 8000692:	615a      	str	r2, [r3, #20]
 8000694:	4b28      	ldr	r3, [pc, #160]	; (8000738 <MX_GPIO_Init+0xe4>)
 8000696:	695a      	ldr	r2, [r3, #20]
 8000698:	2380      	movs	r3, #128	; 0x80
 800069a:	031b      	lsls	r3, r3, #12
 800069c:	4013      	ands	r3, r2
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DMX_DE_GPIO_Port, DMX_DE_Pin, GPIO_PIN_RESET);
 80006a2:	2390      	movs	r3, #144	; 0x90
 80006a4:	05db      	lsls	r3, r3, #23
 80006a6:	2200      	movs	r2, #0
 80006a8:	2102      	movs	r1, #2
 80006aa:	0018      	movs	r0, r3
 80006ac:	f000 fe4e 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80006b0:	23c0      	movs	r3, #192	; 0xc0
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	4821      	ldr	r0, [pc, #132]	; (800073c <MX_GPIO_Init+0xe8>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	0019      	movs	r1, r3
 80006ba:	f000 fe47 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006be:	193b      	adds	r3, r7, r4
 80006c0:	2201      	movs	r2, #1
 80006c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	2290      	movs	r2, #144	; 0x90
 80006c8:	0352      	lsls	r2, r2, #13
 80006ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006d2:	193a      	adds	r2, r7, r4
 80006d4:	2390      	movs	r3, #144	; 0x90
 80006d6:	05db      	lsls	r3, r3, #23
 80006d8:	0011      	movs	r1, r2
 80006da:	0018      	movs	r0, r3
 80006dc:	f000 fbf6 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : DMX_DE_Pin */
  GPIO_InitStruct.Pin = DMX_DE_Pin;
 80006e0:	193b      	adds	r3, r7, r4
 80006e2:	2202      	movs	r2, #2
 80006e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e6:	193b      	adds	r3, r7, r4
 80006e8:	2201      	movs	r2, #1
 80006ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DMX_DE_GPIO_Port, &GPIO_InitStruct);
 80006f8:	193a      	adds	r2, r7, r4
 80006fa:	2390      	movs	r3, #144	; 0x90
 80006fc:	05db      	lsls	r3, r3, #23
 80006fe:	0011      	movs	r1, r2
 8000700:	0018      	movs	r0, r3
 8000702:	f000 fbe3 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000706:	0021      	movs	r1, r4
 8000708:	187b      	adds	r3, r7, r1
 800070a:	22c0      	movs	r2, #192	; 0xc0
 800070c:	0092      	lsls	r2, r2, #2
 800070e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2201      	movs	r2, #1
 8000714:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071c:	187b      	adds	r3, r7, r1
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000722:	187b      	adds	r3, r7, r1
 8000724:	4a05      	ldr	r2, [pc, #20]	; (800073c <MX_GPIO_Init+0xe8>)
 8000726:	0019      	movs	r1, r3
 8000728:	0010      	movs	r0, r2
 800072a:	f000 fbcf 	bl	8000ecc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	b009      	add	sp, #36	; 0x24
 8000734:	bd90      	pop	{r4, r7, pc}
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	40021000 	.word	0x40021000
 800073c:	48000800 	.word	0x48000800

08000740 <DMX_GPIO_Init>:
/*
 * Função que envia o comando DMX seguindo os tempos de MBB, break e MAB exigidos pela norma
 *
 * */

static void DMX_GPIO_Init(void){
 8000740:	b590      	push	{r4, r7, lr}
 8000742:	b08d      	sub	sp, #52	; 0x34
 8000744:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000746:	2418      	movs	r4, #24
 8000748:	193b      	adds	r3, r7, r4
 800074a:	0018      	movs	r0, r3
 800074c:	2314      	movs	r3, #20
 800074e:	001a      	movs	r2, r3
 8000750:	2100      	movs	r1, #0
 8000752:	f002 fde8 	bl	8003326 <memset>
	uint16_t receivedIndex = 0;
 8000756:	232e      	movs	r3, #46	; 0x2e
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	2200      	movs	r2, #0
 800075c:	801a      	strh	r2, [r3, #0]
	uint8_t GUI_receiveFinished = 0;
 800075e:	232d      	movs	r3, #45	; 0x2d
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	2200      	movs	r2, #0
 8000764:	701a      	strb	r2, [r3, #0]
	uint8_t GUI_receive = 1;
 8000766:	232c      	movs	r3, #44	; 0x2c
 8000768:	18fb      	adds	r3, r7, r3
 800076a:	2201      	movs	r2, #1
 800076c:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800076e:	2390      	movs	r3, #144	; 0x90
 8000770:	05db      	lsls	r3, r3, #23
 8000772:	2201      	movs	r2, #1
 8000774:	2104      	movs	r1, #4
 8000776:	0018      	movs	r0, r3
 8000778:	f000 fde8 	bl	800134c <HAL_GPIO_WritePin>
	uint32_t currentTime;

	// Configure GPIO pin as output
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 800077c:	0021      	movs	r1, r4
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2204      	movs	r2, #4
 8000782:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2201      	movs	r2, #1
 8000788:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000796:	187a      	adds	r2, r7, r1
 8000798:	2390      	movs	r3, #144	; 0x90
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 fb94 	bl	8000ecc <HAL_GPIO_Init>
	unsigned char viewDMX[20];

}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	b00d      	add	sp, #52	; 0x34
 80007aa:	bd90      	pop	{r4, r7, pc}

080007ac <DMX_SendHandler>:

void DMX_SendHandler(void) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
    switch (dmx_state) {
 80007b0:	4b3e      	ldr	r3, [pc, #248]	; (80008ac <DMX_SendHandler+0x100>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b04      	cmp	r3, #4
 80007b6:	d876      	bhi.n	80008a6 <DMX_SendHandler+0xfa>
 80007b8:	009a      	lsls	r2, r3, #2
 80007ba:	4b3d      	ldr	r3, [pc, #244]	; (80008b0 <DMX_SendHandler+0x104>)
 80007bc:	18d3      	adds	r3, r2, r3
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	469f      	mov	pc, r3
        case STATE_IDLE:
            break;

        case STATE_PREPARE:
        	DMX_UART_DeInit;
 80007c2:	4b3c      	ldr	r3, [pc, #240]	; (80008b4 <DMX_SendHandler+0x108>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f001 ff9b 	bl	8002700 <HAL_UART_DeInit>
			DMX_GPIO_Init();   // Inicia DMX modo GPIO
 80007ca:	f7ff ffb9 	bl	8000740 <DMX_GPIO_Init>
        	//DMX_Set_LOW();
        	DMX_Set_DE_HIGH(); // Habilita o barramento DMX para escrita (Necessidade do RS485)
 80007ce:	2390      	movs	r3, #144	; 0x90
 80007d0:	05db      	lsls	r3, r3, #23
 80007d2:	2201      	movs	r2, #1
 80007d4:	2102      	movs	r1, #2
 80007d6:	0018      	movs	r0, r3
 80007d8:	f000 fdb8 	bl	800134c <HAL_GPIO_WritePin>

        	__HAL_TIM_ENABLE_IT(&htim17, TIM_IT_UPDATE);
 80007dc:	4b36      	ldr	r3, [pc, #216]	; (80008b8 <DMX_SendHandler+0x10c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	68da      	ldr	r2, [r3, #12]
 80007e2:	4b35      	ldr	r3, [pc, #212]	; (80008b8 <DMX_SendHandler+0x10c>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	2101      	movs	r1, #1
 80007e8:	430a      	orrs	r2, r1
 80007ea:	60da      	str	r2, [r3, #12]
			//TIM17->CNT = 0;
			//TIM17->ARR = 10;
			dmx_state = STATE_MBB;
 80007ec:	4b2f      	ldr	r3, [pc, #188]	; (80008ac <DMX_SendHandler+0x100>)
 80007ee:	2203      	movs	r2, #3
 80007f0:	701a      	strb	r2, [r3, #0]
			break;
 80007f2:	e058      	b.n	80008a6 <DMX_SendHandler+0xfa>

        case STATE_MBB:
			DMX_Set_HIGH(); // Setar o MBB
 80007f4:	2390      	movs	r3, #144	; 0x90
 80007f6:	05db      	lsls	r3, r3, #23
 80007f8:	2200      	movs	r2, #0
 80007fa:	2104      	movs	r1, #4
 80007fc:	0018      	movs	r0, r3
 80007fe:	f000 fda5 	bl	800134c <HAL_GPIO_WritePin>

			__HAL_TIM_ENABLE_IT(&htim17, TIM_IT_UPDATE);
 8000802:	4b2d      	ldr	r3, [pc, #180]	; (80008b8 <DMX_SendHandler+0x10c>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	68da      	ldr	r2, [r3, #12]
 8000808:	4b2b      	ldr	r3, [pc, #172]	; (80008b8 <DMX_SendHandler+0x10c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2101      	movs	r1, #1
 800080e:	430a      	orrs	r2, r1
 8000810:	60da      	str	r2, [r3, #12]
			TIM17->CNT = 0;
 8000812:	4b2a      	ldr	r3, [pc, #168]	; (80008bc <DMX_SendHandler+0x110>)
 8000814:	2200      	movs	r2, #0
 8000816:	625a      	str	r2, [r3, #36]	; 0x24
			TIM17->ARR = 50;
 8000818:	4b28      	ldr	r3, [pc, #160]	; (80008bc <DMX_SendHandler+0x110>)
 800081a:	2232      	movs	r2, #50	; 0x32
 800081c:	62da      	str	r2, [r3, #44]	; 0x2c
			dmx_state = STATE_BREAK;
 800081e:	4b23      	ldr	r3, [pc, #140]	; (80008ac <DMX_SendHandler+0x100>)
 8000820:	2202      	movs	r2, #2
 8000822:	701a      	strb	r2, [r3, #0]
			break;
 8000824:	e03f      	b.n	80008a6 <DMX_SendHandler+0xfa>

        case STATE_BREAK:
            DMX_Set_LOW();  // Setar o Break
 8000826:	2390      	movs	r3, #144	; 0x90
 8000828:	05db      	lsls	r3, r3, #23
 800082a:	2201      	movs	r2, #1
 800082c:	2104      	movs	r1, #4
 800082e:	0018      	movs	r0, r3
 8000830:	f000 fd8c 	bl	800134c <HAL_GPIO_WritePin>

            __HAL_TIM_ENABLE_IT(&htim17, TIM_IT_UPDATE);
 8000834:	4b20      	ldr	r3, [pc, #128]	; (80008b8 <DMX_SendHandler+0x10c>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	68da      	ldr	r2, [r3, #12]
 800083a:	4b1f      	ldr	r3, [pc, #124]	; (80008b8 <DMX_SendHandler+0x10c>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2101      	movs	r1, #1
 8000840:	430a      	orrs	r2, r1
 8000842:	60da      	str	r2, [r3, #12]
            TIM17->CNT = 0;
 8000844:	4b1d      	ldr	r3, [pc, #116]	; (80008bc <DMX_SendHandler+0x110>)
 8000846:	2200      	movs	r2, #0
 8000848:	625a      	str	r2, [r3, #36]	; 0x24
            TIM17->ARR = 250;
 800084a:	4b1c      	ldr	r3, [pc, #112]	; (80008bc <DMX_SendHandler+0x110>)
 800084c:	22fa      	movs	r2, #250	; 0xfa
 800084e:	62da      	str	r2, [r3, #44]	; 0x2c
            dmx_state = STATE_DATA;
 8000850:	4b16      	ldr	r3, [pc, #88]	; (80008ac <DMX_SendHandler+0x100>)
 8000852:	2204      	movs	r2, #4
 8000854:	701a      	strb	r2, [r3, #0]
            break;
 8000856:	e026      	b.n	80008a6 <DMX_SendHandler+0xfa>


        case STATE_DATA:
        	DMX_GPIO_DeInit(); 	// Desativa o modo GPIO
 8000858:	2390      	movs	r3, #144	; 0x90
 800085a:	05db      	lsls	r3, r3, #23
 800085c:	2104      	movs	r1, #4
 800085e:	0018      	movs	r0, r3
 8000860:	f000 fca4 	bl	80011ac <HAL_GPIO_DeInit>
			DMX_UART_Init();		// Inicia novamente o modo USART
 8000864:	f7ff fec4 	bl	80005f0 <MX_USART2_UART_Init>

        	HAL_UART_Transmit(LIGHTING_addr, receiveBuffer, receivedIndex, 10);
 8000868:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <DMX_SendHandler+0x114>)
 800086a:	6819      	ldr	r1, [r3, #0]
 800086c:	4b15      	ldr	r3, [pc, #84]	; (80008c4 <DMX_SendHandler+0x118>)
 800086e:	881a      	ldrh	r2, [r3, #0]
 8000870:	4810      	ldr	r0, [pc, #64]	; (80008b4 <DMX_SendHandler+0x108>)
 8000872:	230a      	movs	r3, #10
 8000874:	f001 ff82 	bl	800277c <HAL_UART_Transmit>
			DMX_Set_DE_LOW();  // Desabilitar o barramento DMX para escrita (Necessidade do RS485)
 8000878:	2390      	movs	r3, #144	; 0x90
 800087a:	05db      	lsls	r3, r3, #23
 800087c:	2200      	movs	r2, #0
 800087e:	2102      	movs	r1, #2
 8000880:	0018      	movs	r0, r3
 8000882:	f000 fd63 	bl	800134c <HAL_GPIO_WritePin>
			dmx_state = STATE_IDLE;  // Transição para o estado de IDLE
 8000886:	4b09      	ldr	r3, [pc, #36]	; (80008ac <DMX_SendHandler+0x100>)
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]

			// libera o buffer de recebimento de dados
			receivedIndex = 0;
 800088c:	4b0d      	ldr	r3, [pc, #52]	; (80008c4 <DMX_SendHandler+0x118>)
 800088e:	2200      	movs	r2, #0
 8000890:	801a      	strh	r2, [r3, #0]
			free(receiveBuffer);
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <DMX_SendHandler+0x114>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	0018      	movs	r0, r3
 8000898:	f002 fc4e 	bl	8003138 <free>
			receiveBuffer = NULL;
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <DMX_SendHandler+0x114>)
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
            break;
 80008a2:	e000      	b.n	80008a6 <DMX_SendHandler+0xfa>
            break;
 80008a4:	46c0      	nop			; (mov r8, r8)
    }
}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000218 	.word	0x20000218
 80008b0:	08003484 	.word	0x08003484
 80008b4:	20000190 	.word	0x20000190
 80008b8:	200000c0 	.word	0x200000c0
 80008bc:	40014800 	.word	0x40014800
 80008c0:	2000021c 	.word	0x2000021c
 80008c4:	2000021a 	.word	0x2000021a

080008c8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM17) {
        // Lógica a ser executada quando ocorre a interrupção do Timer
    }
}
 80008d0:	46c0      	nop			; (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	b002      	add	sp, #8
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008dc:	b672      	cpsid	i
}
 80008de:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e0:	e7fe      	b.n	80008e0 <Error_Handler+0x8>
	...

080008e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ea:	4b0f      	ldr	r3, [pc, #60]	; (8000928 <HAL_MspInit+0x44>)
 80008ec:	699a      	ldr	r2, [r3, #24]
 80008ee:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <HAL_MspInit+0x44>)
 80008f0:	2101      	movs	r1, #1
 80008f2:	430a      	orrs	r2, r1
 80008f4:	619a      	str	r2, [r3, #24]
 80008f6:	4b0c      	ldr	r3, [pc, #48]	; (8000928 <HAL_MspInit+0x44>)
 80008f8:	699b      	ldr	r3, [r3, #24]
 80008fa:	2201      	movs	r2, #1
 80008fc:	4013      	ands	r3, r2
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000902:	4b09      	ldr	r3, [pc, #36]	; (8000928 <HAL_MspInit+0x44>)
 8000904:	69da      	ldr	r2, [r3, #28]
 8000906:	4b08      	ldr	r3, [pc, #32]	; (8000928 <HAL_MspInit+0x44>)
 8000908:	2180      	movs	r1, #128	; 0x80
 800090a:	0549      	lsls	r1, r1, #21
 800090c:	430a      	orrs	r2, r1
 800090e:	61da      	str	r2, [r3, #28]
 8000910:	4b05      	ldr	r3, [pc, #20]	; (8000928 <HAL_MspInit+0x44>)
 8000912:	69da      	ldr	r2, [r3, #28]
 8000914:	2380      	movs	r3, #128	; 0x80
 8000916:	055b      	lsls	r3, r3, #21
 8000918:	4013      	ands	r3, r2
 800091a:	603b      	str	r3, [r7, #0]
 800091c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b002      	add	sp, #8
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	40021000 	.word	0x40021000

0800092c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	2380      	movs	r3, #128	; 0x80
 800093a:	05db      	lsls	r3, r3, #23
 800093c:	429a      	cmp	r2, r3
 800093e:	d10c      	bne.n	800095a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000940:	4b15      	ldr	r3, [pc, #84]	; (8000998 <HAL_TIM_Base_MspInit+0x6c>)
 8000942:	69da      	ldr	r2, [r3, #28]
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <HAL_TIM_Base_MspInit+0x6c>)
 8000946:	2101      	movs	r1, #1
 8000948:	430a      	orrs	r2, r1
 800094a:	61da      	str	r2, [r3, #28]
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <HAL_TIM_Base_MspInit+0x6c>)
 800094e:	69db      	ldr	r3, [r3, #28]
 8000950:	2201      	movs	r2, #1
 8000952:	4013      	ands	r3, r2
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000958:	e01a      	b.n	8000990 <HAL_TIM_Base_MspInit+0x64>
  else if(htim_base->Instance==TIM17)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4a0f      	ldr	r2, [pc, #60]	; (800099c <HAL_TIM_Base_MspInit+0x70>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d115      	bne.n	8000990 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000964:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <HAL_TIM_Base_MspInit+0x6c>)
 8000966:	699a      	ldr	r2, [r3, #24]
 8000968:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <HAL_TIM_Base_MspInit+0x6c>)
 800096a:	2180      	movs	r1, #128	; 0x80
 800096c:	02c9      	lsls	r1, r1, #11
 800096e:	430a      	orrs	r2, r1
 8000970:	619a      	str	r2, [r3, #24]
 8000972:	4b09      	ldr	r3, [pc, #36]	; (8000998 <HAL_TIM_Base_MspInit+0x6c>)
 8000974:	699a      	ldr	r2, [r3, #24]
 8000976:	2380      	movs	r3, #128	; 0x80
 8000978:	02db      	lsls	r3, r3, #11
 800097a:	4013      	ands	r3, r2
 800097c:	60bb      	str	r3, [r7, #8]
 800097e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2100      	movs	r1, #0
 8000984:	2016      	movs	r0, #22
 8000986:	f000 fa6f 	bl	8000e68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800098a:	2016      	movs	r0, #22
 800098c:	f000 fa81 	bl	8000e92 <HAL_NVIC_EnableIRQ>
}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b004      	add	sp, #16
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40021000 	.word	0x40021000
 800099c:	40014800 	.word	0x40014800

080009a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a0:	b590      	push	{r4, r7, lr}
 80009a2:	b08d      	sub	sp, #52	; 0x34
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a8:	241c      	movs	r4, #28
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	0018      	movs	r0, r3
 80009ae:	2314      	movs	r3, #20
 80009b0:	001a      	movs	r2, r3
 80009b2:	2100      	movs	r1, #0
 80009b4:	f002 fcb7 	bl	8003326 <memset>
  if(huart->Instance==USART1)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a39      	ldr	r2, [pc, #228]	; (8000aa4 <HAL_UART_MspInit+0x104>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d134      	bne.n	8000a2c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009c2:	4b39      	ldr	r3, [pc, #228]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 80009c4:	699a      	ldr	r2, [r3, #24]
 80009c6:	4b38      	ldr	r3, [pc, #224]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 80009c8:	2180      	movs	r1, #128	; 0x80
 80009ca:	01c9      	lsls	r1, r1, #7
 80009cc:	430a      	orrs	r2, r1
 80009ce:	619a      	str	r2, [r3, #24]
 80009d0:	4b35      	ldr	r3, [pc, #212]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 80009d2:	699a      	ldr	r2, [r3, #24]
 80009d4:	2380      	movs	r3, #128	; 0x80
 80009d6:	01db      	lsls	r3, r3, #7
 80009d8:	4013      	ands	r3, r2
 80009da:	61bb      	str	r3, [r7, #24]
 80009dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	4b32      	ldr	r3, [pc, #200]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 80009e0:	695a      	ldr	r2, [r3, #20]
 80009e2:	4b31      	ldr	r3, [pc, #196]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 80009e4:	2180      	movs	r1, #128	; 0x80
 80009e6:	0289      	lsls	r1, r1, #10
 80009e8:	430a      	orrs	r2, r1
 80009ea:	615a      	str	r2, [r3, #20]
 80009ec:	4b2e      	ldr	r3, [pc, #184]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 80009ee:	695a      	ldr	r2, [r3, #20]
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	029b      	lsls	r3, r3, #10
 80009f4:	4013      	ands	r3, r2
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = debug_TX_Pin|debug_RX_Pin;
 80009fa:	193b      	adds	r3, r7, r4
 80009fc:	22c0      	movs	r2, #192	; 0xc0
 80009fe:	00d2      	lsls	r2, r2, #3
 8000a00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a02:	0021      	movs	r1, r4
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2202      	movs	r2, #2
 8000a08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2203      	movs	r2, #3
 8000a14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2201      	movs	r2, #1
 8000a1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1c:	187a      	adds	r2, r7, r1
 8000a1e:	2390      	movs	r3, #144	; 0x90
 8000a20:	05db      	lsls	r3, r3, #23
 8000a22:	0011      	movs	r1, r2
 8000a24:	0018      	movs	r0, r3
 8000a26:	f000 fa51 	bl	8000ecc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a2a:	e037      	b.n	8000a9c <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a1e      	ldr	r2, [pc, #120]	; (8000aac <HAL_UART_MspInit+0x10c>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d132      	bne.n	8000a9c <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a36:	4b1c      	ldr	r3, [pc, #112]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 8000a38:	69da      	ldr	r2, [r3, #28]
 8000a3a:	4b1b      	ldr	r3, [pc, #108]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 8000a3c:	2180      	movs	r1, #128	; 0x80
 8000a3e:	0289      	lsls	r1, r1, #10
 8000a40:	430a      	orrs	r2, r1
 8000a42:	61da      	str	r2, [r3, #28]
 8000a44:	4b18      	ldr	r3, [pc, #96]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 8000a46:	69da      	ldr	r2, [r3, #28]
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	029b      	lsls	r3, r3, #10
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 8000a54:	695a      	ldr	r2, [r3, #20]
 8000a56:	4b14      	ldr	r3, [pc, #80]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 8000a58:	2180      	movs	r1, #128	; 0x80
 8000a5a:	0289      	lsls	r1, r1, #10
 8000a5c:	430a      	orrs	r2, r1
 8000a5e:	615a      	str	r2, [r3, #20]
 8000a60:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <HAL_UART_MspInit+0x108>)
 8000a62:	695a      	ldr	r2, [r3, #20]
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	029b      	lsls	r3, r3, #10
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DMX_TX_Pin|DMX_RX_Pin;
 8000a6e:	211c      	movs	r1, #28
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	220c      	movs	r2, #12
 8000a74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2202      	movs	r2, #2
 8000a7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2203      	movs	r2, #3
 8000a86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8e:	187a      	adds	r2, r7, r1
 8000a90:	2390      	movs	r3, #144	; 0x90
 8000a92:	05db      	lsls	r3, r3, #23
 8000a94:	0011      	movs	r1, r2
 8000a96:	0018      	movs	r0, r3
 8000a98:	f000 fa18 	bl	8000ecc <HAL_GPIO_Init>
}
 8000a9c:	46c0      	nop			; (mov r8, r8)
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	b00d      	add	sp, #52	; 0x34
 8000aa2:	bd90      	pop	{r4, r7, pc}
 8000aa4:	40013800 	.word	0x40013800
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	40004400 	.word	0x40004400

08000ab0 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a13      	ldr	r2, [pc, #76]	; (8000b0c <HAL_UART_MspDeInit+0x5c>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d10e      	bne.n	8000ae0 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000ac2:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <HAL_UART_MspDeInit+0x60>)
 8000ac4:	699a      	ldr	r2, [r3, #24]
 8000ac6:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <HAL_UART_MspDeInit+0x60>)
 8000ac8:	4912      	ldr	r1, [pc, #72]	; (8000b14 <HAL_UART_MspDeInit+0x64>)
 8000aca:	400a      	ands	r2, r1
 8000acc:	619a      	str	r2, [r3, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, debug_TX_Pin|debug_RX_Pin);
 8000ace:	23c0      	movs	r3, #192	; 0xc0
 8000ad0:	00da      	lsls	r2, r3, #3
 8000ad2:	2390      	movs	r3, #144	; 0x90
 8000ad4:	05db      	lsls	r3, r3, #23
 8000ad6:	0011      	movs	r1, r2
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f000 fb67 	bl	80011ac <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8000ade:	e010      	b.n	8000b02 <HAL_UART_MspDeInit+0x52>
  else if(huart->Instance==USART2)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a0c      	ldr	r2, [pc, #48]	; (8000b18 <HAL_UART_MspDeInit+0x68>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d10b      	bne.n	8000b02 <HAL_UART_MspDeInit+0x52>
    __HAL_RCC_USART2_CLK_DISABLE();
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <HAL_UART_MspDeInit+0x60>)
 8000aec:	69da      	ldr	r2, [r3, #28]
 8000aee:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <HAL_UART_MspDeInit+0x60>)
 8000af0:	490a      	ldr	r1, [pc, #40]	; (8000b1c <HAL_UART_MspDeInit+0x6c>)
 8000af2:	400a      	ands	r2, r1
 8000af4:	61da      	str	r2, [r3, #28]
    HAL_GPIO_DeInit(GPIOA, DMX_TX_Pin|DMX_RX_Pin);
 8000af6:	2390      	movs	r3, #144	; 0x90
 8000af8:	05db      	lsls	r3, r3, #23
 8000afa:	210c      	movs	r1, #12
 8000afc:	0018      	movs	r0, r3
 8000afe:	f000 fb55 	bl	80011ac <HAL_GPIO_DeInit>
}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	b002      	add	sp, #8
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	40013800 	.word	0x40013800
 8000b10:	40021000 	.word	0x40021000
 8000b14:	ffffbfff 	.word	0xffffbfff
 8000b18:	40004400 	.word	0x40004400
 8000b1c:	fffdffff 	.word	0xfffdffff

08000b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <NMI_Handler+0x4>

08000b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <HardFault_Handler+0x4>

08000b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b30:	46c0      	nop			; (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b44:	f000 f8c8 	bl	8000cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b48:	46c0      	nop			; (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */
  // Desabilita temporariamente as interrupções e chama a maquina de estados
  // para enviar a proxima parte do frame DMX
  __HAL_TIM_DISABLE_IT(&htim17, TIM_IT_UPDATE);
 8000b54:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <TIM17_IRQHandler+0x28>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	68da      	ldr	r2, [r3, #12]
 8000b5a:	4b07      	ldr	r3, [pc, #28]	; (8000b78 <TIM17_IRQHandler+0x28>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2101      	movs	r1, #1
 8000b60:	438a      	bics	r2, r1
 8000b62:	60da      	str	r2, [r3, #12]
  DMX_SendHandler();
 8000b64:	f7ff fe22 	bl	80007ac <DMX_SendHandler>

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000b68:	4b03      	ldr	r3, [pc, #12]	; (8000b78 <TIM17_IRQHandler+0x28>)
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f001 f9e2 	bl	8001f34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	200000c0 	.word	0x200000c0

08000b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b84:	4a14      	ldr	r2, [pc, #80]	; (8000bd8 <_sbrk+0x5c>)
 8000b86:	4b15      	ldr	r3, [pc, #84]	; (8000bdc <_sbrk+0x60>)
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b90:	4b13      	ldr	r3, [pc, #76]	; (8000be0 <_sbrk+0x64>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d102      	bne.n	8000b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b98:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <_sbrk+0x64>)
 8000b9a:	4a12      	ldr	r2, [pc, #72]	; (8000be4 <_sbrk+0x68>)
 8000b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9e:	4b10      	ldr	r3, [pc, #64]	; (8000be0 <_sbrk+0x64>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	18d3      	adds	r3, r2, r3
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d207      	bcs.n	8000bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bac:	f002 fbd6 	bl	800335c <__errno>
 8000bb0:	0003      	movs	r3, r0
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	425b      	negs	r3, r3
 8000bba:	e009      	b.n	8000bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bbc:	4b08      	ldr	r3, [pc, #32]	; (8000be0 <_sbrk+0x64>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bc2:	4b07      	ldr	r3, [pc, #28]	; (8000be0 <_sbrk+0x64>)
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	18d2      	adds	r2, r2, r3
 8000bca:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <_sbrk+0x64>)
 8000bcc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000bce:	68fb      	ldr	r3, [r7, #12]
}
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b006      	add	sp, #24
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20002000 	.word	0x20002000
 8000bdc:	00000400 	.word	0x00000400
 8000be0:	20000220 	.word	0x20000220
 8000be4:	20000370 	.word	0x20000370

08000be8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000bec:	46c0      	nop			; (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
	...

08000bf4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bf4:	480d      	ldr	r0, [pc, #52]	; (8000c2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bf6:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000bf8:	f7ff fff6 	bl	8000be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bfc:	480c      	ldr	r0, [pc, #48]	; (8000c30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bfe:	490d      	ldr	r1, [pc, #52]	; (8000c34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c00:	4a0d      	ldr	r2, [pc, #52]	; (8000c38 <LoopForever+0xe>)
  movs r3, #0
 8000c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c04:	e002      	b.n	8000c0c <LoopCopyDataInit>

08000c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0a:	3304      	adds	r3, #4

08000c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c10:	d3f9      	bcc.n	8000c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c12:	4a0a      	ldr	r2, [pc, #40]	; (8000c3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c14:	4c0a      	ldr	r4, [pc, #40]	; (8000c40 <LoopForever+0x16>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c18:	e001      	b.n	8000c1e <LoopFillZerobss>

08000c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c1c:	3204      	adds	r2, #4

08000c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c20:	d3fb      	bcc.n	8000c1a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c22:	f002 fba1 	bl	8003368 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c26:	f7ff fafb 	bl	8000220 <main>

08000c2a <LoopForever>:

LoopForever:
    b LoopForever
 8000c2a:	e7fe      	b.n	8000c2a <LoopForever>
  ldr   r0, =_estack
 8000c2c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c34:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c38:	080034d8 	.word	0x080034d8
  ldr r2, =_sbss
 8000c3c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c40:	20000370 	.word	0x20000370

08000c44 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c44:	e7fe      	b.n	8000c44 <ADC1_COMP_IRQHandler>
	...

08000c48 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c4c:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <HAL_Init+0x24>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <HAL_Init+0x24>)
 8000c52:	2110      	movs	r1, #16
 8000c54:	430a      	orrs	r2, r1
 8000c56:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f000 f809 	bl	8000c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c5e:	f7ff fe41 	bl	80008e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	0018      	movs	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	40022000 	.word	0x40022000

08000c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c70:	b590      	push	{r4, r7, lr}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c78:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <HAL_InitTick+0x5c>)
 8000c7a:	681c      	ldr	r4, [r3, #0]
 8000c7c:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <HAL_InitTick+0x60>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	0019      	movs	r1, r3
 8000c82:	23fa      	movs	r3, #250	; 0xfa
 8000c84:	0098      	lsls	r0, r3, #2
 8000c86:	f7ff fa3f 	bl	8000108 <__udivsi3>
 8000c8a:	0003      	movs	r3, r0
 8000c8c:	0019      	movs	r1, r3
 8000c8e:	0020      	movs	r0, r4
 8000c90:	f7ff fa3a 	bl	8000108 <__udivsi3>
 8000c94:	0003      	movs	r3, r0
 8000c96:	0018      	movs	r0, r3
 8000c98:	f000 f90b 	bl	8000eb2 <HAL_SYSTICK_Config>
 8000c9c:	1e03      	subs	r3, r0, #0
 8000c9e:	d001      	beq.n	8000ca4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e00f      	b.n	8000cc4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2b03      	cmp	r3, #3
 8000ca8:	d80b      	bhi.n	8000cc2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	2301      	movs	r3, #1
 8000cae:	425b      	negs	r3, r3
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f000 f8d8 	bl	8000e68 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_InitTick+0x64>)
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e000      	b.n	8000cc4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
}
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b003      	add	sp, #12
 8000cca:	bd90      	pop	{r4, r7, pc}
 8000ccc:	20000000 	.word	0x20000000
 8000cd0:	20000008 	.word	0x20000008
 8000cd4:	20000004 	.word	0x20000004

08000cd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <HAL_IncTick+0x1c>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	001a      	movs	r2, r3
 8000ce2:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <HAL_IncTick+0x20>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	18d2      	adds	r2, r2, r3
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <HAL_IncTick+0x20>)
 8000cea:	601a      	str	r2, [r3, #0]
}
 8000cec:	46c0      	nop			; (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	20000008 	.word	0x20000008
 8000cf8:	20000224 	.word	0x20000224

08000cfc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000d00:	4b02      	ldr	r3, [pc, #8]	; (8000d0c <HAL_GetTick+0x10>)
 8000d02:	681b      	ldr	r3, [r3, #0]
}
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	20000224 	.word	0x20000224

08000d10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	0002      	movs	r2, r0
 8000d18:	1dfb      	adds	r3, r7, #7
 8000d1a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d1c:	1dfb      	adds	r3, r7, #7
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b7f      	cmp	r3, #127	; 0x7f
 8000d22:	d809      	bhi.n	8000d38 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d24:	1dfb      	adds	r3, r7, #7
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	001a      	movs	r2, r3
 8000d2a:	231f      	movs	r3, #31
 8000d2c:	401a      	ands	r2, r3
 8000d2e:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <__NVIC_EnableIRQ+0x30>)
 8000d30:	2101      	movs	r1, #1
 8000d32:	4091      	lsls	r1, r2
 8000d34:	000a      	movs	r2, r1
 8000d36:	601a      	str	r2, [r3, #0]
  }
}
 8000d38:	46c0      	nop			; (mov r8, r8)
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	b002      	add	sp, #8
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	e000e100 	.word	0xe000e100

08000d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d44:	b590      	push	{r4, r7, lr}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	0002      	movs	r2, r0
 8000d4c:	6039      	str	r1, [r7, #0]
 8000d4e:	1dfb      	adds	r3, r7, #7
 8000d50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d52:	1dfb      	adds	r3, r7, #7
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	2b7f      	cmp	r3, #127	; 0x7f
 8000d58:	d828      	bhi.n	8000dac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d5a:	4a2f      	ldr	r2, [pc, #188]	; (8000e18 <__NVIC_SetPriority+0xd4>)
 8000d5c:	1dfb      	adds	r3, r7, #7
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b25b      	sxtb	r3, r3
 8000d62:	089b      	lsrs	r3, r3, #2
 8000d64:	33c0      	adds	r3, #192	; 0xc0
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	589b      	ldr	r3, [r3, r2]
 8000d6a:	1dfa      	adds	r2, r7, #7
 8000d6c:	7812      	ldrb	r2, [r2, #0]
 8000d6e:	0011      	movs	r1, r2
 8000d70:	2203      	movs	r2, #3
 8000d72:	400a      	ands	r2, r1
 8000d74:	00d2      	lsls	r2, r2, #3
 8000d76:	21ff      	movs	r1, #255	; 0xff
 8000d78:	4091      	lsls	r1, r2
 8000d7a:	000a      	movs	r2, r1
 8000d7c:	43d2      	mvns	r2, r2
 8000d7e:	401a      	ands	r2, r3
 8000d80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	019b      	lsls	r3, r3, #6
 8000d86:	22ff      	movs	r2, #255	; 0xff
 8000d88:	401a      	ands	r2, r3
 8000d8a:	1dfb      	adds	r3, r7, #7
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	0018      	movs	r0, r3
 8000d90:	2303      	movs	r3, #3
 8000d92:	4003      	ands	r3, r0
 8000d94:	00db      	lsls	r3, r3, #3
 8000d96:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d98:	481f      	ldr	r0, [pc, #124]	; (8000e18 <__NVIC_SetPriority+0xd4>)
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	b25b      	sxtb	r3, r3
 8000da0:	089b      	lsrs	r3, r3, #2
 8000da2:	430a      	orrs	r2, r1
 8000da4:	33c0      	adds	r3, #192	; 0xc0
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000daa:	e031      	b.n	8000e10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dac:	4a1b      	ldr	r2, [pc, #108]	; (8000e1c <__NVIC_SetPriority+0xd8>)
 8000dae:	1dfb      	adds	r3, r7, #7
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	0019      	movs	r1, r3
 8000db4:	230f      	movs	r3, #15
 8000db6:	400b      	ands	r3, r1
 8000db8:	3b08      	subs	r3, #8
 8000dba:	089b      	lsrs	r3, r3, #2
 8000dbc:	3306      	adds	r3, #6
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	18d3      	adds	r3, r2, r3
 8000dc2:	3304      	adds	r3, #4
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	1dfa      	adds	r2, r7, #7
 8000dc8:	7812      	ldrb	r2, [r2, #0]
 8000dca:	0011      	movs	r1, r2
 8000dcc:	2203      	movs	r2, #3
 8000dce:	400a      	ands	r2, r1
 8000dd0:	00d2      	lsls	r2, r2, #3
 8000dd2:	21ff      	movs	r1, #255	; 0xff
 8000dd4:	4091      	lsls	r1, r2
 8000dd6:	000a      	movs	r2, r1
 8000dd8:	43d2      	mvns	r2, r2
 8000dda:	401a      	ands	r2, r3
 8000ddc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	019b      	lsls	r3, r3, #6
 8000de2:	22ff      	movs	r2, #255	; 0xff
 8000de4:	401a      	ands	r2, r3
 8000de6:	1dfb      	adds	r3, r7, #7
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	0018      	movs	r0, r3
 8000dec:	2303      	movs	r3, #3
 8000dee:	4003      	ands	r3, r0
 8000df0:	00db      	lsls	r3, r3, #3
 8000df2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000df4:	4809      	ldr	r0, [pc, #36]	; (8000e1c <__NVIC_SetPriority+0xd8>)
 8000df6:	1dfb      	adds	r3, r7, #7
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	001c      	movs	r4, r3
 8000dfc:	230f      	movs	r3, #15
 8000dfe:	4023      	ands	r3, r4
 8000e00:	3b08      	subs	r3, #8
 8000e02:	089b      	lsrs	r3, r3, #2
 8000e04:	430a      	orrs	r2, r1
 8000e06:	3306      	adds	r3, #6
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	18c3      	adds	r3, r0, r3
 8000e0c:	3304      	adds	r3, #4
 8000e0e:	601a      	str	r2, [r3, #0]
}
 8000e10:	46c0      	nop			; (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b003      	add	sp, #12
 8000e16:	bd90      	pop	{r4, r7, pc}
 8000e18:	e000e100 	.word	0xe000e100
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	1e5a      	subs	r2, r3, #1
 8000e2c:	2380      	movs	r3, #128	; 0x80
 8000e2e:	045b      	lsls	r3, r3, #17
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d301      	bcc.n	8000e38 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e34:	2301      	movs	r3, #1
 8000e36:	e010      	b.n	8000e5a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e38:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <SysTick_Config+0x44>)
 8000e3a:	687a      	ldr	r2, [r7, #4]
 8000e3c:	3a01      	subs	r2, #1
 8000e3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e40:	2301      	movs	r3, #1
 8000e42:	425b      	negs	r3, r3
 8000e44:	2103      	movs	r1, #3
 8000e46:	0018      	movs	r0, r3
 8000e48:	f7ff ff7c 	bl	8000d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e4c:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <SysTick_Config+0x44>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e52:	4b04      	ldr	r3, [pc, #16]	; (8000e64 <SysTick_Config+0x44>)
 8000e54:	2207      	movs	r2, #7
 8000e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b002      	add	sp, #8
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	e000e010 	.word	0xe000e010

08000e68 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60b9      	str	r1, [r7, #8]
 8000e70:	607a      	str	r2, [r7, #4]
 8000e72:	210f      	movs	r1, #15
 8000e74:	187b      	adds	r3, r7, r1
 8000e76:	1c02      	adds	r2, r0, #0
 8000e78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e7a:	68ba      	ldr	r2, [r7, #8]
 8000e7c:	187b      	adds	r3, r7, r1
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	b25b      	sxtb	r3, r3
 8000e82:	0011      	movs	r1, r2
 8000e84:	0018      	movs	r0, r3
 8000e86:	f7ff ff5d 	bl	8000d44 <__NVIC_SetPriority>
}
 8000e8a:	46c0      	nop			; (mov r8, r8)
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	b004      	add	sp, #16
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	0002      	movs	r2, r0
 8000e9a:	1dfb      	adds	r3, r7, #7
 8000e9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e9e:	1dfb      	adds	r3, r7, #7
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	b25b      	sxtb	r3, r3
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	f7ff ff33 	bl	8000d10 <__NVIC_EnableIRQ>
}
 8000eaa:	46c0      	nop			; (mov r8, r8)
 8000eac:	46bd      	mov	sp, r7
 8000eae:	b002      	add	sp, #8
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f7ff ffaf 	bl	8000e20 <SysTick_Config>
 8000ec2:	0003      	movs	r3, r0
}
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b002      	add	sp, #8
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eda:	e14f      	b.n	800117c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	4091      	lsls	r1, r2
 8000ee6:	000a      	movs	r2, r1
 8000ee8:	4013      	ands	r3, r2
 8000eea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d100      	bne.n	8000ef4 <HAL_GPIO_Init+0x28>
 8000ef2:	e140      	b.n	8001176 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	2203      	movs	r2, #3
 8000efa:	4013      	ands	r3, r2
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d005      	beq.n	8000f0c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2203      	movs	r2, #3
 8000f06:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d130      	bne.n	8000f6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	2203      	movs	r2, #3
 8000f18:	409a      	lsls	r2, r3
 8000f1a:	0013      	movs	r3, r2
 8000f1c:	43da      	mvns	r2, r3
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	68da      	ldr	r2, [r3, #12]
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	409a      	lsls	r2, r3
 8000f2e:	0013      	movs	r3, r2
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f42:	2201      	movs	r2, #1
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	409a      	lsls	r2, r3
 8000f48:	0013      	movs	r3, r2
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	091b      	lsrs	r3, r3, #4
 8000f58:	2201      	movs	r2, #1
 8000f5a:	401a      	ands	r2, r3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	409a      	lsls	r2, r3
 8000f60:	0013      	movs	r3, r2
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	2203      	movs	r2, #3
 8000f74:	4013      	ands	r3, r2
 8000f76:	2b03      	cmp	r3, #3
 8000f78:	d017      	beq.n	8000faa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	2203      	movs	r2, #3
 8000f86:	409a      	lsls	r2, r3
 8000f88:	0013      	movs	r3, r2
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	689a      	ldr	r2, [r3, #8]
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	409a      	lsls	r2, r3
 8000f9c:	0013      	movs	r3, r2
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	2203      	movs	r2, #3
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d123      	bne.n	8000ffe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	08da      	lsrs	r2, r3, #3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	3208      	adds	r2, #8
 8000fbe:	0092      	lsls	r2, r2, #2
 8000fc0:	58d3      	ldr	r3, [r2, r3]
 8000fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	2207      	movs	r2, #7
 8000fc8:	4013      	ands	r3, r2
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	220f      	movs	r2, #15
 8000fce:	409a      	lsls	r2, r3
 8000fd0:	0013      	movs	r3, r2
 8000fd2:	43da      	mvns	r2, r3
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	691a      	ldr	r2, [r3, #16]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	2107      	movs	r1, #7
 8000fe2:	400b      	ands	r3, r1
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	409a      	lsls	r2, r3
 8000fe8:	0013      	movs	r3, r2
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	08da      	lsrs	r2, r3, #3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3208      	adds	r2, #8
 8000ff8:	0092      	lsls	r2, r2, #2
 8000ffa:	6939      	ldr	r1, [r7, #16]
 8000ffc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	2203      	movs	r2, #3
 800100a:	409a      	lsls	r2, r3
 800100c:	0013      	movs	r3, r2
 800100e:	43da      	mvns	r2, r3
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	2203      	movs	r2, #3
 800101c:	401a      	ands	r2, r3
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	409a      	lsls	r2, r3
 8001024:	0013      	movs	r3, r2
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4313      	orrs	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685a      	ldr	r2, [r3, #4]
 8001036:	23c0      	movs	r3, #192	; 0xc0
 8001038:	029b      	lsls	r3, r3, #10
 800103a:	4013      	ands	r3, r2
 800103c:	d100      	bne.n	8001040 <HAL_GPIO_Init+0x174>
 800103e:	e09a      	b.n	8001176 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001040:	4b54      	ldr	r3, [pc, #336]	; (8001194 <HAL_GPIO_Init+0x2c8>)
 8001042:	699a      	ldr	r2, [r3, #24]
 8001044:	4b53      	ldr	r3, [pc, #332]	; (8001194 <HAL_GPIO_Init+0x2c8>)
 8001046:	2101      	movs	r1, #1
 8001048:	430a      	orrs	r2, r1
 800104a:	619a      	str	r2, [r3, #24]
 800104c:	4b51      	ldr	r3, [pc, #324]	; (8001194 <HAL_GPIO_Init+0x2c8>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	2201      	movs	r2, #1
 8001052:	4013      	ands	r3, r2
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001058:	4a4f      	ldr	r2, [pc, #316]	; (8001198 <HAL_GPIO_Init+0x2cc>)
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	089b      	lsrs	r3, r3, #2
 800105e:	3302      	adds	r3, #2
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	589b      	ldr	r3, [r3, r2]
 8001064:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	2203      	movs	r2, #3
 800106a:	4013      	ands	r3, r2
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	220f      	movs	r2, #15
 8001070:	409a      	lsls	r2, r3
 8001072:	0013      	movs	r3, r2
 8001074:	43da      	mvns	r2, r3
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	4013      	ands	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	2390      	movs	r3, #144	; 0x90
 8001080:	05db      	lsls	r3, r3, #23
 8001082:	429a      	cmp	r2, r3
 8001084:	d013      	beq.n	80010ae <HAL_GPIO_Init+0x1e2>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a44      	ldr	r2, [pc, #272]	; (800119c <HAL_GPIO_Init+0x2d0>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d00d      	beq.n	80010aa <HAL_GPIO_Init+0x1de>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a43      	ldr	r2, [pc, #268]	; (80011a0 <HAL_GPIO_Init+0x2d4>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d007      	beq.n	80010a6 <HAL_GPIO_Init+0x1da>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a42      	ldr	r2, [pc, #264]	; (80011a4 <HAL_GPIO_Init+0x2d8>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d101      	bne.n	80010a2 <HAL_GPIO_Init+0x1d6>
 800109e:	2303      	movs	r3, #3
 80010a0:	e006      	b.n	80010b0 <HAL_GPIO_Init+0x1e4>
 80010a2:	2305      	movs	r3, #5
 80010a4:	e004      	b.n	80010b0 <HAL_GPIO_Init+0x1e4>
 80010a6:	2302      	movs	r3, #2
 80010a8:	e002      	b.n	80010b0 <HAL_GPIO_Init+0x1e4>
 80010aa:	2301      	movs	r3, #1
 80010ac:	e000      	b.n	80010b0 <HAL_GPIO_Init+0x1e4>
 80010ae:	2300      	movs	r3, #0
 80010b0:	697a      	ldr	r2, [r7, #20]
 80010b2:	2103      	movs	r1, #3
 80010b4:	400a      	ands	r2, r1
 80010b6:	0092      	lsls	r2, r2, #2
 80010b8:	4093      	lsls	r3, r2
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010c0:	4935      	ldr	r1, [pc, #212]	; (8001198 <HAL_GPIO_Init+0x2cc>)
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	089b      	lsrs	r3, r3, #2
 80010c6:	3302      	adds	r3, #2
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ce:	4b36      	ldr	r3, [pc, #216]	; (80011a8 <HAL_GPIO_Init+0x2dc>)
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	43da      	mvns	r2, r3
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	4013      	ands	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685a      	ldr	r2, [r3, #4]
 80010e2:	2380      	movs	r3, #128	; 0x80
 80010e4:	035b      	lsls	r3, r3, #13
 80010e6:	4013      	ands	r3, r2
 80010e8:	d003      	beq.n	80010f2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80010f2:	4b2d      	ldr	r3, [pc, #180]	; (80011a8 <HAL_GPIO_Init+0x2dc>)
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80010f8:	4b2b      	ldr	r3, [pc, #172]	; (80011a8 <HAL_GPIO_Init+0x2dc>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	43da      	mvns	r2, r3
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	4013      	ands	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685a      	ldr	r2, [r3, #4]
 800110c:	2380      	movs	r3, #128	; 0x80
 800110e:	039b      	lsls	r3, r3, #14
 8001110:	4013      	ands	r3, r2
 8001112:	d003      	beq.n	800111c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4313      	orrs	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800111c:	4b22      	ldr	r3, [pc, #136]	; (80011a8 <HAL_GPIO_Init+0x2dc>)
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001122:	4b21      	ldr	r3, [pc, #132]	; (80011a8 <HAL_GPIO_Init+0x2dc>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	43da      	mvns	r2, r3
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4013      	ands	r3, r2
 8001130:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685a      	ldr	r2, [r3, #4]
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	029b      	lsls	r3, r3, #10
 800113a:	4013      	ands	r3, r2
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	4313      	orrs	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001146:	4b18      	ldr	r3, [pc, #96]	; (80011a8 <HAL_GPIO_Init+0x2dc>)
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800114c:	4b16      	ldr	r3, [pc, #88]	; (80011a8 <HAL_GPIO_Init+0x2dc>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	43da      	mvns	r2, r3
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4013      	ands	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685a      	ldr	r2, [r3, #4]
 8001160:	2380      	movs	r3, #128	; 0x80
 8001162:	025b      	lsls	r3, r3, #9
 8001164:	4013      	ands	r3, r2
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	4313      	orrs	r3, r2
 800116e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001170:	4b0d      	ldr	r3, [pc, #52]	; (80011a8 <HAL_GPIO_Init+0x2dc>)
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	3301      	adds	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	40da      	lsrs	r2, r3
 8001184:	1e13      	subs	r3, r2, #0
 8001186:	d000      	beq.n	800118a <HAL_GPIO_Init+0x2be>
 8001188:	e6a8      	b.n	8000edc <HAL_GPIO_Init+0x10>
  } 
}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	46c0      	nop			; (mov r8, r8)
 800118e:	46bd      	mov	sp, r7
 8001190:	b006      	add	sp, #24
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40021000 	.word	0x40021000
 8001198:	40010000 	.word	0x40010000
 800119c:	48000400 	.word	0x48000400
 80011a0:	48000800 	.word	0x48000800
 80011a4:	48000c00 	.word	0x48000c00
 80011a8:	40010400 	.word	0x40010400

080011ac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80011ba:	e0b1      	b.n	8001320 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80011bc:	2201      	movs	r2, #1
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	409a      	lsls	r2, r3
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	4013      	ands	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d100      	bne.n	80011d0 <HAL_GPIO_DeInit+0x24>
 80011ce:	e0a4      	b.n	800131a <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80011d0:	4a59      	ldr	r2, [pc, #356]	; (8001338 <HAL_GPIO_DeInit+0x18c>)
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	089b      	lsrs	r3, r3, #2
 80011d6:	3302      	adds	r3, #2
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	589b      	ldr	r3, [r3, r2]
 80011dc:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	2203      	movs	r2, #3
 80011e2:	4013      	ands	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	220f      	movs	r2, #15
 80011e8:	409a      	lsls	r2, r3
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4013      	ands	r3, r2
 80011ee:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	2390      	movs	r3, #144	; 0x90
 80011f4:	05db      	lsls	r3, r3, #23
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d013      	beq.n	8001222 <HAL_GPIO_DeInit+0x76>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a4f      	ldr	r2, [pc, #316]	; (800133c <HAL_GPIO_DeInit+0x190>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d00d      	beq.n	800121e <HAL_GPIO_DeInit+0x72>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a4e      	ldr	r2, [pc, #312]	; (8001340 <HAL_GPIO_DeInit+0x194>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d007      	beq.n	800121a <HAL_GPIO_DeInit+0x6e>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a4d      	ldr	r2, [pc, #308]	; (8001344 <HAL_GPIO_DeInit+0x198>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d101      	bne.n	8001216 <HAL_GPIO_DeInit+0x6a>
 8001212:	2303      	movs	r3, #3
 8001214:	e006      	b.n	8001224 <HAL_GPIO_DeInit+0x78>
 8001216:	2305      	movs	r3, #5
 8001218:	e004      	b.n	8001224 <HAL_GPIO_DeInit+0x78>
 800121a:	2302      	movs	r3, #2
 800121c:	e002      	b.n	8001224 <HAL_GPIO_DeInit+0x78>
 800121e:	2301      	movs	r3, #1
 8001220:	e000      	b.n	8001224 <HAL_GPIO_DeInit+0x78>
 8001222:	2300      	movs	r3, #0
 8001224:	697a      	ldr	r2, [r7, #20]
 8001226:	2103      	movs	r1, #3
 8001228:	400a      	ands	r2, r1
 800122a:	0092      	lsls	r2, r2, #2
 800122c:	4093      	lsls	r3, r2
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	429a      	cmp	r2, r3
 8001232:	d132      	bne.n	800129a <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001234:	4b44      	ldr	r3, [pc, #272]	; (8001348 <HAL_GPIO_DeInit+0x19c>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	43d9      	mvns	r1, r3
 800123c:	4b42      	ldr	r3, [pc, #264]	; (8001348 <HAL_GPIO_DeInit+0x19c>)
 800123e:	400a      	ands	r2, r1
 8001240:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001242:	4b41      	ldr	r3, [pc, #260]	; (8001348 <HAL_GPIO_DeInit+0x19c>)
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	43d9      	mvns	r1, r3
 800124a:	4b3f      	ldr	r3, [pc, #252]	; (8001348 <HAL_GPIO_DeInit+0x19c>)
 800124c:	400a      	ands	r2, r1
 800124e:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001250:	4b3d      	ldr	r3, [pc, #244]	; (8001348 <HAL_GPIO_DeInit+0x19c>)
 8001252:	68da      	ldr	r2, [r3, #12]
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	43d9      	mvns	r1, r3
 8001258:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <HAL_GPIO_DeInit+0x19c>)
 800125a:	400a      	ands	r2, r1
 800125c:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800125e:	4b3a      	ldr	r3, [pc, #232]	; (8001348 <HAL_GPIO_DeInit+0x19c>)
 8001260:	689a      	ldr	r2, [r3, #8]
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	43d9      	mvns	r1, r3
 8001266:	4b38      	ldr	r3, [pc, #224]	; (8001348 <HAL_GPIO_DeInit+0x19c>)
 8001268:	400a      	ands	r2, r1
 800126a:	609a      	str	r2, [r3, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	2203      	movs	r2, #3
 8001270:	4013      	ands	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	220f      	movs	r2, #15
 8001276:	409a      	lsls	r2, r3
 8001278:	0013      	movs	r3, r2
 800127a:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800127c:	4a2e      	ldr	r2, [pc, #184]	; (8001338 <HAL_GPIO_DeInit+0x18c>)
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	089b      	lsrs	r3, r3, #2
 8001282:	3302      	adds	r3, #2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	589a      	ldr	r2, [r3, r2]
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	43d9      	mvns	r1, r3
 800128c:	482a      	ldr	r0, [pc, #168]	; (8001338 <HAL_GPIO_DeInit+0x18c>)
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	089b      	lsrs	r3, r3, #2
 8001292:	400a      	ands	r2, r1
 8001294:	3302      	adds	r3, #2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	0052      	lsls	r2, r2, #1
 80012a2:	2103      	movs	r1, #3
 80012a4:	4091      	lsls	r1, r2
 80012a6:	000a      	movs	r2, r1
 80012a8:	43d2      	mvns	r2, r2
 80012aa:	401a      	ands	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	08da      	lsrs	r2, r3, #3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3208      	adds	r2, #8
 80012b8:	0092      	lsls	r2, r2, #2
 80012ba:	58d3      	ldr	r3, [r2, r3]
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	2107      	movs	r1, #7
 80012c0:	400a      	ands	r2, r1
 80012c2:	0092      	lsls	r2, r2, #2
 80012c4:	210f      	movs	r1, #15
 80012c6:	4091      	lsls	r1, r2
 80012c8:	000a      	movs	r2, r1
 80012ca:	43d1      	mvns	r1, r2
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	08d2      	lsrs	r2, r2, #3
 80012d0:	4019      	ands	r1, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3208      	adds	r2, #8
 80012d6:	0092      	lsls	r2, r2, #2
 80012d8:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	0052      	lsls	r2, r2, #1
 80012e2:	2103      	movs	r1, #3
 80012e4:	4091      	lsls	r1, r2
 80012e6:	000a      	movs	r2, r1
 80012e8:	43d2      	mvns	r2, r2
 80012ea:	401a      	ands	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2101      	movs	r1, #1
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	4091      	lsls	r1, r2
 80012fa:	000a      	movs	r2, r1
 80012fc:	43d2      	mvns	r2, r2
 80012fe:	401a      	ands	r2, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	697a      	ldr	r2, [r7, #20]
 800130a:	0052      	lsls	r2, r2, #1
 800130c:	2103      	movs	r1, #3
 800130e:	4091      	lsls	r1, r2
 8001310:	000a      	movs	r2, r1
 8001312:	43d2      	mvns	r2, r2
 8001314:	401a      	ands	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	609a      	str	r2, [r3, #8]

    }

    position++;
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	3301      	adds	r3, #1
 800131e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	40da      	lsrs	r2, r3
 8001326:	1e13      	subs	r3, r2, #0
 8001328:	d000      	beq.n	800132c <HAL_GPIO_DeInit+0x180>
 800132a:	e747      	b.n	80011bc <HAL_GPIO_DeInit+0x10>
  }
}
 800132c:	46c0      	nop			; (mov r8, r8)
 800132e:	46c0      	nop			; (mov r8, r8)
 8001330:	46bd      	mov	sp, r7
 8001332:	b006      	add	sp, #24
 8001334:	bd80      	pop	{r7, pc}
 8001336:	46c0      	nop			; (mov r8, r8)
 8001338:	40010000 	.word	0x40010000
 800133c:	48000400 	.word	0x48000400
 8001340:	48000800 	.word	0x48000800
 8001344:	48000c00 	.word	0x48000c00
 8001348:	40010400 	.word	0x40010400

0800134c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	0008      	movs	r0, r1
 8001356:	0011      	movs	r1, r2
 8001358:	1cbb      	adds	r3, r7, #2
 800135a:	1c02      	adds	r2, r0, #0
 800135c:	801a      	strh	r2, [r3, #0]
 800135e:	1c7b      	adds	r3, r7, #1
 8001360:	1c0a      	adds	r2, r1, #0
 8001362:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001364:	1c7b      	adds	r3, r7, #1
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d004      	beq.n	8001376 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800136c:	1cbb      	adds	r3, r7, #2
 800136e:	881a      	ldrh	r2, [r3, #0]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001374:	e003      	b.n	800137e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001376:	1cbb      	adds	r3, r7, #2
 8001378:	881a      	ldrh	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800137e:	46c0      	nop			; (mov r8, r8)
 8001380:	46bd      	mov	sp, r7
 8001382:	b002      	add	sp, #8
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b088      	sub	sp, #32
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e301      	b.n	800199e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2201      	movs	r2, #1
 80013a0:	4013      	ands	r3, r2
 80013a2:	d100      	bne.n	80013a6 <HAL_RCC_OscConfig+0x1e>
 80013a4:	e08d      	b.n	80014c2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80013a6:	4bc3      	ldr	r3, [pc, #780]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	220c      	movs	r2, #12
 80013ac:	4013      	ands	r3, r2
 80013ae:	2b04      	cmp	r3, #4
 80013b0:	d00e      	beq.n	80013d0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013b2:	4bc0      	ldr	r3, [pc, #768]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	220c      	movs	r2, #12
 80013b8:	4013      	ands	r3, r2
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d116      	bne.n	80013ec <HAL_RCC_OscConfig+0x64>
 80013be:	4bbd      	ldr	r3, [pc, #756]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80013c0:	685a      	ldr	r2, [r3, #4]
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	025b      	lsls	r3, r3, #9
 80013c6:	401a      	ands	r2, r3
 80013c8:	2380      	movs	r3, #128	; 0x80
 80013ca:	025b      	lsls	r3, r3, #9
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d10d      	bne.n	80013ec <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d0:	4bb8      	ldr	r3, [pc, #736]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	2380      	movs	r3, #128	; 0x80
 80013d6:	029b      	lsls	r3, r3, #10
 80013d8:	4013      	ands	r3, r2
 80013da:	d100      	bne.n	80013de <HAL_RCC_OscConfig+0x56>
 80013dc:	e070      	b.n	80014c0 <HAL_RCC_OscConfig+0x138>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d000      	beq.n	80013e8 <HAL_RCC_OscConfig+0x60>
 80013e6:	e06b      	b.n	80014c0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e2d8      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d107      	bne.n	8001404 <HAL_RCC_OscConfig+0x7c>
 80013f4:	4baf      	ldr	r3, [pc, #700]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4bae      	ldr	r3, [pc, #696]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80013fa:	2180      	movs	r1, #128	; 0x80
 80013fc:	0249      	lsls	r1, r1, #9
 80013fe:	430a      	orrs	r2, r1
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	e02f      	b.n	8001464 <HAL_RCC_OscConfig+0xdc>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d10c      	bne.n	8001426 <HAL_RCC_OscConfig+0x9e>
 800140c:	4ba9      	ldr	r3, [pc, #676]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4ba8      	ldr	r3, [pc, #672]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001412:	49a9      	ldr	r1, [pc, #676]	; (80016b8 <HAL_RCC_OscConfig+0x330>)
 8001414:	400a      	ands	r2, r1
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	4ba6      	ldr	r3, [pc, #664]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4ba5      	ldr	r3, [pc, #660]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800141e:	49a7      	ldr	r1, [pc, #668]	; (80016bc <HAL_RCC_OscConfig+0x334>)
 8001420:	400a      	ands	r2, r1
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	e01e      	b.n	8001464 <HAL_RCC_OscConfig+0xdc>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	2b05      	cmp	r3, #5
 800142c:	d10e      	bne.n	800144c <HAL_RCC_OscConfig+0xc4>
 800142e:	4ba1      	ldr	r3, [pc, #644]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4ba0      	ldr	r3, [pc, #640]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001434:	2180      	movs	r1, #128	; 0x80
 8001436:	02c9      	lsls	r1, r1, #11
 8001438:	430a      	orrs	r2, r1
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	4b9d      	ldr	r3, [pc, #628]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	4b9c      	ldr	r3, [pc, #624]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001442:	2180      	movs	r1, #128	; 0x80
 8001444:	0249      	lsls	r1, r1, #9
 8001446:	430a      	orrs	r2, r1
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	e00b      	b.n	8001464 <HAL_RCC_OscConfig+0xdc>
 800144c:	4b99      	ldr	r3, [pc, #612]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4b98      	ldr	r3, [pc, #608]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001452:	4999      	ldr	r1, [pc, #612]	; (80016b8 <HAL_RCC_OscConfig+0x330>)
 8001454:	400a      	ands	r2, r1
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	4b96      	ldr	r3, [pc, #600]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	4b95      	ldr	r3, [pc, #596]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800145e:	4997      	ldr	r1, [pc, #604]	; (80016bc <HAL_RCC_OscConfig+0x334>)
 8001460:	400a      	ands	r2, r1
 8001462:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d014      	beq.n	8001496 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146c:	f7ff fc46 	bl	8000cfc <HAL_GetTick>
 8001470:	0003      	movs	r3, r0
 8001472:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001476:	f7ff fc41 	bl	8000cfc <HAL_GetTick>
 800147a:	0002      	movs	r2, r0
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b64      	cmp	r3, #100	; 0x64
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e28a      	b.n	800199e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001488:	4b8a      	ldr	r3, [pc, #552]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	2380      	movs	r3, #128	; 0x80
 800148e:	029b      	lsls	r3, r3, #10
 8001490:	4013      	ands	r3, r2
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0xee>
 8001494:	e015      	b.n	80014c2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001496:	f7ff fc31 	bl	8000cfc <HAL_GetTick>
 800149a:	0003      	movs	r3, r0
 800149c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014a0:	f7ff fc2c 	bl	8000cfc <HAL_GetTick>
 80014a4:	0002      	movs	r2, r0
 80014a6:	69bb      	ldr	r3, [r7, #24]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b64      	cmp	r3, #100	; 0x64
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e275      	b.n	800199e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014b2:	4b80      	ldr	r3, [pc, #512]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	029b      	lsls	r3, r3, #10
 80014ba:	4013      	ands	r3, r2
 80014bc:	d1f0      	bne.n	80014a0 <HAL_RCC_OscConfig+0x118>
 80014be:	e000      	b.n	80014c2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2202      	movs	r2, #2
 80014c8:	4013      	ands	r3, r2
 80014ca:	d100      	bne.n	80014ce <HAL_RCC_OscConfig+0x146>
 80014cc:	e069      	b.n	80015a2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014ce:	4b79      	ldr	r3, [pc, #484]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	220c      	movs	r2, #12
 80014d4:	4013      	ands	r3, r2
 80014d6:	d00b      	beq.n	80014f0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014d8:	4b76      	ldr	r3, [pc, #472]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	220c      	movs	r2, #12
 80014de:	4013      	ands	r3, r2
 80014e0:	2b08      	cmp	r3, #8
 80014e2:	d11c      	bne.n	800151e <HAL_RCC_OscConfig+0x196>
 80014e4:	4b73      	ldr	r3, [pc, #460]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	2380      	movs	r3, #128	; 0x80
 80014ea:	025b      	lsls	r3, r3, #9
 80014ec:	4013      	ands	r3, r2
 80014ee:	d116      	bne.n	800151e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014f0:	4b70      	ldr	r3, [pc, #448]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2202      	movs	r2, #2
 80014f6:	4013      	ands	r3, r2
 80014f8:	d005      	beq.n	8001506 <HAL_RCC_OscConfig+0x17e>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d001      	beq.n	8001506 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e24b      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001506:	4b6b      	ldr	r3, [pc, #428]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	22f8      	movs	r2, #248	; 0xf8
 800150c:	4393      	bics	r3, r2
 800150e:	0019      	movs	r1, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	00da      	lsls	r2, r3, #3
 8001516:	4b67      	ldr	r3, [pc, #412]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001518:	430a      	orrs	r2, r1
 800151a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800151c:	e041      	b.n	80015a2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d024      	beq.n	8001570 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001526:	4b63      	ldr	r3, [pc, #396]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4b62      	ldr	r3, [pc, #392]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800152c:	2101      	movs	r1, #1
 800152e:	430a      	orrs	r2, r1
 8001530:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001532:	f7ff fbe3 	bl	8000cfc <HAL_GetTick>
 8001536:	0003      	movs	r3, r0
 8001538:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800153c:	f7ff fbde 	bl	8000cfc <HAL_GetTick>
 8001540:	0002      	movs	r2, r0
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b02      	cmp	r3, #2
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e227      	b.n	800199e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800154e:	4b59      	ldr	r3, [pc, #356]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2202      	movs	r2, #2
 8001554:	4013      	ands	r3, r2
 8001556:	d0f1      	beq.n	800153c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001558:	4b56      	ldr	r3, [pc, #344]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	22f8      	movs	r2, #248	; 0xf8
 800155e:	4393      	bics	r3, r2
 8001560:	0019      	movs	r1, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	00da      	lsls	r2, r3, #3
 8001568:	4b52      	ldr	r3, [pc, #328]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800156a:	430a      	orrs	r2, r1
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	e018      	b.n	80015a2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001570:	4b50      	ldr	r3, [pc, #320]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4b4f      	ldr	r3, [pc, #316]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001576:	2101      	movs	r1, #1
 8001578:	438a      	bics	r2, r1
 800157a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157c:	f7ff fbbe 	bl	8000cfc <HAL_GetTick>
 8001580:	0003      	movs	r3, r0
 8001582:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001584:	e008      	b.n	8001598 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001586:	f7ff fbb9 	bl	8000cfc <HAL_GetTick>
 800158a:	0002      	movs	r2, r0
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d901      	bls.n	8001598 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e202      	b.n	800199e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001598:	4b46      	ldr	r3, [pc, #280]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2202      	movs	r2, #2
 800159e:	4013      	ands	r3, r2
 80015a0:	d1f1      	bne.n	8001586 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2208      	movs	r2, #8
 80015a8:	4013      	ands	r3, r2
 80015aa:	d036      	beq.n	800161a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d019      	beq.n	80015e8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015b4:	4b3f      	ldr	r3, [pc, #252]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80015b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015b8:	4b3e      	ldr	r3, [pc, #248]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80015ba:	2101      	movs	r1, #1
 80015bc:	430a      	orrs	r2, r1
 80015be:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c0:	f7ff fb9c 	bl	8000cfc <HAL_GetTick>
 80015c4:	0003      	movs	r3, r0
 80015c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015ca:	f7ff fb97 	bl	8000cfc <HAL_GetTick>
 80015ce:	0002      	movs	r2, r0
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e1e0      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015dc:	4b35      	ldr	r3, [pc, #212]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80015de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e0:	2202      	movs	r2, #2
 80015e2:	4013      	ands	r3, r2
 80015e4:	d0f1      	beq.n	80015ca <HAL_RCC_OscConfig+0x242>
 80015e6:	e018      	b.n	800161a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015e8:	4b32      	ldr	r3, [pc, #200]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80015ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015ec:	4b31      	ldr	r3, [pc, #196]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80015ee:	2101      	movs	r1, #1
 80015f0:	438a      	bics	r2, r1
 80015f2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f4:	f7ff fb82 	bl	8000cfc <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015fe:	f7ff fb7d 	bl	8000cfc <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e1c6      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001610:	4b28      	ldr	r3, [pc, #160]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001614:	2202      	movs	r2, #2
 8001616:	4013      	ands	r3, r2
 8001618:	d1f1      	bne.n	80015fe <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2204      	movs	r2, #4
 8001620:	4013      	ands	r3, r2
 8001622:	d100      	bne.n	8001626 <HAL_RCC_OscConfig+0x29e>
 8001624:	e0b4      	b.n	8001790 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001626:	201f      	movs	r0, #31
 8001628:	183b      	adds	r3, r7, r0
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800162e:	4b21      	ldr	r3, [pc, #132]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001630:	69da      	ldr	r2, [r3, #28]
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	055b      	lsls	r3, r3, #21
 8001636:	4013      	ands	r3, r2
 8001638:	d110      	bne.n	800165c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	4b1e      	ldr	r3, [pc, #120]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800163c:	69da      	ldr	r2, [r3, #28]
 800163e:	4b1d      	ldr	r3, [pc, #116]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 8001640:	2180      	movs	r1, #128	; 0x80
 8001642:	0549      	lsls	r1, r1, #21
 8001644:	430a      	orrs	r2, r1
 8001646:	61da      	str	r2, [r3, #28]
 8001648:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 800164a:	69da      	ldr	r2, [r3, #28]
 800164c:	2380      	movs	r3, #128	; 0x80
 800164e:	055b      	lsls	r3, r3, #21
 8001650:	4013      	ands	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001656:	183b      	adds	r3, r7, r0
 8001658:	2201      	movs	r2, #1
 800165a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165c:	4b18      	ldr	r3, [pc, #96]	; (80016c0 <HAL_RCC_OscConfig+0x338>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4013      	ands	r3, r2
 8001666:	d11a      	bne.n	800169e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001668:	4b15      	ldr	r3, [pc, #84]	; (80016c0 <HAL_RCC_OscConfig+0x338>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <HAL_RCC_OscConfig+0x338>)
 800166e:	2180      	movs	r1, #128	; 0x80
 8001670:	0049      	lsls	r1, r1, #1
 8001672:	430a      	orrs	r2, r1
 8001674:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001676:	f7ff fb41 	bl	8000cfc <HAL_GetTick>
 800167a:	0003      	movs	r3, r0
 800167c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167e:	e008      	b.n	8001692 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001680:	f7ff fb3c 	bl	8000cfc <HAL_GetTick>
 8001684:	0002      	movs	r2, r0
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b64      	cmp	r3, #100	; 0x64
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e185      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001692:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <HAL_RCC_OscConfig+0x338>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	2380      	movs	r3, #128	; 0x80
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	4013      	ands	r3, r2
 800169c:	d0f0      	beq.n	8001680 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d10e      	bne.n	80016c4 <HAL_RCC_OscConfig+0x33c>
 80016a6:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80016a8:	6a1a      	ldr	r2, [r3, #32]
 80016aa:	4b02      	ldr	r3, [pc, #8]	; (80016b4 <HAL_RCC_OscConfig+0x32c>)
 80016ac:	2101      	movs	r1, #1
 80016ae:	430a      	orrs	r2, r1
 80016b0:	621a      	str	r2, [r3, #32]
 80016b2:	e035      	b.n	8001720 <HAL_RCC_OscConfig+0x398>
 80016b4:	40021000 	.word	0x40021000
 80016b8:	fffeffff 	.word	0xfffeffff
 80016bc:	fffbffff 	.word	0xfffbffff
 80016c0:	40007000 	.word	0x40007000
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d10c      	bne.n	80016e6 <HAL_RCC_OscConfig+0x35e>
 80016cc:	4bb6      	ldr	r3, [pc, #728]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80016ce:	6a1a      	ldr	r2, [r3, #32]
 80016d0:	4bb5      	ldr	r3, [pc, #724]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80016d2:	2101      	movs	r1, #1
 80016d4:	438a      	bics	r2, r1
 80016d6:	621a      	str	r2, [r3, #32]
 80016d8:	4bb3      	ldr	r3, [pc, #716]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80016da:	6a1a      	ldr	r2, [r3, #32]
 80016dc:	4bb2      	ldr	r3, [pc, #712]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80016de:	2104      	movs	r1, #4
 80016e0:	438a      	bics	r2, r1
 80016e2:	621a      	str	r2, [r3, #32]
 80016e4:	e01c      	b.n	8001720 <HAL_RCC_OscConfig+0x398>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	2b05      	cmp	r3, #5
 80016ec:	d10c      	bne.n	8001708 <HAL_RCC_OscConfig+0x380>
 80016ee:	4bae      	ldr	r3, [pc, #696]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80016f0:	6a1a      	ldr	r2, [r3, #32]
 80016f2:	4bad      	ldr	r3, [pc, #692]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80016f4:	2104      	movs	r1, #4
 80016f6:	430a      	orrs	r2, r1
 80016f8:	621a      	str	r2, [r3, #32]
 80016fa:	4bab      	ldr	r3, [pc, #684]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80016fc:	6a1a      	ldr	r2, [r3, #32]
 80016fe:	4baa      	ldr	r3, [pc, #680]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001700:	2101      	movs	r1, #1
 8001702:	430a      	orrs	r2, r1
 8001704:	621a      	str	r2, [r3, #32]
 8001706:	e00b      	b.n	8001720 <HAL_RCC_OscConfig+0x398>
 8001708:	4ba7      	ldr	r3, [pc, #668]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800170a:	6a1a      	ldr	r2, [r3, #32]
 800170c:	4ba6      	ldr	r3, [pc, #664]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800170e:	2101      	movs	r1, #1
 8001710:	438a      	bics	r2, r1
 8001712:	621a      	str	r2, [r3, #32]
 8001714:	4ba4      	ldr	r3, [pc, #656]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001716:	6a1a      	ldr	r2, [r3, #32]
 8001718:	4ba3      	ldr	r3, [pc, #652]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800171a:	2104      	movs	r1, #4
 800171c:	438a      	bics	r2, r1
 800171e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d014      	beq.n	8001752 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001728:	f7ff fae8 	bl	8000cfc <HAL_GetTick>
 800172c:	0003      	movs	r3, r0
 800172e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001730:	e009      	b.n	8001746 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001732:	f7ff fae3 	bl	8000cfc <HAL_GetTick>
 8001736:	0002      	movs	r2, r0
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	4a9b      	ldr	r2, [pc, #620]	; (80019ac <HAL_RCC_OscConfig+0x624>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e12b      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001746:	4b98      	ldr	r3, [pc, #608]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001748:	6a1b      	ldr	r3, [r3, #32]
 800174a:	2202      	movs	r2, #2
 800174c:	4013      	ands	r3, r2
 800174e:	d0f0      	beq.n	8001732 <HAL_RCC_OscConfig+0x3aa>
 8001750:	e013      	b.n	800177a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001752:	f7ff fad3 	bl	8000cfc <HAL_GetTick>
 8001756:	0003      	movs	r3, r0
 8001758:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800175a:	e009      	b.n	8001770 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800175c:	f7ff face 	bl	8000cfc <HAL_GetTick>
 8001760:	0002      	movs	r2, r0
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	4a91      	ldr	r2, [pc, #580]	; (80019ac <HAL_RCC_OscConfig+0x624>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e116      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001770:	4b8d      	ldr	r3, [pc, #564]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001772:	6a1b      	ldr	r3, [r3, #32]
 8001774:	2202      	movs	r2, #2
 8001776:	4013      	ands	r3, r2
 8001778:	d1f0      	bne.n	800175c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800177a:	231f      	movs	r3, #31
 800177c:	18fb      	adds	r3, r7, r3
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d105      	bne.n	8001790 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001784:	4b88      	ldr	r3, [pc, #544]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001786:	69da      	ldr	r2, [r3, #28]
 8001788:	4b87      	ldr	r3, [pc, #540]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800178a:	4989      	ldr	r1, [pc, #548]	; (80019b0 <HAL_RCC_OscConfig+0x628>)
 800178c:	400a      	ands	r2, r1
 800178e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2210      	movs	r2, #16
 8001796:	4013      	ands	r3, r2
 8001798:	d063      	beq.n	8001862 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	695b      	ldr	r3, [r3, #20]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d12a      	bne.n	80017f8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80017a2:	4b81      	ldr	r3, [pc, #516]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80017a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017a6:	4b80      	ldr	r3, [pc, #512]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80017a8:	2104      	movs	r1, #4
 80017aa:	430a      	orrs	r2, r1
 80017ac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80017ae:	4b7e      	ldr	r3, [pc, #504]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80017b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017b2:	4b7d      	ldr	r3, [pc, #500]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80017b4:	2101      	movs	r1, #1
 80017b6:	430a      	orrs	r2, r1
 80017b8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ba:	f7ff fa9f 	bl	8000cfc <HAL_GetTick>
 80017be:	0003      	movs	r3, r0
 80017c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017c2:	e008      	b.n	80017d6 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80017c4:	f7ff fa9a 	bl	8000cfc <HAL_GetTick>
 80017c8:	0002      	movs	r2, r0
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e0e3      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017d6:	4b74      	ldr	r3, [pc, #464]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80017d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017da:	2202      	movs	r2, #2
 80017dc:	4013      	ands	r3, r2
 80017de:	d0f1      	beq.n	80017c4 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017e0:	4b71      	ldr	r3, [pc, #452]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80017e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017e4:	22f8      	movs	r2, #248	; 0xf8
 80017e6:	4393      	bics	r3, r2
 80017e8:	0019      	movs	r1, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	00da      	lsls	r2, r3, #3
 80017f0:	4b6d      	ldr	r3, [pc, #436]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80017f2:	430a      	orrs	r2, r1
 80017f4:	635a      	str	r2, [r3, #52]	; 0x34
 80017f6:	e034      	b.n	8001862 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	3305      	adds	r3, #5
 80017fe:	d111      	bne.n	8001824 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001800:	4b69      	ldr	r3, [pc, #420]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001802:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001804:	4b68      	ldr	r3, [pc, #416]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001806:	2104      	movs	r1, #4
 8001808:	438a      	bics	r2, r1
 800180a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800180c:	4b66      	ldr	r3, [pc, #408]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800180e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001810:	22f8      	movs	r2, #248	; 0xf8
 8001812:	4393      	bics	r3, r2
 8001814:	0019      	movs	r1, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	00da      	lsls	r2, r3, #3
 800181c:	4b62      	ldr	r3, [pc, #392]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800181e:	430a      	orrs	r2, r1
 8001820:	635a      	str	r2, [r3, #52]	; 0x34
 8001822:	e01e      	b.n	8001862 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001824:	4b60      	ldr	r3, [pc, #384]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001826:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001828:	4b5f      	ldr	r3, [pc, #380]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800182a:	2104      	movs	r1, #4
 800182c:	430a      	orrs	r2, r1
 800182e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001830:	4b5d      	ldr	r3, [pc, #372]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001832:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001834:	4b5c      	ldr	r3, [pc, #368]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001836:	2101      	movs	r1, #1
 8001838:	438a      	bics	r2, r1
 800183a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800183c:	f7ff fa5e 	bl	8000cfc <HAL_GetTick>
 8001840:	0003      	movs	r3, r0
 8001842:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001844:	e008      	b.n	8001858 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001846:	f7ff fa59 	bl	8000cfc <HAL_GetTick>
 800184a:	0002      	movs	r2, r0
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d901      	bls.n	8001858 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e0a2      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001858:	4b53      	ldr	r3, [pc, #332]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800185a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800185c:	2202      	movs	r2, #2
 800185e:	4013      	ands	r3, r2
 8001860:	d1f1      	bne.n	8001846 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a1b      	ldr	r3, [r3, #32]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d100      	bne.n	800186c <HAL_RCC_OscConfig+0x4e4>
 800186a:	e097      	b.n	800199c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800186c:	4b4e      	ldr	r3, [pc, #312]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	220c      	movs	r2, #12
 8001872:	4013      	ands	r3, r2
 8001874:	2b08      	cmp	r3, #8
 8001876:	d100      	bne.n	800187a <HAL_RCC_OscConfig+0x4f2>
 8001878:	e06b      	b.n	8001952 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a1b      	ldr	r3, [r3, #32]
 800187e:	2b02      	cmp	r3, #2
 8001880:	d14c      	bne.n	800191c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001882:	4b49      	ldr	r3, [pc, #292]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	4b48      	ldr	r3, [pc, #288]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001888:	494a      	ldr	r1, [pc, #296]	; (80019b4 <HAL_RCC_OscConfig+0x62c>)
 800188a:	400a      	ands	r2, r1
 800188c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188e:	f7ff fa35 	bl	8000cfc <HAL_GetTick>
 8001892:	0003      	movs	r3, r0
 8001894:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001898:	f7ff fa30 	bl	8000cfc <HAL_GetTick>
 800189c:	0002      	movs	r2, r0
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e079      	b.n	800199e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018aa:	4b3f      	ldr	r3, [pc, #252]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	049b      	lsls	r3, r3, #18
 80018b2:	4013      	ands	r3, r2
 80018b4:	d1f0      	bne.n	8001898 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018b6:	4b3c      	ldr	r3, [pc, #240]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80018b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ba:	220f      	movs	r2, #15
 80018bc:	4393      	bics	r3, r2
 80018be:	0019      	movs	r1, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018c4:	4b38      	ldr	r3, [pc, #224]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80018c6:	430a      	orrs	r2, r1
 80018c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80018ca:	4b37      	ldr	r3, [pc, #220]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	4a3a      	ldr	r2, [pc, #232]	; (80019b8 <HAL_RCC_OscConfig+0x630>)
 80018d0:	4013      	ands	r3, r2
 80018d2:	0019      	movs	r1, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018dc:	431a      	orrs	r2, r3
 80018de:	4b32      	ldr	r3, [pc, #200]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80018e0:	430a      	orrs	r2, r1
 80018e2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018e4:	4b30      	ldr	r3, [pc, #192]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4b2f      	ldr	r3, [pc, #188]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 80018ea:	2180      	movs	r1, #128	; 0x80
 80018ec:	0449      	lsls	r1, r1, #17
 80018ee:	430a      	orrs	r2, r1
 80018f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f2:	f7ff fa03 	bl	8000cfc <HAL_GetTick>
 80018f6:	0003      	movs	r3, r0
 80018f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018fc:	f7ff f9fe 	bl	8000cfc <HAL_GetTick>
 8001900:	0002      	movs	r2, r0
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e047      	b.n	800199e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800190e:	4b26      	ldr	r3, [pc, #152]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	2380      	movs	r3, #128	; 0x80
 8001914:	049b      	lsls	r3, r3, #18
 8001916:	4013      	ands	r3, r2
 8001918:	d0f0      	beq.n	80018fc <HAL_RCC_OscConfig+0x574>
 800191a:	e03f      	b.n	800199c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800191c:	4b22      	ldr	r3, [pc, #136]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001922:	4924      	ldr	r1, [pc, #144]	; (80019b4 <HAL_RCC_OscConfig+0x62c>)
 8001924:	400a      	ands	r2, r1
 8001926:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001928:	f7ff f9e8 	bl	8000cfc <HAL_GetTick>
 800192c:	0003      	movs	r3, r0
 800192e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001930:	e008      	b.n	8001944 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001932:	f7ff f9e3 	bl	8000cfc <HAL_GetTick>
 8001936:	0002      	movs	r2, r0
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d901      	bls.n	8001944 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e02c      	b.n	800199e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001944:	4b18      	ldr	r3, [pc, #96]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	2380      	movs	r3, #128	; 0x80
 800194a:	049b      	lsls	r3, r3, #18
 800194c:	4013      	ands	r3, r2
 800194e:	d1f0      	bne.n	8001932 <HAL_RCC_OscConfig+0x5aa>
 8001950:	e024      	b.n	800199c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a1b      	ldr	r3, [r3, #32]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d101      	bne.n	800195e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e01f      	b.n	800199e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800195e:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001964:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <HAL_RCC_OscConfig+0x620>)
 8001966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001968:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800196a:	697a      	ldr	r2, [r7, #20]
 800196c:	2380      	movs	r3, #128	; 0x80
 800196e:	025b      	lsls	r3, r3, #9
 8001970:	401a      	ands	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001976:	429a      	cmp	r2, r3
 8001978:	d10e      	bne.n	8001998 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	220f      	movs	r2, #15
 800197e:	401a      	ands	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001984:	429a      	cmp	r2, r3
 8001986:	d107      	bne.n	8001998 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	23f0      	movs	r3, #240	; 0xf0
 800198c:	039b      	lsls	r3, r3, #14
 800198e:	401a      	ands	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001994:	429a      	cmp	r2, r3
 8001996:	d001      	beq.n	800199c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e000      	b.n	800199e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	0018      	movs	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	b008      	add	sp, #32
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	46c0      	nop			; (mov r8, r8)
 80019a8:	40021000 	.word	0x40021000
 80019ac:	00001388 	.word	0x00001388
 80019b0:	efffffff 	.word	0xefffffff
 80019b4:	feffffff 	.word	0xfeffffff
 80019b8:	ffc2ffff 	.word	0xffc2ffff

080019bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d101      	bne.n	80019d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e0b3      	b.n	8001b38 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019d0:	4b5b      	ldr	r3, [pc, #364]	; (8001b40 <HAL_RCC_ClockConfig+0x184>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2201      	movs	r2, #1
 80019d6:	4013      	ands	r3, r2
 80019d8:	683a      	ldr	r2, [r7, #0]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d911      	bls.n	8001a02 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019de:	4b58      	ldr	r3, [pc, #352]	; (8001b40 <HAL_RCC_ClockConfig+0x184>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2201      	movs	r2, #1
 80019e4:	4393      	bics	r3, r2
 80019e6:	0019      	movs	r1, r3
 80019e8:	4b55      	ldr	r3, [pc, #340]	; (8001b40 <HAL_RCC_ClockConfig+0x184>)
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	430a      	orrs	r2, r1
 80019ee:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f0:	4b53      	ldr	r3, [pc, #332]	; (8001b40 <HAL_RCC_ClockConfig+0x184>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2201      	movs	r2, #1
 80019f6:	4013      	ands	r3, r2
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d001      	beq.n	8001a02 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e09a      	b.n	8001b38 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2202      	movs	r2, #2
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d015      	beq.n	8001a38 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2204      	movs	r2, #4
 8001a12:	4013      	ands	r3, r2
 8001a14:	d006      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a16:	4b4b      	ldr	r3, [pc, #300]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	4b4a      	ldr	r3, [pc, #296]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a1c:	21e0      	movs	r1, #224	; 0xe0
 8001a1e:	00c9      	lsls	r1, r1, #3
 8001a20:	430a      	orrs	r2, r1
 8001a22:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a24:	4b47      	ldr	r3, [pc, #284]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	22f0      	movs	r2, #240	; 0xf0
 8001a2a:	4393      	bics	r3, r2
 8001a2c:	0019      	movs	r1, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689a      	ldr	r2, [r3, #8]
 8001a32:	4b44      	ldr	r3, [pc, #272]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a34:	430a      	orrs	r2, r1
 8001a36:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	4013      	ands	r3, r2
 8001a40:	d040      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d107      	bne.n	8001a5a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4a:	4b3e      	ldr	r3, [pc, #248]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	2380      	movs	r3, #128	; 0x80
 8001a50:	029b      	lsls	r3, r3, #10
 8001a52:	4013      	ands	r3, r2
 8001a54:	d114      	bne.n	8001a80 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e06e      	b.n	8001b38 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a62:	4b38      	ldr	r3, [pc, #224]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	2380      	movs	r3, #128	; 0x80
 8001a68:	049b      	lsls	r3, r3, #18
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d108      	bne.n	8001a80 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e062      	b.n	8001b38 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a72:	4b34      	ldr	r3, [pc, #208]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2202      	movs	r2, #2
 8001a78:	4013      	ands	r3, r2
 8001a7a:	d101      	bne.n	8001a80 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e05b      	b.n	8001b38 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a80:	4b30      	ldr	r3, [pc, #192]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	2203      	movs	r2, #3
 8001a86:	4393      	bics	r3, r2
 8001a88:	0019      	movs	r1, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685a      	ldr	r2, [r3, #4]
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001a90:	430a      	orrs	r2, r1
 8001a92:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a94:	f7ff f932 	bl	8000cfc <HAL_GetTick>
 8001a98:	0003      	movs	r3, r0
 8001a9a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9c:	e009      	b.n	8001ab2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9e:	f7ff f92d 	bl	8000cfc <HAL_GetTick>
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	4a27      	ldr	r2, [pc, #156]	; (8001b48 <HAL_RCC_ClockConfig+0x18c>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e042      	b.n	8001b38 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab2:	4b24      	ldr	r3, [pc, #144]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	401a      	ands	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d1ec      	bne.n	8001a9e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	; (8001b40 <HAL_RCC_ClockConfig+0x184>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	4013      	ands	r3, r2
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d211      	bcs.n	8001af6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <HAL_RCC_ClockConfig+0x184>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4393      	bics	r3, r2
 8001ada:	0019      	movs	r1, r3
 8001adc:	4b18      	ldr	r3, [pc, #96]	; (8001b40 <HAL_RCC_ClockConfig+0x184>)
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae4:	4b16      	ldr	r3, [pc, #88]	; (8001b40 <HAL_RCC_ClockConfig+0x184>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4013      	ands	r3, r2
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d001      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e020      	b.n	8001b38 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2204      	movs	r2, #4
 8001afc:	4013      	ands	r3, r2
 8001afe:	d009      	beq.n	8001b14 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b00:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	4a11      	ldr	r2, [pc, #68]	; (8001b4c <HAL_RCC_ClockConfig+0x190>)
 8001b06:	4013      	ands	r3, r2
 8001b08:	0019      	movs	r1, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68da      	ldr	r2, [r3, #12]
 8001b0e:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001b10:	430a      	orrs	r2, r1
 8001b12:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001b14:	f000 f820 	bl	8001b58 <HAL_RCC_GetSysClockFreq>
 8001b18:	0001      	movs	r1, r0
 8001b1a:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <HAL_RCC_ClockConfig+0x188>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	091b      	lsrs	r3, r3, #4
 8001b20:	220f      	movs	r2, #15
 8001b22:	4013      	ands	r3, r2
 8001b24:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <HAL_RCC_ClockConfig+0x194>)
 8001b26:	5cd3      	ldrb	r3, [r2, r3]
 8001b28:	000a      	movs	r2, r1
 8001b2a:	40da      	lsrs	r2, r3
 8001b2c:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <HAL_RCC_ClockConfig+0x198>)
 8001b2e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7ff f89d 	bl	8000c70 <HAL_InitTick>
  
  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	0018      	movs	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	b004      	add	sp, #16
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40022000 	.word	0x40022000
 8001b44:	40021000 	.word	0x40021000
 8001b48:	00001388 	.word	0x00001388
 8001b4c:	fffff8ff 	.word	0xfffff8ff
 8001b50:	08003498 	.word	0x08003498
 8001b54:	20000000 	.word	0x20000000

08001b58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	2300      	movs	r3, #0
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001b72:	4b20      	ldr	r3, [pc, #128]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	220c      	movs	r2, #12
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d002      	beq.n	8001b88 <HAL_RCC_GetSysClockFreq+0x30>
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d003      	beq.n	8001b8e <HAL_RCC_GetSysClockFreq+0x36>
 8001b86:	e02c      	b.n	8001be2 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b88:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b8a:	613b      	str	r3, [r7, #16]
      break;
 8001b8c:	e02c      	b.n	8001be8 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	0c9b      	lsrs	r3, r3, #18
 8001b92:	220f      	movs	r2, #15
 8001b94:	4013      	ands	r3, r2
 8001b96:	4a19      	ldr	r2, [pc, #100]	; (8001bfc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b98:	5cd3      	ldrb	r3, [r2, r3]
 8001b9a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001b9c:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba0:	220f      	movs	r2, #15
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	4a16      	ldr	r2, [pc, #88]	; (8001c00 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001ba6:	5cd3      	ldrb	r3, [r2, r3]
 8001ba8:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	025b      	lsls	r3, r3, #9
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d009      	beq.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001bb4:	68b9      	ldr	r1, [r7, #8]
 8001bb6:	4810      	ldr	r0, [pc, #64]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001bb8:	f7fe faa6 	bl	8000108 <__udivsi3>
 8001bbc:	0003      	movs	r3, r0
 8001bbe:	001a      	movs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4353      	muls	r3, r2
 8001bc4:	617b      	str	r3, [r7, #20]
 8001bc6:	e009      	b.n	8001bdc <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001bc8:	6879      	ldr	r1, [r7, #4]
 8001bca:	000a      	movs	r2, r1
 8001bcc:	0152      	lsls	r2, r2, #5
 8001bce:	1a52      	subs	r2, r2, r1
 8001bd0:	0193      	lsls	r3, r2, #6
 8001bd2:	1a9b      	subs	r3, r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	185b      	adds	r3, r3, r1
 8001bd8:	021b      	lsls	r3, r3, #8
 8001bda:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	613b      	str	r3, [r7, #16]
      break;
 8001be0:	e002      	b.n	8001be8 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001be2:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001be4:	613b      	str	r3, [r7, #16]
      break;
 8001be6:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001be8:	693b      	ldr	r3, [r7, #16]
}
 8001bea:	0018      	movs	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b006      	add	sp, #24
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	46c0      	nop			; (mov r8, r8)
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	007a1200 	.word	0x007a1200
 8001bfc:	080034b0 	.word	0x080034b0
 8001c00:	080034c0 	.word	0x080034c0

08001c04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c08:	4b02      	ldr	r3, [pc, #8]	; (8001c14 <HAL_RCC_GetHCLKFreq+0x10>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	46c0      	nop			; (mov r8, r8)
 8001c14:	20000000 	.word	0x20000000

08001c18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001c1c:	f7ff fff2 	bl	8001c04 <HAL_RCC_GetHCLKFreq>
 8001c20:	0001      	movs	r1, r0
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	0a1b      	lsrs	r3, r3, #8
 8001c28:	2207      	movs	r2, #7
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c2e:	5cd3      	ldrb	r3, [r2, r3]
 8001c30:	40d9      	lsrs	r1, r3
 8001c32:	000b      	movs	r3, r1
}    
 8001c34:	0018      	movs	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	46c0      	nop			; (mov r8, r8)
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	080034a8 	.word	0x080034a8

08001c44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001c50:	2300      	movs	r3, #0
 8001c52:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	2380      	movs	r3, #128	; 0x80
 8001c5a:	025b      	lsls	r3, r3, #9
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d100      	bne.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001c60:	e08e      	b.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001c62:	2017      	movs	r0, #23
 8001c64:	183b      	adds	r3, r7, r0
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c6a:	4b5f      	ldr	r3, [pc, #380]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c6c:	69da      	ldr	r2, [r3, #28]
 8001c6e:	2380      	movs	r3, #128	; 0x80
 8001c70:	055b      	lsls	r3, r3, #21
 8001c72:	4013      	ands	r3, r2
 8001c74:	d110      	bne.n	8001c98 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c76:	4b5c      	ldr	r3, [pc, #368]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c78:	69da      	ldr	r2, [r3, #28]
 8001c7a:	4b5b      	ldr	r3, [pc, #364]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c7c:	2180      	movs	r1, #128	; 0x80
 8001c7e:	0549      	lsls	r1, r1, #21
 8001c80:	430a      	orrs	r2, r1
 8001c82:	61da      	str	r2, [r3, #28]
 8001c84:	4b58      	ldr	r3, [pc, #352]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001c86:	69da      	ldr	r2, [r3, #28]
 8001c88:	2380      	movs	r3, #128	; 0x80
 8001c8a:	055b      	lsls	r3, r3, #21
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	60bb      	str	r3, [r7, #8]
 8001c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c92:	183b      	adds	r3, r7, r0
 8001c94:	2201      	movs	r2, #1
 8001c96:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c98:	4b54      	ldr	r3, [pc, #336]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	2380      	movs	r3, #128	; 0x80
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d11a      	bne.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ca4:	4b51      	ldr	r3, [pc, #324]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4b50      	ldr	r3, [pc, #320]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001caa:	2180      	movs	r1, #128	; 0x80
 8001cac:	0049      	lsls	r1, r1, #1
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cb2:	f7ff f823 	bl	8000cfc <HAL_GetTick>
 8001cb6:	0003      	movs	r3, r0
 8001cb8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cba:	e008      	b.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cbc:	f7ff f81e 	bl	8000cfc <HAL_GetTick>
 8001cc0:	0002      	movs	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b64      	cmp	r3, #100	; 0x64
 8001cc8:	d901      	bls.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e087      	b.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cce:	4b47      	ldr	r3, [pc, #284]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	2380      	movs	r3, #128	; 0x80
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d0f0      	beq.n	8001cbc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001cda:	4b43      	ldr	r3, [pc, #268]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cdc:	6a1a      	ldr	r2, [r3, #32]
 8001cde:	23c0      	movs	r3, #192	; 0xc0
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d034      	beq.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	23c0      	movs	r3, #192	; 0xc0
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d02c      	beq.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001cfc:	4b3a      	ldr	r3, [pc, #232]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	4a3b      	ldr	r2, [pc, #236]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001d02:	4013      	ands	r3, r2
 8001d04:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d06:	4b38      	ldr	r3, [pc, #224]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d08:	6a1a      	ldr	r2, [r3, #32]
 8001d0a:	4b37      	ldr	r3, [pc, #220]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d0c:	2180      	movs	r1, #128	; 0x80
 8001d0e:	0249      	lsls	r1, r1, #9
 8001d10:	430a      	orrs	r2, r1
 8001d12:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d14:	4b34      	ldr	r3, [pc, #208]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d16:	6a1a      	ldr	r2, [r3, #32]
 8001d18:	4b33      	ldr	r3, [pc, #204]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d1a:	4936      	ldr	r1, [pc, #216]	; (8001df4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001d1c:	400a      	ands	r2, r1
 8001d1e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001d20:	4b31      	ldr	r3, [pc, #196]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	d013      	beq.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2e:	f7fe ffe5 	bl	8000cfc <HAL_GetTick>
 8001d32:	0003      	movs	r3, r0
 8001d34:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d36:	e009      	b.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d38:	f7fe ffe0 	bl	8000cfc <HAL_GetTick>
 8001d3c:	0002      	movs	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	4a2d      	ldr	r2, [pc, #180]	; (8001df8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d901      	bls.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e048      	b.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d4c:	4b26      	ldr	r3, [pc, #152]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	2202      	movs	r2, #2
 8001d52:	4013      	ands	r3, r2
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d56:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d58:	6a1b      	ldr	r3, [r3, #32]
 8001d5a:	4a25      	ldr	r2, [pc, #148]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	0019      	movs	r1, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	4b20      	ldr	r3, [pc, #128]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d66:	430a      	orrs	r2, r1
 8001d68:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d6a:	2317      	movs	r3, #23
 8001d6c:	18fb      	adds	r3, r7, r3
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d105      	bne.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d74:	4b1c      	ldr	r3, [pc, #112]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d76:	69da      	ldr	r2, [r3, #28]
 8001d78:	4b1b      	ldr	r3, [pc, #108]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d7a:	4920      	ldr	r1, [pc, #128]	; (8001dfc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d7c:	400a      	ands	r2, r1
 8001d7e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2201      	movs	r2, #1
 8001d86:	4013      	ands	r3, r2
 8001d88:	d009      	beq.n	8001d9e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d8a:	4b17      	ldr	r3, [pc, #92]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	2203      	movs	r2, #3
 8001d90:	4393      	bics	r3, r2
 8001d92:	0019      	movs	r1, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001d9a:	430a      	orrs	r2, r1
 8001d9c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2220      	movs	r2, #32
 8001da4:	4013      	ands	r3, r2
 8001da6:	d009      	beq.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001da8:	4b0f      	ldr	r3, [pc, #60]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dac:	2210      	movs	r2, #16
 8001dae:	4393      	bics	r3, r2
 8001db0:	0019      	movs	r1, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68da      	ldr	r2, [r3, #12]
 8001db6:	4b0c      	ldr	r3, [pc, #48]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001db8:	430a      	orrs	r2, r1
 8001dba:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	00db      	lsls	r3, r3, #3
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d009      	beq.n	8001ddc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001dc8:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dcc:	2240      	movs	r2, #64	; 0x40
 8001dce:	4393      	bics	r3, r2
 8001dd0:	0019      	movs	r1, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	691a      	ldr	r2, [r3, #16]
 8001dd6:	4b04      	ldr	r3, [pc, #16]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	0018      	movs	r0, r3
 8001de0:	46bd      	mov	sp, r7
 8001de2:	b006      	add	sp, #24
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	46c0      	nop			; (mov r8, r8)
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40007000 	.word	0x40007000
 8001df0:	fffffcff 	.word	0xfffffcff
 8001df4:	fffeffff 	.word	0xfffeffff
 8001df8:	00001388 	.word	0x00001388
 8001dfc:	efffffff 	.word	0xefffffff

08001e00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e042      	b.n	8001e98 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	223d      	movs	r2, #61	; 0x3d
 8001e16:	5c9b      	ldrb	r3, [r3, r2]
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d107      	bne.n	8001e2e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	223c      	movs	r2, #60	; 0x3c
 8001e22:	2100      	movs	r1, #0
 8001e24:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	0018      	movs	r0, r3
 8001e2a:	f7fe fd7f 	bl	800092c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	223d      	movs	r2, #61	; 0x3d
 8001e32:	2102      	movs	r1, #2
 8001e34:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	3304      	adds	r3, #4
 8001e3e:	0019      	movs	r1, r3
 8001e40:	0010      	movs	r0, r2
 8001e42:	f000 fa81 	bl	8002348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2246      	movs	r2, #70	; 0x46
 8001e4a:	2101      	movs	r1, #1
 8001e4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	223e      	movs	r2, #62	; 0x3e
 8001e52:	2101      	movs	r1, #1
 8001e54:	5499      	strb	r1, [r3, r2]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	223f      	movs	r2, #63	; 0x3f
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	5499      	strb	r1, [r3, r2]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2240      	movs	r2, #64	; 0x40
 8001e62:	2101      	movs	r1, #1
 8001e64:	5499      	strb	r1, [r3, r2]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2241      	movs	r2, #65	; 0x41
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2242      	movs	r2, #66	; 0x42
 8001e72:	2101      	movs	r1, #1
 8001e74:	5499      	strb	r1, [r3, r2]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2243      	movs	r2, #67	; 0x43
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	5499      	strb	r1, [r3, r2]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2244      	movs	r2, #68	; 0x44
 8001e82:	2101      	movs	r1, #1
 8001e84:	5499      	strb	r1, [r3, r2]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2245      	movs	r2, #69	; 0x45
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	223d      	movs	r2, #61	; 0x3d
 8001e92:	2101      	movs	r1, #1
 8001e94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	0018      	movs	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b002      	add	sp, #8
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	223d      	movs	r2, #61	; 0x3d
 8001eac:	5c9b      	ldrb	r3, [r3, r2]
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d001      	beq.n	8001eb8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e033      	b.n	8001f20 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	223d      	movs	r2, #61	; 0x3d
 8001ebc:	2102      	movs	r1, #2
 8001ebe:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a18      	ldr	r2, [pc, #96]	; (8001f28 <HAL_TIM_Base_Start+0x88>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00f      	beq.n	8001eea <HAL_TIM_Base_Start+0x4a>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	2380      	movs	r3, #128	; 0x80
 8001ed0:	05db      	lsls	r3, r3, #23
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d009      	beq.n	8001eea <HAL_TIM_Base_Start+0x4a>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a14      	ldr	r2, [pc, #80]	; (8001f2c <HAL_TIM_Base_Start+0x8c>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d004      	beq.n	8001eea <HAL_TIM_Base_Start+0x4a>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a12      	ldr	r2, [pc, #72]	; (8001f30 <HAL_TIM_Base_Start+0x90>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d111      	bne.n	8001f0e <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2207      	movs	r2, #7
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2b06      	cmp	r3, #6
 8001efa:	d010      	beq.n	8001f1e <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2101      	movs	r1, #1
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f0c:	e007      	b.n	8001f1e <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2101      	movs	r1, #1
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	0018      	movs	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	b004      	add	sp, #16
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40012c00 	.word	0x40012c00
 8001f2c:	40000400 	.word	0x40000400
 8001f30:	40014000 	.word	0x40014000

08001f34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	2202      	movs	r2, #2
 8001f44:	4013      	ands	r3, r2
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d124      	bne.n	8001f94 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	2202      	movs	r2, #2
 8001f52:	4013      	ands	r3, r2
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d11d      	bne.n	8001f94 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	4252      	negs	r2, r2
 8001f60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2201      	movs	r2, #1
 8001f66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	699b      	ldr	r3, [r3, #24]
 8001f6e:	2203      	movs	r2, #3
 8001f70:	4013      	ands	r3, r2
 8001f72:	d004      	beq.n	8001f7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	0018      	movs	r0, r3
 8001f78:	f000 f9ce 	bl	8002318 <HAL_TIM_IC_CaptureCallback>
 8001f7c:	e007      	b.n	8001f8e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	0018      	movs	r0, r3
 8001f82:	f000 f9c1 	bl	8002308 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f000 f9cd 	bl	8002328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	2204      	movs	r2, #4
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	d125      	bne.n	8001fee <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	2204      	movs	r2, #4
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b04      	cmp	r3, #4
 8001fae:	d11e      	bne.n	8001fee <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2205      	movs	r2, #5
 8001fb6:	4252      	negs	r2, r2
 8001fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699a      	ldr	r2, [r3, #24]
 8001fc6:	23c0      	movs	r3, #192	; 0xc0
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d004      	beq.n	8001fd8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f000 f9a1 	bl	8002318 <HAL_TIM_IC_CaptureCallback>
 8001fd6:	e007      	b.n	8001fe8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	0018      	movs	r0, r3
 8001fdc:	f000 f994 	bl	8002308 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f000 f9a0 	bl	8002328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	691b      	ldr	r3, [r3, #16]
 8001ff4:	2208      	movs	r2, #8
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2b08      	cmp	r3, #8
 8001ffa:	d124      	bne.n	8002046 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	2208      	movs	r2, #8
 8002004:	4013      	ands	r3, r2
 8002006:	2b08      	cmp	r3, #8
 8002008:	d11d      	bne.n	8002046 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2209      	movs	r2, #9
 8002010:	4252      	negs	r2, r2
 8002012:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2204      	movs	r2, #4
 8002018:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	2203      	movs	r2, #3
 8002022:	4013      	ands	r3, r2
 8002024:	d004      	beq.n	8002030 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	0018      	movs	r0, r3
 800202a:	f000 f975 	bl	8002318 <HAL_TIM_IC_CaptureCallback>
 800202e:	e007      	b.n	8002040 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	0018      	movs	r0, r3
 8002034:	f000 f968 	bl	8002308 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	0018      	movs	r0, r3
 800203c:	f000 f974 	bl	8002328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	2210      	movs	r2, #16
 800204e:	4013      	ands	r3, r2
 8002050:	2b10      	cmp	r3, #16
 8002052:	d125      	bne.n	80020a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	2210      	movs	r2, #16
 800205c:	4013      	ands	r3, r2
 800205e:	2b10      	cmp	r3, #16
 8002060:	d11e      	bne.n	80020a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2211      	movs	r2, #17
 8002068:	4252      	negs	r2, r2
 800206a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2208      	movs	r2, #8
 8002070:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	69da      	ldr	r2, [r3, #28]
 8002078:	23c0      	movs	r3, #192	; 0xc0
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4013      	ands	r3, r2
 800207e:	d004      	beq.n	800208a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	0018      	movs	r0, r3
 8002084:	f000 f948 	bl	8002318 <HAL_TIM_IC_CaptureCallback>
 8002088:	e007      	b.n	800209a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	0018      	movs	r0, r3
 800208e:	f000 f93b 	bl	8002308 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	0018      	movs	r0, r3
 8002096:	f000 f947 	bl	8002328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	2201      	movs	r2, #1
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d10f      	bne.n	80020ce <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	2201      	movs	r2, #1
 80020b6:	4013      	ands	r3, r2
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d108      	bne.n	80020ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2202      	movs	r2, #2
 80020c2:	4252      	negs	r2, r2
 80020c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	0018      	movs	r0, r3
 80020ca:	f7fe fbfd 	bl	80008c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	2280      	movs	r2, #128	; 0x80
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b80      	cmp	r3, #128	; 0x80
 80020da:	d10f      	bne.n	80020fc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	2280      	movs	r2, #128	; 0x80
 80020e4:	4013      	ands	r3, r2
 80020e6:	2b80      	cmp	r3, #128	; 0x80
 80020e8:	d108      	bne.n	80020fc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2281      	movs	r2, #129	; 0x81
 80020f0:	4252      	negs	r2, r2
 80020f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	0018      	movs	r0, r3
 80020f8:	f000 faa6 	bl	8002648 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	2240      	movs	r2, #64	; 0x40
 8002104:	4013      	ands	r3, r2
 8002106:	2b40      	cmp	r3, #64	; 0x40
 8002108:	d10f      	bne.n	800212a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	2240      	movs	r2, #64	; 0x40
 8002112:	4013      	ands	r3, r2
 8002114:	2b40      	cmp	r3, #64	; 0x40
 8002116:	d108      	bne.n	800212a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2241      	movs	r2, #65	; 0x41
 800211e:	4252      	negs	r2, r2
 8002120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	0018      	movs	r0, r3
 8002126:	f000 f907 	bl	8002338 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	2220      	movs	r2, #32
 8002132:	4013      	ands	r3, r2
 8002134:	2b20      	cmp	r3, #32
 8002136:	d10f      	bne.n	8002158 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	2220      	movs	r2, #32
 8002140:	4013      	ands	r3, r2
 8002142:	2b20      	cmp	r3, #32
 8002144:	d108      	bne.n	8002158 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2221      	movs	r2, #33	; 0x21
 800214c:	4252      	negs	r2, r2
 800214e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	0018      	movs	r0, r3
 8002154:	f000 fa70 	bl	8002638 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002158:	46c0      	nop			; (mov r8, r8)
 800215a:	46bd      	mov	sp, r7
 800215c:	b002      	add	sp, #8
 800215e:	bd80      	pop	{r7, pc}

08002160 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800216a:	230f      	movs	r3, #15
 800216c:	18fb      	adds	r3, r7, r3
 800216e:	2200      	movs	r2, #0
 8002170:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	223c      	movs	r2, #60	; 0x3c
 8002176:	5c9b      	ldrb	r3, [r3, r2]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d101      	bne.n	8002180 <HAL_TIM_ConfigClockSource+0x20>
 800217c:	2302      	movs	r3, #2
 800217e:	e0bc      	b.n	80022fa <HAL_TIM_ConfigClockSource+0x19a>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	223c      	movs	r2, #60	; 0x3c
 8002184:	2101      	movs	r1, #1
 8002186:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	223d      	movs	r2, #61	; 0x3d
 800218c:	2102      	movs	r1, #2
 800218e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	2277      	movs	r2, #119	; 0x77
 800219c:	4393      	bics	r3, r2
 800219e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	4a58      	ldr	r2, [pc, #352]	; (8002304 <HAL_TIM_ConfigClockSource+0x1a4>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	68ba      	ldr	r2, [r7, #8]
 80021ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2280      	movs	r2, #128	; 0x80
 80021b6:	0192      	lsls	r2, r2, #6
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d040      	beq.n	800223e <HAL_TIM_ConfigClockSource+0xde>
 80021bc:	2280      	movs	r2, #128	; 0x80
 80021be:	0192      	lsls	r2, r2, #6
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d900      	bls.n	80021c6 <HAL_TIM_ConfigClockSource+0x66>
 80021c4:	e088      	b.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
 80021c6:	2280      	movs	r2, #128	; 0x80
 80021c8:	0152      	lsls	r2, r2, #5
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d100      	bne.n	80021d0 <HAL_TIM_ConfigClockSource+0x70>
 80021ce:	e088      	b.n	80022e2 <HAL_TIM_ConfigClockSource+0x182>
 80021d0:	2280      	movs	r2, #128	; 0x80
 80021d2:	0152      	lsls	r2, r2, #5
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d900      	bls.n	80021da <HAL_TIM_ConfigClockSource+0x7a>
 80021d8:	e07e      	b.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
 80021da:	2b70      	cmp	r3, #112	; 0x70
 80021dc:	d018      	beq.n	8002210 <HAL_TIM_ConfigClockSource+0xb0>
 80021de:	d900      	bls.n	80021e2 <HAL_TIM_ConfigClockSource+0x82>
 80021e0:	e07a      	b.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
 80021e2:	2b60      	cmp	r3, #96	; 0x60
 80021e4:	d04f      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0x126>
 80021e6:	d900      	bls.n	80021ea <HAL_TIM_ConfigClockSource+0x8a>
 80021e8:	e076      	b.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
 80021ea:	2b50      	cmp	r3, #80	; 0x50
 80021ec:	d03b      	beq.n	8002266 <HAL_TIM_ConfigClockSource+0x106>
 80021ee:	d900      	bls.n	80021f2 <HAL_TIM_ConfigClockSource+0x92>
 80021f0:	e072      	b.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
 80021f2:	2b40      	cmp	r3, #64	; 0x40
 80021f4:	d057      	beq.n	80022a6 <HAL_TIM_ConfigClockSource+0x146>
 80021f6:	d900      	bls.n	80021fa <HAL_TIM_ConfigClockSource+0x9a>
 80021f8:	e06e      	b.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
 80021fa:	2b30      	cmp	r3, #48	; 0x30
 80021fc:	d063      	beq.n	80022c6 <HAL_TIM_ConfigClockSource+0x166>
 80021fe:	d86b      	bhi.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
 8002200:	2b20      	cmp	r3, #32
 8002202:	d060      	beq.n	80022c6 <HAL_TIM_ConfigClockSource+0x166>
 8002204:	d868      	bhi.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
 8002206:	2b00      	cmp	r3, #0
 8002208:	d05d      	beq.n	80022c6 <HAL_TIM_ConfigClockSource+0x166>
 800220a:	2b10      	cmp	r3, #16
 800220c:	d05b      	beq.n	80022c6 <HAL_TIM_ConfigClockSource+0x166>
 800220e:	e063      	b.n	80022d8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002220:	f000 f98c 	bl	800253c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2277      	movs	r2, #119	; 0x77
 8002230:	4313      	orrs	r3, r2
 8002232:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68ba      	ldr	r2, [r7, #8]
 800223a:	609a      	str	r2, [r3, #8]
      break;
 800223c:	e052      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800224e:	f000 f975 	bl	800253c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2180      	movs	r1, #128	; 0x80
 800225e:	01c9      	lsls	r1, r1, #7
 8002260:	430a      	orrs	r2, r1
 8002262:	609a      	str	r2, [r3, #8]
      break;
 8002264:	e03e      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002272:	001a      	movs	r2, r3
 8002274:	f000 f8e8 	bl	8002448 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2150      	movs	r1, #80	; 0x50
 800227e:	0018      	movs	r0, r3
 8002280:	f000 f942 	bl	8002508 <TIM_ITRx_SetConfig>
      break;
 8002284:	e02e      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002292:	001a      	movs	r2, r3
 8002294:	f000 f906 	bl	80024a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2160      	movs	r1, #96	; 0x60
 800229e:	0018      	movs	r0, r3
 80022a0:	f000 f932 	bl	8002508 <TIM_ITRx_SetConfig>
      break;
 80022a4:	e01e      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022b2:	001a      	movs	r2, r3
 80022b4:	f000 f8c8 	bl	8002448 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2140      	movs	r1, #64	; 0x40
 80022be:	0018      	movs	r0, r3
 80022c0:	f000 f922 	bl	8002508 <TIM_ITRx_SetConfig>
      break;
 80022c4:	e00e      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	0019      	movs	r1, r3
 80022d0:	0010      	movs	r0, r2
 80022d2:	f000 f919 	bl	8002508 <TIM_ITRx_SetConfig>
      break;
 80022d6:	e005      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80022d8:	230f      	movs	r3, #15
 80022da:	18fb      	adds	r3, r7, r3
 80022dc:	2201      	movs	r2, #1
 80022de:	701a      	strb	r2, [r3, #0]
      break;
 80022e0:	e000      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80022e2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	223d      	movs	r2, #61	; 0x3d
 80022e8:	2101      	movs	r1, #1
 80022ea:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	223c      	movs	r2, #60	; 0x3c
 80022f0:	2100      	movs	r1, #0
 80022f2:	5499      	strb	r1, [r3, r2]

  return status;
 80022f4:	230f      	movs	r3, #15
 80022f6:	18fb      	adds	r3, r7, r3
 80022f8:	781b      	ldrb	r3, [r3, #0]
}
 80022fa:	0018      	movs	r0, r3
 80022fc:	46bd      	mov	sp, r7
 80022fe:	b004      	add	sp, #16
 8002300:	bd80      	pop	{r7, pc}
 8002302:	46c0      	nop			; (mov r8, r8)
 8002304:	ffff00ff 	.word	0xffff00ff

08002308 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002310:	46c0      	nop			; (mov r8, r8)
 8002312:	46bd      	mov	sp, r7
 8002314:	b002      	add	sp, #8
 8002316:	bd80      	pop	{r7, pc}

08002318 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002320:	46c0      	nop			; (mov r8, r8)
 8002322:	46bd      	mov	sp, r7
 8002324:	b002      	add	sp, #8
 8002326:	bd80      	pop	{r7, pc}

08002328 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002330:	46c0      	nop			; (mov r8, r8)
 8002332:	46bd      	mov	sp, r7
 8002334:	b002      	add	sp, #8
 8002336:	bd80      	pop	{r7, pc}

08002338 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002340:	46c0      	nop			; (mov r8, r8)
 8002342:	46bd      	mov	sp, r7
 8002344:	b002      	add	sp, #8
 8002346:	bd80      	pop	{r7, pc}

08002348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a34      	ldr	r2, [pc, #208]	; (800242c <TIM_Base_SetConfig+0xe4>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d008      	beq.n	8002372 <TIM_Base_SetConfig+0x2a>
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	2380      	movs	r3, #128	; 0x80
 8002364:	05db      	lsls	r3, r3, #23
 8002366:	429a      	cmp	r2, r3
 8002368:	d003      	beq.n	8002372 <TIM_Base_SetConfig+0x2a>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a30      	ldr	r2, [pc, #192]	; (8002430 <TIM_Base_SetConfig+0xe8>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d108      	bne.n	8002384 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2270      	movs	r2, #112	; 0x70
 8002376:	4393      	bics	r3, r2
 8002378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	4313      	orrs	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a29      	ldr	r2, [pc, #164]	; (800242c <TIM_Base_SetConfig+0xe4>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d018      	beq.n	80023be <TIM_Base_SetConfig+0x76>
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	2380      	movs	r3, #128	; 0x80
 8002390:	05db      	lsls	r3, r3, #23
 8002392:	429a      	cmp	r2, r3
 8002394:	d013      	beq.n	80023be <TIM_Base_SetConfig+0x76>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a25      	ldr	r2, [pc, #148]	; (8002430 <TIM_Base_SetConfig+0xe8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d00f      	beq.n	80023be <TIM_Base_SetConfig+0x76>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a24      	ldr	r2, [pc, #144]	; (8002434 <TIM_Base_SetConfig+0xec>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d00b      	beq.n	80023be <TIM_Base_SetConfig+0x76>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a23      	ldr	r2, [pc, #140]	; (8002438 <TIM_Base_SetConfig+0xf0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d007      	beq.n	80023be <TIM_Base_SetConfig+0x76>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a22      	ldr	r2, [pc, #136]	; (800243c <TIM_Base_SetConfig+0xf4>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d003      	beq.n	80023be <TIM_Base_SetConfig+0x76>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a21      	ldr	r2, [pc, #132]	; (8002440 <TIM_Base_SetConfig+0xf8>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d108      	bne.n	80023d0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	4a20      	ldr	r2, [pc, #128]	; (8002444 <TIM_Base_SetConfig+0xfc>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2280      	movs	r2, #128	; 0x80
 80023d4:	4393      	bics	r3, r2
 80023d6:	001a      	movs	r2, r3
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	695b      	ldr	r3, [r3, #20]
 80023dc:	4313      	orrs	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a0c      	ldr	r2, [pc, #48]	; (800242c <TIM_Base_SetConfig+0xe4>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d00b      	beq.n	8002416 <TIM_Base_SetConfig+0xce>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a0d      	ldr	r2, [pc, #52]	; (8002438 <TIM_Base_SetConfig+0xf0>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d007      	beq.n	8002416 <TIM_Base_SetConfig+0xce>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a0c      	ldr	r2, [pc, #48]	; (800243c <TIM_Base_SetConfig+0xf4>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d003      	beq.n	8002416 <TIM_Base_SetConfig+0xce>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a0b      	ldr	r2, [pc, #44]	; (8002440 <TIM_Base_SetConfig+0xf8>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d103      	bne.n	800241e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	691a      	ldr	r2, [r3, #16]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	615a      	str	r2, [r3, #20]
}
 8002424:	46c0      	nop			; (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b004      	add	sp, #16
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40012c00 	.word	0x40012c00
 8002430:	40000400 	.word	0x40000400
 8002434:	40002000 	.word	0x40002000
 8002438:	40014000 	.word	0x40014000
 800243c:	40014400 	.word	0x40014400
 8002440:	40014800 	.word	0x40014800
 8002444:	fffffcff 	.word	0xfffffcff

08002448 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	2201      	movs	r2, #1
 8002460:	4393      	bics	r3, r2
 8002462:	001a      	movs	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	22f0      	movs	r2, #240	; 0xf0
 8002472:	4393      	bics	r3, r2
 8002474:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	220a      	movs	r2, #10
 8002484:	4393      	bics	r3, r2
 8002486:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	4313      	orrs	r3, r2
 800248e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	621a      	str	r2, [r3, #32]
}
 800249c:	46c0      	nop			; (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b006      	add	sp, #24
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	2210      	movs	r2, #16
 80024b6:	4393      	bics	r3, r2
 80024b8:	001a      	movs	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a1b      	ldr	r3, [r3, #32]
 80024c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	4a0d      	ldr	r2, [pc, #52]	; (8002504 <TIM_TI2_ConfigInputStage+0x60>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	031b      	lsls	r3, r3, #12
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	4313      	orrs	r3, r2
 80024da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	22a0      	movs	r2, #160	; 0xa0
 80024e0:	4393      	bics	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	621a      	str	r2, [r3, #32]
}
 80024fa:	46c0      	nop			; (mov r8, r8)
 80024fc:	46bd      	mov	sp, r7
 80024fe:	b006      	add	sp, #24
 8002500:	bd80      	pop	{r7, pc}
 8002502:	46c0      	nop			; (mov r8, r8)
 8002504:	ffff0fff 	.word	0xffff0fff

08002508 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2270      	movs	r2, #112	; 0x70
 800251c:	4393      	bics	r3, r2
 800251e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	4313      	orrs	r3, r2
 8002526:	2207      	movs	r2, #7
 8002528:	4313      	orrs	r3, r2
 800252a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	609a      	str	r2, [r3, #8]
}
 8002532:	46c0      	nop			; (mov r8, r8)
 8002534:	46bd      	mov	sp, r7
 8002536:	b004      	add	sp, #16
 8002538:	bd80      	pop	{r7, pc}
	...

0800253c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
 8002548:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	4a09      	ldr	r2, [pc, #36]	; (8002578 <TIM_ETR_SetConfig+0x3c>)
 8002554:	4013      	ands	r3, r2
 8002556:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	021a      	lsls	r2, r3, #8
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	431a      	orrs	r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	4313      	orrs	r3, r2
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	4313      	orrs	r3, r2
 8002568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	609a      	str	r2, [r3, #8]
}
 8002570:	46c0      	nop			; (mov r8, r8)
 8002572:	46bd      	mov	sp, r7
 8002574:	b006      	add	sp, #24
 8002576:	bd80      	pop	{r7, pc}
 8002578:	ffff00ff 	.word	0xffff00ff

0800257c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	223c      	movs	r2, #60	; 0x3c
 800258a:	5c9b      	ldrb	r3, [r3, r2]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d101      	bne.n	8002594 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002590:	2302      	movs	r3, #2
 8002592:	e047      	b.n	8002624 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	223c      	movs	r2, #60	; 0x3c
 8002598:	2101      	movs	r1, #1
 800259a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	223d      	movs	r2, #61	; 0x3d
 80025a0:	2102      	movs	r1, #2
 80025a2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2270      	movs	r2, #112	; 0x70
 80025b8:	4393      	bics	r3, r2
 80025ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68fa      	ldr	r2, [r7, #12]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a16      	ldr	r2, [pc, #88]	; (800262c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d00f      	beq.n	80025f8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	05db      	lsls	r3, r3, #23
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d009      	beq.n	80025f8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a11      	ldr	r2, [pc, #68]	; (8002630 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d004      	beq.n	80025f8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a10      	ldr	r2, [pc, #64]	; (8002634 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d10c      	bne.n	8002612 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	2280      	movs	r2, #128	; 0x80
 80025fc:	4393      	bics	r3, r2
 80025fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	4313      	orrs	r3, r2
 8002608:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	223d      	movs	r2, #61	; 0x3d
 8002616:	2101      	movs	r1, #1
 8002618:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	223c      	movs	r2, #60	; 0x3c
 800261e:	2100      	movs	r1, #0
 8002620:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	0018      	movs	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	b004      	add	sp, #16
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40012c00 	.word	0x40012c00
 8002630:	40000400 	.word	0x40000400
 8002634:	40014000 	.word	0x40014000

08002638 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002640:	46c0      	nop			; (mov r8, r8)
 8002642:	46bd      	mov	sp, r7
 8002644:	b002      	add	sp, #8
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002650:	46c0      	nop			; (mov r8, r8)
 8002652:	46bd      	mov	sp, r7
 8002654:	b002      	add	sp, #8
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e044      	b.n	80026f4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800266e:	2b00      	cmp	r3, #0
 8002670:	d107      	bne.n	8002682 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2278      	movs	r2, #120	; 0x78
 8002676:	2100      	movs	r1, #0
 8002678:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	0018      	movs	r0, r3
 800267e:	f7fe f98f 	bl	80009a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2224      	movs	r2, #36	; 0x24
 8002686:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2101      	movs	r1, #1
 8002694:	438a      	bics	r2, r1
 8002696:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	0018      	movs	r0, r3
 800269c:	f000 f9e2 	bl	8002a64 <UART_SetConfig>
 80026a0:	0003      	movs	r3, r0
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d101      	bne.n	80026aa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e024      	b.n	80026f4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	0018      	movs	r0, r3
 80026b6:	f000 fb15 	bl	8002ce4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	490d      	ldr	r1, [pc, #52]	; (80026fc <HAL_UART_Init+0xa4>)
 80026c6:	400a      	ands	r2, r1
 80026c8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	212a      	movs	r1, #42	; 0x2a
 80026d6:	438a      	bics	r2, r1
 80026d8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2101      	movs	r1, #1
 80026e6:	430a      	orrs	r2, r1
 80026e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	0018      	movs	r0, r3
 80026ee:	f000 fbad 	bl	8002e4c <UART_CheckIdleState>
 80026f2:	0003      	movs	r3, r0
}
 80026f4:	0018      	movs	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b002      	add	sp, #8
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	ffffb7ff 	.word	0xffffb7ff

08002700 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e030      	b.n	8002774 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2224      	movs	r2, #36	; 0x24
 8002716:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2101      	movs	r1, #1
 8002724:	438a      	bics	r2, r1
 8002726:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2200      	movs	r2, #0
 8002736:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2200      	movs	r2, #0
 800273e:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	0018      	movs	r0, r3
 8002744:	f7fe f9b4 	bl	8000ab0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2284      	movs	r2, #132	; 0x84
 800274c:	2100      	movs	r1, #0
 800274e:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2280      	movs	r2, #128	; 0x80
 800275a:	2100      	movs	r1, #0
 800275c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2278      	movs	r2, #120	; 0x78
 800276e:	2100      	movs	r1, #0
 8002770:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	0018      	movs	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	b002      	add	sp, #8
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	; 0x28
 8002780:	af02      	add	r7, sp, #8
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	1dbb      	adds	r3, r7, #6
 800278a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002790:	2b20      	cmp	r3, #32
 8002792:	d000      	beq.n	8002796 <HAL_UART_Transmit+0x1a>
 8002794:	e08d      	b.n	80028b2 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d003      	beq.n	80027a4 <HAL_UART_Transmit+0x28>
 800279c:	1dbb      	adds	r3, r7, #6
 800279e:	881b      	ldrh	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e085      	b.n	80028b4 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	015b      	lsls	r3, r3, #5
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d109      	bne.n	80027c8 <HAL_UART_Transmit+0x4c>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d105      	bne.n	80027c8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	2201      	movs	r2, #1
 80027c0:	4013      	ands	r3, r2
 80027c2:	d001      	beq.n	80027c8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e075      	b.n	80028b4 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2284      	movs	r2, #132	; 0x84
 80027cc:	2100      	movs	r1, #0
 80027ce:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2221      	movs	r2, #33	; 0x21
 80027d4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027d6:	f7fe fa91 	bl	8000cfc <HAL_GetTick>
 80027da:	0003      	movs	r3, r0
 80027dc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	1dba      	adds	r2, r7, #6
 80027e2:	2150      	movs	r1, #80	; 0x50
 80027e4:	8812      	ldrh	r2, [r2, #0]
 80027e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	1dba      	adds	r2, r7, #6
 80027ec:	2152      	movs	r1, #82	; 0x52
 80027ee:	8812      	ldrh	r2, [r2, #0]
 80027f0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	015b      	lsls	r3, r3, #5
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d108      	bne.n	8002810 <HAL_UART_Transmit+0x94>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d104      	bne.n	8002810 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002806:	2300      	movs	r3, #0
 8002808:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	61bb      	str	r3, [r7, #24]
 800280e:	e003      	b.n	8002818 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002814:	2300      	movs	r3, #0
 8002816:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002818:	e030      	b.n	800287c <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	0013      	movs	r3, r2
 8002824:	2200      	movs	r2, #0
 8002826:	2180      	movs	r1, #128	; 0x80
 8002828:	f000 fbb8 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 800282c:	1e03      	subs	r3, r0, #0
 800282e:	d004      	beq.n	800283a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2220      	movs	r2, #32
 8002834:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e03c      	b.n	80028b4 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d10b      	bne.n	8002858 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	881a      	ldrh	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	05d2      	lsls	r2, r2, #23
 800284a:	0dd2      	lsrs	r2, r2, #23
 800284c:	b292      	uxth	r2, r2
 800284e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	3302      	adds	r3, #2
 8002854:	61bb      	str	r3, [r7, #24]
 8002856:	e008      	b.n	800286a <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	781a      	ldrb	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	b292      	uxth	r2, r2
 8002862:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	3301      	adds	r3, #1
 8002868:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2252      	movs	r2, #82	; 0x52
 800286e:	5a9b      	ldrh	r3, [r3, r2]
 8002870:	b29b      	uxth	r3, r3
 8002872:	3b01      	subs	r3, #1
 8002874:	b299      	uxth	r1, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2252      	movs	r2, #82	; 0x52
 800287a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2252      	movs	r2, #82	; 0x52
 8002880:	5a9b      	ldrh	r3, [r3, r2]
 8002882:	b29b      	uxth	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1c8      	bne.n	800281a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	0013      	movs	r3, r2
 8002892:	2200      	movs	r2, #0
 8002894:	2140      	movs	r1, #64	; 0x40
 8002896:	f000 fb81 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 800289a:	1e03      	subs	r3, r0, #0
 800289c:	d004      	beq.n	80028a8 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2220      	movs	r2, #32
 80028a2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e005      	b.n	80028b4 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2220      	movs	r2, #32
 80028ac:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	e000      	b.n	80028b4 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80028b2:	2302      	movs	r3, #2
  }
}
 80028b4:	0018      	movs	r0, r3
 80028b6:	46bd      	mov	sp, r7
 80028b8:	b008      	add	sp, #32
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08a      	sub	sp, #40	; 0x28
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	1dbb      	adds	r3, r7, #6
 80028ca:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2280      	movs	r2, #128	; 0x80
 80028d0:	589b      	ldr	r3, [r3, r2]
 80028d2:	2b20      	cmp	r3, #32
 80028d4:	d000      	beq.n	80028d8 <HAL_UART_Receive+0x1c>
 80028d6:	e0bd      	b.n	8002a54 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d003      	beq.n	80028e6 <HAL_UART_Receive+0x2a>
 80028de:	1dbb      	adds	r3, r7, #6
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e0b5      	b.n	8002a56 <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	689a      	ldr	r2, [r3, #8]
 80028ee:	2380      	movs	r3, #128	; 0x80
 80028f0:	015b      	lsls	r3, r3, #5
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d109      	bne.n	800290a <HAL_UART_Receive+0x4e>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d105      	bne.n	800290a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	2201      	movs	r2, #1
 8002902:	4013      	ands	r3, r2
 8002904:	d001      	beq.n	800290a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e0a5      	b.n	8002a56 <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2284      	movs	r2, #132	; 0x84
 800290e:	2100      	movs	r1, #0
 8002910:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2280      	movs	r2, #128	; 0x80
 8002916:	2122      	movs	r1, #34	; 0x22
 8002918:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002920:	f7fe f9ec 	bl	8000cfc <HAL_GetTick>
 8002924:	0003      	movs	r3, r0
 8002926:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	1dba      	adds	r2, r7, #6
 800292c:	2158      	movs	r1, #88	; 0x58
 800292e:	8812      	ldrh	r2, [r2, #0]
 8002930:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	1dba      	adds	r2, r7, #6
 8002936:	215a      	movs	r1, #90	; 0x5a
 8002938:	8812      	ldrh	r2, [r2, #0]
 800293a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	2380      	movs	r3, #128	; 0x80
 8002942:	015b      	lsls	r3, r3, #5
 8002944:	429a      	cmp	r2, r3
 8002946:	d10d      	bne.n	8002964 <HAL_UART_Receive+0xa8>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d104      	bne.n	800295a <HAL_UART_Receive+0x9e>
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	225c      	movs	r2, #92	; 0x5c
 8002954:	4942      	ldr	r1, [pc, #264]	; (8002a60 <HAL_UART_Receive+0x1a4>)
 8002956:	5299      	strh	r1, [r3, r2]
 8002958:	e01a      	b.n	8002990 <HAL_UART_Receive+0xd4>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	225c      	movs	r2, #92	; 0x5c
 800295e:	21ff      	movs	r1, #255	; 0xff
 8002960:	5299      	strh	r1, [r3, r2]
 8002962:	e015      	b.n	8002990 <HAL_UART_Receive+0xd4>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10d      	bne.n	8002988 <HAL_UART_Receive+0xcc>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d104      	bne.n	800297e <HAL_UART_Receive+0xc2>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	225c      	movs	r2, #92	; 0x5c
 8002978:	21ff      	movs	r1, #255	; 0xff
 800297a:	5299      	strh	r1, [r3, r2]
 800297c:	e008      	b.n	8002990 <HAL_UART_Receive+0xd4>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	225c      	movs	r2, #92	; 0x5c
 8002982:	217f      	movs	r1, #127	; 0x7f
 8002984:	5299      	strh	r1, [r3, r2]
 8002986:	e003      	b.n	8002990 <HAL_UART_Receive+0xd4>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	225c      	movs	r2, #92	; 0x5c
 800298c:	2100      	movs	r1, #0
 800298e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002990:	2312      	movs	r3, #18
 8002992:	18fb      	adds	r3, r7, r3
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	215c      	movs	r1, #92	; 0x5c
 8002998:	5a52      	ldrh	r2, [r2, r1]
 800299a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	2380      	movs	r3, #128	; 0x80
 80029a2:	015b      	lsls	r3, r3, #5
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d108      	bne.n	80029ba <HAL_UART_Receive+0xfe>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d104      	bne.n	80029ba <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	e003      	b.n	80029c2 <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80029c2:	e03b      	b.n	8002a3c <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	0013      	movs	r3, r2
 80029ce:	2200      	movs	r2, #0
 80029d0:	2120      	movs	r1, #32
 80029d2:	f000 fae3 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 80029d6:	1e03      	subs	r3, r0, #0
 80029d8:	d005      	beq.n	80029e6 <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2280      	movs	r2, #128	; 0x80
 80029de:	2120      	movs	r1, #32
 80029e0:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e037      	b.n	8002a56 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10e      	bne.n	8002a0a <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	2212      	movs	r2, #18
 80029f6:	18ba      	adds	r2, r7, r2
 80029f8:	8812      	ldrh	r2, [r2, #0]
 80029fa:	4013      	ands	r3, r2
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	3302      	adds	r3, #2
 8002a06:	61bb      	str	r3, [r7, #24]
 8002a08:	e00f      	b.n	8002a2a <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2212      	movs	r2, #18
 8002a16:	18ba      	adds	r2, r7, r2
 8002a18:	8812      	ldrh	r2, [r2, #0]
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	3301      	adds	r3, #1
 8002a28:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	225a      	movs	r2, #90	; 0x5a
 8002a2e:	5a9b      	ldrh	r3, [r3, r2]
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	3b01      	subs	r3, #1
 8002a34:	b299      	uxth	r1, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	225a      	movs	r2, #90	; 0x5a
 8002a3a:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	225a      	movs	r2, #90	; 0x5a
 8002a40:	5a9b      	ldrh	r3, [r3, r2]
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1bd      	bne.n	80029c4 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2280      	movs	r2, #128	; 0x80
 8002a4c:	2120      	movs	r1, #32
 8002a4e:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002a50:	2300      	movs	r3, #0
 8002a52:	e000      	b.n	8002a56 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8002a54:	2302      	movs	r3, #2
  }
}
 8002a56:	0018      	movs	r0, r3
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	b008      	add	sp, #32
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	000001ff 	.word	0x000001ff

08002a64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a6c:	231e      	movs	r3, #30
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	2200      	movs	r2, #0
 8002a72:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a8d      	ldr	r2, [pc, #564]	; (8002cc8 <UART_SetConfig+0x264>)
 8002a94:	4013      	ands	r3, r2
 8002a96:	0019      	movs	r1, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	697a      	ldr	r2, [r7, #20]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	4a88      	ldr	r2, [pc, #544]	; (8002ccc <UART_SetConfig+0x268>)
 8002aaa:	4013      	ands	r3, r2
 8002aac:	0019      	movs	r1, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68da      	ldr	r2, [r3, #12]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	4a7f      	ldr	r2, [pc, #508]	; (8002cd0 <UART_SetConfig+0x26c>)
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	0019      	movs	r1, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a7b      	ldr	r2, [pc, #492]	; (8002cd4 <UART_SetConfig+0x270>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d127      	bne.n	8002b3a <UART_SetConfig+0xd6>
 8002aea:	4b7b      	ldr	r3, [pc, #492]	; (8002cd8 <UART_SetConfig+0x274>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	2203      	movs	r2, #3
 8002af0:	4013      	ands	r3, r2
 8002af2:	2b03      	cmp	r3, #3
 8002af4:	d00d      	beq.n	8002b12 <UART_SetConfig+0xae>
 8002af6:	d81b      	bhi.n	8002b30 <UART_SetConfig+0xcc>
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d014      	beq.n	8002b26 <UART_SetConfig+0xc2>
 8002afc:	d818      	bhi.n	8002b30 <UART_SetConfig+0xcc>
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d002      	beq.n	8002b08 <UART_SetConfig+0xa4>
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d00a      	beq.n	8002b1c <UART_SetConfig+0xb8>
 8002b06:	e013      	b.n	8002b30 <UART_SetConfig+0xcc>
 8002b08:	231f      	movs	r3, #31
 8002b0a:	18fb      	adds	r3, r7, r3
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	701a      	strb	r2, [r3, #0]
 8002b10:	e021      	b.n	8002b56 <UART_SetConfig+0xf2>
 8002b12:	231f      	movs	r3, #31
 8002b14:	18fb      	adds	r3, r7, r3
 8002b16:	2202      	movs	r2, #2
 8002b18:	701a      	strb	r2, [r3, #0]
 8002b1a:	e01c      	b.n	8002b56 <UART_SetConfig+0xf2>
 8002b1c:	231f      	movs	r3, #31
 8002b1e:	18fb      	adds	r3, r7, r3
 8002b20:	2204      	movs	r2, #4
 8002b22:	701a      	strb	r2, [r3, #0]
 8002b24:	e017      	b.n	8002b56 <UART_SetConfig+0xf2>
 8002b26:	231f      	movs	r3, #31
 8002b28:	18fb      	adds	r3, r7, r3
 8002b2a:	2208      	movs	r2, #8
 8002b2c:	701a      	strb	r2, [r3, #0]
 8002b2e:	e012      	b.n	8002b56 <UART_SetConfig+0xf2>
 8002b30:	231f      	movs	r3, #31
 8002b32:	18fb      	adds	r3, r7, r3
 8002b34:	2210      	movs	r2, #16
 8002b36:	701a      	strb	r2, [r3, #0]
 8002b38:	e00d      	b.n	8002b56 <UART_SetConfig+0xf2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a67      	ldr	r2, [pc, #412]	; (8002cdc <UART_SetConfig+0x278>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d104      	bne.n	8002b4e <UART_SetConfig+0xea>
 8002b44:	231f      	movs	r3, #31
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	2200      	movs	r2, #0
 8002b4a:	701a      	strb	r2, [r3, #0]
 8002b4c:	e003      	b.n	8002b56 <UART_SetConfig+0xf2>
 8002b4e:	231f      	movs	r3, #31
 8002b50:	18fb      	adds	r3, r7, r3
 8002b52:	2210      	movs	r2, #16
 8002b54:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69da      	ldr	r2, [r3, #28]
 8002b5a:	2380      	movs	r3, #128	; 0x80
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d15c      	bne.n	8002c1c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002b62:	231f      	movs	r3, #31
 8002b64:	18fb      	adds	r3, r7, r3
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d015      	beq.n	8002b98 <UART_SetConfig+0x134>
 8002b6c:	dc18      	bgt.n	8002ba0 <UART_SetConfig+0x13c>
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d00d      	beq.n	8002b8e <UART_SetConfig+0x12a>
 8002b72:	dc15      	bgt.n	8002ba0 <UART_SetConfig+0x13c>
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d002      	beq.n	8002b7e <UART_SetConfig+0x11a>
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d005      	beq.n	8002b88 <UART_SetConfig+0x124>
 8002b7c:	e010      	b.n	8002ba0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b7e:	f7ff f84b 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8002b82:	0003      	movs	r3, r0
 8002b84:	61bb      	str	r3, [r7, #24]
        break;
 8002b86:	e012      	b.n	8002bae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b88:	4b55      	ldr	r3, [pc, #340]	; (8002ce0 <UART_SetConfig+0x27c>)
 8002b8a:	61bb      	str	r3, [r7, #24]
        break;
 8002b8c:	e00f      	b.n	8002bae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b8e:	f7fe ffe3 	bl	8001b58 <HAL_RCC_GetSysClockFreq>
 8002b92:	0003      	movs	r3, r0
 8002b94:	61bb      	str	r3, [r7, #24]
        break;
 8002b96:	e00a      	b.n	8002bae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b98:	2380      	movs	r3, #128	; 0x80
 8002b9a:	021b      	lsls	r3, r3, #8
 8002b9c:	61bb      	str	r3, [r7, #24]
        break;
 8002b9e:	e006      	b.n	8002bae <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ba4:	231e      	movs	r3, #30
 8002ba6:	18fb      	adds	r3, r7, r3
 8002ba8:	2201      	movs	r2, #1
 8002baa:	701a      	strb	r2, [r3, #0]
        break;
 8002bac:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d100      	bne.n	8002bb6 <UART_SetConfig+0x152>
 8002bb4:	e07a      	b.n	8002cac <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	005a      	lsls	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	085b      	lsrs	r3, r3, #1
 8002bc0:	18d2      	adds	r2, r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	0019      	movs	r1, r3
 8002bc8:	0010      	movs	r0, r2
 8002bca:	f7fd fa9d 	bl	8000108 <__udivsi3>
 8002bce:	0003      	movs	r3, r0
 8002bd0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	2b0f      	cmp	r3, #15
 8002bd6:	d91c      	bls.n	8002c12 <UART_SetConfig+0x1ae>
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	2380      	movs	r3, #128	; 0x80
 8002bdc:	025b      	lsls	r3, r3, #9
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d217      	bcs.n	8002c12 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	200e      	movs	r0, #14
 8002be8:	183b      	adds	r3, r7, r0
 8002bea:	210f      	movs	r1, #15
 8002bec:	438a      	bics	r2, r1
 8002bee:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	085b      	lsrs	r3, r3, #1
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2207      	movs	r2, #7
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	b299      	uxth	r1, r3
 8002bfc:	183b      	adds	r3, r7, r0
 8002bfe:	183a      	adds	r2, r7, r0
 8002c00:	8812      	ldrh	r2, [r2, #0]
 8002c02:	430a      	orrs	r2, r1
 8002c04:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	183a      	adds	r2, r7, r0
 8002c0c:	8812      	ldrh	r2, [r2, #0]
 8002c0e:	60da      	str	r2, [r3, #12]
 8002c10:	e04c      	b.n	8002cac <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002c12:	231e      	movs	r3, #30
 8002c14:	18fb      	adds	r3, r7, r3
 8002c16:	2201      	movs	r2, #1
 8002c18:	701a      	strb	r2, [r3, #0]
 8002c1a:	e047      	b.n	8002cac <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c1c:	231f      	movs	r3, #31
 8002c1e:	18fb      	adds	r3, r7, r3
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d015      	beq.n	8002c52 <UART_SetConfig+0x1ee>
 8002c26:	dc18      	bgt.n	8002c5a <UART_SetConfig+0x1f6>
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d00d      	beq.n	8002c48 <UART_SetConfig+0x1e4>
 8002c2c:	dc15      	bgt.n	8002c5a <UART_SetConfig+0x1f6>
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <UART_SetConfig+0x1d4>
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d005      	beq.n	8002c42 <UART_SetConfig+0x1de>
 8002c36:	e010      	b.n	8002c5a <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c38:	f7fe ffee 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8002c3c:	0003      	movs	r3, r0
 8002c3e:	61bb      	str	r3, [r7, #24]
        break;
 8002c40:	e012      	b.n	8002c68 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c42:	4b27      	ldr	r3, [pc, #156]	; (8002ce0 <UART_SetConfig+0x27c>)
 8002c44:	61bb      	str	r3, [r7, #24]
        break;
 8002c46:	e00f      	b.n	8002c68 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c48:	f7fe ff86 	bl	8001b58 <HAL_RCC_GetSysClockFreq>
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	61bb      	str	r3, [r7, #24]
        break;
 8002c50:	e00a      	b.n	8002c68 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c52:	2380      	movs	r3, #128	; 0x80
 8002c54:	021b      	lsls	r3, r3, #8
 8002c56:	61bb      	str	r3, [r7, #24]
        break;
 8002c58:	e006      	b.n	8002c68 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c5e:	231e      	movs	r3, #30
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	2201      	movs	r2, #1
 8002c64:	701a      	strb	r2, [r3, #0]
        break;
 8002c66:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d01e      	beq.n	8002cac <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	085a      	lsrs	r2, r3, #1
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	18d2      	adds	r2, r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	0019      	movs	r1, r3
 8002c7e:	0010      	movs	r0, r2
 8002c80:	f7fd fa42 	bl	8000108 <__udivsi3>
 8002c84:	0003      	movs	r3, r0
 8002c86:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	2b0f      	cmp	r3, #15
 8002c8c:	d90a      	bls.n	8002ca4 <UART_SetConfig+0x240>
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	2380      	movs	r3, #128	; 0x80
 8002c92:	025b      	lsls	r3, r3, #9
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d205      	bcs.n	8002ca4 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	b29a      	uxth	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	60da      	str	r2, [r3, #12]
 8002ca2:	e003      	b.n	8002cac <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002ca4:	231e      	movs	r3, #30
 8002ca6:	18fb      	adds	r3, r7, r3
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002cb8:	231e      	movs	r3, #30
 8002cba:	18fb      	adds	r3, r7, r3
 8002cbc:	781b      	ldrb	r3, [r3, #0]
}
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b008      	add	sp, #32
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	ffff69f3 	.word	0xffff69f3
 8002ccc:	ffffcfff 	.word	0xffffcfff
 8002cd0:	fffff4ff 	.word	0xfffff4ff
 8002cd4:	40013800 	.word	0x40013800
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40004400 	.word	0x40004400
 8002ce0:	007a1200 	.word	0x007a1200

08002ce4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	d00b      	beq.n	8002d0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	4a4a      	ldr	r2, [pc, #296]	; (8002e28 <UART_AdvFeatureConfig+0x144>)
 8002cfe:	4013      	ands	r3, r2
 8002d00:	0019      	movs	r1, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	2202      	movs	r2, #2
 8002d14:	4013      	ands	r3, r2
 8002d16:	d00b      	beq.n	8002d30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	4a43      	ldr	r2, [pc, #268]	; (8002e2c <UART_AdvFeatureConfig+0x148>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	0019      	movs	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d34:	2204      	movs	r2, #4
 8002d36:	4013      	ands	r3, r2
 8002d38:	d00b      	beq.n	8002d52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	4a3b      	ldr	r2, [pc, #236]	; (8002e30 <UART_AdvFeatureConfig+0x14c>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	0019      	movs	r1, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d56:	2208      	movs	r2, #8
 8002d58:	4013      	ands	r3, r2
 8002d5a:	d00b      	beq.n	8002d74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4a34      	ldr	r2, [pc, #208]	; (8002e34 <UART_AdvFeatureConfig+0x150>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	0019      	movs	r1, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	2210      	movs	r2, #16
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	d00b      	beq.n	8002d96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	4a2c      	ldr	r2, [pc, #176]	; (8002e38 <UART_AdvFeatureConfig+0x154>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	0019      	movs	r1, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d00b      	beq.n	8002db8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	4a25      	ldr	r2, [pc, #148]	; (8002e3c <UART_AdvFeatureConfig+0x158>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbc:	2240      	movs	r2, #64	; 0x40
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	d01d      	beq.n	8002dfe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	4a1d      	ldr	r2, [pc, #116]	; (8002e40 <UART_AdvFeatureConfig+0x15c>)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	0019      	movs	r1, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dde:	2380      	movs	r3, #128	; 0x80
 8002de0:	035b      	lsls	r3, r3, #13
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d10b      	bne.n	8002dfe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	4a15      	ldr	r2, [pc, #84]	; (8002e44 <UART_AdvFeatureConfig+0x160>)
 8002dee:	4013      	ands	r3, r2
 8002df0:	0019      	movs	r1, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	2280      	movs	r2, #128	; 0x80
 8002e04:	4013      	ands	r3, r2
 8002e06:	d00b      	beq.n	8002e20 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	4a0e      	ldr	r2, [pc, #56]	; (8002e48 <UART_AdvFeatureConfig+0x164>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	605a      	str	r2, [r3, #4]
  }
}
 8002e20:	46c0      	nop			; (mov r8, r8)
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b002      	add	sp, #8
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	fffdffff 	.word	0xfffdffff
 8002e2c:	fffeffff 	.word	0xfffeffff
 8002e30:	fffbffff 	.word	0xfffbffff
 8002e34:	ffff7fff 	.word	0xffff7fff
 8002e38:	ffffefff 	.word	0xffffefff
 8002e3c:	ffffdfff 	.word	0xffffdfff
 8002e40:	ffefffff 	.word	0xffefffff
 8002e44:	ff9fffff 	.word	0xff9fffff
 8002e48:	fff7ffff 	.word	0xfff7ffff

08002e4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b092      	sub	sp, #72	; 0x48
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2284      	movs	r2, #132	; 0x84
 8002e58:	2100      	movs	r1, #0
 8002e5a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e5c:	f7fd ff4e 	bl	8000cfc <HAL_GetTick>
 8002e60:	0003      	movs	r3, r0
 8002e62:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2208      	movs	r2, #8
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	2b08      	cmp	r3, #8
 8002e70:	d12c      	bne.n	8002ecc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e74:	2280      	movs	r2, #128	; 0x80
 8002e76:	0391      	lsls	r1, r2, #14
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	4a46      	ldr	r2, [pc, #280]	; (8002f94 <UART_CheckIdleState+0x148>)
 8002e7c:	9200      	str	r2, [sp, #0]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f000 f88c 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 8002e84:	1e03      	subs	r3, r0, #0
 8002e86:	d021      	beq.n	8002ecc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e88:	f3ef 8310 	mrs	r3, PRIMASK
 8002e8c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002e90:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e92:	2301      	movs	r3, #1
 8002e94:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e98:	f383 8810 	msr	PRIMASK, r3
}
 8002e9c:	46c0      	nop			; (mov r8, r8)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2180      	movs	r1, #128	; 0x80
 8002eaa:	438a      	bics	r2, r1
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb4:	f383 8810 	msr	PRIMASK, r3
}
 8002eb8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2278      	movs	r2, #120	; 0x78
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e05f      	b.n	8002f8c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2204      	movs	r2, #4
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d146      	bne.n	8002f68 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002eda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002edc:	2280      	movs	r2, #128	; 0x80
 8002ede:	03d1      	lsls	r1, r2, #15
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	4a2c      	ldr	r2, [pc, #176]	; (8002f94 <UART_CheckIdleState+0x148>)
 8002ee4:	9200      	str	r2, [sp, #0]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f000 f858 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 8002eec:	1e03      	subs	r3, r0, #0
 8002eee:	d03b      	beq.n	8002f68 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ef0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ef4:	60fb      	str	r3, [r7, #12]
  return(result);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8002efa:	2301      	movs	r3, #1
 8002efc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	f383 8810 	msr	PRIMASK, r3
}
 8002f04:	46c0      	nop			; (mov r8, r8)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4921      	ldr	r1, [pc, #132]	; (8002f98 <UART_CheckIdleState+0x14c>)
 8002f12:	400a      	ands	r2, r1
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	f383 8810 	msr	PRIMASK, r3
}
 8002f20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f22:	f3ef 8310 	mrs	r3, PRIMASK
 8002f26:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f28:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f2a:	633b      	str	r3, [r7, #48]	; 0x30
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f383 8810 	msr	PRIMASK, r3
}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2101      	movs	r1, #1
 8002f44:	438a      	bics	r2, r1
 8002f46:	609a      	str	r2, [r3, #8]
 8002f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f4a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
 8002f4e:	f383 8810 	msr	PRIMASK, r3
}
 8002f52:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2280      	movs	r2, #128	; 0x80
 8002f58:	2120      	movs	r1, #32
 8002f5a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2278      	movs	r2, #120	; 0x78
 8002f60:	2100      	movs	r1, #0
 8002f62:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e011      	b.n	8002f8c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2280      	movs	r2, #128	; 0x80
 8002f72:	2120      	movs	r1, #32
 8002f74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2278      	movs	r2, #120	; 0x78
 8002f86:	2100      	movs	r1, #0
 8002f88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	b010      	add	sp, #64	; 0x40
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	01ffffff 	.word	0x01ffffff
 8002f98:	fffffedf 	.word	0xfffffedf

08002f9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	603b      	str	r3, [r7, #0]
 8002fa8:	1dfb      	adds	r3, r7, #7
 8002faa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fac:	e04b      	b.n	8003046 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	d048      	beq.n	8003046 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fb4:	f7fd fea2 	bl	8000cfc <HAL_GetTick>
 8002fb8:	0002      	movs	r2, r0
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d302      	bcc.n	8002fca <UART_WaitOnFlagUntilTimeout+0x2e>
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e04b      	b.n	8003066 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2204      	movs	r2, #4
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	d035      	beq.n	8003046 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	2208      	movs	r2, #8
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b08      	cmp	r3, #8
 8002fe6:	d111      	bne.n	800300c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2208      	movs	r2, #8
 8002fee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 f83c 	bl	8003070 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2284      	movs	r2, #132	; 0x84
 8002ffc:	2108      	movs	r1, #8
 8002ffe:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2278      	movs	r2, #120	; 0x78
 8003004:	2100      	movs	r1, #0
 8003006:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e02c      	b.n	8003066 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	69da      	ldr	r2, [r3, #28]
 8003012:	2380      	movs	r3, #128	; 0x80
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	401a      	ands	r2, r3
 8003018:	2380      	movs	r3, #128	; 0x80
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	429a      	cmp	r2, r3
 800301e:	d112      	bne.n	8003046 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2280      	movs	r2, #128	; 0x80
 8003026:	0112      	lsls	r2, r2, #4
 8003028:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	0018      	movs	r0, r3
 800302e:	f000 f81f 	bl	8003070 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2284      	movs	r2, #132	; 0x84
 8003036:	2120      	movs	r1, #32
 8003038:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2278      	movs	r2, #120	; 0x78
 800303e:	2100      	movs	r1, #0
 8003040:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e00f      	b.n	8003066 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	4013      	ands	r3, r2
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	425a      	negs	r2, r3
 8003056:	4153      	adcs	r3, r2
 8003058:	b2db      	uxtb	r3, r3
 800305a:	001a      	movs	r2, r3
 800305c:	1dfb      	adds	r3, r7, #7
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	429a      	cmp	r2, r3
 8003062:	d0a4      	beq.n	8002fae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	0018      	movs	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	b004      	add	sp, #16
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08e      	sub	sp, #56	; 0x38
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003078:	f3ef 8310 	mrs	r3, PRIMASK
 800307c:	617b      	str	r3, [r7, #20]
  return(result);
 800307e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003080:	637b      	str	r3, [r7, #52]	; 0x34
 8003082:	2301      	movs	r3, #1
 8003084:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	f383 8810 	msr	PRIMASK, r3
}
 800308c:	46c0      	nop			; (mov r8, r8)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4926      	ldr	r1, [pc, #152]	; (8003134 <UART_EndRxTransfer+0xc4>)
 800309a:	400a      	ands	r2, r1
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	f383 8810 	msr	PRIMASK, r3
}
 80030a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030aa:	f3ef 8310 	mrs	r3, PRIMASK
 80030ae:	623b      	str	r3, [r7, #32]
  return(result);
 80030b0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b2:	633b      	str	r3, [r7, #48]	; 0x30
 80030b4:	2301      	movs	r3, #1
 80030b6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ba:	f383 8810 	msr	PRIMASK, r3
}
 80030be:	46c0      	nop			; (mov r8, r8)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2101      	movs	r1, #1
 80030cc:	438a      	bics	r2, r1
 80030ce:	609a      	str	r2, [r3, #8]
 80030d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d6:	f383 8810 	msr	PRIMASK, r3
}
 80030da:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d118      	bne.n	8003116 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030e4:	f3ef 8310 	mrs	r3, PRIMASK
 80030e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80030ea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030ee:	2301      	movs	r3, #1
 80030f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f383 8810 	msr	PRIMASK, r3
}
 80030f8:	46c0      	nop			; (mov r8, r8)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2110      	movs	r1, #16
 8003106:	438a      	bics	r2, r1
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800310c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	f383 8810 	msr	PRIMASK, r3
}
 8003114:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2280      	movs	r2, #128	; 0x80
 800311a:	2120      	movs	r1, #32
 800311c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	669a      	str	r2, [r3, #104]	; 0x68
}
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	46bd      	mov	sp, r7
 800312e:	b00e      	add	sp, #56	; 0x38
 8003130:	bd80      	pop	{r7, pc}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	fffffedf 	.word	0xfffffedf

08003138 <free>:
 8003138:	b510      	push	{r4, lr}
 800313a:	4b03      	ldr	r3, [pc, #12]	; (8003148 <free+0x10>)
 800313c:	0001      	movs	r1, r0
 800313e:	6818      	ldr	r0, [r3, #0]
 8003140:	f000 f942 	bl	80033c8 <_free_r>
 8003144:	bd10      	pop	{r4, pc}
 8003146:	46c0      	nop			; (mov r8, r8)
 8003148:	20000058 	.word	0x20000058

0800314c <sbrk_aligned>:
 800314c:	b570      	push	{r4, r5, r6, lr}
 800314e:	4e0f      	ldr	r6, [pc, #60]	; (800318c <sbrk_aligned+0x40>)
 8003150:	000d      	movs	r5, r1
 8003152:	6831      	ldr	r1, [r6, #0]
 8003154:	0004      	movs	r4, r0
 8003156:	2900      	cmp	r1, #0
 8003158:	d102      	bne.n	8003160 <sbrk_aligned+0x14>
 800315a:	f000 f8ed 	bl	8003338 <_sbrk_r>
 800315e:	6030      	str	r0, [r6, #0]
 8003160:	0029      	movs	r1, r5
 8003162:	0020      	movs	r0, r4
 8003164:	f000 f8e8 	bl	8003338 <_sbrk_r>
 8003168:	1c43      	adds	r3, r0, #1
 800316a:	d00a      	beq.n	8003182 <sbrk_aligned+0x36>
 800316c:	2303      	movs	r3, #3
 800316e:	1cc5      	adds	r5, r0, #3
 8003170:	439d      	bics	r5, r3
 8003172:	42a8      	cmp	r0, r5
 8003174:	d007      	beq.n	8003186 <sbrk_aligned+0x3a>
 8003176:	1a29      	subs	r1, r5, r0
 8003178:	0020      	movs	r0, r4
 800317a:	f000 f8dd 	bl	8003338 <_sbrk_r>
 800317e:	3001      	adds	r0, #1
 8003180:	d101      	bne.n	8003186 <sbrk_aligned+0x3a>
 8003182:	2501      	movs	r5, #1
 8003184:	426d      	negs	r5, r5
 8003186:	0028      	movs	r0, r5
 8003188:	bd70      	pop	{r4, r5, r6, pc}
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	2000022c 	.word	0x2000022c

08003190 <_malloc_r>:
 8003190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003192:	2203      	movs	r2, #3
 8003194:	1ccb      	adds	r3, r1, #3
 8003196:	4393      	bics	r3, r2
 8003198:	3308      	adds	r3, #8
 800319a:	0006      	movs	r6, r0
 800319c:	001f      	movs	r7, r3
 800319e:	2b0c      	cmp	r3, #12
 80031a0:	d238      	bcs.n	8003214 <_malloc_r+0x84>
 80031a2:	270c      	movs	r7, #12
 80031a4:	42b9      	cmp	r1, r7
 80031a6:	d837      	bhi.n	8003218 <_malloc_r+0x88>
 80031a8:	0030      	movs	r0, r6
 80031aa:	f000 f873 	bl	8003294 <__malloc_lock>
 80031ae:	4b38      	ldr	r3, [pc, #224]	; (8003290 <_malloc_r+0x100>)
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	001c      	movs	r4, r3
 80031b6:	2c00      	cmp	r4, #0
 80031b8:	d133      	bne.n	8003222 <_malloc_r+0x92>
 80031ba:	0039      	movs	r1, r7
 80031bc:	0030      	movs	r0, r6
 80031be:	f7ff ffc5 	bl	800314c <sbrk_aligned>
 80031c2:	0004      	movs	r4, r0
 80031c4:	1c43      	adds	r3, r0, #1
 80031c6:	d15e      	bne.n	8003286 <_malloc_r+0xf6>
 80031c8:	9b00      	ldr	r3, [sp, #0]
 80031ca:	681c      	ldr	r4, [r3, #0]
 80031cc:	0025      	movs	r5, r4
 80031ce:	2d00      	cmp	r5, #0
 80031d0:	d14e      	bne.n	8003270 <_malloc_r+0xe0>
 80031d2:	2c00      	cmp	r4, #0
 80031d4:	d051      	beq.n	800327a <_malloc_r+0xea>
 80031d6:	6823      	ldr	r3, [r4, #0]
 80031d8:	0029      	movs	r1, r5
 80031da:	18e3      	adds	r3, r4, r3
 80031dc:	0030      	movs	r0, r6
 80031de:	9301      	str	r3, [sp, #4]
 80031e0:	f000 f8aa 	bl	8003338 <_sbrk_r>
 80031e4:	9b01      	ldr	r3, [sp, #4]
 80031e6:	4283      	cmp	r3, r0
 80031e8:	d147      	bne.n	800327a <_malloc_r+0xea>
 80031ea:	6823      	ldr	r3, [r4, #0]
 80031ec:	0030      	movs	r0, r6
 80031ee:	1aff      	subs	r7, r7, r3
 80031f0:	0039      	movs	r1, r7
 80031f2:	f7ff ffab 	bl	800314c <sbrk_aligned>
 80031f6:	3001      	adds	r0, #1
 80031f8:	d03f      	beq.n	800327a <_malloc_r+0xea>
 80031fa:	6823      	ldr	r3, [r4, #0]
 80031fc:	19db      	adds	r3, r3, r7
 80031fe:	6023      	str	r3, [r4, #0]
 8003200:	9b00      	ldr	r3, [sp, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d040      	beq.n	800328a <_malloc_r+0xfa>
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	42a2      	cmp	r2, r4
 800320c:	d133      	bne.n	8003276 <_malloc_r+0xe6>
 800320e:	2200      	movs	r2, #0
 8003210:	605a      	str	r2, [r3, #4]
 8003212:	e014      	b.n	800323e <_malloc_r+0xae>
 8003214:	2b00      	cmp	r3, #0
 8003216:	dac5      	bge.n	80031a4 <_malloc_r+0x14>
 8003218:	230c      	movs	r3, #12
 800321a:	2500      	movs	r5, #0
 800321c:	6033      	str	r3, [r6, #0]
 800321e:	0028      	movs	r0, r5
 8003220:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003222:	6821      	ldr	r1, [r4, #0]
 8003224:	1bc9      	subs	r1, r1, r7
 8003226:	d420      	bmi.n	800326a <_malloc_r+0xda>
 8003228:	290b      	cmp	r1, #11
 800322a:	d918      	bls.n	800325e <_malloc_r+0xce>
 800322c:	19e2      	adds	r2, r4, r7
 800322e:	6027      	str	r7, [r4, #0]
 8003230:	42a3      	cmp	r3, r4
 8003232:	d112      	bne.n	800325a <_malloc_r+0xca>
 8003234:	9b00      	ldr	r3, [sp, #0]
 8003236:	601a      	str	r2, [r3, #0]
 8003238:	6863      	ldr	r3, [r4, #4]
 800323a:	6011      	str	r1, [r2, #0]
 800323c:	6053      	str	r3, [r2, #4]
 800323e:	0030      	movs	r0, r6
 8003240:	0025      	movs	r5, r4
 8003242:	f000 f82f 	bl	80032a4 <__malloc_unlock>
 8003246:	2207      	movs	r2, #7
 8003248:	350b      	adds	r5, #11
 800324a:	1d23      	adds	r3, r4, #4
 800324c:	4395      	bics	r5, r2
 800324e:	1aea      	subs	r2, r5, r3
 8003250:	429d      	cmp	r5, r3
 8003252:	d0e4      	beq.n	800321e <_malloc_r+0x8e>
 8003254:	1b5b      	subs	r3, r3, r5
 8003256:	50a3      	str	r3, [r4, r2]
 8003258:	e7e1      	b.n	800321e <_malloc_r+0x8e>
 800325a:	605a      	str	r2, [r3, #4]
 800325c:	e7ec      	b.n	8003238 <_malloc_r+0xa8>
 800325e:	6862      	ldr	r2, [r4, #4]
 8003260:	42a3      	cmp	r3, r4
 8003262:	d1d5      	bne.n	8003210 <_malloc_r+0x80>
 8003264:	9b00      	ldr	r3, [sp, #0]
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	e7e9      	b.n	800323e <_malloc_r+0xae>
 800326a:	0023      	movs	r3, r4
 800326c:	6864      	ldr	r4, [r4, #4]
 800326e:	e7a2      	b.n	80031b6 <_malloc_r+0x26>
 8003270:	002c      	movs	r4, r5
 8003272:	686d      	ldr	r5, [r5, #4]
 8003274:	e7ab      	b.n	80031ce <_malloc_r+0x3e>
 8003276:	0013      	movs	r3, r2
 8003278:	e7c4      	b.n	8003204 <_malloc_r+0x74>
 800327a:	230c      	movs	r3, #12
 800327c:	0030      	movs	r0, r6
 800327e:	6033      	str	r3, [r6, #0]
 8003280:	f000 f810 	bl	80032a4 <__malloc_unlock>
 8003284:	e7cb      	b.n	800321e <_malloc_r+0x8e>
 8003286:	6027      	str	r7, [r4, #0]
 8003288:	e7d9      	b.n	800323e <_malloc_r+0xae>
 800328a:	605b      	str	r3, [r3, #4]
 800328c:	deff      	udf	#255	; 0xff
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	20000228 	.word	0x20000228

08003294 <__malloc_lock>:
 8003294:	b510      	push	{r4, lr}
 8003296:	4802      	ldr	r0, [pc, #8]	; (80032a0 <__malloc_lock+0xc>)
 8003298:	f000 f88a 	bl	80033b0 <__retarget_lock_acquire_recursive>
 800329c:	bd10      	pop	{r4, pc}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	2000036c 	.word	0x2000036c

080032a4 <__malloc_unlock>:
 80032a4:	b510      	push	{r4, lr}
 80032a6:	4802      	ldr	r0, [pc, #8]	; (80032b0 <__malloc_unlock+0xc>)
 80032a8:	f000 f883 	bl	80033b2 <__retarget_lock_release_recursive>
 80032ac:	bd10      	pop	{r4, pc}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	2000036c 	.word	0x2000036c

080032b4 <realloc>:
 80032b4:	b510      	push	{r4, lr}
 80032b6:	4b03      	ldr	r3, [pc, #12]	; (80032c4 <realloc+0x10>)
 80032b8:	000a      	movs	r2, r1
 80032ba:	0001      	movs	r1, r0
 80032bc:	6818      	ldr	r0, [r3, #0]
 80032be:	f000 f803 	bl	80032c8 <_realloc_r>
 80032c2:	bd10      	pop	{r4, pc}
 80032c4:	20000058 	.word	0x20000058

080032c8 <_realloc_r>:
 80032c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032ca:	0007      	movs	r7, r0
 80032cc:	000e      	movs	r6, r1
 80032ce:	0014      	movs	r4, r2
 80032d0:	2900      	cmp	r1, #0
 80032d2:	d105      	bne.n	80032e0 <_realloc_r+0x18>
 80032d4:	0011      	movs	r1, r2
 80032d6:	f7ff ff5b 	bl	8003190 <_malloc_r>
 80032da:	0005      	movs	r5, r0
 80032dc:	0028      	movs	r0, r5
 80032de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80032e0:	2a00      	cmp	r2, #0
 80032e2:	d103      	bne.n	80032ec <_realloc_r+0x24>
 80032e4:	f000 f870 	bl	80033c8 <_free_r>
 80032e8:	0025      	movs	r5, r4
 80032ea:	e7f7      	b.n	80032dc <_realloc_r+0x14>
 80032ec:	f000 f8b6 	bl	800345c <_malloc_usable_size_r>
 80032f0:	9001      	str	r0, [sp, #4]
 80032f2:	4284      	cmp	r4, r0
 80032f4:	d803      	bhi.n	80032fe <_realloc_r+0x36>
 80032f6:	0035      	movs	r5, r6
 80032f8:	0843      	lsrs	r3, r0, #1
 80032fa:	42a3      	cmp	r3, r4
 80032fc:	d3ee      	bcc.n	80032dc <_realloc_r+0x14>
 80032fe:	0021      	movs	r1, r4
 8003300:	0038      	movs	r0, r7
 8003302:	f7ff ff45 	bl	8003190 <_malloc_r>
 8003306:	1e05      	subs	r5, r0, #0
 8003308:	d0e8      	beq.n	80032dc <_realloc_r+0x14>
 800330a:	9b01      	ldr	r3, [sp, #4]
 800330c:	0022      	movs	r2, r4
 800330e:	429c      	cmp	r4, r3
 8003310:	d900      	bls.n	8003314 <_realloc_r+0x4c>
 8003312:	001a      	movs	r2, r3
 8003314:	0031      	movs	r1, r6
 8003316:	0028      	movs	r0, r5
 8003318:	f000 f84c 	bl	80033b4 <memcpy>
 800331c:	0031      	movs	r1, r6
 800331e:	0038      	movs	r0, r7
 8003320:	f000 f852 	bl	80033c8 <_free_r>
 8003324:	e7da      	b.n	80032dc <_realloc_r+0x14>

08003326 <memset>:
 8003326:	0003      	movs	r3, r0
 8003328:	1882      	adds	r2, r0, r2
 800332a:	4293      	cmp	r3, r2
 800332c:	d100      	bne.n	8003330 <memset+0xa>
 800332e:	4770      	bx	lr
 8003330:	7019      	strb	r1, [r3, #0]
 8003332:	3301      	adds	r3, #1
 8003334:	e7f9      	b.n	800332a <memset+0x4>
	...

08003338 <_sbrk_r>:
 8003338:	2300      	movs	r3, #0
 800333a:	b570      	push	{r4, r5, r6, lr}
 800333c:	4d06      	ldr	r5, [pc, #24]	; (8003358 <_sbrk_r+0x20>)
 800333e:	0004      	movs	r4, r0
 8003340:	0008      	movs	r0, r1
 8003342:	602b      	str	r3, [r5, #0]
 8003344:	f7fd fc1a 	bl	8000b7c <_sbrk>
 8003348:	1c43      	adds	r3, r0, #1
 800334a:	d103      	bne.n	8003354 <_sbrk_r+0x1c>
 800334c:	682b      	ldr	r3, [r5, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d000      	beq.n	8003354 <_sbrk_r+0x1c>
 8003352:	6023      	str	r3, [r4, #0]
 8003354:	bd70      	pop	{r4, r5, r6, pc}
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	20000368 	.word	0x20000368

0800335c <__errno>:
 800335c:	4b01      	ldr	r3, [pc, #4]	; (8003364 <__errno+0x8>)
 800335e:	6818      	ldr	r0, [r3, #0]
 8003360:	4770      	bx	lr
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	20000058 	.word	0x20000058

08003368 <__libc_init_array>:
 8003368:	b570      	push	{r4, r5, r6, lr}
 800336a:	2600      	movs	r6, #0
 800336c:	4c0c      	ldr	r4, [pc, #48]	; (80033a0 <__libc_init_array+0x38>)
 800336e:	4d0d      	ldr	r5, [pc, #52]	; (80033a4 <__libc_init_array+0x3c>)
 8003370:	1b64      	subs	r4, r4, r5
 8003372:	10a4      	asrs	r4, r4, #2
 8003374:	42a6      	cmp	r6, r4
 8003376:	d109      	bne.n	800338c <__libc_init_array+0x24>
 8003378:	2600      	movs	r6, #0
 800337a:	f000 f877 	bl	800346c <_init>
 800337e:	4c0a      	ldr	r4, [pc, #40]	; (80033a8 <__libc_init_array+0x40>)
 8003380:	4d0a      	ldr	r5, [pc, #40]	; (80033ac <__libc_init_array+0x44>)
 8003382:	1b64      	subs	r4, r4, r5
 8003384:	10a4      	asrs	r4, r4, #2
 8003386:	42a6      	cmp	r6, r4
 8003388:	d105      	bne.n	8003396 <__libc_init_array+0x2e>
 800338a:	bd70      	pop	{r4, r5, r6, pc}
 800338c:	00b3      	lsls	r3, r6, #2
 800338e:	58eb      	ldr	r3, [r5, r3]
 8003390:	4798      	blx	r3
 8003392:	3601      	adds	r6, #1
 8003394:	e7ee      	b.n	8003374 <__libc_init_array+0xc>
 8003396:	00b3      	lsls	r3, r6, #2
 8003398:	58eb      	ldr	r3, [r5, r3]
 800339a:	4798      	blx	r3
 800339c:	3601      	adds	r6, #1
 800339e:	e7f2      	b.n	8003386 <__libc_init_array+0x1e>
 80033a0:	080034d0 	.word	0x080034d0
 80033a4:	080034d0 	.word	0x080034d0
 80033a8:	080034d4 	.word	0x080034d4
 80033ac:	080034d0 	.word	0x080034d0

080033b0 <__retarget_lock_acquire_recursive>:
 80033b0:	4770      	bx	lr

080033b2 <__retarget_lock_release_recursive>:
 80033b2:	4770      	bx	lr

080033b4 <memcpy>:
 80033b4:	2300      	movs	r3, #0
 80033b6:	b510      	push	{r4, lr}
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d100      	bne.n	80033be <memcpy+0xa>
 80033bc:	bd10      	pop	{r4, pc}
 80033be:	5ccc      	ldrb	r4, [r1, r3]
 80033c0:	54c4      	strb	r4, [r0, r3]
 80033c2:	3301      	adds	r3, #1
 80033c4:	e7f8      	b.n	80033b8 <memcpy+0x4>
	...

080033c8 <_free_r>:
 80033c8:	b570      	push	{r4, r5, r6, lr}
 80033ca:	0005      	movs	r5, r0
 80033cc:	2900      	cmp	r1, #0
 80033ce:	d010      	beq.n	80033f2 <_free_r+0x2a>
 80033d0:	1f0c      	subs	r4, r1, #4
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	da00      	bge.n	80033da <_free_r+0x12>
 80033d8:	18e4      	adds	r4, r4, r3
 80033da:	0028      	movs	r0, r5
 80033dc:	f7ff ff5a 	bl	8003294 <__malloc_lock>
 80033e0:	4a1d      	ldr	r2, [pc, #116]	; (8003458 <_free_r+0x90>)
 80033e2:	6813      	ldr	r3, [r2, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d105      	bne.n	80033f4 <_free_r+0x2c>
 80033e8:	6063      	str	r3, [r4, #4]
 80033ea:	6014      	str	r4, [r2, #0]
 80033ec:	0028      	movs	r0, r5
 80033ee:	f7ff ff59 	bl	80032a4 <__malloc_unlock>
 80033f2:	bd70      	pop	{r4, r5, r6, pc}
 80033f4:	42a3      	cmp	r3, r4
 80033f6:	d908      	bls.n	800340a <_free_r+0x42>
 80033f8:	6820      	ldr	r0, [r4, #0]
 80033fa:	1821      	adds	r1, r4, r0
 80033fc:	428b      	cmp	r3, r1
 80033fe:	d1f3      	bne.n	80033e8 <_free_r+0x20>
 8003400:	6819      	ldr	r1, [r3, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	1809      	adds	r1, r1, r0
 8003406:	6021      	str	r1, [r4, #0]
 8003408:	e7ee      	b.n	80033e8 <_free_r+0x20>
 800340a:	001a      	movs	r2, r3
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <_free_r+0x4e>
 8003412:	42a3      	cmp	r3, r4
 8003414:	d9f9      	bls.n	800340a <_free_r+0x42>
 8003416:	6811      	ldr	r1, [r2, #0]
 8003418:	1850      	adds	r0, r2, r1
 800341a:	42a0      	cmp	r0, r4
 800341c:	d10b      	bne.n	8003436 <_free_r+0x6e>
 800341e:	6820      	ldr	r0, [r4, #0]
 8003420:	1809      	adds	r1, r1, r0
 8003422:	1850      	adds	r0, r2, r1
 8003424:	6011      	str	r1, [r2, #0]
 8003426:	4283      	cmp	r3, r0
 8003428:	d1e0      	bne.n	80033ec <_free_r+0x24>
 800342a:	6818      	ldr	r0, [r3, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	1841      	adds	r1, r0, r1
 8003430:	6011      	str	r1, [r2, #0]
 8003432:	6053      	str	r3, [r2, #4]
 8003434:	e7da      	b.n	80033ec <_free_r+0x24>
 8003436:	42a0      	cmp	r0, r4
 8003438:	d902      	bls.n	8003440 <_free_r+0x78>
 800343a:	230c      	movs	r3, #12
 800343c:	602b      	str	r3, [r5, #0]
 800343e:	e7d5      	b.n	80033ec <_free_r+0x24>
 8003440:	6820      	ldr	r0, [r4, #0]
 8003442:	1821      	adds	r1, r4, r0
 8003444:	428b      	cmp	r3, r1
 8003446:	d103      	bne.n	8003450 <_free_r+0x88>
 8003448:	6819      	ldr	r1, [r3, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	1809      	adds	r1, r1, r0
 800344e:	6021      	str	r1, [r4, #0]
 8003450:	6063      	str	r3, [r4, #4]
 8003452:	6054      	str	r4, [r2, #4]
 8003454:	e7ca      	b.n	80033ec <_free_r+0x24>
 8003456:	46c0      	nop			; (mov r8, r8)
 8003458:	20000228 	.word	0x20000228

0800345c <_malloc_usable_size_r>:
 800345c:	1f0b      	subs	r3, r1, #4
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	1f18      	subs	r0, r3, #4
 8003462:	2b00      	cmp	r3, #0
 8003464:	da01      	bge.n	800346a <_malloc_usable_size_r+0xe>
 8003466:	580b      	ldr	r3, [r1, r0]
 8003468:	18c0      	adds	r0, r0, r3
 800346a:	4770      	bx	lr

0800346c <_init>:
 800346c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003472:	bc08      	pop	{r3}
 8003474:	469e      	mov	lr, r3
 8003476:	4770      	bx	lr

08003478 <_fini>:
 8003478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800347a:	46c0      	nop			; (mov r8, r8)
 800347c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800347e:	bc08      	pop	{r3}
 8003480:	469e      	mov	lr, r3
 8003482:	4770      	bx	lr
