
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     testNCO_impl1.ngd -o testNCO_impl1_map.ncd -pr testNCO_impl1.prf -mp
     testNCO_impl1.mrp -lpf
     C:/Users/alberto/Lattice/testNCO/impl1/testNCO_impl1_synplify.lpf -lpf
     C:/Users/alberto/Lattice/testNCO/testNCO.lpf -c 0 -gui -msgset
     C:/Users/alberto/Lattice/testNCO/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  10/28/24  18:36:54

Design Summary
--------------

   Number of registers:      8 out of  7209 (0%)
      PFU registers:            8 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         6 out of  3432 (0%)
      SLICEs as Logic/ROM:      6 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          5 out of  3432 (0%)
   Number of LUT4s:         12 out of  6864 (0%)
      Number used as logic LUTs:          2
      Number used as distributed RAM:     0
      Number used as ripple logic:       10
      Number used as shift registers:     0
   Number of PIO sites used: 11 + 4(JTAG) out of 115 (13%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  2 out of 2 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net XIn_c: 1 loads, 1 rising, 0 falling (Driver: PIO XIn )
     Net TX_NCO_c: 1 loads, 1 rising, 0 falling (Driver: ncoGen/phase_accum[63]

                                    Page 1




Design:  top                                           Date:  10/28/24  18:36:54

Design Summary (cont)
---------------------
     )
     Net osc_clk: 6 loads, 6 rising, 0 falling (Driver: PLL1/PLLInst_0 )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC: 5 loads
     Net TX_c: 2 loads
     Net ncoGen/phase_accum[56]: 1 loads
     Net ncoGen/phase_accum[57]: 1 loads
     Net ncoGen/phase_accum[58]: 1 loads
     Net ncoGen/phase_accum_1[57]: 1 loads
     Net ncoGen/phase_accum_1[58]: 1 loads
     Net ncoGen/phase_accum_1[63]: 1 loads
     Net ncoGen/phase_accum_1_cry_0: 1 loads
     Net ncoGen/phase_accum_i[56]: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| MYLED[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| XIn                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| TX_NCO              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| TX                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| MYLED[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  top                                           Date:  10/28/24  18:36:54

IO (PIO) Attributes (cont)
--------------------------
| MYLED[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block ncoGen/VCC undriven or does not drive anything - clipped.
Signal ncoGen/GND undriven or does not drive anything - clipped.
Signal PLL1/GND undriven or does not drive anything - clipped.
Signal PLL2/GND undriven or does not drive anything - clipped.
Signal ncoGen/phase_accum_1_s_7_0_S1 undriven or does not drive anything -
     clipped.
Signal ncoGen/phase_accum_1_s_7_0_COUT undriven or does not drive anything -
     clipped.
Signal ncoGen/phase_accum_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal ncoGen/N_1 undriven or does not drive anything - clipped.
Signal PLL1/CLKINTFB undriven or does not drive anything - clipped.
Signal PLL1/DPHSRC undriven or does not drive anything - clipped.
Signal PLL1/PLLACK undriven or does not drive anything - clipped.
Signal PLL1/PLLDATO0 undriven or does not drive anything - clipped.
Signal PLL1/PLLDATO1 undriven or does not drive anything - clipped.
Signal PLL1/PLLDATO2 undriven or does not drive anything - clipped.
Signal PLL1/PLLDATO3 undriven or does not drive anything - clipped.
Signal PLL1/PLLDATO4 undriven or does not drive anything - clipped.
Signal PLL1/PLLDATO5 undriven or does not drive anything - clipped.
Signal PLL1/PLLDATO6 undriven or does not drive anything - clipped.
Signal PLL1/PLLDATO7 undriven or does not drive anything - clipped.
Signal PLL1/REFCLK undriven or does not drive anything - clipped.
Signal PLL1/INTLOCK undriven or does not drive anything - clipped.
Signal PLL1/LOCK undriven or does not drive anything - clipped.
Signal PLL1/CLKOS3 undriven or does not drive anything - clipped.
Signal PLL1/CLKOS2 undriven or does not drive anything - clipped.
Signal PLL1/CLKOS undriven or does not drive anything - clipped.
Signal PLL2/CLKINTFB_0 undriven or does not drive anything - clipped.
Signal PLL2/DPHSRC_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLACK_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLDATO0_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLDATO1_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLDATO2_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLDATO3_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLDATO4_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLDATO5_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLDATO6_0 undriven or does not drive anything - clipped.
Signal PLL2/PLLDATO7_0 undriven or does not drive anything - clipped.
Signal PLL2/REFCLK_0 undriven or does not drive anything - clipped.
Signal PLL2/INTLOCK_0 undriven or does not drive anything - clipped.
Signal PLL2/LOCK undriven or does not drive anything - clipped.
Signal PLL2/CLKOS3_0 undriven or does not drive anything - clipped.
Signal PLL2/CLKOS2_0 undriven or does not drive anything - clipped.
Signal PLL2/CLKOS_0 undriven or does not drive anything - clipped.
Block ncoGen/GND was optimized away.
Block PLL1/GND was optimized away.
Block PLL2/GND was optimized away.


                                    Page 3




Design:  top                                           Date:  10/28/24  18:36:54

Removed logic (cont)
--------------------
     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                PLL2/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             NODE     TX_NCO_c
  Output Clock(P):                         PIN,NODE TX_c
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     TX_c
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      22.0000
  Output Clock(P) Frequency (MHz):                  22.0000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE

                                    Page 4




Design:  top                                           Date:  10/28/24  18:36:54

PLL/DLL Summary (cont)
----------------------
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    1
  CLKOP Divider:                                    24
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0
PLL 2:                                     Pin/Node Value
  PLL Instance Name:                                PLL1/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      XIn_c
  Output Clock(P):                         NODE     osc_clk
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     osc_clk
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE

                                    Page 5




Design:  top                                           Date:  10/28/24  18:36:54

PLL/DLL Summary (cont)
----------------------
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                       8.0000
  Output Clock(P) Frequency (MHz):                  120.0000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    15
  CLKOP Divider:                                    4
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: PLL2/PLLInst_0
         Type: EHXPLLJ
Instance Name: PLL1/PLLInst_0
         Type: EHXPLLJ

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB

                                    Page 6




Design:  top                                           Date:  10/28/24  18:36:54

Run Time and Memory Usage (cont)
--------------------------------
        
























































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
