Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Sat Dec  7 11:34:12 2024
| Host             : eecs-digital-19 running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.326        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.228        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |        7 |       --- |             --- |
| Slice Logic             |     0.002 |     4976 |       --- |             --- |
|   LUT as Logic          |     0.001 |     1181 |     63400 |            1.86 |
|   Register              |    <0.001 |     2840 |    126800 |            2.24 |
|   LUT as Shift Register |    <0.001 |      306 |     19000 |            1.61 |
|   CARRY4                |    <0.001 |       32 |     15850 |            0.20 |
|   Others                |     0.000 |      320 |       --- |             --- |
| Signals                 |     0.002 |     3945 |       --- |             --- |
| Block RAM               |     0.006 |        2 |       135 |            1.48 |
| MMCM                    |     0.104 |        1 |         6 |           16.67 |
| PLL                     |     0.101 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        4 |       240 |            1.67 |
| I/O                     |    <0.001 |       16 |       210 |            7.62 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.326 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.044 |       0.028 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.129 |       0.111 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+--------------------------------+-----------------+
| Clock             | Domain                         | Constraint (ns) |
+-------------------+--------------------------------+-----------------+
| clk_100_cw_fast   | wizard_migcam/clk_100_cw_fast  |            10.0 |
| clk_pixel_cw_hdmi | wizard_hdmi/clk_pixel_cw_hdmi  |            13.5 |
| clkfbout_cw_fast  | wizard_migcam/clkfbout_cw_fast |            10.0 |
| clkfbout_cw_hdmi  | wizard_hdmi/clkfbout_cw_hdmi   |            50.0 |
| sys_clk_pin       | CLK100MHZ                      |            10.0 |
+-------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| top_level          |     0.228 |
|   full_render      |     0.014 |
|     check_objects  |     0.012 |
|       hp           |     0.002 |
|       pipe_hcount1 |     0.001 |
|       pipe_vcount1 |     0.001 |
|       r_intersect  |     0.006 |
|     lam            |     0.001 |
|   renderer_buffer  |     0.006 |
|   wizard_hdmi      |     0.104 |
|   wizard_migcam    |     0.101 |
+--------------------+-----------+


