\hypertarget{struct_tc_count32}{}\doxysection{Tc\+Count32 Struct Reference}
\label{struct_tc_count32}\index{TcCount32@{TcCount32}}


TC\+\_\+\+COUNT32 hardware registers.  




{\ttfamily \#include $<$tc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_tc_count32_a61a55f6a4d2840eca59afee25ca7b410}\label{struct_tc_count32_a61a55f6a4d2840eca59afee25ca7b410}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{TC\+\_\+\+CTRLA\+\_\+\+Type}} {\bfseries CTRLA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) Control A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_adc15201cba56132491ffbeb361051341}\label{struct_tc_count32_adc15201cba56132491ffbeb361051341}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{TC\+\_\+\+READREQ\+\_\+\+Type}} {\bfseries READREQ}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) Read Request. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_a757bc243ef27207e5a2f2a6ba46829ff}\label{struct_tc_count32_a757bc243ef27207e5a2f2a6ba46829ff}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{TC\+\_\+\+CTRLBCLR\+\_\+\+Type}} {\bfseries CTRLBCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 8) Control B Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_af95274ac7cdedd0ba52b925fbf8c0a89}\label{struct_tc_count32_af95274ac7cdedd0ba52b925fbf8c0a89}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{TC\+\_\+\+CTRLBSET\+\_\+\+Type}} {\bfseries CTRLBSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x05 (R/W 8) Control B Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_aff424e91f537e8cf557de6a00ef2f844}\label{struct_tc_count32_aff424e91f537e8cf557de6a00ef2f844}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{TC\+\_\+\+CTRLC\+\_\+\+Type}} {\bfseries CTRLC}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x06 (R/W 8) Control C. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_a594bf4ded7c4540cb0be1bc1885ebbf3}\label{struct_tc_count32_a594bf4ded7c4540cb0be1bc1885ebbf3}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count32_a17dbd050d2660f89e828bcedced91dea}\label{struct_tc_count32_a17dbd050d2660f89e828bcedced91dea}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{TC\+\_\+\+DBGCTRL\+\_\+\+Type}} {\bfseries DBGCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_a26158150518ee899982820d1167c1307}\label{struct_tc_count32_a26158150518ee899982820d1167c1307}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count32_a0d8f9972396d794945edc76c89944d88}\label{struct_tc_count32_a0d8f9972396d794945edc76c89944d88}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{TC\+\_\+\+EVCTRL\+\_\+\+Type}} {\bfseries EVCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 16) Event Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_a560faa7e8989670e03c078573074fced}\label{struct_tc_count32_a560faa7e8989670e03c078573074fced}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{TC\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_a4ae24c9eb71be0ae92a249947757ac08}\label{struct_tc_count32_a4ae24c9eb71be0ae92a249947757ac08}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{TC\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0D (R/W 8) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_a99b72f5ad94076184f44f42cfebe49bf}\label{struct_tc_count32_a99b72f5ad94076184f44f42cfebe49bf}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{TC\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0E (R/W 8) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_a001df9834e7f28d0e573f81ab2ebab7b}\label{struct_tc_count32_a001df9834e7f28d0e573f81ab2ebab7b}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{TC\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0F (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_a03065901d7c4f3effcf6b4d3e24bb1ea}\label{struct_tc_count32_a03065901d7c4f3effcf6b4d3e24bb1ea}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_o_u_n_t___type}{TC\+\_\+\+COUNT32\+\_\+\+COUNT\+\_\+\+Type}} {\bfseries COUNT}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) COUNT32 Counter Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count32_ab8137bd7e5ebc09724a7cd5da3054f96}\label{struct_tc_count32_ab8137bd7e5ebc09724a7cd5da3054f96}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x4\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count32_a92ca2067ad99a0ee2727cc44353e3b2e}\label{struct_tc_count32_a92ca2067ad99a0ee2727cc44353e3b2e}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t32___c_c___type}{TC\+\_\+\+COUNT32\+\_\+\+CC\+\_\+\+Type}} {\bfseries CC} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) COUNT32 Compare/\+Capture. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TC\+\_\+\+COUNT32 hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2tc_8h}{tc.\+h}}\end{DoxyCompactItemize}
