// Seed: 694067405
module module_0 (
    input wor  id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  assign id_5 = 1 == id_2;
  assign module_1.type_24 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    output wand id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5,
    output tri id_6,
    output wor id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wand id_10,
    input wand id_11,
    input wand id_12,
    output wire id_13,
    output wire id_14,
    input tri id_15,
    input tri id_16,
    output tri0 id_17,
    output uwire id_18,
    output uwire id_19,
    output wand id_20,
    output tri0 id_21,
    input wor id_22,
    input supply1 id_23,
    input tri0 id_24,
    output wand id_25,
    input uwire id_26,
    input wand id_27,
    input wand id_28,
    input wire id_29,
    output tri id_30,
    output uwire id_31,
    output uwire id_32,
    input wire id_33,
    input uwire id_34,
    input uwire id_35,
    input uwire id_36,
    output supply0 id_37,
    input wand id_38,
    input tri id_39,
    output wand id_40,
    output tri1 id_41,
    output tri1 id_42
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_35,
      id_35,
      id_12,
      id_36
  );
endmodule
