

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Tue Feb 27 17:37:54 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SoC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.265 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    14404|    14404|  0.144 ms|  0.144 ms|  14404|  14404|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |            |         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |  Instance  |  Module |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |castIn_U0   |castIn   |      786|      786|   7.860 us|   7.860 us|    786|    786|       no|
        |conv1_U0    |conv1    |    14403|    14403|   0.144 ms|   0.144 ms|  14403|  14403|       no|
        |pool1_U0    |pool1    |    12547|    12547|   0.125 ms|   0.125 ms|  12547|  12547|       no|
        |conv2_U0    |conv2    |     4119|     4119|  41.190 us|  41.190 us|   4119|   4119|       no|
        |pool2_U0    |pool2    |     1571|     1571|  15.710 us|  15.710 us|   1571|   1571|       no|
        |conv3_U0    |conv3    |      663|      663|   6.630 us|   6.630 us|    663|    663|       no|
        |pool3_U0    |pool3    |      523|      523|   5.230 us|   5.230 us|    523|    523|       no|
        |castOut_U0  |castOut  |      131|      131|   1.310 us|   1.310 us|    131|    131|       no|
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     693|     469|    -|
|Instance         |        -|  3749|  194849|  225552|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|  3749|  195542|  226023|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|   216|      42|      98|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------+---------+---------+------+--------+--------+-----+
    |  Instance  |  Module | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +------------+---------+---------+------+--------+--------+-----+
    |castIn_U0   |castIn   |        0|     0|      46|      99|    0|
    |castOut_U0  |castOut  |        0|     0|      13|      88|    0|
    |conv1_U0    |conv1    |        0|   290|    9639|   14155|    0|
    |conv2_U0    |conv2    |        0|  2306|  106834|  108444|    0|
    |conv3_U0    |conv3    |        0|  1153|   51214|   59100|    0|
    |pool1_U0    |pool1    |        0|     0|   15938|   28582|    0|
    |pool2_U0    |pool2    |        0|     0|    4403|    5869|    0|
    |pool3_U0    |pool3    |        0|     0|    6762|    9215|    0|
    +------------+---------+---------+------+--------+--------+-----+
    |Total       |         |        0|  3749|  194849|  225552|    0|
    +------------+---------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |conv1_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |conv2_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |conv3_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |full_in_float_U   |        0|  99|   0|    -|     2|   32|       64|
    |full_out_float_U  |        0|  99|   0|    -|     2|   32|       64|
    |pool1_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |pool2_out_U       |        0|  99|   0|    -|     2|   32|       64|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 693|   0|    0|    14|  224|      448|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|full_in_AXI_TDATA    |   in|   32|        axis|   full_in_AXI_V_data_V|       pointer|
|full_in_AXI_TKEEP    |   in|    4|        axis|   full_in_AXI_V_keep_V|       pointer|
|full_in_AXI_TSTRB    |   in|    4|        axis|   full_in_AXI_V_strb_V|       pointer|
|full_in_AXI_TUSER    |   in|    2|        axis|   full_in_AXI_V_user_V|       pointer|
|full_in_AXI_TLAST    |   in|    1|        axis|   full_in_AXI_V_last_V|       pointer|
|full_in_AXI_TID      |   in|    5|        axis|     full_in_AXI_V_id_V|       pointer|
|full_in_AXI_TDEST    |   in|    6|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TVALID   |   in|    1|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TREADY   |  out|    1|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_out_AXI_TDATA   |  out|   32|        axis|  full_out_AXI_V_data_V|       pointer|
|full_out_AXI_TKEEP   |  out|    4|        axis|  full_out_AXI_V_keep_V|       pointer|
|full_out_AXI_TSTRB   |  out|    4|        axis|  full_out_AXI_V_strb_V|       pointer|
|full_out_AXI_TUSER   |  out|    2|        axis|  full_out_AXI_V_user_V|       pointer|
|full_out_AXI_TLAST   |  out|    1|        axis|  full_out_AXI_V_last_V|       pointer|
|full_out_AXI_TID     |  out|    5|        axis|    full_out_AXI_V_id_V|       pointer|
|full_out_AXI_TDEST   |  out|    6|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TVALID  |  out|    1|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TREADY  |   in|    1|        axis|  full_out_AXI_V_dest_V|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|                 encode|  return value|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%full_in_float = alloca i64 1" [encode.cpp:199]   --->   Operation 19 'alloca' 'full_in_float' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%full_out_float = alloca i64 1" [encode.cpp:200]   --->   Operation 20 'alloca' 'full_out_float' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_out = alloca i64 1" [encode.cpp:206]   --->   Operation 21 'alloca' 'conv1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pool1_out = alloca i64 1" [encode.cpp:208]   --->   Operation 22 'alloca' 'pool1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv2_out = alloca i64 1" [encode.cpp:210]   --->   Operation 23 'alloca' 'conv2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pool2_out = alloca i64 1" [encode.cpp:212]   --->   Operation 24 'alloca' 'pool2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv3_out = alloca i64 1" [encode.cpp:214]   --->   Operation 25 'alloca' 'conv3_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln219 = call void @castIn, i32 %full_in_AXI_V_data_V, i4 %full_in_AXI_V_keep_V, i4 %full_in_AXI_V_strb_V, i2 %full_in_AXI_V_user_V, i1 %full_in_AXI_V_last_V, i5 %full_in_AXI_V_id_V, i6 %full_in_AXI_V_dest_V, i32 %full_in_float" [encode.cpp:219]   --->   Operation 26 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln219 = call void @castIn, i32 %full_in_AXI_V_data_V, i4 %full_in_AXI_V_keep_V, i4 %full_in_AXI_V_strb_V, i2 %full_in_AXI_V_user_V, i1 %full_in_AXI_V_last_V, i5 %full_in_AXI_V_id_V, i6 %full_in_AXI_V_dest_V, i32 %full_in_float" [encode.cpp:219]   --->   Operation 27 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln220 = call void @conv1, i32 %full_in_float, i32 %conv1_out" [encode.cpp:220]   --->   Operation 28 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln220 = call void @conv1, i32 %full_in_float, i32 %conv1_out" [encode.cpp:220]   --->   Operation 29 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln221 = call void @pool1, i32 %conv1_out, i32 %pool1_out" [encode.cpp:221]   --->   Operation 30 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln221 = call void @pool1, i32 %conv1_out, i32 %pool1_out" [encode.cpp:221]   --->   Operation 31 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln222 = call void @conv2, i32 %pool1_out, i32 %conv2_out" [encode.cpp:222]   --->   Operation 32 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln222 = call void @conv2, i32 %pool1_out, i32 %conv2_out" [encode.cpp:222]   --->   Operation 33 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln223 = call void @pool2, i32 %conv2_out, i32 %pool2_out" [encode.cpp:223]   --->   Operation 34 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln223 = call void @pool2, i32 %conv2_out, i32 %pool2_out" [encode.cpp:223]   --->   Operation 35 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln224 = call void @conv3, i32 %pool2_out, i32 %conv3_out" [encode.cpp:224]   --->   Operation 36 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln224 = call void @conv3, i32 %pool2_out, i32 %conv3_out" [encode.cpp:224]   --->   Operation 37 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln225 = call void @pool3, i32 %conv3_out, i32 %full_out_float" [encode.cpp:225]   --->   Operation 38 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln225 = call void @pool3, i32 %conv3_out, i32 %full_out_float" [encode.cpp:225]   --->   Operation 39 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln226 = call void @castOut, i32 %full_out_float, i32 %full_out_AXI_V_data_V, i4 %full_out_AXI_V_keep_V, i4 %full_out_AXI_V_strb_V, i2 %full_out_AXI_V_user_V, i1 %full_out_AXI_V_last_V, i5 %full_out_AXI_V_id_V, i6 %full_out_AXI_V_dest_V" [encode.cpp:226]   --->   Operation 40 'call' 'call_ln226' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln226 = call void @castOut, i32 %full_out_float, i32 %full_out_AXI_V_data_V, i4 %full_out_AXI_V_keep_V, i4 %full_out_AXI_V_strb_V, i2 %full_out_AXI_V_user_V, i1 %full_out_AXI_V_last_V, i5 %full_out_AXI_V_id_V, i6 %full_out_AXI_V_dest_V" [encode.cpp:226]   --->   Operation 41 'call' 'call_ln226' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 42 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln204 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [encode.cpp:204]   --->   Operation 42 'specdataflowpipeline' 'specdataflowpipeline_ln204' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln198 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [encode.cpp:198]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln198' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %full_in_AXI_V_data_V, i4 %full_in_AXI_V_keep_V, i4 %full_in_AXI_V_strb_V, i2 %full_in_AXI_V_user_V, i1 %full_in_AXI_V_last_V, i5 %full_in_AXI_V_id_V, i6 %full_in_AXI_V_dest_V, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 784, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %full_in_AXI_V_data_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %full_in_AXI_V_keep_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %full_in_AXI_V_strb_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %full_in_AXI_V_user_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %full_in_AXI_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %full_in_AXI_V_id_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %full_in_AXI_V_dest_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %full_out_AXI_V_data_V, i4 %full_out_AXI_V_keep_V, i4 %full_out_AXI_V_strb_V, i2 %full_out_AXI_V_user_V, i1 %full_out_AXI_V_last_V, i5 %full_out_AXI_V_id_V, i6 %full_out_AXI_V_dest_V, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 128, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %full_out_AXI_V_data_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %full_out_AXI_V_keep_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %full_out_AXI_V_strb_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %full_out_AXI_V_user_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %full_out_AXI_V_last_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %full_out_AXI_V_id_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %full_out_AXI_V_dest_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @full_in_float_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %full_in_float, i32 %full_in_float"   --->   Operation 60 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %full_in_float, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @full_out_float_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %full_out_float, i32 %full_out_float"   --->   Operation 62 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %full_out_float, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @conv1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %conv1_out, i32 %conv1_out"   --->   Operation 64 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @pool1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %pool1_out, i32 %pool1_out"   --->   Operation 66 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool1_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %conv2_out, i32 %conv2_out"   --->   Operation 68 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @pool2_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %pool2_out, i32 %pool2_out"   --->   Operation 70 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool2_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @conv3_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %conv3_out, i32 %conv3_out"   --->   Operation 72 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln227 = ret" [encode.cpp:227]   --->   Operation 74 'ret' 'ret_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ full_in_AXI_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_in_AXI_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out_AXI_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out_AXI_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out_AXI_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out_AXI_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out_AXI_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out_AXI_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_out_AXI_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
full_in_float              (alloca              ) [ 0011111111111111111]
full_out_float             (alloca              ) [ 0011111111111111111]
conv1_out                  (alloca              ) [ 0011111111111111111]
pool1_out                  (alloca              ) [ 0011111111111111111]
conv2_out                  (alloca              ) [ 0011111111111111111]
pool2_out                  (alloca              ) [ 0011111111111111111]
conv3_out                  (alloca              ) [ 0011111111111111111]
call_ln219                 (call                ) [ 0000000000000000000]
call_ln220                 (call                ) [ 0000000000000000000]
call_ln221                 (call                ) [ 0000000000000000000]
call_ln222                 (call                ) [ 0000000000000000000]
call_ln223                 (call                ) [ 0000000000000000000]
call_ln224                 (call                ) [ 0000000000000000000]
call_ln225                 (call                ) [ 0000000000000000000]
call_ln226                 (call                ) [ 0000000000000000000]
specdataflowpipeline_ln204 (specdataflowpipeline) [ 0000000000000000000]
spectopmodule_ln198        (spectopmodule       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000]
empty                      (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_102                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_103                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_104                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_105                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_106                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_107                  (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
ret_ln227                  (ret                 ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="full_in_AXI_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="full_in_AXI_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="full_in_AXI_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="full_in_AXI_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full_in_AXI_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="full_in_AXI_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="full_in_AXI_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_AXI_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="full_out_AXI_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out_AXI_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="full_out_AXI_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out_AXI_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="full_out_AXI_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out_AXI_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="full_out_AXI_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out_AXI_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="full_out_AXI_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out_AXI_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="full_out_AXI_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out_AXI_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="full_out_AXI_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out_AXI_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="castIn"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="castOut"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_in_float_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_out_float_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_out_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_out_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="full_in_float_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_in_float/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="full_out_float_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_out_float/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv1_out_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_out/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="pool1_out_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_out/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv2_out_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_out/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="pool2_out_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool2_out/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv3_out_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_out/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_castIn_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="4" slack="0"/>
<pin id="127" dir="0" index="4" bw="2" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="5" slack="0"/>
<pin id="130" dir="0" index="7" bw="6" slack="0"/>
<pin id="131" dir="0" index="8" bw="32" slack="1"/>
<pin id="132" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln219/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_conv1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="3"/>
<pin id="144" dir="0" index="2" bw="32" slack="3"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_pool1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="5"/>
<pin id="150" dir="0" index="2" bw="32" slack="5"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln221/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_conv2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="7"/>
<pin id="156" dir="0" index="2" bw="32" slack="7"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln222/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_pool2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="9"/>
<pin id="162" dir="0" index="2" bw="32" slack="9"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln223/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_conv3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="11"/>
<pin id="168" dir="0" index="2" bw="32" slack="11"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln224/12 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_pool3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="13"/>
<pin id="174" dir="0" index="2" bw="32" slack="13"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/14 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_castOut_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="15"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="4" slack="0"/>
<pin id="182" dir="0" index="4" bw="4" slack="0"/>
<pin id="183" dir="0" index="5" bw="2" slack="0"/>
<pin id="184" dir="0" index="6" bw="1" slack="0"/>
<pin id="185" dir="0" index="7" bw="5" slack="0"/>
<pin id="186" dir="0" index="8" bw="6" slack="0"/>
<pin id="187" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln226/16 "/>
</bind>
</comp>

<comp id="196" class="1005" name="full_in_float_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="full_in_float "/>
</bind>
</comp>

<comp id="202" class="1005" name="full_out_float_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="13"/>
<pin id="204" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="full_out_float "/>
</bind>
</comp>

<comp id="208" class="1005" name="conv1_out_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="3"/>
<pin id="210" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv1_out "/>
</bind>
</comp>

<comp id="214" class="1005" name="pool1_out_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="5"/>
<pin id="216" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="pool1_out "/>
</bind>
</comp>

<comp id="220" class="1005" name="conv2_out_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="7"/>
<pin id="222" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="conv2_out "/>
</bind>
</comp>

<comp id="226" class="1005" name="pool2_out_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="9"/>
<pin id="228" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pool2_out "/>
</bind>
</comp>

<comp id="232" class="1005" name="conv3_out_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="11"/>
<pin id="234" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="conv3_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="177" pin=4"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="177" pin=5"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="177" pin=6"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="177" pin=7"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="177" pin=8"/></net>

<net id="199"><net_src comp="94" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="205"><net_src comp="98" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="211"><net_src comp="102" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="217"><net_src comp="106" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="223"><net_src comp="110" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="229"><net_src comp="114" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="235"><net_src comp="118" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="171" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: full_out_AXI_V_data_V | {16 17 }
	Port: full_out_AXI_V_keep_V | {16 17 }
	Port: full_out_AXI_V_strb_V | {16 17 }
	Port: full_out_AXI_V_user_V | {16 17 }
	Port: full_out_AXI_V_last_V | {16 17 }
	Port: full_out_AXI_V_id_V | {16 17 }
	Port: full_out_AXI_V_dest_V | {16 17 }
 - Input state : 
	Port: encode : full_in_AXI_V_data_V | {2 3 }
	Port: encode : full_in_AXI_V_keep_V | {2 3 }
	Port: encode : full_in_AXI_V_strb_V | {2 3 }
	Port: encode : full_in_AXI_V_user_V | {2 3 }
	Port: encode : full_in_AXI_V_last_V | {2 3 }
	Port: encode : full_in_AXI_V_id_V | {2 3 }
	Port: encode : full_in_AXI_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|---------|
|          |  grp_castIn_fu_122 |    0    |    0    |    42   |    28   |
|          |  grp_conv1_fu_141  |   290   |  0.916  |   9618  |  13831  |
|          |  grp_pool1_fu_147  |    0    |  0.489  |  15923  |  24223  |
|   call   |  grp_conv2_fu_153  |   2306  |  4.137  |  106935 |  107920 |
|          |  grp_pool2_fu_159  |    0    |  0.721  |   4392  |   4608  |
|          |  grp_conv3_fu_165  |   1153  |  2.856  |  51158  |  58711  |
|          |  grp_pool3_fu_171  |    0    |  8.407  |  10577  |   7326  |
|          | grp_castOut_fu_177 |    0    |  0.427  |    41   |    35   |
|----------|--------------------|---------|---------|---------|---------|
|   Total  |                    |   3749  |  17.953 |  198686 |  216682 |
|----------|--------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   conv1_out_reg_208  |   32   |
|   conv2_out_reg_220  |   32   |
|   conv3_out_reg_232  |   32   |
| full_in_float_reg_196|   32   |
|full_out_float_reg_202|   32   |
|   pool1_out_reg_214  |   32   |
|   pool2_out_reg_226  |   32   |
+----------------------+--------+
|         Total        |   224  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  3749  |   17   | 198686 | 216682 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  3749  |   17   | 198910 | 216682 |
+-----------+--------+--------+--------+--------+
