{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510770814746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510770814746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 12:33:34 2017 " "Processing started: Wed Nov 15 12:33:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510770814746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1510770814746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_b -c project_b --convert_bdf_to_vhdl=//my.files.iastate.edu/Users/tbyacoub/Desktop/project_b/quartus/project_b.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_b -c project_b --convert_bdf_to_vhdl=//my.files.iastate.edu/Users/tbyacoub/Desktop/project_b/quartus/project_b.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1510770814746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project_b " "Found entity 1: project_b" {  } { { "project_b.bdf" "" { Schematic "//my.files.iastate.edu/Users/tbyacoub/Desktop/project_b/quartus/project_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510770815071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510770815071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1510770815085 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "address\[depth_exp_of_2-1..0\] dmem inst \"mem_alu_out\[31..0\],mem_alu_out\[11..2\]\" " "Width mismatch in port \"address\[depth_exp_of_2-1..0\]\" of instance \"inst\" and type dmem -- source is \"\"mem_alu_out\[31..0\],mem_alu_out\[11..2\]\"\"" {  } { { "project_b.bdf" "" { Schematic "//my.files.iastate.edu/Users/tbyacoub/Desktop/project_b/quartus/project_b.bdf" { { 248 680 680 328 "" "" } { 248 680 1160 248 "" "" } { 328 680 768 328 "" "" } { 312 386 680 329 "mem_alu_out\[31..0\],mem_alu_out\[11..2\]" "" } { 296 768 1016 440 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1510770815101 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "mem_ALU_out\[31..0\] mem_wb inst7 \"mem_alu_out\[31..0\],mem_alu_out\[11..2\]\" " "Width mismatch in port \"mem_ALU_out\[31..0\]\" of instance \"inst7\" and type mem_wb -- source is \"\"mem_alu_out\[31..0\],mem_alu_out\[11..2\]\"\"" {  } { { "project_b.bdf" "" { Schematic "//my.files.iastate.edu/Users/tbyacoub/Desktop/project_b/quartus/project_b.bdf" { { 248 680 680 328 "" "" } { 248 680 1160 248 "" "" } { 328 680 768 328 "" "" } { 312 386 680 329 "mem_alu_out\[31..0\],mem_alu_out\[11..2\]" "" } { 72 1160 1456 312 "inst7" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1510770815101 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "mem_alu_out\[31..0\],mem_alu_out\[11..2\] \"mem_ALU_out\[31..0\]\" (ID instruction_control_alu_pipe:inst6) " "Width mismatch in mem_alu_out\[31..0\],mem_alu_out\[11..2\] -- source is \"\"mem_ALU_out\[31..0\]\" (ID instruction_control_alu_pipe:inst6)\"" {  } { { "project_b.bdf" "" { Schematic "//my.files.iastate.edu/Users/tbyacoub/Desktop/project_b/quartus/project_b.bdf" { { 248 680 680 328 "" "" } { 248 680 1160 248 "" "" } { 328 680 768 328 "" "" } { 312 386 680 329 "mem_alu_out\[31..0\],mem_alu_out\[11..2\]" "" } { 200 152 448 424 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1510770815101 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1510770815101 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 4 s 0 s Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510770815155 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 12:33:35 2017 " "Processing ended: Wed Nov 15 12:33:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510770815155 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510770815155 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510770815155 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1510770815155 ""}
