INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem1/Problem1.srcs/sources_1/new/BCDcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDcounter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [D:/Vivado/Workspace/LAB3/Problem1/Problem1.srcs/sources_1/new/BCDcounter.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'borrow' is not allowed [D:/Vivado/Workspace/LAB3/Problem1/Problem1.srcs/sources_1/new/BCDcounter.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem1/Problem1.srcs/sim_1/new/Test_BCDcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_BCDcounter
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem1/Problem1.srcs/sim_1/new/Test_BCDcounter.v:27]
INFO: [VRFC 10-2458] undeclared symbol borrow, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem1/Problem1.srcs/sim_1/new/Test_BCDcounter.v:27]
