{
  "module_name": "r8192U_hw.h",
  "hash_id": "3d649b6d395dc78fd7b97edc1c3cca37da0ecd0fdfaeaf0985955a27036672e8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8192u/r8192U_hw.h",
  "human_readable_source": " \n \n\n \n\n \n#ifndef R8192_HW\n#define R8192_HW\n\n#define\tRTL8187_REQT_READ\t0xc0\n#define\tRTL8187_REQT_WRITE\t0x40\n#define\tRTL8187_REQ_GET_REGS\t0x05\n#define\tRTL8187_REQ_SET_REGS\t0x05\n\n#define MAX_TX_URB 5\n#define MAX_RX_URB 16\n\n#define R8180_MAX_RETRY 255\n\n#define RX_URB_SIZE 9100\n\n#define RTL8190_EEPROM_ID\t0x8129\n#define EEPROM_VID\t\t0x02\n#define EEPROM_PID\t\t0x04\n#define EEPROM_NODE_ADDRESS_BYTE_0\t0x0C\n\n#define EEPROM_TX_POWER_DIFF\t0x1F\n#define EEPROM_THERMAL_METER\t0x20\n#define EEPROM_PW_DIFF\t\t0x21\t\n#define EEPROM_CRYSTAL_CAP\t0x22\t\n\n#define EEPROM_TX_PW_INDEX_CCK\t0x23\t\n#define EEPROM_TX_PW_INDEX_OFDM_24G\t0x24\t\n#define EEPROM_TX_PW_INDEX_CCK_V1\t0x29\t\n#define EEPROM_TX_PW_INDEX_OFDM_24G_V1\t0x2C\t\n#define EEPROM_TX_PW_INDEX_VER\t\t0x27\t\n\n#define EEPROM_DEFAULT_THERNAL_METER\t\t0x7\n#define EEPROM_DEFAULT_PW_DIFF\t\t\t0x4\n#define EEPROM_DEFAULT_CRYSTAL_CAP\t\t0x5\n#define EEPROM_DEFAULT_TX_POWER\t\t0x1010\n#define EEPROM_CUSTOMER_ID\t\t\t0x7B\t\n#define EEPROM_CHANNEL_PLAN\t\t\t0x16\t\n\n#define EEPROM_CID_RUNTOP\t\t\t\t0x2\n#define EEPROM_CID_DLINK\t\t\t\t0x8\n\n#define AC_PARAM_TXOP_LIMIT_OFFSET\t16\n#define AC_PARAM_ECW_MAX_OFFSET\t\t12\n#define AC_PARAM_ECW_MIN_OFFSET\t\t8\n#define AC_PARAM_AIFS_OFFSET\t\t0\n\n\nenum _RTL8192Usb_HW {\n\tMAC0\t\t\t= 0x000,\n\tMAC4\t\t\t= 0x004,\n\n#define\tBB_GLOBAL_RESET_BIT\t0x1\n\tBB_GLOBAL_RESET\t\t= 0x020, \n\tBSSIDR\t\t\t= 0x02E, \n\tCMDR\t\t\t= 0x037, \n#define CR_RE\t\t\t0x08\n#define CR_TE\t\t\t0x04\n\tSIFS\t\t\t= 0x03E, \n\n#define TCR_MXDMA_2048\t\t7\n#define TCR_LRL_OFFSET\t\t0\n#define TCR_SRL_OFFSET\t\t8\n#define TCR_MXDMA_OFFSET\t21\n#define TCR_SAT\t\t\tBIT(24)\t\n\tRCR\t\t\t= 0x044, \n#define MAC_FILTER_MASK (BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(5) | \\\n\t\t\t BIT(12) | BIT(18) | BIT(19) | BIT(20) | BIT(21) | \\\n\t\t\t BIT(22) | BIT(23))\n#define RX_FIFO_THRESHOLD_MASK (BIT(13) | BIT(14) | BIT(15))\n#define RX_FIFO_THRESHOLD_SHIFT 13\n#define RX_FIFO_THRESHOLD_NONE 7\n#define MAX_RX_DMA_MASK\t(BIT(8) | BIT(9) | BIT(10))\n#define RCR_MXDMA_OFFSET\t8\n#define RCR_FIFO_OFFSET\t\t13\n#define RCR_ONLYERLPKT\t\tBIT(31)\t\t\t\n#define RCR_CBSSID\t\tBIT(23)\t\t\t\n#define RCR_APWRMGT\t\tBIT(22)\t\t\t\n#define RCR_AMF\t\t\tBIT(20)\t\t\t\n#define RCR_ACF\t\t\tBIT(19)\t\t\t\n#define RCR_ADF\t\t\tBIT(18)\t\t\t\n#define RCR_AICV\t\tBIT(12)\t\t\t\n#define\tRCR_ACRC32\t\tBIT(5)\t\t\t\n#define\tRCR_AB\t\t\tBIT(3)\t\t\t\n#define\tRCR_AM\t\t\tBIT(2)\t\t\t\n#define\tRCR_APM\t\t\tBIT(1)\t\t\t\n#define\tRCR_AAP\t\t\tBIT(0)\t\t\t\n\tSLOT_TIME\t\t= 0x049, \n\tACK_TIMEOUT\t\t= 0x04c, \n\tEDCAPARA_BE\t\t= 0x050, \n\tEDCAPARA_BK\t\t= 0x054, \n\tEDCAPARA_VO\t\t= 0x058, \n\tEDCAPARA_VI\t\t= 0x05C, \n\tBCN_TCFG\t\t= 0x062, \n#define BCN_TCFG_CW_SHIFT\t\t8\n#define BCN_TCFG_IFS\t\t\t0\n\tBCN_INTERVAL\t\t= 0x070, \n\tATIMWND\t\t\t= 0x072, \n\tBCN_DRV_EARLY_INT\t= 0x074, \n\tBCN_DMATIME\t\t= 0x076, \n\tBCN_ERR_THRESH\t\t= 0x078, \n\tRWCAM\t\t\t= 0x0A0, \n\tWCAMI\t\t\t= 0x0A4, \n\tSECR\t\t\t= 0x0B0, \n#define\tSCR_TxUseDK\t\tBIT(0)\t\t\t\n#define SCR_RxUseDK\t\tBIT(1)\t\t\t\n#define SCR_TxEncEnable\t\tBIT(2)\t\t\t\n#define SCR_RxDecEnable\t\tBIT(3)\t\t\t\n#define SCR_SKByA2\t\tBIT(4)\t\t\t\n#define SCR_NoSKMC\t\tBIT(5)\t\t\t\n\n\n\n\n#define\tCPU_CCK_LOOPBACK\t0x00030000\n#define\tCPU_GEN_SYSTEM_RESET\t0x00000001\n#define\tCPU_GEN_FIRMWARE_RESET\t0x00000008\n#define\tCPU_GEN_BOOT_RDY\t0x00000010\n#define\tCPU_GEN_FIRM_RDY\t0x00000020\n#define\tCPU_GEN_PUT_CODE_OK\t0x00000080\n#define\tCPU_GEN_BB_RST\t\t0x00000100\n#define\tCPU_GEN_PWR_STB_CPU\t0x00000004\n#define CPU_GEN_NO_LOOPBACK_MSK\t0xFFF8FFFF \n#define CPU_GEN_NO_LOOPBACK_SET\t0x00080000 \n\tCPU_GEN\t\t\t= 0x100, \n\n\tAcmHwCtrl\t\t= 0x171, \n\n\n\n\n\n#define AcmHw_BeqEn             BIT(1)\n\n\tRQPN1\t\t\t= 0x180, \n\tRQPN2\t\t\t= 0x184, \n\tRQPN3\t\t\t= 0x188, \n\tQPNR\t\t\t= 0x1D0, \n\n#define\tBW_OPMODE_5G\t\t\tBIT(1)\n#define\tBW_OPMODE_20MHZ\t\t\tBIT(2)\n\tBW_OPMODE\t\t= 0x300, \n\tMSR\t\t\t= 0x303, \n#define MSR_LINK_MASK      (BIT(0) | BIT(1))\n#define MSR_LINK_MANAGED   2\n#define MSR_LINK_NONE      0\n#define MSR_LINK_SHIFT     0\n#define MSR_LINK_ADHOC     1\n#define MSR_LINK_MASTER    3\n\tRETRY_LIMIT\t\t= 0x304, \n#define RETRY_LIMIT_SHORT_SHIFT 8\n#define RETRY_LIMIT_LONG_SHIFT 0\n\tRRSR\t\t\t= 0x310, \n#define RRSR_1M\t\t\t\t\t\tBIT(0)\n#define RRSR_2M\t\t\t\t\t\tBIT(1)\n#define RRSR_5_5M\t\t\t\t\tBIT(2)\n#define RRSR_11M\t\t\t\t\tBIT(3)\n#define RRSR_6M\t\t\t\t\t\tBIT(4)\n#define RRSR_9M\t\t\t\t\t\tBIT(5)\n#define RRSR_12M\t\t\t\t\tBIT(6)\n#define RRSR_18M\t\t\t\t\tBIT(7)\n#define RRSR_24M\t\t\t\t\tBIT(8)\n#define RRSR_36M\t\t\t\t\tBIT(9)\n#define RRSR_48M\t\t\t\t\tBIT(10)\n#define RRSR_54M\t\t\t\t\tBIT(11)\n#define BRSR_AckShortPmb\t\t\tBIT(23)\t\t\n\tUFWP\t\t\t= 0x318,\n\tRATR0\t\t\t= 0x320, \n\tDRIVER_RSSI\t\t= 0x32c,\t\t\t\t\t\n\n\n\n\n#define\tRATR_1M\t\t\t0x00000001\n#define\tRATR_2M\t\t\t0x00000002\n#define\tRATR_55M\t\t0x00000004\n#define\tRATR_11M\t\t0x00000008\n\n#define\tRATR_6M\t\t\t0x00000010\n#define\tRATR_9M\t\t\t0x00000020\n#define\tRATR_12M\t\t0x00000040\n#define\tRATR_18M\t\t0x00000080\n#define\tRATR_24M\t\t0x00000100\n#define\tRATR_36M\t\t0x00000200\n#define\tRATR_48M\t\t0x00000400\n#define\tRATR_54M\t\t0x00000800\n\n#define\tRATR_MCS0\t\t0x00001000\n#define\tRATR_MCS1\t\t0x00002000\n#define\tRATR_MCS2\t\t0x00004000\n#define\tRATR_MCS3\t\t0x00008000\n#define\tRATR_MCS4\t\t0x00010000\n#define\tRATR_MCS5\t\t0x00020000\n#define\tRATR_MCS6\t\t0x00040000\n#define\tRATR_MCS7\t\t0x00080000\n\n#define\tRATR_MCS8\t\t0x00100000\n#define\tRATR_MCS9\t\t0x00200000\n#define\tRATR_MCS10\t\t0x00400000\n#define\tRATR_MCS11\t\t0x00800000\n#define\tRATR_MCS12\t\t0x01000000\n#define\tRATR_MCS13\t\t0x02000000\n#define\tRATR_MCS14\t\t0x04000000\n#define\tRATR_MCS15\t\t0x08000000\n\n#define RATE_ALL_CCK\t\t(RATR_1M | RATR_2M | RATR_55M | RATR_11M)\n#define RATE_ALL_OFDM_AG\t(RATR_6M | RATR_9M | RATR_12M | RATR_18M |\\\n\t\t\t\t RATR_24M | RATR_36M | RATR_48M | RATR_54M)\n#define RATE_ALL_OFDM_1SS\t(RATR_MCS0 | RATR_MCS1 | RATR_MCS2 | RATR_MCS3 |\\\n\t\t\t\t RATR_MCS4 | RATR_MCS5 | RATR_MCS6 | RATR_MCS7)\n#define RATE_ALL_OFDM_2SS\t(RATR_MCS8 | RATR_MCS9 | RATR_MCS10 | RATR_MCS11 |\\\n\t\t\t\t RATR_MCS12 | RATR_MCS13 | RATR_MCS14 | RATR_MCS15)\n\tEPROM_CMD\t\t= 0xfe58,\n#define Cmd9346CR_9356SEL\tBIT(4)\n#define EPROM_CMD_OPERATING_MODE_SHIFT 6\n#define EPROM_CMD_NORMAL 0\n#define EPROM_CMD_PROGRAM 2\n#define EPROM_CS_BIT BIT(3)\n#define EPROM_CK_BIT BIT(2)\n#define EPROM_W_BIT  BIT(1)\n#define EPROM_R_BIT  BIT(0)\n};\n\n\n\n\n#define GPI 0x108\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}