Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Tue Aug  6 16:39:16 2024
| Host              : DESKTOP-RPBGQSN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ../reports/impl_timing.rpt
| Design            : firFilterv7
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.827        0.000                      0                 1673        0.017        0.000                      0                 1673        3.374        0.000                       0                   747  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.907}        7.813           127.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.827        0.000                      0                 1673        0.017        0.000                      0                 1673        3.374        0.000                       0                   747  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 EVEN_ORDER_DELAY.delayZ_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Destination:            arg__1/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk rise@7.813ns - clk rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.500ns (13.616%)  route 3.172ns (86.384%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 10.318 - 7.813 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.979ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.888ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=871, routed)         1.856     3.128    clk_IBUF_BUFG
    SLICE_X95Y236        FDRE                                         r  EVEN_ORDER_DELAY.delayZ_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y236        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.209 r  EVEN_ORDER_DELAY.delayZ_reg[25][0]/Q
                         net (fo=20, routed)          1.510     4.719    EVEN_ORDER_DELAY.delayZ_reg_n_0_[25][0]
    SLICE_X104Y256       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.871 r  arg__1_i_21/O
                         net (fo=1, routed)           0.015     4.886    arg__1_i_21_n_0
    SLICE_X104Y256       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.003 f  arg__1_i_18/CO[7]
                         net (fo=1, routed)           0.026     5.029    arg__1_i_18_n_0
    SLICE_X104Y257       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.081 f  arg__1_i_17/CO[0]
                         net (fo=16, routed)          0.735     5.816    arg__1_i_17_n_7
    SLICE_X94Y252        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     5.914 r  arg__1_i_1/O
                         net (fo=15, routed)          0.886     6.800    arg__1/A[28]
    DSP48E2_X13Y103      DSP_A_B_DATA                                 r  arg__1/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.813     7.813 r  
    E4                                                0.000     7.813 r  clk (IN)
                         net (fo=0)                   0.000     7.813    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     8.346 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.346    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.346 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     8.515    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     8.539 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=871, routed)         1.779    10.318    arg__1/CLK
    DSP48E2_X13Y103      DSP_A_B_DATA                                 r  arg__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.637    10.955    
                         clock uncertainty           -0.035    10.919    
    DSP48E2_X13Y103      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.292    10.627    arg__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  3.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 EVEN_ORDER_DELAY.delayZ_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Destination:            EVEN_ORDER_DELAY.delayZPipe_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.879%)  route 0.118ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Net Delay (Source):      1.677ns (routing 0.888ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.979ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=871, routed)         1.677     2.403    clk_IBUF_BUFG
    SLICE_X93Y264        FDRE                                         r  EVEN_ORDER_DELAY.delayZ_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.461 r  EVEN_ORDER_DELAY.delayZ_reg[8][0]/Q
                         net (fo=3, routed)           0.118     2.579    EVEN_ORDER_DELAY.delayZ_reg[8][15]
    SLICE_X91Y265        FDRE                                         r  EVEN_ORDER_DELAY.delayZPipe_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=871, routed)         1.911     3.183    clk_IBUF_BUFG
    SLICE_X91Y265        FDRE                                         r  EVEN_ORDER_DELAY.delayZPipe_reg[8][0]/C
                         clock pessimism             -0.683     2.500    
    SLICE_X91Y265        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.562    EVEN_ORDER_DELAY.delayZPipe_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.907 }
Period(ns):         7.813
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         7.813       6.523      BUFGCE_HDIO_X2Y2  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         3.907       3.375      SLICE_X89Y262     EVEN_ORDER_DELAY.delayZ_reg[10][-1]_srl2___EVEN_ORDER_DELAY.delayZ_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         3.907       3.375      SLICE_X89Y262     EVEN_ORDER_DELAY.delayZ_reg[10][-1]_srl2___EVEN_ORDER_DELAY.delayZ_reg_r/CLK



