Search.setIndex({"alltitles": {"Indices and tables": [[7, "indices-and-tables"]], "Introduction": [[3, null]], "Overview": [[3, "overview"]], "Qorvo UWB Driver API package documentation": [[7, null]], "UWB Device Driver": [[1, null]], "UWB Driver API": [[2, null]], "UWB Driver API: Private Functions": [[4, null]], "UWB Driver API: Radio": [[5, null]], "UWB Driver API: Version": [[6, null]], "UWB Driver Documentation": [[0, null]]}, "docnames": ["drivers/index", "drivers/uwb/index", "drivers/uwb/uwb_driver_api", "drivers/uwb/uwb_driver_overview", "drivers/uwb/uwb_private", "drivers/uwb/uwb_radio_api", "drivers/uwb/uwb_version", "index"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2}, "filenames": ["drivers/index.rst", "drivers/uwb/index.rst", "drivers/uwb/uwb_driver_api.rst", "drivers/uwb/uwb_driver_overview.rst", "drivers/uwb/uwb_private.rst", "drivers/uwb/uwb_radio_api.rst", "drivers/uwb/uwb_version.rst", "index.rst"], "indexentries": {"ant_gpio6_pos_mask (c macro)": [[5, "c.ANT_GPIO6_POS_MASK", false]], "ant_gpio6_pos_offset (c macro)": [[5, "c.ANT_GPIO6_POS_OFFSET", false]], "ant_gpio6_val_mask (c macro)": [[5, "c.ANT_GPIO6_VAL_MASK", false]], "ant_gpio6_val_offset (c macro)": [[5, "c.ANT_GPIO6_VAL_OFFSET", false]], "ant_gpio7_pos_mask (c macro)": [[5, "c.ANT_GPIO7_POS_MASK", false]], "ant_gpio7_pos_offset (c macro)": [[5, "c.ANT_GPIO7_POS_OFFSET", false]], "ant_gpio7_val_mask (c macro)": [[5, "c.ANT_GPIO7_VAL_MASK", false]], "ant_gpio7_val_offset (c macro)": [[5, "c.ANT_GPIO7_VAL_OFFSET", false]], "check_preamble_len_validity (c macro)": [[5, "c.CHECK_PREAMBLE_LEN_VALIDITY", false]], "chunk_cir_nb_samp (c macro)": [[5, "c.CHUNK_CIR_NB_SAMP", false]], "clock_offset_ppm_to_ratio (c macro)": [[5, "c.CLOCK_OFFSET_PPM_TO_RATIO", false]], "coex_margin_dtu (c macro)": [[5, "c.COEX_MARGIN_DTU", false]], "coex_margin_us (c macro)": [[5, "c.COEX_MARGIN_US", false]], "coex_time_dtu (c macro)": [[5, "c.COEX_TIME_DTU", false]], "coex_time_us (c macro)": [[5, "c.COEX_TIME_US", false]], "deca_sleep (c function)": [[5, "c.deca_sleep", false]], "deca_usleep (c function)": [[5, "c.deca_usleep", false]], "decairqstatus_t (c type)": [[5, "c.decaIrqStatus_t", false]], "decamutexoff (c function)": [[5, "c.decamutexoff", false]], "decamutexon (c function)": [[5, "c.decamutexon", false]], "default_xtal_trim (c macro)": [[5, "c.DEFAULT_XTAL_TRIM", false]], "default_xtal_trim_temp (c macro)": [[5, "c.DEFAULT_XTAL_TRIM_TEMP", false]], "delay_20uusec (c macro)": [[5, "c.DELAY_20uUSec", false]], "driver_name (c macro)": [[6, "c.DRIVER_NAME", false]], "driver_version_hex (c macro)": [[6, "c.DRIVER_VERSION_HEX", false]], "driver_version_str (c macro)": [[6, "c.DRIVER_VERSION_STR", false]], "dtu_to_us (c macro)": [[5, "c.DTU_TO_US", false]], "dtu_to_us_s (c macro)": [[5, "c.DTU_TO_US_S", false]], "dw3000_chip_freq (c macro)": [[5, "c.DW3000_CHIP_FREQ", false]], "dw3000_chip_per_dly (c macro)": [[5, "c.DW3000_CHIP_PER_DLY", false]], "dw3000_chip_per_dtu (c macro)": [[5, "c.DW3000_CHIP_PER_DTU", false]], "dw3000_dtu_freq (c macro)": [[5, "c.DW3000_DTU_FREQ", false]], "dw3000_dtu_freq_s (c macro)": [[5, "c.DW3000_DTU_FREQ_S", false]], "dw3000_enable_all_gpios_mask (c macro)": [[5, "c.DW3000_ENABLE_ALL_GPIOS_MASK", false]], "dw3000type_e (c enum)": [[5, "c.dw3000type_e", false]], "dw3000type_e.aoa (c enumerator)": [[5, "c.dw3000type_e.AOA", false]], "dw3000type_e.non_aoa (c enumerator)": [[5, "c.dw3000type_e.NON_AOA", false]], "dw37xx_enable_all_gpios_mask (c macro)": [[5, "c.DW37XX_ENABLE_ALL_GPIOS_MASK", false]], "dw_chip_id_e (c enum)": [[5, "c.dw_chip_id_e", false]], "dw_chip_id_e.dwt_dw3000_dev_id (c enumerator)": [[5, "c.dw_chip_id_e.DWT_DW3000_DEV_ID", false]], "dw_chip_id_e.dwt_dw3000_pdoa_dev_id (c enumerator)": [[5, "c.dw_chip_id_e.DWT_DW3000_PDOA_DEV_ID", false]], "dw_chip_id_e.dwt_qm33110_dev_id (c enumerator)": [[5, "c.dw_chip_id_e.DWT_QM33110_DEV_ID", false]], "dw_chip_id_e.dwt_qm33120_pdoa_dev_id (c enumerator)": [[5, "c.dw_chip_id_e.DWT_QM33120_PDOA_DEV_ID", false]], "dwt_acc_idx_e (c enum)": [[5, "c.dwt_acc_idx_e", false]], "dwt_acc_idx_e.dwt_acc_idx_ip_m (c enumerator)": [[5, "c.dwt_acc_idx_e.DWT_ACC_IDX_IP_M", false]], "dwt_acc_idx_e.dwt_acc_idx_sts0_m (c enumerator)": [[5, "c.dwt_acc_idx_e.DWT_ACC_IDX_STS0_M", false]], "dwt_acc_idx_e.dwt_acc_idx_sts1_m (c enumerator)": [[5, "c.dwt_acc_idx_e.DWT_ACC_IDX_STS1_M", false]], "dwt_acc_idx_e.num_of_dwt_acc_idx (c enumerator)": [[5, "c.dwt_acc_idx_e.NUM_OF_DWT_ACC_IDX", false]], "dwt_acc_idx_is_ipatov (c macro)": [[5, "c.DWT_ACC_IDX_IS_IPATOV", false]], "dwt_acc_idx_is_sts (c macro)": [[5, "c.DWT_ACC_IDX_IS_STS", false]], "dwt_adjust_tx_power (c function)": [[5, "c.dwt_adjust_tx_power", false]], "dwt_aes_config_t (c struct)": [[5, "c.dwt_aes_config_t", false]], "dwt_aes_config_t.aes_core_type (c var)": [[5, "c.dwt_aes_config_t.aes_core_type", false]], "dwt_aes_config_t.aes_key_otp_type (c var)": [[5, "c.dwt_aes_config_t.aes_key_otp_type", false]], "dwt_aes_config_t.aes_otp_sel_key_block (c var)": [[5, "c.dwt_aes_config_t.aes_otp_sel_key_block", false]], "dwt_aes_config_t.key_addr (c var)": [[5, "c.dwt_aes_config_t.key_addr", false]], "dwt_aes_config_t.key_load (c var)": [[5, "c.dwt_aes_config_t.key_load", false]], "dwt_aes_config_t.key_size (c var)": [[5, "c.dwt_aes_config_t.key_size", false]], "dwt_aes_config_t.key_src (c var)": [[5, "c.dwt_aes_config_t.key_src", false]], "dwt_aes_config_t.mic (c var)": [[5, "c.dwt_aes_config_t.mic", false]], "dwt_aes_config_t.mode (c var)": [[5, "c.dwt_aes_config_t.mode", false]], "dwt_aes_core_type_e (c enum)": [[5, "c.dwt_aes_core_type_e", false]], "dwt_aes_core_type_e.aes_core_type_ccm (c enumerator)": [[5, "c.dwt_aes_core_type_e.AES_core_type_CCM", false]], "dwt_aes_core_type_e.aes_core_type_gcm (c enumerator)": [[5, "c.dwt_aes_core_type_e.AES_core_type_GCM", false]], "dwt_aes_dst_port_e (c enum)": [[5, "c.dwt_aes_dst_port_e", false]], "dwt_aes_dst_port_e.aes_dst_rx_buf_0 (c enumerator)": [[5, "c.dwt_aes_dst_port_e.AES_Dst_Rx_buf_0", false]], "dwt_aes_dst_port_e.aes_dst_rx_buf_1 (c enumerator)": [[5, "c.dwt_aes_dst_port_e.AES_Dst_Rx_buf_1", false]], "dwt_aes_dst_port_e.aes_dst_scratch (c enumerator)": [[5, "c.dwt_aes_dst_port_e.AES_Dst_Scratch", false]], "dwt_aes_dst_port_e.aes_dst_sts_key (c enumerator)": [[5, "c.dwt_aes_dst_port_e.AES_Dst_STS_key", false]], "dwt_aes_dst_port_e.aes_dst_tx_buf (c enumerator)": [[5, "c.dwt_aes_dst_port_e.AES_Dst_Tx_buf", false]], "dwt_aes_errors (c macro)": [[5, "c.DWT_AES_ERRORS", false]], "dwt_aes_iv_entry (c macro)": [[4, "c.DWT_AES_IV_ENTRY", false]], "dwt_aes_job_t (c struct)": [[5, "c.dwt_aes_job_t", false]], "dwt_aes_job_t.dst_port (c var)": [[5, "c.dwt_aes_job_t.dst_port", false]], "dwt_aes_job_t.header (c var)": [[5, "c.dwt_aes_job_t.header", false]], "dwt_aes_job_t.header_len (c var)": [[5, "c.dwt_aes_job_t.header_len", false]], "dwt_aes_job_t.mic_size (c var)": [[5, "c.dwt_aes_job_t.mic_size", false]], "dwt_aes_job_t.mode (c var)": [[5, "c.dwt_aes_job_t.mode", false]], "dwt_aes_job_t.nonce (c var)": [[5, "c.dwt_aes_job_t.nonce", false]], "dwt_aes_job_t.payload (c var)": [[5, "c.dwt_aes_job_t.payload", false]], "dwt_aes_job_t.payload_len (c var)": [[5, "c.dwt_aes_job_t.payload_len", false]], "dwt_aes_job_t.src_port (c var)": [[5, "c.dwt_aes_job_t.src_port", false]], "dwt_aes_key_load_e (c enum)": [[5, "c.dwt_aes_key_load_e", false]], "dwt_aes_key_load_e.aes_key_load (c enumerator)": [[5, "c.dwt_aes_key_load_e.AES_KEY_Load", false]], "dwt_aes_key_load_e.aes_key_no_load (c enumerator)": [[5, "c.dwt_aes_key_load_e.AES_KEY_No_Load", false]], "dwt_aes_key_otp_type_e (c enum)": [[5, "c.dwt_aes_key_otp_type_e", false]], "dwt_aes_key_otp_type_e.aes_key_otp (c enumerator)": [[5, "c.dwt_aes_key_otp_type_e.AES_key_OTP", false]], "dwt_aes_key_otp_type_e.aes_key_ram (c enumerator)": [[5, "c.dwt_aes_key_otp_type_e.AES_key_RAM", false]], "dwt_aes_key_size_e (c enum)": [[5, "c.dwt_aes_key_size_e", false]], "dwt_aes_key_size_e.aes_key_128bit (c enumerator)": [[5, "c.dwt_aes_key_size_e.AES_KEY_128bit", false]], "dwt_aes_key_size_e.aes_key_192bit (c enumerator)": [[5, "c.dwt_aes_key_size_e.AES_KEY_192bit", false]], "dwt_aes_key_size_e.aes_key_256bit (c enumerator)": [[5, "c.dwt_aes_key_size_e.AES_KEY_256bit", false]], "dwt_aes_key_src_e (c enum)": [[5, "c.dwt_aes_key_src_e", false]], "dwt_aes_key_src_e.aes_key_src_ramorotp (c enumerator)": [[5, "c.dwt_aes_key_src_e.AES_KEY_Src_RAMorOTP", false]], "dwt_aes_key_src_e.aes_key_src_register (c enumerator)": [[5, "c.dwt_aes_key_src_e.AES_KEY_Src_Register", false]], "dwt_aes_key_t (c struct)": [[5, "c.dwt_aes_key_t", false]], "dwt_aes_key_t.key0 (c var)": [[5, "c.dwt_aes_key_t.key0", false]], "dwt_aes_key_t.key1 (c var)": [[5, "c.dwt_aes_key_t.key1", false]], "dwt_aes_key_t.key2 (c var)": [[5, "c.dwt_aes_key_t.key2", false]], "dwt_aes_key_t.key3 (c var)": [[5, "c.dwt_aes_key_t.key3", false]], "dwt_aes_key_t.key4 (c var)": [[5, "c.dwt_aes_key_t.key4", false]], "dwt_aes_key_t.key5 (c var)": [[5, "c.dwt_aes_key_t.key5", false]], "dwt_aes_key_t.key6 (c var)": [[5, "c.dwt_aes_key_t.key6", false]], "dwt_aes_key_t.key7 (c var)": [[5, "c.dwt_aes_key_t.key7", false]], "dwt_aes_mode_e (c enum)": [[5, "c.dwt_aes_mode_e", false]], "dwt_aes_mode_e.aes_decrypt (c enumerator)": [[5, "c.dwt_aes_mode_e.AES_Decrypt", false]], "dwt_aes_mode_e.aes_encrypt (c enumerator)": [[5, "c.dwt_aes_mode_e.AES_Encrypt", false]], "dwt_aes_otp_sel_key_block_e (c enum)": [[5, "c.dwt_aes_otp_sel_key_block_e", false]], "dwt_aes_otp_sel_key_block_e.aes_key_otp_sel_1st_128 (c enumerator)": [[5, "c.dwt_aes_otp_sel_key_block_e.AES_key_otp_sel_1st_128", false]], "dwt_aes_otp_sel_key_block_e.aes_key_otp_sel_2nd_128 (c enumerator)": [[5, "c.dwt_aes_otp_sel_key_block_e.AES_key_otp_sel_2nd_128", false]], "dwt_aes_src_port_e (c enum)": [[5, "c.dwt_aes_src_port_e", false]], "dwt_aes_src_port_e.aes_src_rx_buf_0 (c enumerator)": [[5, "c.dwt_aes_src_port_e.AES_Src_Rx_buf_0", false]], "dwt_aes_src_port_e.aes_src_rx_buf_1 (c enumerator)": [[5, "c.dwt_aes_src_port_e.AES_Src_Rx_buf_1", false]], "dwt_aes_src_port_e.aes_src_scratch (c enumerator)": [[5, "c.dwt_aes_src_port_e.AES_Src_Scratch", false]], "dwt_aes_src_port_e.aes_src_tx_buf (c enumerator)": [[5, "c.dwt_aes_src_port_e.AES_Src_Tx_buf", false]], "dwt_aon_read (c function)": [[5, "c.dwt_aon_read", false]], "dwt_aon_sleep_conf_e (c enum)": [[5, "c.dwt_aon_sleep_conf_e", false]], "dwt_aon_sleep_conf_e.aon_lposc_trim (c enumerator)": [[5, "c.dwt_aon_sleep_conf_e.AON_LPOSC_TRIM", false]], "dwt_aon_sleep_conf_e.aon_slpcnt_cal_ctrl (c enumerator)": [[5, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_CTRL", false]], "dwt_aon_sleep_conf_e.aon_slpcnt_cal_hi (c enumerator)": [[5, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_HI", false]], "dwt_aon_sleep_conf_e.aon_slpcnt_cal_lo (c enumerator)": [[5, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_LO", false]], "dwt_aon_sleep_conf_e.aon_slpcnt_hi (c enumerator)": [[5, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_HI", false]], "dwt_aon_sleep_conf_e.aon_slpcnt_lo (c enumerator)": [[5, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_LO", false]], "dwt_aon_sleep_conf_e.aon_vdd_dig (c enumerator)": [[5, "c.dwt_aon_sleep_conf_e.AON_VDD_DIG", false]], "dwt_aon_write (c function)": [[5, "c.dwt_aon_write", false]], "dwt_apiversion (c function)": [[5, "c.dwt_apiversion", false]], "dwt_bit_mask (c macro)": [[5, "c.DWT_BIT_MASK", false]], "dwt_calcbandwidthadj (c function)": [[5, "c.dwt_calcbandwidthadj", false]], "dwt_calcpgcount (c function)": [[5, "c.dwt_calcpgcount", false]], "dwt_calculate_first_path_power (c function)": [[5, "c.dwt_calculate_first_path_power", false]], "dwt_calculate_linear_tx_power (c function)": [[5, "c.dwt_calculate_linear_tx_power", false]], "dwt_calculate_rssi (c function)": [[5, "c.dwt_calculate_rssi", false]], "dwt_calibratesleepcnt (c function)": [[5, "c.dwt_calibratesleepcnt", false]], "dwt_callbacks_s (c struct)": [[5, "c.dwt_callbacks_s", false]], "dwt_callbacks_s.cbciadone (c var)": [[5, "c.dwt_callbacks_s.cbCiaDone", false]], "dwt_callbacks_s.cbdualspiev (c var)": [[5, "c.dwt_callbacks_s.cbDualSPIEv", false]], "dwt_callbacks_s.cbfrmrdy (c var)": [[5, "c.dwt_callbacks_s.cbFrmRdy", false]], "dwt_callbacks_s.cbrxerr (c var)": [[5, "c.dwt_callbacks_s.cbRxErr", false]], "dwt_callbacks_s.cbrxok (c var)": [[5, "c.dwt_callbacks_s.cbRxOk", false]], "dwt_callbacks_s.cbrxto (c var)": [[5, "c.dwt_callbacks_s.cbRxTo", false]], "dwt_callbacks_s.cbspierr (c var)": [[5, "c.dwt_callbacks_s.cbSPIErr", false]], "dwt_callbacks_s.cbspirderr (c var)": [[5, "c.dwt_callbacks_s.cbSPIRDErr", false]], "dwt_callbacks_s.cbspirdy (c var)": [[5, "c.dwt_callbacks_s.cbSPIRdy", false]], "dwt_callbacks_s.cbsysevent (c var)": [[5, "c.dwt_callbacks_s.cbSysEvent", false]], "dwt_callbacks_s.cbtxdone (c var)": [[5, "c.dwt_callbacks_s.cbTxDone", false]], "dwt_callbacks_s.deverr (c var)": [[5, "c.dwt_callbacks_s.devErr", false]], "dwt_capture_adc_samples (c function)": [[5, "c.dwt_capture_adc_samples", false]], "dwt_capture_adc_t (c struct)": [[5, "c.dwt_capture_adc_t", false]], "dwt_capture_adc_t.buffer (c var)": [[5, "c.dwt_capture_adc_t.buffer", false]], "dwt_capture_adc_t.length (c var)": [[5, "c.dwt_capture_adc_t.length", false]], "dwt_capture_adc_t.sample_start_offset (c var)": [[5, "c.dwt_capture_adc_t.sample_start_offset", false]], "dwt_capture_adc_t.test_mode_wrap (c var)": [[5, "c.dwt_capture_adc_t.test_mode_wrap", false]], "dwt_capture_adc_t.thresholds (c var)": [[5, "c.dwt_capture_adc_t.thresholds", false]], "dwt_cb_data_rx_flags_e (c enum)": [[5, "c.dwt_cb_data_rx_flags_e", false]], "dwt_cb_data_rx_flags_e.dwt_cb_data_rx_flag_cer (c enumerator)": [[5, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CER", false]], "dwt_cb_data_rx_flags_e.dwt_cb_data_rx_flag_cia (c enumerator)": [[5, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CIA", false]], "dwt_cb_data_rx_flags_e.dwt_cb_data_rx_flag_cper (c enumerator)": [[5, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CPER", false]], "dwt_cb_data_rx_flags_e.dwt_cb_data_rx_flag_nd (c enumerator)": [[5, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_ND", false]], "dwt_cb_data_rx_flags_e.dwt_cb_data_rx_flag_rng (c enumerator)": [[5, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_RNG", false]], "dwt_cb_data_t (c struct)": [[5, "c.dwt_cb_data_t", false]], "dwt_cb_data_t.datalength (c var)": [[5, "c.dwt_cb_data_t.datalength", false]], "dwt_cb_data_t.dss_stat (c var)": [[5, "c.dwt_cb_data_t.dss_stat", false]], "dwt_cb_data_t.dw (c var)": [[5, "c.dwt_cb_data_t.dw", false]], "dwt_cb_data_t.rx_flags (c var)": [[5, "c.dwt_cb_data_t.rx_flags", false]], "dwt_cb_data_t.status (c var)": [[5, "c.dwt_cb_data_t.status", false]], "dwt_cb_data_t.status_hi (c var)": [[5, "c.dwt_cb_data_t.status_hi", false]], "dwt_cb_t (c type)": [[5, "c.dwt_cb_t", false]], "dwt_check_dev_id (c function)": [[5, "c.dwt_check_dev_id", false]], "dwt_checkidlerc (c function)": [[5, "c.dwt_checkidlerc", false]], "dwt_checkirq (c function)": [[5, "c.dwt_checkirq", false]], "dwt_cia_diag_log_conf_e (c enum)": [[5, "c.dwt_cia_diag_log_conf_e", false]], "dwt_cia_diag_log_conf_e.dw_cia_diag_log_all (c enumerator)": [[5, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_ALL", false]], "dwt_cia_diag_log_conf_e.dw_cia_diag_log_max (c enumerator)": [[5, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MAX", false]], "dwt_cia_diag_log_conf_e.dw_cia_diag_log_mid (c enumerator)": [[5, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MID", false]], "dwt_cia_diag_log_conf_e.dw_cia_diag_log_min (c enumerator)": [[5, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MIN", false]], "dwt_cia_diag_log_conf_e.dw_cia_diag_log_off (c enumerator)": [[5, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_OFF", false]], "dwt_cir_len_ip_prf16 (c macro)": [[5, "c.DWT_CIR_LEN_IP_PRF16", false]], "dwt_cir_len_ip_prf64 (c macro)": [[5, "c.DWT_CIR_LEN_IP_PRF64", false]], "dwt_cir_len_max (c macro)": [[5, "c.DWT_CIR_LEN_MAX", false]], "dwt_cir_len_sts (c macro)": [[5, "c.DWT_CIR_LEN_STS", false]], "dwt_cir_read_mode_e (c enum)": [[5, "c.dwt_cir_read_mode_e", false]], "dwt_cir_read_mode_e.dwt_cir_read_full (c enumerator)": [[5, "c.dwt_cir_read_mode_e.DWT_CIR_READ_FULL", false]], "dwt_cir_read_mode_e.dwt_cir_read_hi (c enumerator)": [[5, "c.dwt_cir_read_mode_e.DWT_CIR_READ_HI", false]], "dwt_cir_read_mode_e.dwt_cir_read_lo (c enumerator)": [[5, "c.dwt_cir_read_mode_e.DWT_CIR_READ_LO", false]], "dwt_cir_read_mode_e.dwt_cir_read_mid (c enumerator)": [[5, "c.dwt_cir_read_mode_e.DWT_CIR_READ_MID", false]], "dwt_cir_sign_24bit_extend_32bit_mask (c macro)": [[5, "c.DWT_CIR_SIGN_24BIT_EXTEND_32BIT_MASK", false]], "dwt_cir_value_no_sign_18bit_mask (c macro)": [[5, "c.DWT_CIR_VALUE_NO_SIGN_18BIT_MASK", false]], "dwt_cirdiags_t (c struct)": [[5, "c.dwt_cirdiags_t", false]], "dwt_cirdiags_t.accumcount (c var)": [[5, "c.dwt_cirdiags_t.accumCount", false]], "dwt_cirdiags_t.efpconflevel (c var)": [[5, "c.dwt_cirdiags_t.EFpConfLevel", false]], "dwt_cirdiags_t.efpindex (c var)": [[5, "c.dwt_cirdiags_t.EFpIndex", false]], "dwt_cirdiags_t.f1 (c var)": [[5, "c.dwt_cirdiags_t.F1", false]], "dwt_cirdiags_t.f2 (c var)": [[5, "c.dwt_cirdiags_t.F2", false]], "dwt_cirdiags_t.f3 (c var)": [[5, "c.dwt_cirdiags_t.F3", false]], "dwt_cirdiags_t.fpindex (c var)": [[5, "c.dwt_cirdiags_t.FpIndex", false]], "dwt_cirdiags_t.fpthreshold (c var)": [[5, "c.dwt_cirdiags_t.FpThreshold", false]], "dwt_cirdiags_t.peakamp (c var)": [[5, "c.dwt_cirdiags_t.peakAmp", false]], "dwt_cirdiags_t.peakindex (c var)": [[5, "c.dwt_cirdiags_t.peakIndex", false]], "dwt_cirdiags_t.power (c var)": [[5, "c.dwt_cirdiags_t.power", false]], "dwt_clearaonconfig (c function)": [[5, "c.dwt_clearaonconfig", false]], "dwt_config_ostr_mode (c function)": [[5, "c.dwt_config_ostr_mode", false]], "dwt_config_t (c struct)": [[5, "c.dwt_config_t", false]], "dwt_config_t.chan (c var)": [[5, "c.dwt_config_t.chan", false]], "dwt_config_t.datarate (c var)": [[5, "c.dwt_config_t.dataRate", false]], "dwt_config_t.pdoamode (c var)": [[5, "c.dwt_config_t.pdoaMode", false]], "dwt_config_t.phrmode (c var)": [[5, "c.dwt_config_t.phrMode", false]], "dwt_config_t.phrrate (c var)": [[5, "c.dwt_config_t.phrRate", false]], "dwt_config_t.rxcode (c var)": [[5, "c.dwt_config_t.rxCode", false]], "dwt_config_t.rxpac (c var)": [[5, "c.dwt_config_t.rxPAC", false]], "dwt_config_t.sfdto (c var)": [[5, "c.dwt_config_t.sfdTO", false]], "dwt_config_t.sfdtype (c var)": [[5, "c.dwt_config_t.sfdType", false]], "dwt_config_t.stslength (c var)": [[5, "c.dwt_config_t.stsLength", false]], "dwt_config_t.stsmode (c var)": [[5, "c.dwt_config_t.stsMode", false]], "dwt_config_t.txcode (c var)": [[5, "c.dwt_config_t.txCode", false]], "dwt_config_t.txpreamblength (c var)": [[5, "c.dwt_config_t.txPreambLength", false]], "dwt_configciadiag (c function)": [[5, "c.dwt_configciadiag", false]], "dwt_configcontinuousframemode (c function)": [[5, "c.dwt_configcontinuousframemode", false]], "dwt_configcwmode (c function)": [[5, "c.dwt_configcwmode", false]], "dwt_configeventcounters (c function)": [[5, "c.dwt_configeventcounters", false]], "dwt_configmrxlut (c function)": [[5, "c.dwt_configmrxlut", false]], "dwt_configtxrxfcs (c function)": [[5, "c.dwt_configtxrxfcs", false]], "dwt_configure (c function)": [[5, "c.dwt_configure", false]], "dwt_configure_aes (c function)": [[5, "c.dwt_configure_aes", false]], "dwt_configure_and_set_antenna_selection_gpio (c function)": [[5, "c.dwt_configure_and_set_antenna_selection_gpio", false]], "dwt_configure_le_address (c function)": [[5, "c.dwt_configure_le_address", false]], "dwt_configure_rf_port (c function)": [[5, "c.dwt_configure_rf_port", false]], "dwt_configure_timer (c function)": [[5, "c.dwt_configure_timer", false]], "dwt_configure_wificoex_gpio (c function)": [[5, "c.dwt_configure_wificoex_gpio", false]], "dwt_configureframefilter (c function)": [[5, "c.dwt_configureframefilter", false]], "dwt_configureisr (c function)": [[5, "c.dwt_configureisr", false]], "dwt_configurerfport (c macro)": [[5, "c.dwt_configurerfport", false]], "dwt_configurerfport_override (c macro)": [[5, "c.dwt_configurerfport_override", false]], "dwt_configuresfdtype (c function)": [[5, "c.dwt_configuresfdtype", false]], "dwt_configuresleep (c function)": [[5, "c.dwt_configuresleep", false]], "dwt_configuresleepcnt (c function)": [[5, "c.dwt_configuresleepcnt", false]], "dwt_configurestsiv (c function)": [[5, "c.dwt_configurestsiv", false]], "dwt_configurestskey (c function)": [[5, "c.dwt_configurestskey", false]], "dwt_configurestsloadiv (c function)": [[5, "c.dwt_configurestsloadiv", false]], "dwt_configurestsmode (c function)": [[5, "c.dwt_configurestsmode", false]], "dwt_configuretxrf (c function)": [[5, "c.dwt_configuretxrf", false]], "dwt_convert_tx_power_to_index (c function)": [[5, "c.dwt_convert_tx_power_to_index", false]], "dwt_convertrawtemperature (c function)": [[5, "c.dwt_convertrawtemperature", false]], "dwt_convertrawvoltage (c function)": [[5, "c.dwt_convertrawvoltage", false]], "dwt_db_int_rx (c macro)": [[5, "c.DWT_DB_INT_RX", false]], "dwt_dbl_buff_conf_e (c enum)": [[5, "c.dwt_dbl_buff_conf_e", false]], "dwt_dbl_buff_conf_e.dbl_buff_access_buffer_0 (c enumerator)": [[5, "c.dwt_dbl_buff_conf_e.DBL_BUFF_ACCESS_BUFFER_0", false]], "dwt_dbl_buff_conf_e.dbl_buff_access_buffer_1 (c enumerator)": [[5, "c.dwt_dbl_buff_conf_e.DBL_BUFF_ACCESS_BUFFER_1", false]], "dwt_dbl_buff_conf_e.dbl_buff_off (c enumerator)": [[5, "c.dwt_dbl_buff_conf_e.DBL_BUFF_OFF", false]], "dwt_dbl_buff_mode_e (c enum)": [[5, "c.dwt_dbl_buff_mode_e", false]], "dwt_dbl_buff_mode_e.dbl_buf_mode_auto (c enumerator)": [[5, "c.dwt_dbl_buff_mode_e.DBL_BUF_MODE_AUTO", false]], "dwt_dbl_buff_mode_e.dbl_buf_mode_man (c enumerator)": [[5, "c.dwt_dbl_buff_mode_e.DBL_BUF_MODE_MAN", false]], "dwt_dbl_buff_state_e (c enum)": [[5, "c.dwt_dbl_buff_state_e", false]], "dwt_dbl_buff_state_e.dbl_buf_state_dis (c enumerator)": [[5, "c.dwt_dbl_buff_state_e.DBL_BUF_STATE_DIS", false]], "dwt_dbl_buff_state_e.dbl_buf_state_en (c enumerator)": [[5, "c.dwt_dbl_buff_state_e.DBL_BUF_STATE_EN", false]], "dwt_debug_print (c macro)": [[5, "c.DWT_DEBUG_PRINT", false]], "dwt_def_pllbiastrim (c macro)": [[5, "c.DWT_DEF_PLLBIASTRIM", false]], "dwt_deviceentcnts_t (c struct)": [[5, "c.dwt_deviceentcnts_t", false]], "dwt_deviceentcnts_t.arfe (c var)": [[5, "c.dwt_deviceentcnts_t.ARFE", false]], "dwt_deviceentcnts_t.crcb (c var)": [[5, "c.dwt_deviceentcnts_t.CRCB", false]], "dwt_deviceentcnts_t.crce (c var)": [[5, "c.dwt_deviceentcnts_t.CRCE", false]], "dwt_deviceentcnts_t.crcg (c var)": [[5, "c.dwt_deviceentcnts_t.CRCG", false]], "dwt_deviceentcnts_t.hpw (c var)": [[5, "c.dwt_deviceentcnts_t.HPW", false]], "dwt_deviceentcnts_t.over (c var)": [[5, "c.dwt_deviceentcnts_t.OVER", false]], "dwt_deviceentcnts_t.phe (c var)": [[5, "c.dwt_deviceentcnts_t.PHE", false]], "dwt_deviceentcnts_t.prej (c var)": [[5, "c.dwt_deviceentcnts_t.PREJ", false]], "dwt_deviceentcnts_t.pto (c var)": [[5, "c.dwt_deviceentcnts_t.PTO", false]], "dwt_deviceentcnts_t.rsl (c var)": [[5, "c.dwt_deviceentcnts_t.RSL", false]], "dwt_deviceentcnts_t.rto (c var)": [[5, "c.dwt_deviceentcnts_t.RTO", false]], "dwt_deviceentcnts_t.sfdd (c var)": [[5, "c.dwt_deviceentcnts_t.SFDD", false]], "dwt_deviceentcnts_t.sfdto (c var)": [[5, "c.dwt_deviceentcnts_t.SFDTO", false]], "dwt_deviceentcnts_t.stse (c var)": [[5, "c.dwt_deviceentcnts_t.STSE", false]], "dwt_deviceentcnts_t.txf (c var)": [[5, "c.dwt_deviceentcnts_t.TXF", false]], "dwt_dgc_chan_sel (c enum)": [[5, "c.dwt_dgc_chan_sel", false]], "dwt_dgc_chan_sel.dwt_dgc_sel_ch5 (c enumerator)": [[5, "c.dwt_dgc_chan_sel.DWT_DGC_SEL_CH5", false]], "dwt_dgc_chan_sel.dwt_dgc_sel_ch9 (c enumerator)": [[5, "c.dwt_dgc_chan_sel.DWT_DGC_SEL_CH9", false]], "dwt_dgc_load_location (c enum)": [[5, "c.dwt_dgc_load_location", false]], "dwt_dgc_load_location.dwt_dgc_load_from_otp (c enumerator)": [[5, "c.dwt_dgc_load_location.DWT_DGC_LOAD_FROM_OTP", false]], "dwt_dgc_load_location.dwt_dgc_load_from_sw (c enumerator)": [[5, "c.dwt_dgc_load_location.DWT_DGC_LOAD_FROM_SW", false]], "dwt_diag_type_e (c enum)": [[5, "c.dwt_diag_type_e", false]], "dwt_diag_type_e.ipatov (c enumerator)": [[5, "c.dwt_diag_type_e.IPATOV", false]], "dwt_diag_type_e.sts1 (c enumerator)": [[5, "c.dwt_diag_type_e.STS1", false]], "dwt_diag_type_e.sts2 (c enumerator)": [[5, "c.dwt_diag_type_e.STS2", false]], "dwt_disable_otp_ips (c function)": [[5, "c.dwt_disable_OTP_IPS", false]], "dwt_disablecontinuousframemode (c function)": [[5, "c.dwt_disablecontinuousframemode", false]], "dwt_disablecontinuouswavemode (c function)": [[5, "c.dwt_disablecontinuouswavemode", false]], "dwt_do_aes (c function)": [[5, "c.dwt_do_aes", false]], "dwt_ds_en_sleep (c function)": [[5, "c.dwt_ds_en_sleep", false]], "dwt_ds_sema_force (c function)": [[5, "c.dwt_ds_sema_force", false]], "dwt_ds_sema_release (c function)": [[5, "c.dwt_ds_sema_release", false]], "dwt_ds_sema_request (c function)": [[5, "c.dwt_ds_sema_request", false]], "dwt_ds_sema_status (c function)": [[5, "c.dwt_ds_sema_status", false]], "dwt_ds_sema_status_hi (c function)": [[5, "c.dwt_ds_sema_status_hi", false]], "dwt_ds_setinterrupt_spixavailable (c function)": [[5, "c.dwt_ds_setinterrupt_SPIxavailable", false]], "dwt_dw3720_pdoa_dev_id (c macro)": [[5, "c.DWT_DW3720_PDOA_DEV_ID", false]], "dwt_enable_crc (c macro)": [[5, "c.DWT_ENABLE_CRC", false]], "dwt_enable_disable_eq (c function)": [[5, "c.dwt_enable_disable_eq", false]], "dwt_enableautoack (c function)": [[5, "c.dwt_enableautoack", false]], "dwt_enablegpioclocks (c function)": [[5, "c.dwt_enablegpioclocks", false]], "dwt_enablespicrccheck (c function)": [[5, "c.dwt_enablespicrccheck", false]], "dwt_entersleep (c function)": [[5, "c.dwt_entersleep", false]], "dwt_entersleepafter (c function)": [[5, "c.dwt_entersleepafter", false]], "dwt_entersleepaftertx (c function)": [[5, "c.dwt_entersleepaftertx", false]], "dwt_eq_config_e (c enum)": [[5, "c.dwt_eq_config_e", false]], "dwt_eq_config_e.dwt_eq_disabled (c enumerator)": [[5, "c.dwt_eq_config_e.DWT_EQ_DISABLED", false]], "dwt_eq_config_e.dwt_eq_enabled (c enumerator)": [[5, "c.dwt_eq_config_e.DWT_EQ_ENABLED", false]], "dwt_error_e (c enum)": [[5, "c.dwt_error_e", false]], "dwt_error_e.dwt_err_pll_lock (c enumerator)": [[5, "c.dwt_error_e.DWT_ERR_PLL_LOCK", false]], "dwt_error_e.dwt_err_rx_adc_cal (c enumerator)": [[5, "c.dwt_error_e.DWT_ERR_RX_ADC_CAL", false]], "dwt_error_e.dwt_err_rx_cal_pgf (c enumerator)": [[5, "c.dwt_error_e.DWT_ERR_RX_CAL_PGF", false]], "dwt_error_e.dwt_err_rx_cal_resi (c enumerator)": [[5, "c.dwt_error_e.DWT_ERR_RX_CAL_RESI", false]], "dwt_error_e.dwt_err_rx_cal_resq (c enumerator)": [[5, "c.dwt_error_e.DWT_ERR_RX_CAL_RESQ", false]], "dwt_error_e.dwt_err_wrong_state (c enumerator)": [[5, "c.dwt_error_e.DWT_ERR_WRONG_STATE", false]], "dwt_error_e.dwt_error (c enumerator)": [[5, "c.dwt_error_e.DWT_ERROR", false]], "dwt_error_e.dwt_success (c enumerator)": [[5, "c.dwt_error_e.DWT_SUCCESS", false]], "dwt_fcs_mode_e (c enum)": [[5, "c.dwt_fcs_mode_e", false]], "dwt_fcs_mode_e.dwt_fcs_enable (c enumerator)": [[5, "c.dwt_fcs_mode_e.DWT_FCS_ENABLE", false]], "dwt_fcs_mode_e.dwt_fcs_rx_off (c enumerator)": [[5, "c.dwt_fcs_mode_e.DWT_FCS_RX_OFF", false]], "dwt_fcs_mode_e.dwt_fcs_tx_off (c enumerator)": [[5, "c.dwt_fcs_mode_e.DWT_FCS_TX_OFF", false]], "dwt_ff_conf_options_e (c enum)": [[5, "c.dwt_ff_conf_options_e", false]], "dwt_ff_conf_options_e.dwt_ff_ack_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_ACK_EN", false]], "dwt_ff_conf_options_e.dwt_ff_beacon_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_BEACON_EN", false]], "dwt_ff_conf_options_e.dwt_ff_coord_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_COORD_EN", false]], "dwt_ff_conf_options_e.dwt_ff_data_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_DATA_EN", false]], "dwt_ff_conf_options_e.dwt_ff_disable (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_DISABLE", false]], "dwt_ff_conf_options_e.dwt_ff_enable_802_15_4 (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_ENABLE_802_15_4", false]], "dwt_ff_conf_options_e.dwt_ff_extend_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_EXTEND_EN", false]], "dwt_ff_conf_options_e.dwt_ff_frag_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_FRAG_EN", false]], "dwt_ff_conf_options_e.dwt_ff_impbrcast_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_IMPBRCAST_EN", false]], "dwt_ff_conf_options_e.dwt_ff_mac_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_MAC_EN", false]], "dwt_ff_conf_options_e.dwt_ff_mac_le0_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE0_EN", false]], "dwt_ff_conf_options_e.dwt_ff_mac_le1_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE1_EN", false]], "dwt_ff_conf_options_e.dwt_ff_mac_le2_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE2_EN", false]], "dwt_ff_conf_options_e.dwt_ff_mac_le3_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE3_EN", false]], "dwt_ff_conf_options_e.dwt_ff_multi_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_MULTI_EN", false]], "dwt_ff_conf_options_e.dwt_ff_rsvd_en (c enumerator)": [[5, "c.dwt_ff_conf_options_e.DWT_FF_RSVD_EN", false]], "dwt_forcetrxoff (c function)": [[5, "c.dwt_forcetrxoff", false]], "dwt_generatecrc8 (c function)": [[5, "c.dwt_generatecrc8", false]], "dwt_get_dgcdecision (c function)": [[5, "c.dwt_get_dgcdecision", false]], "dwt_get_reg_names (c function)": [[5, "c.dwt_get_reg_names", false]], "dwt_getcirregaddress (c function)": [[5, "c.dwt_getcirregaddress", false]], "dwt_geteui (c function)": [[5, "c.dwt_geteui", false]], "dwt_getframelength (c function)": [[5, "c.dwt_getframelength", false]], "dwt_getgpiodir (c function)": [[5, "c.dwt_getgpiodir", false]], "dwt_geticreftemp (c function)": [[5, "c.dwt_geticreftemp", false]], "dwt_geticrefvolt (c function)": [[5, "c.dwt_geticrefvolt", false]], "dwt_getlotid (c function)": [[5, "c.dwt_getlotid", false]], "dwt_getpartid (c function)": [[5, "c.dwt_getpartid", false]], "dwt_getpllcaltemperature (c function)": [[5, "c.dwt_getpllcaltemperature", false]], "dwt_getrxantennadelay (c function)": [[5, "c.dwt_getrxantennadelay", false]], "dwt_gettxantennadelay (c function)": [[5, "c.dwt_gettxantennadelay", false]], "dwt_getxtaltrim (c function)": [[5, "c.dwt_getxtaltrim", false]], "dwt_gpio_func_mask_e (c enum)": [[5, "c.dwt_gpio_func_mask_e", false]], "dwt_gpio_func_mask_e.gpio0_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO0_FUNC_MASK", false]], "dwt_gpio_func_mask_e.gpio1_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO1_FUNC_MASK", false]], "dwt_gpio_func_mask_e.gpio2_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO2_FUNC_MASK", false]], "dwt_gpio_func_mask_e.gpio3_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO3_FUNC_MASK", false]], "dwt_gpio_func_mask_e.gpio4_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO4_FUNC_MASK", false]], "dwt_gpio_func_mask_e.gpio5_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO5_FUNC_MASK", false]], "dwt_gpio_func_mask_e.gpio6_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO6_FUNC_MASK", false]], "dwt_gpio_func_mask_e.gpio7_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO7_FUNC_MASK", false]], "dwt_gpio_func_mask_e.gpio8_func_mask (c enumerator)": [[5, "c.dwt_gpio_func_mask_e.GPIO8_FUNC_MASK", false]], "dwt_gpio_mask_e (c enum)": [[5, "c.dwt_gpio_mask_e", false]], "dwt_gpio_mask_e.gpio0_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO0_BIT_MASK", false]], "dwt_gpio_mask_e.gpio1_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO1_BIT_MASK", false]], "dwt_gpio_mask_e.gpio2_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO2_BIT_MASK", false]], "dwt_gpio_mask_e.gpio3_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO3_BIT_MASK", false]], "dwt_gpio_mask_e.gpio4_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO4_BIT_MASK", false]], "dwt_gpio_mask_e.gpio5_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO5_BIT_MASK", false]], "dwt_gpio_mask_e.gpio6_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO6_BIT_MASK", false]], "dwt_gpio_mask_e.gpio7_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO7_BIT_MASK", false]], "dwt_gpio_mask_e.gpio8_bit_mask (c enumerator)": [[5, "c.dwt_gpio_mask_e.GPIO8_BIT_MASK", false]], "dwt_gpio_pin_e (c enum)": [[5, "c.dwt_gpio_pin_e", false]], "dwt_gpio_pin_e.dw3000_gpio_pin0_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin0_pdoa_sw_tx (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_PDOA_SW_TX", false]], "dwt_gpio_pin_e.dw3000_gpio_pin0_rxokled (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_RXOKLED", false]], "dwt_gpio_pin_e.dw3000_gpio_pin1_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin1_pdoa_sw_rx (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_PDOA_SW_RX", false]], "dwt_gpio_pin_e.dw3000_gpio_pin1_sfdled (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_SFDLED", false]], "dwt_gpio_pin_e.dw3000_gpio_pin2_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin2_pdoa_sw_rf1 (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_PDOA_SW_RF1", false]], "dwt_gpio_pin_e.dw3000_gpio_pin2_rxled (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_RXLED", false]], "dwt_gpio_pin_e.dw3000_gpio_pin3_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin3_pdoa_sw_rf2 (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_PDOA_SW_RF2", false]], "dwt_gpio_pin_e.dw3000_gpio_pin3_txled (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_TXLED", false]], "dwt_gpio_pin_e.dw3000_gpio_pin4_extpa (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_EXTPA", false]], "dwt_gpio_pin_e.dw3000_gpio_pin4_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin4_irq (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_IRQ", false]], "dwt_gpio_pin_e.dw3000_gpio_pin5_exttxe (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN5_EXTTXE", false]], "dwt_gpio_pin_e.dw3000_gpio_pin5_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN5_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin6_extrxe (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN6_EXTRXE", false]], "dwt_gpio_pin_e.dw3000_gpio_pin6_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN6_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin7_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN7_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin7_sync (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN7_SYNC", false]], "dwt_gpio_pin_e.dw3000_gpio_pin8_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN8_GPIO", false]], "dwt_gpio_pin_e.dw3000_gpio_pin8_irq (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN8_IRQ", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin0_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin0_rxokled (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_RXOKLED", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin0_spi2_clk (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_SPI2_CLK", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin1_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin1_sfdled (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_SFDLED", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin1_spi2_miso (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_SPI2_MISO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin2_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin2_irq2 (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_IRQ2", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin2_rxled (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_RXLED", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin3_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin3_spi2_mosi (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_SPI2_MOSI", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin3_txled (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_TXLED", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin4_coex_in (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_COEX_IN", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin4_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin4_pdoa_sw_tx (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_PDOA_SW_TX", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin5_coex_out (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_COEX_OUT", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin5_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin5_pdoa_sw_rx (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_PDOA_SW_RX", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin6_ext_sw_rx (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_EXT_SW_RX", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin6_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin6_pdoa_sw_rf1 (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_PDOA_SW_RF1", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin7_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin7_pdoa_sw_rf2 (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_PDOA_SW_RF2", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin7_sync (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_SYNC", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin8_gpio (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN8_GPIO", false]], "dwt_gpio_pin_e.dw37xx_gpio_pin8_irq (c enumerator)": [[5, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN8_IRQ", false]], "dwt_gpio_pin_e.gpio_pin0_exttxe (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN0_EXTTXE", false]], "dwt_gpio_pin_e.gpio_pin1_extrxe (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN1_EXTRXE", false]], "dwt_gpio_pin_e.gpio_pin2_rxled (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN2_RXLED", false]], "dwt_gpio_pin_e.gpio_pin3_txled (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN3_TXLED", false]], "dwt_gpio_pin_e.gpio_pin4_extda (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN4_EXTDA", false]], "dwt_gpio_pin_e.gpio_pin4_exttxe (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN4_EXTTXE", false]], "dwt_gpio_pin_e.gpio_pin5_extrxe (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN5_EXTRXE", false]], "dwt_gpio_pin_e.gpio_pin5_exttx (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN5_EXTTX", false]], "dwt_gpio_pin_e.gpio_pin6_extrx (c enumerator)": [[5, "c.dwt_gpio_pin_e.GPIO_PIN6_EXTRX", false]], "dwt_host_sleep_en_e (c enum)": [[5, "c.dwt_host_sleep_en_e", false]], "dwt_host_sleep_en_e.host_dis_sleep (c enumerator)": [[5, "c.dwt_host_sleep_en_e.HOST_DIS_SLEEP", false]], "dwt_host_sleep_en_e.host_en_sleep (c enumerator)": [[5, "c.dwt_host_sleep_en_e.HOST_EN_SLEEP", false]], "dwt_idle_init_modes_e (c enum)": [[5, "c.dwt_idle_init_modes_e", false]], "dwt_idle_init_modes_e.dwt_dw_idle (c enumerator)": [[5, "c.dwt_idle_init_modes_e.DWT_DW_IDLE", false]], "dwt_idle_init_modes_e.dwt_dw_idle_rc (c enumerator)": [[5, "c.dwt_idle_init_modes_e.DWT_DW_IDLE_RC", false]], "dwt_idle_init_modes_e.dwt_dw_init (c enumerator)": [[5, "c.dwt_idle_init_modes_e.DWT_DW_INIT", false]], "dwt_initialise (c function)": [[5, "c.dwt_initialise", false]], "dwt_int_aes_sts_auth_err_bit_mask (c macro)": [[5, "c.DWT_INT_AES_STS_AUTH_ERR_BIT_MASK", false]], "dwt_int_aes_sts_mem_conf_bit_mask (c macro)": [[5, "c.DWT_INT_AES_STS_MEM_CONF_BIT_MASK", false]], "dwt_int_aes_sts_trans_err_bit_mask (c macro)": [[5, "c.DWT_INT_AES_STS_TRANS_ERR_BIT_MASK", false]], "dwt_int_all_hi (c macro)": [[5, "c.DWT_INT_ALL_HI", false]], "dwt_int_all_lo (c macro)": [[5, "c.DWT_INT_ALL_LO", false]], "dwt_int_conf_e (c enum)": [[5, "c.dwt_int_conf_e", false]], "dwt_int_conf_e.dwt_int_aat_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_AAT_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_arfe_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_ARFE_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_ciadone_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_CIADONE_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_ciaerr_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_CIAERR_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_cp_lock_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_CP_LOCK_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_cperr_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_CPERR_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_hpdwarn_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_HPDWARN_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_irqs_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_IRQS_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_pll_hilo_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_PLL_HILO_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rcinit_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RCINIT_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxfce_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXFCE_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxfcg_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXFCG_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxfr_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXFR_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxfsl_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXFSL_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxfto_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXFTO_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxovrr_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXOVRR_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxphd_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXPHD_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxphe_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXPHE_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxprd_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXPRD_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxpto_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXPTO_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxsfdd_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXSFDD_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_rxsto_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_RXSTO_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_spicrce_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_SPICRCE_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_spirdy_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_SPIRDY_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_timer0_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_TIMER0_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_timer1_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_TIMER1_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_txfrb_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_TXFRB_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_txfrs_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_TXFRS_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_txphs_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_TXPHS_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_txprs_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_TXPRS_BIT_MASK", false]], "dwt_int_conf_e.dwt_int_vwarn_bit_mask (c enumerator)": [[5, "c.dwt_int_conf_e.DWT_INT_VWARN_BIT_MASK", false]], "dwt_int_hi_cca_fail_bit_mask (c macro)": [[5, "c.DWT_INT_HI_CCA_FAIL_BIT_MASK", false]], "dwt_int_options_e (c enum)": [[5, "c.dwt_INT_options_e", false]], "dwt_int_options_e.dwt_disable_int (c enumerator)": [[5, "c.dwt_INT_options_e.DWT_DISABLE_INT", false]], "dwt_int_options_e.dwt_enable_int (c enumerator)": [[5, "c.dwt_INT_options_e.DWT_ENABLE_INT", false]], "dwt_int_options_e.dwt_enable_int_dual_spi (c enumerator)": [[5, "c.dwt_INT_options_e.DWT_ENABLE_INT_DUAL_SPI", false]], "dwt_int_options_e.dwt_enable_int_only (c enumerator)": [[5, "c.dwt_INT_options_e.DWT_ENABLE_INT_ONLY", false]], "dwt_int_options_e.dwt_enable_int_only_dual_spi (c enumerator)": [[5, "c.dwt_INT_options_e.DWT_ENABLE_INT_ONLY_DUAL_SPI", false]], "dwt_int_rx (c macro)": [[5, "c.DWT_INT_RX", false]], "dwt_ip_sts_segment_e (c enum)": [[5, "c.dwt_ip_sts_segment_e", false]], "dwt_ip_sts_segment_e.dwt_compat_none (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_COMPAT_NONE", false]], "dwt_ip_sts_segment_e.dwt_ip_m (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_IP_M", false]], "dwt_ip_sts_segment_e.dwt_ip_s (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_IP_S", false]], "dwt_ip_sts_segment_e.dwt_sts0_m (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_STS0_M", false]], "dwt_ip_sts_segment_e.dwt_sts0_s (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_STS0_S", false]], "dwt_ip_sts_segment_e.dwt_sts1_m (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_STS1_M", false]], "dwt_ip_sts_segment_e.dwt_sts1_s (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_STS1_S", false]], "dwt_ip_sts_segment_e.dwt_sts2_m (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_STS2_M", false]], "dwt_ip_sts_segment_e.dwt_sts2_s (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_STS2_S", false]], "dwt_ip_sts_segment_e.dwt_sts3_m (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_STS3_M", false]], "dwt_ip_sts_segment_e.dwt_sts3_s (c enumerator)": [[5, "c.dwt_ip_sts_segment_e.DWT_STS3_S", false]], "dwt_isr (c function)": [[5, "c.dwt_isr", false]], "dwt_isr_flags_e (c enum)": [[5, "c.dwt_isr_flags_e", false]], "dwt_isr_flags_e.dwt_len0_rxgood (c enumerator)": [[5, "c.dwt_isr_flags_e.DWT_LEN0_RXGOOD", false]], "dwt_le_addresses_e (c enum)": [[5, "c.dwt_le_addresses_e", false]], "dwt_le_addresses_e.le0 (c enumerator)": [[5, "c.dwt_le_addresses_e.LE0", false]], "dwt_le_addresses_e.le1 (c enumerator)": [[5, "c.dwt_le_addresses_e.LE1", false]], "dwt_le_addresses_e.le2 (c enumerator)": [[5, "c.dwt_le_addresses_e.LE2", false]], "dwt_le_addresses_e.le3 (c enumerator)": [[5, "c.dwt_le_addresses_e.LE3", false]], "dwt_local_data_t (c struct)": [[5, "c.dwt_local_data_t", false]], "dwt_local_data_t.adc_zero_thresholds (c var)": [[5, "c.dwt_local_data_t.adc_zero_thresholds", false]], "dwt_local_data_t.bias_tune (c var)": [[5, "c.dwt_local_data_t.bias_tune", false]], "dwt_local_data_t.cbdata (c var)": [[5, "c.dwt_local_data_t.cbData", false]], "dwt_local_data_t.channel (c var)": [[5, "c.dwt_local_data_t.channel", false]], "dwt_local_data_t.cia_diagnostic (c var)": [[5, "c.dwt_local_data_t.cia_diagnostic", false]], "dwt_local_data_t.coarse_code_pll_cal_ch5 (c var)": [[5, "c.dwt_local_data_t.coarse_code_pll_cal_ch5", false]], "dwt_local_data_t.coarse_code_pll_cal_ch9 (c var)": [[5, "c.dwt_local_data_t.coarse_code_pll_cal_ch9", false]], "dwt_local_data_t.dblbuffon (c var)": [[5, "c.dwt_local_data_t.dblbuffon", false]], "dwt_local_data_t.dgc_otp_set (c var)": [[5, "c.dwt_local_data_t.dgc_otp_set", false]], "dwt_local_data_t.init_xtrim (c var)": [[5, "c.dwt_local_data_t.init_xtrim", false]], "dwt_local_data_t.longframes (c var)": [[5, "c.dwt_local_data_t.longFrames", false]], "dwt_local_data_t.lotid (c var)": [[5, "c.dwt_local_data_t.lotID", false]], "dwt_local_data_t.otp_ldo_tune_lo (c var)": [[5, "c.dwt_local_data_t.otp_ldo_tune_lo", false]], "dwt_local_data_t.otprev (c var)": [[5, "c.dwt_local_data_t.otprev", false]], "dwt_local_data_t.partid (c var)": [[5, "c.dwt_local_data_t.partID", false]], "dwt_local_data_t.pdoamode (c var)": [[5, "c.dwt_local_data_t.pdoaMode", false]], "dwt_local_data_t.pll_bias_trim (c var)": [[5, "c.dwt_local_data_t.pll_bias_trim", false]], "dwt_local_data_t.pll_rx_prebuf_cfg (c var)": [[5, "c.dwt_local_data_t.pll_rx_prebuf_cfg", false]], "dwt_local_data_t.sleep_mode (c var)": [[5, "c.dwt_local_data_t.sleep_mode", false]], "dwt_local_data_t.spicrc (c var)": [[5, "c.dwt_local_data_t.spicrc", false]], "dwt_local_data_t.stsconfig (c var)": [[5, "c.dwt_local_data_t.stsconfig", false]], "dwt_local_data_t.stslength (c var)": [[5, "c.dwt_local_data_t.stsLength", false]], "dwt_local_data_t.ststhreshold (c var)": [[5, "c.dwt_local_data_t.ststhreshold", false]], "dwt_local_data_t.sys_cfg_dis_fce_bit_flag (c var)": [[5, "c.dwt_local_data_t.sys_cfg_dis_fce_bit_flag", false]], "dwt_local_data_t.temperature (c var)": [[5, "c.dwt_local_data_t.temperature", false]], "dwt_local_data_t.tempp (c var)": [[5, "c.dwt_local_data_t.tempP", false]], "dwt_local_data_t.vbatp (c var)": [[5, "c.dwt_local_data_t.vBatP", false]], "dwt_local_data_t.vdddig_current (c var)": [[5, "c.dwt_local_data_t.vdddig_current", false]], "dwt_local_data_t.vdddig_otp (c var)": [[5, "c.dwt_local_data_t.vdddig_otp", false]], "dwt_mic_size_e (c enum)": [[5, "c.dwt_mic_size_e", false]], "dwt_mic_size_e.mic_0 (c enumerator)": [[5, "c.dwt_mic_size_e.MIC_0", false]], "dwt_mic_size_e.mic_10 (c enumerator)": [[5, "c.dwt_mic_size_e.MIC_10", false]], "dwt_mic_size_e.mic_12 (c enumerator)": [[5, "c.dwt_mic_size_e.MIC_12", false]], "dwt_mic_size_e.mic_14 (c enumerator)": [[5, "c.dwt_mic_size_e.MIC_14", false]], "dwt_mic_size_e.mic_16 (c enumerator)": [[5, "c.dwt_mic_size_e.MIC_16", false]], "dwt_mic_size_e.mic_4 (c enumerator)": [[5, "c.dwt_mic_size_e.MIC_4", false]], "dwt_mic_size_e.mic_6 (c enumerator)": [[5, "c.dwt_mic_size_e.MIC_6", false]], "dwt_mic_size_e.mic_8 (c enumerator)": [[5, "c.dwt_mic_size_e.MIC_8", false]], "dwt_mic_size_from_bytes (c function)": [[5, "c.dwt_mic_size_from_bytes", false]], "dwt_nlos_alldiag (c function)": [[5, "c.dwt_nlos_alldiag", false]], "dwt_nlos_alldiag_t (c struct)": [[5, "c.dwt_nlos_alldiag_t", false]], "dwt_nlos_alldiag_t.accumcount (c var)": [[5, "c.dwt_nlos_alldiag_t.accumCount", false]], "dwt_nlos_alldiag_t.cir_power (c var)": [[5, "c.dwt_nlos_alldiag_t.cir_power", false]], "dwt_nlos_alldiag_t.d (c var)": [[5, "c.dwt_nlos_alldiag_t.D", false]], "dwt_nlos_alldiag_t.diag_type (c var)": [[5, "c.dwt_nlos_alldiag_t.diag_type", false]], "dwt_nlos_alldiag_t.f1 (c var)": [[5, "c.dwt_nlos_alldiag_t.F1", false]], "dwt_nlos_alldiag_t.f2 (c var)": [[5, "c.dwt_nlos_alldiag_t.F2", false]], "dwt_nlos_alldiag_t.f3 (c var)": [[5, "c.dwt_nlos_alldiag_t.F3", false]], "dwt_nlos_ipdiag (c function)": [[5, "c.dwt_nlos_ipdiag", false]], "dwt_nlos_ipdiag_t (c struct)": [[5, "c.dwt_nlos_ipdiag_t", false]], "dwt_nlos_ipdiag_t.index_fp_u32 (c var)": [[5, "c.dwt_nlos_ipdiag_t.index_fp_u32", false]], "dwt_nlos_ipdiag_t.index_pp_u32 (c var)": [[5, "c.dwt_nlos_ipdiag_t.index_pp_u32", false]], "dwt_num_dw_dev (c macro)": [[5, "c.DWT_NUM_DW_DEV", false]], "dwt_on_wake_param_e (c enum)": [[5, "c.dwt_on_wake_param_e", false]], "dwt_on_wake_param_e.dwt_alt_ops (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_ALT_OPS", false]], "dwt_on_wake_param_e.dwt_config (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_CONFIG", false]], "dwt_on_wake_param_e.dwt_gotoidle (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_GOTOIDLE", false]], "dwt_on_wake_param_e.dwt_gotorx (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_GOTORX", false]], "dwt_on_wake_param_e.dwt_loadbias (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_LOADBIAS", false]], "dwt_on_wake_param_e.dwt_loaddgc (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_LOADDGC", false]], "dwt_on_wake_param_e.dwt_loadldo (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_LOADLDO", false]], "dwt_on_wake_param_e.dwt_pgfcal (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_PGFCAL", false]], "dwt_on_wake_param_e.dwt_runsar (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_RUNSAR", false]], "dwt_on_wake_param_e.dwt_sel_ops0 (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_SEL_OPS0", false]], "dwt_on_wake_param_e.dwt_sel_ops1 (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_SEL_OPS1", false]], "dwt_on_wake_param_e.dwt_sel_ops2 (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_SEL_OPS2", false]], "dwt_on_wake_param_e.dwt_sel_ops3 (c enumerator)": [[5, "c.dwt_on_wake_param_e.DWT_SEL_OPS3", false]], "dwt_otpread (c function)": [[5, "c.dwt_otpread", false]], "dwt_otprevision (c function)": [[5, "c.dwt_otprevision", false]], "dwt_otpwrite (c function)": [[5, "c.dwt_otpwrite", false]], "dwt_otpwriteandverify (c function)": [[5, "c.dwt_otpwriteandverify", false]], "dwt_pac_size_e (c enum)": [[5, "c.dwt_pac_size_e", false]], "dwt_pac_size_e.dwt_pac16 (c enumerator)": [[5, "c.dwt_pac_size_e.DWT_PAC16", false]], "dwt_pac_size_e.dwt_pac32 (c enumerator)": [[5, "c.dwt_pac_size_e.DWT_PAC32", false]], "dwt_pac_size_e.dwt_pac4 (c enumerator)": [[5, "c.dwt_pac_size_e.DWT_PAC4", false]], "dwt_pac_size_e.dwt_pac8 (c enumerator)": [[5, "c.dwt_pac_size_e.DWT_PAC8", false]], "dwt_pdoa_mode_e (c enum)": [[5, "c.dwt_pdoa_mode_e", false]], "dwt_pdoa_mode_e.dwt_pdoa_m0 (c enumerator)": [[5, "c.dwt_pdoa_mode_e.DWT_PDOA_M0", false]], "dwt_pdoa_mode_e.dwt_pdoa_m1 (c enumerator)": [[5, "c.dwt_pdoa_mode_e.DWT_PDOA_M1", false]], "dwt_pdoa_mode_e.dwt_pdoa_m3 (c enumerator)": [[5, "c.dwt_pdoa_mode_e.DWT_PDOA_M3", false]], "dwt_pdoa_tdoa_res_t (c struct)": [[5, "c.dwt_pdoa_tdoa_res_t", false]], "dwt_pdoa_tdoa_res_t.fp_ok (c var)": [[5, "c.dwt_pdoa_tdoa_res_t.fp_ok", false]], "dwt_pdoa_tdoa_res_t.pdoa (c var)": [[5, "c.dwt_pdoa_tdoa_res_t.pdoa", false]], "dwt_pdoa_tdoa_res_t.tdoa (c var)": [[5, "c.dwt_pdoa_tdoa_res_t.tdoa", false]], "dwt_pgf_cal (c function)": [[5, "c.dwt_pgf_cal", false]], "dwt_phr_mode_e (c enum)": [[5, "c.dwt_phr_mode_e", false]], "dwt_phr_mode_e.dwt_phrmode_ext (c enumerator)": [[5, "c.dwt_phr_mode_e.DWT_PHRMODE_EXT", false]], "dwt_phr_mode_e.dwt_phrmode_std (c enumerator)": [[5, "c.dwt_phr_mode_e.DWT_PHRMODE_STD", false]], "dwt_phr_rate_e (c enum)": [[5, "c.dwt_phr_rate_e", false]], "dwt_phr_rate_e.dwt_phrrate_dta (c enumerator)": [[5, "c.dwt_phr_rate_e.DWT_PHRRATE_DTA", false]], "dwt_phr_rate_e.dwt_phrrate_std (c enumerator)": [[5, "c.dwt_phr_rate_e.DWT_PHRRATE_STD", false]], "dwt_plen_1024 (c macro)": [[5, "c.DWT_PLEN_1024", false]], "dwt_plen_128 (c macro)": [[5, "c.DWT_PLEN_128", false]], "dwt_plen_1536 (c macro)": [[5, "c.DWT_PLEN_1536", false]], "dwt_plen_16 (c macro)": [[5, "c.DWT_PLEN_16", false]], "dwt_plen_2048 (c macro)": [[5, "c.DWT_PLEN_2048", false]], "dwt_plen_256 (c macro)": [[5, "c.DWT_PLEN_256", false]], "dwt_plen_32 (c macro)": [[5, "c.DWT_PLEN_32", false]], "dwt_plen_4096 (c macro)": [[5, "c.DWT_PLEN_4096", false]], "dwt_plen_512 (c macro)": [[5, "c.DWT_PLEN_512", false]], "dwt_plen_64 (c macro)": [[5, "c.DWT_PLEN_64", false]], "dwt_plen_72 (c macro)": [[5, "c.DWT_PLEN_72", false]], "dwt_pll_cal (c function)": [[5, "c.dwt_pll_cal", false]], "dwt_pll_ch_type_e (c enum)": [[5, "c.dwt_pll_ch_type_e", false]], "dwt_pll_ch_type_e.dwt_ch5 (c enumerator)": [[5, "c.dwt_pll_ch_type_e.DWT_CH5", false]], "dwt_pll_ch_type_e.dwt_ch9 (c enumerator)": [[5, "c.dwt_pll_ch_type_e.DWT_CH9", false]], "dwt_pll_chx_auto_cal (c function)": [[5, "c.dwt_pll_chx_auto_cal", false]], "dwt_pll_prebuf_cfg_e (c enum)": [[5, "c.dwt_pll_prebuf_cfg_e", false]], "dwt_pll_prebuf_cfg_e.dwt_pll_rx_prebuf_disable (c enumerator)": [[5, "c.dwt_pll_prebuf_cfg_e.DWT_PLL_RX_PREBUF_DISABLE", false]], "dwt_pll_prebuf_cfg_e.dwt_pll_rx_prebuf_enable (c enumerator)": [[5, "c.dwt_pll_prebuf_cfg_e.DWT_PLL_RX_PREBUF_ENABLE", false]], "dwt_power_indexes_e (c enum)": [[5, "c.dwt_power_indexes_e", false]], "dwt_power_indexes_e.dwt_data_index (c enumerator)": [[5, "c.dwt_power_indexes_e.DWT_DATA_INDEX", false]], "dwt_power_indexes_e.dwt_max_power_index (c enumerator)": [[5, "c.dwt_power_indexes_e.DWT_MAX_POWER_INDEX", false]], "dwt_power_indexes_e.dwt_phr_index (c enumerator)": [[5, "c.dwt_power_indexes_e.DWT_PHR_INDEX", false]], "dwt_power_indexes_e.dwt_shr_index (c enumerator)": [[5, "c.dwt_power_indexes_e.DWT_SHR_INDEX", false]], "dwt_power_indexes_e.dwt_sts_index (c enumerator)": [[5, "c.dwt_power_indexes_e.DWT_STS_INDEX", false]], "dwt_prf_e (c enum)": [[5, "c.dwt_prf_e", false]], "dwt_prf_e.dwt_prf_16m (c enumerator)": [[5, "c.dwt_prf_e.DWT_PRF_16M", false]], "dwt_prf_e.dwt_prf_64m (c enumerator)": [[5, "c.dwt_prf_e.DWT_PRF_64M", false]], "dwt_prf_e.dwt_prf_scp (c enumerator)": [[5, "c.dwt_prf_e.DWT_PRF_SCP", false]], "dwt_probe (c function)": [[5, "c.dwt_probe", false]], "dwt_probe_s (c struct)": [[5, "c.dwt_probe_s", false]], "dwt_probe_s.driver_list (c var)": [[5, "c.dwt_probe_s.driver_list", false]], "dwt_probe_s.dw (c var)": [[5, "c.dwt_probe_s.dw", false]], "dwt_probe_s.dw_driver_num (c var)": [[5, "c.dwt_probe_s.dw_driver_num", false]], "dwt_probe_s.spi (c var)": [[5, "c.dwt_probe_s.spi", false]], "dwt_probe_s.wakeup_device_with_io (c var)": [[5, "c.dwt_probe_s.wakeup_device_with_io", false]], "dwt_rdb_e (c enum)": [[5, "c.dwt_rdb_e", false]], "dwt_rdb_e.dwt_rdb_status_ciadone0_bit_mask (c enumerator)": [[5, "c.dwt_rdb_e.DWT_RDB_STATUS_CIADONE0_BIT_MASK", false]], "dwt_rdb_e.dwt_rdb_status_ciadone1_bit_mask (c enumerator)": [[5, "c.dwt_rdb_e.DWT_RDB_STATUS_CIADONE1_BIT_MASK", false]], "dwt_rdb_e.dwt_rdb_status_cp_err0_bit_mask (c enumerator)": [[5, "c.dwt_rdb_e.DWT_RDB_STATUS_CP_ERR0_BIT_MASK", false]], "dwt_rdb_e.dwt_rdb_status_cp_err1_bit_mask (c enumerator)": [[5, "c.dwt_rdb_e.DWT_RDB_STATUS_CP_ERR1_BIT_MASK", false]], "dwt_rdb_e.dwt_rdb_status_rxfcg0_bit_mask (c enumerator)": [[5, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFCG0_BIT_MASK", false]], "dwt_rdb_e.dwt_rdb_status_rxfcg1_bit_mask (c enumerator)": [[5, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFCG1_BIT_MASK", false]], "dwt_rdb_e.dwt_rdb_status_rxfr0_bit_mask (c enumerator)": [[5, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFR0_BIT_MASK", false]], "dwt_rdb_e.dwt_rdb_status_rxfr1_bit_mask (c enumerator)": [[5, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFR1_BIT_MASK", false]], "dwt_rdb_status_clear_buff0_events (c macro)": [[5, "c.DWT_RDB_STATUS_CLEAR_BUFF0_EVENTS", false]], "dwt_rdb_status_clear_buff1_events (c macro)": [[5, "c.DWT_RDB_STATUS_CLEAR_BUFF1_EVENTS", false]], "dwt_read_adc_samples (c function)": [[5, "c.dwt_read_adc_samples", false]], "dwt_read_otp_all (c macro)": [[5, "c.DWT_READ_OTP_ALL", false]], "dwt_read_otp_modes_e (c enum)": [[5, "c.dwt_read_otp_modes_e", false]], "dwt_read_otp_modes_e.dwt_read_otp_bat (c enumerator)": [[5, "c.dwt_read_otp_modes_e.DWT_READ_OTP_BAT", false]], "dwt_read_otp_modes_e.dwt_read_otp_lid (c enumerator)": [[5, "c.dwt_read_otp_modes_e.DWT_READ_OTP_LID", false]], "dwt_read_otp_modes_e.dwt_read_otp_pid (c enumerator)": [[5, "c.dwt_read_otp_modes_e.DWT_READ_OTP_PID", false]], "dwt_read_otp_modes_e.dwt_read_otp_tmp (c enumerator)": [[5, "c.dwt_read_otp_modes_e.DWT_READ_OTP_TMP", false]], "dwt_read_otp_plid_dis (c macro)": [[5, "c.DWT_READ_OTP_PLID_DIS", false]], "dwt_read_otp_tmp_dis (c macro)": [[5, "c.DWT_READ_OTP_TMP_DIS", false]], "dwt_read_otp_vtbat_dis (c macro)": [[5, "c.DWT_READ_OTP_VTBAT_DIS", false]], "dwt_read_reg (c function)": [[5, "c.dwt_read_reg", false]], "dwt_read_scratch_data (c function)": [[5, "c.dwt_read_scratch_data", false]], "dwt_read_tdoa_pdoa (c function)": [[5, "c.dwt_read_tdoa_pdoa", false]], "dwt_readaccdata (c function)": [[5, "c.dwt_readaccdata", false]], "dwt_readcarrierintegrator (c function)": [[5, "c.dwt_readcarrierintegrator", false]], "dwt_readciaversion (c function)": [[5, "c.dwt_readCIAversion", false]], "dwt_readcir (c function)": [[5, "c.dwt_readcir", false]], "dwt_readcir_48b (c function)": [[5, "c.dwt_readcir_48b", false]], "dwt_readclockoffset (c function)": [[5, "c.dwt_readclockoffset", false]], "dwt_readctrdbg (c function)": [[5, "c.dwt_readctrdbg", false]], "dwt_readdevid (c function)": [[5, "c.dwt_readdevid", false]], "dwt_readdgcdbg (c function)": [[5, "c.dwt_readdgcdbg", false]], "dwt_readdiagnostics (c function)": [[5, "c.dwt_readdiagnostics", false]], "dwt_readdiagnostics_acc (c function)": [[5, "c.dwt_readdiagnostics_acc", false]], "dwt_readeventcounters (c function)": [[5, "c.dwt_readeventcounters", false]], "dwt_readfromdevice (c function)": [[4, "c.dwt_readfromdevice", false]], "dwt_readgpiovalue (c function)": [[5, "c.dwt_readgpiovalue", false]], "dwt_readpdoa (c function)": [[5, "c.dwt_readpdoa", false]], "dwt_readpdoaoffset (c function)": [[5, "c.dwt_readpdoaoffset", false]], "dwt_readpgdelay (c function)": [[5, "c.dwt_readpgdelay", false]], "dwt_readpllstatus (c function)": [[5, "c.dwt_readpllstatus", false]], "dwt_readrdbstatus (c function)": [[5, "c.dwt_readrdbstatus", false]], "dwt_readrxdata (c function)": [[5, "c.dwt_readrxdata", false]], "dwt_readrxtimestamp (c function)": [[5, "c.dwt_readrxtimestamp", false]], "dwt_readrxtimestamp_ipatov (c function)": [[5, "c.dwt_readrxtimestamp_ipatov", false]], "dwt_readrxtimestamp_sts (c function)": [[5, "c.dwt_readrxtimestamp_sts", false]], "dwt_readrxtimestamphi32 (c function)": [[5, "c.dwt_readrxtimestamphi32", false]], "dwt_readrxtimestamplo32 (c function)": [[5, "c.dwt_readrxtimestamplo32", false]], "dwt_readrxtimestampunadj (c function)": [[5, "c.dwt_readrxtimestampunadj", false]], "dwt_readstsquality (c function)": [[5, "c.dwt_readstsquality", false]], "dwt_readstsstatus (c function)": [[5, "c.dwt_readstsstatus", false]], "dwt_readsysstatushi (c function)": [[5, "c.dwt_readsysstatushi", false]], "dwt_readsysstatuslo (c function)": [[5, "c.dwt_readsysstatuslo", false]], "dwt_readsystime (c function)": [[5, "c.dwt_readsystime", false]], "dwt_readsystimestamphi32 (c function)": [[5, "c.dwt_readsystimestamphi32", false]], "dwt_readtdoa (c function)": [[5, "c.dwt_readtdoa", false]], "dwt_readtempvbat (c function)": [[5, "c.dwt_readtempvbat", false]], "dwt_readtxtimestamp (c function)": [[5, "c.dwt_readtxtimestamp", false]], "dwt_readtxtimestamphi32 (c function)": [[5, "c.dwt_readtxtimestamphi32", false]], "dwt_readtxtimestamplo32 (c function)": [[5, "c.dwt_readtxtimestamplo32", false]], "dwt_readwakeuptemp (c function)": [[5, "c.dwt_readwakeuptemp", false]], "dwt_readwakeupvbat (c function)": [[5, "c.dwt_readwakeupvbat", false]], "dwt_repeated_cw (c function)": [[5, "c.dwt_repeated_cw", false]], "dwt_repeated_frames (c function)": [[5, "c.dwt_repeated_frames", false]], "dwt_reset_options_e (c enum)": [[5, "c.dwt_reset_options_e", false]], "dwt_reset_options_e.dwt_reset_all (c enumerator)": [[5, "c.dwt_reset_options_e.DWT_RESET_ALL", false]], "dwt_reset_options_e.dwt_reset_clear (c enumerator)": [[5, "c.dwt_reset_options_e.DWT_RESET_CLEAR", false]], "dwt_reset_options_e.dwt_reset_ctrx (c enumerator)": [[5, "c.dwt_reset_options_e.DWT_RESET_CTRX", false]], "dwt_reset_options_e.dwt_reset_rx (c enumerator)": [[5, "c.dwt_reset_options_e.DWT_RESET_RX", false]], "dwt_reset_system_counter (c function)": [[5, "c.dwt_reset_system_counter", false]], "dwt_restore_common (c function)": [[5, "c.dwt_restore_common", false]], "dwt_restore_txrx (c function)": [[5, "c.dwt_restore_txrx", false]], "dwt_restore_type_e (c enum)": [[5, "c.dwt_restore_type_e", false]], "dwt_restore_type_e.dwt_fast_restore (c enumerator)": [[5, "c.dwt_restore_type_e.DWT_FAST_RESTORE", false]], "dwt_restore_type_e.dwt_force_adcoffset_cal (c enumerator)": [[5, "c.dwt_restore_type_e.DWT_FORCE_ADCOFFSET_CAL", false]], "dwt_restore_type_e.dwt_restore_rx_only_mode (c enumerator)": [[5, "c.dwt_restore_type_e.DWT_RESTORE_RX_ONLY_MODE", false]], "dwt_restore_type_e.dwt_restore_tx_only_mode (c enumerator)": [[5, "c.dwt_restore_type_e.DWT_RESTORE_TX_ONLY_MODE", false]], "dwt_restore_type_e.dwt_restore_txrx_mode (c enumerator)": [[5, "c.dwt_restore_type_e.DWT_RESTORE_TXRX_MODE", false]], "dwt_restore_type_e.dwt_standard_restore (c enumerator)": [[5, "c.dwt_restore_type_e.DWT_STANDARD_RESTORE", false]], "dwt_restoreconfig (c function)": [[5, "c.dwt_restoreconfig", false]], "dwt_rf_port_ctrl_e (c enum)": [[5, "c.dwt_rf_port_ctrl_e", false]], "dwt_rf_port_ctrl_e.dwt_rf_port_auto_1_2 (c enumerator)": [[5, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_AUTO_1_2", false]], "dwt_rf_port_ctrl_e.dwt_rf_port_auto_2_1 (c enumerator)": [[5, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_AUTO_2_1", false]], "dwt_rf_port_ctrl_e.dwt_rf_port_manual_1 (c enumerator)": [[5, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_1", false]], "dwt_rf_port_ctrl_e.dwt_rf_port_manual_2 (c enumerator)": [[5, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_2", false]], "dwt_rf_port_ctrl_e.dwt_rf_port_manual_disabled (c enumerator)": [[5, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_DISABLED", false]], "dwt_rfsw_config_t (c macro)": [[5, "c.dwt_rfsw_config_t", false]], "dwt_run_pgfcal (c function)": [[5, "c.dwt_run_pgfcal", false]], "dwt_rxdiag_t (c struct)": [[5, "c.dwt_rxdiag_t", false]], "dwt_rxdiag_t.ciadiag1 (c var)": [[5, "c.dwt_rxdiag_t.ciaDiag1", false]], "dwt_rxdiag_t.ipatovaccumcount (c var)": [[5, "c.dwt_rxdiag_t.ipatovAccumCount", false]], "dwt_rxdiag_t.ipatovf1 (c var)": [[5, "c.dwt_rxdiag_t.ipatovF1", false]], "dwt_rxdiag_t.ipatovf2 (c var)": [[5, "c.dwt_rxdiag_t.ipatovF2", false]], "dwt_rxdiag_t.ipatovf3 (c var)": [[5, "c.dwt_rxdiag_t.ipatovF3", false]], "dwt_rxdiag_t.ipatovfpindex (c var)": [[5, "c.dwt_rxdiag_t.ipatovFpIndex", false]], "dwt_rxdiag_t.ipatovpeak (c var)": [[5, "c.dwt_rxdiag_t.ipatovPeak", false]], "dwt_rxdiag_t.ipatovpoa (c var)": [[5, "c.dwt_rxdiag_t.ipatovPOA", false]], "dwt_rxdiag_t.ipatovpower (c var)": [[5, "c.dwt_rxdiag_t.ipatovPower", false]], "dwt_rxdiag_t.ipatovrxstatus (c var)": [[5, "c.dwt_rxdiag_t.ipatovRxStatus", false]], "dwt_rxdiag_t.ipatovrxtime (c var)": [[5, "c.dwt_rxdiag_t.ipatovRxTime", false]], "dwt_rxdiag_t.pdoa (c var)": [[5, "c.dwt_rxdiag_t.pdoa", false]], "dwt_rxdiag_t.sts2accumcount (c var)": [[5, "c.dwt_rxdiag_t.sts2AccumCount", false]], "dwt_rxdiag_t.sts2f1 (c var)": [[5, "c.dwt_rxdiag_t.sts2F1", false]], "dwt_rxdiag_t.sts2f2 (c var)": [[5, "c.dwt_rxdiag_t.sts2F2", false]], "dwt_rxdiag_t.sts2f3 (c var)": [[5, "c.dwt_rxdiag_t.sts2F3", false]], "dwt_rxdiag_t.sts2fpindex (c var)": [[5, "c.dwt_rxdiag_t.sts2FpIndex", false]], "dwt_rxdiag_t.sts2peak (c var)": [[5, "c.dwt_rxdiag_t.sts2Peak", false]], "dwt_rxdiag_t.sts2poa (c var)": [[5, "c.dwt_rxdiag_t.sts2POA", false]], "dwt_rxdiag_t.sts2power (c var)": [[5, "c.dwt_rxdiag_t.sts2Power", false]], "dwt_rxdiag_t.sts2rxstatus (c var)": [[5, "c.dwt_rxdiag_t.sts2RxStatus", false]], "dwt_rxdiag_t.sts2rxtime (c var)": [[5, "c.dwt_rxdiag_t.sts2RxTime", false]], "dwt_rxdiag_t.stsaccumcount (c var)": [[5, "c.dwt_rxdiag_t.stsAccumCount", false]], "dwt_rxdiag_t.stsf1 (c var)": [[5, "c.dwt_rxdiag_t.stsF1", false]], "dwt_rxdiag_t.stsf2 (c var)": [[5, "c.dwt_rxdiag_t.stsF2", false]], "dwt_rxdiag_t.stsf3 (c var)": [[5, "c.dwt_rxdiag_t.stsF3", false]], "dwt_rxdiag_t.stsfpindex (c var)": [[5, "c.dwt_rxdiag_t.stsFpIndex", false]], "dwt_rxdiag_t.stspeak (c var)": [[5, "c.dwt_rxdiag_t.stsPeak", false]], "dwt_rxdiag_t.stspoa (c var)": [[5, "c.dwt_rxdiag_t.stsPOA", false]], "dwt_rxdiag_t.stspower (c var)": [[5, "c.dwt_rxdiag_t.stsPower", false]], "dwt_rxdiag_t.stsrxstatus (c var)": [[5, "c.dwt_rxdiag_t.stsRxStatus", false]], "dwt_rxdiag_t.stsrxtime (c var)": [[5, "c.dwt_rxdiag_t.stsRxTime", false]], "dwt_rxdiag_t.tdoa (c var)": [[5, "c.dwt_rxdiag_t.tdoa", false]], "dwt_rxdiag_t.xtaloffset (c var)": [[5, "c.dwt_rxdiag_t.xtalOffset", false]], "dwt_rxenable (c function)": [[5, "c.dwt_rxenable", false]], "dwt_send_test_preamble (c function)": [[5, "c.dwt_send_test_preamble", false]], "dwt_set_alternative_pulse_shape (c function)": [[5, "c.dwt_set_alternative_pulse_shape", false]], "dwt_set_fixedsts (c function)": [[5, "c.dwt_set_fixedsts", false]], "dwt_set_keyreg_128 (c function)": [[5, "c.dwt_set_keyreg_128", false]], "dwt_set_timer_expiration (c function)": [[5, "c.dwt_set_timer_expiration", false]], "dwt_setaddress16 (c function)": [[5, "c.dwt_setaddress16", false]], "dwt_setcallbacks (c function)": [[5, "c.dwt_setcallbacks", false]], "dwt_setchannel (c function)": [[5, "c.dwt_setchannel", false]], "dwt_setdatarate (c function)": [[5, "c.dwt_setdatarate", false]], "dwt_setdblrxbuffmode (c function)": [[5, "c.dwt_setdblrxbuffmode", false]], "dwt_setdelayedtrxtime (c function)": [[5, "c.dwt_setdelayedtrxtime", false]], "dwt_setdwstate (c function)": [[5, "c.dwt_setdwstate", false]], "dwt_seteui (c function)": [[5, "c.dwt_seteui", false]], "dwt_setfinegraintxseq (c function)": [[5, "c.dwt_setfinegraintxseq", false]], "dwt_setgpiodir (c function)": [[5, "c.dwt_setgpiodir", false]], "dwt_setgpiomode (c function)": [[5, "c.dwt_setgpiomode", false]], "dwt_setgpiovalue (c function)": [[5, "c.dwt_setgpiovalue", false]], "dwt_setinterrupt (c function)": [[5, "c.dwt_setinterrupt", false]], "dwt_setinterrupt_db (c function)": [[5, "c.dwt_setinterrupt_db", false]], "dwt_setleds (c function)": [[5, "c.dwt_setleds", false]], "dwt_setleds_mode_e (c enum)": [[5, "c.dwt_setleds_mode_e", false]], "dwt_setleds_mode_e.dwt_leds_blink_time_def (c enumerator)": [[5, "c.dwt_setleds_mode_e.DWT_LEDS_BLINK_TIME_DEF", false]], "dwt_setleds_mode_e.dwt_leds_disable (c enumerator)": [[5, "c.dwt_setleds_mode_e.DWT_LEDS_DISABLE", false]], "dwt_setleds_mode_e.dwt_leds_enable (c enumerator)": [[5, "c.dwt_setleds_mode_e.DWT_LEDS_ENABLE", false]], "dwt_setleds_mode_e.dwt_leds_init_blink (c enumerator)": [[5, "c.dwt_setleds_mode_e.DWT_LEDS_INIT_BLINK", false]], "dwt_setlnapamode (c function)": [[5, "c.dwt_setlnapamode", false]], "dwt_setlnapmodes_e (c enum)": [[5, "c.dwt_setlnapmodes_e", false]], "dwt_setlnapmodes_e.dwt_lna_enable (c enumerator)": [[5, "c.dwt_setlnapmodes_e.DWT_LNA_ENABLE", false]], "dwt_setlnapmodes_e.dwt_lna_pa_disable (c enumerator)": [[5, "c.dwt_setlnapmodes_e.DWT_LNA_PA_DISABLE", false]], "dwt_setlnapmodes_e.dwt_pa_enable (c enumerator)": [[5, "c.dwt_setlnapmodes_e.DWT_PA_ENABLE", false]], "dwt_setlnapmodes_e.dwt_txrx_en (c enumerator)": [[5, "c.dwt_setlnapmodes_e.DWT_TXRX_EN", false]], "dwt_setpanid (c function)": [[5, "c.dwt_setpanid", false]], "dwt_setpdoamode (c function)": [[5, "c.dwt_setpdoamode", false]], "dwt_setpdoaoffset (c function)": [[5, "c.dwt_setpdoaoffset", false]], "dwt_setphr (c function)": [[5, "c.dwt_setphr", false]], "dwt_setplenfine (c function)": [[5, "c.dwt_setplenfine", false]], "dwt_setpllbiastrim (c function)": [[5, "c.dwt_setpllbiastrim", false]], "dwt_setpllcaltemperature (c function)": [[5, "c.dwt_setpllcaltemperature", false]], "dwt_setpllrxprebufen (c function)": [[5, "c.dwt_setpllrxprebufen", false]], "dwt_setpreambledetecttimeout (c function)": [[5, "c.dwt_setpreambledetecttimeout", false]], "dwt_setreferencetrxtime (c function)": [[5, "c.dwt_setreferencetrxtime", false]], "dwt_setrxaftertxdelay (c function)": [[5, "c.dwt_setrxaftertxdelay", false]], "dwt_setrxantennadelay (c function)": [[5, "c.dwt_setrxantennadelay", false]], "dwt_setrxcode (c function)": [[5, "c.dwt_setrxcode", false]], "dwt_setrxpac (c function)": [[5, "c.dwt_setrxpac", false]], "dwt_setrxtimeout (c function)": [[5, "c.dwt_setrxtimeout", false]], "dwt_setsfdtimeout (c function)": [[5, "c.dwt_setsfdtimeout", false]], "dwt_setsniffmode (c function)": [[5, "c.dwt_setsniffmode", false]], "dwt_setstslength (c function)": [[5, "c.dwt_setstslength", false]], "dwt_settxantennadelay (c function)": [[5, "c.dwt_settxantennadelay", false]], "dwt_settxcode (c function)": [[5, "c.dwt_settxcode", false]], "dwt_settxpower (c function)": [[5, "c.dwt_settxpower", false]], "dwt_setxtaltrim (c function)": [[5, "c.dwt_setxtaltrim", false]], "dwt_sfd_type_e (c enum)": [[5, "c.dwt_sfd_type_e", false]], "dwt_sfd_type_e.dwt_sfd_dw_16 (c enumerator)": [[5, "c.dwt_sfd_type_e.DWT_SFD_DW_16", false]], "dwt_sfd_type_e.dwt_sfd_dw_8 (c enumerator)": [[5, "c.dwt_sfd_type_e.DWT_SFD_DW_8", false]], "dwt_sfd_type_e.dwt_sfd_ieee_4a (c enumerator)": [[5, "c.dwt_sfd_type_e.DWT_SFD_IEEE_4A", false]], "dwt_sfd_type_e.dwt_sfd_ieee_4z (c enumerator)": [[5, "c.dwt_sfd_type_e.DWT_SFD_IEEE_4Z", false]], "dwt_sfd_type_e.dwt_sfd_len16 (c enumerator)": [[5, "c.dwt_sfd_type_e.DWT_SFD_LEN16", false]], "dwt_sfd_type_e.dwt_sfd_len8 (c enumerator)": [[5, "c.dwt_sfd_type_e.DWT_SFD_LEN8", false]], "dwt_sfdtoc_def (c macro)": [[5, "c.DWT_SFDTOC_DEF", false]], "dwt_signal_rx_buff_free (c function)": [[5, "c.dwt_signal_rx_buff_free", false]], "dwt_sleep_after_param_e (c enum)": [[5, "c.dwt_sleep_after_param_e", false]], "dwt_sleep_after_param_e.dwt_rx_complete (c enumerator)": [[5, "c.dwt_sleep_after_param_e.DWT_RX_COMPLETE", false]], "dwt_sleep_after_param_e.dwt_tx_complete (c enumerator)": [[5, "c.dwt_sleep_after_param_e.DWT_TX_COMPLETE", false]], "dwt_softreset (c function)": [[5, "c.dwt_softreset", false]], "dwt_spi_crc_mode_e (c enum)": [[5, "c.dwt_spi_crc_mode_e", false]], "dwt_spi_crc_mode_e.dwt_spi_crc_mode_no (c enumerator)": [[5, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_NO", false]], "dwt_spi_crc_mode_e.dwt_spi_crc_mode_wr (c enumerator)": [[5, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_WR", false]], "dwt_spi_crc_mode_e.dwt_spi_crc_mode_wrrd (c enumerator)": [[5, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_WRRD", false]], "dwt_spi_host_e (c enum)": [[5, "c.dwt_spi_host_e", false]], "dwt_spi_host_e.dwt_host_spi1 (c enumerator)": [[5, "c.dwt_spi_host_e.DWT_HOST_SPI1", false]], "dwt_spi_host_e.dwt_host_spi2 (c enumerator)": [[5, "c.dwt_spi_host_e.DWT_HOST_SPI2", false]], "dwt_spierrcb_t (c type)": [[5, "c.dwt_spierrcb_t", false]], "dwt_startrx_mode_e (c enum)": [[5, "c.dwt_startrx_mode_e", false]], "dwt_startrx_mode_e.dwt_idle_on_dly_err (c enumerator)": [[5, "c.dwt_startrx_mode_e.DWT_IDLE_ON_DLY_ERR", false]], "dwt_startrx_mode_e.dwt_start_rx_delayed (c enumerator)": [[5, "c.dwt_startrx_mode_e.DWT_START_RX_DELAYED", false]], "dwt_startrx_mode_e.dwt_start_rx_dly_ref (c enumerator)": [[5, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_REF", false]], "dwt_startrx_mode_e.dwt_start_rx_dly_rs (c enumerator)": [[5, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_RS", false]], "dwt_startrx_mode_e.dwt_start_rx_dly_ts (c enumerator)": [[5, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_TS", false]], "dwt_startrx_mode_e.dwt_start_rx_immediate (c enumerator)": [[5, "c.dwt_startrx_mode_e.DWT_START_RX_IMMEDIATE", false]], "dwt_starttx (c function)": [[5, "c.dwt_starttx", false]], "dwt_starttx_mode_e (c enum)": [[5, "c.dwt_starttx_mode_e", false]], "dwt_starttx_mode_e.dwt_response_expected (c enumerator)": [[5, "c.dwt_starttx_mode_e.DWT_RESPONSE_EXPECTED", false]], "dwt_starttx_mode_e.dwt_start_tx_cca (c enumerator)": [[5, "c.dwt_starttx_mode_e.DWT_START_TX_CCA", false]], "dwt_starttx_mode_e.dwt_start_tx_delayed (c enumerator)": [[5, "c.dwt_starttx_mode_e.DWT_START_TX_DELAYED", false]], "dwt_starttx_mode_e.dwt_start_tx_dly_ref (c enumerator)": [[5, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_REF", false]], "dwt_starttx_mode_e.dwt_start_tx_dly_rs (c enumerator)": [[5, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_RS", false]], "dwt_starttx_mode_e.dwt_start_tx_dly_ts (c enumerator)": [[5, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_TS", false]], "dwt_starttx_mode_e.dwt_start_tx_immediate (c enumerator)": [[5, "c.dwt_starttx_mode_e.DWT_START_TX_IMMEDIATE", false]], "dwt_stop_repeated_frames (c function)": [[5, "c.dwt_stop_repeated_frames", false]], "dwt_sts_cp_iv_t (c struct)": [[5, "c.dwt_sts_cp_iv_t", false]], "dwt_sts_cp_iv_t.iv0 (c var)": [[5, "c.dwt_sts_cp_iv_t.iv0", false]], "dwt_sts_cp_iv_t.iv1 (c var)": [[5, "c.dwt_sts_cp_iv_t.iv1", false]], "dwt_sts_cp_iv_t.iv2 (c var)": [[5, "c.dwt_sts_cp_iv_t.iv2", false]], "dwt_sts_cp_iv_t.iv3 (c var)": [[5, "c.dwt_sts_cp_iv_t.iv3", false]], "dwt_sts_cp_key_t (c struct)": [[5, "c.dwt_sts_cp_key_t", false]], "dwt_sts_cp_key_t.key0 (c var)": [[5, "c.dwt_sts_cp_key_t.key0", false]], "dwt_sts_cp_key_t.key1 (c var)": [[5, "c.dwt_sts_cp_key_t.key1", false]], "dwt_sts_cp_key_t.key2 (c var)": [[5, "c.dwt_sts_cp_key_t.key2", false]], "dwt_sts_cp_key_t.key3 (c var)": [[5, "c.dwt_sts_cp_key_t.key3", false]], "dwt_sts_lengths_e (c enum)": [[5, "c.dwt_sts_lengths_e", false]], "dwt_sts_lengths_e.dwt_sts_len_1024 (c enumerator)": [[5, "c.dwt_sts_lengths_e.DWT_STS_LEN_1024", false]], "dwt_sts_lengths_e.dwt_sts_len_128 (c enumerator)": [[5, "c.dwt_sts_lengths_e.DWT_STS_LEN_128", false]], "dwt_sts_lengths_e.dwt_sts_len_16 (c enumerator)": [[5, "c.dwt_sts_lengths_e.DWT_STS_LEN_16", false]], "dwt_sts_lengths_e.dwt_sts_len_2048 (c enumerator)": [[5, "c.dwt_sts_lengths_e.DWT_STS_LEN_2048", false]], "dwt_sts_lengths_e.dwt_sts_len_256 (c enumerator)": [[5, "c.dwt_sts_lengths_e.DWT_STS_LEN_256", false]], "dwt_sts_lengths_e.dwt_sts_len_32 (c enumerator)": [[5, "c.dwt_sts_lengths_e.DWT_STS_LEN_32", false]], "dwt_sts_lengths_e.dwt_sts_len_512 (c enumerator)": [[5, "c.dwt_sts_lengths_e.DWT_STS_LEN_512", false]], "dwt_sts_lengths_e.dwt_sts_len_64 (c enumerator)": [[5, "c.dwt_sts_lengths_e.DWT_STS_LEN_64", false]], "dwt_sts_mode_e (c enum)": [[5, "c.dwt_sts_mode_e", false]], "dwt_sts_mode_e.dwt_sts_config_mask (c enumerator)": [[5, "c.dwt_sts_mode_e.DWT_STS_CONFIG_MASK", false]], "dwt_sts_mode_e.dwt_sts_config_mask_no_sdc (c enumerator)": [[5, "c.dwt_sts_mode_e.DWT_STS_CONFIG_MASK_NO_SDC", false]], "dwt_sts_mode_e.dwt_sts_mode_1 (c enumerator)": [[5, "c.dwt_sts_mode_e.DWT_STS_MODE_1", false]], "dwt_sts_mode_e.dwt_sts_mode_2 (c enumerator)": [[5, "c.dwt_sts_mode_e.DWT_STS_MODE_2", false]], "dwt_sts_mode_e.dwt_sts_mode_nd (c enumerator)": [[5, "c.dwt_sts_mode_e.DWT_STS_MODE_ND", false]], "dwt_sts_mode_e.dwt_sts_mode_off (c enumerator)": [[5, "c.dwt_sts_mode_e.DWT_STS_MODE_OFF", false]], "dwt_sts_mode_e.dwt_sts_mode_sdc (c enumerator)": [[5, "c.dwt_sts_mode_e.DWT_STS_MODE_SDC", false]], "dwt_time_units (c macro)": [[5, "c.DWT_TIME_UNITS", false]], "dwt_timer_cfg_t (c struct)": [[5, "c.dwt_timer_cfg_t", false]], "dwt_timer_cfg_t.timer (c var)": [[5, "c.dwt_timer_cfg_t.timer", false]], "dwt_timer_cfg_t.timer_coexout (c var)": [[5, "c.dwt_timer_cfg_t.timer_coexout", false]], "dwt_timer_cfg_t.timer_div (c var)": [[5, "c.dwt_timer_cfg_t.timer_div", false]], "dwt_timer_cfg_t.timer_gpio_stop (c var)": [[5, "c.dwt_timer_cfg_t.timer_gpio_stop", false]], "dwt_timer_cfg_t.timer_mode (c var)": [[5, "c.dwt_timer_cfg_t.timer_mode", false]], "dwt_timer_enable (c function)": [[5, "c.dwt_timer_enable", false]], "dwt_timer_mode_e (c enum)": [[5, "c.dwt_timer_mode_e", false]], "dwt_timer_mode_e.dwt_tim_repeat (c enumerator)": [[5, "c.dwt_timer_mode_e.DWT_TIM_REPEAT", false]], "dwt_timer_mode_e.dwt_tim_single (c enumerator)": [[5, "c.dwt_timer_mode_e.DWT_TIM_SINGLE", false]], "dwt_timer_period_e (c enum)": [[5, "c.dwt_timer_period_e", false]], "dwt_timer_period_e.dwt_xtal (c enumerator)": [[5, "c.dwt_timer_period_e.DWT_XTAL", false]], "dwt_timer_period_e.dwt_xtal_div128 (c enumerator)": [[5, "c.dwt_timer_period_e.DWT_XTAL_DIV128", false]], "dwt_timer_period_e.dwt_xtal_div16 (c enumerator)": [[5, "c.dwt_timer_period_e.DWT_XTAL_DIV16", false]], "dwt_timer_period_e.dwt_xtal_div2 (c enumerator)": [[5, "c.dwt_timer_period_e.DWT_XTAL_DIV2", false]], "dwt_timer_period_e.dwt_xtal_div32 (c enumerator)": [[5, "c.dwt_timer_period_e.DWT_XTAL_DIV32", false]], "dwt_timer_period_e.dwt_xtal_div4 (c enumerator)": [[5, "c.dwt_timer_period_e.DWT_XTAL_DIV4", false]], "dwt_timer_period_e.dwt_xtal_div64 (c enumerator)": [[5, "c.dwt_timer_period_e.DWT_XTAL_DIV64", false]], "dwt_timer_period_e.dwt_xtal_div8 (c enumerator)": [[5, "c.dwt_timer_period_e.DWT_XTAL_DIV8", false]], "dwt_timers_e (c enum)": [[5, "c.dwt_timers_e", false]], "dwt_timers_e.dwt_timer0 (c enumerator)": [[5, "c.dwt_timers_e.DWT_TIMER0", false]], "dwt_timers_e.dwt_timer1 (c enumerator)": [[5, "c.dwt_timers_e.DWT_TIMER1", false]], "dwt_timers_read_and_clear_events (c function)": [[5, "c.dwt_timers_read_and_clear_events", false]], "dwt_timers_reset (c function)": [[5, "c.dwt_timers_reset", false]], "dwt_txconfig_t (c struct)": [[5, "c.dwt_txconfig_t", false]], "dwt_txconfig_t.pgcount (c var)": [[5, "c.dwt_txconfig_t.PGcount", false]], "dwt_txconfig_t.pgdly (c var)": [[5, "c.dwt_txconfig_t.PGdly", false]], "dwt_txconfig_t.power (c var)": [[5, "c.dwt_txconfig_t.power", false]], "dwt_update_dw (c function)": [[5, "c.dwt_update_dw", false]], "dwt_uwb_bit_rate_e (c enum)": [[5, "c.dwt_uwb_bit_rate_e", false]], "dwt_uwb_bit_rate_e.dwt_br_6m8 (c enumerator)": [[5, "c.dwt_uwb_bit_rate_e.DWT_BR_6M8", false]], "dwt_uwb_bit_rate_e.dwt_br_850k (c enumerator)": [[5, "c.dwt_uwb_bit_rate_e.DWT_BR_850K", false]], "dwt_uwb_bit_rate_e.dwt_br_nodata (c enumerator)": [[5, "c.dwt_uwb_bit_rate_e.DWT_BR_NODATA", false]], "dwt_valid_tdoa_limit (c macro)": [[5, "c.DWT_VALID_TDOA_LIMIT", false]], "dwt_version_string (c function)": [[5, "c.dwt_version_string", false]], "dwt_wakeup_ic (c function)": [[5, "c.dwt_wakeup_ic", false]], "dwt_wifi_coex_e (c enum)": [[5, "c.dwt_wifi_coex_e", false]], "dwt_wifi_coex_e.dwt_dis_wifi_coex (c enumerator)": [[5, "c.dwt_wifi_coex_e.DWT_DIS_WIFI_COEX", false]], "dwt_wifi_coex_e.dwt_en_wifi_coex (c enumerator)": [[5, "c.dwt_wifi_coex_e.DWT_EN_WIFI_COEX", false]], "dwt_wifi_coex_set (c function)": [[5, "c.dwt_wifi_coex_set", false]], "dwt_wkup_param_e (c enum)": [[5, "c.dwt_wkup_param_e", false]], "dwt_wkup_param_e.dwt_brout_en (c enumerator)": [[5, "c.dwt_wkup_param_e.DWT_BROUT_EN", false]], "dwt_wkup_param_e.dwt_pres_sleep (c enumerator)": [[5, "c.dwt_wkup_param_e.DWT_PRES_SLEEP", false]], "dwt_wkup_param_e.dwt_sleep (c enumerator)": [[5, "c.dwt_wkup_param_e.DWT_SLEEP", false]], "dwt_wkup_param_e.dwt_slp_en (c enumerator)": [[5, "c.dwt_wkup_param_e.DWT_SLP_EN", false]], "dwt_wkup_param_e.dwt_wake_csn (c enumerator)": [[5, "c.dwt_wkup_param_e.DWT_WAKE_CSN", false]], "dwt_wkup_param_e.dwt_wake_wup (c enumerator)": [[5, "c.dwt_wkup_param_e.DWT_WAKE_WUP", false]], "dwt_write_reg (c function)": [[5, "c.dwt_write_reg", false]], "dwt_write_scratch_data (c function)": [[5, "c.dwt_write_scratch_data", false]], "dwt_writerdbstatus (c function)": [[5, "c.dwt_writerdbstatus", false]], "dwt_writesysstatushi (c function)": [[5, "c.dwt_writesysstatushi", false]], "dwt_writesysstatuslo (c function)": [[5, "c.dwt_writesysstatuslo", false]], "dwt_writetodevice (c function)": [[4, "c.dwt_writetodevice", false]], "dwt_writetxdata (c function)": [[5, "c.dwt_writetxdata", false]], "dwt_writetxfctrl (c function)": [[5, "c.dwt_writetxfctrl", false]], "dwt_xtal_temperature_compensation (c function)": [[5, "c.dwt_xtal_temperature_compensation", false]], "dwt_xtal_trim_t (c struct)": [[5, "c.dwt_xtal_trim_t", false]], "dwt_xtal_trim_t.crystal_alpha (c var)": [[5, "c.dwt_xtal_trim_t.crystal_alpha", false]], "dwt_xtal_trim_t.crystal_beta (c var)": [[5, "c.dwt_xtal_trim_t.crystal_beta", false]], "dwt_xtal_trim_t.crystal_trim (c var)": [[5, "c.dwt_xtal_trim_t.crystal_trim", false]], "dwt_xtal_trim_t.crystal_trim_temperature (c var)": [[5, "c.dwt_xtal_trim_t.crystal_trim_temperature", false]], "dwt_xtal_trim_t.temperature (c var)": [[5, "c.dwt_xtal_trim_t.temperature", false]], "error_data_size (c macro)": [[5, "c.ERROR_DATA_SIZE", false]], "error_payload_size (c macro)": [[5, "c.ERROR_PAYLOAD_SIZE", false]], "error_wrong_mic_size (c macro)": [[5, "c.ERROR_WRONG_MIC_SIZE", false]], "error_wrong_mode (c macro)": [[5, "c.ERROR_WRONG_MODE", false]], "fcs_len (c macro)": [[5, "c.FCS_LEN", false]], "freq_offset_multiplier (c macro)": [[5, "c.FREQ_OFFSET_MULTIPLIER", false]], "get_sts_len_idx (c macro)": [[5, "c.GET_STS_LEN_IDX", false]], "gpio_bit_mask_all (c macro)": [[5, "c.GPIO_BIT_MASK_ALL", false]], "gpio_mfio_mode_mask (c macro)": [[5, "c.GPIO_MFIO_MODE_MASK", false]], "gpio_num_e (c enum)": [[5, "c.gpio_num_e", false]], "gpio_num_e.gpio_0 (c enumerator)": [[5, "c.gpio_num_e.GPIO_0", false]], "gpio_num_e.gpio_1 (c enumerator)": [[5, "c.gpio_num_e.GPIO_1", false]], "gpio_num_e.gpio_2 (c enumerator)": [[5, "c.gpio_num_e.GPIO_2", false]], "gpio_num_e.gpio_3 (c enumerator)": [[5, "c.gpio_num_e.GPIO_3", false]], "gpio_num_e.gpio_4 (c enumerator)": [[5, "c.gpio_num_e.GPIO_4", false]], "gpio_num_e.gpio_5 (c enumerator)": [[5, "c.gpio_num_e.GPIO_5", false]], "gpio_num_e.gpio_6 (c enumerator)": [[5, "c.gpio_num_e.GPIO_6", false]], "gpio_num_e.gpio_7 (c enumerator)": [[5, "c.gpio_num_e.GPIO_7", false]], "gpio_num_e.gpio_8 (c enumerator)": [[5, "c.gpio_num_e.GPIO_8", false]], "gpio_num_e.gpio_all (c enumerator)": [[5, "c.gpio_num_e.GPIO_ALL", false]], "half_mod (c macro)": [[5, "c.HALF_MOD", false]], "hertz_to_ppm_multiplier_chan_5 (c macro)": [[5, "c.HERTZ_TO_PPM_MULTIPLIER_CHAN_5", false]], "hertz_to_ppm_multiplier_chan_9 (c macro)": [[5, "c.HERTZ_TO_PPM_MULTIPLIER_CHAN_9", false]], "max_pll_cal_loop (c macro)": [[5, "c.MAX_PLL_CAL_LOOP", false]], "max_retries_for_pgf (c macro)": [[5, "c.MAX_RETRIES_FOR_PGF", false]], "max_retries_for_pll (c macro)": [[5, "c.MAX_RETRIES_FOR_PLL", false]], "mic_error (c macro)": [[5, "c.MIC_ERROR", false]], "mod_value (c macro)": [[5, "c.MOD_VALUE", false]], "pcode_prf16_start (c macro)": [[5, "c.PCODE_PRF16_START", false]], "pcode_prf64_end (c macro)": [[5, "c.PCODE_PRF64_END", false]], "pcode_prf64_start (c macro)": [[5, "c.PCODE_PRF64_START", false]], "power_indexes_t (c struct)": [[5, "c.power_indexes_t", false]], "power_indexes_t.input (c var)": [[5, "c.power_indexes_t.input", false]], "power_indexes_t.output (c var)": [[5, "c.power_indexes_t.output", false]], "rdb_status_rxok (c macro)": [[5, "c.RDB_STATUS_RXOK", false]], "register_name_add_t (c struct)": [[5, "c.register_name_add_t", false]], "register_name_add_t.address (c var)": [[5, "c.register_name_add_t.address", false]], "register_name_add_t.name (c var)": [[5, "c.register_name_add_t.name", false]], "rx_buffer_max_len (c macro)": [[5, "c.RX_BUFFER_MAX_LEN", false]], "shift_value (c macro)": [[5, "c.SHIFT_VALUE", false]], "spi1mavail_bit_mask (c macro)": [[5, "c.SPI1MAVAIL_BIT_MASK", false]], "spi2mavail_bit_mask (c macro)": [[5, "c.SPI2MAVAIL_BIT_MASK", false]], "spi_modes_e (c enum)": [[5, "c.spi_modes_e", false]], "spi_modes_e.dw3000_spi_and_or_16 (c enumerator)": [[5, "c.spi_modes_e.DW3000_SPI_AND_OR_16", false]], "spi_modes_e.dw3000_spi_and_or_32 (c enumerator)": [[5, "c.spi_modes_e.DW3000_SPI_AND_OR_32", false]], "spi_modes_e.dw3000_spi_and_or_8 (c enumerator)": [[5, "c.spi_modes_e.DW3000_SPI_AND_OR_8", false]], "spi_modes_e.dw3000_spi_rd_bit (c enumerator)": [[5, "c.spi_modes_e.DW3000_SPI_RD_BIT", false]], "spi_modes_e.dw3000_spi_rd_fast_cmd (c enumerator)": [[5, "c.spi_modes_e.DW3000_SPI_RD_FAST_CMD", false]], "spi_modes_e.dw3000_spi_wr_bit (c enumerator)": [[5, "c.spi_modes_e.DW3000_SPI_WR_BIT", false]], "spi_modes_e.dw3000_spi_wr_fast_cmd (c enumerator)": [[5, "c.spi_modes_e.DW3000_SPI_WR_FAST_CMD", false]], "sqrt_factor (c macro)": [[5, "c.SQRT_FACTOR", false]], "sqrt_shift_val (c macro)": [[5, "c.SQRT_SHIFT_VAL", false]], "sts_len_128bit (c macro)": [[5, "c.STS_LEN_128BIT", false]], "sts_len_supported (c macro)": [[5, "c.STS_LEN_SUPPORTED", false]], "sys_status_all_nd_rx_err (c macro)": [[5, "c.SYS_STATUS_ALL_ND_RX_ERR", false]], "sys_status_all_rx_err (c macro)": [[5, "c.SYS_STATUS_ALL_RX_ERR", false]], "sys_status_all_rx_good (c macro)": [[5, "c.SYS_STATUS_ALL_RX_GOOD", false]], "sys_status_all_rx_to (c macro)": [[5, "c.SYS_STATUS_ALL_RX_TO", false]], "temp_init (c macro)": [[5, "c.TEMP_INIT", false]], "tx_adj_cfg_t (c struct)": [[5, "c.tx_adj_cfg_t", false]], "tx_adj_cfg_t.pll_bias (c var)": [[5, "c.tx_adj_cfg_t.pll_bias", false]], "tx_adj_cfg_t.tx_power_setting (c var)": [[5, "c.tx_adj_cfg_t.tx_power_setting", false]], "tx_adj_res_t (c struct)": [[5, "c.tx_adj_res_t", false]], "tx_adj_res_t.tx_frame_cfg (c var)": [[5, "c.tx_adj_res_t.tx_frame_cfg", false]], "tx_buffer_max_len (c macro)": [[5, "c.TX_BUFFER_MAX_LEN", false]], "us_to_dtu (c macro)": [[5, "c.US_TO_DTU", false]], "us_to_dtu_s (c macro)": [[5, "c.US_TO_DTU_S", false]], "xtal_trim_bit_mask (c macro)": [[5, "c.XTAL_TRIM_BIT_MASK", false]]}, "objects": {"": [[5, 0, 1, "c.dwt_aes_mode_e.AES_Decrypt", "AES_Decrypt"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_Rx_buf_0", "AES_Dst_Rx_buf_0"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_Rx_buf_1", "AES_Dst_Rx_buf_1"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_STS_key", "AES_Dst_STS_key"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_Scratch", "AES_Dst_Scratch"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_Tx_buf", "AES_Dst_Tx_buf"], [5, 0, 1, "c.dwt_aes_mode_e.AES_Encrypt", "AES_Encrypt"], [5, 0, 1, "c.dwt_aes_key_size_e.AES_KEY_128bit", "AES_KEY_128bit"], [5, 0, 1, "c.dwt_aes_key_size_e.AES_KEY_192bit", "AES_KEY_192bit"], [5, 0, 1, "c.dwt_aes_key_size_e.AES_KEY_256bit", "AES_KEY_256bit"], [5, 0, 1, "c.dwt_aes_key_load_e.AES_KEY_Load", "AES_KEY_Load"], [5, 0, 1, "c.dwt_aes_key_load_e.AES_KEY_No_Load", "AES_KEY_No_Load"], [5, 0, 1, "c.dwt_aes_key_src_e.AES_KEY_Src_RAMorOTP", "AES_KEY_Src_RAMorOTP"], [5, 0, 1, "c.dwt_aes_key_src_e.AES_KEY_Src_Register", "AES_KEY_Src_Register"], [5, 0, 1, "c.dwt_aes_src_port_e.AES_Src_Rx_buf_0", "AES_Src_Rx_buf_0"], [5, 0, 1, "c.dwt_aes_src_port_e.AES_Src_Rx_buf_1", "AES_Src_Rx_buf_1"], [5, 0, 1, "c.dwt_aes_src_port_e.AES_Src_Scratch", "AES_Src_Scratch"], [5, 0, 1, "c.dwt_aes_src_port_e.AES_Src_Tx_buf", "AES_Src_Tx_buf"], [5, 0, 1, "c.dwt_aes_core_type_e.AES_core_type_CCM", "AES_core_type_CCM"], [5, 0, 1, "c.dwt_aes_core_type_e.AES_core_type_GCM", "AES_core_type_GCM"], [5, 0, 1, "c.dwt_aes_key_otp_type_e.AES_key_OTP", "AES_key_OTP"], [5, 0, 1, "c.dwt_aes_key_otp_type_e.AES_key_RAM", "AES_key_RAM"], [5, 0, 1, "c.dwt_aes_otp_sel_key_block_e.AES_key_otp_sel_1st_128", "AES_key_otp_sel_1st_128"], [5, 0, 1, "c.dwt_aes_otp_sel_key_block_e.AES_key_otp_sel_2nd_128", "AES_key_otp_sel_2nd_128"], [5, 1, 1, "c.ANT_GPIO6_POS_MASK", "ANT_GPIO6_POS_MASK"], [5, 1, 1, "c.ANT_GPIO6_POS_OFFSET", "ANT_GPIO6_POS_OFFSET"], [5, 1, 1, "c.ANT_GPIO6_VAL_MASK", "ANT_GPIO6_VAL_MASK"], [5, 1, 1, "c.ANT_GPIO6_VAL_OFFSET", "ANT_GPIO6_VAL_OFFSET"], [5, 1, 1, "c.ANT_GPIO7_POS_MASK", "ANT_GPIO7_POS_MASK"], [5, 1, 1, "c.ANT_GPIO7_POS_OFFSET", "ANT_GPIO7_POS_OFFSET"], [5, 1, 1, "c.ANT_GPIO7_VAL_MASK", "ANT_GPIO7_VAL_MASK"], [5, 1, 1, "c.ANT_GPIO7_VAL_OFFSET", "ANT_GPIO7_VAL_OFFSET"], [5, 0, 1, "c.dw3000type_e.AOA", "AOA"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_LPOSC_TRIM", "AON_LPOSC_TRIM"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_CTRL", "AON_SLPCNT_CAL_CTRL"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_HI", "AON_SLPCNT_CAL_HI"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_LO", "AON_SLPCNT_CAL_LO"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_HI", "AON_SLPCNT_HI"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_LO", "AON_SLPCNT_LO"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_VDD_DIG", "AON_VDD_DIG"], [5, 1, 1, "c.CHECK_PREAMBLE_LEN_VALIDITY", "CHECK_PREAMBLE_LEN_VALIDITY"], [5, 1, 1, "c.CHUNK_CIR_NB_SAMP", "CHUNK_CIR_NB_SAMP"], [5, 1, 1, "c.CLOCK_OFFSET_PPM_TO_RATIO", "CLOCK_OFFSET_PPM_TO_RATIO"], [5, 1, 1, "c.COEX_MARGIN_DTU", "COEX_MARGIN_DTU"], [5, 1, 1, "c.COEX_MARGIN_US", "COEX_MARGIN_US"], [5, 1, 1, "c.COEX_TIME_DTU", "COEX_TIME_DTU"], [5, 1, 1, "c.COEX_TIME_US", "COEX_TIME_US"], [5, 0, 1, "c.dwt_dbl_buff_conf_e.DBL_BUFF_ACCESS_BUFFER_0", "DBL_BUFF_ACCESS_BUFFER_0"], [5, 0, 1, "c.dwt_dbl_buff_conf_e.DBL_BUFF_ACCESS_BUFFER_1", "DBL_BUFF_ACCESS_BUFFER_1"], [5, 0, 1, "c.dwt_dbl_buff_conf_e.DBL_BUFF_OFF", "DBL_BUFF_OFF"], [5, 0, 1, "c.dwt_dbl_buff_mode_e.DBL_BUF_MODE_AUTO", "DBL_BUF_MODE_AUTO"], [5, 0, 1, "c.dwt_dbl_buff_mode_e.DBL_BUF_MODE_MAN", "DBL_BUF_MODE_MAN"], [5, 0, 1, "c.dwt_dbl_buff_state_e.DBL_BUF_STATE_DIS", "DBL_BUF_STATE_DIS"], [5, 0, 1, "c.dwt_dbl_buff_state_e.DBL_BUF_STATE_EN", "DBL_BUF_STATE_EN"], [5, 1, 1, "c.DEFAULT_XTAL_TRIM", "DEFAULT_XTAL_TRIM"], [5, 1, 1, "c.DEFAULT_XTAL_TRIM_TEMP", "DEFAULT_XTAL_TRIM_TEMP"], [5, 1, 1, "c.DELAY_20uUSec", "DELAY_20uUSec"], [6, 1, 1, "c.DRIVER_NAME", "DRIVER_NAME"], [6, 1, 1, "c.DRIVER_VERSION_HEX", "DRIVER_VERSION_HEX"], [6, 1, 1, "c.DRIVER_VERSION_STR", "DRIVER_VERSION_STR"], [5, 1, 1, "c.DTU_TO_US", "DTU_TO_US"], [5, 1, 1, "c.DTU_TO_US_S", "DTU_TO_US_S"], [5, 1, 1, "c.DW3000_CHIP_FREQ", "DW3000_CHIP_FREQ"], [5, 1, 1, "c.DW3000_CHIP_PER_DLY", "DW3000_CHIP_PER_DLY"], [5, 1, 1, "c.DW3000_CHIP_PER_DTU", "DW3000_CHIP_PER_DTU"], [5, 1, 1, "c.DW3000_DTU_FREQ", "DW3000_DTU_FREQ"], [5, 1, 1, "c.DW3000_DTU_FREQ_S", "DW3000_DTU_FREQ_S"], [5, 1, 1, "c.DW3000_ENABLE_ALL_GPIOS_MASK", "DW3000_ENABLE_ALL_GPIOS_MASK"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_GPIO", "DW3000_GPIO_PIN0_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_PDOA_SW_TX", "DW3000_GPIO_PIN0_PDOA_SW_TX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_RXOKLED", "DW3000_GPIO_PIN0_RXOKLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_GPIO", "DW3000_GPIO_PIN1_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_PDOA_SW_RX", "DW3000_GPIO_PIN1_PDOA_SW_RX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_SFDLED", "DW3000_GPIO_PIN1_SFDLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_GPIO", "DW3000_GPIO_PIN2_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_PDOA_SW_RF1", "DW3000_GPIO_PIN2_PDOA_SW_RF1"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_RXLED", "DW3000_GPIO_PIN2_RXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_GPIO", "DW3000_GPIO_PIN3_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_PDOA_SW_RF2", "DW3000_GPIO_PIN3_PDOA_SW_RF2"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_TXLED", "DW3000_GPIO_PIN3_TXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_EXTPA", "DW3000_GPIO_PIN4_EXTPA"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_GPIO", "DW3000_GPIO_PIN4_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_IRQ", "DW3000_GPIO_PIN4_IRQ"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN5_EXTTXE", "DW3000_GPIO_PIN5_EXTTXE"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN5_GPIO", "DW3000_GPIO_PIN5_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN6_EXTRXE", "DW3000_GPIO_PIN6_EXTRXE"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN6_GPIO", "DW3000_GPIO_PIN6_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN7_GPIO", "DW3000_GPIO_PIN7_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN7_SYNC", "DW3000_GPIO_PIN7_SYNC"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN8_GPIO", "DW3000_GPIO_PIN8_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN8_IRQ", "DW3000_GPIO_PIN8_IRQ"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_AND_OR_16", "DW3000_SPI_AND_OR_16"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_AND_OR_32", "DW3000_SPI_AND_OR_32"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_AND_OR_8", "DW3000_SPI_AND_OR_8"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_RD_BIT", "DW3000_SPI_RD_BIT"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_RD_FAST_CMD", "DW3000_SPI_RD_FAST_CMD"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_WR_BIT", "DW3000_SPI_WR_BIT"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_WR_FAST_CMD", "DW3000_SPI_WR_FAST_CMD"], [5, 1, 1, "c.DW37XX_ENABLE_ALL_GPIOS_MASK", "DW37XX_ENABLE_ALL_GPIOS_MASK"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_GPIO", "DW37XX_GPIO_PIN0_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_RXOKLED", "DW37XX_GPIO_PIN0_RXOKLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_SPI2_CLK", "DW37XX_GPIO_PIN0_SPI2_CLK"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_GPIO", "DW37XX_GPIO_PIN1_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_SFDLED", "DW37XX_GPIO_PIN1_SFDLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_SPI2_MISO", "DW37XX_GPIO_PIN1_SPI2_MISO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_GPIO", "DW37XX_GPIO_PIN2_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_IRQ2", "DW37XX_GPIO_PIN2_IRQ2"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_RXLED", "DW37XX_GPIO_PIN2_RXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_GPIO", "DW37XX_GPIO_PIN3_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_SPI2_MOSI", "DW37XX_GPIO_PIN3_SPI2_MOSI"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_TXLED", "DW37XX_GPIO_PIN3_TXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_COEX_IN", "DW37XX_GPIO_PIN4_COEX_IN"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_GPIO", "DW37XX_GPIO_PIN4_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_PDOA_SW_TX", "DW37XX_GPIO_PIN4_PDOA_SW_TX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_COEX_OUT", "DW37XX_GPIO_PIN5_COEX_OUT"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_GPIO", "DW37XX_GPIO_PIN5_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_PDOA_SW_RX", "DW37XX_GPIO_PIN5_PDOA_SW_RX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_EXT_SW_RX", "DW37XX_GPIO_PIN6_EXT_SW_RX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_GPIO", "DW37XX_GPIO_PIN6_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_PDOA_SW_RF1", "DW37XX_GPIO_PIN6_PDOA_SW_RF1"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_GPIO", "DW37XX_GPIO_PIN7_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_PDOA_SW_RF2", "DW37XX_GPIO_PIN7_PDOA_SW_RF2"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_SYNC", "DW37XX_GPIO_PIN7_SYNC"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN8_GPIO", "DW37XX_GPIO_PIN8_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN8_IRQ", "DW37XX_GPIO_PIN8_IRQ"], [5, 0, 1, "c.dwt_acc_idx_e.DWT_ACC_IDX_IP_M", "DWT_ACC_IDX_IP_M"], [5, 1, 1, "c.DWT_ACC_IDX_IS_IPATOV", "DWT_ACC_IDX_IS_IPATOV"], [5, 1, 1, "c.DWT_ACC_IDX_IS_STS", "DWT_ACC_IDX_IS_STS"], [5, 0, 1, "c.dwt_acc_idx_e.DWT_ACC_IDX_STS0_M", "DWT_ACC_IDX_STS0_M"], [5, 0, 1, "c.dwt_acc_idx_e.DWT_ACC_IDX_STS1_M", "DWT_ACC_IDX_STS1_M"], [5, 1, 1, "c.DWT_AES_ERRORS", "DWT_AES_ERRORS"], [4, 1, 1, "c.DWT_AES_IV_ENTRY", "DWT_AES_IV_ENTRY"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_ALT_OPS", "DWT_ALT_OPS"], [5, 1, 1, "c.DWT_BIT_MASK", "DWT_BIT_MASK"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_BROUT_EN", "DWT_BROUT_EN"], [5, 0, 1, "c.dwt_uwb_bit_rate_e.DWT_BR_6M8", "DWT_BR_6M8"], [5, 0, 1, "c.dwt_uwb_bit_rate_e.DWT_BR_850K", "DWT_BR_850K"], [5, 0, 1, "c.dwt_uwb_bit_rate_e.DWT_BR_NODATA", "DWT_BR_NODATA"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CER", "DWT_CB_DATA_RX_FLAG_CER"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CIA", "DWT_CB_DATA_RX_FLAG_CIA"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CPER", "DWT_CB_DATA_RX_FLAG_CPER"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_ND", "DWT_CB_DATA_RX_FLAG_ND"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_RNG", "DWT_CB_DATA_RX_FLAG_RNG"], [5, 0, 1, "c.dwt_pll_ch_type_e.DWT_CH5", "DWT_CH5"], [5, 0, 1, "c.dwt_pll_ch_type_e.DWT_CH9", "DWT_CH9"], [5, 1, 1, "c.DWT_CIR_LEN_IP_PRF16", "DWT_CIR_LEN_IP_PRF16"], [5, 1, 1, "c.DWT_CIR_LEN_IP_PRF64", "DWT_CIR_LEN_IP_PRF64"], [5, 1, 1, "c.DWT_CIR_LEN_MAX", "DWT_CIR_LEN_MAX"], [5, 1, 1, "c.DWT_CIR_LEN_STS", "DWT_CIR_LEN_STS"], [5, 0, 1, "c.dwt_cir_read_mode_e.DWT_CIR_READ_FULL", "DWT_CIR_READ_FULL"], [5, 0, 1, "c.dwt_cir_read_mode_e.DWT_CIR_READ_HI", "DWT_CIR_READ_HI"], [5, 0, 1, "c.dwt_cir_read_mode_e.DWT_CIR_READ_LO", "DWT_CIR_READ_LO"], [5, 0, 1, "c.dwt_cir_read_mode_e.DWT_CIR_READ_MID", "DWT_CIR_READ_MID"], [5, 1, 1, "c.DWT_CIR_SIGN_24BIT_EXTEND_32BIT_MASK", "DWT_CIR_SIGN_24BIT_EXTEND_32BIT_MASK"], [5, 1, 1, "c.DWT_CIR_VALUE_NO_SIGN_18BIT_MASK", "DWT_CIR_VALUE_NO_SIGN_18BIT_MASK"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_COMPAT_NONE", "DWT_COMPAT_NONE"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_CONFIG", "DWT_CONFIG"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_DATA_INDEX", "DWT_DATA_INDEX"], [5, 1, 1, "c.DWT_DB_INT_RX", "DWT_DB_INT_RX"], [5, 1, 1, "c.DWT_DEBUG_PRINT", "DWT_DEBUG_PRINT"], [5, 1, 1, "c.DWT_DEF_PLLBIASTRIM", "DWT_DEF_PLLBIASTRIM"], [5, 0, 1, "c.dwt_dgc_load_location.DWT_DGC_LOAD_FROM_OTP", "DWT_DGC_LOAD_FROM_OTP"], [5, 0, 1, "c.dwt_dgc_load_location.DWT_DGC_LOAD_FROM_SW", "DWT_DGC_LOAD_FROM_SW"], [5, 0, 1, "c.dwt_dgc_chan_sel.DWT_DGC_SEL_CH5", "DWT_DGC_SEL_CH5"], [5, 0, 1, "c.dwt_dgc_chan_sel.DWT_DGC_SEL_CH9", "DWT_DGC_SEL_CH9"], [5, 0, 1, "c.dwt_INT_options_e.DWT_DISABLE_INT", "DWT_DISABLE_INT"], [5, 0, 1, "c.dwt_wifi_coex_e.DWT_DIS_WIFI_COEX", "DWT_DIS_WIFI_COEX"], [5, 0, 1, "c.dw_chip_id_e.DWT_DW3000_DEV_ID", "DWT_DW3000_DEV_ID"], [5, 0, 1, "c.dw_chip_id_e.DWT_DW3000_PDOA_DEV_ID", "DWT_DW3000_PDOA_DEV_ID"], [5, 1, 1, "c.DWT_DW3720_PDOA_DEV_ID", "DWT_DW3720_PDOA_DEV_ID"], [5, 0, 1, "c.dwt_idle_init_modes_e.DWT_DW_IDLE", "DWT_DW_IDLE"], [5, 0, 1, "c.dwt_idle_init_modes_e.DWT_DW_IDLE_RC", "DWT_DW_IDLE_RC"], [5, 0, 1, "c.dwt_idle_init_modes_e.DWT_DW_INIT", "DWT_DW_INIT"], [5, 1, 1, "c.DWT_ENABLE_CRC", "DWT_ENABLE_CRC"], [5, 0, 1, "c.dwt_INT_options_e.DWT_ENABLE_INT", "DWT_ENABLE_INT"], [5, 0, 1, "c.dwt_INT_options_e.DWT_ENABLE_INT_DUAL_SPI", "DWT_ENABLE_INT_DUAL_SPI"], [5, 0, 1, "c.dwt_INT_options_e.DWT_ENABLE_INT_ONLY", "DWT_ENABLE_INT_ONLY"], [5, 0, 1, "c.dwt_INT_options_e.DWT_ENABLE_INT_ONLY_DUAL_SPI", "DWT_ENABLE_INT_ONLY_DUAL_SPI"], [5, 0, 1, "c.dwt_wifi_coex_e.DWT_EN_WIFI_COEX", "DWT_EN_WIFI_COEX"], [5, 0, 1, "c.dwt_eq_config_e.DWT_EQ_DISABLED", "DWT_EQ_DISABLED"], [5, 0, 1, "c.dwt_eq_config_e.DWT_EQ_ENABLED", "DWT_EQ_ENABLED"], [5, 0, 1, "c.dwt_error_e.DWT_ERROR", "DWT_ERROR"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_PLL_LOCK", "DWT_ERR_PLL_LOCK"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_RX_ADC_CAL", "DWT_ERR_RX_ADC_CAL"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_RX_CAL_PGF", "DWT_ERR_RX_CAL_PGF"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_RX_CAL_RESI", "DWT_ERR_RX_CAL_RESI"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_RX_CAL_RESQ", "DWT_ERR_RX_CAL_RESQ"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_WRONG_STATE", "DWT_ERR_WRONG_STATE"], [5, 0, 1, "c.dwt_restore_type_e.DWT_FAST_RESTORE", "DWT_FAST_RESTORE"], [5, 0, 1, "c.dwt_fcs_mode_e.DWT_FCS_ENABLE", "DWT_FCS_ENABLE"], [5, 0, 1, "c.dwt_fcs_mode_e.DWT_FCS_RX_OFF", "DWT_FCS_RX_OFF"], [5, 0, 1, "c.dwt_fcs_mode_e.DWT_FCS_TX_OFF", "DWT_FCS_TX_OFF"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_ACK_EN", "DWT_FF_ACK_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_BEACON_EN", "DWT_FF_BEACON_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_COORD_EN", "DWT_FF_COORD_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_DATA_EN", "DWT_FF_DATA_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_DISABLE", "DWT_FF_DISABLE"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_ENABLE_802_15_4", "DWT_FF_ENABLE_802_15_4"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_EXTEND_EN", "DWT_FF_EXTEND_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_FRAG_EN", "DWT_FF_FRAG_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_IMPBRCAST_EN", "DWT_FF_IMPBRCAST_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_EN", "DWT_FF_MAC_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE0_EN", "DWT_FF_MAC_LE0_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE1_EN", "DWT_FF_MAC_LE1_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE2_EN", "DWT_FF_MAC_LE2_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE3_EN", "DWT_FF_MAC_LE3_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MULTI_EN", "DWT_FF_MULTI_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_RSVD_EN", "DWT_FF_RSVD_EN"], [5, 0, 1, "c.dwt_restore_type_e.DWT_FORCE_ADCOFFSET_CAL", "DWT_FORCE_ADCOFFSET_CAL"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_GOTOIDLE", "DWT_GOTOIDLE"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_GOTORX", "DWT_GOTORX"], [5, 0, 1, "c.dwt_spi_host_e.DWT_HOST_SPI1", "DWT_HOST_SPI1"], [5, 0, 1, "c.dwt_spi_host_e.DWT_HOST_SPI2", "DWT_HOST_SPI2"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_IDLE_ON_DLY_ERR", "DWT_IDLE_ON_DLY_ERR"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_AAT_BIT_MASK", "DWT_INT_AAT_BIT_MASK"], [5, 1, 1, "c.DWT_INT_AES_STS_AUTH_ERR_BIT_MASK", "DWT_INT_AES_STS_AUTH_ERR_BIT_MASK"], [5, 1, 1, "c.DWT_INT_AES_STS_MEM_CONF_BIT_MASK", "DWT_INT_AES_STS_MEM_CONF_BIT_MASK"], [5, 1, 1, "c.DWT_INT_AES_STS_TRANS_ERR_BIT_MASK", "DWT_INT_AES_STS_TRANS_ERR_BIT_MASK"], [5, 1, 1, "c.DWT_INT_ALL_HI", "DWT_INT_ALL_HI"], [5, 1, 1, "c.DWT_INT_ALL_LO", "DWT_INT_ALL_LO"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_ARFE_BIT_MASK", "DWT_INT_ARFE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_CIADONE_BIT_MASK", "DWT_INT_CIADONE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_CIAERR_BIT_MASK", "DWT_INT_CIAERR_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_CPERR_BIT_MASK", "DWT_INT_CPERR_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_CP_LOCK_BIT_MASK", "DWT_INT_CP_LOCK_BIT_MASK"], [5, 1, 1, "c.DWT_INT_HI_CCA_FAIL_BIT_MASK", "DWT_INT_HI_CCA_FAIL_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_HPDWARN_BIT_MASK", "DWT_INT_HPDWARN_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_IRQS_BIT_MASK", "DWT_INT_IRQS_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_PLL_HILO_BIT_MASK", "DWT_INT_PLL_HILO_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RCINIT_BIT_MASK", "DWT_INT_RCINIT_BIT_MASK"], [5, 1, 1, "c.DWT_INT_RX", "DWT_INT_RX"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFCE_BIT_MASK", "DWT_INT_RXFCE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFCG_BIT_MASK", "DWT_INT_RXFCG_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFR_BIT_MASK", "DWT_INT_RXFR_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFSL_BIT_MASK", "DWT_INT_RXFSL_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFTO_BIT_MASK", "DWT_INT_RXFTO_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXOVRR_BIT_MASK", "DWT_INT_RXOVRR_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXPHD_BIT_MASK", "DWT_INT_RXPHD_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXPHE_BIT_MASK", "DWT_INT_RXPHE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXPRD_BIT_MASK", "DWT_INT_RXPRD_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXPTO_BIT_MASK", "DWT_INT_RXPTO_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXSFDD_BIT_MASK", "DWT_INT_RXSFDD_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXSTO_BIT_MASK", "DWT_INT_RXSTO_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_SPICRCE_BIT_MASK", "DWT_INT_SPICRCE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_SPIRDY_BIT_MASK", "DWT_INT_SPIRDY_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TIMER0_BIT_MASK", "DWT_INT_TIMER0_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TIMER1_BIT_MASK", "DWT_INT_TIMER1_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TXFRB_BIT_MASK", "DWT_INT_TXFRB_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TXFRS_BIT_MASK", "DWT_INT_TXFRS_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TXPHS_BIT_MASK", "DWT_INT_TXPHS_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TXPRS_BIT_MASK", "DWT_INT_TXPRS_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_VWARN_BIT_MASK", "DWT_INT_VWARN_BIT_MASK"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_IP_M", "DWT_IP_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_IP_S", "DWT_IP_S"], [5, 0, 1, "c.dwt_setleds_mode_e.DWT_LEDS_BLINK_TIME_DEF", "DWT_LEDS_BLINK_TIME_DEF"], [5, 0, 1, "c.dwt_setleds_mode_e.DWT_LEDS_DISABLE", "DWT_LEDS_DISABLE"], [5, 0, 1, "c.dwt_setleds_mode_e.DWT_LEDS_ENABLE", "DWT_LEDS_ENABLE"], [5, 0, 1, "c.dwt_setleds_mode_e.DWT_LEDS_INIT_BLINK", "DWT_LEDS_INIT_BLINK"], [5, 0, 1, "c.dwt_isr_flags_e.DWT_LEN0_RXGOOD", "DWT_LEN0_RXGOOD"], [5, 0, 1, "c.dwt_setlnapmodes_e.DWT_LNA_ENABLE", "DWT_LNA_ENABLE"], [5, 0, 1, "c.dwt_setlnapmodes_e.DWT_LNA_PA_DISABLE", "DWT_LNA_PA_DISABLE"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_LOADBIAS", "DWT_LOADBIAS"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_LOADDGC", "DWT_LOADDGC"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_LOADLDO", "DWT_LOADLDO"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_MAX_POWER_INDEX", "DWT_MAX_POWER_INDEX"], [5, 1, 1, "c.DWT_NUM_DW_DEV", "DWT_NUM_DW_DEV"], [5, 0, 1, "c.dwt_pac_size_e.DWT_PAC16", "DWT_PAC16"], [5, 0, 1, "c.dwt_pac_size_e.DWT_PAC32", "DWT_PAC32"], [5, 0, 1, "c.dwt_pac_size_e.DWT_PAC4", "DWT_PAC4"], [5, 0, 1, "c.dwt_pac_size_e.DWT_PAC8", "DWT_PAC8"], [5, 0, 1, "c.dwt_setlnapmodes_e.DWT_PA_ENABLE", "DWT_PA_ENABLE"], [5, 0, 1, "c.dwt_pdoa_mode_e.DWT_PDOA_M0", "DWT_PDOA_M0"], [5, 0, 1, "c.dwt_pdoa_mode_e.DWT_PDOA_M1", "DWT_PDOA_M1"], [5, 0, 1, "c.dwt_pdoa_mode_e.DWT_PDOA_M3", "DWT_PDOA_M3"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_PGFCAL", "DWT_PGFCAL"], [5, 0, 1, "c.dwt_phr_mode_e.DWT_PHRMODE_EXT", "DWT_PHRMODE_EXT"], [5, 0, 1, "c.dwt_phr_mode_e.DWT_PHRMODE_STD", "DWT_PHRMODE_STD"], [5, 0, 1, "c.dwt_phr_rate_e.DWT_PHRRATE_DTA", "DWT_PHRRATE_DTA"], [5, 0, 1, "c.dwt_phr_rate_e.DWT_PHRRATE_STD", "DWT_PHRRATE_STD"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_PHR_INDEX", "DWT_PHR_INDEX"], [5, 1, 1, "c.DWT_PLEN_1024", "DWT_PLEN_1024"], [5, 1, 1, "c.DWT_PLEN_128", "DWT_PLEN_128"], [5, 1, 1, "c.DWT_PLEN_1536", "DWT_PLEN_1536"], [5, 1, 1, "c.DWT_PLEN_16", "DWT_PLEN_16"], [5, 1, 1, "c.DWT_PLEN_2048", "DWT_PLEN_2048"], [5, 1, 1, "c.DWT_PLEN_256", "DWT_PLEN_256"], [5, 1, 1, "c.DWT_PLEN_32", "DWT_PLEN_32"], [5, 1, 1, "c.DWT_PLEN_4096", "DWT_PLEN_4096"], [5, 1, 1, "c.DWT_PLEN_512", "DWT_PLEN_512"], [5, 1, 1, "c.DWT_PLEN_64", "DWT_PLEN_64"], [5, 1, 1, "c.DWT_PLEN_72", "DWT_PLEN_72"], [5, 0, 1, "c.dwt_pll_prebuf_cfg_e.DWT_PLL_RX_PREBUF_DISABLE", "DWT_PLL_RX_PREBUF_DISABLE"], [5, 0, 1, "c.dwt_pll_prebuf_cfg_e.DWT_PLL_RX_PREBUF_ENABLE", "DWT_PLL_RX_PREBUF_ENABLE"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_PRES_SLEEP", "DWT_PRES_SLEEP"], [5, 0, 1, "c.dwt_prf_e.DWT_PRF_16M", "DWT_PRF_16M"], [5, 0, 1, "c.dwt_prf_e.DWT_PRF_64M", "DWT_PRF_64M"], [5, 0, 1, "c.dwt_prf_e.DWT_PRF_SCP", "DWT_PRF_SCP"], [5, 0, 1, "c.dw_chip_id_e.DWT_QM33110_DEV_ID", "DWT_QM33110_DEV_ID"], [5, 0, 1, "c.dw_chip_id_e.DWT_QM33120_PDOA_DEV_ID", "DWT_QM33120_PDOA_DEV_ID"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_CIADONE0_BIT_MASK", "DWT_RDB_STATUS_CIADONE0_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_CIADONE1_BIT_MASK", "DWT_RDB_STATUS_CIADONE1_BIT_MASK"], [5, 1, 1, "c.DWT_RDB_STATUS_CLEAR_BUFF0_EVENTS", "DWT_RDB_STATUS_CLEAR_BUFF0_EVENTS"], [5, 1, 1, "c.DWT_RDB_STATUS_CLEAR_BUFF1_EVENTS", "DWT_RDB_STATUS_CLEAR_BUFF1_EVENTS"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_CP_ERR0_BIT_MASK", "DWT_RDB_STATUS_CP_ERR0_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_CP_ERR1_BIT_MASK", "DWT_RDB_STATUS_CP_ERR1_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFCG0_BIT_MASK", "DWT_RDB_STATUS_RXFCG0_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFCG1_BIT_MASK", "DWT_RDB_STATUS_RXFCG1_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFR0_BIT_MASK", "DWT_RDB_STATUS_RXFR0_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFR1_BIT_MASK", "DWT_RDB_STATUS_RXFR1_BIT_MASK"], [5, 1, 1, "c.DWT_READ_OTP_ALL", "DWT_READ_OTP_ALL"], [5, 0, 1, "c.dwt_read_otp_modes_e.DWT_READ_OTP_BAT", "DWT_READ_OTP_BAT"], [5, 0, 1, "c.dwt_read_otp_modes_e.DWT_READ_OTP_LID", "DWT_READ_OTP_LID"], [5, 0, 1, "c.dwt_read_otp_modes_e.DWT_READ_OTP_PID", "DWT_READ_OTP_PID"], [5, 1, 1, "c.DWT_READ_OTP_PLID_DIS", "DWT_READ_OTP_PLID_DIS"], [5, 0, 1, "c.dwt_read_otp_modes_e.DWT_READ_OTP_TMP", "DWT_READ_OTP_TMP"], [5, 1, 1, "c.DWT_READ_OTP_TMP_DIS", "DWT_READ_OTP_TMP_DIS"], [5, 1, 1, "c.DWT_READ_OTP_VTBAT_DIS", "DWT_READ_OTP_VTBAT_DIS"], [5, 0, 1, "c.dwt_reset_options_e.DWT_RESET_ALL", "DWT_RESET_ALL"], [5, 0, 1, "c.dwt_reset_options_e.DWT_RESET_CLEAR", "DWT_RESET_CLEAR"], [5, 0, 1, "c.dwt_reset_options_e.DWT_RESET_CTRX", "DWT_RESET_CTRX"], [5, 0, 1, "c.dwt_reset_options_e.DWT_RESET_RX", "DWT_RESET_RX"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_RESPONSE_EXPECTED", "DWT_RESPONSE_EXPECTED"], [5, 0, 1, "c.dwt_restore_type_e.DWT_RESTORE_RX_ONLY_MODE", "DWT_RESTORE_RX_ONLY_MODE"], [5, 0, 1, "c.dwt_restore_type_e.DWT_RESTORE_TXRX_MODE", "DWT_RESTORE_TXRX_MODE"], [5, 0, 1, "c.dwt_restore_type_e.DWT_RESTORE_TX_ONLY_MODE", "DWT_RESTORE_TX_ONLY_MODE"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_AUTO_1_2", "DWT_RF_PORT_AUTO_1_2"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_AUTO_2_1", "DWT_RF_PORT_AUTO_2_1"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_1", "DWT_RF_PORT_MANUAL_1"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_2", "DWT_RF_PORT_MANUAL_2"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_DISABLED", "DWT_RF_PORT_MANUAL_DISABLED"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_RUNSAR", "DWT_RUNSAR"], [5, 0, 1, "c.dwt_sleep_after_param_e.DWT_RX_COMPLETE", "DWT_RX_COMPLETE"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_SEL_OPS0", "DWT_SEL_OPS0"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_SEL_OPS1", "DWT_SEL_OPS1"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_SEL_OPS2", "DWT_SEL_OPS2"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_SEL_OPS3", "DWT_SEL_OPS3"], [5, 1, 1, "c.DWT_SFDTOC_DEF", "DWT_SFDTOC_DEF"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_DW_16", "DWT_SFD_DW_16"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_DW_8", "DWT_SFD_DW_8"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_IEEE_4A", "DWT_SFD_IEEE_4A"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_IEEE_4Z", "DWT_SFD_IEEE_4Z"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_LEN16", "DWT_SFD_LEN16"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_LEN8", "DWT_SFD_LEN8"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_SHR_INDEX", "DWT_SHR_INDEX"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_SLEEP", "DWT_SLEEP"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_SLP_EN", "DWT_SLP_EN"], [5, 0, 1, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_NO", "DWT_SPI_CRC_MODE_NO"], [5, 0, 1, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_WR", "DWT_SPI_CRC_MODE_WR"], [5, 0, 1, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_WRRD", "DWT_SPI_CRC_MODE_WRRD"], [5, 0, 1, "c.dwt_restore_type_e.DWT_STANDARD_RESTORE", "DWT_STANDARD_RESTORE"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_DELAYED", "DWT_START_RX_DELAYED"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_REF", "DWT_START_RX_DLY_REF"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_RS", "DWT_START_RX_DLY_RS"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_TS", "DWT_START_RX_DLY_TS"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_IMMEDIATE", "DWT_START_RX_IMMEDIATE"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_CCA", "DWT_START_TX_CCA"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_DELAYED", "DWT_START_TX_DELAYED"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_REF", "DWT_START_TX_DLY_REF"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_RS", "DWT_START_TX_DLY_RS"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_TS", "DWT_START_TX_DLY_TS"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_IMMEDIATE", "DWT_START_TX_IMMEDIATE"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS0_M", "DWT_STS0_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS0_S", "DWT_STS0_S"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS1_M", "DWT_STS1_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS1_S", "DWT_STS1_S"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS2_M", "DWT_STS2_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS2_S", "DWT_STS2_S"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS3_M", "DWT_STS3_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS3_S", "DWT_STS3_S"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_CONFIG_MASK", "DWT_STS_CONFIG_MASK"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_CONFIG_MASK_NO_SDC", "DWT_STS_CONFIG_MASK_NO_SDC"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_STS_INDEX", "DWT_STS_INDEX"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_1024", "DWT_STS_LEN_1024"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_128", "DWT_STS_LEN_128"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_16", "DWT_STS_LEN_16"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_2048", "DWT_STS_LEN_2048"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_256", "DWT_STS_LEN_256"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_32", "DWT_STS_LEN_32"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_512", "DWT_STS_LEN_512"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_64", "DWT_STS_LEN_64"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_1", "DWT_STS_MODE_1"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_2", "DWT_STS_MODE_2"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_ND", "DWT_STS_MODE_ND"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_OFF", "DWT_STS_MODE_OFF"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_SDC", "DWT_STS_MODE_SDC"], [5, 0, 1, "c.dwt_error_e.DWT_SUCCESS", "DWT_SUCCESS"], [5, 0, 1, "c.dwt_timers_e.DWT_TIMER0", "DWT_TIMER0"], [5, 0, 1, "c.dwt_timers_e.DWT_TIMER1", "DWT_TIMER1"], [5, 1, 1, "c.DWT_TIME_UNITS", "DWT_TIME_UNITS"], [5, 0, 1, "c.dwt_timer_mode_e.DWT_TIM_REPEAT", "DWT_TIM_REPEAT"], [5, 0, 1, "c.dwt_timer_mode_e.DWT_TIM_SINGLE", "DWT_TIM_SINGLE"], [5, 0, 1, "c.dwt_setlnapmodes_e.DWT_TXRX_EN", "DWT_TXRX_EN"], [5, 0, 1, "c.dwt_sleep_after_param_e.DWT_TX_COMPLETE", "DWT_TX_COMPLETE"], [5, 1, 1, "c.DWT_VALID_TDOA_LIMIT", "DWT_VALID_TDOA_LIMIT"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_WAKE_CSN", "DWT_WAKE_CSN"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_WAKE_WUP", "DWT_WAKE_WUP"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL", "DWT_XTAL"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV128", "DWT_XTAL_DIV128"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV16", "DWT_XTAL_DIV16"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV2", "DWT_XTAL_DIV2"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV32", "DWT_XTAL_DIV32"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV4", "DWT_XTAL_DIV4"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV64", "DWT_XTAL_DIV64"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV8", "DWT_XTAL_DIV8"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_ALL", "DW_CIA_DIAG_LOG_ALL"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MAX", "DW_CIA_DIAG_LOG_MAX"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MID", "DW_CIA_DIAG_LOG_MID"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MIN", "DW_CIA_DIAG_LOG_MIN"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_OFF", "DW_CIA_DIAG_LOG_OFF"], [5, 1, 1, "c.ERROR_DATA_SIZE", "ERROR_DATA_SIZE"], [5, 1, 1, "c.ERROR_PAYLOAD_SIZE", "ERROR_PAYLOAD_SIZE"], [5, 1, 1, "c.ERROR_WRONG_MIC_SIZE", "ERROR_WRONG_MIC_SIZE"], [5, 1, 1, "c.ERROR_WRONG_MODE", "ERROR_WRONG_MODE"], [5, 1, 1, "c.FCS_LEN", "FCS_LEN"], [5, 1, 1, "c.FREQ_OFFSET_MULTIPLIER", "FREQ_OFFSET_MULTIPLIER"], [5, 1, 1, "c.GET_STS_LEN_IDX", "GET_STS_LEN_IDX"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO0_BIT_MASK", "GPIO0_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO0_FUNC_MASK", "GPIO0_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO1_BIT_MASK", "GPIO1_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO1_FUNC_MASK", "GPIO1_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO2_BIT_MASK", "GPIO2_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO2_FUNC_MASK", "GPIO2_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO3_BIT_MASK", "GPIO3_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO3_FUNC_MASK", "GPIO3_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO4_BIT_MASK", "GPIO4_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO4_FUNC_MASK", "GPIO4_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO5_BIT_MASK", "GPIO5_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO5_FUNC_MASK", "GPIO5_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO6_BIT_MASK", "GPIO6_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO6_FUNC_MASK", "GPIO6_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO7_BIT_MASK", "GPIO7_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO7_FUNC_MASK", "GPIO7_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO8_BIT_MASK", "GPIO8_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO8_FUNC_MASK", "GPIO8_FUNC_MASK"], [5, 0, 1, "c.gpio_num_e.GPIO_0", "GPIO_0"], [5, 0, 1, "c.gpio_num_e.GPIO_1", "GPIO_1"], [5, 0, 1, "c.gpio_num_e.GPIO_2", "GPIO_2"], [5, 0, 1, "c.gpio_num_e.GPIO_3", "GPIO_3"], [5, 0, 1, "c.gpio_num_e.GPIO_4", "GPIO_4"], [5, 0, 1, "c.gpio_num_e.GPIO_5", "GPIO_5"], [5, 0, 1, "c.gpio_num_e.GPIO_6", "GPIO_6"], [5, 0, 1, "c.gpio_num_e.GPIO_7", "GPIO_7"], [5, 0, 1, "c.gpio_num_e.GPIO_8", "GPIO_8"], [5, 0, 1, "c.gpio_num_e.GPIO_ALL", "GPIO_ALL"], [5, 1, 1, "c.GPIO_BIT_MASK_ALL", "GPIO_BIT_MASK_ALL"], [5, 1, 1, "c.GPIO_MFIO_MODE_MASK", "GPIO_MFIO_MODE_MASK"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN0_EXTTXE", "GPIO_PIN0_EXTTXE"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN1_EXTRXE", "GPIO_PIN1_EXTRXE"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN2_RXLED", "GPIO_PIN2_RXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN3_TXLED", "GPIO_PIN3_TXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN4_EXTDA", "GPIO_PIN4_EXTDA"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN4_EXTTXE", "GPIO_PIN4_EXTTXE"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN5_EXTRXE", "GPIO_PIN5_EXTRXE"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN5_EXTTX", "GPIO_PIN5_EXTTX"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN6_EXTRX", "GPIO_PIN6_EXTRX"], [5, 1, 1, "c.HALF_MOD", "HALF_MOD"], [5, 1, 1, "c.HERTZ_TO_PPM_MULTIPLIER_CHAN_5", "HERTZ_TO_PPM_MULTIPLIER_CHAN_5"], [5, 1, 1, "c.HERTZ_TO_PPM_MULTIPLIER_CHAN_9", "HERTZ_TO_PPM_MULTIPLIER_CHAN_9"], [5, 0, 1, "c.dwt_host_sleep_en_e.HOST_DIS_SLEEP", "HOST_DIS_SLEEP"], [5, 0, 1, "c.dwt_host_sleep_en_e.HOST_EN_SLEEP", "HOST_EN_SLEEP"], [5, 0, 1, "c.dwt_diag_type_e.IPATOV", "IPATOV"], [5, 0, 1, "c.dwt_le_addresses_e.LE0", "LE0"], [5, 0, 1, "c.dwt_le_addresses_e.LE1", "LE1"], [5, 0, 1, "c.dwt_le_addresses_e.LE2", "LE2"], [5, 0, 1, "c.dwt_le_addresses_e.LE3", "LE3"], [5, 1, 1, "c.MAX_PLL_CAL_LOOP", "MAX_PLL_CAL_LOOP"], [5, 1, 1, "c.MAX_RETRIES_FOR_PGF", "MAX_RETRIES_FOR_PGF"], [5, 1, 1, "c.MAX_RETRIES_FOR_PLL", "MAX_RETRIES_FOR_PLL"], [5, 0, 1, "c.dwt_mic_size_e.MIC_0", "MIC_0"], [5, 0, 1, "c.dwt_mic_size_e.MIC_10", "MIC_10"], [5, 0, 1, "c.dwt_mic_size_e.MIC_12", "MIC_12"], [5, 0, 1, "c.dwt_mic_size_e.MIC_14", "MIC_14"], [5, 0, 1, "c.dwt_mic_size_e.MIC_16", "MIC_16"], [5, 0, 1, "c.dwt_mic_size_e.MIC_4", "MIC_4"], [5, 0, 1, "c.dwt_mic_size_e.MIC_6", "MIC_6"], [5, 0, 1, "c.dwt_mic_size_e.MIC_8", "MIC_8"], [5, 1, 1, "c.MIC_ERROR", "MIC_ERROR"], [5, 1, 1, "c.MOD_VALUE", "MOD_VALUE"], [5, 0, 1, "c.dw3000type_e.NON_AOA", "NON_AOA"], [5, 0, 1, "c.dwt_acc_idx_e.NUM_OF_DWT_ACC_IDX", "NUM_OF_DWT_ACC_IDX"], [5, 1, 1, "c.PCODE_PRF16_START", "PCODE_PRF16_START"], [5, 1, 1, "c.PCODE_PRF64_END", "PCODE_PRF64_END"], [5, 1, 1, "c.PCODE_PRF64_START", "PCODE_PRF64_START"], [5, 1, 1, "c.RDB_STATUS_RXOK", "RDB_STATUS_RXOK"], [5, 1, 1, "c.RX_BUFFER_MAX_LEN", "RX_BUFFER_MAX_LEN"], [5, 1, 1, "c.SHIFT_VALUE", "SHIFT_VALUE"], [5, 1, 1, "c.SPI1MAVAIL_BIT_MASK", "SPI1MAVAIL_BIT_MASK"], [5, 1, 1, "c.SPI2MAVAIL_BIT_MASK", "SPI2MAVAIL_BIT_MASK"], [5, 1, 1, "c.SQRT_FACTOR", "SQRT_FACTOR"], [5, 1, 1, "c.SQRT_SHIFT_VAL", "SQRT_SHIFT_VAL"], [5, 0, 1, "c.dwt_diag_type_e.STS1", "STS1"], [5, 0, 1, "c.dwt_diag_type_e.STS2", "STS2"], [5, 1, 1, "c.STS_LEN_128BIT", "STS_LEN_128BIT"], [5, 1, 1, "c.STS_LEN_SUPPORTED", "STS_LEN_SUPPORTED"], [5, 1, 1, "c.SYS_STATUS_ALL_ND_RX_ERR", "SYS_STATUS_ALL_ND_RX_ERR"], [5, 1, 1, "c.SYS_STATUS_ALL_RX_ERR", "SYS_STATUS_ALL_RX_ERR"], [5, 1, 1, "c.SYS_STATUS_ALL_RX_GOOD", "SYS_STATUS_ALL_RX_GOOD"], [5, 1, 1, "c.SYS_STATUS_ALL_RX_TO", "SYS_STATUS_ALL_RX_TO"], [5, 1, 1, "c.TEMP_INIT", "TEMP_INIT"], [5, 1, 1, "c.TX_BUFFER_MAX_LEN", "TX_BUFFER_MAX_LEN"], [5, 1, 1, "c.US_TO_DTU", "US_TO_DTU"], [5, 1, 1, "c.US_TO_DTU_S", "US_TO_DTU_S"], [5, 1, 1, "c.XTAL_TRIM_BIT_MASK", "XTAL_TRIM_BIT_MASK"], [5, 2, 1, "c.decaIrqStatus_t", "decaIrqStatus_t"], [5, 3, 1, "c.deca_sleep", "deca_sleep"], [5, 3, 1, "c.deca_usleep", "deca_usleep"], [5, 3, 1, "c.decamutexoff", "decamutexoff"], [5, 3, 1, "c.decamutexon", "decamutexon"], [5, 5, 1, "c.dw3000type_e", "dw3000type_e"], [5, 5, 1, "c.dw_chip_id_e", "dw_chip_id_e"], [5, 5, 1, "c.dwt_INT_options_e", "dwt_INT_options_e"], [5, 5, 1, "c.dwt_acc_idx_e", "dwt_acc_idx_e"], [5, 3, 1, "c.dwt_adjust_tx_power", "dwt_adjust_tx_power"], [5, 6, 1, "c.dwt_aes_config_t", "dwt_aes_config_t"], [5, 5, 1, "c.dwt_aes_core_type_e", "dwt_aes_core_type_e"], [5, 5, 1, "c.dwt_aes_dst_port_e", "dwt_aes_dst_port_e"], [5, 6, 1, "c.dwt_aes_job_t", "dwt_aes_job_t"], [5, 5, 1, "c.dwt_aes_key_load_e", "dwt_aes_key_load_e"], [5, 5, 1, "c.dwt_aes_key_otp_type_e", "dwt_aes_key_otp_type_e"], [5, 5, 1, "c.dwt_aes_key_size_e", "dwt_aes_key_size_e"], [5, 5, 1, "c.dwt_aes_key_src_e", "dwt_aes_key_src_e"], [5, 6, 1, "c.dwt_aes_key_t", "dwt_aes_key_t"], [5, 5, 1, "c.dwt_aes_mode_e", "dwt_aes_mode_e"], [5, 5, 1, "c.dwt_aes_otp_sel_key_block_e", "dwt_aes_otp_sel_key_block_e"], [5, 5, 1, "c.dwt_aes_src_port_e", "dwt_aes_src_port_e"], [5, 3, 1, "c.dwt_aon_read", "dwt_aon_read"], [5, 5, 1, "c.dwt_aon_sleep_conf_e", "dwt_aon_sleep_conf_e"], [5, 3, 1, "c.dwt_aon_write", "dwt_aon_write"], [5, 3, 1, "c.dwt_apiversion", "dwt_apiversion"], [5, 3, 1, "c.dwt_calcbandwidthadj", "dwt_calcbandwidthadj"], [5, 3, 1, "c.dwt_calcpgcount", "dwt_calcpgcount"], [5, 3, 1, "c.dwt_calculate_first_path_power", "dwt_calculate_first_path_power"], [5, 3, 1, "c.dwt_calculate_linear_tx_power", "dwt_calculate_linear_tx_power"], [5, 3, 1, "c.dwt_calculate_rssi", "dwt_calculate_rssi"], [5, 3, 1, "c.dwt_calibratesleepcnt", "dwt_calibratesleepcnt"], [5, 6, 1, "c.dwt_callbacks_s", "dwt_callbacks_s"], [5, 3, 1, "c.dwt_capture_adc_samples", "dwt_capture_adc_samples"], [5, 6, 1, "c.dwt_capture_adc_t", "dwt_capture_adc_t"], [5, 5, 1, "c.dwt_cb_data_rx_flags_e", "dwt_cb_data_rx_flags_e"], [5, 6, 1, "c.dwt_cb_data_t", "dwt_cb_data_t"], [5, 2, 1, "c.dwt_cb_t", "dwt_cb_t"], [5, 3, 1, "c.dwt_check_dev_id", "dwt_check_dev_id"], [5, 3, 1, "c.dwt_checkidlerc", "dwt_checkidlerc"], [5, 3, 1, "c.dwt_checkirq", "dwt_checkirq"], [5, 5, 1, "c.dwt_cia_diag_log_conf_e", "dwt_cia_diag_log_conf_e"], [5, 5, 1, "c.dwt_cir_read_mode_e", "dwt_cir_read_mode_e"], [5, 6, 1, "c.dwt_cirdiags_t", "dwt_cirdiags_t"], [5, 3, 1, "c.dwt_clearaonconfig", "dwt_clearaonconfig"], [5, 3, 1, "c.dwt_config_ostr_mode", "dwt_config_ostr_mode"], [5, 6, 1, "c.dwt_config_t", "dwt_config_t"], [5, 3, 1, "c.dwt_configciadiag", "dwt_configciadiag"], [5, 3, 1, "c.dwt_configcontinuousframemode", "dwt_configcontinuousframemode"], [5, 3, 1, "c.dwt_configcwmode", "dwt_configcwmode"], [5, 3, 1, "c.dwt_configeventcounters", "dwt_configeventcounters"], [5, 3, 1, "c.dwt_configmrxlut", "dwt_configmrxlut"], [5, 3, 1, "c.dwt_configtxrxfcs", "dwt_configtxrxfcs"], [5, 3, 1, "c.dwt_configure", "dwt_configure"], [5, 3, 1, "c.dwt_configure_aes", "dwt_configure_aes"], [5, 3, 1, "c.dwt_configure_and_set_antenna_selection_gpio", "dwt_configure_and_set_antenna_selection_gpio"], [5, 3, 1, "c.dwt_configure_le_address", "dwt_configure_le_address"], [5, 3, 1, "c.dwt_configure_rf_port", "dwt_configure_rf_port"], [5, 3, 1, "c.dwt_configure_timer", "dwt_configure_timer"], [5, 3, 1, "c.dwt_configure_wificoex_gpio", "dwt_configure_wificoex_gpio"], [5, 3, 1, "c.dwt_configureframefilter", "dwt_configureframefilter"], [5, 3, 1, "c.dwt_configureisr", "dwt_configureisr"], [5, 1, 1, "c.dwt_configurerfport", "dwt_configurerfport"], [5, 1, 1, "c.dwt_configurerfport_override", "dwt_configurerfport_override"], [5, 3, 1, "c.dwt_configuresfdtype", "dwt_configuresfdtype"], [5, 3, 1, "c.dwt_configuresleep", "dwt_configuresleep"], [5, 3, 1, "c.dwt_configuresleepcnt", "dwt_configuresleepcnt"], [5, 3, 1, "c.dwt_configurestsiv", "dwt_configurestsiv"], [5, 3, 1, "c.dwt_configurestskey", "dwt_configurestskey"], [5, 3, 1, "c.dwt_configurestsloadiv", "dwt_configurestsloadiv"], [5, 3, 1, "c.dwt_configurestsmode", "dwt_configurestsmode"], [5, 3, 1, "c.dwt_configuretxrf", "dwt_configuretxrf"], [5, 3, 1, "c.dwt_convert_tx_power_to_index", "dwt_convert_tx_power_to_index"], [5, 3, 1, "c.dwt_convertrawtemperature", "dwt_convertrawtemperature"], [5, 3, 1, "c.dwt_convertrawvoltage", "dwt_convertrawvoltage"], [5, 5, 1, "c.dwt_dbl_buff_conf_e", "dwt_dbl_buff_conf_e"], [5, 5, 1, "c.dwt_dbl_buff_mode_e", "dwt_dbl_buff_mode_e"], [5, 5, 1, "c.dwt_dbl_buff_state_e", "dwt_dbl_buff_state_e"], [5, 6, 1, "c.dwt_deviceentcnts_t", "dwt_deviceentcnts_t"], [5, 5, 1, "c.dwt_dgc_chan_sel", "dwt_dgc_chan_sel"], [5, 5, 1, "c.dwt_dgc_load_location", "dwt_dgc_load_location"], [5, 5, 1, "c.dwt_diag_type_e", "dwt_diag_type_e"], [5, 3, 1, "c.dwt_disable_OTP_IPS", "dwt_disable_OTP_IPS"], [5, 3, 1, "c.dwt_disablecontinuousframemode", "dwt_disablecontinuousframemode"], [5, 3, 1, "c.dwt_disablecontinuouswavemode", "dwt_disablecontinuouswavemode"], [5, 3, 1, "c.dwt_do_aes", "dwt_do_aes"], [5, 3, 1, "c.dwt_ds_en_sleep", "dwt_ds_en_sleep"], [5, 3, 1, "c.dwt_ds_sema_force", "dwt_ds_sema_force"], [5, 3, 1, "c.dwt_ds_sema_release", "dwt_ds_sema_release"], [5, 3, 1, "c.dwt_ds_sema_request", "dwt_ds_sema_request"], [5, 3, 1, "c.dwt_ds_sema_status", "dwt_ds_sema_status"], [5, 3, 1, "c.dwt_ds_sema_status_hi", "dwt_ds_sema_status_hi"], [5, 3, 1, "c.dwt_ds_setinterrupt_SPIxavailable", "dwt_ds_setinterrupt_SPIxavailable"], [5, 3, 1, "c.dwt_enable_disable_eq", "dwt_enable_disable_eq"], [5, 3, 1, "c.dwt_enableautoack", "dwt_enableautoack"], [5, 3, 1, "c.dwt_enablegpioclocks", "dwt_enablegpioclocks"], [5, 3, 1, "c.dwt_enablespicrccheck", "dwt_enablespicrccheck"], [5, 3, 1, "c.dwt_entersleep", "dwt_entersleep"], [5, 3, 1, "c.dwt_entersleepafter", "dwt_entersleepafter"], [5, 3, 1, "c.dwt_entersleepaftertx", "dwt_entersleepaftertx"], [5, 5, 1, "c.dwt_eq_config_e", "dwt_eq_config_e"], [5, 5, 1, "c.dwt_error_e", "dwt_error_e"], [5, 5, 1, "c.dwt_fcs_mode_e", "dwt_fcs_mode_e"], [5, 5, 1, "c.dwt_ff_conf_options_e", "dwt_ff_conf_options_e"], [5, 3, 1, "c.dwt_forcetrxoff", "dwt_forcetrxoff"], [5, 3, 1, "c.dwt_generatecrc8", "dwt_generatecrc8"], [5, 3, 1, "c.dwt_get_dgcdecision", "dwt_get_dgcdecision"], [5, 3, 1, "c.dwt_get_reg_names", "dwt_get_reg_names"], [5, 3, 1, "c.dwt_getcirregaddress", "dwt_getcirregaddress"], [5, 3, 1, "c.dwt_geteui", "dwt_geteui"], [5, 3, 1, "c.dwt_getframelength", "dwt_getframelength"], [5, 3, 1, "c.dwt_getgpiodir", "dwt_getgpiodir"], [5, 3, 1, "c.dwt_geticreftemp", "dwt_geticreftemp"], [5, 3, 1, "c.dwt_geticrefvolt", "dwt_geticrefvolt"], [5, 3, 1, "c.dwt_getlotid", "dwt_getlotid"], [5, 3, 1, "c.dwt_getpartid", "dwt_getpartid"], [5, 3, 1, "c.dwt_getpllcaltemperature", "dwt_getpllcaltemperature"], [5, 3, 1, "c.dwt_getrxantennadelay", "dwt_getrxantennadelay"], [5, 3, 1, "c.dwt_gettxantennadelay", "dwt_gettxantennadelay"], [5, 3, 1, "c.dwt_getxtaltrim", "dwt_getxtaltrim"], [5, 5, 1, "c.dwt_gpio_func_mask_e", "dwt_gpio_func_mask_e"], [5, 5, 1, "c.dwt_gpio_mask_e", "dwt_gpio_mask_e"], [5, 5, 1, "c.dwt_gpio_pin_e", "dwt_gpio_pin_e"], [5, 5, 1, "c.dwt_host_sleep_en_e", "dwt_host_sleep_en_e"], [5, 5, 1, "c.dwt_idle_init_modes_e", "dwt_idle_init_modes_e"], [5, 3, 1, "c.dwt_initialise", "dwt_initialise"], [5, 5, 1, "c.dwt_int_conf_e", "dwt_int_conf_e"], [5, 5, 1, "c.dwt_ip_sts_segment_e", "dwt_ip_sts_segment_e"], [5, 3, 1, "c.dwt_isr", "dwt_isr"], [5, 5, 1, "c.dwt_isr_flags_e", "dwt_isr_flags_e"], [5, 5, 1, "c.dwt_le_addresses_e", "dwt_le_addresses_e"], [5, 6, 1, "c.dwt_local_data_t", "dwt_local_data_t"], [5, 5, 1, "c.dwt_mic_size_e", "dwt_mic_size_e"], [5, 3, 1, "c.dwt_mic_size_from_bytes", "dwt_mic_size_from_bytes"], [5, 3, 1, "c.dwt_nlos_alldiag", "dwt_nlos_alldiag"], [5, 6, 1, "c.dwt_nlos_alldiag_t", "dwt_nlos_alldiag_t"], [5, 3, 1, "c.dwt_nlos_ipdiag", "dwt_nlos_ipdiag"], [5, 6, 1, "c.dwt_nlos_ipdiag_t", "dwt_nlos_ipdiag_t"], [5, 5, 1, "c.dwt_on_wake_param_e", "dwt_on_wake_param_e"], [5, 3, 1, "c.dwt_otpread", "dwt_otpread"], [5, 3, 1, "c.dwt_otprevision", "dwt_otprevision"], [5, 3, 1, "c.dwt_otpwrite", "dwt_otpwrite"], [5, 3, 1, "c.dwt_otpwriteandverify", "dwt_otpwriteandverify"], [5, 5, 1, "c.dwt_pac_size_e", "dwt_pac_size_e"], [5, 5, 1, "c.dwt_pdoa_mode_e", "dwt_pdoa_mode_e"], [5, 6, 1, "c.dwt_pdoa_tdoa_res_t", "dwt_pdoa_tdoa_res_t"], [5, 3, 1, "c.dwt_pgf_cal", "dwt_pgf_cal"], [5, 5, 1, "c.dwt_phr_mode_e", "dwt_phr_mode_e"], [5, 5, 1, "c.dwt_phr_rate_e", "dwt_phr_rate_e"], [5, 3, 1, "c.dwt_pll_cal", "dwt_pll_cal"], [5, 5, 1, "c.dwt_pll_ch_type_e", "dwt_pll_ch_type_e"], [5, 3, 1, "c.dwt_pll_chx_auto_cal", "dwt_pll_chx_auto_cal"], [5, 5, 1, "c.dwt_pll_prebuf_cfg_e", "dwt_pll_prebuf_cfg_e"], [5, 5, 1, "c.dwt_power_indexes_e", "dwt_power_indexes_e"], [5, 5, 1, "c.dwt_prf_e", "dwt_prf_e"], [5, 3, 1, "c.dwt_probe", "dwt_probe"], [5, 6, 1, "c.dwt_probe_s", "dwt_probe_s"], [5, 5, 1, "c.dwt_rdb_e", "dwt_rdb_e"], [5, 3, 1, "c.dwt_readCIAversion", "dwt_readCIAversion"], [5, 3, 1, "c.dwt_read_adc_samples", "dwt_read_adc_samples"], [5, 5, 1, "c.dwt_read_otp_modes_e", "dwt_read_otp_modes_e"], [5, 3, 1, "c.dwt_read_reg", "dwt_read_reg"], [5, 3, 1, "c.dwt_read_scratch_data", "dwt_read_scratch_data"], [5, 3, 1, "c.dwt_read_tdoa_pdoa", "dwt_read_tdoa_pdoa"], [5, 3, 1, "c.dwt_readaccdata", "dwt_readaccdata"], [5, 3, 1, "c.dwt_readcarrierintegrator", "dwt_readcarrierintegrator"], [5, 3, 1, "c.dwt_readcir", "dwt_readcir"], [5, 3, 1, "c.dwt_readcir_48b", "dwt_readcir_48b"], [5, 3, 1, "c.dwt_readclockoffset", "dwt_readclockoffset"], [5, 3, 1, "c.dwt_readctrdbg", "dwt_readctrdbg"], [5, 3, 1, "c.dwt_readdevid", "dwt_readdevid"], [5, 3, 1, "c.dwt_readdgcdbg", "dwt_readdgcdbg"], [5, 3, 1, "c.dwt_readdiagnostics", "dwt_readdiagnostics"], [5, 3, 1, "c.dwt_readdiagnostics_acc", "dwt_readdiagnostics_acc"], [5, 3, 1, "c.dwt_readeventcounters", "dwt_readeventcounters"], [4, 3, 1, "c.dwt_readfromdevice", "dwt_readfromdevice"], [5, 3, 1, "c.dwt_readgpiovalue", "dwt_readgpiovalue"], [5, 3, 1, "c.dwt_readpdoa", "dwt_readpdoa"], [5, 3, 1, "c.dwt_readpdoaoffset", "dwt_readpdoaoffset"], [5, 3, 1, "c.dwt_readpgdelay", "dwt_readpgdelay"], [5, 3, 1, "c.dwt_readpllstatus", "dwt_readpllstatus"], [5, 3, 1, "c.dwt_readrdbstatus", "dwt_readrdbstatus"], [5, 3, 1, "c.dwt_readrxdata", "dwt_readrxdata"], [5, 3, 1, "c.dwt_readrxtimestamp", "dwt_readrxtimestamp"], [5, 3, 1, "c.dwt_readrxtimestamp_ipatov", "dwt_readrxtimestamp_ipatov"], [5, 3, 1, "c.dwt_readrxtimestamp_sts", "dwt_readrxtimestamp_sts"], [5, 3, 1, "c.dwt_readrxtimestamphi32", "dwt_readrxtimestamphi32"], [5, 3, 1, "c.dwt_readrxtimestamplo32", "dwt_readrxtimestamplo32"], [5, 3, 1, "c.dwt_readrxtimestampunadj", "dwt_readrxtimestampunadj"], [5, 3, 1, "c.dwt_readstsquality", "dwt_readstsquality"], [5, 3, 1, "c.dwt_readstsstatus", "dwt_readstsstatus"], [5, 3, 1, "c.dwt_readsysstatushi", "dwt_readsysstatushi"], [5, 3, 1, "c.dwt_readsysstatuslo", "dwt_readsysstatuslo"], [5, 3, 1, "c.dwt_readsystime", "dwt_readsystime"], [5, 3, 1, "c.dwt_readsystimestamphi32", "dwt_readsystimestamphi32"], [5, 3, 1, "c.dwt_readtdoa", "dwt_readtdoa"], [5, 3, 1, "c.dwt_readtempvbat", "dwt_readtempvbat"], [5, 3, 1, "c.dwt_readtxtimestamp", "dwt_readtxtimestamp"], [5, 3, 1, "c.dwt_readtxtimestamphi32", "dwt_readtxtimestamphi32"], [5, 3, 1, "c.dwt_readtxtimestamplo32", "dwt_readtxtimestamplo32"], [5, 3, 1, "c.dwt_readwakeuptemp", "dwt_readwakeuptemp"], [5, 3, 1, "c.dwt_readwakeupvbat", "dwt_readwakeupvbat"], [5, 3, 1, "c.dwt_repeated_cw", "dwt_repeated_cw"], [5, 3, 1, "c.dwt_repeated_frames", "dwt_repeated_frames"], [5, 5, 1, "c.dwt_reset_options_e", "dwt_reset_options_e"], [5, 3, 1, "c.dwt_reset_system_counter", "dwt_reset_system_counter"], [5, 3, 1, "c.dwt_restore_common", "dwt_restore_common"], [5, 3, 1, "c.dwt_restore_txrx", "dwt_restore_txrx"], [5, 5, 1, "c.dwt_restore_type_e", "dwt_restore_type_e"], [5, 3, 1, "c.dwt_restoreconfig", "dwt_restoreconfig"], [5, 5, 1, "c.dwt_rf_port_ctrl_e", "dwt_rf_port_ctrl_e"], [5, 1, 1, "c.dwt_rfsw_config_t", "dwt_rfsw_config_t"], [5, 3, 1, "c.dwt_run_pgfcal", "dwt_run_pgfcal"], [5, 6, 1, "c.dwt_rxdiag_t", "dwt_rxdiag_t"], [5, 3, 1, "c.dwt_rxenable", "dwt_rxenable"], [5, 3, 1, "c.dwt_send_test_preamble", "dwt_send_test_preamble"], [5, 3, 1, "c.dwt_set_alternative_pulse_shape", "dwt_set_alternative_pulse_shape"], [5, 3, 1, "c.dwt_set_fixedsts", "dwt_set_fixedsts"], [5, 3, 1, "c.dwt_set_keyreg_128", "dwt_set_keyreg_128"], [5, 3, 1, "c.dwt_set_timer_expiration", "dwt_set_timer_expiration"], [5, 3, 1, "c.dwt_setaddress16", "dwt_setaddress16"], [5, 3, 1, "c.dwt_setcallbacks", "dwt_setcallbacks"], [5, 3, 1, "c.dwt_setchannel", "dwt_setchannel"], [5, 3, 1, "c.dwt_setdatarate", "dwt_setdatarate"], [5, 3, 1, "c.dwt_setdblrxbuffmode", "dwt_setdblrxbuffmode"], [5, 3, 1, "c.dwt_setdelayedtrxtime", "dwt_setdelayedtrxtime"], [5, 3, 1, "c.dwt_setdwstate", "dwt_setdwstate"], [5, 3, 1, "c.dwt_seteui", "dwt_seteui"], [5, 3, 1, "c.dwt_setfinegraintxseq", "dwt_setfinegraintxseq"], [5, 3, 1, "c.dwt_setgpiodir", "dwt_setgpiodir"], [5, 3, 1, "c.dwt_setgpiomode", "dwt_setgpiomode"], [5, 3, 1, "c.dwt_setgpiovalue", "dwt_setgpiovalue"], [5, 3, 1, "c.dwt_setinterrupt", "dwt_setinterrupt"], [5, 3, 1, "c.dwt_setinterrupt_db", "dwt_setinterrupt_db"], [5, 3, 1, "c.dwt_setleds", "dwt_setleds"], [5, 5, 1, "c.dwt_setleds_mode_e", "dwt_setleds_mode_e"], [5, 3, 1, "c.dwt_setlnapamode", "dwt_setlnapamode"], [5, 5, 1, "c.dwt_setlnapmodes_e", "dwt_setlnapmodes_e"], [5, 3, 1, "c.dwt_setpanid", "dwt_setpanid"], [5, 3, 1, "c.dwt_setpdoamode", "dwt_setpdoamode"], [5, 3, 1, "c.dwt_setpdoaoffset", "dwt_setpdoaoffset"], [5, 3, 1, "c.dwt_setphr", "dwt_setphr"], [5, 3, 1, "c.dwt_setplenfine", "dwt_setplenfine"], [5, 3, 1, "c.dwt_setpllbiastrim", "dwt_setpllbiastrim"], [5, 3, 1, "c.dwt_setpllcaltemperature", "dwt_setpllcaltemperature"], [5, 3, 1, "c.dwt_setpllrxprebufen", "dwt_setpllrxprebufen"], [5, 3, 1, "c.dwt_setpreambledetecttimeout", "dwt_setpreambledetecttimeout"], [5, 3, 1, "c.dwt_setreferencetrxtime", "dwt_setreferencetrxtime"], [5, 3, 1, "c.dwt_setrxaftertxdelay", "dwt_setrxaftertxdelay"], [5, 3, 1, "c.dwt_setrxantennadelay", "dwt_setrxantennadelay"], [5, 3, 1, "c.dwt_setrxcode", "dwt_setrxcode"], [5, 3, 1, "c.dwt_setrxpac", "dwt_setrxpac"], [5, 3, 1, "c.dwt_setrxtimeout", "dwt_setrxtimeout"], [5, 3, 1, "c.dwt_setsfdtimeout", "dwt_setsfdtimeout"], [5, 3, 1, "c.dwt_setsniffmode", "dwt_setsniffmode"], [5, 3, 1, "c.dwt_setstslength", "dwt_setstslength"], [5, 3, 1, "c.dwt_settxantennadelay", "dwt_settxantennadelay"], [5, 3, 1, "c.dwt_settxcode", "dwt_settxcode"], [5, 3, 1, "c.dwt_settxpower", "dwt_settxpower"], [5, 3, 1, "c.dwt_setxtaltrim", "dwt_setxtaltrim"], [5, 5, 1, "c.dwt_sfd_type_e", "dwt_sfd_type_e"], [5, 3, 1, "c.dwt_signal_rx_buff_free", "dwt_signal_rx_buff_free"], [5, 5, 1, "c.dwt_sleep_after_param_e", "dwt_sleep_after_param_e"], [5, 3, 1, "c.dwt_softreset", "dwt_softreset"], [5, 5, 1, "c.dwt_spi_crc_mode_e", "dwt_spi_crc_mode_e"], [5, 5, 1, "c.dwt_spi_host_e", "dwt_spi_host_e"], [5, 2, 1, "c.dwt_spierrcb_t", "dwt_spierrcb_t"], [5, 5, 1, "c.dwt_startrx_mode_e", "dwt_startrx_mode_e"], [5, 3, 1, "c.dwt_starttx", "dwt_starttx"], [5, 5, 1, "c.dwt_starttx_mode_e", "dwt_starttx_mode_e"], [5, 3, 1, "c.dwt_stop_repeated_frames", "dwt_stop_repeated_frames"], [5, 6, 1, "c.dwt_sts_cp_iv_t", "dwt_sts_cp_iv_t"], [5, 6, 1, "c.dwt_sts_cp_key_t", "dwt_sts_cp_key_t"], [5, 5, 1, "c.dwt_sts_lengths_e", "dwt_sts_lengths_e"], [5, 5, 1, "c.dwt_sts_mode_e", "dwt_sts_mode_e"], [5, 6, 1, "c.dwt_timer_cfg_t", "dwt_timer_cfg_t"], [5, 3, 1, "c.dwt_timer_enable", "dwt_timer_enable"], [5, 5, 1, "c.dwt_timer_mode_e", "dwt_timer_mode_e"], [5, 5, 1, "c.dwt_timer_period_e", "dwt_timer_period_e"], [5, 5, 1, "c.dwt_timers_e", "dwt_timers_e"], [5, 3, 1, "c.dwt_timers_read_and_clear_events", "dwt_timers_read_and_clear_events"], [5, 3, 1, "c.dwt_timers_reset", "dwt_timers_reset"], [5, 6, 1, "c.dwt_txconfig_t", "dwt_txconfig_t"], [5, 3, 1, "c.dwt_update_dw", "dwt_update_dw"], [5, 5, 1, "c.dwt_uwb_bit_rate_e", "dwt_uwb_bit_rate_e"], [5, 3, 1, "c.dwt_version_string", "dwt_version_string"], [5, 3, 1, "c.dwt_wakeup_ic", "dwt_wakeup_ic"], [5, 5, 1, "c.dwt_wifi_coex_e", "dwt_wifi_coex_e"], [5, 3, 1, "c.dwt_wifi_coex_set", "dwt_wifi_coex_set"], [5, 5, 1, "c.dwt_wkup_param_e", "dwt_wkup_param_e"], [5, 3, 1, "c.dwt_write_reg", "dwt_write_reg"], [5, 3, 1, "c.dwt_write_scratch_data", "dwt_write_scratch_data"], [5, 3, 1, "c.dwt_writerdbstatus", "dwt_writerdbstatus"], [5, 3, 1, "c.dwt_writesysstatushi", "dwt_writesysstatushi"], [5, 3, 1, "c.dwt_writesysstatuslo", "dwt_writesysstatuslo"], [4, 3, 1, "c.dwt_writetodevice", "dwt_writetodevice"], [5, 3, 1, "c.dwt_writetxdata", "dwt_writetxdata"], [5, 3, 1, "c.dwt_writetxfctrl", "dwt_writetxfctrl"], [5, 3, 1, "c.dwt_xtal_temperature_compensation", "dwt_xtal_temperature_compensation"], [5, 6, 1, "c.dwt_xtal_trim_t", "dwt_xtal_trim_t"], [5, 5, 1, "c.gpio_num_e", "gpio_num_e"], [5, 6, 1, "c.power_indexes_t", "power_indexes_t"], [5, 6, 1, "c.register_name_add_t", "register_name_add_t"], [5, 5, 1, "c.spi_modes_e", "spi_modes_e"], [5, 6, 1, "c.tx_adj_cfg_t", "tx_adj_cfg_t"], [5, 6, 1, "c.tx_adj_res_t", "tx_adj_res_t"]], "deca_sleep": [[5, 4, 1, "c.deca_sleep", "time_ms"]], "deca_usleep": [[5, 4, 1, "c.deca_usleep", "time_us"]], "decamutexoff": [[5, 4, 1, "c.decamutexoff", "s"]], "dw3000type_e": [[5, 0, 1, "c.dw3000type_e.AOA", "AOA"], [5, 0, 1, "c.dw3000type_e.NON_AOA", "NON_AOA"]], "dw_chip_id_e": [[5, 0, 1, "c.dw_chip_id_e.DWT_DW3000_DEV_ID", "DWT_DW3000_DEV_ID"], [5, 0, 1, "c.dw_chip_id_e.DWT_DW3000_PDOA_DEV_ID", "DWT_DW3000_PDOA_DEV_ID"], [5, 0, 1, "c.dw_chip_id_e.DWT_QM33110_DEV_ID", "DWT_QM33110_DEV_ID"], [5, 0, 1, "c.dw_chip_id_e.DWT_QM33120_PDOA_DEV_ID", "DWT_QM33120_PDOA_DEV_ID"]], "dwt_INT_options_e": [[5, 0, 1, "c.dwt_INT_options_e.DWT_DISABLE_INT", "DWT_DISABLE_INT"], [5, 0, 1, "c.dwt_INT_options_e.DWT_ENABLE_INT", "DWT_ENABLE_INT"], [5, 0, 1, "c.dwt_INT_options_e.DWT_ENABLE_INT_DUAL_SPI", "DWT_ENABLE_INT_DUAL_SPI"], [5, 0, 1, "c.dwt_INT_options_e.DWT_ENABLE_INT_ONLY", "DWT_ENABLE_INT_ONLY"], [5, 0, 1, "c.dwt_INT_options_e.DWT_ENABLE_INT_ONLY_DUAL_SPI", "DWT_ENABLE_INT_ONLY_DUAL_SPI"]], "dwt_acc_idx_e": [[5, 0, 1, "c.dwt_acc_idx_e.DWT_ACC_IDX_IP_M", "DWT_ACC_IDX_IP_M"], [5, 0, 1, "c.dwt_acc_idx_e.DWT_ACC_IDX_STS0_M", "DWT_ACC_IDX_STS0_M"], [5, 0, 1, "c.dwt_acc_idx_e.DWT_ACC_IDX_STS1_M", "DWT_ACC_IDX_STS1_M"], [5, 0, 1, "c.dwt_acc_idx_e.NUM_OF_DWT_ACC_IDX", "NUM_OF_DWT_ACC_IDX"]], "dwt_adjust_tx_power": [[5, 4, 1, "c.dwt_adjust_tx_power", "adj_tx_power"], [5, 4, 1, "c.dwt_adjust_tx_power", "applied_boost"], [5, 4, 1, "c.dwt_adjust_tx_power", "boost"], [5, 4, 1, "c.dwt_adjust_tx_power", "channel"], [5, 4, 1, "c.dwt_adjust_tx_power", "ref_tx_power"]], "dwt_aes_config_t": [[5, 7, 1, "c.dwt_aes_config_t.aes_core_type", "aes_core_type"], [5, 7, 1, "c.dwt_aes_config_t.aes_key_otp_type", "aes_key_otp_type"], [5, 7, 1, "c.dwt_aes_config_t.aes_otp_sel_key_block", "aes_otp_sel_key_block"], [5, 7, 1, "c.dwt_aes_config_t.key_addr", "key_addr"], [5, 7, 1, "c.dwt_aes_config_t.key_load", "key_load"], [5, 7, 1, "c.dwt_aes_config_t.key_size", "key_size"], [5, 7, 1, "c.dwt_aes_config_t.key_src", "key_src"], [5, 7, 1, "c.dwt_aes_config_t.mic", "mic"], [5, 7, 1, "c.dwt_aes_config_t.mode", "mode"]], "dwt_aes_core_type_e": [[5, 0, 1, "c.dwt_aes_core_type_e.AES_core_type_CCM", "AES_core_type_CCM"], [5, 0, 1, "c.dwt_aes_core_type_e.AES_core_type_GCM", "AES_core_type_GCM"]], "dwt_aes_dst_port_e": [[5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_Rx_buf_0", "AES_Dst_Rx_buf_0"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_Rx_buf_1", "AES_Dst_Rx_buf_1"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_STS_key", "AES_Dst_STS_key"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_Scratch", "AES_Dst_Scratch"], [5, 0, 1, "c.dwt_aes_dst_port_e.AES_Dst_Tx_buf", "AES_Dst_Tx_buf"]], "dwt_aes_job_t": [[5, 7, 1, "c.dwt_aes_job_t.dst_port", "dst_port"], [5, 7, 1, "c.dwt_aes_job_t.header", "header"], [5, 7, 1, "c.dwt_aes_job_t.header_len", "header_len"], [5, 7, 1, "c.dwt_aes_job_t.mic_size", "mic_size"], [5, 7, 1, "c.dwt_aes_job_t.mode", "mode"], [5, 7, 1, "c.dwt_aes_job_t.nonce", "nonce"], [5, 7, 1, "c.dwt_aes_job_t.payload", "payload"], [5, 7, 1, "c.dwt_aes_job_t.payload_len", "payload_len"], [5, 7, 1, "c.dwt_aes_job_t.src_port", "src_port"]], "dwt_aes_key_load_e": [[5, 0, 1, "c.dwt_aes_key_load_e.AES_KEY_Load", "AES_KEY_Load"], [5, 0, 1, "c.dwt_aes_key_load_e.AES_KEY_No_Load", "AES_KEY_No_Load"]], "dwt_aes_key_otp_type_e": [[5, 0, 1, "c.dwt_aes_key_otp_type_e.AES_key_OTP", "AES_key_OTP"], [5, 0, 1, "c.dwt_aes_key_otp_type_e.AES_key_RAM", "AES_key_RAM"]], "dwt_aes_key_size_e": [[5, 0, 1, "c.dwt_aes_key_size_e.AES_KEY_128bit", "AES_KEY_128bit"], [5, 0, 1, "c.dwt_aes_key_size_e.AES_KEY_192bit", "AES_KEY_192bit"], [5, 0, 1, "c.dwt_aes_key_size_e.AES_KEY_256bit", "AES_KEY_256bit"]], "dwt_aes_key_src_e": [[5, 0, 1, "c.dwt_aes_key_src_e.AES_KEY_Src_RAMorOTP", "AES_KEY_Src_RAMorOTP"], [5, 0, 1, "c.dwt_aes_key_src_e.AES_KEY_Src_Register", "AES_KEY_Src_Register"]], "dwt_aes_key_t": [[5, 7, 1, "c.dwt_aes_key_t.key0", "key0"], [5, 7, 1, "c.dwt_aes_key_t.key1", "key1"], [5, 7, 1, "c.dwt_aes_key_t.key2", "key2"], [5, 7, 1, "c.dwt_aes_key_t.key3", "key3"], [5, 7, 1, "c.dwt_aes_key_t.key4", "key4"], [5, 7, 1, "c.dwt_aes_key_t.key5", "key5"], [5, 7, 1, "c.dwt_aes_key_t.key6", "key6"], [5, 7, 1, "c.dwt_aes_key_t.key7", "key7"]], "dwt_aes_mode_e": [[5, 0, 1, "c.dwt_aes_mode_e.AES_Decrypt", "AES_Decrypt"], [5, 0, 1, "c.dwt_aes_mode_e.AES_Encrypt", "AES_Encrypt"]], "dwt_aes_otp_sel_key_block_e": [[5, 0, 1, "c.dwt_aes_otp_sel_key_block_e.AES_key_otp_sel_1st_128", "AES_key_otp_sel_1st_128"], [5, 0, 1, "c.dwt_aes_otp_sel_key_block_e.AES_key_otp_sel_2nd_128", "AES_key_otp_sel_2nd_128"]], "dwt_aes_src_port_e": [[5, 0, 1, "c.dwt_aes_src_port_e.AES_Src_Rx_buf_0", "AES_Src_Rx_buf_0"], [5, 0, 1, "c.dwt_aes_src_port_e.AES_Src_Rx_buf_1", "AES_Src_Rx_buf_1"], [5, 0, 1, "c.dwt_aes_src_port_e.AES_Src_Scratch", "AES_Src_Scratch"], [5, 0, 1, "c.dwt_aes_src_port_e.AES_Src_Tx_buf", "AES_Src_Tx_buf"]], "dwt_aon_read": [[5, 4, 1, "c.dwt_aon_read", "aon_address"]], "dwt_aon_sleep_conf_e": [[5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_LPOSC_TRIM", "AON_LPOSC_TRIM"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_CTRL", "AON_SLPCNT_CAL_CTRL"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_HI", "AON_SLPCNT_CAL_HI"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_CAL_LO", "AON_SLPCNT_CAL_LO"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_HI", "AON_SLPCNT_HI"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_SLPCNT_LO", "AON_SLPCNT_LO"], [5, 0, 1, "c.dwt_aon_sleep_conf_e.AON_VDD_DIG", "AON_VDD_DIG"]], "dwt_aon_write": [[5, 4, 1, "c.dwt_aon_write", "aon_address"], [5, 4, 1, "c.dwt_aon_write", "aon_write_data"]], "dwt_calcbandwidthadj": [[5, 4, 1, "c.dwt_calcbandwidthadj", "target_count"]], "dwt_calcpgcount": [[5, 4, 1, "c.dwt_calcpgcount", "pgdly"]], "dwt_calculate_first_path_power": [[5, 4, 1, "c.dwt_calculate_first_path_power", "acc_idx"], [5, 4, 1, "c.dwt_calculate_first_path_power", "diag"], [5, 4, 1, "c.dwt_calculate_first_path_power", "signal_strength"]], "dwt_calculate_linear_tx_power": [[5, 4, 1, "c.dwt_calculate_linear_tx_power", "channel"], [5, 4, 1, "c.dwt_calculate_linear_tx_power", "p_indexes"], [5, 4, 1, "c.dwt_calculate_linear_tx_power", "p_res"]], "dwt_calculate_rssi": [[5, 4, 1, "c.dwt_calculate_rssi", "acc_idx"], [5, 4, 1, "c.dwt_calculate_rssi", "diag"], [5, 4, 1, "c.dwt_calculate_rssi", "signal_strength"]], "dwt_callbacks_s": [[5, 7, 1, "c.dwt_callbacks_s.cbCiaDone", "cbCiaDone"], [5, 7, 1, "c.dwt_callbacks_s.cbDualSPIEv", "cbDualSPIEv"], [5, 7, 1, "c.dwt_callbacks_s.cbFrmRdy", "cbFrmRdy"], [5, 7, 1, "c.dwt_callbacks_s.cbRxErr", "cbRxErr"], [5, 7, 1, "c.dwt_callbacks_s.cbRxOk", "cbRxOk"], [5, 7, 1, "c.dwt_callbacks_s.cbRxTo", "cbRxTo"], [5, 7, 1, "c.dwt_callbacks_s.cbSPIErr", "cbSPIErr"], [5, 7, 1, "c.dwt_callbacks_s.cbSPIRDErr", "cbSPIRDErr"], [5, 7, 1, "c.dwt_callbacks_s.cbSPIRdy", "cbSPIRdy"], [5, 7, 1, "c.dwt_callbacks_s.cbSysEvent", "cbSysEvent"], [5, 7, 1, "c.dwt_callbacks_s.cbTxDone", "cbTxDone"], [5, 7, 1, "c.dwt_callbacks_s.devErr", "devErr"]], "dwt_capture_adc_samples": [[5, 4, 1, "c.dwt_capture_adc_samples", "capture_adc"]], "dwt_capture_adc_t": [[5, 7, 1, "c.dwt_capture_adc_t.buffer", "buffer"], [5, 7, 1, "c.dwt_capture_adc_t.length", "length"], [5, 7, 1, "c.dwt_capture_adc_t.sample_start_offset", "sample_start_offset"], [5, 7, 1, "c.dwt_capture_adc_t.test_mode_wrap", "test_mode_wrap"], [5, 7, 1, "c.dwt_capture_adc_t.thresholds", "thresholds"]], "dwt_cb_data_rx_flags_e": [[5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CER", "DWT_CB_DATA_RX_FLAG_CER"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CIA", "DWT_CB_DATA_RX_FLAG_CIA"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_CPER", "DWT_CB_DATA_RX_FLAG_CPER"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_ND", "DWT_CB_DATA_RX_FLAG_ND"], [5, 0, 1, "c.dwt_cb_data_rx_flags_e.DWT_CB_DATA_RX_FLAG_RNG", "DWT_CB_DATA_RX_FLAG_RNG"]], "dwt_cb_data_t": [[5, 7, 1, "c.dwt_cb_data_t.datalength", "datalength"], [5, 7, 1, "c.dwt_cb_data_t.dss_stat", "dss_stat"], [5, 7, 1, "c.dwt_cb_data_t.dw", "dw"], [5, 7, 1, "c.dwt_cb_data_t.rx_flags", "rx_flags"], [5, 7, 1, "c.dwt_cb_data_t.status", "status"], [5, 7, 1, "c.dwt_cb_data_t.status_hi", "status_hi"]], "dwt_cia_diag_log_conf_e": [[5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_ALL", "DW_CIA_DIAG_LOG_ALL"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MAX", "DW_CIA_DIAG_LOG_MAX"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MID", "DW_CIA_DIAG_LOG_MID"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_MIN", "DW_CIA_DIAG_LOG_MIN"], [5, 0, 1, "c.dwt_cia_diag_log_conf_e.DW_CIA_DIAG_LOG_OFF", "DW_CIA_DIAG_LOG_OFF"]], "dwt_cir_read_mode_e": [[5, 0, 1, "c.dwt_cir_read_mode_e.DWT_CIR_READ_FULL", "DWT_CIR_READ_FULL"], [5, 0, 1, "c.dwt_cir_read_mode_e.DWT_CIR_READ_HI", "DWT_CIR_READ_HI"], [5, 0, 1, "c.dwt_cir_read_mode_e.DWT_CIR_READ_LO", "DWT_CIR_READ_LO"], [5, 0, 1, "c.dwt_cir_read_mode_e.DWT_CIR_READ_MID", "DWT_CIR_READ_MID"]], "dwt_cirdiags_t": [[5, 7, 1, "c.dwt_cirdiags_t.EFpConfLevel", "EFpConfLevel"], [5, 7, 1, "c.dwt_cirdiags_t.EFpIndex", "EFpIndex"], [5, 7, 1, "c.dwt_cirdiags_t.F1", "F1"], [5, 7, 1, "c.dwt_cirdiags_t.F2", "F2"], [5, 7, 1, "c.dwt_cirdiags_t.F3", "F3"], [5, 7, 1, "c.dwt_cirdiags_t.FpIndex", "FpIndex"], [5, 7, 1, "c.dwt_cirdiags_t.FpThreshold", "FpThreshold"], [5, 7, 1, "c.dwt_cirdiags_t.accumCount", "accumCount"], [5, 7, 1, "c.dwt_cirdiags_t.peakAmp", "peakAmp"], [5, 7, 1, "c.dwt_cirdiags_t.peakIndex", "peakIndex"], [5, 7, 1, "c.dwt_cirdiags_t.power", "power"]], "dwt_config_ostr_mode": [[5, 4, 1, "c.dwt_config_ostr_mode", "enable"], [5, 4, 1, "c.dwt_config_ostr_mode", "wait_time"]], "dwt_config_t": [[5, 7, 1, "c.dwt_config_t.chan", "chan"], [5, 7, 1, "c.dwt_config_t.dataRate", "dataRate"], [5, 7, 1, "c.dwt_config_t.pdoaMode", "pdoaMode"], [5, 7, 1, "c.dwt_config_t.phrMode", "phrMode"], [5, 7, 1, "c.dwt_config_t.phrRate", "phrRate"], [5, 7, 1, "c.dwt_config_t.rxCode", "rxCode"], [5, 7, 1, "c.dwt_config_t.rxPAC", "rxPAC"], [5, 7, 1, "c.dwt_config_t.sfdTO", "sfdTO"], [5, 7, 1, "c.dwt_config_t.sfdType", "sfdType"], [5, 7, 1, "c.dwt_config_t.stsLength", "stsLength"], [5, 7, 1, "c.dwt_config_t.stsMode", "stsMode"], [5, 7, 1, "c.dwt_config_t.txCode", "txCode"], [5, 7, 1, "c.dwt_config_t.txPreambLength", "txPreambLength"]], "dwt_configciadiag": [[5, 4, 1, "c.dwt_configciadiag", "enable_mask"]], "dwt_configcontinuousframemode": [[5, 4, 1, "c.dwt_configcontinuousframemode", "framerepetitionrate"]], "dwt_configeventcounters": [[5, 4, 1, "c.dwt_configeventcounters", "enable"]], "dwt_configmrxlut": [[5, 4, 1, "c.dwt_configmrxlut", "channel"]], "dwt_configtxrxfcs": [[5, 4, 1, "c.dwt_configtxrxfcs", "enable"]], "dwt_configure": [[5, 4, 1, "c.dwt_configure", "config"]], "dwt_configure_aes": [[5, 4, 1, "c.dwt_configure_aes", "pCfg"]], "dwt_configure_and_set_antenna_selection_gpio": [[5, 4, 1, "c.dwt_configure_and_set_antenna_selection_gpio", "antenna_config"]], "dwt_configure_le_address": [[5, 4, 1, "c.dwt_configure_le_address", "addr"], [5, 4, 1, "c.dwt_configure_le_address", "leIndex"]], "dwt_configure_rf_port": [[5, 4, 1, "c.dwt_configure_rf_port", "port_control"]], "dwt_configure_timer": [[5, 4, 1, "c.dwt_configure_timer", "tim_cfg"]], "dwt_configure_wificoex_gpio": [[5, 4, 1, "c.dwt_configure_wificoex_gpio", "coex_swap"], [5, 4, 1, "c.dwt_configure_wificoex_gpio", "timer_coexout"]], "dwt_configureframefilter": [[5, 4, 1, "c.dwt_configureframefilter", "enabletype"], [5, 4, 1, "c.dwt_configureframefilter", "filtermode"]], "dwt_configureisr": [[5, 4, 1, "c.dwt_configureisr", "flags"]], "dwt_configuresfdtype": [[5, 4, 1, "c.dwt_configuresfdtype", "sfdType"]], "dwt_configuresleep": [[5, 4, 1, "c.dwt_configuresleep", "mode"], [5, 4, 1, "c.dwt_configuresleep", "wake"]], "dwt_configuresleepcnt": [[5, 4, 1, "c.dwt_configuresleepcnt", "sleepcnt"]], "dwt_configurestsiv": [[5, 4, 1, "c.dwt_configurestsiv", "pStsIv"]], "dwt_configurestskey": [[5, 4, 1, "c.dwt_configurestskey", "pStsKey"]], "dwt_configurestsmode": [[5, 4, 1, "c.dwt_configurestsmode", "stsMode"]], "dwt_configuretxrf": [[5, 4, 1, "c.dwt_configuretxrf", "config"]], "dwt_convert_tx_power_to_index": [[5, 4, 1, "c.dwt_convert_tx_power_to_index", "channel"], [5, 4, 1, "c.dwt_convert_tx_power_to_index", "tx_power"], [5, 4, 1, "c.dwt_convert_tx_power_to_index", "tx_power_idx"]], "dwt_convertrawtemperature": [[5, 4, 1, "c.dwt_convertrawtemperature", "raw_temp"]], "dwt_convertrawvoltage": [[5, 4, 1, "c.dwt_convertrawvoltage", "raw_voltage"]], "dwt_dbl_buff_conf_e": [[5, 0, 1, "c.dwt_dbl_buff_conf_e.DBL_BUFF_ACCESS_BUFFER_0", "DBL_BUFF_ACCESS_BUFFER_0"], [5, 0, 1, "c.dwt_dbl_buff_conf_e.DBL_BUFF_ACCESS_BUFFER_1", "DBL_BUFF_ACCESS_BUFFER_1"], [5, 0, 1, "c.dwt_dbl_buff_conf_e.DBL_BUFF_OFF", "DBL_BUFF_OFF"]], "dwt_dbl_buff_mode_e": [[5, 0, 1, "c.dwt_dbl_buff_mode_e.DBL_BUF_MODE_AUTO", "DBL_BUF_MODE_AUTO"], [5, 0, 1, "c.dwt_dbl_buff_mode_e.DBL_BUF_MODE_MAN", "DBL_BUF_MODE_MAN"]], "dwt_dbl_buff_state_e": [[5, 0, 1, "c.dwt_dbl_buff_state_e.DBL_BUF_STATE_DIS", "DBL_BUF_STATE_DIS"], [5, 0, 1, "c.dwt_dbl_buff_state_e.DBL_BUF_STATE_EN", "DBL_BUF_STATE_EN"]], "dwt_deviceentcnts_t": [[5, 7, 1, "c.dwt_deviceentcnts_t.ARFE", "ARFE"], [5, 7, 1, "c.dwt_deviceentcnts_t.CRCB", "CRCB"], [5, 7, 1, "c.dwt_deviceentcnts_t.CRCE", "CRCE"], [5, 7, 1, "c.dwt_deviceentcnts_t.CRCG", "CRCG"], [5, 7, 1, "c.dwt_deviceentcnts_t.HPW", "HPW"], [5, 7, 1, "c.dwt_deviceentcnts_t.OVER", "OVER"], [5, 7, 1, "c.dwt_deviceentcnts_t.PHE", "PHE"], [5, 7, 1, "c.dwt_deviceentcnts_t.PREJ", "PREJ"], [5, 7, 1, "c.dwt_deviceentcnts_t.PTO", "PTO"], [5, 7, 1, "c.dwt_deviceentcnts_t.RSL", "RSL"], [5, 7, 1, "c.dwt_deviceentcnts_t.RTO", "RTO"], [5, 7, 1, "c.dwt_deviceentcnts_t.SFDD", "SFDD"], [5, 7, 1, "c.dwt_deviceentcnts_t.SFDTO", "SFDTO"], [5, 7, 1, "c.dwt_deviceentcnts_t.STSE", "STSE"], [5, 7, 1, "c.dwt_deviceentcnts_t.TXF", "TXF"]], "dwt_dgc_chan_sel": [[5, 0, 1, "c.dwt_dgc_chan_sel.DWT_DGC_SEL_CH5", "DWT_DGC_SEL_CH5"], [5, 0, 1, "c.dwt_dgc_chan_sel.DWT_DGC_SEL_CH9", "DWT_DGC_SEL_CH9"]], "dwt_dgc_load_location": [[5, 0, 1, "c.dwt_dgc_load_location.DWT_DGC_LOAD_FROM_OTP", "DWT_DGC_LOAD_FROM_OTP"], [5, 0, 1, "c.dwt_dgc_load_location.DWT_DGC_LOAD_FROM_SW", "DWT_DGC_LOAD_FROM_SW"]], "dwt_diag_type_e": [[5, 0, 1, "c.dwt_diag_type_e.IPATOV", "IPATOV"], [5, 0, 1, "c.dwt_diag_type_e.STS1", "STS1"], [5, 0, 1, "c.dwt_diag_type_e.STS2", "STS2"]], "dwt_disable_OTP_IPS": [[5, 4, 1, "c.dwt_disable_OTP_IPS", "mode"]], "dwt_do_aes": [[5, 4, 1, "c.dwt_do_aes", "core_type"], [5, 4, 1, "c.dwt_do_aes", "job"]], "dwt_ds_en_sleep": [[5, 4, 1, "c.dwt_ds_en_sleep", "host_sleep_en"]], "dwt_ds_setinterrupt_SPIxavailable": [[5, 4, 1, "c.dwt_ds_setinterrupt_SPIxavailable", "int_set"], [5, 4, 1, "c.dwt_ds_setinterrupt_SPIxavailable", "spi_num"]], "dwt_enable_disable_eq": [[5, 4, 1, "c.dwt_enable_disable_eq", "en"]], "dwt_enableautoack": [[5, 4, 1, "c.dwt_enableautoack", "enable"], [5, 4, 1, "c.dwt_enableautoack", "responseDelayTime"]], "dwt_enablespicrccheck": [[5, 4, 1, "c.dwt_enablespicrccheck", "crc_mode"], [5, 4, 1, "c.dwt_enablespicrccheck", "spireaderr_cb"]], "dwt_entersleep": [[5, 4, 1, "c.dwt_entersleep", "idle_rc"]], "dwt_entersleepafter": [[5, 4, 1, "c.dwt_entersleepafter", "event_mask"]], "dwt_entersleepaftertx": [[5, 4, 1, "c.dwt_entersleepaftertx", "enable"]], "dwt_eq_config_e": [[5, 0, 1, "c.dwt_eq_config_e.DWT_EQ_DISABLED", "DWT_EQ_DISABLED"], [5, 0, 1, "c.dwt_eq_config_e.DWT_EQ_ENABLED", "DWT_EQ_ENABLED"]], "dwt_error_e": [[5, 0, 1, "c.dwt_error_e.DWT_ERROR", "DWT_ERROR"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_PLL_LOCK", "DWT_ERR_PLL_LOCK"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_RX_ADC_CAL", "DWT_ERR_RX_ADC_CAL"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_RX_CAL_PGF", "DWT_ERR_RX_CAL_PGF"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_RX_CAL_RESI", "DWT_ERR_RX_CAL_RESI"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_RX_CAL_RESQ", "DWT_ERR_RX_CAL_RESQ"], [5, 0, 1, "c.dwt_error_e.DWT_ERR_WRONG_STATE", "DWT_ERR_WRONG_STATE"], [5, 0, 1, "c.dwt_error_e.DWT_SUCCESS", "DWT_SUCCESS"]], "dwt_fcs_mode_e": [[5, 0, 1, "c.dwt_fcs_mode_e.DWT_FCS_ENABLE", "DWT_FCS_ENABLE"], [5, 0, 1, "c.dwt_fcs_mode_e.DWT_FCS_RX_OFF", "DWT_FCS_RX_OFF"], [5, 0, 1, "c.dwt_fcs_mode_e.DWT_FCS_TX_OFF", "DWT_FCS_TX_OFF"]], "dwt_ff_conf_options_e": [[5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_ACK_EN", "DWT_FF_ACK_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_BEACON_EN", "DWT_FF_BEACON_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_COORD_EN", "DWT_FF_COORD_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_DATA_EN", "DWT_FF_DATA_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_DISABLE", "DWT_FF_DISABLE"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_ENABLE_802_15_4", "DWT_FF_ENABLE_802_15_4"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_EXTEND_EN", "DWT_FF_EXTEND_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_FRAG_EN", "DWT_FF_FRAG_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_IMPBRCAST_EN", "DWT_FF_IMPBRCAST_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_EN", "DWT_FF_MAC_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE0_EN", "DWT_FF_MAC_LE0_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE1_EN", "DWT_FF_MAC_LE1_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE2_EN", "DWT_FF_MAC_LE2_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MAC_LE3_EN", "DWT_FF_MAC_LE3_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_MULTI_EN", "DWT_FF_MULTI_EN"], [5, 0, 1, "c.dwt_ff_conf_options_e.DWT_FF_RSVD_EN", "DWT_FF_RSVD_EN"]], "dwt_generatecrc8": [[5, 4, 1, "c.dwt_generatecrc8", "byteArray"], [5, 4, 1, "c.dwt_generatecrc8", "crcInit"], [5, 4, 1, "c.dwt_generatecrc8", "flen"]], "dwt_geteui": [[5, 4, 1, "c.dwt_geteui", "eui64"]], "dwt_getframelength": [[5, 4, 1, "c.dwt_getframelength", "rng"]], "dwt_getgpiodir": [[5, 4, 1, "c.dwt_getgpiodir", "in_out"]], "dwt_gpio_func_mask_e": [[5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO0_FUNC_MASK", "GPIO0_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO1_FUNC_MASK", "GPIO1_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO2_FUNC_MASK", "GPIO2_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO3_FUNC_MASK", "GPIO3_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO4_FUNC_MASK", "GPIO4_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO5_FUNC_MASK", "GPIO5_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO6_FUNC_MASK", "GPIO6_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO7_FUNC_MASK", "GPIO7_FUNC_MASK"], [5, 0, 1, "c.dwt_gpio_func_mask_e.GPIO8_FUNC_MASK", "GPIO8_FUNC_MASK"]], "dwt_gpio_mask_e": [[5, 0, 1, "c.dwt_gpio_mask_e.GPIO0_BIT_MASK", "GPIO0_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO1_BIT_MASK", "GPIO1_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO2_BIT_MASK", "GPIO2_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO3_BIT_MASK", "GPIO3_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO4_BIT_MASK", "GPIO4_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO5_BIT_MASK", "GPIO5_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO6_BIT_MASK", "GPIO6_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO7_BIT_MASK", "GPIO7_BIT_MASK"], [5, 0, 1, "c.dwt_gpio_mask_e.GPIO8_BIT_MASK", "GPIO8_BIT_MASK"]], "dwt_gpio_pin_e": [[5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_GPIO", "DW3000_GPIO_PIN0_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_PDOA_SW_TX", "DW3000_GPIO_PIN0_PDOA_SW_TX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN0_RXOKLED", "DW3000_GPIO_PIN0_RXOKLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_GPIO", "DW3000_GPIO_PIN1_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_PDOA_SW_RX", "DW3000_GPIO_PIN1_PDOA_SW_RX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN1_SFDLED", "DW3000_GPIO_PIN1_SFDLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_GPIO", "DW3000_GPIO_PIN2_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_PDOA_SW_RF1", "DW3000_GPIO_PIN2_PDOA_SW_RF1"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN2_RXLED", "DW3000_GPIO_PIN2_RXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_GPIO", "DW3000_GPIO_PIN3_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_PDOA_SW_RF2", "DW3000_GPIO_PIN3_PDOA_SW_RF2"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN3_TXLED", "DW3000_GPIO_PIN3_TXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_EXTPA", "DW3000_GPIO_PIN4_EXTPA"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_GPIO", "DW3000_GPIO_PIN4_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN4_IRQ", "DW3000_GPIO_PIN4_IRQ"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN5_EXTTXE", "DW3000_GPIO_PIN5_EXTTXE"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN5_GPIO", "DW3000_GPIO_PIN5_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN6_EXTRXE", "DW3000_GPIO_PIN6_EXTRXE"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN6_GPIO", "DW3000_GPIO_PIN6_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN7_GPIO", "DW3000_GPIO_PIN7_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN7_SYNC", "DW3000_GPIO_PIN7_SYNC"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN8_GPIO", "DW3000_GPIO_PIN8_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW3000_GPIO_PIN8_IRQ", "DW3000_GPIO_PIN8_IRQ"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_GPIO", "DW37XX_GPIO_PIN0_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_RXOKLED", "DW37XX_GPIO_PIN0_RXOKLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN0_SPI2_CLK", "DW37XX_GPIO_PIN0_SPI2_CLK"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_GPIO", "DW37XX_GPIO_PIN1_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_SFDLED", "DW37XX_GPIO_PIN1_SFDLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN1_SPI2_MISO", "DW37XX_GPIO_PIN1_SPI2_MISO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_GPIO", "DW37XX_GPIO_PIN2_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_IRQ2", "DW37XX_GPIO_PIN2_IRQ2"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN2_RXLED", "DW37XX_GPIO_PIN2_RXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_GPIO", "DW37XX_GPIO_PIN3_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_SPI2_MOSI", "DW37XX_GPIO_PIN3_SPI2_MOSI"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN3_TXLED", "DW37XX_GPIO_PIN3_TXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_COEX_IN", "DW37XX_GPIO_PIN4_COEX_IN"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_GPIO", "DW37XX_GPIO_PIN4_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN4_PDOA_SW_TX", "DW37XX_GPIO_PIN4_PDOA_SW_TX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_COEX_OUT", "DW37XX_GPIO_PIN5_COEX_OUT"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_GPIO", "DW37XX_GPIO_PIN5_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN5_PDOA_SW_RX", "DW37XX_GPIO_PIN5_PDOA_SW_RX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_EXT_SW_RX", "DW37XX_GPIO_PIN6_EXT_SW_RX"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_GPIO", "DW37XX_GPIO_PIN6_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN6_PDOA_SW_RF1", "DW37XX_GPIO_PIN6_PDOA_SW_RF1"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_GPIO", "DW37XX_GPIO_PIN7_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_PDOA_SW_RF2", "DW37XX_GPIO_PIN7_PDOA_SW_RF2"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN7_SYNC", "DW37XX_GPIO_PIN7_SYNC"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN8_GPIO", "DW37XX_GPIO_PIN8_GPIO"], [5, 0, 1, "c.dwt_gpio_pin_e.DW37XX_GPIO_PIN8_IRQ", "DW37XX_GPIO_PIN8_IRQ"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN0_EXTTXE", "GPIO_PIN0_EXTTXE"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN1_EXTRXE", "GPIO_PIN1_EXTRXE"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN2_RXLED", "GPIO_PIN2_RXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN3_TXLED", "GPIO_PIN3_TXLED"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN4_EXTDA", "GPIO_PIN4_EXTDA"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN4_EXTTXE", "GPIO_PIN4_EXTTXE"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN5_EXTRXE", "GPIO_PIN5_EXTRXE"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN5_EXTTX", "GPIO_PIN5_EXTTX"], [5, 0, 1, "c.dwt_gpio_pin_e.GPIO_PIN6_EXTRX", "GPIO_PIN6_EXTRX"]], "dwt_host_sleep_en_e": [[5, 0, 1, "c.dwt_host_sleep_en_e.HOST_DIS_SLEEP", "HOST_DIS_SLEEP"], [5, 0, 1, "c.dwt_host_sleep_en_e.HOST_EN_SLEEP", "HOST_EN_SLEEP"]], "dwt_idle_init_modes_e": [[5, 0, 1, "c.dwt_idle_init_modes_e.DWT_DW_IDLE", "DWT_DW_IDLE"], [5, 0, 1, "c.dwt_idle_init_modes_e.DWT_DW_IDLE_RC", "DWT_DW_IDLE_RC"], [5, 0, 1, "c.dwt_idle_init_modes_e.DWT_DW_INIT", "DWT_DW_INIT"]], "dwt_initialise": [[5, 4, 1, "c.dwt_initialise", "mode"]], "dwt_int_conf_e": [[5, 0, 1, "c.dwt_int_conf_e.DWT_INT_AAT_BIT_MASK", "DWT_INT_AAT_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_ARFE_BIT_MASK", "DWT_INT_ARFE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_CIADONE_BIT_MASK", "DWT_INT_CIADONE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_CIAERR_BIT_MASK", "DWT_INT_CIAERR_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_CPERR_BIT_MASK", "DWT_INT_CPERR_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_CP_LOCK_BIT_MASK", "DWT_INT_CP_LOCK_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_HPDWARN_BIT_MASK", "DWT_INT_HPDWARN_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_IRQS_BIT_MASK", "DWT_INT_IRQS_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_PLL_HILO_BIT_MASK", "DWT_INT_PLL_HILO_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RCINIT_BIT_MASK", "DWT_INT_RCINIT_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFCE_BIT_MASK", "DWT_INT_RXFCE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFCG_BIT_MASK", "DWT_INT_RXFCG_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFR_BIT_MASK", "DWT_INT_RXFR_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFSL_BIT_MASK", "DWT_INT_RXFSL_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXFTO_BIT_MASK", "DWT_INT_RXFTO_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXOVRR_BIT_MASK", "DWT_INT_RXOVRR_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXPHD_BIT_MASK", "DWT_INT_RXPHD_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXPHE_BIT_MASK", "DWT_INT_RXPHE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXPRD_BIT_MASK", "DWT_INT_RXPRD_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXPTO_BIT_MASK", "DWT_INT_RXPTO_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXSFDD_BIT_MASK", "DWT_INT_RXSFDD_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_RXSTO_BIT_MASK", "DWT_INT_RXSTO_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_SPICRCE_BIT_MASK", "DWT_INT_SPICRCE_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_SPIRDY_BIT_MASK", "DWT_INT_SPIRDY_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TIMER0_BIT_MASK", "DWT_INT_TIMER0_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TIMER1_BIT_MASK", "DWT_INT_TIMER1_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TXFRB_BIT_MASK", "DWT_INT_TXFRB_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TXFRS_BIT_MASK", "DWT_INT_TXFRS_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TXPHS_BIT_MASK", "DWT_INT_TXPHS_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_TXPRS_BIT_MASK", "DWT_INT_TXPRS_BIT_MASK"], [5, 0, 1, "c.dwt_int_conf_e.DWT_INT_VWARN_BIT_MASK", "DWT_INT_VWARN_BIT_MASK"]], "dwt_ip_sts_segment_e": [[5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_COMPAT_NONE", "DWT_COMPAT_NONE"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_IP_M", "DWT_IP_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_IP_S", "DWT_IP_S"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS0_M", "DWT_STS0_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS0_S", "DWT_STS0_S"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS1_M", "DWT_STS1_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS1_S", "DWT_STS1_S"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS2_M", "DWT_STS2_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS2_S", "DWT_STS2_S"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS3_M", "DWT_STS3_M"], [5, 0, 1, "c.dwt_ip_sts_segment_e.DWT_STS3_S", "DWT_STS3_S"]], "dwt_isr_flags_e": [[5, 0, 1, "c.dwt_isr_flags_e.DWT_LEN0_RXGOOD", "DWT_LEN0_RXGOOD"]], "dwt_le_addresses_e": [[5, 0, 1, "c.dwt_le_addresses_e.LE0", "LE0"], [5, 0, 1, "c.dwt_le_addresses_e.LE1", "LE1"], [5, 0, 1, "c.dwt_le_addresses_e.LE2", "LE2"], [5, 0, 1, "c.dwt_le_addresses_e.LE3", "LE3"]], "dwt_local_data_t": [[5, 7, 1, "c.dwt_local_data_t.adc_zero_thresholds", "adc_zero_thresholds"], [5, 7, 1, "c.dwt_local_data_t.bias_tune", "bias_tune"], [5, 7, 1, "c.dwt_local_data_t.cbData", "cbData"], [5, 7, 1, "c.dwt_local_data_t.channel", "channel"], [5, 7, 1, "c.dwt_local_data_t.cia_diagnostic", "cia_diagnostic"], [5, 7, 1, "c.dwt_local_data_t.coarse_code_pll_cal_ch5", "coarse_code_pll_cal_ch5"], [5, 7, 1, "c.dwt_local_data_t.coarse_code_pll_cal_ch9", "coarse_code_pll_cal_ch9"], [5, 7, 1, "c.dwt_local_data_t.dblbuffon", "dblbuffon"], [5, 7, 1, "c.dwt_local_data_t.dgc_otp_set", "dgc_otp_set"], [5, 7, 1, "c.dwt_local_data_t.init_xtrim", "init_xtrim"], [5, 7, 1, "c.dwt_local_data_t.longFrames", "longFrames"], [5, 7, 1, "c.dwt_local_data_t.lotID", "lotID"], [5, 7, 1, "c.dwt_local_data_t.otp_ldo_tune_lo", "otp_ldo_tune_lo"], [5, 7, 1, "c.dwt_local_data_t.otprev", "otprev"], [5, 7, 1, "c.dwt_local_data_t.partID", "partID"], [5, 7, 1, "c.dwt_local_data_t.pdoaMode", "pdoaMode"], [5, 7, 1, "c.dwt_local_data_t.pll_bias_trim", "pll_bias_trim"], [5, 7, 1, "c.dwt_local_data_t.pll_rx_prebuf_cfg", "pll_rx_prebuf_cfg"], [5, 7, 1, "c.dwt_local_data_t.sleep_mode", "sleep_mode"], [5, 7, 1, "c.dwt_local_data_t.spicrc", "spicrc"], [5, 7, 1, "c.dwt_local_data_t.stsLength", "stsLength"], [5, 7, 1, "c.dwt_local_data_t.stsconfig", "stsconfig"], [5, 7, 1, "c.dwt_local_data_t.ststhreshold", "ststhreshold"], [5, 7, 1, "c.dwt_local_data_t.sys_cfg_dis_fce_bit_flag", "sys_cfg_dis_fce_bit_flag"], [5, 7, 1, "c.dwt_local_data_t.tempP", "tempP"], [5, 7, 1, "c.dwt_local_data_t.temperature", "temperature"], [5, 7, 1, "c.dwt_local_data_t.vBatP", "vBatP"], [5, 7, 1, "c.dwt_local_data_t.vdddig_current", "vdddig_current"], [5, 7, 1, "c.dwt_local_data_t.vdddig_otp", "vdddig_otp"]], "dwt_mic_size_e": [[5, 0, 1, "c.dwt_mic_size_e.MIC_0", "MIC_0"], [5, 0, 1, "c.dwt_mic_size_e.MIC_10", "MIC_10"], [5, 0, 1, "c.dwt_mic_size_e.MIC_12", "MIC_12"], [5, 0, 1, "c.dwt_mic_size_e.MIC_14", "MIC_14"], [5, 0, 1, "c.dwt_mic_size_e.MIC_16", "MIC_16"], [5, 0, 1, "c.dwt_mic_size_e.MIC_4", "MIC_4"], [5, 0, 1, "c.dwt_mic_size_e.MIC_6", "MIC_6"], [5, 0, 1, "c.dwt_mic_size_e.MIC_8", "MIC_8"]], "dwt_mic_size_from_bytes": [[5, 4, 1, "c.dwt_mic_size_from_bytes", "mic_size_in_bytes"]], "dwt_nlos_alldiag": [[5, 4, 1, "c.dwt_nlos_alldiag", "all_diag"]], "dwt_nlos_alldiag_t": [[5, 7, 1, "c.dwt_nlos_alldiag_t.D", "D"], [5, 7, 1, "c.dwt_nlos_alldiag_t.F1", "F1"], [5, 7, 1, "c.dwt_nlos_alldiag_t.F2", "F2"], [5, 7, 1, "c.dwt_nlos_alldiag_t.F3", "F3"], [5, 7, 1, "c.dwt_nlos_alldiag_t.accumCount", "accumCount"], [5, 7, 1, "c.dwt_nlos_alldiag_t.cir_power", "cir_power"], [5, 7, 1, "c.dwt_nlos_alldiag_t.diag_type", "diag_type"]], "dwt_nlos_ipdiag": [[5, 4, 1, "c.dwt_nlos_ipdiag", "index"]], "dwt_nlos_ipdiag_t": [[5, 7, 1, "c.dwt_nlos_ipdiag_t.index_fp_u32", "index_fp_u32"], [5, 7, 1, "c.dwt_nlos_ipdiag_t.index_pp_u32", "index_pp_u32"]], "dwt_on_wake_param_e": [[5, 0, 1, "c.dwt_on_wake_param_e.DWT_ALT_OPS", "DWT_ALT_OPS"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_CONFIG", "DWT_CONFIG"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_GOTOIDLE", "DWT_GOTOIDLE"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_GOTORX", "DWT_GOTORX"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_LOADBIAS", "DWT_LOADBIAS"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_LOADDGC", "DWT_LOADDGC"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_LOADLDO", "DWT_LOADLDO"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_PGFCAL", "DWT_PGFCAL"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_RUNSAR", "DWT_RUNSAR"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_SEL_OPS0", "DWT_SEL_OPS0"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_SEL_OPS1", "DWT_SEL_OPS1"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_SEL_OPS2", "DWT_SEL_OPS2"], [5, 0, 1, "c.dwt_on_wake_param_e.DWT_SEL_OPS3", "DWT_SEL_OPS3"]], "dwt_otpread": [[5, 4, 1, "c.dwt_otpread", "address"], [5, 4, 1, "c.dwt_otpread", "array"], [5, 4, 1, "c.dwt_otpread", "length"]], "dwt_otpwrite": [[5, 4, 1, "c.dwt_otpwrite", "address"], [5, 4, 1, "c.dwt_otpwrite", "value"]], "dwt_otpwriteandverify": [[5, 4, 1, "c.dwt_otpwriteandverify", "address"], [5, 4, 1, "c.dwt_otpwriteandverify", "value"]], "dwt_pac_size_e": [[5, 0, 1, "c.dwt_pac_size_e.DWT_PAC16", "DWT_PAC16"], [5, 0, 1, "c.dwt_pac_size_e.DWT_PAC32", "DWT_PAC32"], [5, 0, 1, "c.dwt_pac_size_e.DWT_PAC4", "DWT_PAC4"], [5, 0, 1, "c.dwt_pac_size_e.DWT_PAC8", "DWT_PAC8"]], "dwt_pdoa_mode_e": [[5, 0, 1, "c.dwt_pdoa_mode_e.DWT_PDOA_M0", "DWT_PDOA_M0"], [5, 0, 1, "c.dwt_pdoa_mode_e.DWT_PDOA_M1", "DWT_PDOA_M1"], [5, 0, 1, "c.dwt_pdoa_mode_e.DWT_PDOA_M3", "DWT_PDOA_M3"]], "dwt_pdoa_tdoa_res_t": [[5, 7, 1, "c.dwt_pdoa_tdoa_res_t.fp_ok", "fp_ok"], [5, 7, 1, "c.dwt_pdoa_tdoa_res_t.pdoa", "pdoa"], [5, 7, 1, "c.dwt_pdoa_tdoa_res_t.tdoa", "tdoa"]], "dwt_pgf_cal": [[5, 4, 1, "c.dwt_pgf_cal", "ldoen"]], "dwt_phr_mode_e": [[5, 0, 1, "c.dwt_phr_mode_e.DWT_PHRMODE_EXT", "DWT_PHRMODE_EXT"], [5, 0, 1, "c.dwt_phr_mode_e.DWT_PHRMODE_STD", "DWT_PHRMODE_STD"]], "dwt_phr_rate_e": [[5, 0, 1, "c.dwt_phr_rate_e.DWT_PHRRATE_DTA", "DWT_PHRRATE_DTA"], [5, 0, 1, "c.dwt_phr_rate_e.DWT_PHRRATE_STD", "DWT_PHRRATE_STD"]], "dwt_pll_ch_type_e": [[5, 0, 1, "c.dwt_pll_ch_type_e.DWT_CH5", "DWT_CH5"], [5, 0, 1, "c.dwt_pll_ch_type_e.DWT_CH9", "DWT_CH9"]], "dwt_pll_chx_auto_cal": [[5, 4, 1, "c.dwt_pll_chx_auto_cal", "chan"], [5, 4, 1, "c.dwt_pll_chx_auto_cal", "coarse_code"], [5, 4, 1, "c.dwt_pll_chx_auto_cal", "sleep"], [5, 4, 1, "c.dwt_pll_chx_auto_cal", "steps"], [5, 4, 1, "c.dwt_pll_chx_auto_cal", "temperature"]], "dwt_pll_prebuf_cfg_e": [[5, 0, 1, "c.dwt_pll_prebuf_cfg_e.DWT_PLL_RX_PREBUF_DISABLE", "DWT_PLL_RX_PREBUF_DISABLE"], [5, 0, 1, "c.dwt_pll_prebuf_cfg_e.DWT_PLL_RX_PREBUF_ENABLE", "DWT_PLL_RX_PREBUF_ENABLE"]], "dwt_power_indexes_e": [[5, 0, 1, "c.dwt_power_indexes_e.DWT_DATA_INDEX", "DWT_DATA_INDEX"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_MAX_POWER_INDEX", "DWT_MAX_POWER_INDEX"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_PHR_INDEX", "DWT_PHR_INDEX"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_SHR_INDEX", "DWT_SHR_INDEX"], [5, 0, 1, "c.dwt_power_indexes_e.DWT_STS_INDEX", "DWT_STS_INDEX"]], "dwt_prf_e": [[5, 0, 1, "c.dwt_prf_e.DWT_PRF_16M", "DWT_PRF_16M"], [5, 0, 1, "c.dwt_prf_e.DWT_PRF_64M", "DWT_PRF_64M"], [5, 0, 1, "c.dwt_prf_e.DWT_PRF_SCP", "DWT_PRF_SCP"]], "dwt_probe": [[5, 4, 1, "c.dwt_probe", "probe_interf"]], "dwt_probe_s": [[5, 7, 1, "c.dwt_probe_s.driver_list", "driver_list"], [5, 7, 1, "c.dwt_probe_s.dw", "dw"], [5, 7, 1, "c.dwt_probe_s.dw_driver_num", "dw_driver_num"], [5, 7, 1, "c.dwt_probe_s.spi", "spi"], [5, 7, 1, "c.dwt_probe_s.wakeup_device_with_io", "wakeup_device_with_io"]], "dwt_rdb_e": [[5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_CIADONE0_BIT_MASK", "DWT_RDB_STATUS_CIADONE0_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_CIADONE1_BIT_MASK", "DWT_RDB_STATUS_CIADONE1_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_CP_ERR0_BIT_MASK", "DWT_RDB_STATUS_CP_ERR0_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_CP_ERR1_BIT_MASK", "DWT_RDB_STATUS_CP_ERR1_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFCG0_BIT_MASK", "DWT_RDB_STATUS_RXFCG0_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFCG1_BIT_MASK", "DWT_RDB_STATUS_RXFCG1_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFR0_BIT_MASK", "DWT_RDB_STATUS_RXFR0_BIT_MASK"], [5, 0, 1, "c.dwt_rdb_e.DWT_RDB_STATUS_RXFR1_BIT_MASK", "DWT_RDB_STATUS_RXFR1_BIT_MASK"]], "dwt_read_adc_samples": [[5, 4, 1, "c.dwt_read_adc_samples", "capture_adc"]], "dwt_read_otp_modes_e": [[5, 0, 1, "c.dwt_read_otp_modes_e.DWT_READ_OTP_BAT", "DWT_READ_OTP_BAT"], [5, 0, 1, "c.dwt_read_otp_modes_e.DWT_READ_OTP_LID", "DWT_READ_OTP_LID"], [5, 0, 1, "c.dwt_read_otp_modes_e.DWT_READ_OTP_PID", "DWT_READ_OTP_PID"], [5, 0, 1, "c.dwt_read_otp_modes_e.DWT_READ_OTP_TMP", "DWT_READ_OTP_TMP"]], "dwt_read_reg": [[5, 4, 1, "c.dwt_read_reg", "address"]], "dwt_read_scratch_data": [[5, 4, 1, "c.dwt_read_scratch_data", "buffer"], [5, 4, 1, "c.dwt_read_scratch_data", "bufferOffset"], [5, 4, 1, "c.dwt_read_scratch_data", "length"]], "dwt_read_tdoa_pdoa": [[5, 4, 1, "c.dwt_read_tdoa_pdoa", "index"], [5, 4, 1, "c.dwt_read_tdoa_pdoa", "result"]], "dwt_readaccdata": [[5, 4, 1, "c.dwt_readaccdata", "accOffset"], [5, 4, 1, "c.dwt_readaccdata", "buffer"], [5, 4, 1, "c.dwt_readaccdata", "len"]], "dwt_readcir": [[5, 4, 1, "c.dwt_readcir", "buffer"], [5, 4, 1, "c.dwt_readcir", "cir_idx"], [5, 4, 1, "c.dwt_readcir", "mode"], [5, 4, 1, "c.dwt_readcir", "num_samples"], [5, 4, 1, "c.dwt_readcir", "sample_offs"]], "dwt_readcir_48b": [[5, 4, 1, "c.dwt_readcir_48b", "acc_idx"], [5, 4, 1, "c.dwt_readcir_48b", "buffer"], [5, 4, 1, "c.dwt_readcir_48b", "num_samples"], [5, 4, 1, "c.dwt_readcir_48b", "sample_offs"]], "dwt_readdiagnostics": [[5, 4, 1, "c.dwt_readdiagnostics", "diagnostics"]], "dwt_readdiagnostics_acc": [[5, 4, 1, "c.dwt_readdiagnostics_acc", "acc_idx"], [5, 4, 1, "c.dwt_readdiagnostics_acc", "diag"]], "dwt_readeventcounters": [[5, 4, 1, "c.dwt_readeventcounters", "counters"]], "dwt_readfromdevice": [[4, 4, 1, "c.dwt_readfromdevice", "buffer"], [4, 4, 1, "c.dwt_readfromdevice", "index"], [4, 4, 1, "c.dwt_readfromdevice", "length"], [4, 4, 1, "c.dwt_readfromdevice", "regFileID"]], "dwt_readrxdata": [[5, 4, 1, "c.dwt_readrxdata", "buffer"], [5, 4, 1, "c.dwt_readrxdata", "length"], [5, 4, 1, "c.dwt_readrxdata", "rxBufferOffset"]], "dwt_readrxtimestamp": [[5, 4, 1, "c.dwt_readrxtimestamp", "segment"], [5, 4, 1, "c.dwt_readrxtimestamp", "timestamp"]], "dwt_readrxtimestamp_ipatov": [[5, 4, 1, "c.dwt_readrxtimestamp_ipatov", "timestamp"]], "dwt_readrxtimestamp_sts": [[5, 4, 1, "c.dwt_readrxtimestamp_sts", "timestamp"]], "dwt_readrxtimestamplo32": [[5, 4, 1, "c.dwt_readrxtimestamplo32", "segment"]], "dwt_readrxtimestampunadj": [[5, 4, 1, "c.dwt_readrxtimestampunadj", "timestamp"]], "dwt_readstsquality": [[5, 4, 1, "c.dwt_readstsquality", "rxStsQualityIndex"], [5, 4, 1, "c.dwt_readstsquality", "stsSegment"]], "dwt_readstsstatus": [[5, 4, 1, "c.dwt_readstsstatus", "stsStatus"], [5, 4, 1, "c.dwt_readstsstatus", "sts_num"]], "dwt_readsystime": [[5, 4, 1, "c.dwt_readsystime", "timestamp"]], "dwt_readtdoa": [[5, 4, 1, "c.dwt_readtdoa", "tdoa"]], "dwt_readtxtimestamp": [[5, 4, 1, "c.dwt_readtxtimestamp", "timestamp"]], "dwt_repeated_cw": [[5, 4, 1, "c.dwt_repeated_cw", "cw_enable"], [5, 4, 1, "c.dwt_repeated_cw", "cw_mode_config"]], "dwt_repeated_frames": [[5, 4, 1, "c.dwt_repeated_frames", "framerepetitionrate"]], "dwt_reset_options_e": [[5, 0, 1, "c.dwt_reset_options_e.DWT_RESET_ALL", "DWT_RESET_ALL"], [5, 0, 1, "c.dwt_reset_options_e.DWT_RESET_CLEAR", "DWT_RESET_CLEAR"], [5, 0, 1, "c.dwt_reset_options_e.DWT_RESET_CTRX", "DWT_RESET_CTRX"], [5, 0, 1, "c.dwt_reset_options_e.DWT_RESET_RX", "DWT_RESET_RX"]], "dwt_restore_txrx": [[5, 4, 1, "c.dwt_restore_txrx", "restore_mask"]], "dwt_restore_type_e": [[5, 0, 1, "c.dwt_restore_type_e.DWT_FAST_RESTORE", "DWT_FAST_RESTORE"], [5, 0, 1, "c.dwt_restore_type_e.DWT_FORCE_ADCOFFSET_CAL", "DWT_FORCE_ADCOFFSET_CAL"], [5, 0, 1, "c.dwt_restore_type_e.DWT_RESTORE_RX_ONLY_MODE", "DWT_RESTORE_RX_ONLY_MODE"], [5, 0, 1, "c.dwt_restore_type_e.DWT_RESTORE_TXRX_MODE", "DWT_RESTORE_TXRX_MODE"], [5, 0, 1, "c.dwt_restore_type_e.DWT_RESTORE_TX_ONLY_MODE", "DWT_RESTORE_TX_ONLY_MODE"], [5, 0, 1, "c.dwt_restore_type_e.DWT_STANDARD_RESTORE", "DWT_STANDARD_RESTORE"]], "dwt_restoreconfig": [[5, 4, 1, "c.dwt_restoreconfig", "restore_mask"]], "dwt_rf_port_ctrl_e": [[5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_AUTO_1_2", "DWT_RF_PORT_AUTO_1_2"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_AUTO_2_1", "DWT_RF_PORT_AUTO_2_1"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_1", "DWT_RF_PORT_MANUAL_1"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_2", "DWT_RF_PORT_MANUAL_2"], [5, 0, 1, "c.dwt_rf_port_ctrl_e.DWT_RF_PORT_MANUAL_DISABLED", "DWT_RF_PORT_MANUAL_DISABLED"]], "dwt_rxdiag_t": [[5, 7, 1, "c.dwt_rxdiag_t.ciaDiag1", "ciaDiag1"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovAccumCount", "ipatovAccumCount"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovF1", "ipatovF1"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovF2", "ipatovF2"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovF3", "ipatovF3"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovFpIndex", "ipatovFpIndex"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovPOA", "ipatovPOA"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovPeak", "ipatovPeak"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovPower", "ipatovPower"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovRxStatus", "ipatovRxStatus"], [5, 7, 1, "c.dwt_rxdiag_t.ipatovRxTime", "ipatovRxTime"], [5, 7, 1, "c.dwt_rxdiag_t.pdoa", "pdoa"], [5, 7, 1, "c.dwt_rxdiag_t.sts2AccumCount", "sts2AccumCount"], [5, 7, 1, "c.dwt_rxdiag_t.sts2F1", "sts2F1"], [5, 7, 1, "c.dwt_rxdiag_t.sts2F2", "sts2F2"], [5, 7, 1, "c.dwt_rxdiag_t.sts2F3", "sts2F3"], [5, 7, 1, "c.dwt_rxdiag_t.sts2FpIndex", "sts2FpIndex"], [5, 7, 1, "c.dwt_rxdiag_t.sts2POA", "sts2POA"], [5, 7, 1, "c.dwt_rxdiag_t.sts2Peak", "sts2Peak"], [5, 7, 1, "c.dwt_rxdiag_t.sts2Power", "sts2Power"], [5, 7, 1, "c.dwt_rxdiag_t.sts2RxStatus", "sts2RxStatus"], [5, 7, 1, "c.dwt_rxdiag_t.sts2RxTime", "sts2RxTime"], [5, 7, 1, "c.dwt_rxdiag_t.stsAccumCount", "stsAccumCount"], [5, 7, 1, "c.dwt_rxdiag_t.stsF1", "stsF1"], [5, 7, 1, "c.dwt_rxdiag_t.stsF2", "stsF2"], [5, 7, 1, "c.dwt_rxdiag_t.stsF3", "stsF3"], [5, 7, 1, "c.dwt_rxdiag_t.stsFpIndex", "stsFpIndex"], [5, 7, 1, "c.dwt_rxdiag_t.stsPOA", "stsPOA"], [5, 7, 1, "c.dwt_rxdiag_t.stsPeak", "stsPeak"], [5, 7, 1, "c.dwt_rxdiag_t.stsPower", "stsPower"], [5, 7, 1, "c.dwt_rxdiag_t.stsRxStatus", "stsRxStatus"], [5, 7, 1, "c.dwt_rxdiag_t.stsRxTime", "stsRxTime"], [5, 7, 1, "c.dwt_rxdiag_t.tdoa", "tdoa"], [5, 7, 1, "c.dwt_rxdiag_t.xtalOffset", "xtalOffset"]], "dwt_rxenable": [[5, 4, 1, "c.dwt_rxenable", "mode"]], "dwt_send_test_preamble": [[5, 4, 1, "c.dwt_send_test_preamble", "delay"], [5, 4, 1, "c.dwt_send_test_preamble", "test_txpower"]], "dwt_set_alternative_pulse_shape": [[5, 4, 1, "c.dwt_set_alternative_pulse_shape", "set_alternate"]], "dwt_set_fixedsts": [[5, 4, 1, "c.dwt_set_fixedsts", "set"]], "dwt_set_keyreg_128": [[5, 4, 1, "c.dwt_set_keyreg_128", "key"]], "dwt_set_timer_expiration": [[5, 4, 1, "c.dwt_set_timer_expiration", "expiration"], [5, 4, 1, "c.dwt_set_timer_expiration", "timer_name"]], "dwt_setaddress16": [[5, 4, 1, "c.dwt_setaddress16", "shortAddress"]], "dwt_setcallbacks": [[5, 4, 1, "c.dwt_setcallbacks", "callbacks"]], "dwt_setchannel": [[5, 4, 1, "c.dwt_setchannel", "ch"]], "dwt_setdatarate": [[5, 4, 1, "c.dwt_setdatarate", "bitRate"]], "dwt_setdblrxbuffmode": [[5, 4, 1, "c.dwt_setdblrxbuffmode", "dbl_buff_mode"], [5, 4, 1, "c.dwt_setdblrxbuffmode", "dbl_buff_state"]], "dwt_setdelayedtrxtime": [[5, 4, 1, "c.dwt_setdelayedtrxtime", "starttime"]], "dwt_setdwstate": [[5, 4, 1, "c.dwt_setdwstate", "state"]], "dwt_seteui": [[5, 4, 1, "c.dwt_seteui", "eui64"]], "dwt_setfinegraintxseq": [[5, 4, 1, "c.dwt_setfinegraintxseq", "enable"]], "dwt_setgpiodir": [[5, 4, 1, "c.dwt_setgpiodir", "in_out"]], "dwt_setgpiomode": [[5, 4, 1, "c.dwt_setgpiomode", "gpio_mask"], [5, 4, 1, "c.dwt_setgpiomode", "gpio_modes"]], "dwt_setgpiovalue": [[5, 4, 1, "c.dwt_setgpiovalue", "gpio"], [5, 4, 1, "c.dwt_setgpiovalue", "value"]], "dwt_setinterrupt": [[5, 4, 1, "c.dwt_setinterrupt", "INT_options"], [5, 4, 1, "c.dwt_setinterrupt", "bitmask_hi"], [5, 4, 1, "c.dwt_setinterrupt", "bitmask_lo"]], "dwt_setinterrupt_db": [[5, 4, 1, "c.dwt_setinterrupt_db", "INT_options"], [5, 4, 1, "c.dwt_setinterrupt_db", "bitmask"]], "dwt_setleds": [[5, 4, 1, "c.dwt_setleds", "mode"]], "dwt_setleds_mode_e": [[5, 0, 1, "c.dwt_setleds_mode_e.DWT_LEDS_BLINK_TIME_DEF", "DWT_LEDS_BLINK_TIME_DEF"], [5, 0, 1, "c.dwt_setleds_mode_e.DWT_LEDS_DISABLE", "DWT_LEDS_DISABLE"], [5, 0, 1, "c.dwt_setleds_mode_e.DWT_LEDS_ENABLE", "DWT_LEDS_ENABLE"], [5, 0, 1, "c.dwt_setleds_mode_e.DWT_LEDS_INIT_BLINK", "DWT_LEDS_INIT_BLINK"]], "dwt_setlnapamode": [[5, 4, 1, "c.dwt_setlnapamode", "lna_pa"]], "dwt_setlnapmodes_e": [[5, 0, 1, "c.dwt_setlnapmodes_e.DWT_LNA_ENABLE", "DWT_LNA_ENABLE"], [5, 0, 1, "c.dwt_setlnapmodes_e.DWT_LNA_PA_DISABLE", "DWT_LNA_PA_DISABLE"], [5, 0, 1, "c.dwt_setlnapmodes_e.DWT_PA_ENABLE", "DWT_PA_ENABLE"], [5, 0, 1, "c.dwt_setlnapmodes_e.DWT_TXRX_EN", "DWT_TXRX_EN"]], "dwt_setpanid": [[5, 4, 1, "c.dwt_setpanid", "panID"]], "dwt_setpdoamode": [[5, 4, 1, "c.dwt_setpdoamode", "pdoaMode"]], "dwt_setpdoaoffset": [[5, 4, 1, "c.dwt_setpdoaoffset", "offset"]], "dwt_setphr": [[5, 4, 1, "c.dwt_setphr", "phrMode"], [5, 4, 1, "c.dwt_setphr", "phrRate"]], "dwt_setplenfine": [[5, 4, 1, "c.dwt_setplenfine", "preambleLength"]], "dwt_setpllbiastrim": [[5, 4, 1, "c.dwt_setpllbiastrim", "pll_bias_trim"]], "dwt_setpllcaltemperature": [[5, 4, 1, "c.dwt_setpllcaltemperature", "temperature"]], "dwt_setpllrxprebufen": [[5, 4, 1, "c.dwt_setpllrxprebufen", "pll_rx_prebuf_cfg"]], "dwt_setpreambledetecttimeout": [[5, 4, 1, "c.dwt_setpreambledetecttimeout", "timeout"]], "dwt_setreferencetrxtime": [[5, 4, 1, "c.dwt_setreferencetrxtime", "reftime"]], "dwt_setrxaftertxdelay": [[5, 4, 1, "c.dwt_setrxaftertxdelay", "rxDelayTime"]], "dwt_setrxantennadelay": [[5, 4, 1, "c.dwt_setrxantennadelay", "rxAntennaDelay"]], "dwt_setrxcode": [[5, 4, 1, "c.dwt_setrxcode", "rx_code"]], "dwt_setrxpac": [[5, 4, 1, "c.dwt_setrxpac", "rxPAC"]], "dwt_setrxtimeout": [[5, 4, 1, "c.dwt_setrxtimeout", "rx_time"]], "dwt_setsfdtimeout": [[5, 4, 1, "c.dwt_setsfdtimeout", "sfdTO"]], "dwt_setsniffmode": [[5, 4, 1, "c.dwt_setsniffmode", "enable"], [5, 4, 1, "c.dwt_setsniffmode", "timeOff"], [5, 4, 1, "c.dwt_setsniffmode", "timeOn"]], "dwt_setstslength": [[5, 4, 1, "c.dwt_setstslength", "stsblocks"]], "dwt_settxantennadelay": [[5, 4, 1, "c.dwt_settxantennadelay", "txAntennaDelay"]], "dwt_settxcode": [[5, 4, 1, "c.dwt_settxcode", "tx_code"]], "dwt_settxpower": [[5, 4, 1, "c.dwt_settxpower", "power"]], "dwt_setxtaltrim": [[5, 4, 1, "c.dwt_setxtaltrim", "value"]], "dwt_sfd_type_e": [[5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_DW_16", "DWT_SFD_DW_16"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_DW_8", "DWT_SFD_DW_8"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_IEEE_4A", "DWT_SFD_IEEE_4A"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_IEEE_4Z", "DWT_SFD_IEEE_4Z"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_LEN16", "DWT_SFD_LEN16"], [5, 0, 1, "c.dwt_sfd_type_e.DWT_SFD_LEN8", "DWT_SFD_LEN8"]], "dwt_sleep_after_param_e": [[5, 0, 1, "c.dwt_sleep_after_param_e.DWT_RX_COMPLETE", "DWT_RX_COMPLETE"], [5, 0, 1, "c.dwt_sleep_after_param_e.DWT_TX_COMPLETE", "DWT_TX_COMPLETE"]], "dwt_softreset": [[5, 4, 1, "c.dwt_softreset", "reset_semaphore"]], "dwt_spi_crc_mode_e": [[5, 0, 1, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_NO", "DWT_SPI_CRC_MODE_NO"], [5, 0, 1, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_WR", "DWT_SPI_CRC_MODE_WR"], [5, 0, 1, "c.dwt_spi_crc_mode_e.DWT_SPI_CRC_MODE_WRRD", "DWT_SPI_CRC_MODE_WRRD"]], "dwt_spi_host_e": [[5, 0, 1, "c.dwt_spi_host_e.DWT_HOST_SPI1", "DWT_HOST_SPI1"], [5, 0, 1, "c.dwt_spi_host_e.DWT_HOST_SPI2", "DWT_HOST_SPI2"]], "dwt_startrx_mode_e": [[5, 0, 1, "c.dwt_startrx_mode_e.DWT_IDLE_ON_DLY_ERR", "DWT_IDLE_ON_DLY_ERR"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_DELAYED", "DWT_START_RX_DELAYED"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_REF", "DWT_START_RX_DLY_REF"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_RS", "DWT_START_RX_DLY_RS"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_DLY_TS", "DWT_START_RX_DLY_TS"], [5, 0, 1, "c.dwt_startrx_mode_e.DWT_START_RX_IMMEDIATE", "DWT_START_RX_IMMEDIATE"]], "dwt_starttx": [[5, 4, 1, "c.dwt_starttx", "mode"]], "dwt_starttx_mode_e": [[5, 0, 1, "c.dwt_starttx_mode_e.DWT_RESPONSE_EXPECTED", "DWT_RESPONSE_EXPECTED"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_CCA", "DWT_START_TX_CCA"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_DELAYED", "DWT_START_TX_DELAYED"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_REF", "DWT_START_TX_DLY_REF"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_RS", "DWT_START_TX_DLY_RS"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_DLY_TS", "DWT_START_TX_DLY_TS"], [5, 0, 1, "c.dwt_starttx_mode_e.DWT_START_TX_IMMEDIATE", "DWT_START_TX_IMMEDIATE"]], "dwt_sts_cp_iv_t": [[5, 7, 1, "c.dwt_sts_cp_iv_t.iv0", "iv0"], [5, 7, 1, "c.dwt_sts_cp_iv_t.iv1", "iv1"], [5, 7, 1, "c.dwt_sts_cp_iv_t.iv2", "iv2"], [5, 7, 1, "c.dwt_sts_cp_iv_t.iv3", "iv3"]], "dwt_sts_cp_key_t": [[5, 7, 1, "c.dwt_sts_cp_key_t.key0", "key0"], [5, 7, 1, "c.dwt_sts_cp_key_t.key1", "key1"], [5, 7, 1, "c.dwt_sts_cp_key_t.key2", "key2"], [5, 7, 1, "c.dwt_sts_cp_key_t.key3", "key3"]], "dwt_sts_lengths_e": [[5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_1024", "DWT_STS_LEN_1024"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_128", "DWT_STS_LEN_128"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_16", "DWT_STS_LEN_16"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_2048", "DWT_STS_LEN_2048"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_256", "DWT_STS_LEN_256"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_32", "DWT_STS_LEN_32"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_512", "DWT_STS_LEN_512"], [5, 0, 1, "c.dwt_sts_lengths_e.DWT_STS_LEN_64", "DWT_STS_LEN_64"]], "dwt_sts_mode_e": [[5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_CONFIG_MASK", "DWT_STS_CONFIG_MASK"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_CONFIG_MASK_NO_SDC", "DWT_STS_CONFIG_MASK_NO_SDC"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_1", "DWT_STS_MODE_1"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_2", "DWT_STS_MODE_2"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_ND", "DWT_STS_MODE_ND"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_OFF", "DWT_STS_MODE_OFF"], [5, 0, 1, "c.dwt_sts_mode_e.DWT_STS_MODE_SDC", "DWT_STS_MODE_SDC"]], "dwt_timer_cfg_t": [[5, 7, 1, "c.dwt_timer_cfg_t.timer", "timer"], [5, 7, 1, "c.dwt_timer_cfg_t.timer_coexout", "timer_coexout"], [5, 7, 1, "c.dwt_timer_cfg_t.timer_div", "timer_div"], [5, 7, 1, "c.dwt_timer_cfg_t.timer_gpio_stop", "timer_gpio_stop"], [5, 7, 1, "c.dwt_timer_cfg_t.timer_mode", "timer_mode"]], "dwt_timer_enable": [[5, 4, 1, "c.dwt_timer_enable", "timer_name"]], "dwt_timer_mode_e": [[5, 0, 1, "c.dwt_timer_mode_e.DWT_TIM_REPEAT", "DWT_TIM_REPEAT"], [5, 0, 1, "c.dwt_timer_mode_e.DWT_TIM_SINGLE", "DWT_TIM_SINGLE"]], "dwt_timer_period_e": [[5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL", "DWT_XTAL"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV128", "DWT_XTAL_DIV128"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV16", "DWT_XTAL_DIV16"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV2", "DWT_XTAL_DIV2"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV32", "DWT_XTAL_DIV32"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV4", "DWT_XTAL_DIV4"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV64", "DWT_XTAL_DIV64"], [5, 0, 1, "c.dwt_timer_period_e.DWT_XTAL_DIV8", "DWT_XTAL_DIV8"]], "dwt_timers_e": [[5, 0, 1, "c.dwt_timers_e.DWT_TIMER0", "DWT_TIMER0"], [5, 0, 1, "c.dwt_timers_e.DWT_TIMER1", "DWT_TIMER1"]], "dwt_txconfig_t": [[5, 7, 1, "c.dwt_txconfig_t.PGcount", "PGcount"], [5, 7, 1, "c.dwt_txconfig_t.PGdly", "PGdly"], [5, 7, 1, "c.dwt_txconfig_t.power", "power"]], "dwt_update_dw": [[5, 4, 1, "c.dwt_update_dw", "new_dw"]], "dwt_uwb_bit_rate_e": [[5, 0, 1, "c.dwt_uwb_bit_rate_e.DWT_BR_6M8", "DWT_BR_6M8"], [5, 0, 1, "c.dwt_uwb_bit_rate_e.DWT_BR_850K", "DWT_BR_850K"], [5, 0, 1, "c.dwt_uwb_bit_rate_e.DWT_BR_NODATA", "DWT_BR_NODATA"]], "dwt_wifi_coex_e": [[5, 0, 1, "c.dwt_wifi_coex_e.DWT_DIS_WIFI_COEX", "DWT_DIS_WIFI_COEX"], [5, 0, 1, "c.dwt_wifi_coex_e.DWT_EN_WIFI_COEX", "DWT_EN_WIFI_COEX"]], "dwt_wifi_coex_set": [[5, 4, 1, "c.dwt_wifi_coex_set", "coex_io_swap"], [5, 4, 1, "c.dwt_wifi_coex_set", "enable"]], "dwt_wkup_param_e": [[5, 0, 1, "c.dwt_wkup_param_e.DWT_BROUT_EN", "DWT_BROUT_EN"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_PRES_SLEEP", "DWT_PRES_SLEEP"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_SLEEP", "DWT_SLEEP"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_SLP_EN", "DWT_SLP_EN"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_WAKE_CSN", "DWT_WAKE_CSN"], [5, 0, 1, "c.dwt_wkup_param_e.DWT_WAKE_WUP", "DWT_WAKE_WUP"]], "dwt_write_reg": [[5, 4, 1, "c.dwt_write_reg", "address"], [5, 4, 1, "c.dwt_write_reg", "data"]], "dwt_write_scratch_data": [[5, 4, 1, "c.dwt_write_scratch_data", "buffer"], [5, 4, 1, "c.dwt_write_scratch_data", "bufferOffset"], [5, 4, 1, "c.dwt_write_scratch_data", "length"]], "dwt_writerdbstatus": [[5, 4, 1, "c.dwt_writerdbstatus", "mask"]], "dwt_writesysstatushi": [[5, 4, 1, "c.dwt_writesysstatushi", "mask"]], "dwt_writesysstatuslo": [[5, 4, 1, "c.dwt_writesysstatuslo", "mask"]], "dwt_writetodevice": [[4, 4, 1, "c.dwt_writetodevice", "buffer"], [4, 4, 1, "c.dwt_writetodevice", "index"], [4, 4, 1, "c.dwt_writetodevice", "length"], [4, 4, 1, "c.dwt_writetodevice", "regFileID"]], "dwt_writetxdata": [[5, 4, 1, "c.dwt_writetxdata", "txBufferOffset"], [5, 4, 1, "c.dwt_writetxdata", "txDataBytes"], [5, 4, 1, "c.dwt_writetxdata", "txDataLength"]], "dwt_writetxfctrl": [[5, 4, 1, "c.dwt_writetxfctrl", "ranging"], [5, 4, 1, "c.dwt_writetxfctrl", "txBufferOffset"], [5, 4, 1, "c.dwt_writetxfctrl", "txFrameLength"]], "dwt_xtal_temperature_compensation": [[5, 4, 1, "c.dwt_xtal_temperature_compensation", "params"], [5, 4, 1, "c.dwt_xtal_temperature_compensation", "xtaltrim"]], "dwt_xtal_trim_t": [[5, 7, 1, "c.dwt_xtal_trim_t.crystal_alpha", "crystal_alpha"], [5, 7, 1, "c.dwt_xtal_trim_t.crystal_beta", "crystal_beta"], [5, 7, 1, "c.dwt_xtal_trim_t.crystal_trim", "crystal_trim"], [5, 7, 1, "c.dwt_xtal_trim_t.crystal_trim_temperature", "crystal_trim_temperature"], [5, 7, 1, "c.dwt_xtal_trim_t.temperature", "temperature"]], "gpio_num_e": [[5, 0, 1, "c.gpio_num_e.GPIO_0", "GPIO_0"], [5, 0, 1, "c.gpio_num_e.GPIO_1", "GPIO_1"], [5, 0, 1, "c.gpio_num_e.GPIO_2", "GPIO_2"], [5, 0, 1, "c.gpio_num_e.GPIO_3", "GPIO_3"], [5, 0, 1, "c.gpio_num_e.GPIO_4", "GPIO_4"], [5, 0, 1, "c.gpio_num_e.GPIO_5", "GPIO_5"], [5, 0, 1, "c.gpio_num_e.GPIO_6", "GPIO_6"], [5, 0, 1, "c.gpio_num_e.GPIO_7", "GPIO_7"], [5, 0, 1, "c.gpio_num_e.GPIO_8", "GPIO_8"], [5, 0, 1, "c.gpio_num_e.GPIO_ALL", "GPIO_ALL"]], "power_indexes_t": [[5, 7, 1, "c.power_indexes_t.input", "input"], [5, 7, 1, "c.power_indexes_t.output", "output"]], "register_name_add_t": [[5, 7, 1, "c.register_name_add_t.address", "address"], [5, 7, 1, "c.register_name_add_t.name", "name"]], "spi_modes_e": [[5, 0, 1, "c.spi_modes_e.DW3000_SPI_AND_OR_16", "DW3000_SPI_AND_OR_16"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_AND_OR_32", "DW3000_SPI_AND_OR_32"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_AND_OR_8", "DW3000_SPI_AND_OR_8"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_RD_BIT", "DW3000_SPI_RD_BIT"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_RD_FAST_CMD", "DW3000_SPI_RD_FAST_CMD"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_WR_BIT", "DW3000_SPI_WR_BIT"], [5, 0, 1, "c.spi_modes_e.DW3000_SPI_WR_FAST_CMD", "DW3000_SPI_WR_FAST_CMD"]], "tx_adj_cfg_t": [[5, 7, 1, "c.tx_adj_cfg_t.pll_bias", "pll_bias"], [5, 7, 1, "c.tx_adj_cfg_t.tx_power_setting", "tx_power_setting"]], "tx_adj_res_t": [[5, 7, 1, "c.tx_adj_res_t.tx_frame_cfg", "tx_frame_cfg"]]}, "objnames": {"0": ["c", "enumerator", "C enumerator"], "1": ["c", "macro", "C macro"], "2": ["c", "type", "C type"], "3": ["c", "function", "C function"], "4": ["c", "functionParam", "C function parameter"], "5": ["c", "enum", "C enum"], "6": ["c", "struct", "C struct"], "7": ["c", "member", "C member"]}, "objtypes": {"0": "c:enumerator", "1": "c:macro", "2": "c:type", "3": "c:function", "4": "c:functionParam", "5": "c:enum", "6": "c:struct", "7": "c:member"}, "terms": {"": 5, "0": [4, 5], "00": 5, "01": 5, "0256": 5, "0x0": 5, "0x00": 5, "0x0001": 5, "0x0002": 5, "0x0004": 5, "0x0008": 5, "0x001": 5, "0x0010": 5, "0x002": 5, "0x0020": 5, "0x004": 5, "0x0040": 5, "0x008": 5, "0x0080": 5, "0x00nnpp": 5, "0x01": 5, "0x010": 5, "0x0100": 5, "0x02": 5, "0x020": 5, "0x0200": 5, "0x03": 5, "0x04": 5, "0x040": 5, "0x0738123b": 5, "0x08": 5, "0x080": 5, "0x0800": 5, "0x1": 5, "0x10": 5, "0x100": 5, "0x10u": 5, "0x1f00u": 5, "0x1fe": 5, "0x1u": 5, "0x2": 5, "0x20": 5, "0x200": 5, "0x20u": 5, "0x2u": 5, "0x3": 5, "0x3f": 5, "0x4": 5, "0x40": 5, "0x400": 5, "0x40u": 5, "0x4u": 5, "0x600": 5, "0x8": 5, "0x8df43a20": 5, "0x8u": 5, "0x9": 5, "0xb5e5a4": 5, "0xc9a375fa": 5, "0xff": 5, "1": [3, 5], "10": 5, "100": 5, "100000111": 5, "1023": 5, "1024": 5, "11": 5, "12": 5, "120": 5, "125": 5, "127": 5, "128": 5, "14": 5, "15": [3, 5], "1536": 5, "16": 5, "16u": 5, "17": 5, "18": 5, "180": 5, "18360": 5, "19": 5, "192": 5, "1a": 5, "1db": 5, "1st": 5, "2": [3, 4, 5, 6], "20": 5, "2024": [4, 5, 6], "2048": 5, "2048x32": 5, "20u": 5, "21": 5, "22": 5, "225": 5, "23": 5, "24": 5, "24bit": 5, "25": 5, "255": 5, "256": 5, "256bit": 5, "25c": 5, "25db": 5, "26": 5, "27": 5, "28": 5, "29": 5, "2e6": 5, "2mhz": 5, "2nd": 5, "2pf": 5, "3": [3, 5], "30": 5, "305": 5, "31": 5, "32": 5, "33": 5, "34": 5, "354": 5, "36": 5, "37": 5, "38": 5, "3mhz": 5, "4": [3, 5], "40": 5, "400": 5, "4096": 5, "41": 5, "48": 5, "499": 5, "4a": 5, "4z": 5, "5": 5, "512": 5, "6": 5, "60": 5, "61": 5, "63": 5, "64": 5, "65e": 5, "65ppm": 5, "66": 5, "7": 5, "72": 5, "73440": 5, "7mhz": 5, "8": 5, "80": 5, "802": [3, 5], "81": 5, "850": 5, "8n": 5, "8u": 5, "9": 5, "90": 5, "900": 5, "95": 5, "96": 5, "A": 5, "AND": 5, "And": 5, "At": 5, "Be": 5, "By": 5, "For": [3, 5], "If": 5, "In": 5, "It": 5, "NOT": 5, "No": 5, "Not": 5, "ON": 5, "OR": 5, "Of": 5, "On": 5, "One": 5, "The": [3, 5], "There": 5, "These": 5, "To": 5, "Will": 5, "With": 5, "__": 5, "___": 5, "ab": 5, "about": 5, "abov": 5, "abstract": 5, "acc": 5, "acc_idx": 5, "acc_mem_id": 5, "accept": 5, "access": [3, 4, 5], "accoffset": 5, "accommod": 5, "accord": 5, "account": 5, "accumcount": 5, "accumul": 5, "accur": 5, "ack": 5, "acquisit": 5, "action": 5, "activ": 5, "actual": 5, "ad": 5, "adc": 5, "adc_zero_threshold": 5, "add": 5, "addit": 5, "addr": 5, "address": 5, "adj_tx_pow": 5, "adjust": 5, "ae": [4, 5], "aes_cfg": 5, "aes_core_typ": 5, "aes_core_type_ccm": 5, "aes_core_type_gcm": 5, "aes_decrypt": 5, "aes_dst_rx_buf_0": 5, "aes_dst_rx_buf_1": 5, "aes_dst_scratch": 5, "aes_dst_sts_kei": 5, "aes_dst_tx_buf": 5, "aes_encrypt": 5, "aes_kei": 5, "aes_key_128": 5, "aes_key_128bit": 5, "aes_key_192bit": 5, "aes_key_256bit": 5, "aes_key_load": 5, "aes_key_no_load": 5, "aes_key_otp": 5, "aes_key_otp_sel_1st_128": 5, "aes_key_otp_sel_2nd_128": 5, "aes_key_otp_typ": 5, "aes_key_ram": 5, "aes_key_src_ram": 5, "aes_key_src_ramorotp": 5, "aes_key_src_regist": 5, "aes_otp_sel_key_block": 5, "aes_src_rx_buf_0": 5, "aes_src_rx_buf_1": 5, "aes_src_scratch": 5, "aes_src_tx_buf": 5, "aes_sts_id": 5, "affect": 5, "affrej": 5, "after": 5, "afterward": 5, "again": 5, "algorithm": 5, "all": 5, "all_diag": 5, "allow": [3, 5], "alpha": 5, "alreadi": 5, "also": 5, "alter": 5, "altern": 5, "although": 5, "alwai": 5, "ambigu": 5, "amount": 5, "amplitud": 5, "an": [3, 5], "ani": [3, 5], "ant_gpio6_pos_mask": 5, "ant_gpio6_pos_offset": 5, "ant_gpio6_val_mask": 5, "ant_gpio6_val_offset": 5, "ant_gpio7_pos_mask": 5, "ant_gpio7_pos_offset": 5, "ant_gpio7_val_mask": 5, "ant_gpio7_val_offset": 5, "antenna": 5, "antenna_config": 5, "aoa": 5, "aon": 5, "aon_address": 5, "aon_lposc_trim": 5, "aon_slpcnt_cal_ctrl": 5, "aon_slpcnt_cal_hi": 5, "aon_slpcnt_cal_lo": 5, "aon_slpcnt_hi": 5, "aon_slpcnt_lo": 5, "aon_vdd_dig": 5, "aon_write_data": 5, "api": [0, 1, 3], "appli": 5, "applic": [3, 5], "applied_boost": 5, "approv": 5, "approxim": 5, "ar": 5, "area": 5, "arf": 5, "arib": 5, "arm": 5, "around": 5, "arrai": 5, "arrang": 5, "arriv": 5, "assembl": 5, "assert": 5, "associ": 5, "assum": 5, "asynchron": 5, "atod": 5, "attempt": 5, "auto": 5, "automat": 5, "automot": 5, "avail": 5, "availab": 5, "avoid": 5, "awai": 5, "awar": 5, "back": 5, "backward": 5, "bad": 5, "bandwidth": 5, "bandwith": 5, "base": 5, "batteri": 5, "beacon": 5, "becaus": 5, "been": 5, "befor": 5, "begin": 5, "behav": 5, "being": [4, 5], "belong": 5, "below": 5, "best": 5, "beta": 5, "between": 5, "bia": 5, "bias_tun": 5, "big": 5, "binari": 5, "bit": 5, "bit0": 5, "bit1": 5, "bit_num": 5, "bitfield": 5, "bitmask": 5, "bitmask_hi": 5, "bitmask_lo": 5, "bitrat": 5, "blink": 5, "block": 5, "board": 5, "bodi": 5, "boost": 5, "both": 5, "bprf": 5, "broadcast": 5, "brownout": 5, "bu": 5, "buff": 5, "buffer": [4, 5], "bufferoffset": 5, "built": 5, "byte": [4, 5], "bytearrai": 5, "c": [3, 4, 5, 6], "ca": 5, "cach": 5, "cal": 5, "cal_temp": 5, "calcul": 5, "calibr": 5, "call": 5, "callback": 5, "can": 5, "cancel": 5, "cannot": 5, "capacitor": 5, "captur": 5, "capture_adc": 5, "carrier": 5, "case": 5, "cb_data": 5, "cbciadon": 5, "cbdata": 5, "cbdualspiev": 5, "cbfrmrdy": 5, "cbrxerr": 5, "cbrxok": 5, "cbrxto": 5, "cbspierr": 5, "cbspirderr": 5, "cbspirdi": 5, "cbsysev": 5, "cbtxdone": 5, "cc": 5, "ccm": 5, "celciu": 5, "ch": 5, "chan": 5, "chan_ctrl": 5, "chang": 5, "channel": 5, "char": 5, "characterist": 5, "check": 5, "check_preamble_len_valid": 5, "cheetah": 5, "chip": 5, "chosen": 5, "chunk": 5, "chunk_cir_nb_samp": 5, "cia": 5, "cia_adjust_id": 5, "cia_conf_id": 5, "cia_diag_0": 5, "cia_diag_1": 5, "cia_diagnost": 5, "cia_tdoa_0": 5, "cia_tdoa_1_pdoa": 5, "ciadiag1": 5, "cir": 5, "cir_idx": 5, "cir_pow": 5, "clear": 5, "clibrat": 5, "clock": 5, "clock_offset_ppm_to_ratio": 5, "closest": 5, "cmd": 5, "co": 5, "coars": 5, "coarse_cod": 5, "coarse_code_pll_cal_ch5": 5, "coarse_code_pll_cal_ch9": 5, "coarse_tun": 5, "code": [3, 5], "coex_io_swap": 5, "coex_margin_dtu": 5, "coex_margin_u": 5, "coex_out": 5, "coex_swap": 5, "coex_time_dtu": 5, "coex_time_u": 5, "cofigur": 5, "combin": 5, "comm": 5, "command": 5, "common": 5, "compact": 5, "compar": 5, "compat": 5, "compens": 5, "complet": 5, "complex": 5, "compris": 3, "condit": 5, "confid": 5, "config": 5, "configur": 5, "confirm": 5, "confus": 5, "connect": 5, "consid": 5, "const": 5, "constant": 5, "consult": 5, "consumpt": 5, "contain": [4, 5], "continu": 5, "control": [3, 5], "conveni": 5, "convers": 5, "convert": 5, "coordin": 5, "copi": 5, "copyright": [4, 5, 6], "core": 5, "core_typ": 5, "corner": 5, "correct": 5, "correctli": 5, "correspond": 5, "cosin": 5, "could": 5, "count": 5, "counter": 5, "crc": 5, "crc_mode": 5, "crcb": 5, "crce": 5, "crcg": 5, "crcinit": 5, "critic": 5, "crystal": 5, "crystal_alpha": 5, "crystal_beta": 5, "crystal_trim": 5, "crystal_trim_temperatur": 5, "csp": 5, "ctr_dbg_id": 5, "current": 5, "curv": 5, "custom": 5, "cw": 5, "cw_enabl": 5, "cw_mode_config": 5, "cycl": 5, "d": 5, "d1": 5, "d2": 5, "da": 5, "data": [3, 4, 5], "datalength": 5, "datar": 5, "db": 5, "dbl_buf_mode_auto": 5, "dbl_buf_mode_man": 5, "dbl_buf_state_di": 5, "dbl_buf_state_en": 5, "dbl_buff_access_buffer_0": 5, "dbl_buff_access_buffer_1": 5, "dbl_buff_mod": 5, "dbl_buff_off": 5, "dbl_buff_stat": 5, "dblbuffon": 5, "deactiv": 5, "deal": 3, "debug": 5, "deca_compat": 5, "deca_device_api": 5, "deca_interfac": 5, "deca_mutex": 5, "deca_sleep": 5, "deca_usleep": 5, "decairqstatus_t": 5, "decamutexoff": 5, "decamutexon": 5, "decarang": 5, "decawav": 5, "decim": 5, "decod": 5, "decreas": 5, "decrypt": 5, "deep": 5, "deep_sleep": 5, "deepsleep": 5, "default": 5, "default_xtal_trim": 5, "default_xtal_trim_temp": 5, "defin": [3, 4, 5, 6], "definit": 5, "deg": 5, "degre": 5, "delai": 5, "delay_20uusec": 5, "delet": 5, "depend": 5, "deprec": 5, "describ": [3, 5], "design": 5, "desir": 5, "dest": 5, "destin": 5, "detail": [3, 5], "detect": 5, "detector": 5, "determin": 5, "determinist": 5, "develop": [3, 5], "deverr": 5, "devic": [0, 3, 4, 5, 6, 7], "dgc": 5, "dgc_dbg_id": 5, "dgc_decis": 5, "dgc_otp_set": 5, "diag": 5, "diag_typ": 5, "diagnost": 5, "dictat": 5, "differ": 5, "dig": 5, "direct": 5, "directli": [3, 5], "disabl": 5, "discard": 5, "div": 5, "divid": 5, "divis": 5, "do": 5, "document": [3, 5], "doe": 5, "don": 5, "done": 5, "doubl": 5, "download": 5, "dref_tim": 5, "drive": [3, 5], "driver": 3, "driver_list": 5, "driver_nam": 6, "driver_version_hex": [5, 6], "driver_version_str": [5, 6], "drop": 5, "dss_stat": 5, "dst_port": 5, "dtu_to_u": 5, "dtu_to_us_": 5, "dual": 5, "due": 5, "dummi": 5, "durat": 5, "dure": 5, "dw": 5, "dw3000": [3, 4, 5], "dw3000_chip_freq": 5, "dw3000_chip_per_dli": 5, "dw3000_chip_per_dtu": 5, "dw3000_dtu_freq": 5, "dw3000_dtu_freq_": 5, "dw3000_enable_all_gpios_mask": 5, "dw3000_gpio_pin0_gpio": 5, "dw3000_gpio_pin0_pdoa_sw_tx": 5, "dw3000_gpio_pin0_rxokl": 5, "dw3000_gpio_pin1_gpio": 5, "dw3000_gpio_pin1_pdoa_sw_rx": 5, "dw3000_gpio_pin1_sfdl": 5, "dw3000_gpio_pin2_gpio": 5, "dw3000_gpio_pin2_pdoa_sw_rf1": 5, "dw3000_gpio_pin2_rxl": 5, "dw3000_gpio_pin3_gpio": 5, "dw3000_gpio_pin3_pdoa_sw_rf2": 5, "dw3000_gpio_pin3_txl": 5, "dw3000_gpio_pin4_extpa": 5, "dw3000_gpio_pin4_gpio": 5, "dw3000_gpio_pin4_irq": 5, "dw3000_gpio_pin5_exttx": 5, "dw3000_gpio_pin5_gpio": 5, "dw3000_gpio_pin6_extrx": 5, "dw3000_gpio_pin6_gpio": 5, "dw3000_gpio_pin7_gpio": 5, "dw3000_gpio_pin7_sync": 5, "dw3000_gpio_pin8_gpio": 5, "dw3000_gpio_pin8_irq": 5, "dw3000_spi_and_or_16": 5, "dw3000_spi_and_or_32": 5, "dw3000_spi_and_or_8": 5, "dw3000_spi_rd_bit": 5, "dw3000_spi_rd_fast_cmd": 5, "dw3000_spi_wr_bit": 5, "dw3000_spi_wr_fast_cmd": 5, "dw3000type_": 5, "dw3300q": 3, "dw3720": [3, 5], "dw37xx_enable_all_gpios_mask": 5, "dw37xx_gpio_pin0_gpio": 5, "dw37xx_gpio_pin0_rxokl": 5, "dw37xx_gpio_pin0_spi2_clk": 5, "dw37xx_gpio_pin1_gpio": 5, "dw37xx_gpio_pin1_sfdl": 5, "dw37xx_gpio_pin1_spi2_miso": 5, "dw37xx_gpio_pin2_gpio": 5, "dw37xx_gpio_pin2_irq2": 5, "dw37xx_gpio_pin2_rxl": 5, "dw37xx_gpio_pin3_gpio": 5, "dw37xx_gpio_pin3_spi2_mosi": 5, "dw37xx_gpio_pin3_txl": 5, "dw37xx_gpio_pin4_coex_in": 5, "dw37xx_gpio_pin4_gpio": 5, "dw37xx_gpio_pin4_pdoa_sw_tx": 5, "dw37xx_gpio_pin5_coex_out": 5, "dw37xx_gpio_pin5_gpio": 5, "dw37xx_gpio_pin5_pdoa_sw_rx": 5, "dw37xx_gpio_pin6_ext_sw_rx": 5, "dw37xx_gpio_pin6_gpio": 5, "dw37xx_gpio_pin6_pdoa_sw_rf1": 5, "dw37xx_gpio_pin7_gpio": 5, "dw37xx_gpio_pin7_pdoa_sw_rf2": 5, "dw37xx_gpio_pin7_sync": 5, "dw37xx_gpio_pin8_gpio": 5, "dw37xx_gpio_pin8_irq": 5, "dw3xxx": [3, 5, 6], "dw3xxx_deca_reg": 4, "dw_chip_id_": 5, "dw_cia_diag_log_al": 5, "dw_cia_diag_log_max": 5, "dw_cia_diag_log_mid": 5, "dw_cia_diag_log_min": 5, "dw_cia_diag_log_off": 5, "dw_driver_num": 5, "dwchip_": 5, "dwm3000evb": 5, "dwt": 5, "dwt_acc_idx_": 5, "dwt_acc_idx_ip_m": 5, "dwt_acc_idx_is_ipatov": 5, "dwt_acc_idx_is_st": 5, "dwt_acc_idx_sts0_m": 5, "dwt_acc_idx_sts1_m": 5, "dwt_adjust_tx_pow": 5, "dwt_aes_config_t": 5, "dwt_aes_core_type_": 5, "dwt_aes_dst_port_": 5, "dwt_aes_error": 5, "dwt_aes_iv_entri": 4, "dwt_aes_job_t": 5, "dwt_aes_key_load_": 5, "dwt_aes_key_otp_type_": 5, "dwt_aes_key_size_": 5, "dwt_aes_key_src_": 5, "dwt_aes_key_t": 5, "dwt_aes_mode_": 5, "dwt_aes_otp_sel_key_block_": 5, "dwt_aes_src_port_": 5, "dwt_alt_op": 5, "dwt_aon_read": 5, "dwt_aon_sleep_conf_": 5, "dwt_aon_writ": 5, "dwt_apivers": 5, "dwt_bit_mask": 5, "dwt_br_6m8": 5, "dwt_br_850k": 5, "dwt_br_det": 5, "dwt_br_nodata": 5, "dwt_brout_en": 5, "dwt_calcbandwidthadj": 5, "dwt_calcpgcount": 5, "dwt_calculate_first_path_pow": 5, "dwt_calculate_linear_tx_pow": 5, "dwt_calculate_rssi": 5, "dwt_calibratesleepcnt": 5, "dwt_callbacks_": 5, "dwt_capture_adc_sampl": 5, "dwt_capture_adc_t": 5, "dwt_cb_data_rx_flag_c": 5, "dwt_cb_data_rx_flag_cia": 5, "dwt_cb_data_rx_flag_cp": 5, "dwt_cb_data_rx_flag_nd": 5, "dwt_cb_data_rx_flag_rng": 5, "dwt_cb_data_rx_flags_": 5, "dwt_cb_data_t": 5, "dwt_cb_dss_spi1_avail": 5, "dwt_cb_dss_spi2_avail": 5, "dwt_cb_t": 5, "dwt_ch5": 5, "dwt_ch9": 5, "dwt_check_dev_id": 5, "dwt_checkidlerc": 5, "dwt_checkirq": 5, "dwt_cia_diag_log_conf_": 5, "dwt_cir_len_ip_prf16": 5, "dwt_cir_len_ip_prf64": 5, "dwt_cir_len_max": 5, "dwt_cir_len_st": 5, "dwt_cir_read_ful": 5, "dwt_cir_read_hi": 5, "dwt_cir_read_lo": 5, "dwt_cir_read_mid": 5, "dwt_cir_read_mode_": 5, "dwt_cir_sign_24bit_extend_32bit_mask": 5, "dwt_cir_value_no_sign_18bit_mask": 5, "dwt_cirdiags_t": 5, "dwt_clearaonconfig": 5, "dwt_compat_non": 5, "dwt_config": 5, "dwt_config_ostr_mod": 5, "dwt_config_t": 5, "dwt_configciadiag": 5, "dwt_configcontinuousframemod": 5, "dwt_configcwmod": 5, "dwt_configeventcount": 5, "dwt_configmrxlut": 5, "dwt_configtxrxfc": 5, "dwt_configur": 5, "dwt_configure_a": 5, "dwt_configure_and_set_antenna_selection_gpio": 5, "dwt_configure_le_address": 5, "dwt_configure_rf_port": 5, "dwt_configure_tim": 5, "dwt_configure_wificoex_gpio": 5, "dwt_configureframefilt": 5, "dwt_configureisr": 5, "dwt_configurerfport": 5, "dwt_configurerfport_overrid": 5, "dwt_configuresfdtyp": 5, "dwt_configuresleep": 5, "dwt_configuresleepcnt": 5, "dwt_configurestsiv": 5, "dwt_configurestskei": 5, "dwt_configurestsloadiv": 5, "dwt_configurestsmod": 5, "dwt_configuretxrf": 5, "dwt_convert_tx_power_to_index": 5, "dwt_convertrawtemperatur": 5, "dwt_convertrawvoltag": 5, "dwt_data_index": 5, "dwt_db_int_rx": 5, "dwt_dbl_buff_conf_": 5, "dwt_dbl_buff_mode_": 5, "dwt_dbl_buff_state_": 5, "dwt_de_idle_rc": 5, "dwt_debug_print": 5, "dwt_def_pllbiastrim": 5, "dwt_deviceentcnts_t": 5, "dwt_dgc_chan_sel": 5, "dwt_dgc_load_from_otp": 5, "dwt_dgc_load_from_sw": 5, "dwt_dgc_load_loc": 5, "dwt_dgc_sel_ch5": 5, "dwt_dgc_sel_ch9": 5, "dwt_diag_type_": 5, "dwt_dis_wifi_coex": 5, "dwt_disable_int": 5, "dwt_disable_otp_ip": 5, "dwt_disablecontinuousframemod": 5, "dwt_disablecontinuouswavemod": 5, "dwt_do_a": 5, "dwt_driver_": 5, "dwt_ds_en_sleep": 5, "dwt_ds_sema_forc": 5, "dwt_ds_sema_releas": 5, "dwt_ds_sema_request": 5, "dwt_ds_sema_statu": 5, "dwt_ds_sema_status_hi": 5, "dwt_ds_setinterrupt_spixavail": 5, "dwt_dw3000_dev_id": 5, "dwt_dw3000_pdoa_dev_id": 5, "dwt_dw3720_pdoa_dev_id": 5, "dwt_dw_idl": 5, "dwt_dw_idle_rc": 5, "dwt_dw_init": 5, "dwt_en_wifi_coex": 5, "dwt_enable_crc": 5, "dwt_enable_disable_eq": 5, "dwt_enable_int": 5, "dwt_enable_int_dual_spi": 5, "dwt_enable_int_onli": 5, "dwt_enable_int_only_dual_spi": 5, "dwt_enableautoack": 5, "dwt_enablegpioclock": 5, "dwt_enablespicrccheck": 5, "dwt_entersleep": 5, "dwt_entersleepaft": 5, "dwt_entersleepaftertx": 5, "dwt_eq_config_": 5, "dwt_eq_dis": 5, "dwt_eq_en": 5, "dwt_err_pll_lock": 5, "dwt_err_rx_adc_c": 5, "dwt_err_rx_cal": 5, "dwt_err_rx_cal_pgf": 5, "dwt_err_rx_cal_resi": 5, "dwt_err_rx_cal_resq": 5, "dwt_err_wrong_st": 5, "dwt_error": 5, "dwt_error_": 5, "dwt_fast_restor": 5, "dwt_fcs_enabl": 5, "dwt_fcs_mode_": 5, "dwt_fcs_rx_off": 5, "dwt_fcs_tx_off": 5, "dwt_ff_ack_en": 5, "dwt_ff_beacon_en": 5, "dwt_ff_conf_options_": 5, "dwt_ff_coord_en": 5, "dwt_ff_data_en": 5, "dwt_ff_disabl": 5, "dwt_ff_enable_802_15_4": 5, "dwt_ff_extend_en": 5, "dwt_ff_frag_en": 5, "dwt_ff_impbrcast_en": 5, "dwt_ff_mac_en": 5, "dwt_ff_mac_le0_en": 5, "dwt_ff_mac_le1_en": 5, "dwt_ff_mac_le2_en": 5, "dwt_ff_mac_le3_en": 5, "dwt_ff_multi_en": 5, "dwt_ff_rsvd_en": 5, "dwt_force_adcoffset_c": 5, "dwt_forcetrxoff": 5, "dwt_generatecrc8": 5, "dwt_get_dgcdecis": 5, "dwt_get_reg_nam": 5, "dwt_getcirregaddress": 5, "dwt_geteui": 5, "dwt_getframelength": 5, "dwt_getgpiodir": 5, "dwt_geticreftemp": 5, "dwt_geticrefvolt": 5, "dwt_getlotid": 5, "dwt_getpartid": 5, "dwt_getpllcaltemperatur": 5, "dwt_getrxantennadelai": 5, "dwt_gettxantennadelai": 5, "dwt_getxtaltrim": 5, "dwt_gotoidl": 5, "dwt_gotorx": 5, "dwt_gpio_func_mask_": 5, "dwt_gpio_mask_": 5, "dwt_gpio_pin_": 5, "dwt_host_sleep_en_": 5, "dwt_host_spi1": 5, "dwt_host_spi2": 5, "dwt_idle_init_modes_": 5, "dwt_idle_on_dly_err": 5, "dwt_initialis": 5, "dwt_int_aat_bit_mask": 5, "dwt_int_aes_sts_auth_err_bit_mask": 5, "dwt_int_aes_sts_mem_conf_bit_mask": 5, "dwt_int_aes_sts_trans_err_bit_mask": 5, "dwt_int_all_hi": 5, "dwt_int_all_lo": 5, "dwt_int_arfe_bit_mask": 5, "dwt_int_ciadone_bit_mask": 5, "dwt_int_ciaerr_bit_mask": 5, "dwt_int_conf_": 5, "dwt_int_cp_lock_bit_mask": 5, "dwt_int_cperr_bit_mask": 5, "dwt_int_hi_cca_fail_bit_mask": 5, "dwt_int_hpdwarn_bit_mask": 5, "dwt_int_irqs_bit_mask": 5, "dwt_int_options_": 5, "dwt_int_pll_hilo_bit_mask": 5, "dwt_int_rcinit_bit_mask": 5, "dwt_int_rx": 5, "dwt_int_rxfce_bit_mask": 5, "dwt_int_rxfcg_bit_mask": 5, "dwt_int_rxfr_bit_mask": 5, "dwt_int_rxfsl_bit_mask": 5, "dwt_int_rxfto_bit_mask": 5, "dwt_int_rxovrr_bit_mask": 5, "dwt_int_rxphd_bit_mask": 5, "dwt_int_rxphe_bit_mask": 5, "dwt_int_rxprd_bit_mask": 5, "dwt_int_rxpto_bit_mask": 5, "dwt_int_rxsfdd_bit_mask": 5, "dwt_int_rxsto_bit_mask": 5, "dwt_int_spicrce_bit_mask": 5, "dwt_int_spirdy_bit_mask": 5, "dwt_int_timer0_bit_mask": 5, "dwt_int_timer1_bit_mask": 5, "dwt_int_txfrb_bit_mask": 5, "dwt_int_txfrs_bit_mask": 5, "dwt_int_txphs_bit_mask": 5, "dwt_int_txprs_bit_mask": 5, "dwt_int_vwarn_bit_mask": 5, "dwt_ip_": 5, "dwt_ip_m": 5, "dwt_ip_sts_segment_": 5, "dwt_isr": 5, "dwt_isr_flags_": 5, "dwt_le_addresses_": 5, "dwt_leds_blink_time_def": 5, "dwt_leds_dis": 5, "dwt_leds_en": 5, "dwt_leds_init_blink": 5, "dwt_len0_rxgood": 5, "dwt_lna_en": 5, "dwt_lna_pa_dis": 5, "dwt_loadbia": 5, "dwt_loaddgc": 5, "dwt_loadldo": 5, "dwt_loadop": 5, "dwt_local_data_t": 5, "dwt_max_power_index": 5, "dwt_mic_size_": 5, "dwt_mic_size_from_byt": 5, "dwt_nlos_alldiag": 5, "dwt_nlos_alldiag_t": 5, "dwt_nlos_ipdiag": 5, "dwt_nlos_ipdiag_t": 5, "dwt_num_dw_dev": 5, "dwt_on_wake_param_": 5, "dwt_otpread": 5, "dwt_otprevis": 5, "dwt_otpwrit": 5, "dwt_otpwriteandverifi": 5, "dwt_pa_en": 5, "dwt_pac16": 5, "dwt_pac32": 5, "dwt_pac4": 5, "dwt_pac8": 5, "dwt_pac_size_": 5, "dwt_pdoa_m0": 5, "dwt_pdoa_m1": 5, "dwt_pdoa_m3": 5, "dwt_pdoa_mode_": 5, "dwt_pdoa_tdoa_res_t": 5, "dwt_pgf_cal": 5, "dwt_pgfcal": 5, "dwt_phr_index": 5, "dwt_phr_mode_": 5, "dwt_phr_rate_": 5, "dwt_phrmode_ext": 5, "dwt_phrmode_std": 5, "dwt_phrrate_dta": 5, "dwt_phrrate_std": 5, "dwt_plen_1024": 5, "dwt_plen_128": 5, "dwt_plen_1536": 5, "dwt_plen_16": 5, "dwt_plen_2048": 5, "dwt_plen_256": 5, "dwt_plen_32": 5, "dwt_plen_4096": 5, "dwt_plen_512": 5, "dwt_plen_64": 5, "dwt_plen_72": 5, "dwt_pll_cal": 5, "dwt_pll_ch_type_": 5, "dwt_pll_chx_auto_c": 5, "dwt_pll_prebuf_cfg_": 5, "dwt_pll_rx_prebuf_dis": 5, "dwt_pll_rx_prebuf_en": 5, "dwt_power_indexes_": 5, "dwt_pres_sleep": 5, "dwt_presrve_slp": 5, "dwt_prf_16m": 5, "dwt_prf_64m": 5, "dwt_prf_e": 5, "dwt_prf_scp": 5, "dwt_probe": 5, "dwt_probe_": 5, "dwt_qm33110_dev_id": 5, "dwt_qm33120_pdoa_dev_id": 5, "dwt_rdb_e": 5, "dwt_rdb_status_ciadone0_bit_mask": 5, "dwt_rdb_status_ciadone1_bit_mask": 5, "dwt_rdb_status_clear_buff0_ev": 5, "dwt_rdb_status_clear_buff1_ev": 5, "dwt_rdb_status_cp_err0_bit_mask": 5, "dwt_rdb_status_cp_err1_bit_mask": 5, "dwt_rdb_status_rxfcg0_bit_mask": 5, "dwt_rdb_status_rxfcg1_bit_mask": 5, "dwt_rdb_status_rxfr0_bit_mask": 5, "dwt_rdb_status_rxfr1_bit_mask": 5, "dwt_read_adc_sampl": 5, "dwt_read_otp_al": 5, "dwt_read_otp_bat": 5, "dwt_read_otp_lid": 5, "dwt_read_otp_modes_": 5, "dwt_read_otp_pid": 5, "dwt_read_otp_plid_di": 5, "dwt_read_otp_tmp": 5, "dwt_read_otp_tmp_di": 5, "dwt_read_otp_vtbat_di": 5, "dwt_read_reg": 5, "dwt_read_scratch_data": 5, "dwt_read_tdoa_pdoa": 5, "dwt_readaccdata": 5, "dwt_readcarrierintegr": 5, "dwt_readciavers": 5, "dwt_readcir": 5, "dwt_readcir_48b": 5, "dwt_readclockoffset": 5, "dwt_readctrdbg": 5, "dwt_readdevid": 5, "dwt_readdgcdbg": 5, "dwt_readdiagnost": 5, "dwt_readdiagnostics_acc": 5, "dwt_readeventcount": 5, "dwt_readfromdevic": 4, "dwt_readgpiovalu": 5, "dwt_readpdoa": 5, "dwt_readpdoaoffset": 5, "dwt_readpgdelai": 5, "dwt_readpllstatu": 5, "dwt_readrdbstatu": 5, "dwt_readrxdata": 5, "dwt_readrxtimestamp": 5, "dwt_readrxtimestamp_ipatov": 5, "dwt_readrxtimestamp_st": 5, "dwt_readrxtimestamphi32": 5, "dwt_readrxtimestamplo32": 5, "dwt_readrxtimestampunadj": 5, "dwt_readstsqual": 5, "dwt_readstsstatu": 5, "dwt_readsysstatushi": 5, "dwt_readsysstatuslo": 5, "dwt_readsystim": 5, "dwt_readsystimestamphi32": 5, "dwt_readtdoa": 5, "dwt_readtempvbat": 5, "dwt_readtxtimestamp": 5, "dwt_readtxtimestamphi32": 5, "dwt_readtxtimestamplo32": 5, "dwt_readwakeuptemp": 5, "dwt_readwakeupvbat": 5, "dwt_repeated_cw": 5, "dwt_repeated_fram": 5, "dwt_reset_al": 5, "dwt_reset_clear": 5, "dwt_reset_ctrx": 5, "dwt_reset_options_": 5, "dwt_reset_rx": 5, "dwt_reset_system_count": 5, "dwt_response_expect": 5, "dwt_restore_common": 5, "dwt_restore_rx_only_mod": 5, "dwt_restore_tx_only_mod": 5, "dwt_restore_txrx": 5, "dwt_restore_txrx_mod": 5, "dwt_restore_type_": 5, "dwt_restoreconfig": 5, "dwt_rf_port_auto_1_2": 5, "dwt_rf_port_auto_2_1": 5, "dwt_rf_port_ctrl_": 5, "dwt_rf_port_manual_1": 5, "dwt_rf_port_manual_2": 5, "dwt_rf_port_manual_dis": 5, "dwt_rfsw_config_t": 5, "dwt_run_pgfcal": 5, "dwt_runsar": 5, "dwt_rx_complet": 5, "dwt_rxdiag_t": 5, "dwt_rxenabl": 5, "dwt_sel_op": 5, "dwt_sel_ops0": 5, "dwt_sel_ops1": 5, "dwt_sel_ops2": 5, "dwt_sel_ops3": 5, "dwt_send_test_preambl": 5, "dwt_set_aes_kei": 5, "dwt_set_alternative_pulse_shap": 5, "dwt_set_fixedst": 5, "dwt_set_keyreg_128": 5, "dwt_set_timer_expir": 5, "dwt_setaddress16": 5, "dwt_setcallback": 5, "dwt_setchannel": 5, "dwt_setdatar": 5, "dwt_setdblrxbuffmod": 5, "dwt_setdelayedtrxtim": 5, "dwt_setdwstat": 5, "dwt_seteui": 5, "dwt_setfinegraintxseq": 5, "dwt_setgpiodir": 5, "dwt_setgpiomod": 5, "dwt_setgpiovalu": 5, "dwt_setinterrupt": 5, "dwt_setinterrupt_db": 5, "dwt_setl": 5, "dwt_setleds_mode_": 5, "dwt_setlnapamod": 5, "dwt_setlnapmodes_": 5, "dwt_setpanid": 5, "dwt_setpdoamod": 5, "dwt_setpdoaoffset": 5, "dwt_setphr": 5, "dwt_setplenfin": 5, "dwt_setpllbiastrim": 5, "dwt_setpllcaltemperatur": 5, "dwt_setpllrxprebufen": 5, "dwt_setpreambledetecttimeout": 5, "dwt_setreferencetrxtim": 5, "dwt_setrxaftertxdelai": 5, "dwt_setrxantennadelai": 5, "dwt_setrxcod": 5, "dwt_setrxpac": 5, "dwt_setrxtimeout": 5, "dwt_setsfdtimeout": 5, "dwt_setsniffmod": 5, "dwt_setstslength": 5, "dwt_settxantennadelai": 5, "dwt_settxcod": 5, "dwt_settxpow": 5, "dwt_setxtaltrim": 5, "dwt_sfd_dw_16": 5, "dwt_sfd_dw_8": 5, "dwt_sfd_ieee_4a": 5, "dwt_sfd_ieee_4z": 5, "dwt_sfd_len16": 5, "dwt_sfd_len8": 5, "dwt_sfd_type_": 5, "dwt_sfdtoc_def": 5, "dwt_shr_index": 5, "dwt_signal_rx_buff_fre": 5, "dwt_sleep": 5, "dwt_sleep_after_param_": 5, "dwt_slp_cnt_rpt": 5, "dwt_slp_en": 5, "dwt_softreset": 5, "dwt_spi_": 5, "dwt_spi_crc_mode_": 5, "dwt_spi_crc_mode_no": 5, "dwt_spi_crc_mode_wr": 5, "dwt_spi_crc_mode_wrrd": 5, "dwt_spi_host_": 5, "dwt_spierrcb_t": 5, "dwt_standard_restor": 5, "dwt_start_rx_delai": 5, "dwt_start_rx_dly_r": 5, "dwt_start_rx_dly_ref": 5, "dwt_start_rx_dly_t": 5, "dwt_start_rx_immedi": 5, "dwt_start_tx_cca": 5, "dwt_start_tx_delai": 5, "dwt_start_tx_dly_r": 5, "dwt_start_tx_dly_ref": 5, "dwt_start_tx_dly_t": 5, "dwt_start_tx_immedi": 5, "dwt_startrx_mode_": 5, "dwt_starttx": 5, "dwt_starttx_mode_": 5, "dwt_stop_repeated_fram": 5, "dwt_sts0_": 5, "dwt_sts0_m": 5, "dwt_sts1_": 5, "dwt_sts1_m": 5, "dwt_sts2_": 5, "dwt_sts2_m": 5, "dwt_sts3_": 5, "dwt_sts3_m": 5, "dwt_sts_config_mask": 5, "dwt_sts_config_mask_no_sdc": 5, "dwt_sts_cp_iv_t": 5, "dwt_sts_cp_key_t": 5, "dwt_sts_index": 5, "dwt_sts_len_1024": 5, "dwt_sts_len_128": 5, "dwt_sts_len_16": 5, "dwt_sts_len_2048": 5, "dwt_sts_len_256": 5, "dwt_sts_len_32": 5, "dwt_sts_len_512": 5, "dwt_sts_len_64": 5, "dwt_sts_lengths_": 5, "dwt_sts_mode_": 5, "dwt_sts_mode_1": 5, "dwt_sts_mode_2": 5, "dwt_sts_mode_nd": 5, "dwt_sts_mode_off": 5, "dwt_sts_mode_sdc": 5, "dwt_success": 5, "dwt_tim_repeat": 5, "dwt_tim_singl": 5, "dwt_time_unit": 5, "dwt_timer0": 5, "dwt_timer1": 5, "dwt_timer_cfg_t": 5, "dwt_timer_en": 5, "dwt_timer_mode_": 5, "dwt_timer_period_": 5, "dwt_timers_": 5, "dwt_timers_read_and_clear_ev": 5, "dwt_timers_reset": 5, "dwt_tx_complet": 5, "dwt_txconfig_t": 5, "dwt_txrx_en": 5, "dwt_update_dw": 5, "dwt_uwb_bit_rate_": 5, "dwt_uwb_driv": 5, "dwt_valid_tdoa_limit": 5, "dwt_version_str": 5, "dwt_wake_c": 5, "dwt_wake_csn": 5, "dwt_wake_wk": 5, "dwt_wake_wup": 5, "dwt_wakeup_": 5, "dwt_wifi_coex_": 5, "dwt_wifi_coex_set": 5, "dwt_wkup_param_": 5, "dwt_write_reg": 5, "dwt_write_scratch_data": 5, "dwt_writerdbstatu": 5, "dwt_writesysstatushi": 5, "dwt_writesysstatuslo": 5, "dwt_writetodevic": 4, "dwt_writetxdata": 5, "dwt_writetxfctrl": 5, "dwt_xtal": 5, "dwt_xtal_div128": 5, "dwt_xtal_div16": 5, "dwt_xtal_div2": 5, "dwt_xtal_div32": 5, "dwt_xtal_div4": 5, "dwt_xtal_div64": 5, "dwt_xtal_div8": 5, "dwt_xtal_temperature_compens": 5, "dwt_xtal_trim_t": 5, "dx_time": 5, "dynam": 5, "e": [4, 5], "each": [3, 5], "earli": 5, "edg": 5, "effect": 5, "efpconflevel": 5, "efpindex": 5, "either": 5, "els": 5, "embed": 5, "emploi": 3, "en": 5, "enabl": 5, "enable_mask": 5, "enabletyp": 5, "encrypt": 5, "end": 5, "energi": 5, "engin": 5, "enough": 5, "ensur": 5, "enter": 5, "entri": 4, "enum": 5, "enumer": 5, "equal": 5, "equalis": 5, "error": 5, "error_data_s": 5, "error_payload_s": 5, "error_wrong_mic_s": 5, "error_wrong_mod": 5, "essenti": 3, "estim": 5, "etc": 5, "eui": 5, "eui64": 5, "evb1000": 5, "even": 5, "event": 5, "event_mask": 5, "everi": 5, "ex": 5, "exact": 5, "exampl": 5, "exercis": 3, "exist": 5, "exit": 5, "expect": 5, "expir": 5, "expiri": 5, "export": 5, "express": 5, "extend": 5, "extern": 5, "extrx": 5, "exttx": 5, "f1": 5, "f2": 5, "f3": 5, "factor": 5, "factori": 5, "fail": 5, "famili": [3, 5], "far": 5, "fast": 5, "faster": 5, "fc": 5, "fcs_len": 5, "featur": [3, 5], "ff": 5, "field": 5, "file": [4, 5], "filecopyrighttext": [4, 5, 6], "fill": 5, "filter": 5, "filtermod": 5, "finction": 5, "find": 5, "fine": 5, "finfo": 5, "first": 5, "fit": 5, "fix": 5, "flag": 5, "flen": 5, "float": 5, "flow": 5, "follow": 5, "forc": 5, "format": 5, "formula": 5, "fosc": 5, "found": 5, "fp": 5, "fp_ok": 5, "fpindex": 5, "fpthreshold": 5, "fragment": 5, "frame": 5, "framerepetitionr": 5, "free": 5, "freq": 5, "freq_offset_multipli": 5, "frequenc": 5, "from": [4, 5], "full": 5, "function": [1, 2, 3, 5], "futur": 5, "g": [4, 5], "garbag": 5, "gcm": 5, "gener": 5, "get": 5, "get_sts_len_idx": 5, "give": 5, "given": 5, "go": 5, "goe": 5, "good": 5, "gpio": 5, "gpio0_bit_mask": 5, "gpio0_func_mask": 5, "gpio1_bit_mask": 5, "gpio1_func_mask": 5, "gpio2_bit_mask": 5, "gpio2_func_mask": 5, "gpio3_bit_mask": 5, "gpio3_func_mask": 5, "gpio4": 5, "gpio4_bit_mask": 5, "gpio4_func_mask": 5, "gpio5": 5, "gpio5_bit_mask": 5, "gpio5_func_mask": 5, "gpio6": 5, "gpio6_bit_mask": 5, "gpio6_func_mask": 5, "gpio7": 5, "gpio7_bit_mask": 5, "gpio7_func_mask": 5, "gpio8_bit_mask": 5, "gpio8_func_mask": 5, "gpio_0": 5, "gpio_1": 5, "gpio_2": 5, "gpio_3": 5, "gpio_4": 5, "gpio_5": 5, "gpio_6": 5, "gpio_7": 5, "gpio_8": 5, "gpio_al": 5, "gpio_bit_mask_al": 5, "gpio_mask": 5, "gpio_mfio_mode_mask": 5, "gpio_mod": 5, "gpio_num_": 5, "gpio_pin0_exttx": 5, "gpio_pin1_extrx": 5, "gpio_pin2_rxl": 5, "gpio_pin3_txl": 5, "gpio_pin4_extda": 5, "gpio_pin4_exttx": 5, "gpio_pin5_extrx": 5, "gpio_pin5_exttx": 5, "gpio_pin6_extrx": 5, "grain": 5, "grant": 5, "greater": 5, "group": 5, "guid": 3, "guidelin": 5, "h": [4, 5], "ha": 5, "half": 5, "half_mod": 5, "halt": 5, "handi": 5, "handl": 5, "handler": 5, "hardwar": 5, "harm": 5, "have": [3, 5], "header": 5, "header_len": 5, "help": 5, "henc": 5, "here": 5, "hertz": 5, "hertz_to_ppm_multiplier_chan_5": 5, "hertz_to_ppm_multiplier_chan_9": 5, "hi": 5, "hif": 5, "high": 5, "higher": 5, "highest": 5, "hold": 5, "host": 5, "host_dis_sleep": 5, "host_en_sleep": 5, "host_sleep_en": 5, "how": 5, "howev": 5, "hpw": 5, "hrp": 3, "hw": 5, "i": [3, 4, 5], "ic": [3, 4, 5], "id": [4, 5], "identifi": [4, 5, 6], "idl": 5, "idle_pl": 5, "idle_rc": 5, "ieee": [3, 5], "ignor": 5, "imag": 5, "imaginari": 5, "immedi": 5, "implement": [3, 5], "implicit": 5, "import": 5, "improv": 5, "impuls": 5, "in_out": 5, "inact": 5, "inc": [4, 5, 6], "includ": [3, 5, 6], "incorrectli": 5, "increas": 5, "increment": 5, "index": [4, 5, 7], "index_fp_u32": 5, "index_pp_u32": 5, "indic": 5, "individu": 5, "info": [5, 6], "inform": 5, "init": 5, "init2idl": 5, "init_rc": 5, "init_xtrim": 5, "initi": 5, "initialis": 5, "input": 5, "instanc": 5, "instati": 5, "instead": 5, "int": 5, "int16_t": 5, "int32_t": 5, "int8_t": 5, "int_opt": 5, "int_set": 5, "integ": 5, "integr": 5, "interfac": [3, 5], "interfer": 5, "intern": [4, 5], "interpret": 5, "interrupt": 5, "interv": 5, "interwork": 5, "introduct": [0, 1], "invalid": 5, "io": 5, "ip_toa_hi": 5, "ip_toa_lo": 5, "ipatov": 5, "ipatovaccumcount": 5, "ipatovf1": 5, "ipatovf2": 5, "ipatovf3": 5, "ipatovfpindex": 5, "ipatovpeak": 5, "ipatovpoa": 5, "ipatovpow": 5, "ipatovrxstatu": 5, "ipatovrxtim": 5, "irq": 5, "isr": 5, "item": 5, "its": [3, 5, 6], "iv": [4, 5], "iv0": 5, "iv1": 5, "iv2": 5, "iv3": 5, "job": 5, "just": 5, "kbit": 5, "kei": 5, "key0": 5, "key1": 5, "key2": 5, "key3": 5, "key4": 5, "key5": 5, "key6": 5, "key7": 5, "key_addr": 5, "key_load": 5, "key_siz": 5, "key_src": 5, "khz": 5, "kick": 5, "know": 5, "languag": 3, "larger": 5, "last": 5, "late": 5, "later": 5, "layer": [3, 5], "ldeerr": 5, "ldo": 5, "ldoen": 5, "le": 5, "le0": 5, "le0_pend": 5, "le1": 5, "le1_pend": 5, "le2": 5, "le2_pend": 5, "le3": 5, "le3_pend": 5, "least": 5, "led": 5, "led2": 5, "led3": 5, "led4": 5, "left": 5, "leindex": 5, "len": 5, "length": [4, 5], "less": 5, "level": [3, 5], "licens": [4, 5, 6], "licenseref": [4, 5, 6], "like": 5, "limit": 5, "line": 5, "linear": 5, "linearli": 5, "list": 5, "listen": 5, "lna": 5, "lna_pa": 5, "lo": 5, "load": 5, "local": 5, "locat": 5, "lock": 5, "log": 5, "logic": 5, "long": 5, "longfram": 5, "lookup": 5, "loss": 5, "lot": 5, "lotid": 5, "low": [3, 5], "lower": 5, "lowest": 5, "lp": 5, "lsbit": 5, "m": 5, "m_pi": 5, "mac": 5, "made": 5, "magnitud": 5, "mai": 5, "main": [3, 5], "major": 5, "make": 5, "manner": 5, "manual": [3, 5], "map": 5, "margin": 5, "mask": 5, "master": 5, "match": 5, "matter": 5, "max": 5, "max_pll_cal_loop": 5, "max_retries_for_pgf": 5, "max_retries_for_pl": 5, "maximum": 5, "mbit": 5, "mbp": 5, "mcp": 5, "mcu": 5, "mean": [3, 5], "measur": 5, "medium": 5, "member": 5, "memori": 5, "messag": 5, "method": 5, "mfio": 5, "mhz": 5, "mic": 5, "mic_0": 5, "mic_10": 5, "mic_12": 5, "mic_14": 5, "mic_16": 5, "mic_4": 5, "mic_6": 5, "mic_8": 5, "mic_error": 5, "mic_siz": 5, "mic_size_in_byt": 5, "microprocessor": [3, 5], "microsecond": 5, "might": 5, "millisecond": 5, "min": 5, "minim": 5, "minimis": 5, "minimum": 5, "misconfigur": 5, "miso": 5, "mitig": 5, "mod_valu": 5, "mode": 5, "modifi": 5, "modul": 5, "modulo": 5, "momentarili": 5, "monitor": 5, "more": [3, 5], "most": 5, "multipl": 5, "multipurpos": 5, "must": 5, "n": 5, "name": 5, "nb": 5, "necessari": 5, "need": 5, "neither": 5, "network": 5, "new": 5, "new_dw": 5, "newli": 5, "next": 5, "nlo": 5, "nn": 5, "node": 5, "nomin": 5, "non": 5, "non_aoa": 5, "nonc": 5, "none": 4, "normal": 5, "note": 5, "notifi": 5, "now": 5, "nrf": 5, "null": 5, "num_of_dwt_acc_idx": 5, "num_sampl": 5, "number": [4, 5], "o": 5, "object": [4, 5], "observ": 5, "occur": 5, "octet": 5, "off": 5, "offset": 5, "old": 5, "onboard": 5, "onc": 5, "onchip": 5, "one": 5, "ones": 5, "onli": 5, "op": 5, "oper": 5, "optim": 5, "option": 5, "optption": 5, "order": 5, "osc": 5, "oscil": 5, "ostr": 5, "other": 5, "otherwis": 5, "otp": 5, "otp_ldo_tune_lo": 5, "otprev": 5, "out": [4, 5], "output": 5, "over": 5, "overrun": 5, "overview": 1, "p": 5, "p_index": 5, "p_re": 5, "pa": 5, "pac": 5, "packet": 5, "pair": 5, "pan": 5, "panid": 5, "param": 5, "paramet": [3, 4, 5], "part": 5, "particular": 5, "particularli": 5, "partid": 5, "pass": 5, "path": 5, "pattern": 5, "payload": 5, "payload_len": 5, "pc": 5, "pcfg": 5, "pcode_prf16_start": 5, "pcode_prf64_end": 5, "pcode_prf64_start": 5, "pdoa": 5, "pdoa_deg": 5, "pdoamod": 5, "pdw3xxxlocal": 5, "peak": 5, "peakamp": 5, "peakindex": 5, "pend": 5, "per": 5, "perform": 5, "period": 5, "peripher": 4, "pg": 5, "pg_delai": 5, "pgc_statu": 5, "pgcount": 5, "pgdelai": 5, "pgdly": 5, "pgf": 5, "phase": 5, "phe": 5, "phr": 5, "phrmode": 5, "phrrate": 5, "phy": 5, "physic": 3, "pin": 5, "place": 5, "plase": 5, "platform": 5, "pleas": [4, 5], "pll": 5, "pll_bia": 5, "pll_bias_trim": 5, "pll_common": 5, "pll_common_id": 5, "pll_rx_prebuf_cfg": 5, "pll_status_cpc_cal_done_bit_mask": 5, "pll_status_ld_code_bit_mask": 5, "pll_status_pll_hi_flag_bit_mask": 5, "pll_status_pll_lo_flag_n_bit_mask": 5, "pll_status_pll_lock_flag_bit_mask": 5, "pll_status_pll_ovrflow_bit_mask": 5, "pll_status_vco_tune_update_bit_mask": 5, "pll_status_xtal_amp_settled_bit_mask": 5, "pllcfg": 5, "poa": 5, "poiner": 5, "point": [4, 5], "pointer": [4, 5], "poll": 5, "polynomi": 5, "poor": 5, "popul": 5, "port": [3, 5], "port_control": 5, "posit": 5, "possibl": 5, "power": 5, "power_indexes_t": 5, "power_set": 5, "pp": 5, "ppm": 5, "pre": 5, "preambl": 5, "preamblelength": 5, "prebuff": 5, "precis": 5, "precursor": 5, "predomin": 3, "prej": 5, "present": 5, "preserv": 5, "presum": 5, "prevent": 5, "prf": 5, "prf16": 5, "prf64": 5, "primari": 5, "prime": 5, "print": 5, "prior": 5, "privat": [1, 2], "probe": 5, "probe_interf": 5, "proce": 5, "process": 5, "produc": 5, "product": 5, "program": [3, 5], "progress": 5, "propriatari": 5, "proprietari": 5, "provid": [3, 5], "pstsiv": 5, "pstskei": 5, "pto": 5, "public": 5, "puls": 5, "put": 5, "q": 5, "q0": 5, "q10": 5, "q20": 5, "q8": 5, "qm33": 5, "qm33110": 5, "qm33120": [3, 5], "qm33120mevb": 5, "qm33xxx": [3, 4, 5, 6], "qm35": 5, "qm35xxx": 5, "qorvo": [3, 4, 5, 6], "qpf": 5, "qualif": 5, "qualiti": 5, "quantiti": 5, "quit": 5, "r": 5, "radian": 5, "radio": [1, 2, 3], "rais": 5, "ram": 5, "rang": 5, "rate": 5, "rather": 5, "ratio": 5, "raw": 5, "raw_temp": 5, "raw_voltag": 5, "rdb_stat_en_id": 5, "rdb_status_clear_buff0_ev": 5, "rdb_status_rxok": 5, "re": 5, "reach": 5, "read": [4, 5], "reader": 3, "readi": 5, "real": 5, "reason": 5, "receiv": 5, "recept": 5, "recev": 5, "recommend": 5, "record": 5, "reduc": 5, "reed": 5, "ref": 5, "ref_tx_pow": 5, "refer": [3, 5], "reftim": 5, "reg": 5, "regfileid": 4, "regist": [3, 4, 5], "register_name_add_t": 5, "regulatori": 5, "reject": 5, "rel": 5, "relat": 5, "relationship": 5, "releas": 5, "relev": 5, "remain": 5, "remot": 5, "remov": 5, "repeat": 5, "repetit": 5, "report": 5, "request": 5, "requir": 5, "reserv": 5, "reset": 5, "reset_semaphor": 5, "resolut": 5, "respect": 5, "respons": 5, "responsedelaytim": 5, "rest": 5, "restor": 5, "restore_mask": 5, "result": 5, "retri": 5, "return": [4, 5], "revers": 5, "revis": 5, "rf": 5, "right": 5, "rise": 5, "rng": 5, "root": 5, "routin": 5, "rsl": 5, "rssi": 5, "rto": 5, "rule": 5, "run": 5, "rx": 5, "rx_buffer_max_len": 5, "rx_code": 5, "rx_flag": 5, "rx_time": 5, "rx_time_0": 5, "rx_tune": 5, "rxantennadelai": 5, "rxbufferoffset": 5, "rxcode": 5, "rxdelaytim": 5, "rxfce": 5, "rxfcg": 5, "rxfr": 5, "rxfwto": 5, "rxled": 5, "rxpac": 5, "rxphe": 5, "rxpto": 5, "rxrfsl": 5, "rxrfto": 5, "rxsfdto": 5, "rxstsqualityindex": 5, "same": 5, "sampl": 5, "sample_off": 5, "sample_start_offset": 5, "sar_ltemp": 5, "sar_lvbat": 5, "save": 5, "scale": 5, "scp": 5, "scratch": 5, "sdc": 5, "second": 5, "secondari": 5, "section": 5, "see": [4, 5], "segment": 5, "segnemet": 5, "select": 5, "selecton": 5, "self": 5, "semaphor": 5, "send": 5, "sensor": 5, "sent": 5, "sequenc": 5, "sequenti": 5, "servic": 5, "set": [3, 5], "set_altern": 5, "settl": 5, "sever": 5, "sfd": 5, "sfdd": 5, "sfdto": 5, "sfdtype": 5, "shall": 5, "shape": 5, "sheet": 3, "shield": 5, "shift": 5, "shift_valu": 5, "short": 5, "shortaddress": 5, "shot": 5, "should": 5, "show": 5, "sight": 5, "sign": 5, "signal": 5, "signal_strength": 5, "signific": 5, "silicon": 5, "simpl": 5, "singl": 5, "sip": 5, "size": 5, "slave": 5, "sleep": 5, "sleep_dis": 5, "sleep_en": 5, "sleep_mod": 5, "sleepcnt": 5, "slower": 5, "sniff": 5, "so": 5, "soc": 5, "softwar": 3, "solomon": 5, "some": 5, "someth": 5, "sourc": [3, 5], "sp0": 5, "sp1": 5, "sp2": 5, "sp3": 5, "space": 5, "spdx": [4, 5, 6], "specif": 5, "specifi": 5, "spectrum": 5, "speed": 5, "spent": 5, "spi": [3, 5], "spi1": 5, "spi1mavail": 5, "spi1mavail_bit_mask": 5, "spi2": 5, "spi2mavail": 5, "spi2mavail_bit_mask": 5, "spi_c": 5, "spi_modes_": 5, "spi_num": 5, "spi_rdi": 5, "spicrc": 5, "spireaderr_cb": 5, "sqrt": 5, "sqrt_factor": 5, "sqrt_shift_val": 5, "src_port": 5, "st": 5, "stai": 5, "standalon": 5, "standard": [3, 5], "start": 5, "starttim": 5, "state": 5, "static": 5, "static_dw": 5, "statu": 5, "status": 5, "status_hi": 5, "step": 5, "still": 5, "stop": 5, "store": 5, "strength": 5, "string": 5, "struct": 5, "structur": 5, "sts0": 5, "sts1": 5, "sts1_toa_hi": 5, "sts1_toa_lo": 5, "sts2": 5, "sts2accumcount": 5, "sts2f1": 5, "sts2f2": 5, "sts2f3": 5, "sts2fpindex": 5, "sts2peak": 5, "sts2poa": 5, "sts2power": 5, "sts2rxstatu": 5, "sts2rxtime": 5, "sts3": 5, "sts_len": 5, "sts_len_128bit": 5, "sts_len_support": 5, "sts_length_factor": 5, "sts_num": 5, "sts_toa_hi": 5, "sts_toa_lo": 5, "stsaccumcount": 5, "stsblock": 5, "stsconfig": 5, "stse": 5, "stsf1": 5, "stsf2": 5, "stsf3": 5, "stsfpindex": 5, "stslength": 5, "stsmode": 5, "stspeak": 5, "stspoa": 5, "stspower": 5, "stsqual_thresh_64_sh15": 5, "stsrxstatu": 5, "stsrxtime": 5, "stssegment": 5, "stsstatu": 5, "ststhreshold": 5, "sub": 5, "subtract": 5, "succeed": 5, "success": 5, "super": 5, "suppli": 5, "support": 5, "sw": 5, "swing": 5, "switch": 5, "symbol": 5, "symmetr": 5, "sync": 5, "sys_cfg_dis_fce_bit_flag": 5, "sys_en": 5, "sys_enable_hi": 5, "sys_enable_hi_id": 5, "sys_enable_lo": 5, "sys_enable_lo_id": 5, "sys_statu": 5, "sys_status_all_nd_rx_err": 5, "sys_status_all_rx_err": 5, "sys_status_all_rx_good": 5, "sys_status_all_rx_to": 5, "sys_status_irq": 5, "sys_status_rfto": 5, "sys_status_rxpto": 5, "sys_status_spicrc": 5, "sys_status_txfrs_bit_mask": 5, "system": [3, 5], "t": 5, "tabl": 5, "tag": 5, "take": 5, "taken": 5, "target": [3, 5], "target_count": 5, "tdoa": 5, "temp": 5, "temp_init": 5, "temp_raw": 5, "temperatur": 5, "tempp": 5, "tempratur": 5, "term": 3, "ternari": 5, "test": 5, "test_mode_wrap": 5, "test_txpow": 5, "than": 5, "thei": 5, "them": 5, "theoret": 5, "therefor": 5, "thi": [3, 4, 5], "those": 5, "three": 5, "threshold": 5, "through": [3, 5], "thu": 5, "tim_cfg": 5, "time": 5, "time_m": 5, "time_u": 5, "timebas": 5, "timeoff": 5, "timeon": 5, "timeout": 5, "timer": 5, "timer0": 5, "timer1": 5, "timer_coexout": 5, "timer_div": 5, "timer_gpio_stop": 5, "timer_mod": 5, "timer_nam": 5, "timestamp": 5, "togeth": 5, "toggl": 5, "too": 5, "top": 5, "total": 5, "transact": 5, "transceiv": [3, 5], "transit": 5, "transmiss": 5, "transmit": 5, "transmitt": 5, "treat": 5, "trigger": 5, "trim": 5, "true": 5, "trx": 5, "try": 5, "tse": 5, "tune": 5, "turn": 5, "twice": 5, "two": 5, "tx": 5, "tx_adj_cfg_t": 5, "tx_adj_res_t": 5, "tx_antd_id": 5, "tx_buffer_max_len": 5, "tx_code": 5, "tx_cp_pwr": 5, "tx_data_pwr": 5, "tx_fctrl": 5, "tx_frame_cfg": 5, "tx_phr_pwr": 5, "tx_power": 5, "tx_power_id": 5, "tx_power_idx": 5, "tx_power_set": 5, "tx_shr_pwr": 5, "tx_time_lo": 5, "txantennadelai": 5, "txbufferoffset": 5, "txcode": 5, "txdatabyt": 5, "txdatalength": 5, "txf": 5, "txfr": 5, "txframelength": 5, "txled": 5, "txpreamblength": 5, "type": 5, "typecast": 5, "typedef": 5, "typic": 5, "u": [4, 5, 6], "uint16_t": [4, 5], "uint32_t": [4, 5], "uint64_t": 5, "uint8_t": [4, 5], "unadjust": 5, "undefin": 5, "unencrypt": 5, "uniqu": 5, "unit": 5, "unless": 5, "unnam": 5, "unsign": 5, "until": 5, "up": 5, "updat": 5, "upon": 5, "us": [4, 5], "us_to_dtu": 5, "us_to_dtu_": 5, "usag": 5, "usb": 5, "user": [3, 5], "usual": 5, "util": 3, "uwb": 3, "v": 5, "valid": 5, "valu": 5, "vari": 5, "variabl": 5, "variou": 5, "vbat": 5, "vbat_address": 5, "vbat_raw": 5, "vbatp": 5, "vco": 5, "vco_tun": 5, "vdd": 5, "vdddig_curr": 5, "vdddig_otp": 5, "version": [1, 2, 5], "versu": 5, "via": 5, "void": [4, 5], "voltag": 5, "vtemp": 5, "vtemp_address": 5, "w": 5, "wa": 5, "wai": 5, "wait": 5, "wait_tim": 5, "wake": 5, "wakeup": 5, "wakeup_device_with_io": 5, "want": 5, "warn": 5, "wave": 5, "waveform": 5, "we": 5, "well": 5, "were": 5, "what": 5, "when": 5, "where": 5, "whether": 5, "which": [3, 4, 5], "while": 5, "wifi": 5, "within": 5, "without": 3, "woken": 5, "word": 5, "work": 5, "would": 5, "wrap": 5, "write": [4, 5], "written": 5, "wrong": 5, "x": 5, "xtal": 5, "xtal_trim_bit_mask": 5, "xtaloffset": 5, "xtaltrim": 5, "y": 5, "you": 5, "zero": 5}, "titles": ["UWB Driver Documentation", "UWB Device Driver", "UWB Driver API", "Introduction", "UWB Driver API: Private Functions", "UWB Driver API: Radio", "UWB Driver API: Version", "Qorvo UWB Driver API package documentation"], "titleterms": {"api": [2, 4, 5, 6, 7], "devic": 1, "document": [0, 7], "driver": [0, 1, 2, 4, 5, 6, 7], "function": 4, "indic": 7, "introduct": 3, "overview": 3, "packag": 7, "privat": 4, "qorvo": 7, "radio": 5, "tabl": 7, "uwb": [0, 1, 2, 4, 5, 6, 7], "version": 6}})