-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_Process_N is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Infeasi_Res_S2_Process_N is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFF9 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln24_fu_38_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln24_fu_51_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_56_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln24_fu_66_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_2_fu_76_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_1_fu_43_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln24_1_fu_70_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln24_1_fu_86_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln24_fu_90_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln25_fu_102_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln25_fu_115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_120_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln25_fu_130_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_4_fu_140_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_5_fu_107_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln25_1_fu_134_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln25_1_fu_150_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln25_fu_154_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln25_fu_162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln24_fu_98_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_0_preg <= sext_ln25_fu_162_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_1_preg <= sext_ln24_fu_98_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_2_preg <= sext_ln25_fu_162_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_3_preg <= sext_ln24_fu_98_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln24_fu_38_p2 <= std_logic_vector(unsigned(p_read) + unsigned(ap_const_lv32_7));
    add_ln25_fu_102_p2 <= std_logic_vector(unsigned(p_read1) + unsigned(ap_const_lv32_7));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state2, sext_ln25_fu_162_p1, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_0 <= sext_ln25_fu_162_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state2, sext_ln24_fu_98_p1, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_1 <= sext_ln24_fu_98_p1;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state2, sext_ln25_fu_162_p1, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_2 <= sext_ln25_fu_162_p1;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state2, sext_ln24_fu_98_p1, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_3 <= sext_ln24_fu_98_p1;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    select_ln24_fu_90_p3 <= 
        sub_ln24_1_fu_70_p2 when (tmp_1_fu_43_p3(0) = '1') else 
        zext_ln24_1_fu_86_p1;
    select_ln25_fu_154_p3 <= 
        sub_ln25_1_fu_134_p2 when (tmp_5_fu_107_p3(0) = '1') else 
        zext_ln25_1_fu_150_p1;
        sext_ln24_fu_98_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln24_fu_90_p3),32));

        sext_ln25_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln25_fu_154_p3),32));

    sub_ln24_1_fu_70_p2 <= std_logic_vector(unsigned(ap_const_lv30_0) - unsigned(zext_ln24_fu_66_p1));
    sub_ln24_fu_51_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFF9) - signed(p_read));
    sub_ln25_1_fu_134_p2 <= std_logic_vector(unsigned(ap_const_lv30_0) - unsigned(zext_ln25_fu_130_p1));
    sub_ln25_fu_115_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFF9) - signed(p_read1));
    tmp_1_fu_43_p3 <= add_ln24_fu_38_p2(31 downto 31);
    tmp_2_fu_76_p4 <= add_ln24_fu_38_p2(31 downto 3);
    tmp_3_fu_120_p4 <= sub_ln25_fu_115_p2(31 downto 3);
    tmp_4_fu_140_p4 <= add_ln25_fu_102_p2(31 downto 3);
    tmp_5_fu_107_p3 <= add_ln25_fu_102_p2(31 downto 31);
    tmp_fu_56_p4 <= sub_ln24_fu_51_p2(31 downto 3);
    zext_ln24_1_fu_86_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_76_p4),30));
    zext_ln24_fu_66_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_56_p4),30));
    zext_ln25_1_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_140_p4),30));
    zext_ln25_fu_130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_120_p4),30));
end behav;
