{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666289195320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666289195320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 12:06:35 2022 " "Processing started: Thu Oct 20 12:06:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666289195320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666289195320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666289195320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666289195866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666289195866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "module_test_environment.bdf 1 1 " "Using design file module_test_environment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 module_test_environment " "Found entity 1: module_test_environment" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289203625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289203625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_test_environment " "Elaborating entity \"module_test_environment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666289203625 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "sw8 " "Pin \"sw8\" not connected" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 496 -48 120 512 "sw8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289203634 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289203985 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289203985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289203985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst2 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst2\"" {  } { { "module_test_environment.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 192 2688 2832 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289203995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "in_mod.bdf 1 1 " "Using design file in_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 in_mod " "Found entity 1: in_mod" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204005 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_mod in_mod:inst " "Elaborating entity \"in_mod\" for hierarchy \"in_mod:inst\"" {  } { { "module_test_environment.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 216 616 832 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 960 2112 2160 992 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst17 " "Primitive \"NOT\" of instance \"inst17\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 960 2192 2240 992 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2336 2384 984 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2416 2464 984 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2496 2544 984 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2576 2624 984 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst22 " "Primitive \"NOT\" of instance \"inst22\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2696 2744 984 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2776 2824 984 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2856 2904 984 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 952 2936 2984 984 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst71 " "Primitive \"AND2\" of instance \"inst71\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 2568 3968 4032 2616 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst72 " "Primitive \"AND2\" of instance \"inst72\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 2616 3968 4032 2664 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666289204005 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204015 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out in_mod:inst\|bus_split_out:inst13 " "Elaborating entity \"bus_split_out\" for hierarchy \"in_mod:inst\|bus_split_out:inst13\"" {  } { { "in_mod.bdf" "inst13" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 1528 5352 5496 1832 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204015 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff in_mod:inst\|eightbitff:inst4 " "Elaborating entity \"eightbitff\" for hierarchy \"in_mod:inst\|eightbitff:inst4\"" {  } { { "in_mod.bdf" "inst4" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 1368 4480 4656 1464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC38 in_mod:inst\|DEC38:inst81 " "Elaborating entity \"DEC38\" for hierarchy \"in_mod:inst\|DEC38:inst81\"" {  } { { "in_mod.bdf" "inst81" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 640 6752 6856 800 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_mod:inst\|DEC38:inst81 " "Elaborated megafunction instantiation \"in_mod:inst\|DEC38:inst81\"" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 640 6752 6856 800 "inst81" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204057 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en in_mod:inst\|b16_en:inst84 " "Elaborating entity \"b16_en\" for hierarchy \"in_mod:inst\|b16_en:inst84\"" {  } { { "in_mod.bdf" "inst84" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 2360 4112 4272 2440 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204067 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or in_mod:inst\|b16_or:inst85 " "Elaborating entity \"b16_or\" for hierarchy \"in_mod:inst\|b16_or:inst85\"" {  } { { "in_mod.bdf" "inst85" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 2360 4352 4512 2440 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204067 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockmod2.bdf 1 1 " "Using design file clockmod2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockmod2 " "Found entity 1: clockmod2" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmod2 clockmod2:inst36 " "Elaborating entity \"clockmod2\" for hierarchy \"clockmod2:inst36\"" {  } { { "module_test_environment.bdf" "inst36" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 376 1208 1552 568 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst17 " "Block or symbol \"OR8\" of instance \"inst17\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 376 2936 3000 520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst13 " "Block or symbol \"bus_split_out\" of instance \"inst13\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 2040 2184 608 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1536 5312 5328 1712 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 216 5304 5320 384 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s0 " "Pin \"s0\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 112 288 304 280 "s0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s1 " "Pin \"s1\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 104 264 280 272 "s1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s2 " "Pin \"s2\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 104 240 256 272 "s2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "s3 " "Pin \"s3\" not connected" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 112 216 232 280 "s3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666289204077 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16w_and.vhd 2 1 " "Using design file b16w_and.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16w_and-LogicFunc " "Found design unit 1: b16w_and-LogicFunc" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16w_and.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204087 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16w_and " "Found entity 1: b16w_and" {  } { { "b16w_and.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/b16w_and.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204087 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16w_and clockmod2:inst36\|b16w_and:inst11 " "Elaborating entity \"b16w_and\" for hierarchy \"clockmod2:inst36\|b16w_and:inst11\"" {  } { { "clockmod2.bdf" "inst11" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 2352 2528 384 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204087 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_32.vhd 2 1 " "Using design file bus_split_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_32-LogicFunc " "Found design unit 1: bus_split_32-LogicFunc" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_32.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204097 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_32 " "Found entity 1: bus_split_32" {  } { { "bus_split_32.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_32 clockmod2:inst36\|bus_split_32:inst1 " "Elaborating entity \"bus_split_32\" for hierarchy \"clockmod2:inst36\|bus_split_32:inst1\"" {  } { { "clockmod2.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 304 744 896 864 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204097 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count.vhd 2 1 " "Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-SYN " "Found design unit 1: count-SYN" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204107 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666289204107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count clockmod2:inst36\|count:inst " "Elaborating entity \"count\" for hierarchy \"clockmod2:inst36\|count:inst\"" {  } { { "clockmod2.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 296 568 712 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "LPM_COUNTER_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666289204145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666289204145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666289204145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666289204145 ""}  } { { "count.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/count.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666289204145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djh " "Found entity 1: cntr_djh" {  } { { "db/cntr_djh.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/db/cntr_djh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666289204191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666289204191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_djh clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated " "Elaborating entity \"cntr_djh\" for hierarchy \"clockmod2:inst36\|count:inst\|lpm_counter:LPM_COUNTER_component\|cntr_djh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 clockmod2:inst36\|74154:inst24 " "Elaborating entity \"74154\" for hierarchy \"clockmod2:inst36\|74154:inst24\"" {  } { { "clockmod2.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1544 1112 1232 1832 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockmod2:inst36\|74154:inst24 " "Elaborated megafunction instantiation \"clockmod2:inst36\|74154:inst24\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1544 1112 1232 1832 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204211 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR5 GND " "Pin \"LEDR5\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1248 3744 3920 1264 "LEDR5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|LEDR5"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX23 VCC " "Pin \"HEX23\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 952 3408 3584 968 "HEX23" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX23"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX26 VCC " "Pin \"HEX26\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 976 3408 3584 992 "HEX26" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX26"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX20 VCC " "Pin \"HEX20\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1000 3408 3584 1016 "HEX20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX20"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX22 VCC " "Pin \"HEX22\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1152 3728 3904 1168 "HEX22" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX22"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX24 VCC " "Pin \"HEX24\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1176 3736 3912 1192 "HEX24" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX24"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX21 VCC " "Pin \"HEX21\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1200 3736 3912 1216 "HEX21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX25 VCC " "Pin \"HEX25\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1224 3736 3912 1240 "HEX25" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX25"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX33 VCC " "Pin \"HEX33\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1272 3736 3912 1288 "HEX33" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX33"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX36 VCC " "Pin \"HEX36\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1296 3744 3920 1312 "HEX36" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX36"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX30 VCC " "Pin \"HEX30\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1320 3752 3928 1336 "HEX30" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX30"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX32 VCC " "Pin \"HEX32\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1344 3752 3928 1360 "HEX32" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX32"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX34 VCC " "Pin \"HEX34\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1368 3760 3936 1384 "HEX34" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX34"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX31 VCC " "Pin \"HEX31\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1408 3752 3928 1424 "HEX31" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX31"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX35 VCC " "Pin \"HEX35\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1456 3760 3936 1472 "HEX35" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX35"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX43 VCC " "Pin \"HEX43\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1792 3408 3584 1808 "HEX43" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX43"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX46 VCC " "Pin \"HEX46\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1816 3408 3584 1832 "HEX46" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX46"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX40 VCC " "Pin \"HEX40\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1840 3408 3584 1856 "HEX40" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX40"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX42 VCC " "Pin \"HEX42\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 1992 3728 3904 2008 "HEX42" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX42"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX44 VCC " "Pin \"HEX44\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2016 3736 3912 2032 "HEX44" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX44"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX41 VCC " "Pin \"HEX41\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2040 3736 3912 2056 "HEX41" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX41"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX45 VCC " "Pin \"HEX45\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2064 3736 3912 2080 "HEX45" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX45"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8 GND " "Pin \"LEDR8\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2088 3744 3920 2104 "LEDR8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|LEDR8"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX53 VCC " "Pin \"HEX53\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2112 3736 3912 2128 "HEX53" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX53"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX56 VCC " "Pin \"HEX56\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2136 3744 3920 2152 "HEX56" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX56"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX50 VCC " "Pin \"HEX50\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2160 3752 3928 2176 "HEX50" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX50"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX52 VCC " "Pin \"HEX52\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2184 3752 3928 2200 "HEX52" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX52"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX54 VCC " "Pin \"HEX54\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2208 3760 3936 2224 "HEX54" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX54"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX51 VCC " "Pin \"HEX51\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2248 3752 3928 2264 "HEX51" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX51"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX55 VCC " "Pin \"HEX55\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 2296 3760 3936 2312 "HEX55" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666289204600 "|module_test_environment|HEX55"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666289204600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666289204660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666289204816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666289204930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666289204930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 304 -72 96 320 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666289204978 "|module_test_environment|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw8 " "No output dependent on input pin \"sw8\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/module_test_environment.bdf" { { 496 -48 120 512 "sw8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666289204978 "|module_test_environment|sw8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666289204978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666289204978 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666289204978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666289204978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666289204978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666289204988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 12:06:44 2022 " "Processing ended: Thu Oct 20 12:06:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666289204988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666289204988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666289204988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666289204988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666289206339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666289206339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 12:06:45 2022 " "Processing started: Thu Oct 20 12:06:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666289206339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666289206339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off module_test_environment -c module_test_environment " "Command: quartus_fit --read_settings_files=off --write_settings_files=off module_test_environment -c module_test_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666289206339 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666289206458 ""}
{ "Info" "0" "" "Project  = module_test_environment" {  } {  } 0 0 "Project  = module_test_environment" 0 0 "Fitter" 0 0 1666289206458 ""}
{ "Info" "0" "" "Revision = module_test_environment" {  } {  } 0 0 "Revision = module_test_environment" 0 0 "Fitter" 0 0 1666289206458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666289206642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666289206642 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "module_test_environment 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"module_test_environment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666289206652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666289206687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666289206687 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666289206918 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666289206938 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666289207028 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1666289210502 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 26 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1666289210592 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1666289210592 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666289210592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666289210605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666289210605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666289210605 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666289210605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666289210605 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666289210605 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "module_test_environment.sdc " "Synopsys Design Constraints File file not found: 'module_test_environment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666289211169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666289211169 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666289211169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666289211169 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666289211169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666289211180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666289211180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666289211180 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666289211230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666289213011 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1666289213208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666289213508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666289213723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666289214250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666289214250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666289214881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666289216907 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666289216907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666289217169 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666289217169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666289217169 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666289218153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666289218163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666289218534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666289218534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666289218885 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666289221668 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/output_files/module_test_environment.fit.smsg " "Generated suppressed messages file C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/output_files/module_test_environment.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666289221849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6221 " "Peak virtual memory: 6221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666289222253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 12:07:02 2022 " "Processing ended: Thu Oct 20 12:07:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666289222253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666289222253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666289222253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666289222253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666289223397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666289223397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 12:07:03 2022 " "Processing started: Thu Oct 20 12:07:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666289223397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666289223397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off module_test_environment -c module_test_environment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off module_test_environment -c module_test_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666289223397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666289224113 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666289226364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666289226592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 12:07:06 2022 " "Processing ended: Thu Oct 20 12:07:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666289226592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666289226592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666289226592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666289226592 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666289227209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666289227878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666289227878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 12:07:07 2022 " "Processing started: Thu Oct 20 12:07:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666289227878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666289227878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta module_test_environment -c module_test_environment " "Command: quartus_sta module_test_environment -c module_test_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666289227878 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666289228001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666289228563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666289228563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289228593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289228593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "module_test_environment.sdc " "Synopsys Design Constraints File file not found: 'module_test_environment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666289228915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289228915 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666289228915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw9 sw9 " "create_clock -period 1.000 -name sw9 sw9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666289228915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY2 KEY2 " "create_clock -period 1.000 -name KEY2 KEY2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666289228915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY0 KEY0 " "create_clock -period 1.000 -name KEY0 KEY0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666289228915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY1 KEY1 " "create_clock -period 1.000 -name KEY1 KEY1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666289228915 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666289228915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666289228915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666289228915 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666289228915 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666289228925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666289228942 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666289228942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.956 " "Worst-case setup slack is -2.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956              -2.956 KEY0  " "   -2.956              -2.956 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.345              -9.255 sw9  " "   -2.345              -9.255 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.671             -36.987 CLOCK_50  " "   -1.671             -36.987 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289228942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 CLOCK_50  " "    0.444               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 sw9  " "    1.002               0.000 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.385               0.000 KEY0  " "    1.385               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289228942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666289228942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666289228952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.314 CLOCK_50  " "   -0.538             -22.314 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.671 KEY1  " "   -0.538              -6.671 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.612 KEY2  " "   -0.538              -6.612 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.558 sw9  " "   -0.538              -3.558 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.784 KEY0  " "   -0.538              -0.784 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289228952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289228952 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666289228962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666289228994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666289229657 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666289229707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666289229707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666289229707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.873 " "Worst-case setup slack is -2.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.873              -2.873 KEY0  " "   -2.873              -2.873 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.357              -9.310 sw9  " "   -2.357              -9.310 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798             -40.709 CLOCK_50  " "   -1.798             -40.709 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289229707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CLOCK_50  " "    0.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 sw9  " "    1.000               0.000 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.237               0.000 KEY0  " "    1.237               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289229707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666289229717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666289229717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -22.803 CLOCK_50  " "   -0.538             -22.803 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.649 KEY1  " "   -0.538              -6.649 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.592 KEY2  " "   -0.538              -6.592 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.586 sw9  " "   -0.538              -3.586 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.797 KEY0  " "   -0.538              -0.797 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289229717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289229717 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666289229727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666289229859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666289230367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666289230407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666289230407 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666289230407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.517 " "Worst-case setup slack is -1.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517              -6.009 sw9  " "   -1.517              -6.009 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.458              -1.458 KEY0  " "   -1.458              -1.458 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -2.675 CLOCK_50  " "   -0.229              -2.675 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289230417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 CLOCK_50  " "    0.198               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 KEY0  " "    0.501               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 sw9  " "    1.018               0.000 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289230417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666289230417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666289230417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.341 " "Worst-case minimum pulse width slack is -0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -0.361 KEY0  " "   -0.341              -0.361 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -2.767 KEY1  " "   -0.332              -2.767 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -2.517 KEY2  " "   -0.316              -2.517 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -1.175 sw9  " "   -0.294              -1.175 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -2.765 CLOCK_50  " "   -0.097              -2.765 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289230427 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666289230427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666289230569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666289230569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666289230569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.426 " "Worst-case setup slack is -1.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.426              -5.653 sw9  " "   -1.426              -5.653 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209              -1.209 KEY0  " "   -1.209              -1.209 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -2.267 CLOCK_50  " "   -0.211              -2.267 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289230574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLOCK_50  " "    0.189               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 KEY0  " "    0.359               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 sw9  " "    0.969               0.000 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289230574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666289230580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666289230580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.379 " "Worst-case minimum pulse width slack is -0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.379              -0.420 KEY0  " "   -0.379              -0.420 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -3.018 KEY1  " "   -0.351              -3.018 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329              -2.654 KEY2  " "   -0.329              -2.654 KEY2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308              -1.228 sw9  " "   -0.308              -1.228 sw9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -2.781 CLOCK_50  " "   -0.097              -2.781 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666289230580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666289230580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666289232116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666289232116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5057 " "Peak virtual memory: 5057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666289232154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 12:07:12 2022 " "Processing ended: Thu Oct 20 12:07:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666289232154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666289232154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666289232154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666289232154 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666289232845 ""}
