<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterBank.h source code [llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::RegisterBank "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='RegisterBank.h.html'>RegisterBank.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==-- llvm/CodeGen/GlobalISel/RegisterBank.h - Register Bank ----*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This file declares the API of register banks.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_REGBANK_H">LLVM_CODEGEN_GLOBALISEL_REGBANK_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_GLOBALISEL_REGBANK_H" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_REGBANK_H">LLVM_CODEGEN_GLOBALISEL_REGBANK_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="19">19</th><td><i>// Forward declarations.</i></td></tr>
<tr><th id="20">20</th><td><b>class</b> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" id="llvm::RegisterBankInfo">RegisterBankInfo</a>;</td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// This class implements the register bank concept.</i></td></tr>
<tr><th id="26">26</th><td><i class="doc">/// Two instances of RegisterBank must have different ID.</i></td></tr>
<tr><th id="27">27</th><td><i class="doc">/// This property is enforced by the RegisterBankInfo class.</i></td></tr>
<tr><th id="28">28</th><td><b>class</b> <dfn class="type def" id="llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</dfn> {</td></tr>
<tr><th id="29">29</th><td><b>private</b>:</td></tr>
<tr><th id="30">30</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBank::ID" title='llvm::RegisterBank::ID' data-ref="llvm::RegisterBank::ID">ID</dfn>;</td></tr>
<tr><th id="31">31</th><td>  <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::RegisterBank::Name" title='llvm::RegisterBank::Name' data-ref="llvm::RegisterBank::Name">Name</dfn>;</td></tr>
<tr><th id="32">32</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBank::Size" title='llvm::RegisterBank::Size' data-ref="llvm::RegisterBank::Size">Size</dfn>;</td></tr>
<tr><th id="33">33</th><td>  <a class="type" href="../../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::RegisterBank::ContainedRegClasses" title='llvm::RegisterBank::ContainedRegClasses' data-ref="llvm::RegisterBank::ContainedRegClasses">ContainedRegClasses</dfn>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <i class="doc">/// Sentinel value used to recognize register bank not properly</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">  /// initialized yet.</i></td></tr>
<tr><th id="37">37</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::RegisterBank::InvalidID" title='llvm::RegisterBank::InvalidID' data-ref="llvm::RegisterBank::InvalidID">InvalidID</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <i class="doc">/// Only the RegisterBankInfo can initialize RegisterBank properly.</i></td></tr>
<tr><th id="40">40</th><td>  <b>friend</b> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>public</b>:</td></tr>
<tr><th id="43">43</th><td>  <dfn class="decl" id="_ZN4llvm12RegisterBankC1EjPKcjPKjj" title='llvm::RegisterBank::RegisterBank' data-ref="_ZN4llvm12RegisterBankC1EjPKcjPKjj">RegisterBank</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="2906ID" title='ID' data-type='unsigned int' data-ref="2906ID">ID</dfn>, <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="2907Name" title='Name' data-type='const char *' data-ref="2907Name">Name</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="2908Size" title='Size' data-type='unsigned int' data-ref="2908Size">Size</dfn>,</td></tr>
<tr><th id="44">44</th><td>               <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col9 decl" id="2909CoveredClasses" title='CoveredClasses' data-type='const uint32_t *' data-ref="2909CoveredClasses">CoveredClasses</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="2910NumRegClasses" title='NumRegClasses' data-type='unsigned int' data-ref="2910NumRegClasses">NumRegClasses</dfn>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i class="doc">/// Get the identifier of this register bank.</i></td></tr>
<tr><th id="47">47</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBank::ID" title='llvm::RegisterBank::ID' data-ref="llvm::RegisterBank::ID">ID</a>; }</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i class="doc">/// Get a user friendly name of this register bank.</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">  /// Should be used only for debugging purposes.</i></td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZNK4llvm12RegisterBank7getNameEv" title='llvm::RegisterBank::getName' data-ref="_ZNK4llvm12RegisterBank7getNameEv">getName</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBank::Name" title='llvm::RegisterBank::Name' data-ref="llvm::RegisterBank::Name">Name</a>; }</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i class="doc">/// Get the maximal size in bits that fits in this register bank.</i></td></tr>
<tr><th id="54">54</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12RegisterBank7getSizeEv" title='llvm::RegisterBank::getSize' data-ref="_ZNK4llvm12RegisterBank7getSizeEv">getSize</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegisterBank::Size" title='llvm::RegisterBank::Size' data-ref="llvm::RegisterBank::Size">Size</a>; }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i class="doc">/// Check whether this instance is ready to be used.</i></td></tr>
<tr><th id="57">57</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12RegisterBank7isValidEv" title='llvm::RegisterBank::isValid' data-ref="_ZNK4llvm12RegisterBank7isValidEv">isValid</dfn>() <em>const</em>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <i class="doc">/// Check if this register bank is valid. In other words,</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">  /// if it has been properly constructed.</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">  /// <span class="command">\note</span> This method does not check anything when assertions are disabled.</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">  /// <span class="command">\return</span> True is the check was successful.</i></td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::verify' data-ref="_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE">verify</dfn>(<em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="2911TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="2911TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i class="doc">/// Check whether this register bank covers<span class="command"> \p</span> <span class="arg">RC.</span></i></td></tr>
<tr><th id="68">68</th><td><i class="doc">  /// In other words, check if this register bank fully covers</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  /// the registers that<span class="command"> \p</span> <span class="arg">RC</span> contains.</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  /// <span class="command">\pre</span> isValid()</i></td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE" title='llvm::RegisterBank::covers' data-ref="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE">covers</dfn>(<em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="2912RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="2912RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i class="doc">/// Check whether<span class="command"> \p</span> <span class="arg">OtherRB</span> is the same as this.</i></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="2913OtherRB" title='OtherRB' data-type='const llvm::RegisterBank &amp;' data-ref="2913OtherRB">OtherRB</dfn>) <em>const</em>;</td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12RegisterBankneERKS0_" title='llvm::RegisterBank::operator!=' data-ref="_ZNK4llvm12RegisterBankneERKS0_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="2914OtherRB" title='OtherRB' data-type='const llvm::RegisterBank &amp;' data-ref="2914OtherRB">OtherRB</dfn>) <em>const</em> {</td></tr>
<tr><th id="76">76</th><td>    <b>return</b> !<b>this</b>-&gt;<a class="member" href="#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_"><b>operator</b>==</a>(<a class="local col4 ref" href="#2914OtherRB" title='OtherRB' data-ref="2914OtherRB">OtherRB</a>);</td></tr>
<tr><th id="77">77</th><td>  }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i class="doc">/// Dump the register mask on dbgs() stream.</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// The dump is verbose.</i></td></tr>
<tr><th id="81">81</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12RegisterBank4dumpEPKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::dump' data-ref="_ZNK4llvm12RegisterBank4dumpEPKNS_18TargetRegisterInfoE">dump</dfn>(<em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="2915TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="2915TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc">/// Print the register mask on OS.</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// If IsForDebug is false, then only the name of the register bank</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// is printed. Otherwise, all the fields are printing.</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// TRI is then used to print the name of the register classes that</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">  /// this register bank covers.</i></td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::print' data-ref="_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE">print</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="2916OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="2916OS">OS</dfn>, <em>bool</em> <dfn class="local col7 decl" id="2917IsForDebug" title='IsForDebug' data-type='bool' data-ref="2917IsForDebug">IsForDebug</dfn> = <b>false</b>,</td></tr>
<tr><th id="89">89</th><td>             <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="2918TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="2918TRI">TRI</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><b>inline</b> <a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12RegisterBankE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="2919OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="2919OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="2920RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="2920RegBank">RegBank</dfn>) {</td></tr>
<tr><th id="93">93</th><td>  <a class="local col0 ref" href="#2920RegBank" title='RegBank' data-ref="2920RegBank">RegBank</a>.<a class="ref" href="#_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::print' data-ref="_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE">print</a>(<span class='refarg'><a class="local col9 ref" href="#2919OS" title='OS' data-ref="2919OS">OS</a></span>);</td></tr>
<tr><th id="94">94</th><td>  <b>return</b> <a class="local col9 ref" href="#2919OS" title='OS' data-ref="2919OS">OS</a>;</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td>} <i>// End namespace llvm.</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="99">99</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
