/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [21:0] _03_;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_1z : _00_;
  assign celloutsig_0_6z = celloutsig_0_1z ? celloutsig_0_5z : in_data[72];
  assign celloutsig_0_7z = in_data[5] ? _00_ : celloutsig_0_1z;
  assign celloutsig_0_8z = celloutsig_0_6z ? celloutsig_0_2z : celloutsig_0_1z;
  assign celloutsig_1_16z = ~celloutsig_1_15z;
  assign celloutsig_0_4z = ~in_data[73];
  reg [6:0] _10_;
  always_ff @(posedge celloutsig_1_15z, negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 7'h00;
    else _10_ <= in_data[93:87];
  assign { _02_[6:1], _00_ } = _10_;
  reg [2:0] _11_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 3'h0;
    else _11_ <= { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_9z };
  assign out_data[130:128] = _11_;
  reg [21:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _12_ <= 22'h000000;
    else _12_ <= { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _03_[21:5], _01_, _03_[3:0] } = _12_;
  assign celloutsig_0_3z = | { _02_[6:1], _00_, celloutsig_0_2z };
  assign celloutsig_0_5z = | { in_data[94:88], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_12z = | { in_data[19:11], celloutsig_0_4z };
  assign celloutsig_0_13z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = | in_data[137:132];
  assign celloutsig_1_7z = | { celloutsig_1_2z[14:1], celloutsig_1_0z };
  assign celloutsig_1_9z = | celloutsig_1_4z;
  assign celloutsig_1_10z = | { in_data[155:147], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_7z } >> { _02_[6:4], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[115:113] >> in_data[148:146];
  assign celloutsig_1_2z = { in_data[113:104], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[177:166], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[173], celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_2z[2:1], celloutsig_1_3z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z[3]) | (celloutsig_1_0z[0] & in_data[182]));
  assign celloutsig_0_1z = ~((in_data[26] & _02_[2]) | (_02_[5] & in_data[20]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_0z[2]) | (in_data[164] & _03_[13]));
  assign celloutsig_1_8z = ~((celloutsig_1_2z[13] & celloutsig_1_1z) | (celloutsig_1_4z[1] & celloutsig_1_3z));
  assign celloutsig_1_15z = ~((celloutsig_1_4z[1] & celloutsig_1_2z[5]) | (celloutsig_1_0z[0] & in_data[113]));
  assign _02_[0] = _00_;
  assign _03_[4] = _01_;
  assign { out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_16z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
