<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: D:\LatticeDiamond\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-I3194EIT

# Thu Jun 14 00:12:53 2018

#Implementation: lcdram

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\LatticeDiamond\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":11:7:11:14|Top entity is set to toposc00.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":11:7:11:14|Synthesizing work.toposc00.toposc0.
@N: CD364 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":155:6:155:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":310:8:310:19|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":605:6:605:29|Removing redundant assignment.
@N: CD364 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":740:8:740:18|Removing redundant assignment.
@N: CD630 :"C:\Users\Sergi\Desktop\lcdram\lcdram\div00.vhdl":11:7:11:11|Synthesizing work.div00.div0.
Post processing for work.div00.div0
@N: CD630 :"C:\Users\Sergi\Desktop\lcdram\lcdram\osc00.vhdl":10:7:10:11|Synthesizing work.osc00.osc0.
@W: CD276 :"D:\LatticeDiamond\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"D:\LatticeDiamond\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposc00.toposc0
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit bufferPalabra(0) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit bufferPalabra(1) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit bufferPalabra(2) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit bufferPalabra(3) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit bufferPalabra(4) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit bufferPalabra(5) is always 1.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit bufferPalabra(6) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit bufferPalabra(7) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":753:2:753:3|Register bit RWR is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":293:2:293:3|Register bit datosEsVacio is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":167:2:167:3|Register bit RSc is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":167:2:167:3|Register bit RWc is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":167:2:167:3|Register bit salidaAPantallaConfiguracion(6) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":616:2:616:3|Register bit RSRc is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":616:2:616:3|Register bit RWRc is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":616:2:616:3|Register bit salidaAPantallaConfiguracionRam(6) is always 0.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":326:2:326:3|Register bit RWcd is always 0.
@W: CL260 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":167:2:167:3|Pruning register bit 6 of salidaAPantallaConfiguracion(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":616:2:616:3|Pruning register bit 6 of salidaAPantallaConfiguracionRam(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Register bit RW is always 0.
@W: CL177 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":275:2:275:3|Sharing sequential element seqalAnillo. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL279 :"C:\Users\Sergi\Desktop\lcdram\lcdram\toposc00.vhdl":275:2:275:3|Pruning register bits 2 to 0 of seqalAnillo(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 143MB peak: 145MB)

Process took 0h:00m:08s realtime, 0h:00m:06s cputime

Process completed successfully.
# Thu Jun 14 00:13:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\lscc\diamond\3.9_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\JanetNaibi\Desktop\archi3cm1\project3cm1MachXO2\2 parcial\lcdram\lcdram\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun 14 00:13:02 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:08s realtime, 0h:00m:06s cputime

Process completed successfully.
# Thu Jun 14 00:13:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\lscc\diamond\3.9_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\JanetNaibi\Desktop\archi3cm1\project3cm1MachXO2\2 parcial\lcdram\lcdram\synwork\lcdram_lcdram_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun 14 00:13:03 2018

###########################################################]
Pre-mapping Report

# Thu Jun 14 00:13:04 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Sergi\Desktop\lcdram\lcdram\lcdram\lcdram_lcdram_scck.rpt 
Printing clock  summary report in "C:\Users\Sergi\Desktop\lcdram\lcdram\lcdram\lcdram_lcdram_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist toposc00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                            Frequency     Period        Type                                            Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     22   
1 .         div00|outosc_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     350  
====================================================================================================================================================

@W: MT529 :"c:\users\sergi\desktop\lcdram\lcdram\div00.vhdl":23:3:23:4|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including O01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 14 00:13:04 2018

###########################################################]
Map & Optimize Report

# Thu Jun 14 00:13:05 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "00100000" on instance dataWord_31[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_30[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_29[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_28[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_27[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_26[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_25[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_24[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_23[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_22[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_21[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_20[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_19[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_18[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_17[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_16[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_15[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_14[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_13[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_12[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_11[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_10[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_9[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_8[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_7[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_6[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_5[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_4[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_3[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_2[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_1[7:0].
@N: FX493 |Applying initial value "00100000" on instance dataWord_0[7:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 147MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 159MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 159MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 161MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 161MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 161MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 161MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 151MB peak: 161MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 224MB peak: 227MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		   467.31ns		1035 /       372

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 224MB peak: 227MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":275:2:275:3|Boundary register anillo_3_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":275:2:275:3|Boundary register anillo_2_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":275:2:275:3|Boundary register anillo_1_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":275:2:275:3|Boundary register anillo_0_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":145:2:145:3|Boundary register contadorConfiguracion_4_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":145:2:145:3|Boundary register contadorConfiguracion_3_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":145:2:145:3|Boundary register contadorConfiguracion_2_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":145:2:145:3|Boundary register contadorConfiguracion_1_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":145:2:145:3|Boundary register contadorConfiguracion_0_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register EN.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register salidaPantalla_7_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register salidaPantalla_6_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register salidaPantalla_5_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register salidaPantalla_4_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register salidaPantalla_3_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register salidaPantalla_2_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register salidaPantalla_1_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register salidaPantalla_0_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":807:2:807:3|Boundary register RS.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":293:2:293:3|Boundary register contadorData_5_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":293:2:293:3|Boundary register contadorData_4_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":293:2:293:3|Boundary register contadorData_3_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":293:2:293:3|Boundary register contadorData_2_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":293:2:293:3|Boundary register contadorData_1_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\sergi\desktop\lcdram\lcdram\toposc00.vhdl":293:2:293:3|Boundary register contadorData_0_.fb (in view: work.toposc00(toposc0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 224MB peak: 227MB)

@N: MT611 :|Automatically generated clock div00|outosc_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 372 clock pin(s) of sequential element(s)
0 instances converted, 372 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       O00.OSCInst0        OSCH                   372        ENR                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 188MB peak: 227MB)

Writing Analyst data base C:\Users\Sergi\Desktop\lcdram\lcdram\lcdram\synwork\lcdram_lcdram_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 224MB peak: 227MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Sergi\Desktop\lcdram\lcdram\lcdram\lcdram_lcdram.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 228MB peak: 230MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 226MB peak: 230MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:O00.osc_int"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jun 14 00:13:13 2018
#


Top view:               toposc00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 467.531

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       75.5 MHz      480.769       13.238        467.531     inferred     Inferred_clkgroup_0
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     467.531  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                Starting                                                         Arrival            
Instance        Reference                        Type        Pin     Net         Time        Slack  
                Clock                                                                               
----------------------------------------------------------------------------------------------------
O01.sdiv[0]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       467.531
O01.sdiv[1]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       467.531
O01.sdiv[2]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       467.531
O01.sdiv[3]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       467.531
O01.sdiv[4]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       467.531
O01.sdiv[5]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       467.531
O01.sdiv[6]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       467.531
O01.sdiv[7]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       467.531
O01.sdiv[8]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.044       467.531
O01.sdiv[9]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.044       467.531
====================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                              Required            
Instance          Reference                        Type        Pin     Net                              Time         Slack  
                  Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------
O01.sdiv[19]      osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]                     480.664      467.531
O01.sdiv[20]      osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]                     480.664      467.531
dataWord_0[0]     osc00|osc_int_inferred_clock     FD1P3AX     SP      un1_dataword_0_0_a3_RNIJ6O42     480.298      467.586
dataWord_0[1]     osc00|osc_int_inferred_clock     FD1P3AX     SP      un1_dataword_0_0_a3_RNIJ6O42     480.298      467.586
dataWord_0[2]     osc00|osc_int_inferred_clock     FD1P3AX     SP      un1_dataword_0_0_a3_RNIJ6O42     480.298      467.586
dataWord_0[3]     osc00|osc_int_inferred_clock     FD1P3AX     SP      un1_dataword_0_0_a3_RNIJ6O42     480.298      467.586
dataWord_0[4]     osc00|osc_int_inferred_clock     FD1P3AX     SP      un1_dataword_0_0_a3_RNIJ6O42     480.298      467.586
dataWord_0[5]     osc00|osc_int_inferred_clock     FD1P3AY     SP      un1_dataword_0_0_a3_RNIJ6O42     480.298      467.586
dataWord_0[6]     osc00|osc_int_inferred_clock     FD1P3AX     SP      un1_dataword_0_0_a3_RNIJ6O42     480.298      467.586
dataWord_0[7]     osc00|osc_int_inferred_clock     FD1P3AX     SP      un1_dataword_0_0_a3_RNIJ6O42     480.298      467.586
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      13.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     467.531

    Number of logic level(s):                18
    Starting point:                          O01.sdiv[0] / Q
    Ending point:                            O01.sdiv[20] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
O01.sdiv[0]                        FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[0]                            Net          -        -       -         -           2         
O01.pdiv\.sdiv8lto19_i_a2_16_5     ORCALUT4     A        In      0.000     1.044       -         
O01.pdiv\.sdiv8lto19_i_a2_16_5     ORCALUT4     Z        Out     1.193     2.237       -         
sdiv8lto19_i_a2_16_5               Net          -        -       -         -           4         
O01.pdiv\.sdiv15lto18_i_a2_17      ORCALUT4     C        In      0.000     2.237       -         
O01.pdiv\.sdiv15lto18_i_a2_17      ORCALUT4     Z        Out     1.225     3.461       -         
N_3_18                             Net          -        -       -         -           5         
O01.pdiv\.sdiv29lto17              ORCALUT4     A        In      0.000     3.461       -         
O01.pdiv\.sdiv29lto17              ORCALUT4     Z        Out     1.017     4.478       -         
sdiv29lt20                         Net          -        -       -         -           1         
O01.outosc_0_sqmuxa_3              ORCALUT4     B        In      0.000     4.478       -         
O01.outosc_0_sqmuxa_3              ORCALUT4     Z        Out     1.017     5.495       -         
outosc_0_sqmuxa_3                  Net          -        -       -         -           1         
O01.un1_sdiv69_4                   ORCALUT4     A        In      0.000     5.495       -         
O01.un1_sdiv69_4                   ORCALUT4     Z        Out     1.153     6.648       -         
un1_sdiv69_4                       Net          -        -       -         -           3         
O01.un1_sdiv69_2_0                 ORCALUT4     D        In      0.000     6.648       -         
O01.un1_sdiv69_2_0                 ORCALUT4     Z        Out     1.089     7.737       -         
un1_sdiv69_2_0                     Net          -        -       -         -           2         
O01.un1_sdiv69_i                   ORCALUT4     A        In      0.000     7.737       -         
O01.un1_sdiv69_i                   ORCALUT4     Z        Out     1.017     8.753       -         
un1_sdiv69_i                       Net          -        -       -         -           1         
O01.un1_sdiv_cry_0_0               CCU2D        B0       In      0.000     8.753       -         
O01.un1_sdiv_cry_0_0               CCU2D        COUT     Out     1.544     10.298      -         
un1_sdiv_cry_0                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_1_0               CCU2D        CIN      In      0.000     10.298      -         
O01.un1_sdiv_cry_1_0               CCU2D        COUT     Out     0.143     10.441      -         
un1_sdiv_cry_2                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_3_0               CCU2D        CIN      In      0.000     10.441      -         
O01.un1_sdiv_cry_3_0               CCU2D        COUT     Out     0.143     10.584      -         
un1_sdiv_cry_4                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_5_0               CCU2D        CIN      In      0.000     10.584      -         
O01.un1_sdiv_cry_5_0               CCU2D        COUT     Out     0.143     10.726      -         
un1_sdiv_cry_6                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_7_0               CCU2D        CIN      In      0.000     10.726      -         
O01.un1_sdiv_cry_7_0               CCU2D        COUT     Out     0.143     10.869      -         
un1_sdiv_cry_8                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_9_0               CCU2D        CIN      In      0.000     10.869      -         
O01.un1_sdiv_cry_9_0               CCU2D        COUT     Out     0.143     11.012      -         
un1_sdiv_cry_10                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_11_0              CCU2D        CIN      In      0.000     11.012      -         
O01.un1_sdiv_cry_11_0              CCU2D        COUT     Out     0.143     11.155      -         
un1_sdiv_cry_12                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_13_0              CCU2D        CIN      In      0.000     11.155      -         
O01.un1_sdiv_cry_13_0              CCU2D        COUT     Out     0.143     11.297      -         
un1_sdiv_cry_14                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_15_0              CCU2D        CIN      In      0.000     11.297      -         
O01.un1_sdiv_cry_15_0              CCU2D        COUT     Out     0.143     11.440      -         
un1_sdiv_cry_16                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_17_0              CCU2D        CIN      In      0.000     11.440      -         
O01.un1_sdiv_cry_17_0              CCU2D        COUT     Out     0.143     11.583      -         
un1_sdiv_cry_18                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_19_0              CCU2D        CIN      In      0.000     11.583      -         
O01.un1_sdiv_cry_19_0              CCU2D        S1       Out     1.549     13.132      -         
un1_sdiv[21]                       Net          -        -       -         -           1         
O01.sdiv[20]                       FD1S3IX      D        In      0.000     13.132      -         
=================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 226MB peak: 230MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 226MB peak: 230MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 372 of 6864 (5%)
PIC Latch:       0
I/O cells:       47


Details:
CCU2D:          23
FD1P3AX:        256
FD1P3AY:        32
FD1P3IX:        44
FD1P3JX:        14
FD1S3AX:        1
FD1S3IX:        21
FD1S3JX:        1
GSR:            1
IB:             10
INV:            1
L6MUX21:        38
OB:             37
OFS1P3IX:       3
ORCALUT4:       1017
OSCH:           1
PFUMX:          83
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 35MB peak: 230MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Thu Jun 14 00:13:14 2018

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
