strict digraph "" {
	node [label="\N"];
	"24:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8e59e71850>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="24:AS
out = in && (present_state == 0) || (present_state == 1) && !in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['in', 'present_state', 'present_state', 'in']"];
}
