module circuit(a, b, c, d, out); // creating a module named circuit with input ports a, b, c, d and output port out
    input a, b, c, d; // declaring input ports
    output out; // declaring output port
    
    wire intermediate; // declaring a wire for intermediate calculations
    
    and (intermediate, a, b); // using a bitwise AND to calculate an intermediate output
    or (intermediate, intermediate, c); // using a bitwise OR to combine intermediate output with the input c
    
    wire intermediate2; // declaring a second wire for intermediate calculations
    
    xor (intermediate2, b, d); // using a bitwise XOR to calculate a second intermediate output
    nand (intermediate2, intermediate, intermediate2); // using a bitwise NAND to combine the two intermediate outputs
    
    assign out = intermediate2; // assigning the output to the final intermediate calculation
    
endmodule // end of module