HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd'.||FineSteeringMirror.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||FineSteeringMirror.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||FineSteeringMirror.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||FineSteeringMirror.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||FineSteeringMirror.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'.||FineSteeringMirror.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||FineSteeringMirror.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||FineSteeringMirror.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'.||FineSteeringMirror.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||FineSteeringMirror.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||FineSteeringMirror.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/63||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/64||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||FineSteeringMirror.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||FineSteeringMirror.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||FineSteeringMirror.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'.||FineSteeringMirror.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'.||FineSteeringMirror.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||FineSteeringMirror.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||FineSteeringMirror.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||FineSteeringMirror.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||FineSteeringMirror.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||FineSteeringMirror.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'.||FineSteeringMirror.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'.||FineSteeringMirror.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'.||FineSteeringMirror.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd'.||FineSteeringMirror.srr(78);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRx.vhd'.||FineSteeringMirror.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'.||FineSteeringMirror.srr(80);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/80||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FineSteeringMirror.srr(82);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/82||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/123||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/125||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/127||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/129||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/131||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/133||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/137||FineSteeringMirror_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/169||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/171||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/173||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/175||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/177||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/179||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/183||FineSteeringMirror_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||FineSteeringMirror.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/216||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||FineSteeringMirror.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/300||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/343||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/344||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/345||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/346||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/347||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/348||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/349||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/350||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/351||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/352||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/353||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/354||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/355||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/356||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/357||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/358||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/359||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/360||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/361||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/362||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/363||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/364||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/365||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/366||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/367||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/368||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/369||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/370||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/371||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/372||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/373||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/383||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/384||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/385||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/386||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/387||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module Main from library work||FineSteeringMirror.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/402||FineSteeringMirror.v(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror/FineSteeringMirror.v'/linenumber/443
Implementation;Synthesis||CL159||@N: Input XTL is unused.||FineSteeringMirror.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/416||FineSteeringMirror_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/423||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/424||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/425||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/426||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||FineSteeringMirror.srr(427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/427||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||FineSteeringMirror.srr(434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/434||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||FineSteeringMirror.srr(441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/441||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||FineSteeringMirror.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/448||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||FineSteeringMirror.srr(455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/455||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||FineSteeringMirror.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/465||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||FineSteeringMirror.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/466||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||FineSteeringMirror.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/467||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||FineSteeringMirror.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/468||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||FineSteeringMirror.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/469||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||FineSteeringMirror.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/470||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||FineSteeringMirror.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/471||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||FineSteeringMirror.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/472||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||FineSteeringMirror.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/473||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||FineSteeringMirror.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/474||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||FineSteeringMirror.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/475||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||FineSteeringMirror.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/476||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||FineSteeringMirror.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/477||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||FineSteeringMirror.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/478||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||FineSteeringMirror.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/479||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||FineSteeringMirror.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/480||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||FineSteeringMirror.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/481||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||FineSteeringMirror.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/482||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||FineSteeringMirror.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/483||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||FineSteeringMirror.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/484||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||FineSteeringMirror.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/485||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||FineSteeringMirror.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/486||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||FineSteeringMirror.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/487||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||FineSteeringMirror.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/488||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||FineSteeringMirror.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/489||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||FineSteeringMirror.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/490||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||FineSteeringMirror.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/491||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||FineSteeringMirror.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/492||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||FineSteeringMirror.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/493||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||FineSteeringMirror.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/494||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||FineSteeringMirror.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/495||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||FineSteeringMirror.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/496||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||FineSteeringMirror.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/497||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||FineSteeringMirror.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/500||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||FineSteeringMirror.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/501||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||FineSteeringMirror.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/502||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||FineSteeringMirror.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/503||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||FineSteeringMirror.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/504||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||FineSteeringMirror.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/505||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||FineSteeringMirror.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/506||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||FineSteeringMirror.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/507||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||FineSteeringMirror.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/508||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||FineSteeringMirror.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/509||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||FineSteeringMirror.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/510||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||FineSteeringMirror.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/511||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||FineSteeringMirror.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/512||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||FineSteeringMirror.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/513||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||FineSteeringMirror.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/514||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||FineSteeringMirror.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/515||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||FineSteeringMirror.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/516||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||FineSteeringMirror.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/517||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||FineSteeringMirror.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/518||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||FineSteeringMirror.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/519||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||FineSteeringMirror.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/520||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||FineSteeringMirror.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/521||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||FineSteeringMirror.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/522||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||FineSteeringMirror.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/523||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||FineSteeringMirror.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/524||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||FineSteeringMirror.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/525||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||FineSteeringMirror.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/526||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||FineSteeringMirror.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/527||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||FineSteeringMirror.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/528||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||FineSteeringMirror.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/529||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||FineSteeringMirror.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/530||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||FineSteeringMirror.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/531||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||FineSteeringMirror.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/532||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||FineSteeringMirror.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/533||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||FineSteeringMirror.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/534||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||FineSteeringMirror.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/535||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||FineSteeringMirror.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/536||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||FineSteeringMirror.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/537||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||FineSteeringMirror.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/538||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||FineSteeringMirror.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/539||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||FineSteeringMirror.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/540||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||FineSteeringMirror.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/541||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||FineSteeringMirror.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/542||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||FineSteeringMirror.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/543||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||FineSteeringMirror.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/544||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||FineSteeringMirror.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/545||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||FineSteeringMirror.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/546||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||FineSteeringMirror.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/547||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd'.||FineSteeringMirror.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/584||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||FineSteeringMirror.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/585||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||FineSteeringMirror.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/586||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||FineSteeringMirror.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/587||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||FineSteeringMirror.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'.||FineSteeringMirror.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/589||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||FineSteeringMirror.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/590||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||FineSteeringMirror.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/591||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'.||FineSteeringMirror.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/592||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||FineSteeringMirror.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/593||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||FineSteeringMirror.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/594||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/595||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||FineSteeringMirror.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||FineSteeringMirror.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/597||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||FineSteeringMirror.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/598||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'.||FineSteeringMirror.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/599||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'.||FineSteeringMirror.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/600||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||FineSteeringMirror.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/601||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||FineSteeringMirror.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/602||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||FineSteeringMirror.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/603||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||FineSteeringMirror.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/604||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||FineSteeringMirror.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/605||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'.||FineSteeringMirror.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/606||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'.||FineSteeringMirror.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/607||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'.||FineSteeringMirror.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/608||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd'.||FineSteeringMirror.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/609||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRx.vhd'.||FineSteeringMirror.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/610||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'.||FineSteeringMirror.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/611||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FineSteeringMirror.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/613||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||FineSteeringMirror.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/614||Main.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/11
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/615||Main.vhd(1920);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1920
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/616||Main.vhd(2019);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/2019
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/617||Main.vhd(2118);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/2118
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/618||Main.vhd(2229);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/2229
Implementation;Synthesis||CD326||@W:Port uartclk of entity work.uartrx is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/619||Main.vhd(2533);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/2533
Implementation;Synthesis||CD638||@W:Signal rambuslatch_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/620||Main.vhd(1028);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1028
Implementation;Synthesis||CD638||@W:Signal misodaca_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/621||Main.vhd(1057);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1057
Implementation;Synthesis||CD638||@W:Signal misodacb_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/622||Main.vhd(1058);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1058
Implementation;Synthesis||CD638||@W:Signal misodacc_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/623||Main.vhd(1059);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1059
Implementation;Synthesis||CD638||@W:Signal misodacd_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/624||Main.vhd(1060);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1060
Implementation;Synthesis||CD638||@W:Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/625||Main.vhd(1113);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1113
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/626||Main.vhd(1130);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1130
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/627||Main.vhd(1143);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1143
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/628||Main.vhd(1150);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1150
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/629||Main.vhd(1163);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1163
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/630||Main.vhd(1170);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1170
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/631||Main.vhd(1183);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1183
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/632||Main.vhd(1190);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1190
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/633||Main.vhd(1203);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1203
Implementation;Synthesis||CD638||@W:Signal uartlabrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/634||Main.vhd(1210);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1210
Implementation;Synthesis||CD638||@W:Signal uartrxlabdbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/635||Main.vhd(1223);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1223
Implementation;Synthesis||CD638||@W:Signal extaddrtxdpin is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/636||Main.vhd(1246);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1246
Implementation;Synthesis||CD630||@N: Synthesizing work.spiextbusports.spiextbus.||FineSteeringMirror.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/637||SpiExtBus.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd'/linenumber/44
Implementation;Synthesis||CD638||@W:Signal spiextbusclk is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/638||SpiExtBus.vhd(102);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd'/linenumber/102
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||FineSteeringMirror.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/639||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||FineSteeringMirror.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/648||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrx.implementation.||FineSteeringMirror.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/652||UartRx.vhd(10);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRx.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||FineSteeringMirror.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/653||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||FineSteeringMirror.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/659||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spiextbusaddrtxports.spiextbusaddrtx.||FineSteeringMirror.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/666||SpiExtBusAddrTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'/linenumber/30
Implementation;Synthesis||CD233||@N: Using sequential encoding for type spiextbusaddrtxstates.||FineSteeringMirror.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/667||SpiExtBusAddrTx.vhd(72);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'/linenumber/72
Implementation;Synthesis||CD276||@W:Map for port bitcountout of component uarttx not found||FineSteeringMirror.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/668||UartTx.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/37
Implementation;Synthesis||CD730||@W:Component declaration has 6 ports but entity declares 7 ports||FineSteeringMirror.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/669||SpiExtBusAddrTx.vhd(97);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'/linenumber/97
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttx is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/670||SpiExtBusAddrTx.vhd(97);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'/linenumber/97
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FineSteeringMirror.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/671||SpiExtBusAddrTx.vhd(171);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'/linenumber/171
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||FineSteeringMirror.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/672||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD610||@W:Index value 0 to 15 could be out of prefix range 7 downto 0. ||FineSteeringMirror.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/673||UartTx.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/96
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||FineSteeringMirror.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/677||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||FineSteeringMirror.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/685||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||FineSteeringMirror.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/686||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ppscountports.ppscount.||FineSteeringMirror.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/694||PPSCount.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||FineSteeringMirror.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/700||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||FineSteeringMirror.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/701||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FineSteeringMirror.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/702||UartTxFifoExtClk.vhd(273);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/273
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||FineSteeringMirror.srr(703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/703||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||FineSteeringMirror.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/704||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||FineSteeringMirror.srr(707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/707||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||FineSteeringMirror.srr(717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/717||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||FineSteeringMirror.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/718||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||FineSteeringMirror.srr(725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/725||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||FineSteeringMirror.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/729||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||FineSteeringMirror.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/733||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidevicedualports.spidevicedual.||FineSteeringMirror.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/737||SpiDeviceDual.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterdualports.spimasterdual.||FineSteeringMirror.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/738||SpiMasterDual.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ltc2378accumquadports.ltc2378accumquad.||FineSteeringMirror.srr(747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/747||Ltc2378AccumQuad.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/748||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterquadports.spimasterquad.||FineSteeringMirror.srr(752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/752||SpiMasterQuad.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||FineSteeringMirror.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/756||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CL169||@W:Pruning unused register SamplesThisSecond_7(31 downto 0). Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/762||Ltc2378AccumQuad.vhd(313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/313
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(0) is always 1.||FineSteeringMirror.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/772||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(1) is always 0.||FineSteeringMirror.srr(773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/773||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(2) is always 0.||FineSteeringMirror.srr(774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/774||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(3) is always 0.||FineSteeringMirror.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/775||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(4) is always 0.||FineSteeringMirror.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/776||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(5) is always 0.||FineSteeringMirror.srr(777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/777||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(6) is always 0.||FineSteeringMirror.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/778||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(7) is always 0.||FineSteeringMirror.srr(779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/779||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(8) is always 0.||FineSteeringMirror.srr(780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/780||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(9) is always 0.||FineSteeringMirror.srr(781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/781||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(10) is always 0.||FineSteeringMirror.srr(782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/782||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(11) is always 0.||FineSteeringMirror.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/783||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(12) is always 0.||FineSteeringMirror.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/784||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(13) is always 0.||FineSteeringMirror.srr(785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/785||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(14) is always 0.||FineSteeringMirror.srr(786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/786||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(15) is always 0.||FineSteeringMirror.srr(787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/787||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/789||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacquadports.spidacquad.||FineSteeringMirror.srr(793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/793||SpiDacQuad.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterquadports.spimasterquad.||FineSteeringMirror.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/794||SpiMasterQuad.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||FineSteeringMirror.srr(805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/805||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD638||@W:Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/806||RegisterSpace.vhd(287);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/287
Implementation;Synthesis||CL189||@N: Register bit WriteExt is always 1.||FineSteeringMirror.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/861||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||FineSteeringMirror.srr(863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/863||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/867||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.buildnumberports.buildnumber.||FineSteeringMirror.srr(871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/871||BuildNumber.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd'/linenumber/14
Implementation;Synthesis||CL245||@W:Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/877||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/878||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/879||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/880||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/881||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/882||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/883||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/884||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/885||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/886||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/887||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/888||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/889||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/890||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/891||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/892||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/893||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/894||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/895||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/896||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/897||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/898||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/899||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/900||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/901||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/902||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/903||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/904||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/905||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/906||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/907||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/908||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/909||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/910||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/911||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/912||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/913||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/914||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/915||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/916||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/917||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/918||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/919||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/920||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/921||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/922||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/923||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/924||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/925||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/926||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/927||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/928||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/929||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/930||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/931||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/932||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/933||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/934||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/935||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/936||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/937||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/938||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/939||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL245||@W:Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/940||Main.vhd(1350);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1350
Implementation;Synthesis||CL159||@N: Input MonitorAdcSampleToRead is unused.||FineSteeringMirror.srr(949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/949||RegisterSpace.vhd(94);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/94
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||FineSteeringMirror.srr(950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/950||RegisterSpace.vhd(116);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||FineSteeringMirror.srr(951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/951||RegisterSpace.vhd(129);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||FineSteeringMirror.srr(952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/952||RegisterSpace.vhd(142);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/142
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||FineSteeringMirror.srr(953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/953||RegisterSpace.vhd(155);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input UartLabTxFifoCount is unused.||FineSteeringMirror.srr(954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/954||RegisterSpace.vhd(168);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/168
Implementation;Synthesis||CL247||@W:Input port bit 15 of rst_count(15 downto 0) is unused ||FineSteeringMirror.srr(963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/963||VariableClockDivider.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/39
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 24 of AdcSampleToReadD(47 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/970||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 24 of AdcSampleToReadC(47 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/971||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 24 of AdcSampleToReadB(47 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/972||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 24 of AdcSampleToReadA(47 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/973||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||FineSteeringMirror.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/980||VariableClockDivider.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||FineSteeringMirror.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/985||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||FineSteeringMirror.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/988||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||FineSteeringMirror.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1023||Main.vhd(73);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/73
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1168||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1169||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1170||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.WriteDacs_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1171||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacDSetpoint_i[23:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1172||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacCSetpoint_i[23:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1173||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacBSetpoint_i[23:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1174||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacASetpoint_i[23:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1175||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1176||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1177||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.UartLabClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1178||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1179||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1180||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1181||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.nFaultsClr_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1182||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1183||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1184||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1185||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1186||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1187||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PowernEn_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1188||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1189||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MonitorAdcSpiFrameEnable_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1190||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedR_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1191||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedG_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1192||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LedB_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1193||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1194||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.GlobalFaultInhibit_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1195||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacSelectMaxti_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1196||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1197||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1198||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||BN132||@W:Removing sequential instance Main_0.RegisterSpace.Uart3TxFifoData[7:0] because it is equivalent to instance Main_0.RegisterSpace.ExtWriteData[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1199||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.nLDacsOneShot.ClkDiv[2:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1200||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.nLDacsOneShot.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1201||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[14] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1202||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[13] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1203||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[12] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1204||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[11] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1205||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[10] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1206||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[9] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1207||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[8] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1208||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[7] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1209||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[6] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1210||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[5] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1211||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[4] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1212||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[3] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1213||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[2] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1214||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[1] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1215||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1216||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.SpiEnableDelayOneShot.ClkDiv[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1217||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.SpiEnableDelayOneShot.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1218||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.ChopperPolarity is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1219||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||BN132||@W:Removing sequential instance Main_0.ltc2378.ChopperMuxPos because it is equivalent to instance Main_0.ltc2378.ChopperMuxNeg. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1220||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartLabBitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1221||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartLabBitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1222||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartLabBitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1223||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartLabBitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1224||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartLabBitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1225||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartLabBitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1226||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartLabBitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1227||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.UartLabTxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1228||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1229||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1230||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1231||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1232||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1233||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1234||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.we_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1235||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.re_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1236||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1237||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RxdLab_RxLab.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1238||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4LabLab_TxLab.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1239||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4LabLab_TxLab.UartTxUart.LastGo is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1240||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4LabLab_TxLab.CurrentState[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1241||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS4LabLab_TxLab.NextState[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1242||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1243||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ExtAddrOutUart.SpiExtBusAddrTxdClockDiv.ClkDiv[10:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1244||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ExtAddrOutUart.SpiExtBusAddrTxCurrentState[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1245||SpiExtBusAddrTx.vhd(112);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'/linenumber/112
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ExtAddrOutUart.SpiExtBusAddrTxNextState[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1246||SpiExtBusAddrTx.vhd(112);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'/linenumber/112
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ExtAddrInUart.UartClkDiv.ClkDiv[6:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1247||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1254||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1255||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1256||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1257||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1258||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver TrigMonAdcs_1 (in view: work.Main(architecture_main)) on net TrigMonAdcs_1 (in view: work.Main(architecture_main)) has its enable tied to GND.||FineSteeringMirror.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1259||std1164.vhd(52);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/52
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1260||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1261||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1262||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1263||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1264||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1265||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1266||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1267||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1268||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.ltc2378.ChopperPolarity is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1269||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1270||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1271||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1272||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1273||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1274||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1275||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_4(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1282||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1283||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1284||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1285||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1286||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.||FineSteeringMirror.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1287||Main.vhd(1275);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1275
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1288||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1289||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1290||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1291||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1292||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1293||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1294||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1295||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1296||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1297||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1298||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1299||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterQuadPorts_work_main_architecture_main_0layer1(spimasterquad)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1300||SpiMasterQuad.vhd(110);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'/linenumber/110
Implementation;Synthesis||BN362||@N: Removing sequential instance SampleLatched (in view: work.Ltc2378AccumQuadPorts(ltc2378accumquad)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||FineSteeringMirror.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1301||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||BN362||@N: Removing sequential instance SendingSpiExtBusAddr (in view: work.SpiExtBusAddrTxPorts_102000000(spiextbusaddrtx)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1302||SpiExtBusAddrTx.vhd(112);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd'/linenumber/112
Implementation;Synthesis||BN362||@N: Removing sequential instance MosiB_i (in view: work.SpiMasterDualPorts_work_main_architecture_main_0layer1(spimasterdual)) of type view:PrimLib.dffrse(prim) because it does not drive other instances.||FineSteeringMirror.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1303||SpiMasterDual.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/96
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1304||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1305||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1306||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1307||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1308||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1309||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1310||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1311||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1312||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1313||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1314||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1315||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1316||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_8(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1317||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1318||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1319||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1320||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1321||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiB_i[7:0] (in view: work.SpiMasterDualPorts_work_main_architecture_main_0layer1(spimasterdual)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1322||SpiMasterDual.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/96
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1323||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1324||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1325||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1326||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1327||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1328||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1329||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1330||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_7(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1331||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist FineSteeringMirror ||FineSteeringMirror.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1332||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 2081 sequential elements including Main_0.BootupReset.ClkDiv[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1422||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock which controls 27 sequential elements including Main_0.ExtAddrInUart.ClkSyncRxd.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1423||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock which controls 7 sequential elements including Main_0.ExtAddrOutUart.SpiExtBusAddrOutUart.BitCnt[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1424||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4LabLab_TxLab.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1425||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.UartLabTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1426||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1427||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1428||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1429||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1430||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1431||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1432||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1433||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1434||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including FineSteeringMirror_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1435||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including FineSteeringMirror_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1436||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||FineSteeringMirror.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1438||null;null
Implementation;Synthesis||MO111||@N: Tristate driver TrigMonAdcs_t (in view: work.FineSteeringMirror(verilog)) on net TrigMonAdcs (in view: work.FineSteeringMirror(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1440||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1513||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1514||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1515||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1516||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1517||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver TrigMonAdcs_1 (in view: work.Main(architecture_main)) on net TrigMonAdcs_1 (in view: work.Main(architecture_main)) has its enable tied to GND.||FineSteeringMirror.srr(1518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1518||std1164.vhd(52);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/52
Implementation;Synthesis||MO111||@N: Tristate driver TrigMonAdcs_t (in view: work.FineSteeringMirror(verilog)) on net TrigMonAdcs (in view: work.FineSteeringMirror(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1519||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1520||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1521||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1522||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1523||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN114||@W:Removing instance FineSteeringMirror_sb_0.SYSRESET_POR (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1524||FineSteeringMirror_sb.v(461);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v'/linenumber/461
Implementation;Synthesis||BN115||@N: Removing instance FineSteeringMirror_sb_0.CORERESETP_0 (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1525||FineSteeringMirror_sb.v(347);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v'/linenumber/347
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1530||RegisterSpace.vhd(346);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/346
Implementation;Synthesis||BN362||@N: Removing sequential instance RxAv (in view: work.UartRxRaw_1(behaviour)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1531||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance SpiExtBusReadReady (in view: work.SpiExtBusPorts_102000000(spiextbus)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1532||SpiExtBus.vhd(141);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd'/linenumber/141
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance PPSAccumulator.PPSAccum_i[31:0] ||FineSteeringMirror.srr(1536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1536||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ltc2378.SamplesAveraged[15:0] ||FineSteeringMirror.srr(1537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1537||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1538||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1539||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1540||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1541||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance UartLabBitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1542||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] ||FineSteeringMirror.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1543||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.SpiMasterDualPorts_work_main_architecture_main_0layer1(spimasterdual) instance ClkDiv[6:0] ||FineSteeringMirror.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1544||SpiMasterDual.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1546||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1547||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1548||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1549||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1551||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1552||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1553||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1554||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1556||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1557||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1558||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1559||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1561||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1562||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1563||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1564||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1566||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1567||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1568||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1569||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1571||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1572||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1573||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1574||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1576||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1577||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1578||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1579||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1581||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1582||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1583||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1584||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_7(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1586||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_7(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1587||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_7(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1588||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_7(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1589||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_8(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1591||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1592||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1593||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1594||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.ClockDividerPorts_work_main_architecture_main_2layer1(clockdivider) instance ClkDiv[10:0] ||FineSteeringMirror.srr(1595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1595||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MO231||@N: Found counter in view:work.ClockDividerPorts_work_main_architecture_main_1layer1(clockdivider) instance ClkDiv[6:0] ||FineSteeringMirror.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1596||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||BN114||@W:Removing instance Main_0.RS422_Rx2.UartFifo.fifo_i.ram_ram_0_0 (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1604||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.UartFifo.fifo_i.waddr_r[9:0] (in view: work.FineSteeringMirror(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.||FineSteeringMirror.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1605||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.UartFifo.fifo_i.raddr_r[9:0] (in view: work.FineSteeringMirror(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.||FineSteeringMirror.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1606||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[7] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1607||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[6] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1608||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[5] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1609||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[4] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1610||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[3] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1611||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[2] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1612||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[1] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1613||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.DataO[0] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1614||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[7] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1615||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[6] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1616||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[5] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1617||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[4] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1618||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[3] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1619||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[2] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1620||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[1] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1621||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||BN362||@N: Removing sequential instance Main_0.RS422_Rx2.Uart.Uart.RReg[0] (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1622||UartRxRaw.vhd(61);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/61
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.shot_i_arst on CLKINT  I_314 ||FineSteeringMirror.srr(1647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1647||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.SpiRst_arst on CLKINT  I_315 ||FineSteeringMirror.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1648||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ltc2378.shot_i_arst_0 on CLKINT  I_316 ||FineSteeringMirror.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1649||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartLabFifoReset_i_arst on CLKINT  I_317 ||FineSteeringMirror.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1650||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_318 ||FineSteeringMirror.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1651||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_319 ||FineSteeringMirror.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1652||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_320 ||FineSteeringMirror.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1653||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_321 ||FineSteeringMirror.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1654||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ClkDac_i.SpiRst_arst on CLKINT  I_322 ||FineSteeringMirror.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1655||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_323 ||FineSteeringMirror.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1656||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.PPSCountReset_arst on CLKINT  I_324 ||FineSteeringMirror.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1657||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk3 on CLKINT  I_325 ||FineSteeringMirror.srr(1658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1658||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk1 on CLKINT  I_326 ||FineSteeringMirror.srr(1659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1659||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClkLab on CLKINT  I_327 ||FineSteeringMirror.srr(1660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1660||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk0 on CLKINT  I_328 ||FineSteeringMirror.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1661||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Ext_i.SpiRst_arst on CLKINT  I_329 ||FineSteeringMirror.srr(1662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1662||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ExtAddrInUart.UartClk on CLKINT  I_330 ||FineSteeringMirror.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1663||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk2 on CLKINT  I_331 ||FineSteeringMirror.srr(1664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1664||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClkLab on CLKINT  I_332 ||FineSteeringMirror.srr(1665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1665||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk3 on CLKINT  I_333 ||FineSteeringMirror.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1666||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk2 on CLKINT  I_334 ||FineSteeringMirror.srr(1667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1667||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk1 on CLKINT  I_335 ||FineSteeringMirror.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1668||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk0 on CLKINT  I_336 ||FineSteeringMirror.srr(1669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1669||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ExtAddrOutUart.SpiExtBusAddrTxdClock on CLKINT  I_337 ||FineSteeringMirror.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1670||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed||FineSteeringMirror.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1682||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1699||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1700||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1701||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1702||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1703||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1704||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1705||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1706||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1707||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1708||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1709||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1710||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1711||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1712||null;null
Implementation;Synthesis||BW150||@W:Clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||FineSteeringMirror.srr(1713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1713||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||FineSteeringMirror.srr(1724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1724||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.ExtAddrInUart.UartClkDiv.div_i_5.||FineSteeringMirror.srr(1725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1725||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.ExtAddrOutUart.SpiExtBusAddrTxdClockDiv.div_i.||FineSteeringMirror.srr(1726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1726||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartLabTxBitClockDiv.div_i_4.||FineSteeringMirror.srr(1727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1727||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartLabBitClockDiv.clko_i_1.||FineSteeringMirror.srr(1728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1728||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_3.||FineSteeringMirror.srr(1729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1729||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_3.||FineSteeringMirror.srr(1730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1730||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_2.||FineSteeringMirror.srr(1731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1731||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i.||FineSteeringMirror.srr(1732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1732||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i_1.||FineSteeringMirror.srr(1733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1733||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_2.||FineSteeringMirror.srr(1734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1734||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i_0.||FineSteeringMirror.srr(1735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1735||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_4|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i_0.||FineSteeringMirror.srr(1736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1736||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FineSteeringMirror_sb_0.CCC_0.GL0_net.||FineSteeringMirror.srr(1737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1737||null;null
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/65601541||Warning: Layout was invoked with the Timing-Driven option, but the placer was not able to find any timing-constrained paths.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:FineSteeringMirror
Implementation;Place and Route||(null)||Please refer to the log file for details about 9 Warning(s) , 6 Info(s)||FineSteeringMirror_layout_log.log;liberoaction://open_report/file/FineSteeringMirror_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:FineSteeringMirror
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||FineSteeringMirror_generateBitstream.log;liberoaction://open_report/file/FineSteeringMirror_generateBitstream.log||(null);(null)
