Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jan 10 20:33:10 2023
| Host         : DESKTOP-QUS580R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4_timing_summary_routed.rpt -rpx Nexys4_timing_summary_routed.rpx
| Design       : Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: OneSecClock/CLK_1_sec_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.743        0.000                      0                  419        0.139        0.000                      0                  419        4.500        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.743        0.000                      0                  415        0.139        0.000                      0                  415        4.500        0.000                       0                   232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.568        0.000                      0                    4        0.768        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.780ns (29.811%)  route 4.191ns (70.189%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.631     8.737    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.861 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.674     9.535    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.659 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.659    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     9.876 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.441    10.317    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.616 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.683    11.299    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.600    15.023    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.041    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 1.780ns (30.526%)  route 4.051ns (69.474%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.631     8.737    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.861 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.674     9.535    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.659 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.659    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     9.876 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.441    10.317    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.616 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.543    11.159    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.601    15.024    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205    15.042    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.780ns (30.786%)  route 4.002ns (69.214%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.631     8.737    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.861 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.674     9.535    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.659 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.659    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     9.876 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.441    10.317    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.616 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.494    11.109    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.600    15.023    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.041    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.780ns (30.840%)  route 3.992ns (69.160%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.631     8.737    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.861 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.674     9.535    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.659 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.659    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y91          MUXF7 (Prop_muxf7_I1_O)      0.217     9.876 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.441    10.317    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.299    10.616 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.484    11.099    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.601    15.024    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.042    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.460ns (26.928%)  route 3.962ns (73.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.826     8.931    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     9.049 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.597     9.646    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.326     9.972 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.777    10.750    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X12Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.522    14.945    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDRE (Setup_fdre_C_CE)      -0.169    14.999    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.460ns (26.928%)  route 3.962ns (73.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.826     8.931    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     9.049 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.597     9.646    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.326     9.972 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.777    10.750    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X12Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.522    14.945    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDRE (Setup_fdre_C_CE)      -0.169    14.999    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.460ns (26.928%)  route 3.962ns (73.072%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.826     8.931    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     9.049 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.597     9.646    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.326     9.972 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.777    10.750    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X12Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.522    14.945    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDRE (Setup_fdre_C_CE)      -0.169    14.999    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.460ns (27.130%)  route 3.921ns (72.870%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.826     8.931    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     9.049 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.597     9.646    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.326     9.972 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.737    10.709    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.525    14.948    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.966    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.460ns (27.130%)  route 3.921ns (72.870%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.826     8.931    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     9.049 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.597     9.646    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.326     9.972 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.737    10.709    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.525    14.948    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.966    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.460ns (27.641%)  route 3.822ns (72.359%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.725     5.328    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDSE (Prop_fdse_C_Q)         0.518     5.846 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           1.248     7.094    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[2]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.150     7.244 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.514     7.758    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.348     8.106 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.826     8.931    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.118     9.049 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.597     9.646    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.326     9.972 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.638    10.610    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.522    14.945    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.999    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.604     1.523    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDSE (Prop_fdse_C_Q)         0.141     1.664 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.087     1.752    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    Inst_TempSensorCtl/Inst_TWICtl/sclCnt0[5]
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.877     2.042    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDSE (Hold_fdse_C_D)         0.121     1.657    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 btn_u/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.822%)  route 0.284ns (55.178%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.605     1.524    btn_u/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  btn_u/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn_u/Q2_reg/Q
                         net (fo=2, routed)           0.202     1.868    unitate_cc/Q2
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  unitate_cc/FSM_sequential_stare_cur[0]_i_2/O
                         net (fo=1, routed)           0.082     1.995    unitate_cc/FSM_sequential_stare_cur[0]_i_2_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I1_O)        0.045     2.040 r  unitate_cc/FSM_sequential_stare_cur[0]_i_1/O
                         net (fo=1, routed)           0.000     2.040    unitate_cc/FSM_sequential_stare_cur[0]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.036    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.092     1.882    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 btn_c/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_c/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.602     1.521    btn_c/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  btn_c/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  btn_c/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.774    btn_c/Q1
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.876     2.041    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.075     1.613    btn_c/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.604     1.523    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.133     1.797    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X2Y96          LUT4 (Prop_lut4_I1_O)        0.048     1.845 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    Inst_TempSensorCtl/Inst_TWICtl/sclCnt0[3]
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.877     2.042    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[3]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDSE (Hold_fdse_C_D)         0.131     1.667    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.604     1.523    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.133     1.797    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X2Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.842 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    Inst_TempSensorCtl/Inst_TWICtl/sclCnt0[2]
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.877     2.042    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y96          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDSE (Hold_fdse_C_D)         0.120     1.656    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 b1_tx/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/o_TX_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.596     1.515    b1_tx/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  b1_tx/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  b1_tx/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=22, routed)          0.134     1.790    b1_tx/r_SM_Main[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.045     1.835 r  b1_tx/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.000     1.835    b1_tx/o_TX_Active_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  b1_tx/o_TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.034    b1_tx/clk_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  b1_tx/o_TX_Active_reg/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120     1.648    b1_tx/o_TX_Active_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.459%)  route 0.138ns (42.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.598     1.517    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  unitate_cc/FSM_sequential_stare_cur_reg[2]/Q
                         net (fo=10, routed)          0.138     1.796    unitate_cc/stare_cur[2]
    SLICE_X2Y104         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  unitate_cc/FSM_sequential_stare_cur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    unitate_cc/FSM_sequential_stare_cur[1]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.036    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.120     1.653    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 btn_u/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_u/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.903%)  route 0.383ns (73.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.605     1.524    btn_u/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  btn_u/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn_u/Q2_reg/Q
                         net (fo=2, routed)           0.383     2.048    btn_u/Q2
    SLICE_X0Y104         FDRE                                         r  btn_u/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.036    btn_u/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  btn_u/Q3_reg/C
                         clock pessimism             -0.245     1.790    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.070     1.860    btn_u/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 b1_tx/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/r_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.596     1.515    b1_tx/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  b1_tx/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  b1_tx/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=22, routed)          0.138     1.794    b1_tx/r_SM_Main[0]
    SLICE_X2Y110         LUT5 (Prop_lut5_I2_O)        0.045     1.839 r  b1_tx/r_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     1.839    b1_tx/r_TX_Done_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  b1_tx/r_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.034    b1_tx/clk_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  b1_tx/r_TX_Done_reg/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121     1.649    b1_tx/r_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.603     1.522    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y91          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDSE (Prop_fdse_C_Q)         0.164     1.686 f  Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[7]/Q
                         net (fo=3, routed)           0.093     1.780    Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg__0[7]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  Inst_TempSensorCtl/Inst_TWICtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Inst_TempSensorCtl/Inst_TWICtl/busState[1]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.876     2.041    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/busState_reg[1]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.091     1.626    Inst_TempSensorCtl/Inst_TWICtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     Inst_TempSensorCtl/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     Inst_TempSensorCtl/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81     b1_rx/r_Clk_Count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    unitate_cc/FSM_sequential_stare_cur_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    unitate_cc/FSM_sequential_stare_cur_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    unitate_cc/FSM_sequential_stare_cur_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    unitate_cc/FSM_sequential_stare_cur_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     b1_rx/r_Clk_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     b1_rx/r_Clk_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    b1_tx/r_Clk_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    b1_tx/r_Clk_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    b1_tx/r_Clk_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    b1_tx/r_Clk_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    b1_tx/r_Clk_Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y91    Inst_TempSensorCtl/temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    Inst_TempSensorCtl/temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    Inst_TempSensorCtl/temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    Inst_TempSensorCtl/temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y91    Inst_TempSensorCtl/temp_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     b1_rx/r_Clk_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     b1_rx/r_Clk_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     b1_rx/r_Clk_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     b1_rx/r_Clk_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     b1_rx/r_Clk_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     b1_rx/r_Clk_Count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     b1_rx/r_RX_DV_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    b1_tx/r_Clk_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    b1_tx/r_Clk_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    b1_tx/r_Clk_Count_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.580ns (20.303%)  route 2.277ns (79.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.723     5.326    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.669     6.451    btn_c/Q3
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.575 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          1.608     8.182    unitate_cc/in1
    SLICE_X1Y104         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    15.011    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.580ns (20.303%)  route 2.277ns (79.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.723     5.326    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.669     6.451    btn_c/Q3
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.575 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          1.608     8.182    unitate_cc/in1
    SLICE_X1Y104         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    15.011    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.580ns (20.303%)  route 2.277ns (79.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.723     5.326    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.669     6.451    btn_c/Q3
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.575 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          1.608     8.182    unitate_cc/in1
    SLICE_X1Y104         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    15.011    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[3]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    unitate_cc/FSM_sequential_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.580ns (21.285%)  route 2.145ns (78.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.723     5.326    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.669     6.451    btn_c/Q3
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.575 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          1.476     8.051    unitate_cc/in1
    SLICE_X2Y104         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    15.011    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y104         FDCE (Recov_fdce_C_CLR)     -0.319    14.837    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  6.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.227ns (23.438%)  route 0.742ns (76.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.603     1.522    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.154     1.804    btn_c/Q2
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.903 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          0.588     2.491    unitate_cc/in1
    SLICE_X2Y104         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.036    unitate_cc/clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X2Y104         FDCE (Remov_fdce_C_CLR)     -0.067     1.723    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.227ns (22.444%)  route 0.784ns (77.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.603     1.522    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.154     1.804    btn_c/Q2
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.903 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          0.631     2.534    unitate_cc/in1
    SLICE_X1Y104         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.036    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X1Y104         FDCE (Remov_fdce_C_CLR)     -0.092     1.698    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.227ns (22.444%)  route 0.784ns (77.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.603     1.522    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.154     1.804    btn_c/Q2
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.903 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          0.631     2.534    unitate_cc/in1
    SLICE_X1Y104         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.036    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X1Y104         FDCE (Remov_fdce_C_CLR)     -0.092     1.698    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.227ns (22.444%)  route 0.784ns (77.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.603     1.522    btn_c/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.650 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.154     1.804    btn_c/Q2
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.903 f  btn_c/state[2]_i_1/O
                         net (fo=29, routed)          0.631     2.534    unitate_cc/in1
    SLICE_X1Y104         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.036    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[3]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X1Y104         FDCE (Remov_fdce_C_CLR)     -0.092     1.698    unitate_cc/FSM_sequential_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.836    





