INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:34:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_3_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.420ns period=4.840ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.420ns period=4.840ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.840ns  (clk rise@4.840ns - clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.020ns (21.195%)  route 3.792ns (78.805%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.323 - 4.840 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3299, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X61Y79         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_3_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_3_q_reg[3]/Q
                         net (fo=9, routed)           0.807     1.531    lsq2/handshake_lsq_lsq2_core/ldq_addr_3_q[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.043     1.574 r  lsq2/handshake_lsq_lsq2_core/D_storeEn_INST_0_i_95/O
                         net (fo=1, routed)           0.443     2.017    lsq2/handshake_lsq_lsq2_core/D_storeEn_INST_0_i_95_n_0
    SLICE_X54Y75         LUT4 (Prop_lut4_I3_O)        0.043     2.060 f  lsq2/handshake_lsq_lsq2_core/D_storeEn_INST_0_i_48/O
                         net (fo=4, routed)           0.183     2.243    lsq2/handshake_lsq_lsq2_core/D_storeEn_INST_0_i_48_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.043     2.286 f  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[21]_i_6/O
                         net (fo=5, routed)           0.390     2.676    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_3_5
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.043     2.719 r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[31]_i_18/O
                         net (fo=1, routed)           0.000     2.719    lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[31]_i_18_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.907 r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.907    lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]_i_11_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.060 f  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[29]_i_7/O[1]
                         net (fo=1, routed)           0.167     3.227    lsq2/handshake_lsq_lsq2_core/TEMP_43_double_out1[13]
    SLICE_X53Y79         LUT3 (Prop_lut3_I0_O)        0.119     3.346 f  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[31]_i_9/O
                         net (fo=33, routed)          0.221     3.567    lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[31]_i_9_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.043     3.610 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_11/O
                         net (fo=1, routed)           0.308     3.918    lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_11_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.043     3.961 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_8/O
                         net (fo=1, routed)           0.407     4.368    lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_8_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.043     4.411 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_2/O
                         net (fo=2, routed)           0.251     4.662    lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_2_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I0_O)        0.043     4.705 r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[31]_i_1/O
                         net (fo=33, routed)          0.615     5.320    lsq2/handshake_lsq_lsq2_core/p_29_in
    SLICE_X39Y91         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.840     4.840 r  
                                                      0.000     4.840 r  clk (IN)
                         net (fo=3299, unset)         0.483     5.323    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X39Y91         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]/C
                         clock pessimism              0.000     5.323    
                         clock uncertainty           -0.035     5.287    
    SLICE_X39Y91         FDRE (Setup_fdre_C_CE)      -0.194     5.093    lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]
  -------------------------------------------------------------------
                         required time                          5.093    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                 -0.227    




