

================================================================
== Vivado HLS Report for 'CCLabel_preProcess'
================================================================
* Date:           Mon Mar 06 15:02:53 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         9|          8|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 8, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecMemCore([64 x i32]* %Image_r, [1 x i8]* @p_str1805, [12 x i8]* @p_str1816, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %Image_r, [5 x i8]* @p_str1815, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1814, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_1: stg_14 [1/1] 1.57ns
:2  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond1 [1/1] 1.88ns
:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: i_1 [1/1] 0.80ns
:2  %i_1 = add i4 %i, 1

ST_2: stg_18 [1/1] 0.00ns
:3  br i1 %exitcond1, label %3, label %2

ST_2: tmp_33 [1/1] 0.00ns
:3  %tmp_33 = trunc i4 %i to i3

ST_2: tmp [1/1] 0.00ns
:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_33, i3 0)

ST_2: tmp_3 [1/1] 0.00ns
:5  %tmp_3 = zext i6 %tmp to i64

ST_2: Image_addr [1/1] 0.00ns
:6  %Image_addr = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3

ST_2: Image_load [2/2] 2.39ns
:7  %Image_load = load i32* %Image_addr, align 4


 <State 3>: 8.67ns
ST_3: Image_load [1/2] 2.39ns
:7  %Image_load = load i32* %Image_addr, align 4

ST_3: tmp_4 [1/1] 2.52ns
:8  %tmp_4 = icmp ult i32 %Image_load, 70

ST_3: lbImage_addr [1/1] 0.00ns
:9  %lbImage_addr = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3

ST_3: p_cast [1/1] 1.37ns
:10  %p_cast = select i1 %tmp_4, i32 0, i32 1

ST_3: stg_28 [1/1] 2.39ns
:11  store i32 %p_cast, i32* %lbImage_addr, align 16

ST_3: tmp_2_s [1/1] 0.00ns
:12  %tmp_2_s = or i6 %tmp, 1

ST_3: tmp_3_1 [1/1] 0.00ns
:13  %tmp_3_1 = zext i6 %tmp_2_s to i64

ST_3: Image_addr_2 [1/1] 0.00ns
:14  %Image_addr_2 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3_1

ST_3: Image_load_1 [2/2] 2.39ns
:15  %Image_load_1 = load i32* %Image_addr_2, align 4


 <State 4>: 8.67ns
ST_4: Image_load_1 [1/2] 2.39ns
:15  %Image_load_1 = load i32* %Image_addr_2, align 4

ST_4: tmp_4_1 [1/1] 2.52ns
:16  %tmp_4_1 = icmp ult i32 %Image_load_1, 70

ST_4: lbImage_addr_8 [1/1] 0.00ns
:17  %lbImage_addr_8 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3_1

ST_4: p_8_cast [1/1] 1.37ns
:18  %p_8_cast = select i1 %tmp_4_1, i32 0, i32 1

ST_4: stg_37 [1/1] 2.39ns
:19  store i32 %p_8_cast, i32* %lbImage_addr_8, align 4

ST_4: tmp_2_1 [1/1] 0.00ns
:20  %tmp_2_1 = or i6 %tmp, 2

ST_4: tmp_3_2 [1/1] 0.00ns
:21  %tmp_3_2 = zext i6 %tmp_2_1 to i64

ST_4: Image_addr_3 [1/1] 0.00ns
:22  %Image_addr_3 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3_2

ST_4: Image_load_2 [2/2] 2.39ns
:23  %Image_load_2 = load i32* %Image_addr_3, align 4


 <State 5>: 8.67ns
ST_5: Image_load_2 [1/2] 2.39ns
:23  %Image_load_2 = load i32* %Image_addr_3, align 4

ST_5: tmp_4_2 [1/1] 2.52ns
:24  %tmp_4_2 = icmp ult i32 %Image_load_2, 70

ST_5: lbImage_addr_2 [1/1] 0.00ns
:25  %lbImage_addr_2 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3_2

ST_5: p_9_cast [1/1] 1.37ns
:26  %p_9_cast = select i1 %tmp_4_2, i32 0, i32 1

ST_5: stg_46 [1/1] 2.39ns
:27  store i32 %p_9_cast, i32* %lbImage_addr_2, align 8

ST_5: tmp_2_2 [1/1] 0.00ns
:28  %tmp_2_2 = or i6 %tmp, 3

ST_5: tmp_3_3 [1/1] 0.00ns
:29  %tmp_3_3 = zext i6 %tmp_2_2 to i64

ST_5: Image_addr_4 [1/1] 0.00ns
:30  %Image_addr_4 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3_3

ST_5: Image_load_3 [2/2] 2.39ns
:31  %Image_load_3 = load i32* %Image_addr_4, align 4


 <State 6>: 8.67ns
ST_6: Image_load_3 [1/2] 2.39ns
:31  %Image_load_3 = load i32* %Image_addr_4, align 4

ST_6: tmp_4_3 [1/1] 2.52ns
:32  %tmp_4_3 = icmp ult i32 %Image_load_3, 70

ST_6: lbImage_addr_3 [1/1] 0.00ns
:33  %lbImage_addr_3 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3_3

ST_6: p_10_cast [1/1] 1.37ns
:34  %p_10_cast = select i1 %tmp_4_3, i32 0, i32 1

ST_6: stg_55 [1/1] 2.39ns
:35  store i32 %p_10_cast, i32* %lbImage_addr_3, align 4

ST_6: tmp_2_3 [1/1] 0.00ns
:36  %tmp_2_3 = or i6 %tmp, 4

ST_6: tmp_3_4 [1/1] 0.00ns
:37  %tmp_3_4 = zext i6 %tmp_2_3 to i64

ST_6: Image_addr_5 [1/1] 0.00ns
:38  %Image_addr_5 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3_4

ST_6: Image_load_4 [2/2] 2.39ns
:39  %Image_load_4 = load i32* %Image_addr_5, align 4


 <State 7>: 8.67ns
ST_7: Image_load_4 [1/2] 2.39ns
:39  %Image_load_4 = load i32* %Image_addr_5, align 4

ST_7: tmp_4_4 [1/1] 2.52ns
:40  %tmp_4_4 = icmp ult i32 %Image_load_4, 70

ST_7: lbImage_addr_4 [1/1] 0.00ns
:41  %lbImage_addr_4 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3_4

ST_7: p_11_cast [1/1] 1.37ns
:42  %p_11_cast = select i1 %tmp_4_4, i32 0, i32 1

ST_7: stg_64 [1/1] 2.39ns
:43  store i32 %p_11_cast, i32* %lbImage_addr_4, align 16

ST_7: tmp_2_4 [1/1] 0.00ns
:44  %tmp_2_4 = or i6 %tmp, 5

ST_7: tmp_3_5 [1/1] 0.00ns
:45  %tmp_3_5 = zext i6 %tmp_2_4 to i64

ST_7: Image_addr_6 [1/1] 0.00ns
:46  %Image_addr_6 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3_5

ST_7: Image_load_5 [2/2] 2.39ns
:47  %Image_load_5 = load i32* %Image_addr_6, align 4


 <State 8>: 8.67ns
ST_8: Image_load_5 [1/2] 2.39ns
:47  %Image_load_5 = load i32* %Image_addr_6, align 4

ST_8: tmp_4_5 [1/1] 2.52ns
:48  %tmp_4_5 = icmp ult i32 %Image_load_5, 70

ST_8: lbImage_addr_5 [1/1] 0.00ns
:49  %lbImage_addr_5 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3_5

ST_8: p_12_cast [1/1] 1.37ns
:50  %p_12_cast = select i1 %tmp_4_5, i32 0, i32 1

ST_8: stg_73 [1/1] 2.39ns
:51  store i32 %p_12_cast, i32* %lbImage_addr_5, align 4

ST_8: tmp_2_5 [1/1] 0.00ns
:52  %tmp_2_5 = or i6 %tmp, 6

ST_8: tmp_3_6 [1/1] 0.00ns
:53  %tmp_3_6 = zext i6 %tmp_2_5 to i64

ST_8: Image_addr_7 [1/1] 0.00ns
:54  %Image_addr_7 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3_6

ST_8: Image_load_6 [2/2] 2.39ns
:55  %Image_load_6 = load i32* %Image_addr_7, align 4


 <State 9>: 8.67ns
ST_9: Image_load_6 [1/2] 2.39ns
:55  %Image_load_6 = load i32* %Image_addr_7, align 4

ST_9: tmp_4_6 [1/1] 2.52ns
:56  %tmp_4_6 = icmp ult i32 %Image_load_6, 70

ST_9: lbImage_addr_6 [1/1] 0.00ns
:57  %lbImage_addr_6 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3_6

ST_9: p_13_cast [1/1] 1.37ns
:58  %p_13_cast = select i1 %tmp_4_6, i32 0, i32 1

ST_9: stg_82 [1/1] 2.39ns
:59  store i32 %p_13_cast, i32* %lbImage_addr_6, align 8

ST_9: tmp_2_6 [1/1] 0.00ns
:60  %tmp_2_6 = or i6 %tmp, 7

ST_9: tmp_3_7 [1/1] 0.00ns
:61  %tmp_3_7 = zext i6 %tmp_2_6 to i64

ST_9: Image_addr_8 [1/1] 0.00ns
:62  %Image_addr_8 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3_7

ST_9: Image_load_7 [2/2] 2.39ns
:63  %Image_load_7 = load i32* %Image_addr_8, align 4


 <State 10>: 8.67ns
ST_10: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_10: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1804)

ST_10: stg_89 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_10: Image_load_7 [1/2] 2.39ns
:63  %Image_load_7 = load i32* %Image_addr_8, align 4

ST_10: tmp_4_7 [1/1] 2.52ns
:64  %tmp_4_7 = icmp ult i32 %Image_load_7, 70

ST_10: lbImage_addr_7 [1/1] 0.00ns
:65  %lbImage_addr_7 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3_7

ST_10: p_14_cast [1/1] 1.37ns
:66  %p_14_cast = select i1 %tmp_4_7, i32 0, i32 1

ST_10: stg_94 [1/1] 2.39ns
:67  store i32 %p_14_cast, i32* %lbImage_addr_7, align 4

ST_10: empty_13 [1/1] 0.00ns
:68  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1804, i32 %tmp_s)

ST_10: stg_96 [1/1] 0.00ns
:69  br label %1


 <State 11>: 0.00ns
ST_11: stg_97 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
