INFO: [VRFC 10-163] Analyzing VHDL file "D:/Cal State Long Beach/CECS 341/lab2/CECS341/Lab_2_Part1/Lab_2_Part1.srcs/sim_1/new/logic_circuit_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_circuit_testbench'
