

================================================================
== Synthesis Summary Report of 'box_blur_filter'
================================================================
+ General Information: 
    * Date:           Tue Jul 15 02:54:42 2025
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        box_blur_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7vx485t-ffg1157-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------------+---------+-----------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |            |         |           |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|    BRAM    |   DSP   |     FF    |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------------+---------+-----------+------------+-----+
    |+ box_blur_filter                   |     -|  0.12|  8294407|  6.636e+07|         -|  8294408|       -|        no|  1024 (49%)|  3 (~0%)|  993 (~0%)|  2197 (~0%)|    -|
    | o VITIS_LOOP_22_1_VITIS_LOOP_23_2  |    II|  7.04|  8294405|  6.636e+07|        33|       27|  307200|       yes|           -|        -|          -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+---------------+------------+---------------+---------+----------+
| Interface     | Data Width | Address Width | Offset  | Register |
+---------------+------------+---------------+---------+----------+
| s_axi_control | 32         | 22            | 1048576 | 0        |
+---------------+------------+---------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------------+
| Argument      | Direction | Datatype       |
+---------------+-----------+----------------+
| input_pixels  | in        | unsigned char* |
| output_pixels | out       | unsigned char* |
+---------------+-----------+----------------+

* SW-to-HW Mapping
+---------------+-----------------------------+---------+-------------------------------+
| Argument      | HW Name                     | HW Type | HW Info                       |
+---------------+-----------------------------+---------+-------------------------------+
| input_pixels  | s_axi_control input_pixels  | memory  | offset=1048576, range=1048576 |
| output_pixels | s_axi_control output_pixels | memory  | offset=2097152, range=1048576 |
+---------------+-----------------------------+---------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================

