# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part2 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/fourbit_counter.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:38 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/fourbit_counter.v 
# -- Compiling module fourbit_counter
# 
# Top level modules:
# 	fourbit_counter
# End time: 10:12:39 on May 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part1 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/state_reg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:39 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/state_reg.v 
# -- Compiling module state_reg
# 
# Top level modules:
# 	state_reg
# End time: 10:12:39 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part2 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/next_state_P2.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:39 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/next_state_P2.v 
# -- Compiling module next_state_P2
# 
# Top level modules:
# 	next_state_P2
# End time: 10:12:39 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part2 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/state_reg_P2.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:39 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/state_reg_P2.v 
# -- Compiling module threebit_state_reg_P2
# 
# Top level modules:
# 	threebit_state_reg_P2
# End time: 10:12:39 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part2 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/output_sig_P2.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:39 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/output_sig_P2.v 
# -- Compiling module output_sig_P2
# 
# Top level modules:
# 	output_sig_P2
# End time: 10:12:40 on May 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part2 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/n1s_n0s.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:40 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/n1s_n0s.v 
# -- Compiling module n1s_n0s
# 
# Top level modules:
# 	n1s_n0s
# End time: 10:12:40 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part2 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/counter_module.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:40 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part2/counter_module.v 
# -- Compiling module counter_module
# 
# Top level modules:
# 	counter_module
# End time: 10:12:40 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part1 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/four1s_four0s.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:40 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/four1s_four0s.v 
# -- Compiling module four1s_four0s
# 
# Top level modules:
# 	four1s_four0s
# End time: 10:12:40 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part1 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/lab6_p1_TB.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:40 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/lab6_p1_TB.v 
# -- Compiling module lab6_p1_TB
# 
# Top level modules:
# 	lab6_p1_TB
# End time: 10:12:41 on May 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part1 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/next_state.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:41 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/next_state.v 
# -- Compiling module next_state
# 
# Top level modules:
# 	next_state
# End time: 10:12:41 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/remon/Desktop/ELEC2602/lab6\ elec2602/part1 {C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/output_sig.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:12:41 on May 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1" C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/output_sig.v 
# -- Compiling module output_sig
# 
# Top level modules:
# 	output_sig
# End time: 10:12:41 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab6_p1_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab6_p1_TB 
# Start time: 10:12:41 on May 26,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/lab6_p1_TB.v(7): (vopt-2685) [TFMPC] - Too few port connections for 'inst_poo'.  Expected 5, found 4.
# ** Warning: C:/Users/remon/Desktop/ELEC2602/lab6 elec2602/part1/lab6_p1_TB.v(7): (vopt-2718) [TFMPC] - Missing connection for port 'curr_state'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.lab6_p1_TB(fast)
# Loading work.four1s_four0s(fast)
# Loading work.state_reg(fast)
# Loading work.next_state(fast)
# Loading work.output_sig(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kcha7976  Hostname: W63880T2  ProcessID: 15936
#           Attempting to use alternate WLF file "./wlft3exwsj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3exwsj
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 10:15:02 on May 26,2022, Elapsed time: 0:02:21
# Errors: 0, Warnings: 4
