
MotorController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007420  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  080074e0  080074e0  000084e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079a4  080079a4  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080079a4  080079a4  000089a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079ac  080079ac  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079ac  080079ac  000089ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079b0  080079b0  000089b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080079b4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  20000068  08007a1c  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08007a1c  0000933c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bcbc  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc4  00000000  00000000  00014d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  00016a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000080c  00000000  00000000  00017470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000033f5  00000000  00000000  00017c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e38e  00000000  00000000  0001b071  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006af72  00000000  00000000  000293ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00094371  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000307c  00000000  00000000  000943b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00097430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080074c8 	.word	0x080074c8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080074c8 	.word	0x080074c8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_cfrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	0008      	movs	r0, r1
 8000238:	4661      	mov	r1, ip
 800023a:	e7ff      	b.n	800023c <__aeabi_cfcmpeq>

0800023c <__aeabi_cfcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f000 fcaf 	bl	8000ba0 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cfcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_fcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 fc37 	bl	8000ac0 <__eqsf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_fcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fca1 	bl	8000ba0 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_fcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fc97 	bl	8000ba0 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_fcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fc45 	bl	8000b10 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_fcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_fcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 fc3b 	bl	8000b10 <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_fcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			@ (mov r8, r8)

080002a8 <__aeabi_uldivmod>:
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d111      	bne.n	80002d0 <__aeabi_uldivmod+0x28>
 80002ac:	2a00      	cmp	r2, #0
 80002ae:	d10f      	bne.n	80002d0 <__aeabi_uldivmod+0x28>
 80002b0:	2900      	cmp	r1, #0
 80002b2:	d100      	bne.n	80002b6 <__aeabi_uldivmod+0xe>
 80002b4:	2800      	cmp	r0, #0
 80002b6:	d002      	beq.n	80002be <__aeabi_uldivmod+0x16>
 80002b8:	2100      	movs	r1, #0
 80002ba:	43c9      	mvns	r1, r1
 80002bc:	0008      	movs	r0, r1
 80002be:	b407      	push	{r0, r1, r2}
 80002c0:	4802      	ldr	r0, [pc, #8]	@ (80002cc <__aeabi_uldivmod+0x24>)
 80002c2:	a102      	add	r1, pc, #8	@ (adr r1, 80002cc <__aeabi_uldivmod+0x24>)
 80002c4:	1840      	adds	r0, r0, r1
 80002c6:	9002      	str	r0, [sp, #8]
 80002c8:	bd03      	pop	{r0, r1, pc}
 80002ca:	46c0      	nop			@ (mov r8, r8)
 80002cc:	ffffff65 	.word	0xffffff65
 80002d0:	b403      	push	{r0, r1}
 80002d2:	4668      	mov	r0, sp
 80002d4:	b501      	push	{r0, lr}
 80002d6:	9802      	ldr	r0, [sp, #8]
 80002d8:	f000 f81e 	bl	8000318 <__udivmoddi4>
 80002dc:	9b01      	ldr	r3, [sp, #4]
 80002de:	469e      	mov	lr, r3
 80002e0:	b002      	add	sp, #8
 80002e2:	bc0c      	pop	{r2, r3}
 80002e4:	4770      	bx	lr
 80002e6:	46c0      	nop			@ (mov r8, r8)

080002e8 <__aeabi_f2uiz>:
 80002e8:	219e      	movs	r1, #158	@ 0x9e
 80002ea:	b510      	push	{r4, lr}
 80002ec:	05c9      	lsls	r1, r1, #23
 80002ee:	1c04      	adds	r4, r0, #0
 80002f0:	f7ff ffd0 	bl	8000294 <__aeabi_fcmpge>
 80002f4:	2800      	cmp	r0, #0
 80002f6:	d103      	bne.n	8000300 <__aeabi_f2uiz+0x18>
 80002f8:	1c20      	adds	r0, r4, #0
 80002fa:	f001 f857 	bl	80013ac <__aeabi_f2iz>
 80002fe:	bd10      	pop	{r4, pc}
 8000300:	219e      	movs	r1, #158	@ 0x9e
 8000302:	1c20      	adds	r0, r4, #0
 8000304:	05c9      	lsls	r1, r1, #23
 8000306:	f000 fded 	bl	8000ee4 <__aeabi_fsub>
 800030a:	f001 f84f 	bl	80013ac <__aeabi_f2iz>
 800030e:	2380      	movs	r3, #128	@ 0x80
 8000310:	061b      	lsls	r3, r3, #24
 8000312:	469c      	mov	ip, r3
 8000314:	4460      	add	r0, ip
 8000316:	e7f2      	b.n	80002fe <__aeabi_f2uiz+0x16>

08000318 <__udivmoddi4>:
 8000318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800031a:	4657      	mov	r7, sl
 800031c:	464e      	mov	r6, r9
 800031e:	4645      	mov	r5, r8
 8000320:	46de      	mov	lr, fp
 8000322:	b5e0      	push	{r5, r6, r7, lr}
 8000324:	0004      	movs	r4, r0
 8000326:	000d      	movs	r5, r1
 8000328:	4692      	mov	sl, r2
 800032a:	4699      	mov	r9, r3
 800032c:	b083      	sub	sp, #12
 800032e:	428b      	cmp	r3, r1
 8000330:	d830      	bhi.n	8000394 <__udivmoddi4+0x7c>
 8000332:	d02d      	beq.n	8000390 <__udivmoddi4+0x78>
 8000334:	4649      	mov	r1, r9
 8000336:	4650      	mov	r0, sl
 8000338:	f002 faea 	bl	8002910 <__clzdi2>
 800033c:	0029      	movs	r1, r5
 800033e:	0006      	movs	r6, r0
 8000340:	0020      	movs	r0, r4
 8000342:	f002 fae5 	bl	8002910 <__clzdi2>
 8000346:	1a33      	subs	r3, r6, r0
 8000348:	4698      	mov	r8, r3
 800034a:	3b20      	subs	r3, #32
 800034c:	d434      	bmi.n	80003b8 <__udivmoddi4+0xa0>
 800034e:	469b      	mov	fp, r3
 8000350:	4653      	mov	r3, sl
 8000352:	465a      	mov	r2, fp
 8000354:	4093      	lsls	r3, r2
 8000356:	4642      	mov	r2, r8
 8000358:	001f      	movs	r7, r3
 800035a:	4653      	mov	r3, sl
 800035c:	4093      	lsls	r3, r2
 800035e:	001e      	movs	r6, r3
 8000360:	42af      	cmp	r7, r5
 8000362:	d83b      	bhi.n	80003dc <__udivmoddi4+0xc4>
 8000364:	42af      	cmp	r7, r5
 8000366:	d100      	bne.n	800036a <__udivmoddi4+0x52>
 8000368:	e079      	b.n	800045e <__udivmoddi4+0x146>
 800036a:	465b      	mov	r3, fp
 800036c:	1ba4      	subs	r4, r4, r6
 800036e:	41bd      	sbcs	r5, r7
 8000370:	2b00      	cmp	r3, #0
 8000372:	da00      	bge.n	8000376 <__udivmoddi4+0x5e>
 8000374:	e076      	b.n	8000464 <__udivmoddi4+0x14c>
 8000376:	2200      	movs	r2, #0
 8000378:	2300      	movs	r3, #0
 800037a:	9200      	str	r2, [sp, #0]
 800037c:	9301      	str	r3, [sp, #4]
 800037e:	2301      	movs	r3, #1
 8000380:	465a      	mov	r2, fp
 8000382:	4093      	lsls	r3, r2
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	2301      	movs	r3, #1
 8000388:	4642      	mov	r2, r8
 800038a:	4093      	lsls	r3, r2
 800038c:	9300      	str	r3, [sp, #0]
 800038e:	e029      	b.n	80003e4 <__udivmoddi4+0xcc>
 8000390:	4282      	cmp	r2, r0
 8000392:	d9cf      	bls.n	8000334 <__udivmoddi4+0x1c>
 8000394:	2200      	movs	r2, #0
 8000396:	2300      	movs	r3, #0
 8000398:	9200      	str	r2, [sp, #0]
 800039a:	9301      	str	r3, [sp, #4]
 800039c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <__udivmoddi4+0x8e>
 80003a2:	601c      	str	r4, [r3, #0]
 80003a4:	605d      	str	r5, [r3, #4]
 80003a6:	9800      	ldr	r0, [sp, #0]
 80003a8:	9901      	ldr	r1, [sp, #4]
 80003aa:	b003      	add	sp, #12
 80003ac:	bcf0      	pop	{r4, r5, r6, r7}
 80003ae:	46bb      	mov	fp, r7
 80003b0:	46b2      	mov	sl, r6
 80003b2:	46a9      	mov	r9, r5
 80003b4:	46a0      	mov	r8, r4
 80003b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003b8:	4642      	mov	r2, r8
 80003ba:	469b      	mov	fp, r3
 80003bc:	2320      	movs	r3, #32
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	4652      	mov	r2, sl
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	4641      	mov	r1, r8
 80003c6:	0013      	movs	r3, r2
 80003c8:	464a      	mov	r2, r9
 80003ca:	408a      	lsls	r2, r1
 80003cc:	0017      	movs	r7, r2
 80003ce:	4642      	mov	r2, r8
 80003d0:	431f      	orrs	r7, r3
 80003d2:	4653      	mov	r3, sl
 80003d4:	4093      	lsls	r3, r2
 80003d6:	001e      	movs	r6, r3
 80003d8:	42af      	cmp	r7, r5
 80003da:	d9c3      	bls.n	8000364 <__udivmoddi4+0x4c>
 80003dc:	2200      	movs	r2, #0
 80003de:	2300      	movs	r3, #0
 80003e0:	9200      	str	r2, [sp, #0]
 80003e2:	9301      	str	r3, [sp, #4]
 80003e4:	4643      	mov	r3, r8
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d0d8      	beq.n	800039c <__udivmoddi4+0x84>
 80003ea:	07fb      	lsls	r3, r7, #31
 80003ec:	0872      	lsrs	r2, r6, #1
 80003ee:	431a      	orrs	r2, r3
 80003f0:	4646      	mov	r6, r8
 80003f2:	087b      	lsrs	r3, r7, #1
 80003f4:	e00e      	b.n	8000414 <__udivmoddi4+0xfc>
 80003f6:	42ab      	cmp	r3, r5
 80003f8:	d101      	bne.n	80003fe <__udivmoddi4+0xe6>
 80003fa:	42a2      	cmp	r2, r4
 80003fc:	d80c      	bhi.n	8000418 <__udivmoddi4+0x100>
 80003fe:	1aa4      	subs	r4, r4, r2
 8000400:	419d      	sbcs	r5, r3
 8000402:	2001      	movs	r0, #1
 8000404:	1924      	adds	r4, r4, r4
 8000406:	416d      	adcs	r5, r5
 8000408:	2100      	movs	r1, #0
 800040a:	3e01      	subs	r6, #1
 800040c:	1824      	adds	r4, r4, r0
 800040e:	414d      	adcs	r5, r1
 8000410:	2e00      	cmp	r6, #0
 8000412:	d006      	beq.n	8000422 <__udivmoddi4+0x10a>
 8000414:	42ab      	cmp	r3, r5
 8000416:	d9ee      	bls.n	80003f6 <__udivmoddi4+0xde>
 8000418:	3e01      	subs	r6, #1
 800041a:	1924      	adds	r4, r4, r4
 800041c:	416d      	adcs	r5, r5
 800041e:	2e00      	cmp	r6, #0
 8000420:	d1f8      	bne.n	8000414 <__udivmoddi4+0xfc>
 8000422:	9800      	ldr	r0, [sp, #0]
 8000424:	9901      	ldr	r1, [sp, #4]
 8000426:	465b      	mov	r3, fp
 8000428:	1900      	adds	r0, r0, r4
 800042a:	4169      	adcs	r1, r5
 800042c:	2b00      	cmp	r3, #0
 800042e:	db24      	blt.n	800047a <__udivmoddi4+0x162>
 8000430:	002b      	movs	r3, r5
 8000432:	465a      	mov	r2, fp
 8000434:	4644      	mov	r4, r8
 8000436:	40d3      	lsrs	r3, r2
 8000438:	002a      	movs	r2, r5
 800043a:	40e2      	lsrs	r2, r4
 800043c:	001c      	movs	r4, r3
 800043e:	465b      	mov	r3, fp
 8000440:	0015      	movs	r5, r2
 8000442:	2b00      	cmp	r3, #0
 8000444:	db2a      	blt.n	800049c <__udivmoddi4+0x184>
 8000446:	0026      	movs	r6, r4
 8000448:	409e      	lsls	r6, r3
 800044a:	0033      	movs	r3, r6
 800044c:	0026      	movs	r6, r4
 800044e:	4647      	mov	r7, r8
 8000450:	40be      	lsls	r6, r7
 8000452:	0032      	movs	r2, r6
 8000454:	1a80      	subs	r0, r0, r2
 8000456:	4199      	sbcs	r1, r3
 8000458:	9000      	str	r0, [sp, #0]
 800045a:	9101      	str	r1, [sp, #4]
 800045c:	e79e      	b.n	800039c <__udivmoddi4+0x84>
 800045e:	42a3      	cmp	r3, r4
 8000460:	d8bc      	bhi.n	80003dc <__udivmoddi4+0xc4>
 8000462:	e782      	b.n	800036a <__udivmoddi4+0x52>
 8000464:	4642      	mov	r2, r8
 8000466:	2320      	movs	r3, #32
 8000468:	2100      	movs	r1, #0
 800046a:	1a9b      	subs	r3, r3, r2
 800046c:	2200      	movs	r2, #0
 800046e:	9100      	str	r1, [sp, #0]
 8000470:	9201      	str	r2, [sp, #4]
 8000472:	2201      	movs	r2, #1
 8000474:	40da      	lsrs	r2, r3
 8000476:	9201      	str	r2, [sp, #4]
 8000478:	e785      	b.n	8000386 <__udivmoddi4+0x6e>
 800047a:	4642      	mov	r2, r8
 800047c:	2320      	movs	r3, #32
 800047e:	1a9b      	subs	r3, r3, r2
 8000480:	002a      	movs	r2, r5
 8000482:	4646      	mov	r6, r8
 8000484:	409a      	lsls	r2, r3
 8000486:	0023      	movs	r3, r4
 8000488:	40f3      	lsrs	r3, r6
 800048a:	4644      	mov	r4, r8
 800048c:	4313      	orrs	r3, r2
 800048e:	002a      	movs	r2, r5
 8000490:	40e2      	lsrs	r2, r4
 8000492:	001c      	movs	r4, r3
 8000494:	465b      	mov	r3, fp
 8000496:	0015      	movs	r5, r2
 8000498:	2b00      	cmp	r3, #0
 800049a:	dad4      	bge.n	8000446 <__udivmoddi4+0x12e>
 800049c:	4642      	mov	r2, r8
 800049e:	002f      	movs	r7, r5
 80004a0:	2320      	movs	r3, #32
 80004a2:	0026      	movs	r6, r4
 80004a4:	4097      	lsls	r7, r2
 80004a6:	1a9b      	subs	r3, r3, r2
 80004a8:	40de      	lsrs	r6, r3
 80004aa:	003b      	movs	r3, r7
 80004ac:	4333      	orrs	r3, r6
 80004ae:	e7cd      	b.n	800044c <__udivmoddi4+0x134>

080004b0 <__aeabi_fadd>:
 80004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b2:	024b      	lsls	r3, r1, #9
 80004b4:	0a5a      	lsrs	r2, r3, #9
 80004b6:	4694      	mov	ip, r2
 80004b8:	004a      	lsls	r2, r1, #1
 80004ba:	0fc9      	lsrs	r1, r1, #31
 80004bc:	46ce      	mov	lr, r9
 80004be:	4647      	mov	r7, r8
 80004c0:	4689      	mov	r9, r1
 80004c2:	0045      	lsls	r5, r0, #1
 80004c4:	0246      	lsls	r6, r0, #9
 80004c6:	0e2d      	lsrs	r5, r5, #24
 80004c8:	0e12      	lsrs	r2, r2, #24
 80004ca:	b580      	push	{r7, lr}
 80004cc:	0999      	lsrs	r1, r3, #6
 80004ce:	0a77      	lsrs	r7, r6, #9
 80004d0:	0fc4      	lsrs	r4, r0, #31
 80004d2:	09b6      	lsrs	r6, r6, #6
 80004d4:	1aab      	subs	r3, r5, r2
 80004d6:	454c      	cmp	r4, r9
 80004d8:	d020      	beq.n	800051c <__aeabi_fadd+0x6c>
 80004da:	2b00      	cmp	r3, #0
 80004dc:	dd0c      	ble.n	80004f8 <__aeabi_fadd+0x48>
 80004de:	2a00      	cmp	r2, #0
 80004e0:	d134      	bne.n	800054c <__aeabi_fadd+0x9c>
 80004e2:	2900      	cmp	r1, #0
 80004e4:	d02a      	beq.n	800053c <__aeabi_fadd+0x8c>
 80004e6:	1e5a      	subs	r2, r3, #1
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d100      	bne.n	80004ee <__aeabi_fadd+0x3e>
 80004ec:	e08f      	b.n	800060e <__aeabi_fadd+0x15e>
 80004ee:	2bff      	cmp	r3, #255	@ 0xff
 80004f0:	d100      	bne.n	80004f4 <__aeabi_fadd+0x44>
 80004f2:	e0cd      	b.n	8000690 <__aeabi_fadd+0x1e0>
 80004f4:	0013      	movs	r3, r2
 80004f6:	e02f      	b.n	8000558 <__aeabi_fadd+0xa8>
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d060      	beq.n	80005be <__aeabi_fadd+0x10e>
 80004fc:	1b53      	subs	r3, r2, r5
 80004fe:	2d00      	cmp	r5, #0
 8000500:	d000      	beq.n	8000504 <__aeabi_fadd+0x54>
 8000502:	e0ee      	b.n	80006e2 <__aeabi_fadd+0x232>
 8000504:	2e00      	cmp	r6, #0
 8000506:	d100      	bne.n	800050a <__aeabi_fadd+0x5a>
 8000508:	e13e      	b.n	8000788 <__aeabi_fadd+0x2d8>
 800050a:	1e5c      	subs	r4, r3, #1
 800050c:	2b01      	cmp	r3, #1
 800050e:	d100      	bne.n	8000512 <__aeabi_fadd+0x62>
 8000510:	e16b      	b.n	80007ea <__aeabi_fadd+0x33a>
 8000512:	2bff      	cmp	r3, #255	@ 0xff
 8000514:	d100      	bne.n	8000518 <__aeabi_fadd+0x68>
 8000516:	e0b9      	b.n	800068c <__aeabi_fadd+0x1dc>
 8000518:	0023      	movs	r3, r4
 800051a:	e0e7      	b.n	80006ec <__aeabi_fadd+0x23c>
 800051c:	2b00      	cmp	r3, #0
 800051e:	dc00      	bgt.n	8000522 <__aeabi_fadd+0x72>
 8000520:	e0a4      	b.n	800066c <__aeabi_fadd+0x1bc>
 8000522:	2a00      	cmp	r2, #0
 8000524:	d069      	beq.n	80005fa <__aeabi_fadd+0x14a>
 8000526:	2dff      	cmp	r5, #255	@ 0xff
 8000528:	d100      	bne.n	800052c <__aeabi_fadd+0x7c>
 800052a:	e0b1      	b.n	8000690 <__aeabi_fadd+0x1e0>
 800052c:	2280      	movs	r2, #128	@ 0x80
 800052e:	04d2      	lsls	r2, r2, #19
 8000530:	4311      	orrs	r1, r2
 8000532:	2b1b      	cmp	r3, #27
 8000534:	dc00      	bgt.n	8000538 <__aeabi_fadd+0x88>
 8000536:	e0e9      	b.n	800070c <__aeabi_fadd+0x25c>
 8000538:	002b      	movs	r3, r5
 800053a:	3605      	adds	r6, #5
 800053c:	08f7      	lsrs	r7, r6, #3
 800053e:	2bff      	cmp	r3, #255	@ 0xff
 8000540:	d100      	bne.n	8000544 <__aeabi_fadd+0x94>
 8000542:	e0a5      	b.n	8000690 <__aeabi_fadd+0x1e0>
 8000544:	027a      	lsls	r2, r7, #9
 8000546:	0a52      	lsrs	r2, r2, #9
 8000548:	b2d8      	uxtb	r0, r3
 800054a:	e030      	b.n	80005ae <__aeabi_fadd+0xfe>
 800054c:	2dff      	cmp	r5, #255	@ 0xff
 800054e:	d100      	bne.n	8000552 <__aeabi_fadd+0xa2>
 8000550:	e09e      	b.n	8000690 <__aeabi_fadd+0x1e0>
 8000552:	2280      	movs	r2, #128	@ 0x80
 8000554:	04d2      	lsls	r2, r2, #19
 8000556:	4311      	orrs	r1, r2
 8000558:	2001      	movs	r0, #1
 800055a:	2b1b      	cmp	r3, #27
 800055c:	dc08      	bgt.n	8000570 <__aeabi_fadd+0xc0>
 800055e:	0008      	movs	r0, r1
 8000560:	2220      	movs	r2, #32
 8000562:	40d8      	lsrs	r0, r3
 8000564:	1ad3      	subs	r3, r2, r3
 8000566:	4099      	lsls	r1, r3
 8000568:	000b      	movs	r3, r1
 800056a:	1e5a      	subs	r2, r3, #1
 800056c:	4193      	sbcs	r3, r2
 800056e:	4318      	orrs	r0, r3
 8000570:	1a36      	subs	r6, r6, r0
 8000572:	0173      	lsls	r3, r6, #5
 8000574:	d400      	bmi.n	8000578 <__aeabi_fadd+0xc8>
 8000576:	e071      	b.n	800065c <__aeabi_fadd+0x1ac>
 8000578:	01b6      	lsls	r6, r6, #6
 800057a:	09b7      	lsrs	r7, r6, #6
 800057c:	0038      	movs	r0, r7
 800057e:	f002 f9a9 	bl	80028d4 <__clzsi2>
 8000582:	003b      	movs	r3, r7
 8000584:	3805      	subs	r0, #5
 8000586:	4083      	lsls	r3, r0
 8000588:	4285      	cmp	r5, r0
 800058a:	dd4d      	ble.n	8000628 <__aeabi_fadd+0x178>
 800058c:	4eb4      	ldr	r6, [pc, #720]	@ (8000860 <__aeabi_fadd+0x3b0>)
 800058e:	1a2d      	subs	r5, r5, r0
 8000590:	401e      	ands	r6, r3
 8000592:	075a      	lsls	r2, r3, #29
 8000594:	d068      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 8000596:	220f      	movs	r2, #15
 8000598:	4013      	ands	r3, r2
 800059a:	2b04      	cmp	r3, #4
 800059c:	d064      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 800059e:	3604      	adds	r6, #4
 80005a0:	0173      	lsls	r3, r6, #5
 80005a2:	d561      	bpl.n	8000668 <__aeabi_fadd+0x1b8>
 80005a4:	1c68      	adds	r0, r5, #1
 80005a6:	2dfe      	cmp	r5, #254	@ 0xfe
 80005a8:	d154      	bne.n	8000654 <__aeabi_fadd+0x1a4>
 80005aa:	20ff      	movs	r0, #255	@ 0xff
 80005ac:	2200      	movs	r2, #0
 80005ae:	05c0      	lsls	r0, r0, #23
 80005b0:	4310      	orrs	r0, r2
 80005b2:	07e4      	lsls	r4, r4, #31
 80005b4:	4320      	orrs	r0, r4
 80005b6:	bcc0      	pop	{r6, r7}
 80005b8:	46b9      	mov	r9, r7
 80005ba:	46b0      	mov	r8, r6
 80005bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005be:	22fe      	movs	r2, #254	@ 0xfe
 80005c0:	4690      	mov	r8, r2
 80005c2:	1c68      	adds	r0, r5, #1
 80005c4:	0002      	movs	r2, r0
 80005c6:	4640      	mov	r0, r8
 80005c8:	4210      	tst	r0, r2
 80005ca:	d16b      	bne.n	80006a4 <__aeabi_fadd+0x1f4>
 80005cc:	2d00      	cmp	r5, #0
 80005ce:	d000      	beq.n	80005d2 <__aeabi_fadd+0x122>
 80005d0:	e0dd      	b.n	800078e <__aeabi_fadd+0x2de>
 80005d2:	2e00      	cmp	r6, #0
 80005d4:	d100      	bne.n	80005d8 <__aeabi_fadd+0x128>
 80005d6:	e102      	b.n	80007de <__aeabi_fadd+0x32e>
 80005d8:	2900      	cmp	r1, #0
 80005da:	d0b3      	beq.n	8000544 <__aeabi_fadd+0x94>
 80005dc:	2280      	movs	r2, #128	@ 0x80
 80005de:	1a77      	subs	r7, r6, r1
 80005e0:	04d2      	lsls	r2, r2, #19
 80005e2:	4217      	tst	r7, r2
 80005e4:	d100      	bne.n	80005e8 <__aeabi_fadd+0x138>
 80005e6:	e136      	b.n	8000856 <__aeabi_fadd+0x3a6>
 80005e8:	464c      	mov	r4, r9
 80005ea:	1b8e      	subs	r6, r1, r6
 80005ec:	d061      	beq.n	80006b2 <__aeabi_fadd+0x202>
 80005ee:	2001      	movs	r0, #1
 80005f0:	4216      	tst	r6, r2
 80005f2:	d130      	bne.n	8000656 <__aeabi_fadd+0x1a6>
 80005f4:	2300      	movs	r3, #0
 80005f6:	08f7      	lsrs	r7, r6, #3
 80005f8:	e7a4      	b.n	8000544 <__aeabi_fadd+0x94>
 80005fa:	2900      	cmp	r1, #0
 80005fc:	d09e      	beq.n	800053c <__aeabi_fadd+0x8c>
 80005fe:	1e5a      	subs	r2, r3, #1
 8000600:	2b01      	cmp	r3, #1
 8000602:	d100      	bne.n	8000606 <__aeabi_fadd+0x156>
 8000604:	e0ca      	b.n	800079c <__aeabi_fadd+0x2ec>
 8000606:	2bff      	cmp	r3, #255	@ 0xff
 8000608:	d042      	beq.n	8000690 <__aeabi_fadd+0x1e0>
 800060a:	0013      	movs	r3, r2
 800060c:	e791      	b.n	8000532 <__aeabi_fadd+0x82>
 800060e:	1a71      	subs	r1, r6, r1
 8000610:	014b      	lsls	r3, r1, #5
 8000612:	d400      	bmi.n	8000616 <__aeabi_fadd+0x166>
 8000614:	e0d1      	b.n	80007ba <__aeabi_fadd+0x30a>
 8000616:	018f      	lsls	r7, r1, #6
 8000618:	09bf      	lsrs	r7, r7, #6
 800061a:	0038      	movs	r0, r7
 800061c:	f002 f95a 	bl	80028d4 <__clzsi2>
 8000620:	003b      	movs	r3, r7
 8000622:	3805      	subs	r0, #5
 8000624:	4083      	lsls	r3, r0
 8000626:	2501      	movs	r5, #1
 8000628:	2220      	movs	r2, #32
 800062a:	1b40      	subs	r0, r0, r5
 800062c:	3001      	adds	r0, #1
 800062e:	1a12      	subs	r2, r2, r0
 8000630:	001e      	movs	r6, r3
 8000632:	4093      	lsls	r3, r2
 8000634:	40c6      	lsrs	r6, r0
 8000636:	1e5a      	subs	r2, r3, #1
 8000638:	4193      	sbcs	r3, r2
 800063a:	431e      	orrs	r6, r3
 800063c:	d039      	beq.n	80006b2 <__aeabi_fadd+0x202>
 800063e:	0773      	lsls	r3, r6, #29
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x194>
 8000642:	e11b      	b.n	800087c <__aeabi_fadd+0x3cc>
 8000644:	230f      	movs	r3, #15
 8000646:	2500      	movs	r5, #0
 8000648:	4033      	ands	r3, r6
 800064a:	2b04      	cmp	r3, #4
 800064c:	d1a7      	bne.n	800059e <__aeabi_fadd+0xee>
 800064e:	2001      	movs	r0, #1
 8000650:	0172      	lsls	r2, r6, #5
 8000652:	d57c      	bpl.n	800074e <__aeabi_fadd+0x29e>
 8000654:	b2c0      	uxtb	r0, r0
 8000656:	01b2      	lsls	r2, r6, #6
 8000658:	0a52      	lsrs	r2, r2, #9
 800065a:	e7a8      	b.n	80005ae <__aeabi_fadd+0xfe>
 800065c:	0773      	lsls	r3, r6, #29
 800065e:	d003      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 8000660:	230f      	movs	r3, #15
 8000662:	4033      	ands	r3, r6
 8000664:	2b04      	cmp	r3, #4
 8000666:	d19a      	bne.n	800059e <__aeabi_fadd+0xee>
 8000668:	002b      	movs	r3, r5
 800066a:	e767      	b.n	800053c <__aeabi_fadd+0x8c>
 800066c:	2b00      	cmp	r3, #0
 800066e:	d023      	beq.n	80006b8 <__aeabi_fadd+0x208>
 8000670:	1b53      	subs	r3, r2, r5
 8000672:	2d00      	cmp	r5, #0
 8000674:	d17b      	bne.n	800076e <__aeabi_fadd+0x2be>
 8000676:	2e00      	cmp	r6, #0
 8000678:	d100      	bne.n	800067c <__aeabi_fadd+0x1cc>
 800067a:	e086      	b.n	800078a <__aeabi_fadd+0x2da>
 800067c:	1e5d      	subs	r5, r3, #1
 800067e:	2b01      	cmp	r3, #1
 8000680:	d100      	bne.n	8000684 <__aeabi_fadd+0x1d4>
 8000682:	e08b      	b.n	800079c <__aeabi_fadd+0x2ec>
 8000684:	2bff      	cmp	r3, #255	@ 0xff
 8000686:	d002      	beq.n	800068e <__aeabi_fadd+0x1de>
 8000688:	002b      	movs	r3, r5
 800068a:	e075      	b.n	8000778 <__aeabi_fadd+0x2c8>
 800068c:	464c      	mov	r4, r9
 800068e:	4667      	mov	r7, ip
 8000690:	2f00      	cmp	r7, #0
 8000692:	d100      	bne.n	8000696 <__aeabi_fadd+0x1e6>
 8000694:	e789      	b.n	80005aa <__aeabi_fadd+0xfa>
 8000696:	2280      	movs	r2, #128	@ 0x80
 8000698:	03d2      	lsls	r2, r2, #15
 800069a:	433a      	orrs	r2, r7
 800069c:	0252      	lsls	r2, r2, #9
 800069e:	20ff      	movs	r0, #255	@ 0xff
 80006a0:	0a52      	lsrs	r2, r2, #9
 80006a2:	e784      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006a4:	1a77      	subs	r7, r6, r1
 80006a6:	017b      	lsls	r3, r7, #5
 80006a8:	d46b      	bmi.n	8000782 <__aeabi_fadd+0x2d2>
 80006aa:	2f00      	cmp	r7, #0
 80006ac:	d000      	beq.n	80006b0 <__aeabi_fadd+0x200>
 80006ae:	e765      	b.n	800057c <__aeabi_fadd+0xcc>
 80006b0:	2400      	movs	r4, #0
 80006b2:	2000      	movs	r0, #0
 80006b4:	2200      	movs	r2, #0
 80006b6:	e77a      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006b8:	22fe      	movs	r2, #254	@ 0xfe
 80006ba:	1c6b      	adds	r3, r5, #1
 80006bc:	421a      	tst	r2, r3
 80006be:	d149      	bne.n	8000754 <__aeabi_fadd+0x2a4>
 80006c0:	2d00      	cmp	r5, #0
 80006c2:	d000      	beq.n	80006c6 <__aeabi_fadd+0x216>
 80006c4:	e09f      	b.n	8000806 <__aeabi_fadd+0x356>
 80006c6:	2e00      	cmp	r6, #0
 80006c8:	d100      	bne.n	80006cc <__aeabi_fadd+0x21c>
 80006ca:	e0ba      	b.n	8000842 <__aeabi_fadd+0x392>
 80006cc:	2900      	cmp	r1, #0
 80006ce:	d100      	bne.n	80006d2 <__aeabi_fadd+0x222>
 80006d0:	e0cf      	b.n	8000872 <__aeabi_fadd+0x3c2>
 80006d2:	1872      	adds	r2, r6, r1
 80006d4:	0153      	lsls	r3, r2, #5
 80006d6:	d400      	bmi.n	80006da <__aeabi_fadd+0x22a>
 80006d8:	e0cd      	b.n	8000876 <__aeabi_fadd+0x3c6>
 80006da:	0192      	lsls	r2, r2, #6
 80006dc:	2001      	movs	r0, #1
 80006de:	0a52      	lsrs	r2, r2, #9
 80006e0:	e765      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006e2:	2aff      	cmp	r2, #255	@ 0xff
 80006e4:	d0d2      	beq.n	800068c <__aeabi_fadd+0x1dc>
 80006e6:	2080      	movs	r0, #128	@ 0x80
 80006e8:	04c0      	lsls	r0, r0, #19
 80006ea:	4306      	orrs	r6, r0
 80006ec:	2001      	movs	r0, #1
 80006ee:	2b1b      	cmp	r3, #27
 80006f0:	dc08      	bgt.n	8000704 <__aeabi_fadd+0x254>
 80006f2:	0030      	movs	r0, r6
 80006f4:	2420      	movs	r4, #32
 80006f6:	40d8      	lsrs	r0, r3
 80006f8:	1ae3      	subs	r3, r4, r3
 80006fa:	409e      	lsls	r6, r3
 80006fc:	0033      	movs	r3, r6
 80006fe:	1e5c      	subs	r4, r3, #1
 8000700:	41a3      	sbcs	r3, r4
 8000702:	4318      	orrs	r0, r3
 8000704:	464c      	mov	r4, r9
 8000706:	0015      	movs	r5, r2
 8000708:	1a0e      	subs	r6, r1, r0
 800070a:	e732      	b.n	8000572 <__aeabi_fadd+0xc2>
 800070c:	0008      	movs	r0, r1
 800070e:	2220      	movs	r2, #32
 8000710:	40d8      	lsrs	r0, r3
 8000712:	1ad3      	subs	r3, r2, r3
 8000714:	4099      	lsls	r1, r3
 8000716:	000b      	movs	r3, r1
 8000718:	1e5a      	subs	r2, r3, #1
 800071a:	4193      	sbcs	r3, r2
 800071c:	4303      	orrs	r3, r0
 800071e:	18f6      	adds	r6, r6, r3
 8000720:	0173      	lsls	r3, r6, #5
 8000722:	d59b      	bpl.n	800065c <__aeabi_fadd+0x1ac>
 8000724:	3501      	adds	r5, #1
 8000726:	2dff      	cmp	r5, #255	@ 0xff
 8000728:	d100      	bne.n	800072c <__aeabi_fadd+0x27c>
 800072a:	e73e      	b.n	80005aa <__aeabi_fadd+0xfa>
 800072c:	2301      	movs	r3, #1
 800072e:	494d      	ldr	r1, [pc, #308]	@ (8000864 <__aeabi_fadd+0x3b4>)
 8000730:	0872      	lsrs	r2, r6, #1
 8000732:	4033      	ands	r3, r6
 8000734:	400a      	ands	r2, r1
 8000736:	431a      	orrs	r2, r3
 8000738:	0016      	movs	r6, r2
 800073a:	0753      	lsls	r3, r2, #29
 800073c:	d004      	beq.n	8000748 <__aeabi_fadd+0x298>
 800073e:	230f      	movs	r3, #15
 8000740:	4013      	ands	r3, r2
 8000742:	2b04      	cmp	r3, #4
 8000744:	d000      	beq.n	8000748 <__aeabi_fadd+0x298>
 8000746:	e72a      	b.n	800059e <__aeabi_fadd+0xee>
 8000748:	0173      	lsls	r3, r6, #5
 800074a:	d500      	bpl.n	800074e <__aeabi_fadd+0x29e>
 800074c:	e72a      	b.n	80005a4 <__aeabi_fadd+0xf4>
 800074e:	002b      	movs	r3, r5
 8000750:	08f7      	lsrs	r7, r6, #3
 8000752:	e6f7      	b.n	8000544 <__aeabi_fadd+0x94>
 8000754:	2bff      	cmp	r3, #255	@ 0xff
 8000756:	d100      	bne.n	800075a <__aeabi_fadd+0x2aa>
 8000758:	e727      	b.n	80005aa <__aeabi_fadd+0xfa>
 800075a:	1871      	adds	r1, r6, r1
 800075c:	0849      	lsrs	r1, r1, #1
 800075e:	074a      	lsls	r2, r1, #29
 8000760:	d02f      	beq.n	80007c2 <__aeabi_fadd+0x312>
 8000762:	220f      	movs	r2, #15
 8000764:	400a      	ands	r2, r1
 8000766:	2a04      	cmp	r2, #4
 8000768:	d02b      	beq.n	80007c2 <__aeabi_fadd+0x312>
 800076a:	1d0e      	adds	r6, r1, #4
 800076c:	e6e6      	b.n	800053c <__aeabi_fadd+0x8c>
 800076e:	2aff      	cmp	r2, #255	@ 0xff
 8000770:	d08d      	beq.n	800068e <__aeabi_fadd+0x1de>
 8000772:	2080      	movs	r0, #128	@ 0x80
 8000774:	04c0      	lsls	r0, r0, #19
 8000776:	4306      	orrs	r6, r0
 8000778:	2b1b      	cmp	r3, #27
 800077a:	dd24      	ble.n	80007c6 <__aeabi_fadd+0x316>
 800077c:	0013      	movs	r3, r2
 800077e:	1d4e      	adds	r6, r1, #5
 8000780:	e6dc      	b.n	800053c <__aeabi_fadd+0x8c>
 8000782:	464c      	mov	r4, r9
 8000784:	1b8f      	subs	r7, r1, r6
 8000786:	e6f9      	b.n	800057c <__aeabi_fadd+0xcc>
 8000788:	464c      	mov	r4, r9
 800078a:	000e      	movs	r6, r1
 800078c:	e6d6      	b.n	800053c <__aeabi_fadd+0x8c>
 800078e:	2e00      	cmp	r6, #0
 8000790:	d149      	bne.n	8000826 <__aeabi_fadd+0x376>
 8000792:	2900      	cmp	r1, #0
 8000794:	d068      	beq.n	8000868 <__aeabi_fadd+0x3b8>
 8000796:	4667      	mov	r7, ip
 8000798:	464c      	mov	r4, r9
 800079a:	e77c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800079c:	1870      	adds	r0, r6, r1
 800079e:	0143      	lsls	r3, r0, #5
 80007a0:	d574      	bpl.n	800088c <__aeabi_fadd+0x3dc>
 80007a2:	4930      	ldr	r1, [pc, #192]	@ (8000864 <__aeabi_fadd+0x3b4>)
 80007a4:	0840      	lsrs	r0, r0, #1
 80007a6:	4001      	ands	r1, r0
 80007a8:	0743      	lsls	r3, r0, #29
 80007aa:	d009      	beq.n	80007c0 <__aeabi_fadd+0x310>
 80007ac:	230f      	movs	r3, #15
 80007ae:	4003      	ands	r3, r0
 80007b0:	2b04      	cmp	r3, #4
 80007b2:	d005      	beq.n	80007c0 <__aeabi_fadd+0x310>
 80007b4:	2302      	movs	r3, #2
 80007b6:	1d0e      	adds	r6, r1, #4
 80007b8:	e6c0      	b.n	800053c <__aeabi_fadd+0x8c>
 80007ba:	2301      	movs	r3, #1
 80007bc:	08cf      	lsrs	r7, r1, #3
 80007be:	e6c1      	b.n	8000544 <__aeabi_fadd+0x94>
 80007c0:	2302      	movs	r3, #2
 80007c2:	08cf      	lsrs	r7, r1, #3
 80007c4:	e6be      	b.n	8000544 <__aeabi_fadd+0x94>
 80007c6:	2520      	movs	r5, #32
 80007c8:	0030      	movs	r0, r6
 80007ca:	40d8      	lsrs	r0, r3
 80007cc:	1aeb      	subs	r3, r5, r3
 80007ce:	409e      	lsls	r6, r3
 80007d0:	0033      	movs	r3, r6
 80007d2:	1e5d      	subs	r5, r3, #1
 80007d4:	41ab      	sbcs	r3, r5
 80007d6:	4303      	orrs	r3, r0
 80007d8:	0015      	movs	r5, r2
 80007da:	185e      	adds	r6, r3, r1
 80007dc:	e7a0      	b.n	8000720 <__aeabi_fadd+0x270>
 80007de:	2900      	cmp	r1, #0
 80007e0:	d100      	bne.n	80007e4 <__aeabi_fadd+0x334>
 80007e2:	e765      	b.n	80006b0 <__aeabi_fadd+0x200>
 80007e4:	464c      	mov	r4, r9
 80007e6:	4667      	mov	r7, ip
 80007e8:	e6ac      	b.n	8000544 <__aeabi_fadd+0x94>
 80007ea:	1b8f      	subs	r7, r1, r6
 80007ec:	017b      	lsls	r3, r7, #5
 80007ee:	d52e      	bpl.n	800084e <__aeabi_fadd+0x39e>
 80007f0:	01bf      	lsls	r7, r7, #6
 80007f2:	09bf      	lsrs	r7, r7, #6
 80007f4:	0038      	movs	r0, r7
 80007f6:	f002 f86d 	bl	80028d4 <__clzsi2>
 80007fa:	003b      	movs	r3, r7
 80007fc:	3805      	subs	r0, #5
 80007fe:	4083      	lsls	r3, r0
 8000800:	464c      	mov	r4, r9
 8000802:	3501      	adds	r5, #1
 8000804:	e710      	b.n	8000628 <__aeabi_fadd+0x178>
 8000806:	2e00      	cmp	r6, #0
 8000808:	d100      	bne.n	800080c <__aeabi_fadd+0x35c>
 800080a:	e740      	b.n	800068e <__aeabi_fadd+0x1de>
 800080c:	2900      	cmp	r1, #0
 800080e:	d100      	bne.n	8000812 <__aeabi_fadd+0x362>
 8000810:	e741      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000812:	2380      	movs	r3, #128	@ 0x80
 8000814:	03db      	lsls	r3, r3, #15
 8000816:	429f      	cmp	r7, r3
 8000818:	d200      	bcs.n	800081c <__aeabi_fadd+0x36c>
 800081a:	e73c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800081c:	459c      	cmp	ip, r3
 800081e:	d300      	bcc.n	8000822 <__aeabi_fadd+0x372>
 8000820:	e739      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000822:	4667      	mov	r7, ip
 8000824:	e737      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000826:	2900      	cmp	r1, #0
 8000828:	d100      	bne.n	800082c <__aeabi_fadd+0x37c>
 800082a:	e734      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800082c:	2380      	movs	r3, #128	@ 0x80
 800082e:	03db      	lsls	r3, r3, #15
 8000830:	429f      	cmp	r7, r3
 8000832:	d200      	bcs.n	8000836 <__aeabi_fadd+0x386>
 8000834:	e72f      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000836:	459c      	cmp	ip, r3
 8000838:	d300      	bcc.n	800083c <__aeabi_fadd+0x38c>
 800083a:	e72c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800083c:	464c      	mov	r4, r9
 800083e:	4667      	mov	r7, ip
 8000840:	e729      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000842:	2900      	cmp	r1, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_fadd+0x398>
 8000846:	e734      	b.n	80006b2 <__aeabi_fadd+0x202>
 8000848:	2300      	movs	r3, #0
 800084a:	08cf      	lsrs	r7, r1, #3
 800084c:	e67a      	b.n	8000544 <__aeabi_fadd+0x94>
 800084e:	464c      	mov	r4, r9
 8000850:	2301      	movs	r3, #1
 8000852:	08ff      	lsrs	r7, r7, #3
 8000854:	e676      	b.n	8000544 <__aeabi_fadd+0x94>
 8000856:	2f00      	cmp	r7, #0
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x3ac>
 800085a:	e729      	b.n	80006b0 <__aeabi_fadd+0x200>
 800085c:	08ff      	lsrs	r7, r7, #3
 800085e:	e671      	b.n	8000544 <__aeabi_fadd+0x94>
 8000860:	fbffffff 	.word	0xfbffffff
 8000864:	7dffffff 	.word	0x7dffffff
 8000868:	2280      	movs	r2, #128	@ 0x80
 800086a:	2400      	movs	r4, #0
 800086c:	20ff      	movs	r0, #255	@ 0xff
 800086e:	03d2      	lsls	r2, r2, #15
 8000870:	e69d      	b.n	80005ae <__aeabi_fadd+0xfe>
 8000872:	2300      	movs	r3, #0
 8000874:	e666      	b.n	8000544 <__aeabi_fadd+0x94>
 8000876:	2300      	movs	r3, #0
 8000878:	08d7      	lsrs	r7, r2, #3
 800087a:	e663      	b.n	8000544 <__aeabi_fadd+0x94>
 800087c:	2001      	movs	r0, #1
 800087e:	0172      	lsls	r2, r6, #5
 8000880:	d500      	bpl.n	8000884 <__aeabi_fadd+0x3d4>
 8000882:	e6e7      	b.n	8000654 <__aeabi_fadd+0x1a4>
 8000884:	0031      	movs	r1, r6
 8000886:	2300      	movs	r3, #0
 8000888:	08cf      	lsrs	r7, r1, #3
 800088a:	e65b      	b.n	8000544 <__aeabi_fadd+0x94>
 800088c:	2301      	movs	r3, #1
 800088e:	08c7      	lsrs	r7, r0, #3
 8000890:	e658      	b.n	8000544 <__aeabi_fadd+0x94>
 8000892:	46c0      	nop			@ (mov r8, r8)

08000894 <__aeabi_fdiv>:
 8000894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000896:	4646      	mov	r6, r8
 8000898:	464f      	mov	r7, r9
 800089a:	46d6      	mov	lr, sl
 800089c:	0245      	lsls	r5, r0, #9
 800089e:	b5c0      	push	{r6, r7, lr}
 80008a0:	0fc3      	lsrs	r3, r0, #31
 80008a2:	0047      	lsls	r7, r0, #1
 80008a4:	4698      	mov	r8, r3
 80008a6:	1c0e      	adds	r6, r1, #0
 80008a8:	0a6d      	lsrs	r5, r5, #9
 80008aa:	0e3f      	lsrs	r7, r7, #24
 80008ac:	d05b      	beq.n	8000966 <__aeabi_fdiv+0xd2>
 80008ae:	2fff      	cmp	r7, #255	@ 0xff
 80008b0:	d021      	beq.n	80008f6 <__aeabi_fdiv+0x62>
 80008b2:	2380      	movs	r3, #128	@ 0x80
 80008b4:	00ed      	lsls	r5, r5, #3
 80008b6:	04db      	lsls	r3, r3, #19
 80008b8:	431d      	orrs	r5, r3
 80008ba:	2300      	movs	r3, #0
 80008bc:	4699      	mov	r9, r3
 80008be:	469a      	mov	sl, r3
 80008c0:	3f7f      	subs	r7, #127	@ 0x7f
 80008c2:	0274      	lsls	r4, r6, #9
 80008c4:	0073      	lsls	r3, r6, #1
 80008c6:	0a64      	lsrs	r4, r4, #9
 80008c8:	0e1b      	lsrs	r3, r3, #24
 80008ca:	0ff6      	lsrs	r6, r6, #31
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d020      	beq.n	8000912 <__aeabi_fdiv+0x7e>
 80008d0:	2bff      	cmp	r3, #255	@ 0xff
 80008d2:	d043      	beq.n	800095c <__aeabi_fdiv+0xc8>
 80008d4:	2280      	movs	r2, #128	@ 0x80
 80008d6:	2000      	movs	r0, #0
 80008d8:	00e4      	lsls	r4, r4, #3
 80008da:	04d2      	lsls	r2, r2, #19
 80008dc:	4314      	orrs	r4, r2
 80008de:	3b7f      	subs	r3, #127	@ 0x7f
 80008e0:	4642      	mov	r2, r8
 80008e2:	1aff      	subs	r7, r7, r3
 80008e4:	464b      	mov	r3, r9
 80008e6:	4072      	eors	r2, r6
 80008e8:	2b0f      	cmp	r3, #15
 80008ea:	d900      	bls.n	80008ee <__aeabi_fdiv+0x5a>
 80008ec:	e09d      	b.n	8000a2a <__aeabi_fdiv+0x196>
 80008ee:	4971      	ldr	r1, [pc, #452]	@ (8000ab4 <__aeabi_fdiv+0x220>)
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	58cb      	ldr	r3, [r1, r3]
 80008f4:	469f      	mov	pc, r3
 80008f6:	2d00      	cmp	r5, #0
 80008f8:	d15a      	bne.n	80009b0 <__aeabi_fdiv+0x11c>
 80008fa:	2308      	movs	r3, #8
 80008fc:	4699      	mov	r9, r3
 80008fe:	3b06      	subs	r3, #6
 8000900:	0274      	lsls	r4, r6, #9
 8000902:	469a      	mov	sl, r3
 8000904:	0073      	lsls	r3, r6, #1
 8000906:	27ff      	movs	r7, #255	@ 0xff
 8000908:	0a64      	lsrs	r4, r4, #9
 800090a:	0e1b      	lsrs	r3, r3, #24
 800090c:	0ff6      	lsrs	r6, r6, #31
 800090e:	2b00      	cmp	r3, #0
 8000910:	d1de      	bne.n	80008d0 <__aeabi_fdiv+0x3c>
 8000912:	2c00      	cmp	r4, #0
 8000914:	d13b      	bne.n	800098e <__aeabi_fdiv+0xfa>
 8000916:	2301      	movs	r3, #1
 8000918:	4642      	mov	r2, r8
 800091a:	4649      	mov	r1, r9
 800091c:	4072      	eors	r2, r6
 800091e:	4319      	orrs	r1, r3
 8000920:	290e      	cmp	r1, #14
 8000922:	d818      	bhi.n	8000956 <__aeabi_fdiv+0xc2>
 8000924:	4864      	ldr	r0, [pc, #400]	@ (8000ab8 <__aeabi_fdiv+0x224>)
 8000926:	0089      	lsls	r1, r1, #2
 8000928:	5841      	ldr	r1, [r0, r1]
 800092a:	468f      	mov	pc, r1
 800092c:	4653      	mov	r3, sl
 800092e:	2b02      	cmp	r3, #2
 8000930:	d100      	bne.n	8000934 <__aeabi_fdiv+0xa0>
 8000932:	e0b8      	b.n	8000aa6 <__aeabi_fdiv+0x212>
 8000934:	2b03      	cmp	r3, #3
 8000936:	d06e      	beq.n	8000a16 <__aeabi_fdiv+0x182>
 8000938:	4642      	mov	r2, r8
 800093a:	002c      	movs	r4, r5
 800093c:	2b01      	cmp	r3, #1
 800093e:	d140      	bne.n	80009c2 <__aeabi_fdiv+0x12e>
 8000940:	2000      	movs	r0, #0
 8000942:	2400      	movs	r4, #0
 8000944:	05c0      	lsls	r0, r0, #23
 8000946:	4320      	orrs	r0, r4
 8000948:	07d2      	lsls	r2, r2, #31
 800094a:	4310      	orrs	r0, r2
 800094c:	bce0      	pop	{r5, r6, r7}
 800094e:	46ba      	mov	sl, r7
 8000950:	46b1      	mov	r9, r6
 8000952:	46a8      	mov	r8, r5
 8000954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000956:	20ff      	movs	r0, #255	@ 0xff
 8000958:	2400      	movs	r4, #0
 800095a:	e7f3      	b.n	8000944 <__aeabi_fdiv+0xb0>
 800095c:	2c00      	cmp	r4, #0
 800095e:	d120      	bne.n	80009a2 <__aeabi_fdiv+0x10e>
 8000960:	2302      	movs	r3, #2
 8000962:	3fff      	subs	r7, #255	@ 0xff
 8000964:	e7d8      	b.n	8000918 <__aeabi_fdiv+0x84>
 8000966:	2d00      	cmp	r5, #0
 8000968:	d105      	bne.n	8000976 <__aeabi_fdiv+0xe2>
 800096a:	2304      	movs	r3, #4
 800096c:	4699      	mov	r9, r3
 800096e:	3b03      	subs	r3, #3
 8000970:	2700      	movs	r7, #0
 8000972:	469a      	mov	sl, r3
 8000974:	e7a5      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 8000976:	0028      	movs	r0, r5
 8000978:	f001 ffac 	bl	80028d4 <__clzsi2>
 800097c:	2776      	movs	r7, #118	@ 0x76
 800097e:	1f43      	subs	r3, r0, #5
 8000980:	409d      	lsls	r5, r3
 8000982:	2300      	movs	r3, #0
 8000984:	427f      	negs	r7, r7
 8000986:	4699      	mov	r9, r3
 8000988:	469a      	mov	sl, r3
 800098a:	1a3f      	subs	r7, r7, r0
 800098c:	e799      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 800098e:	0020      	movs	r0, r4
 8000990:	f001 ffa0 	bl	80028d4 <__clzsi2>
 8000994:	1f43      	subs	r3, r0, #5
 8000996:	409c      	lsls	r4, r3
 8000998:	2376      	movs	r3, #118	@ 0x76
 800099a:	425b      	negs	r3, r3
 800099c:	1a1b      	subs	r3, r3, r0
 800099e:	2000      	movs	r0, #0
 80009a0:	e79e      	b.n	80008e0 <__aeabi_fdiv+0x4c>
 80009a2:	2303      	movs	r3, #3
 80009a4:	464a      	mov	r2, r9
 80009a6:	431a      	orrs	r2, r3
 80009a8:	4691      	mov	r9, r2
 80009aa:	2003      	movs	r0, #3
 80009ac:	33fc      	adds	r3, #252	@ 0xfc
 80009ae:	e797      	b.n	80008e0 <__aeabi_fdiv+0x4c>
 80009b0:	230c      	movs	r3, #12
 80009b2:	4699      	mov	r9, r3
 80009b4:	3b09      	subs	r3, #9
 80009b6:	27ff      	movs	r7, #255	@ 0xff
 80009b8:	469a      	mov	sl, r3
 80009ba:	e782      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 80009bc:	2803      	cmp	r0, #3
 80009be:	d02c      	beq.n	8000a1a <__aeabi_fdiv+0x186>
 80009c0:	0032      	movs	r2, r6
 80009c2:	0038      	movs	r0, r7
 80009c4:	307f      	adds	r0, #127	@ 0x7f
 80009c6:	2800      	cmp	r0, #0
 80009c8:	dd47      	ble.n	8000a5a <__aeabi_fdiv+0x1c6>
 80009ca:	0763      	lsls	r3, r4, #29
 80009cc:	d004      	beq.n	80009d8 <__aeabi_fdiv+0x144>
 80009ce:	230f      	movs	r3, #15
 80009d0:	4023      	ands	r3, r4
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	d000      	beq.n	80009d8 <__aeabi_fdiv+0x144>
 80009d6:	3404      	adds	r4, #4
 80009d8:	0123      	lsls	r3, r4, #4
 80009da:	d503      	bpl.n	80009e4 <__aeabi_fdiv+0x150>
 80009dc:	0038      	movs	r0, r7
 80009de:	4b37      	ldr	r3, [pc, #220]	@ (8000abc <__aeabi_fdiv+0x228>)
 80009e0:	3080      	adds	r0, #128	@ 0x80
 80009e2:	401c      	ands	r4, r3
 80009e4:	28fe      	cmp	r0, #254	@ 0xfe
 80009e6:	dcb6      	bgt.n	8000956 <__aeabi_fdiv+0xc2>
 80009e8:	01a4      	lsls	r4, r4, #6
 80009ea:	0a64      	lsrs	r4, r4, #9
 80009ec:	b2c0      	uxtb	r0, r0
 80009ee:	e7a9      	b.n	8000944 <__aeabi_fdiv+0xb0>
 80009f0:	2480      	movs	r4, #128	@ 0x80
 80009f2:	2200      	movs	r2, #0
 80009f4:	20ff      	movs	r0, #255	@ 0xff
 80009f6:	03e4      	lsls	r4, r4, #15
 80009f8:	e7a4      	b.n	8000944 <__aeabi_fdiv+0xb0>
 80009fa:	2380      	movs	r3, #128	@ 0x80
 80009fc:	03db      	lsls	r3, r3, #15
 80009fe:	421d      	tst	r5, r3
 8000a00:	d001      	beq.n	8000a06 <__aeabi_fdiv+0x172>
 8000a02:	421c      	tst	r4, r3
 8000a04:	d00b      	beq.n	8000a1e <__aeabi_fdiv+0x18a>
 8000a06:	2480      	movs	r4, #128	@ 0x80
 8000a08:	03e4      	lsls	r4, r4, #15
 8000a0a:	432c      	orrs	r4, r5
 8000a0c:	0264      	lsls	r4, r4, #9
 8000a0e:	4642      	mov	r2, r8
 8000a10:	20ff      	movs	r0, #255	@ 0xff
 8000a12:	0a64      	lsrs	r4, r4, #9
 8000a14:	e796      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a16:	4646      	mov	r6, r8
 8000a18:	002c      	movs	r4, r5
 8000a1a:	2380      	movs	r3, #128	@ 0x80
 8000a1c:	03db      	lsls	r3, r3, #15
 8000a1e:	431c      	orrs	r4, r3
 8000a20:	0264      	lsls	r4, r4, #9
 8000a22:	0032      	movs	r2, r6
 8000a24:	20ff      	movs	r0, #255	@ 0xff
 8000a26:	0a64      	lsrs	r4, r4, #9
 8000a28:	e78c      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a2a:	016d      	lsls	r5, r5, #5
 8000a2c:	0160      	lsls	r0, r4, #5
 8000a2e:	4285      	cmp	r5, r0
 8000a30:	d22d      	bcs.n	8000a8e <__aeabi_fdiv+0x1fa>
 8000a32:	231b      	movs	r3, #27
 8000a34:	2400      	movs	r4, #0
 8000a36:	3f01      	subs	r7, #1
 8000a38:	2601      	movs	r6, #1
 8000a3a:	0029      	movs	r1, r5
 8000a3c:	0064      	lsls	r4, r4, #1
 8000a3e:	006d      	lsls	r5, r5, #1
 8000a40:	2900      	cmp	r1, #0
 8000a42:	db01      	blt.n	8000a48 <__aeabi_fdiv+0x1b4>
 8000a44:	4285      	cmp	r5, r0
 8000a46:	d301      	bcc.n	8000a4c <__aeabi_fdiv+0x1b8>
 8000a48:	1a2d      	subs	r5, r5, r0
 8000a4a:	4334      	orrs	r4, r6
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d1f3      	bne.n	8000a3a <__aeabi_fdiv+0x1a6>
 8000a52:	1e6b      	subs	r3, r5, #1
 8000a54:	419d      	sbcs	r5, r3
 8000a56:	432c      	orrs	r4, r5
 8000a58:	e7b3      	b.n	80009c2 <__aeabi_fdiv+0x12e>
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	1a1b      	subs	r3, r3, r0
 8000a5e:	2b1b      	cmp	r3, #27
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_fdiv+0x1d0>
 8000a62:	e76d      	b.n	8000940 <__aeabi_fdiv+0xac>
 8000a64:	0021      	movs	r1, r4
 8000a66:	379e      	adds	r7, #158	@ 0x9e
 8000a68:	40d9      	lsrs	r1, r3
 8000a6a:	40bc      	lsls	r4, r7
 8000a6c:	000b      	movs	r3, r1
 8000a6e:	1e61      	subs	r1, r4, #1
 8000a70:	418c      	sbcs	r4, r1
 8000a72:	4323      	orrs	r3, r4
 8000a74:	0759      	lsls	r1, r3, #29
 8000a76:	d004      	beq.n	8000a82 <__aeabi_fdiv+0x1ee>
 8000a78:	210f      	movs	r1, #15
 8000a7a:	4019      	ands	r1, r3
 8000a7c:	2904      	cmp	r1, #4
 8000a7e:	d000      	beq.n	8000a82 <__aeabi_fdiv+0x1ee>
 8000a80:	3304      	adds	r3, #4
 8000a82:	0159      	lsls	r1, r3, #5
 8000a84:	d413      	bmi.n	8000aae <__aeabi_fdiv+0x21a>
 8000a86:	019b      	lsls	r3, r3, #6
 8000a88:	2000      	movs	r0, #0
 8000a8a:	0a5c      	lsrs	r4, r3, #9
 8000a8c:	e75a      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a8e:	231a      	movs	r3, #26
 8000a90:	2401      	movs	r4, #1
 8000a92:	1a2d      	subs	r5, r5, r0
 8000a94:	e7d0      	b.n	8000a38 <__aeabi_fdiv+0x1a4>
 8000a96:	1e98      	subs	r0, r3, #2
 8000a98:	4243      	negs	r3, r0
 8000a9a:	4158      	adcs	r0, r3
 8000a9c:	4240      	negs	r0, r0
 8000a9e:	0032      	movs	r2, r6
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	b2c0      	uxtb	r0, r0
 8000aa4:	e74e      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000aa6:	4642      	mov	r2, r8
 8000aa8:	20ff      	movs	r0, #255	@ 0xff
 8000aaa:	2400      	movs	r4, #0
 8000aac:	e74a      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000aae:	2001      	movs	r0, #1
 8000ab0:	2400      	movs	r4, #0
 8000ab2:	e747      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000ab4:	080075a0 	.word	0x080075a0
 8000ab8:	080075e0 	.word	0x080075e0
 8000abc:	f7ffffff 	.word	0xf7ffffff

08000ac0 <__eqsf2>:
 8000ac0:	b570      	push	{r4, r5, r6, lr}
 8000ac2:	0042      	lsls	r2, r0, #1
 8000ac4:	024e      	lsls	r6, r1, #9
 8000ac6:	004c      	lsls	r4, r1, #1
 8000ac8:	0245      	lsls	r5, r0, #9
 8000aca:	0a6d      	lsrs	r5, r5, #9
 8000acc:	0e12      	lsrs	r2, r2, #24
 8000ace:	0fc3      	lsrs	r3, r0, #31
 8000ad0:	0a76      	lsrs	r6, r6, #9
 8000ad2:	0e24      	lsrs	r4, r4, #24
 8000ad4:	0fc9      	lsrs	r1, r1, #31
 8000ad6:	2aff      	cmp	r2, #255	@ 0xff
 8000ad8:	d010      	beq.n	8000afc <__eqsf2+0x3c>
 8000ada:	2cff      	cmp	r4, #255	@ 0xff
 8000adc:	d00c      	beq.n	8000af8 <__eqsf2+0x38>
 8000ade:	2001      	movs	r0, #1
 8000ae0:	42a2      	cmp	r2, r4
 8000ae2:	d10a      	bne.n	8000afa <__eqsf2+0x3a>
 8000ae4:	42b5      	cmp	r5, r6
 8000ae6:	d108      	bne.n	8000afa <__eqsf2+0x3a>
 8000ae8:	428b      	cmp	r3, r1
 8000aea:	d00f      	beq.n	8000b0c <__eqsf2+0x4c>
 8000aec:	2a00      	cmp	r2, #0
 8000aee:	d104      	bne.n	8000afa <__eqsf2+0x3a>
 8000af0:	0028      	movs	r0, r5
 8000af2:	1e43      	subs	r3, r0, #1
 8000af4:	4198      	sbcs	r0, r3
 8000af6:	e000      	b.n	8000afa <__eqsf2+0x3a>
 8000af8:	2001      	movs	r0, #1
 8000afa:	bd70      	pop	{r4, r5, r6, pc}
 8000afc:	2001      	movs	r0, #1
 8000afe:	2cff      	cmp	r4, #255	@ 0xff
 8000b00:	d1fb      	bne.n	8000afa <__eqsf2+0x3a>
 8000b02:	4335      	orrs	r5, r6
 8000b04:	d1f9      	bne.n	8000afa <__eqsf2+0x3a>
 8000b06:	404b      	eors	r3, r1
 8000b08:	0018      	movs	r0, r3
 8000b0a:	e7f6      	b.n	8000afa <__eqsf2+0x3a>
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	e7f4      	b.n	8000afa <__eqsf2+0x3a>

08000b10 <__gesf2>:
 8000b10:	b530      	push	{r4, r5, lr}
 8000b12:	0042      	lsls	r2, r0, #1
 8000b14:	0244      	lsls	r4, r0, #9
 8000b16:	024d      	lsls	r5, r1, #9
 8000b18:	0fc3      	lsrs	r3, r0, #31
 8000b1a:	0048      	lsls	r0, r1, #1
 8000b1c:	0a64      	lsrs	r4, r4, #9
 8000b1e:	0e12      	lsrs	r2, r2, #24
 8000b20:	0a6d      	lsrs	r5, r5, #9
 8000b22:	0e00      	lsrs	r0, r0, #24
 8000b24:	0fc9      	lsrs	r1, r1, #31
 8000b26:	2aff      	cmp	r2, #255	@ 0xff
 8000b28:	d018      	beq.n	8000b5c <__gesf2+0x4c>
 8000b2a:	28ff      	cmp	r0, #255	@ 0xff
 8000b2c:	d00a      	beq.n	8000b44 <__gesf2+0x34>
 8000b2e:	2a00      	cmp	r2, #0
 8000b30:	d11e      	bne.n	8000b70 <__gesf2+0x60>
 8000b32:	2800      	cmp	r0, #0
 8000b34:	d10a      	bne.n	8000b4c <__gesf2+0x3c>
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	d029      	beq.n	8000b8e <__gesf2+0x7e>
 8000b3a:	2c00      	cmp	r4, #0
 8000b3c:	d12d      	bne.n	8000b9a <__gesf2+0x8a>
 8000b3e:	0048      	lsls	r0, r1, #1
 8000b40:	3801      	subs	r0, #1
 8000b42:	bd30      	pop	{r4, r5, pc}
 8000b44:	2d00      	cmp	r5, #0
 8000b46:	d125      	bne.n	8000b94 <__gesf2+0x84>
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	d101      	bne.n	8000b50 <__gesf2+0x40>
 8000b4c:	2c00      	cmp	r4, #0
 8000b4e:	d0f6      	beq.n	8000b3e <__gesf2+0x2e>
 8000b50:	428b      	cmp	r3, r1
 8000b52:	d019      	beq.n	8000b88 <__gesf2+0x78>
 8000b54:	2001      	movs	r0, #1
 8000b56:	425b      	negs	r3, r3
 8000b58:	4318      	orrs	r0, r3
 8000b5a:	e7f2      	b.n	8000b42 <__gesf2+0x32>
 8000b5c:	2c00      	cmp	r4, #0
 8000b5e:	d119      	bne.n	8000b94 <__gesf2+0x84>
 8000b60:	28ff      	cmp	r0, #255	@ 0xff
 8000b62:	d1f7      	bne.n	8000b54 <__gesf2+0x44>
 8000b64:	2d00      	cmp	r5, #0
 8000b66:	d115      	bne.n	8000b94 <__gesf2+0x84>
 8000b68:	2000      	movs	r0, #0
 8000b6a:	428b      	cmp	r3, r1
 8000b6c:	d1f2      	bne.n	8000b54 <__gesf2+0x44>
 8000b6e:	e7e8      	b.n	8000b42 <__gesf2+0x32>
 8000b70:	2800      	cmp	r0, #0
 8000b72:	d0ef      	beq.n	8000b54 <__gesf2+0x44>
 8000b74:	428b      	cmp	r3, r1
 8000b76:	d1ed      	bne.n	8000b54 <__gesf2+0x44>
 8000b78:	4282      	cmp	r2, r0
 8000b7a:	dceb      	bgt.n	8000b54 <__gesf2+0x44>
 8000b7c:	db04      	blt.n	8000b88 <__gesf2+0x78>
 8000b7e:	42ac      	cmp	r4, r5
 8000b80:	d8e8      	bhi.n	8000b54 <__gesf2+0x44>
 8000b82:	2000      	movs	r0, #0
 8000b84:	42ac      	cmp	r4, r5
 8000b86:	d2dc      	bcs.n	8000b42 <__gesf2+0x32>
 8000b88:	0058      	lsls	r0, r3, #1
 8000b8a:	3801      	subs	r0, #1
 8000b8c:	e7d9      	b.n	8000b42 <__gesf2+0x32>
 8000b8e:	2c00      	cmp	r4, #0
 8000b90:	d0d7      	beq.n	8000b42 <__gesf2+0x32>
 8000b92:	e7df      	b.n	8000b54 <__gesf2+0x44>
 8000b94:	2002      	movs	r0, #2
 8000b96:	4240      	negs	r0, r0
 8000b98:	e7d3      	b.n	8000b42 <__gesf2+0x32>
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d1da      	bne.n	8000b54 <__gesf2+0x44>
 8000b9e:	e7ee      	b.n	8000b7e <__gesf2+0x6e>

08000ba0 <__lesf2>:
 8000ba0:	b530      	push	{r4, r5, lr}
 8000ba2:	0042      	lsls	r2, r0, #1
 8000ba4:	0244      	lsls	r4, r0, #9
 8000ba6:	024d      	lsls	r5, r1, #9
 8000ba8:	0fc3      	lsrs	r3, r0, #31
 8000baa:	0048      	lsls	r0, r1, #1
 8000bac:	0a64      	lsrs	r4, r4, #9
 8000bae:	0e12      	lsrs	r2, r2, #24
 8000bb0:	0a6d      	lsrs	r5, r5, #9
 8000bb2:	0e00      	lsrs	r0, r0, #24
 8000bb4:	0fc9      	lsrs	r1, r1, #31
 8000bb6:	2aff      	cmp	r2, #255	@ 0xff
 8000bb8:	d017      	beq.n	8000bea <__lesf2+0x4a>
 8000bba:	28ff      	cmp	r0, #255	@ 0xff
 8000bbc:	d00a      	beq.n	8000bd4 <__lesf2+0x34>
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	d11b      	bne.n	8000bfa <__lesf2+0x5a>
 8000bc2:	2800      	cmp	r0, #0
 8000bc4:	d10a      	bne.n	8000bdc <__lesf2+0x3c>
 8000bc6:	2d00      	cmp	r5, #0
 8000bc8:	d01d      	beq.n	8000c06 <__lesf2+0x66>
 8000bca:	2c00      	cmp	r4, #0
 8000bcc:	d12d      	bne.n	8000c2a <__lesf2+0x8a>
 8000bce:	0048      	lsls	r0, r1, #1
 8000bd0:	3801      	subs	r0, #1
 8000bd2:	e011      	b.n	8000bf8 <__lesf2+0x58>
 8000bd4:	2d00      	cmp	r5, #0
 8000bd6:	d10e      	bne.n	8000bf6 <__lesf2+0x56>
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	d101      	bne.n	8000be0 <__lesf2+0x40>
 8000bdc:	2c00      	cmp	r4, #0
 8000bde:	d0f6      	beq.n	8000bce <__lesf2+0x2e>
 8000be0:	428b      	cmp	r3, r1
 8000be2:	d10c      	bne.n	8000bfe <__lesf2+0x5e>
 8000be4:	0058      	lsls	r0, r3, #1
 8000be6:	3801      	subs	r0, #1
 8000be8:	e006      	b.n	8000bf8 <__lesf2+0x58>
 8000bea:	2c00      	cmp	r4, #0
 8000bec:	d103      	bne.n	8000bf6 <__lesf2+0x56>
 8000bee:	28ff      	cmp	r0, #255	@ 0xff
 8000bf0:	d105      	bne.n	8000bfe <__lesf2+0x5e>
 8000bf2:	2d00      	cmp	r5, #0
 8000bf4:	d015      	beq.n	8000c22 <__lesf2+0x82>
 8000bf6:	2002      	movs	r0, #2
 8000bf8:	bd30      	pop	{r4, r5, pc}
 8000bfa:	2800      	cmp	r0, #0
 8000bfc:	d106      	bne.n	8000c0c <__lesf2+0x6c>
 8000bfe:	2001      	movs	r0, #1
 8000c00:	425b      	negs	r3, r3
 8000c02:	4318      	orrs	r0, r3
 8000c04:	e7f8      	b.n	8000bf8 <__lesf2+0x58>
 8000c06:	2c00      	cmp	r4, #0
 8000c08:	d0f6      	beq.n	8000bf8 <__lesf2+0x58>
 8000c0a:	e7f8      	b.n	8000bfe <__lesf2+0x5e>
 8000c0c:	428b      	cmp	r3, r1
 8000c0e:	d1f6      	bne.n	8000bfe <__lesf2+0x5e>
 8000c10:	4282      	cmp	r2, r0
 8000c12:	dcf4      	bgt.n	8000bfe <__lesf2+0x5e>
 8000c14:	dbe6      	blt.n	8000be4 <__lesf2+0x44>
 8000c16:	42ac      	cmp	r4, r5
 8000c18:	d8f1      	bhi.n	8000bfe <__lesf2+0x5e>
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	42ac      	cmp	r4, r5
 8000c1e:	d2eb      	bcs.n	8000bf8 <__lesf2+0x58>
 8000c20:	e7e0      	b.n	8000be4 <__lesf2+0x44>
 8000c22:	2000      	movs	r0, #0
 8000c24:	428b      	cmp	r3, r1
 8000c26:	d1ea      	bne.n	8000bfe <__lesf2+0x5e>
 8000c28:	e7e6      	b.n	8000bf8 <__lesf2+0x58>
 8000c2a:	428b      	cmp	r3, r1
 8000c2c:	d1e7      	bne.n	8000bfe <__lesf2+0x5e>
 8000c2e:	e7f2      	b.n	8000c16 <__lesf2+0x76>

08000c30 <__aeabi_fmul>:
 8000c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c32:	464f      	mov	r7, r9
 8000c34:	4646      	mov	r6, r8
 8000c36:	46d6      	mov	lr, sl
 8000c38:	0044      	lsls	r4, r0, #1
 8000c3a:	b5c0      	push	{r6, r7, lr}
 8000c3c:	0246      	lsls	r6, r0, #9
 8000c3e:	1c0f      	adds	r7, r1, #0
 8000c40:	0a76      	lsrs	r6, r6, #9
 8000c42:	0e24      	lsrs	r4, r4, #24
 8000c44:	0fc5      	lsrs	r5, r0, #31
 8000c46:	2c00      	cmp	r4, #0
 8000c48:	d100      	bne.n	8000c4c <__aeabi_fmul+0x1c>
 8000c4a:	e0da      	b.n	8000e02 <__aeabi_fmul+0x1d2>
 8000c4c:	2cff      	cmp	r4, #255	@ 0xff
 8000c4e:	d074      	beq.n	8000d3a <__aeabi_fmul+0x10a>
 8000c50:	2380      	movs	r3, #128	@ 0x80
 8000c52:	00f6      	lsls	r6, r6, #3
 8000c54:	04db      	lsls	r3, r3, #19
 8000c56:	431e      	orrs	r6, r3
 8000c58:	2300      	movs	r3, #0
 8000c5a:	4699      	mov	r9, r3
 8000c5c:	469a      	mov	sl, r3
 8000c5e:	3c7f      	subs	r4, #127	@ 0x7f
 8000c60:	027b      	lsls	r3, r7, #9
 8000c62:	0a5b      	lsrs	r3, r3, #9
 8000c64:	4698      	mov	r8, r3
 8000c66:	007b      	lsls	r3, r7, #1
 8000c68:	0e1b      	lsrs	r3, r3, #24
 8000c6a:	0fff      	lsrs	r7, r7, #31
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d074      	beq.n	8000d5a <__aeabi_fmul+0x12a>
 8000c70:	2bff      	cmp	r3, #255	@ 0xff
 8000c72:	d100      	bne.n	8000c76 <__aeabi_fmul+0x46>
 8000c74:	e08e      	b.n	8000d94 <__aeabi_fmul+0x164>
 8000c76:	4642      	mov	r2, r8
 8000c78:	2180      	movs	r1, #128	@ 0x80
 8000c7a:	00d2      	lsls	r2, r2, #3
 8000c7c:	04c9      	lsls	r1, r1, #19
 8000c7e:	4311      	orrs	r1, r2
 8000c80:	3b7f      	subs	r3, #127	@ 0x7f
 8000c82:	002a      	movs	r2, r5
 8000c84:	18e4      	adds	r4, r4, r3
 8000c86:	464b      	mov	r3, r9
 8000c88:	407a      	eors	r2, r7
 8000c8a:	4688      	mov	r8, r1
 8000c8c:	b2d2      	uxtb	r2, r2
 8000c8e:	2b0a      	cmp	r3, #10
 8000c90:	dc75      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000c92:	464b      	mov	r3, r9
 8000c94:	2000      	movs	r0, #0
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	dd0f      	ble.n	8000cba <__aeabi_fmul+0x8a>
 8000c9a:	4649      	mov	r1, r9
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	408b      	lsls	r3, r1
 8000ca0:	21a6      	movs	r1, #166	@ 0xa6
 8000ca2:	00c9      	lsls	r1, r1, #3
 8000ca4:	420b      	tst	r3, r1
 8000ca6:	d169      	bne.n	8000d7c <__aeabi_fmul+0x14c>
 8000ca8:	2190      	movs	r1, #144	@ 0x90
 8000caa:	0089      	lsls	r1, r1, #2
 8000cac:	420b      	tst	r3, r1
 8000cae:	d000      	beq.n	8000cb2 <__aeabi_fmul+0x82>
 8000cb0:	e100      	b.n	8000eb4 <__aeabi_fmul+0x284>
 8000cb2:	2188      	movs	r1, #136	@ 0x88
 8000cb4:	4219      	tst	r1, r3
 8000cb6:	d000      	beq.n	8000cba <__aeabi_fmul+0x8a>
 8000cb8:	e0f5      	b.n	8000ea6 <__aeabi_fmul+0x276>
 8000cba:	4641      	mov	r1, r8
 8000cbc:	0409      	lsls	r1, r1, #16
 8000cbe:	0c09      	lsrs	r1, r1, #16
 8000cc0:	4643      	mov	r3, r8
 8000cc2:	0008      	movs	r0, r1
 8000cc4:	0c35      	lsrs	r5, r6, #16
 8000cc6:	0436      	lsls	r6, r6, #16
 8000cc8:	0c1b      	lsrs	r3, r3, #16
 8000cca:	0c36      	lsrs	r6, r6, #16
 8000ccc:	4370      	muls	r0, r6
 8000cce:	4369      	muls	r1, r5
 8000cd0:	435e      	muls	r6, r3
 8000cd2:	435d      	muls	r5, r3
 8000cd4:	1876      	adds	r6, r6, r1
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	199b      	adds	r3, r3, r6
 8000cda:	4299      	cmp	r1, r3
 8000cdc:	d903      	bls.n	8000ce6 <__aeabi_fmul+0xb6>
 8000cde:	2180      	movs	r1, #128	@ 0x80
 8000ce0:	0249      	lsls	r1, r1, #9
 8000ce2:	468c      	mov	ip, r1
 8000ce4:	4465      	add	r5, ip
 8000ce6:	0400      	lsls	r0, r0, #16
 8000ce8:	0419      	lsls	r1, r3, #16
 8000cea:	0c00      	lsrs	r0, r0, #16
 8000cec:	1809      	adds	r1, r1, r0
 8000cee:	018e      	lsls	r6, r1, #6
 8000cf0:	1e70      	subs	r0, r6, #1
 8000cf2:	4186      	sbcs	r6, r0
 8000cf4:	0c1b      	lsrs	r3, r3, #16
 8000cf6:	0e89      	lsrs	r1, r1, #26
 8000cf8:	195b      	adds	r3, r3, r5
 8000cfa:	430e      	orrs	r6, r1
 8000cfc:	019b      	lsls	r3, r3, #6
 8000cfe:	431e      	orrs	r6, r3
 8000d00:	011b      	lsls	r3, r3, #4
 8000d02:	d46c      	bmi.n	8000dde <__aeabi_fmul+0x1ae>
 8000d04:	0023      	movs	r3, r4
 8000d06:	337f      	adds	r3, #127	@ 0x7f
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	dc00      	bgt.n	8000d0e <__aeabi_fmul+0xde>
 8000d0c:	e0b1      	b.n	8000e72 <__aeabi_fmul+0x242>
 8000d0e:	0015      	movs	r5, r2
 8000d10:	0771      	lsls	r1, r6, #29
 8000d12:	d00b      	beq.n	8000d2c <__aeabi_fmul+0xfc>
 8000d14:	200f      	movs	r0, #15
 8000d16:	0021      	movs	r1, r4
 8000d18:	4030      	ands	r0, r6
 8000d1a:	2804      	cmp	r0, #4
 8000d1c:	d006      	beq.n	8000d2c <__aeabi_fmul+0xfc>
 8000d1e:	3604      	adds	r6, #4
 8000d20:	0132      	lsls	r2, r6, #4
 8000d22:	d503      	bpl.n	8000d2c <__aeabi_fmul+0xfc>
 8000d24:	4b6e      	ldr	r3, [pc, #440]	@ (8000ee0 <__aeabi_fmul+0x2b0>)
 8000d26:	401e      	ands	r6, r3
 8000d28:	000b      	movs	r3, r1
 8000d2a:	3380      	adds	r3, #128	@ 0x80
 8000d2c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d2e:	dd00      	ble.n	8000d32 <__aeabi_fmul+0x102>
 8000d30:	e0bd      	b.n	8000eae <__aeabi_fmul+0x27e>
 8000d32:	01b2      	lsls	r2, r6, #6
 8000d34:	0a52      	lsrs	r2, r2, #9
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	e048      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d3a:	2e00      	cmp	r6, #0
 8000d3c:	d000      	beq.n	8000d40 <__aeabi_fmul+0x110>
 8000d3e:	e092      	b.n	8000e66 <__aeabi_fmul+0x236>
 8000d40:	2308      	movs	r3, #8
 8000d42:	4699      	mov	r9, r3
 8000d44:	3b06      	subs	r3, #6
 8000d46:	469a      	mov	sl, r3
 8000d48:	027b      	lsls	r3, r7, #9
 8000d4a:	0a5b      	lsrs	r3, r3, #9
 8000d4c:	4698      	mov	r8, r3
 8000d4e:	007b      	lsls	r3, r7, #1
 8000d50:	24ff      	movs	r4, #255	@ 0xff
 8000d52:	0e1b      	lsrs	r3, r3, #24
 8000d54:	0fff      	lsrs	r7, r7, #31
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d18a      	bne.n	8000c70 <__aeabi_fmul+0x40>
 8000d5a:	4642      	mov	r2, r8
 8000d5c:	2a00      	cmp	r2, #0
 8000d5e:	d164      	bne.n	8000e2a <__aeabi_fmul+0x1fa>
 8000d60:	4649      	mov	r1, r9
 8000d62:	3201      	adds	r2, #1
 8000d64:	4311      	orrs	r1, r2
 8000d66:	4689      	mov	r9, r1
 8000d68:	290a      	cmp	r1, #10
 8000d6a:	dc08      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000d6c:	407d      	eors	r5, r7
 8000d6e:	2001      	movs	r0, #1
 8000d70:	b2ea      	uxtb	r2, r5
 8000d72:	2902      	cmp	r1, #2
 8000d74:	dc91      	bgt.n	8000c9a <__aeabi_fmul+0x6a>
 8000d76:	0015      	movs	r5, r2
 8000d78:	2200      	movs	r2, #0
 8000d7a:	e027      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d7c:	0015      	movs	r5, r2
 8000d7e:	4653      	mov	r3, sl
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d100      	bne.n	8000d86 <__aeabi_fmul+0x156>
 8000d84:	e093      	b.n	8000eae <__aeabi_fmul+0x27e>
 8000d86:	2b03      	cmp	r3, #3
 8000d88:	d01a      	beq.n	8000dc0 <__aeabi_fmul+0x190>
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d12c      	bne.n	8000de8 <__aeabi_fmul+0x1b8>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	2200      	movs	r2, #0
 8000d92:	e01b      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d94:	4643      	mov	r3, r8
 8000d96:	34ff      	adds	r4, #255	@ 0xff
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d055      	beq.n	8000e48 <__aeabi_fmul+0x218>
 8000d9c:	2103      	movs	r1, #3
 8000d9e:	464b      	mov	r3, r9
 8000da0:	430b      	orrs	r3, r1
 8000da2:	0019      	movs	r1, r3
 8000da4:	2b0a      	cmp	r3, #10
 8000da6:	dc00      	bgt.n	8000daa <__aeabi_fmul+0x17a>
 8000da8:	e092      	b.n	8000ed0 <__aeabi_fmul+0x2a0>
 8000daa:	2b0f      	cmp	r3, #15
 8000dac:	d000      	beq.n	8000db0 <__aeabi_fmul+0x180>
 8000dae:	e08c      	b.n	8000eca <__aeabi_fmul+0x29a>
 8000db0:	2280      	movs	r2, #128	@ 0x80
 8000db2:	03d2      	lsls	r2, r2, #15
 8000db4:	4216      	tst	r6, r2
 8000db6:	d003      	beq.n	8000dc0 <__aeabi_fmul+0x190>
 8000db8:	4643      	mov	r3, r8
 8000dba:	4213      	tst	r3, r2
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_fmul+0x190>
 8000dbe:	e07d      	b.n	8000ebc <__aeabi_fmul+0x28c>
 8000dc0:	2280      	movs	r2, #128	@ 0x80
 8000dc2:	03d2      	lsls	r2, r2, #15
 8000dc4:	4332      	orrs	r2, r6
 8000dc6:	0252      	lsls	r2, r2, #9
 8000dc8:	0a52      	lsrs	r2, r2, #9
 8000dca:	23ff      	movs	r3, #255	@ 0xff
 8000dcc:	05d8      	lsls	r0, r3, #23
 8000dce:	07ed      	lsls	r5, r5, #31
 8000dd0:	4310      	orrs	r0, r2
 8000dd2:	4328      	orrs	r0, r5
 8000dd4:	bce0      	pop	{r5, r6, r7}
 8000dd6:	46ba      	mov	sl, r7
 8000dd8:	46b1      	mov	r9, r6
 8000dda:	46a8      	mov	r8, r5
 8000ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dde:	2301      	movs	r3, #1
 8000de0:	0015      	movs	r5, r2
 8000de2:	0871      	lsrs	r1, r6, #1
 8000de4:	401e      	ands	r6, r3
 8000de6:	430e      	orrs	r6, r1
 8000de8:	0023      	movs	r3, r4
 8000dea:	3380      	adds	r3, #128	@ 0x80
 8000dec:	1c61      	adds	r1, r4, #1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	dd41      	ble.n	8000e76 <__aeabi_fmul+0x246>
 8000df2:	0772      	lsls	r2, r6, #29
 8000df4:	d094      	beq.n	8000d20 <__aeabi_fmul+0xf0>
 8000df6:	220f      	movs	r2, #15
 8000df8:	4032      	ands	r2, r6
 8000dfa:	2a04      	cmp	r2, #4
 8000dfc:	d000      	beq.n	8000e00 <__aeabi_fmul+0x1d0>
 8000dfe:	e78e      	b.n	8000d1e <__aeabi_fmul+0xee>
 8000e00:	e78e      	b.n	8000d20 <__aeabi_fmul+0xf0>
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	d105      	bne.n	8000e12 <__aeabi_fmul+0x1e2>
 8000e06:	2304      	movs	r3, #4
 8000e08:	4699      	mov	r9, r3
 8000e0a:	3b03      	subs	r3, #3
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	469a      	mov	sl, r3
 8000e10:	e726      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e12:	0030      	movs	r0, r6
 8000e14:	f001 fd5e 	bl	80028d4 <__clzsi2>
 8000e18:	2476      	movs	r4, #118	@ 0x76
 8000e1a:	1f43      	subs	r3, r0, #5
 8000e1c:	409e      	lsls	r6, r3
 8000e1e:	2300      	movs	r3, #0
 8000e20:	4264      	negs	r4, r4
 8000e22:	4699      	mov	r9, r3
 8000e24:	469a      	mov	sl, r3
 8000e26:	1a24      	subs	r4, r4, r0
 8000e28:	e71a      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e2a:	4640      	mov	r0, r8
 8000e2c:	f001 fd52 	bl	80028d4 <__clzsi2>
 8000e30:	464b      	mov	r3, r9
 8000e32:	1a24      	subs	r4, r4, r0
 8000e34:	3c76      	subs	r4, #118	@ 0x76
 8000e36:	2b0a      	cmp	r3, #10
 8000e38:	dca1      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000e3a:	4643      	mov	r3, r8
 8000e3c:	3805      	subs	r0, #5
 8000e3e:	4083      	lsls	r3, r0
 8000e40:	407d      	eors	r5, r7
 8000e42:	4698      	mov	r8, r3
 8000e44:	b2ea      	uxtb	r2, r5
 8000e46:	e724      	b.n	8000c92 <__aeabi_fmul+0x62>
 8000e48:	464a      	mov	r2, r9
 8000e4a:	3302      	adds	r3, #2
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	002a      	movs	r2, r5
 8000e50:	407a      	eors	r2, r7
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	2b0a      	cmp	r3, #10
 8000e56:	dc92      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000e58:	4649      	mov	r1, r9
 8000e5a:	0015      	movs	r5, r2
 8000e5c:	2900      	cmp	r1, #0
 8000e5e:	d026      	beq.n	8000eae <__aeabi_fmul+0x27e>
 8000e60:	4699      	mov	r9, r3
 8000e62:	2002      	movs	r0, #2
 8000e64:	e719      	b.n	8000c9a <__aeabi_fmul+0x6a>
 8000e66:	230c      	movs	r3, #12
 8000e68:	4699      	mov	r9, r3
 8000e6a:	3b09      	subs	r3, #9
 8000e6c:	24ff      	movs	r4, #255	@ 0xff
 8000e6e:	469a      	mov	sl, r3
 8000e70:	e6f6      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e72:	0015      	movs	r5, r2
 8000e74:	0021      	movs	r1, r4
 8000e76:	2201      	movs	r2, #1
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b1b      	cmp	r3, #27
 8000e7c:	dd00      	ble.n	8000e80 <__aeabi_fmul+0x250>
 8000e7e:	e786      	b.n	8000d8e <__aeabi_fmul+0x15e>
 8000e80:	319e      	adds	r1, #158	@ 0x9e
 8000e82:	0032      	movs	r2, r6
 8000e84:	408e      	lsls	r6, r1
 8000e86:	40da      	lsrs	r2, r3
 8000e88:	1e73      	subs	r3, r6, #1
 8000e8a:	419e      	sbcs	r6, r3
 8000e8c:	4332      	orrs	r2, r6
 8000e8e:	0753      	lsls	r3, r2, #29
 8000e90:	d004      	beq.n	8000e9c <__aeabi_fmul+0x26c>
 8000e92:	230f      	movs	r3, #15
 8000e94:	4013      	ands	r3, r2
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	d000      	beq.n	8000e9c <__aeabi_fmul+0x26c>
 8000e9a:	3204      	adds	r2, #4
 8000e9c:	0153      	lsls	r3, r2, #5
 8000e9e:	d510      	bpl.n	8000ec2 <__aeabi_fmul+0x292>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	e792      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000ea6:	003d      	movs	r5, r7
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	4682      	mov	sl, r0
 8000eac:	e767      	b.n	8000d7e <__aeabi_fmul+0x14e>
 8000eae:	23ff      	movs	r3, #255	@ 0xff
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	e78b      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000eb4:	2280      	movs	r2, #128	@ 0x80
 8000eb6:	2500      	movs	r5, #0
 8000eb8:	03d2      	lsls	r2, r2, #15
 8000eba:	e786      	b.n	8000dca <__aeabi_fmul+0x19a>
 8000ebc:	003d      	movs	r5, r7
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	e783      	b.n	8000dca <__aeabi_fmul+0x19a>
 8000ec2:	0192      	lsls	r2, r2, #6
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	0a52      	lsrs	r2, r2, #9
 8000ec8:	e780      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000eca:	003d      	movs	r5, r7
 8000ecc:	4646      	mov	r6, r8
 8000ece:	e777      	b.n	8000dc0 <__aeabi_fmul+0x190>
 8000ed0:	002a      	movs	r2, r5
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	407a      	eors	r2, r7
 8000ed6:	408b      	lsls	r3, r1
 8000ed8:	2003      	movs	r0, #3
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	e6e9      	b.n	8000cb2 <__aeabi_fmul+0x82>
 8000ede:	46c0      	nop			@ (mov r8, r8)
 8000ee0:	f7ffffff 	.word	0xf7ffffff

08000ee4 <__aeabi_fsub>:
 8000ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ee6:	4647      	mov	r7, r8
 8000ee8:	46ce      	mov	lr, r9
 8000eea:	0243      	lsls	r3, r0, #9
 8000eec:	b580      	push	{r7, lr}
 8000eee:	0a5f      	lsrs	r7, r3, #9
 8000ef0:	099b      	lsrs	r3, r3, #6
 8000ef2:	0045      	lsls	r5, r0, #1
 8000ef4:	004a      	lsls	r2, r1, #1
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	024b      	lsls	r3, r1, #9
 8000efa:	0fc4      	lsrs	r4, r0, #31
 8000efc:	0fce      	lsrs	r6, r1, #31
 8000efe:	0e2d      	lsrs	r5, r5, #24
 8000f00:	0a58      	lsrs	r0, r3, #9
 8000f02:	0e12      	lsrs	r2, r2, #24
 8000f04:	0999      	lsrs	r1, r3, #6
 8000f06:	2aff      	cmp	r2, #255	@ 0xff
 8000f08:	d06b      	beq.n	8000fe2 <__aeabi_fsub+0xfe>
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	405e      	eors	r6, r3
 8000f0e:	1aab      	subs	r3, r5, r2
 8000f10:	42b4      	cmp	r4, r6
 8000f12:	d04b      	beq.n	8000fac <__aeabi_fsub+0xc8>
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	dc00      	bgt.n	8000f1a <__aeabi_fsub+0x36>
 8000f18:	e0ff      	b.n	800111a <__aeabi_fsub+0x236>
 8000f1a:	2a00      	cmp	r2, #0
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fsub+0x3c>
 8000f1e:	e088      	b.n	8001032 <__aeabi_fsub+0x14e>
 8000f20:	2dff      	cmp	r5, #255	@ 0xff
 8000f22:	d100      	bne.n	8000f26 <__aeabi_fsub+0x42>
 8000f24:	e0ef      	b.n	8001106 <__aeabi_fsub+0x222>
 8000f26:	2280      	movs	r2, #128	@ 0x80
 8000f28:	04d2      	lsls	r2, r2, #19
 8000f2a:	4311      	orrs	r1, r2
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	2b1b      	cmp	r3, #27
 8000f30:	dc08      	bgt.n	8000f44 <__aeabi_fsub+0x60>
 8000f32:	0008      	movs	r0, r1
 8000f34:	2220      	movs	r2, #32
 8000f36:	40d8      	lsrs	r0, r3
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	4099      	lsls	r1, r3
 8000f3c:	000b      	movs	r3, r1
 8000f3e:	1e5a      	subs	r2, r3, #1
 8000f40:	4193      	sbcs	r3, r2
 8000f42:	4318      	orrs	r0, r3
 8000f44:	4663      	mov	r3, ip
 8000f46:	1a1b      	subs	r3, r3, r0
 8000f48:	469c      	mov	ip, r3
 8000f4a:	4663      	mov	r3, ip
 8000f4c:	015b      	lsls	r3, r3, #5
 8000f4e:	d400      	bmi.n	8000f52 <__aeabi_fsub+0x6e>
 8000f50:	e0cd      	b.n	80010ee <__aeabi_fsub+0x20a>
 8000f52:	4663      	mov	r3, ip
 8000f54:	019f      	lsls	r7, r3, #6
 8000f56:	09bf      	lsrs	r7, r7, #6
 8000f58:	0038      	movs	r0, r7
 8000f5a:	f001 fcbb 	bl	80028d4 <__clzsi2>
 8000f5e:	003b      	movs	r3, r7
 8000f60:	3805      	subs	r0, #5
 8000f62:	4083      	lsls	r3, r0
 8000f64:	4285      	cmp	r5, r0
 8000f66:	dc00      	bgt.n	8000f6a <__aeabi_fsub+0x86>
 8000f68:	e0a2      	b.n	80010b0 <__aeabi_fsub+0x1cc>
 8000f6a:	4ab7      	ldr	r2, [pc, #732]	@ (8001248 <__aeabi_fsub+0x364>)
 8000f6c:	1a2d      	subs	r5, r5, r0
 8000f6e:	401a      	ands	r2, r3
 8000f70:	4694      	mov	ip, r2
 8000f72:	075a      	lsls	r2, r3, #29
 8000f74:	d100      	bne.n	8000f78 <__aeabi_fsub+0x94>
 8000f76:	e0c3      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f78:	220f      	movs	r2, #15
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d100      	bne.n	8000f82 <__aeabi_fsub+0x9e>
 8000f80:	e0be      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f82:	2304      	movs	r3, #4
 8000f84:	4698      	mov	r8, r3
 8000f86:	44c4      	add	ip, r8
 8000f88:	4663      	mov	r3, ip
 8000f8a:	015b      	lsls	r3, r3, #5
 8000f8c:	d400      	bmi.n	8000f90 <__aeabi_fsub+0xac>
 8000f8e:	e0b7      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f90:	1c68      	adds	r0, r5, #1
 8000f92:	2dfe      	cmp	r5, #254	@ 0xfe
 8000f94:	d000      	beq.n	8000f98 <__aeabi_fsub+0xb4>
 8000f96:	e0a5      	b.n	80010e4 <__aeabi_fsub+0x200>
 8000f98:	20ff      	movs	r0, #255	@ 0xff
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	05c0      	lsls	r0, r0, #23
 8000f9e:	4310      	orrs	r0, r2
 8000fa0:	07e4      	lsls	r4, r4, #31
 8000fa2:	4320      	orrs	r0, r4
 8000fa4:	bcc0      	pop	{r6, r7}
 8000fa6:	46b9      	mov	r9, r7
 8000fa8:	46b0      	mov	r8, r6
 8000faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	dc00      	bgt.n	8000fb2 <__aeabi_fsub+0xce>
 8000fb0:	e1eb      	b.n	800138a <__aeabi_fsub+0x4a6>
 8000fb2:	2a00      	cmp	r2, #0
 8000fb4:	d046      	beq.n	8001044 <__aeabi_fsub+0x160>
 8000fb6:	2dff      	cmp	r5, #255	@ 0xff
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_fsub+0xd8>
 8000fba:	e0a4      	b.n	8001106 <__aeabi_fsub+0x222>
 8000fbc:	2280      	movs	r2, #128	@ 0x80
 8000fbe:	04d2      	lsls	r2, r2, #19
 8000fc0:	4311      	orrs	r1, r2
 8000fc2:	2b1b      	cmp	r3, #27
 8000fc4:	dc00      	bgt.n	8000fc8 <__aeabi_fsub+0xe4>
 8000fc6:	e0fb      	b.n	80011c0 <__aeabi_fsub+0x2dc>
 8000fc8:	2305      	movs	r3, #5
 8000fca:	4698      	mov	r8, r3
 8000fcc:	002b      	movs	r3, r5
 8000fce:	44c4      	add	ip, r8
 8000fd0:	4662      	mov	r2, ip
 8000fd2:	08d7      	lsrs	r7, r2, #3
 8000fd4:	2bff      	cmp	r3, #255	@ 0xff
 8000fd6:	d100      	bne.n	8000fda <__aeabi_fsub+0xf6>
 8000fd8:	e095      	b.n	8001106 <__aeabi_fsub+0x222>
 8000fda:	027a      	lsls	r2, r7, #9
 8000fdc:	0a52      	lsrs	r2, r2, #9
 8000fde:	b2d8      	uxtb	r0, r3
 8000fe0:	e7dc      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8000fe2:	002b      	movs	r3, r5
 8000fe4:	3bff      	subs	r3, #255	@ 0xff
 8000fe6:	4699      	mov	r9, r3
 8000fe8:	2900      	cmp	r1, #0
 8000fea:	d118      	bne.n	800101e <__aeabi_fsub+0x13a>
 8000fec:	2301      	movs	r3, #1
 8000fee:	405e      	eors	r6, r3
 8000ff0:	42b4      	cmp	r4, r6
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_fsub+0x112>
 8000ff4:	e0ca      	b.n	800118c <__aeabi_fsub+0x2a8>
 8000ff6:	464b      	mov	r3, r9
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d02d      	beq.n	8001058 <__aeabi_fsub+0x174>
 8000ffc:	2d00      	cmp	r5, #0
 8000ffe:	d000      	beq.n	8001002 <__aeabi_fsub+0x11e>
 8001000:	e13c      	b.n	800127c <__aeabi_fsub+0x398>
 8001002:	23ff      	movs	r3, #255	@ 0xff
 8001004:	4664      	mov	r4, ip
 8001006:	2c00      	cmp	r4, #0
 8001008:	d100      	bne.n	800100c <__aeabi_fsub+0x128>
 800100a:	e15f      	b.n	80012cc <__aeabi_fsub+0x3e8>
 800100c:	1e5d      	subs	r5, r3, #1
 800100e:	2b01      	cmp	r3, #1
 8001010:	d100      	bne.n	8001014 <__aeabi_fsub+0x130>
 8001012:	e174      	b.n	80012fe <__aeabi_fsub+0x41a>
 8001014:	0034      	movs	r4, r6
 8001016:	2bff      	cmp	r3, #255	@ 0xff
 8001018:	d074      	beq.n	8001104 <__aeabi_fsub+0x220>
 800101a:	002b      	movs	r3, r5
 800101c:	e103      	b.n	8001226 <__aeabi_fsub+0x342>
 800101e:	42b4      	cmp	r4, r6
 8001020:	d100      	bne.n	8001024 <__aeabi_fsub+0x140>
 8001022:	e09c      	b.n	800115e <__aeabi_fsub+0x27a>
 8001024:	2b00      	cmp	r3, #0
 8001026:	d017      	beq.n	8001058 <__aeabi_fsub+0x174>
 8001028:	2d00      	cmp	r5, #0
 800102a:	d0ea      	beq.n	8001002 <__aeabi_fsub+0x11e>
 800102c:	0007      	movs	r7, r0
 800102e:	0034      	movs	r4, r6
 8001030:	e06c      	b.n	800110c <__aeabi_fsub+0x228>
 8001032:	2900      	cmp	r1, #0
 8001034:	d0cc      	beq.n	8000fd0 <__aeabi_fsub+0xec>
 8001036:	1e5a      	subs	r2, r3, #1
 8001038:	2b01      	cmp	r3, #1
 800103a:	d02b      	beq.n	8001094 <__aeabi_fsub+0x1b0>
 800103c:	2bff      	cmp	r3, #255	@ 0xff
 800103e:	d062      	beq.n	8001106 <__aeabi_fsub+0x222>
 8001040:	0013      	movs	r3, r2
 8001042:	e773      	b.n	8000f2c <__aeabi_fsub+0x48>
 8001044:	2900      	cmp	r1, #0
 8001046:	d0c3      	beq.n	8000fd0 <__aeabi_fsub+0xec>
 8001048:	1e5a      	subs	r2, r3, #1
 800104a:	2b01      	cmp	r3, #1
 800104c:	d100      	bne.n	8001050 <__aeabi_fsub+0x16c>
 800104e:	e11e      	b.n	800128e <__aeabi_fsub+0x3aa>
 8001050:	2bff      	cmp	r3, #255	@ 0xff
 8001052:	d058      	beq.n	8001106 <__aeabi_fsub+0x222>
 8001054:	0013      	movs	r3, r2
 8001056:	e7b4      	b.n	8000fc2 <__aeabi_fsub+0xde>
 8001058:	22fe      	movs	r2, #254	@ 0xfe
 800105a:	1c6b      	adds	r3, r5, #1
 800105c:	421a      	tst	r2, r3
 800105e:	d10d      	bne.n	800107c <__aeabi_fsub+0x198>
 8001060:	2d00      	cmp	r5, #0
 8001062:	d060      	beq.n	8001126 <__aeabi_fsub+0x242>
 8001064:	4663      	mov	r3, ip
 8001066:	2b00      	cmp	r3, #0
 8001068:	d000      	beq.n	800106c <__aeabi_fsub+0x188>
 800106a:	e120      	b.n	80012ae <__aeabi_fsub+0x3ca>
 800106c:	2900      	cmp	r1, #0
 800106e:	d000      	beq.n	8001072 <__aeabi_fsub+0x18e>
 8001070:	e128      	b.n	80012c4 <__aeabi_fsub+0x3e0>
 8001072:	2280      	movs	r2, #128	@ 0x80
 8001074:	2400      	movs	r4, #0
 8001076:	20ff      	movs	r0, #255	@ 0xff
 8001078:	03d2      	lsls	r2, r2, #15
 800107a:	e78f      	b.n	8000f9c <__aeabi_fsub+0xb8>
 800107c:	4663      	mov	r3, ip
 800107e:	1a5f      	subs	r7, r3, r1
 8001080:	017b      	lsls	r3, r7, #5
 8001082:	d500      	bpl.n	8001086 <__aeabi_fsub+0x1a2>
 8001084:	e0fe      	b.n	8001284 <__aeabi_fsub+0x3a0>
 8001086:	2f00      	cmp	r7, #0
 8001088:	d000      	beq.n	800108c <__aeabi_fsub+0x1a8>
 800108a:	e765      	b.n	8000f58 <__aeabi_fsub+0x74>
 800108c:	2400      	movs	r4, #0
 800108e:	2000      	movs	r0, #0
 8001090:	2200      	movs	r2, #0
 8001092:	e783      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001094:	4663      	mov	r3, ip
 8001096:	1a59      	subs	r1, r3, r1
 8001098:	014b      	lsls	r3, r1, #5
 800109a:	d400      	bmi.n	800109e <__aeabi_fsub+0x1ba>
 800109c:	e119      	b.n	80012d2 <__aeabi_fsub+0x3ee>
 800109e:	018f      	lsls	r7, r1, #6
 80010a0:	09bf      	lsrs	r7, r7, #6
 80010a2:	0038      	movs	r0, r7
 80010a4:	f001 fc16 	bl	80028d4 <__clzsi2>
 80010a8:	003b      	movs	r3, r7
 80010aa:	3805      	subs	r0, #5
 80010ac:	4083      	lsls	r3, r0
 80010ae:	2501      	movs	r5, #1
 80010b0:	2220      	movs	r2, #32
 80010b2:	1b40      	subs	r0, r0, r5
 80010b4:	3001      	adds	r0, #1
 80010b6:	1a12      	subs	r2, r2, r0
 80010b8:	0019      	movs	r1, r3
 80010ba:	4093      	lsls	r3, r2
 80010bc:	40c1      	lsrs	r1, r0
 80010be:	1e5a      	subs	r2, r3, #1
 80010c0:	4193      	sbcs	r3, r2
 80010c2:	4319      	orrs	r1, r3
 80010c4:	468c      	mov	ip, r1
 80010c6:	1e0b      	subs	r3, r1, #0
 80010c8:	d0e1      	beq.n	800108e <__aeabi_fsub+0x1aa>
 80010ca:	075b      	lsls	r3, r3, #29
 80010cc:	d100      	bne.n	80010d0 <__aeabi_fsub+0x1ec>
 80010ce:	e152      	b.n	8001376 <__aeabi_fsub+0x492>
 80010d0:	230f      	movs	r3, #15
 80010d2:	2500      	movs	r5, #0
 80010d4:	400b      	ands	r3, r1
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	d000      	beq.n	80010dc <__aeabi_fsub+0x1f8>
 80010da:	e752      	b.n	8000f82 <__aeabi_fsub+0x9e>
 80010dc:	2001      	movs	r0, #1
 80010de:	014a      	lsls	r2, r1, #5
 80010e0:	d400      	bmi.n	80010e4 <__aeabi_fsub+0x200>
 80010e2:	e092      	b.n	800120a <__aeabi_fsub+0x326>
 80010e4:	b2c0      	uxtb	r0, r0
 80010e6:	4663      	mov	r3, ip
 80010e8:	019a      	lsls	r2, r3, #6
 80010ea:	0a52      	lsrs	r2, r2, #9
 80010ec:	e756      	b.n	8000f9c <__aeabi_fsub+0xb8>
 80010ee:	4663      	mov	r3, ip
 80010f0:	075b      	lsls	r3, r3, #29
 80010f2:	d005      	beq.n	8001100 <__aeabi_fsub+0x21c>
 80010f4:	230f      	movs	r3, #15
 80010f6:	4662      	mov	r2, ip
 80010f8:	4013      	ands	r3, r2
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d000      	beq.n	8001100 <__aeabi_fsub+0x21c>
 80010fe:	e740      	b.n	8000f82 <__aeabi_fsub+0x9e>
 8001100:	002b      	movs	r3, r5
 8001102:	e765      	b.n	8000fd0 <__aeabi_fsub+0xec>
 8001104:	0007      	movs	r7, r0
 8001106:	2f00      	cmp	r7, #0
 8001108:	d100      	bne.n	800110c <__aeabi_fsub+0x228>
 800110a:	e745      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800110c:	2280      	movs	r2, #128	@ 0x80
 800110e:	03d2      	lsls	r2, r2, #15
 8001110:	433a      	orrs	r2, r7
 8001112:	0252      	lsls	r2, r2, #9
 8001114:	20ff      	movs	r0, #255	@ 0xff
 8001116:	0a52      	lsrs	r2, r2, #9
 8001118:	e740      	b.n	8000f9c <__aeabi_fsub+0xb8>
 800111a:	2b00      	cmp	r3, #0
 800111c:	d179      	bne.n	8001212 <__aeabi_fsub+0x32e>
 800111e:	22fe      	movs	r2, #254	@ 0xfe
 8001120:	1c6b      	adds	r3, r5, #1
 8001122:	421a      	tst	r2, r3
 8001124:	d1aa      	bne.n	800107c <__aeabi_fsub+0x198>
 8001126:	4663      	mov	r3, ip
 8001128:	2b00      	cmp	r3, #0
 800112a:	d100      	bne.n	800112e <__aeabi_fsub+0x24a>
 800112c:	e0f5      	b.n	800131a <__aeabi_fsub+0x436>
 800112e:	2900      	cmp	r1, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fsub+0x250>
 8001132:	e0d1      	b.n	80012d8 <__aeabi_fsub+0x3f4>
 8001134:	1a5f      	subs	r7, r3, r1
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	04db      	lsls	r3, r3, #19
 800113a:	421f      	tst	r7, r3
 800113c:	d100      	bne.n	8001140 <__aeabi_fsub+0x25c>
 800113e:	e10e      	b.n	800135e <__aeabi_fsub+0x47a>
 8001140:	4662      	mov	r2, ip
 8001142:	2401      	movs	r4, #1
 8001144:	1a8a      	subs	r2, r1, r2
 8001146:	4694      	mov	ip, r2
 8001148:	2000      	movs	r0, #0
 800114a:	4034      	ands	r4, r6
 800114c:	2a00      	cmp	r2, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_fsub+0x26e>
 8001150:	e724      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001152:	2001      	movs	r0, #1
 8001154:	421a      	tst	r2, r3
 8001156:	d1c6      	bne.n	80010e6 <__aeabi_fsub+0x202>
 8001158:	2300      	movs	r3, #0
 800115a:	08d7      	lsrs	r7, r2, #3
 800115c:	e73d      	b.n	8000fda <__aeabi_fsub+0xf6>
 800115e:	2b00      	cmp	r3, #0
 8001160:	d017      	beq.n	8001192 <__aeabi_fsub+0x2ae>
 8001162:	2d00      	cmp	r5, #0
 8001164:	d000      	beq.n	8001168 <__aeabi_fsub+0x284>
 8001166:	e0af      	b.n	80012c8 <__aeabi_fsub+0x3e4>
 8001168:	23ff      	movs	r3, #255	@ 0xff
 800116a:	4665      	mov	r5, ip
 800116c:	2d00      	cmp	r5, #0
 800116e:	d100      	bne.n	8001172 <__aeabi_fsub+0x28e>
 8001170:	e0ad      	b.n	80012ce <__aeabi_fsub+0x3ea>
 8001172:	1e5e      	subs	r6, r3, #1
 8001174:	2b01      	cmp	r3, #1
 8001176:	d100      	bne.n	800117a <__aeabi_fsub+0x296>
 8001178:	e089      	b.n	800128e <__aeabi_fsub+0x3aa>
 800117a:	2bff      	cmp	r3, #255	@ 0xff
 800117c:	d0c2      	beq.n	8001104 <__aeabi_fsub+0x220>
 800117e:	2e1b      	cmp	r6, #27
 8001180:	dc00      	bgt.n	8001184 <__aeabi_fsub+0x2a0>
 8001182:	e0ab      	b.n	80012dc <__aeabi_fsub+0x3f8>
 8001184:	1d4b      	adds	r3, r1, #5
 8001186:	469c      	mov	ip, r3
 8001188:	0013      	movs	r3, r2
 800118a:	e721      	b.n	8000fd0 <__aeabi_fsub+0xec>
 800118c:	464b      	mov	r3, r9
 800118e:	2b00      	cmp	r3, #0
 8001190:	d170      	bne.n	8001274 <__aeabi_fsub+0x390>
 8001192:	22fe      	movs	r2, #254	@ 0xfe
 8001194:	1c6b      	adds	r3, r5, #1
 8001196:	421a      	tst	r2, r3
 8001198:	d15e      	bne.n	8001258 <__aeabi_fsub+0x374>
 800119a:	2d00      	cmp	r5, #0
 800119c:	d000      	beq.n	80011a0 <__aeabi_fsub+0x2bc>
 800119e:	e0c3      	b.n	8001328 <__aeabi_fsub+0x444>
 80011a0:	4663      	mov	r3, ip
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d100      	bne.n	80011a8 <__aeabi_fsub+0x2c4>
 80011a6:	e0d0      	b.n	800134a <__aeabi_fsub+0x466>
 80011a8:	2900      	cmp	r1, #0
 80011aa:	d100      	bne.n	80011ae <__aeabi_fsub+0x2ca>
 80011ac:	e094      	b.n	80012d8 <__aeabi_fsub+0x3f4>
 80011ae:	000a      	movs	r2, r1
 80011b0:	4462      	add	r2, ip
 80011b2:	0153      	lsls	r3, r2, #5
 80011b4:	d400      	bmi.n	80011b8 <__aeabi_fsub+0x2d4>
 80011b6:	e0d8      	b.n	800136a <__aeabi_fsub+0x486>
 80011b8:	0192      	lsls	r2, r2, #6
 80011ba:	2001      	movs	r0, #1
 80011bc:	0a52      	lsrs	r2, r2, #9
 80011be:	e6ed      	b.n	8000f9c <__aeabi_fsub+0xb8>
 80011c0:	0008      	movs	r0, r1
 80011c2:	2220      	movs	r2, #32
 80011c4:	40d8      	lsrs	r0, r3
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	4099      	lsls	r1, r3
 80011ca:	000b      	movs	r3, r1
 80011cc:	1e5a      	subs	r2, r3, #1
 80011ce:	4193      	sbcs	r3, r2
 80011d0:	4303      	orrs	r3, r0
 80011d2:	449c      	add	ip, r3
 80011d4:	4663      	mov	r3, ip
 80011d6:	015b      	lsls	r3, r3, #5
 80011d8:	d589      	bpl.n	80010ee <__aeabi_fsub+0x20a>
 80011da:	3501      	adds	r5, #1
 80011dc:	2dff      	cmp	r5, #255	@ 0xff
 80011de:	d100      	bne.n	80011e2 <__aeabi_fsub+0x2fe>
 80011e0:	e6da      	b.n	8000f98 <__aeabi_fsub+0xb4>
 80011e2:	4662      	mov	r2, ip
 80011e4:	2301      	movs	r3, #1
 80011e6:	4919      	ldr	r1, [pc, #100]	@ (800124c <__aeabi_fsub+0x368>)
 80011e8:	4013      	ands	r3, r2
 80011ea:	0852      	lsrs	r2, r2, #1
 80011ec:	400a      	ands	r2, r1
 80011ee:	431a      	orrs	r2, r3
 80011f0:	0013      	movs	r3, r2
 80011f2:	4694      	mov	ip, r2
 80011f4:	075b      	lsls	r3, r3, #29
 80011f6:	d004      	beq.n	8001202 <__aeabi_fsub+0x31e>
 80011f8:	230f      	movs	r3, #15
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d000      	beq.n	8001202 <__aeabi_fsub+0x31e>
 8001200:	e6bf      	b.n	8000f82 <__aeabi_fsub+0x9e>
 8001202:	4663      	mov	r3, ip
 8001204:	015b      	lsls	r3, r3, #5
 8001206:	d500      	bpl.n	800120a <__aeabi_fsub+0x326>
 8001208:	e6c2      	b.n	8000f90 <__aeabi_fsub+0xac>
 800120a:	4663      	mov	r3, ip
 800120c:	08df      	lsrs	r7, r3, #3
 800120e:	002b      	movs	r3, r5
 8001210:	e6e3      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001212:	1b53      	subs	r3, r2, r5
 8001214:	2d00      	cmp	r5, #0
 8001216:	d100      	bne.n	800121a <__aeabi_fsub+0x336>
 8001218:	e6f4      	b.n	8001004 <__aeabi_fsub+0x120>
 800121a:	2080      	movs	r0, #128	@ 0x80
 800121c:	4664      	mov	r4, ip
 800121e:	04c0      	lsls	r0, r0, #19
 8001220:	4304      	orrs	r4, r0
 8001222:	46a4      	mov	ip, r4
 8001224:	0034      	movs	r4, r6
 8001226:	2001      	movs	r0, #1
 8001228:	2b1b      	cmp	r3, #27
 800122a:	dc09      	bgt.n	8001240 <__aeabi_fsub+0x35c>
 800122c:	2520      	movs	r5, #32
 800122e:	4660      	mov	r0, ip
 8001230:	40d8      	lsrs	r0, r3
 8001232:	1aeb      	subs	r3, r5, r3
 8001234:	4665      	mov	r5, ip
 8001236:	409d      	lsls	r5, r3
 8001238:	002b      	movs	r3, r5
 800123a:	1e5d      	subs	r5, r3, #1
 800123c:	41ab      	sbcs	r3, r5
 800123e:	4318      	orrs	r0, r3
 8001240:	1a0b      	subs	r3, r1, r0
 8001242:	469c      	mov	ip, r3
 8001244:	0015      	movs	r5, r2
 8001246:	e680      	b.n	8000f4a <__aeabi_fsub+0x66>
 8001248:	fbffffff 	.word	0xfbffffff
 800124c:	7dffffff 	.word	0x7dffffff
 8001250:	22fe      	movs	r2, #254	@ 0xfe
 8001252:	1c6b      	adds	r3, r5, #1
 8001254:	4213      	tst	r3, r2
 8001256:	d0a3      	beq.n	80011a0 <__aeabi_fsub+0x2bc>
 8001258:	2bff      	cmp	r3, #255	@ 0xff
 800125a:	d100      	bne.n	800125e <__aeabi_fsub+0x37a>
 800125c:	e69c      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800125e:	4461      	add	r1, ip
 8001260:	0849      	lsrs	r1, r1, #1
 8001262:	074a      	lsls	r2, r1, #29
 8001264:	d049      	beq.n	80012fa <__aeabi_fsub+0x416>
 8001266:	220f      	movs	r2, #15
 8001268:	400a      	ands	r2, r1
 800126a:	2a04      	cmp	r2, #4
 800126c:	d045      	beq.n	80012fa <__aeabi_fsub+0x416>
 800126e:	1d0a      	adds	r2, r1, #4
 8001270:	4694      	mov	ip, r2
 8001272:	e6ad      	b.n	8000fd0 <__aeabi_fsub+0xec>
 8001274:	2d00      	cmp	r5, #0
 8001276:	d100      	bne.n	800127a <__aeabi_fsub+0x396>
 8001278:	e776      	b.n	8001168 <__aeabi_fsub+0x284>
 800127a:	e68d      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800127c:	0034      	movs	r4, r6
 800127e:	20ff      	movs	r0, #255	@ 0xff
 8001280:	2200      	movs	r2, #0
 8001282:	e68b      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001284:	4663      	mov	r3, ip
 8001286:	2401      	movs	r4, #1
 8001288:	1acf      	subs	r7, r1, r3
 800128a:	4034      	ands	r4, r6
 800128c:	e664      	b.n	8000f58 <__aeabi_fsub+0x74>
 800128e:	4461      	add	r1, ip
 8001290:	014b      	lsls	r3, r1, #5
 8001292:	d56d      	bpl.n	8001370 <__aeabi_fsub+0x48c>
 8001294:	0848      	lsrs	r0, r1, #1
 8001296:	4944      	ldr	r1, [pc, #272]	@ (80013a8 <__aeabi_fsub+0x4c4>)
 8001298:	4001      	ands	r1, r0
 800129a:	0743      	lsls	r3, r0, #29
 800129c:	d02c      	beq.n	80012f8 <__aeabi_fsub+0x414>
 800129e:	230f      	movs	r3, #15
 80012a0:	4003      	ands	r3, r0
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d028      	beq.n	80012f8 <__aeabi_fsub+0x414>
 80012a6:	1d0b      	adds	r3, r1, #4
 80012a8:	469c      	mov	ip, r3
 80012aa:	2302      	movs	r3, #2
 80012ac:	e690      	b.n	8000fd0 <__aeabi_fsub+0xec>
 80012ae:	2900      	cmp	r1, #0
 80012b0:	d100      	bne.n	80012b4 <__aeabi_fsub+0x3d0>
 80012b2:	e72b      	b.n	800110c <__aeabi_fsub+0x228>
 80012b4:	2380      	movs	r3, #128	@ 0x80
 80012b6:	03db      	lsls	r3, r3, #15
 80012b8:	429f      	cmp	r7, r3
 80012ba:	d200      	bcs.n	80012be <__aeabi_fsub+0x3da>
 80012bc:	e726      	b.n	800110c <__aeabi_fsub+0x228>
 80012be:	4298      	cmp	r0, r3
 80012c0:	d300      	bcc.n	80012c4 <__aeabi_fsub+0x3e0>
 80012c2:	e723      	b.n	800110c <__aeabi_fsub+0x228>
 80012c4:	2401      	movs	r4, #1
 80012c6:	4034      	ands	r4, r6
 80012c8:	0007      	movs	r7, r0
 80012ca:	e71f      	b.n	800110c <__aeabi_fsub+0x228>
 80012cc:	0034      	movs	r4, r6
 80012ce:	468c      	mov	ip, r1
 80012d0:	e67e      	b.n	8000fd0 <__aeabi_fsub+0xec>
 80012d2:	2301      	movs	r3, #1
 80012d4:	08cf      	lsrs	r7, r1, #3
 80012d6:	e680      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012d8:	2300      	movs	r3, #0
 80012da:	e67e      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012dc:	2020      	movs	r0, #32
 80012de:	4665      	mov	r5, ip
 80012e0:	1b80      	subs	r0, r0, r6
 80012e2:	4085      	lsls	r5, r0
 80012e4:	4663      	mov	r3, ip
 80012e6:	0028      	movs	r0, r5
 80012e8:	40f3      	lsrs	r3, r6
 80012ea:	1e45      	subs	r5, r0, #1
 80012ec:	41a8      	sbcs	r0, r5
 80012ee:	4303      	orrs	r3, r0
 80012f0:	469c      	mov	ip, r3
 80012f2:	0015      	movs	r5, r2
 80012f4:	448c      	add	ip, r1
 80012f6:	e76d      	b.n	80011d4 <__aeabi_fsub+0x2f0>
 80012f8:	2302      	movs	r3, #2
 80012fa:	08cf      	lsrs	r7, r1, #3
 80012fc:	e66d      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012fe:	1b0f      	subs	r7, r1, r4
 8001300:	017b      	lsls	r3, r7, #5
 8001302:	d528      	bpl.n	8001356 <__aeabi_fsub+0x472>
 8001304:	01bf      	lsls	r7, r7, #6
 8001306:	09bf      	lsrs	r7, r7, #6
 8001308:	0038      	movs	r0, r7
 800130a:	f001 fae3 	bl	80028d4 <__clzsi2>
 800130e:	003b      	movs	r3, r7
 8001310:	3805      	subs	r0, #5
 8001312:	4083      	lsls	r3, r0
 8001314:	0034      	movs	r4, r6
 8001316:	2501      	movs	r5, #1
 8001318:	e6ca      	b.n	80010b0 <__aeabi_fsub+0x1cc>
 800131a:	2900      	cmp	r1, #0
 800131c:	d100      	bne.n	8001320 <__aeabi_fsub+0x43c>
 800131e:	e6b5      	b.n	800108c <__aeabi_fsub+0x1a8>
 8001320:	2401      	movs	r4, #1
 8001322:	0007      	movs	r7, r0
 8001324:	4034      	ands	r4, r6
 8001326:	e658      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001328:	4663      	mov	r3, ip
 800132a:	2b00      	cmp	r3, #0
 800132c:	d100      	bne.n	8001330 <__aeabi_fsub+0x44c>
 800132e:	e6e9      	b.n	8001104 <__aeabi_fsub+0x220>
 8001330:	2900      	cmp	r1, #0
 8001332:	d100      	bne.n	8001336 <__aeabi_fsub+0x452>
 8001334:	e6ea      	b.n	800110c <__aeabi_fsub+0x228>
 8001336:	2380      	movs	r3, #128	@ 0x80
 8001338:	03db      	lsls	r3, r3, #15
 800133a:	429f      	cmp	r7, r3
 800133c:	d200      	bcs.n	8001340 <__aeabi_fsub+0x45c>
 800133e:	e6e5      	b.n	800110c <__aeabi_fsub+0x228>
 8001340:	4298      	cmp	r0, r3
 8001342:	d300      	bcc.n	8001346 <__aeabi_fsub+0x462>
 8001344:	e6e2      	b.n	800110c <__aeabi_fsub+0x228>
 8001346:	0007      	movs	r7, r0
 8001348:	e6e0      	b.n	800110c <__aeabi_fsub+0x228>
 800134a:	2900      	cmp	r1, #0
 800134c:	d100      	bne.n	8001350 <__aeabi_fsub+0x46c>
 800134e:	e69e      	b.n	800108e <__aeabi_fsub+0x1aa>
 8001350:	2300      	movs	r3, #0
 8001352:	08cf      	lsrs	r7, r1, #3
 8001354:	e641      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001356:	0034      	movs	r4, r6
 8001358:	2301      	movs	r3, #1
 800135a:	08ff      	lsrs	r7, r7, #3
 800135c:	e63d      	b.n	8000fda <__aeabi_fsub+0xf6>
 800135e:	2f00      	cmp	r7, #0
 8001360:	d100      	bne.n	8001364 <__aeabi_fsub+0x480>
 8001362:	e693      	b.n	800108c <__aeabi_fsub+0x1a8>
 8001364:	2300      	movs	r3, #0
 8001366:	08ff      	lsrs	r7, r7, #3
 8001368:	e637      	b.n	8000fda <__aeabi_fsub+0xf6>
 800136a:	2300      	movs	r3, #0
 800136c:	08d7      	lsrs	r7, r2, #3
 800136e:	e634      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001370:	2301      	movs	r3, #1
 8001372:	08cf      	lsrs	r7, r1, #3
 8001374:	e631      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001376:	2280      	movs	r2, #128	@ 0x80
 8001378:	000b      	movs	r3, r1
 800137a:	04d2      	lsls	r2, r2, #19
 800137c:	2001      	movs	r0, #1
 800137e:	4013      	ands	r3, r2
 8001380:	4211      	tst	r1, r2
 8001382:	d000      	beq.n	8001386 <__aeabi_fsub+0x4a2>
 8001384:	e6ae      	b.n	80010e4 <__aeabi_fsub+0x200>
 8001386:	08cf      	lsrs	r7, r1, #3
 8001388:	e627      	b.n	8000fda <__aeabi_fsub+0xf6>
 800138a:	2b00      	cmp	r3, #0
 800138c:	d100      	bne.n	8001390 <__aeabi_fsub+0x4ac>
 800138e:	e75f      	b.n	8001250 <__aeabi_fsub+0x36c>
 8001390:	1b56      	subs	r6, r2, r5
 8001392:	2d00      	cmp	r5, #0
 8001394:	d101      	bne.n	800139a <__aeabi_fsub+0x4b6>
 8001396:	0033      	movs	r3, r6
 8001398:	e6e7      	b.n	800116a <__aeabi_fsub+0x286>
 800139a:	2380      	movs	r3, #128	@ 0x80
 800139c:	4660      	mov	r0, ip
 800139e:	04db      	lsls	r3, r3, #19
 80013a0:	4318      	orrs	r0, r3
 80013a2:	4684      	mov	ip, r0
 80013a4:	e6eb      	b.n	800117e <__aeabi_fsub+0x29a>
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	7dffffff 	.word	0x7dffffff

080013ac <__aeabi_f2iz>:
 80013ac:	0241      	lsls	r1, r0, #9
 80013ae:	0042      	lsls	r2, r0, #1
 80013b0:	0fc3      	lsrs	r3, r0, #31
 80013b2:	0a49      	lsrs	r1, r1, #9
 80013b4:	2000      	movs	r0, #0
 80013b6:	0e12      	lsrs	r2, r2, #24
 80013b8:	2a7e      	cmp	r2, #126	@ 0x7e
 80013ba:	dd03      	ble.n	80013c4 <__aeabi_f2iz+0x18>
 80013bc:	2a9d      	cmp	r2, #157	@ 0x9d
 80013be:	dd02      	ble.n	80013c6 <__aeabi_f2iz+0x1a>
 80013c0:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <__aeabi_f2iz+0x3c>)
 80013c2:	1898      	adds	r0, r3, r2
 80013c4:	4770      	bx	lr
 80013c6:	2080      	movs	r0, #128	@ 0x80
 80013c8:	0400      	lsls	r0, r0, #16
 80013ca:	4301      	orrs	r1, r0
 80013cc:	2a95      	cmp	r2, #149	@ 0x95
 80013ce:	dc07      	bgt.n	80013e0 <__aeabi_f2iz+0x34>
 80013d0:	2096      	movs	r0, #150	@ 0x96
 80013d2:	1a82      	subs	r2, r0, r2
 80013d4:	40d1      	lsrs	r1, r2
 80013d6:	4248      	negs	r0, r1
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d1f3      	bne.n	80013c4 <__aeabi_f2iz+0x18>
 80013dc:	0008      	movs	r0, r1
 80013de:	e7f1      	b.n	80013c4 <__aeabi_f2iz+0x18>
 80013e0:	3a96      	subs	r2, #150	@ 0x96
 80013e2:	4091      	lsls	r1, r2
 80013e4:	e7f7      	b.n	80013d6 <__aeabi_f2iz+0x2a>
 80013e6:	46c0      	nop			@ (mov r8, r8)
 80013e8:	7fffffff 	.word	0x7fffffff

080013ec <__aeabi_dadd>:
 80013ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ee:	464f      	mov	r7, r9
 80013f0:	4646      	mov	r6, r8
 80013f2:	46d6      	mov	lr, sl
 80013f4:	b5c0      	push	{r6, r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	9000      	str	r0, [sp, #0]
 80013fa:	9101      	str	r1, [sp, #4]
 80013fc:	030e      	lsls	r6, r1, #12
 80013fe:	004c      	lsls	r4, r1, #1
 8001400:	0fcd      	lsrs	r5, r1, #31
 8001402:	0a71      	lsrs	r1, r6, #9
 8001404:	9e00      	ldr	r6, [sp, #0]
 8001406:	005f      	lsls	r7, r3, #1
 8001408:	0f76      	lsrs	r6, r6, #29
 800140a:	430e      	orrs	r6, r1
 800140c:	9900      	ldr	r1, [sp, #0]
 800140e:	9200      	str	r2, [sp, #0]
 8001410:	9301      	str	r3, [sp, #4]
 8001412:	00c9      	lsls	r1, r1, #3
 8001414:	4689      	mov	r9, r1
 8001416:	0319      	lsls	r1, r3, #12
 8001418:	0d7b      	lsrs	r3, r7, #21
 800141a:	4698      	mov	r8, r3
 800141c:	9b01      	ldr	r3, [sp, #4]
 800141e:	0a49      	lsrs	r1, r1, #9
 8001420:	0fdb      	lsrs	r3, r3, #31
 8001422:	469c      	mov	ip, r3
 8001424:	9b00      	ldr	r3, [sp, #0]
 8001426:	9a00      	ldr	r2, [sp, #0]
 8001428:	0f5b      	lsrs	r3, r3, #29
 800142a:	430b      	orrs	r3, r1
 800142c:	4641      	mov	r1, r8
 800142e:	0d64      	lsrs	r4, r4, #21
 8001430:	00d2      	lsls	r2, r2, #3
 8001432:	1a61      	subs	r1, r4, r1
 8001434:	4565      	cmp	r5, ip
 8001436:	d100      	bne.n	800143a <__aeabi_dadd+0x4e>
 8001438:	e0a6      	b.n	8001588 <__aeabi_dadd+0x19c>
 800143a:	2900      	cmp	r1, #0
 800143c:	dd72      	ble.n	8001524 <__aeabi_dadd+0x138>
 800143e:	4647      	mov	r7, r8
 8001440:	2f00      	cmp	r7, #0
 8001442:	d100      	bne.n	8001446 <__aeabi_dadd+0x5a>
 8001444:	e0dd      	b.n	8001602 <__aeabi_dadd+0x216>
 8001446:	4fcc      	ldr	r7, [pc, #816]	@ (8001778 <__aeabi_dadd+0x38c>)
 8001448:	42bc      	cmp	r4, r7
 800144a:	d100      	bne.n	800144e <__aeabi_dadd+0x62>
 800144c:	e19a      	b.n	8001784 <__aeabi_dadd+0x398>
 800144e:	2701      	movs	r7, #1
 8001450:	2938      	cmp	r1, #56	@ 0x38
 8001452:	dc17      	bgt.n	8001484 <__aeabi_dadd+0x98>
 8001454:	2780      	movs	r7, #128	@ 0x80
 8001456:	043f      	lsls	r7, r7, #16
 8001458:	433b      	orrs	r3, r7
 800145a:	291f      	cmp	r1, #31
 800145c:	dd00      	ble.n	8001460 <__aeabi_dadd+0x74>
 800145e:	e1dd      	b.n	800181c <__aeabi_dadd+0x430>
 8001460:	2720      	movs	r7, #32
 8001462:	1a78      	subs	r0, r7, r1
 8001464:	001f      	movs	r7, r3
 8001466:	4087      	lsls	r7, r0
 8001468:	46ba      	mov	sl, r7
 800146a:	0017      	movs	r7, r2
 800146c:	40cf      	lsrs	r7, r1
 800146e:	4684      	mov	ip, r0
 8001470:	0038      	movs	r0, r7
 8001472:	4657      	mov	r7, sl
 8001474:	4307      	orrs	r7, r0
 8001476:	4660      	mov	r0, ip
 8001478:	4082      	lsls	r2, r0
 800147a:	40cb      	lsrs	r3, r1
 800147c:	1e50      	subs	r0, r2, #1
 800147e:	4182      	sbcs	r2, r0
 8001480:	1af6      	subs	r6, r6, r3
 8001482:	4317      	orrs	r7, r2
 8001484:	464b      	mov	r3, r9
 8001486:	1bdf      	subs	r7, r3, r7
 8001488:	45b9      	cmp	r9, r7
 800148a:	4180      	sbcs	r0, r0
 800148c:	4240      	negs	r0, r0
 800148e:	1a36      	subs	r6, r6, r0
 8001490:	0233      	lsls	r3, r6, #8
 8001492:	d400      	bmi.n	8001496 <__aeabi_dadd+0xaa>
 8001494:	e0ff      	b.n	8001696 <__aeabi_dadd+0x2aa>
 8001496:	0276      	lsls	r6, r6, #9
 8001498:	0a76      	lsrs	r6, r6, #9
 800149a:	2e00      	cmp	r6, #0
 800149c:	d100      	bne.n	80014a0 <__aeabi_dadd+0xb4>
 800149e:	e13c      	b.n	800171a <__aeabi_dadd+0x32e>
 80014a0:	0030      	movs	r0, r6
 80014a2:	f001 fa17 	bl	80028d4 <__clzsi2>
 80014a6:	0003      	movs	r3, r0
 80014a8:	3b08      	subs	r3, #8
 80014aa:	2120      	movs	r1, #32
 80014ac:	0038      	movs	r0, r7
 80014ae:	1aca      	subs	r2, r1, r3
 80014b0:	40d0      	lsrs	r0, r2
 80014b2:	409e      	lsls	r6, r3
 80014b4:	0002      	movs	r2, r0
 80014b6:	409f      	lsls	r7, r3
 80014b8:	4332      	orrs	r2, r6
 80014ba:	429c      	cmp	r4, r3
 80014bc:	dd00      	ble.n	80014c0 <__aeabi_dadd+0xd4>
 80014be:	e1a6      	b.n	800180e <__aeabi_dadd+0x422>
 80014c0:	1b18      	subs	r0, r3, r4
 80014c2:	3001      	adds	r0, #1
 80014c4:	1a09      	subs	r1, r1, r0
 80014c6:	003e      	movs	r6, r7
 80014c8:	408f      	lsls	r7, r1
 80014ca:	40c6      	lsrs	r6, r0
 80014cc:	1e7b      	subs	r3, r7, #1
 80014ce:	419f      	sbcs	r7, r3
 80014d0:	0013      	movs	r3, r2
 80014d2:	408b      	lsls	r3, r1
 80014d4:	4337      	orrs	r7, r6
 80014d6:	431f      	orrs	r7, r3
 80014d8:	40c2      	lsrs	r2, r0
 80014da:	003b      	movs	r3, r7
 80014dc:	0016      	movs	r6, r2
 80014de:	2400      	movs	r4, #0
 80014e0:	4313      	orrs	r3, r2
 80014e2:	d100      	bne.n	80014e6 <__aeabi_dadd+0xfa>
 80014e4:	e1df      	b.n	80018a6 <__aeabi_dadd+0x4ba>
 80014e6:	077b      	lsls	r3, r7, #29
 80014e8:	d100      	bne.n	80014ec <__aeabi_dadd+0x100>
 80014ea:	e332      	b.n	8001b52 <__aeabi_dadd+0x766>
 80014ec:	230f      	movs	r3, #15
 80014ee:	003a      	movs	r2, r7
 80014f0:	403b      	ands	r3, r7
 80014f2:	2b04      	cmp	r3, #4
 80014f4:	d004      	beq.n	8001500 <__aeabi_dadd+0x114>
 80014f6:	1d3a      	adds	r2, r7, #4
 80014f8:	42ba      	cmp	r2, r7
 80014fa:	41bf      	sbcs	r7, r7
 80014fc:	427f      	negs	r7, r7
 80014fe:	19f6      	adds	r6, r6, r7
 8001500:	0233      	lsls	r3, r6, #8
 8001502:	d400      	bmi.n	8001506 <__aeabi_dadd+0x11a>
 8001504:	e323      	b.n	8001b4e <__aeabi_dadd+0x762>
 8001506:	4b9c      	ldr	r3, [pc, #624]	@ (8001778 <__aeabi_dadd+0x38c>)
 8001508:	3401      	adds	r4, #1
 800150a:	429c      	cmp	r4, r3
 800150c:	d100      	bne.n	8001510 <__aeabi_dadd+0x124>
 800150e:	e0b4      	b.n	800167a <__aeabi_dadd+0x28e>
 8001510:	4b9a      	ldr	r3, [pc, #616]	@ (800177c <__aeabi_dadd+0x390>)
 8001512:	0564      	lsls	r4, r4, #21
 8001514:	401e      	ands	r6, r3
 8001516:	0d64      	lsrs	r4, r4, #21
 8001518:	0777      	lsls	r7, r6, #29
 800151a:	08d2      	lsrs	r2, r2, #3
 800151c:	0276      	lsls	r6, r6, #9
 800151e:	4317      	orrs	r7, r2
 8001520:	0b36      	lsrs	r6, r6, #12
 8001522:	e0ac      	b.n	800167e <__aeabi_dadd+0x292>
 8001524:	2900      	cmp	r1, #0
 8001526:	d100      	bne.n	800152a <__aeabi_dadd+0x13e>
 8001528:	e07e      	b.n	8001628 <__aeabi_dadd+0x23c>
 800152a:	4641      	mov	r1, r8
 800152c:	1b09      	subs	r1, r1, r4
 800152e:	2c00      	cmp	r4, #0
 8001530:	d000      	beq.n	8001534 <__aeabi_dadd+0x148>
 8001532:	e160      	b.n	80017f6 <__aeabi_dadd+0x40a>
 8001534:	0034      	movs	r4, r6
 8001536:	4648      	mov	r0, r9
 8001538:	4304      	orrs	r4, r0
 800153a:	d100      	bne.n	800153e <__aeabi_dadd+0x152>
 800153c:	e1c9      	b.n	80018d2 <__aeabi_dadd+0x4e6>
 800153e:	1e4c      	subs	r4, r1, #1
 8001540:	2901      	cmp	r1, #1
 8001542:	d100      	bne.n	8001546 <__aeabi_dadd+0x15a>
 8001544:	e22e      	b.n	80019a4 <__aeabi_dadd+0x5b8>
 8001546:	4d8c      	ldr	r5, [pc, #560]	@ (8001778 <__aeabi_dadd+0x38c>)
 8001548:	42a9      	cmp	r1, r5
 800154a:	d100      	bne.n	800154e <__aeabi_dadd+0x162>
 800154c:	e224      	b.n	8001998 <__aeabi_dadd+0x5ac>
 800154e:	2701      	movs	r7, #1
 8001550:	2c38      	cmp	r4, #56	@ 0x38
 8001552:	dc11      	bgt.n	8001578 <__aeabi_dadd+0x18c>
 8001554:	0021      	movs	r1, r4
 8001556:	291f      	cmp	r1, #31
 8001558:	dd00      	ble.n	800155c <__aeabi_dadd+0x170>
 800155a:	e20b      	b.n	8001974 <__aeabi_dadd+0x588>
 800155c:	2420      	movs	r4, #32
 800155e:	0037      	movs	r7, r6
 8001560:	4648      	mov	r0, r9
 8001562:	1a64      	subs	r4, r4, r1
 8001564:	40a7      	lsls	r7, r4
 8001566:	40c8      	lsrs	r0, r1
 8001568:	4307      	orrs	r7, r0
 800156a:	4648      	mov	r0, r9
 800156c:	40a0      	lsls	r0, r4
 800156e:	40ce      	lsrs	r6, r1
 8001570:	1e44      	subs	r4, r0, #1
 8001572:	41a0      	sbcs	r0, r4
 8001574:	1b9b      	subs	r3, r3, r6
 8001576:	4307      	orrs	r7, r0
 8001578:	1bd7      	subs	r7, r2, r7
 800157a:	42ba      	cmp	r2, r7
 800157c:	4192      	sbcs	r2, r2
 800157e:	4252      	negs	r2, r2
 8001580:	4665      	mov	r5, ip
 8001582:	4644      	mov	r4, r8
 8001584:	1a9e      	subs	r6, r3, r2
 8001586:	e783      	b.n	8001490 <__aeabi_dadd+0xa4>
 8001588:	2900      	cmp	r1, #0
 800158a:	dc00      	bgt.n	800158e <__aeabi_dadd+0x1a2>
 800158c:	e09c      	b.n	80016c8 <__aeabi_dadd+0x2dc>
 800158e:	4647      	mov	r7, r8
 8001590:	2f00      	cmp	r7, #0
 8001592:	d167      	bne.n	8001664 <__aeabi_dadd+0x278>
 8001594:	001f      	movs	r7, r3
 8001596:	4317      	orrs	r7, r2
 8001598:	d100      	bne.n	800159c <__aeabi_dadd+0x1b0>
 800159a:	e0e4      	b.n	8001766 <__aeabi_dadd+0x37a>
 800159c:	1e48      	subs	r0, r1, #1
 800159e:	2901      	cmp	r1, #1
 80015a0:	d100      	bne.n	80015a4 <__aeabi_dadd+0x1b8>
 80015a2:	e19b      	b.n	80018dc <__aeabi_dadd+0x4f0>
 80015a4:	4f74      	ldr	r7, [pc, #464]	@ (8001778 <__aeabi_dadd+0x38c>)
 80015a6:	42b9      	cmp	r1, r7
 80015a8:	d100      	bne.n	80015ac <__aeabi_dadd+0x1c0>
 80015aa:	e0eb      	b.n	8001784 <__aeabi_dadd+0x398>
 80015ac:	2701      	movs	r7, #1
 80015ae:	0001      	movs	r1, r0
 80015b0:	2838      	cmp	r0, #56	@ 0x38
 80015b2:	dc11      	bgt.n	80015d8 <__aeabi_dadd+0x1ec>
 80015b4:	291f      	cmp	r1, #31
 80015b6:	dd00      	ble.n	80015ba <__aeabi_dadd+0x1ce>
 80015b8:	e1c7      	b.n	800194a <__aeabi_dadd+0x55e>
 80015ba:	2720      	movs	r7, #32
 80015bc:	1a78      	subs	r0, r7, r1
 80015be:	001f      	movs	r7, r3
 80015c0:	4684      	mov	ip, r0
 80015c2:	4087      	lsls	r7, r0
 80015c4:	0010      	movs	r0, r2
 80015c6:	40c8      	lsrs	r0, r1
 80015c8:	4307      	orrs	r7, r0
 80015ca:	4660      	mov	r0, ip
 80015cc:	4082      	lsls	r2, r0
 80015ce:	40cb      	lsrs	r3, r1
 80015d0:	1e50      	subs	r0, r2, #1
 80015d2:	4182      	sbcs	r2, r0
 80015d4:	18f6      	adds	r6, r6, r3
 80015d6:	4317      	orrs	r7, r2
 80015d8:	444f      	add	r7, r9
 80015da:	454f      	cmp	r7, r9
 80015dc:	4180      	sbcs	r0, r0
 80015de:	4240      	negs	r0, r0
 80015e0:	1836      	adds	r6, r6, r0
 80015e2:	0233      	lsls	r3, r6, #8
 80015e4:	d557      	bpl.n	8001696 <__aeabi_dadd+0x2aa>
 80015e6:	4b64      	ldr	r3, [pc, #400]	@ (8001778 <__aeabi_dadd+0x38c>)
 80015e8:	3401      	adds	r4, #1
 80015ea:	429c      	cmp	r4, r3
 80015ec:	d045      	beq.n	800167a <__aeabi_dadd+0x28e>
 80015ee:	2101      	movs	r1, #1
 80015f0:	4b62      	ldr	r3, [pc, #392]	@ (800177c <__aeabi_dadd+0x390>)
 80015f2:	087a      	lsrs	r2, r7, #1
 80015f4:	401e      	ands	r6, r3
 80015f6:	4039      	ands	r1, r7
 80015f8:	430a      	orrs	r2, r1
 80015fa:	07f7      	lsls	r7, r6, #31
 80015fc:	4317      	orrs	r7, r2
 80015fe:	0876      	lsrs	r6, r6, #1
 8001600:	e771      	b.n	80014e6 <__aeabi_dadd+0xfa>
 8001602:	001f      	movs	r7, r3
 8001604:	4317      	orrs	r7, r2
 8001606:	d100      	bne.n	800160a <__aeabi_dadd+0x21e>
 8001608:	e0ad      	b.n	8001766 <__aeabi_dadd+0x37a>
 800160a:	1e4f      	subs	r7, r1, #1
 800160c:	46bc      	mov	ip, r7
 800160e:	2901      	cmp	r1, #1
 8001610:	d100      	bne.n	8001614 <__aeabi_dadd+0x228>
 8001612:	e182      	b.n	800191a <__aeabi_dadd+0x52e>
 8001614:	4f58      	ldr	r7, [pc, #352]	@ (8001778 <__aeabi_dadd+0x38c>)
 8001616:	42b9      	cmp	r1, r7
 8001618:	d100      	bne.n	800161c <__aeabi_dadd+0x230>
 800161a:	e190      	b.n	800193e <__aeabi_dadd+0x552>
 800161c:	4661      	mov	r1, ip
 800161e:	2701      	movs	r7, #1
 8001620:	2938      	cmp	r1, #56	@ 0x38
 8001622:	dd00      	ble.n	8001626 <__aeabi_dadd+0x23a>
 8001624:	e72e      	b.n	8001484 <__aeabi_dadd+0x98>
 8001626:	e718      	b.n	800145a <__aeabi_dadd+0x6e>
 8001628:	4f55      	ldr	r7, [pc, #340]	@ (8001780 <__aeabi_dadd+0x394>)
 800162a:	1c61      	adds	r1, r4, #1
 800162c:	4239      	tst	r1, r7
 800162e:	d000      	beq.n	8001632 <__aeabi_dadd+0x246>
 8001630:	e0d0      	b.n	80017d4 <__aeabi_dadd+0x3e8>
 8001632:	0031      	movs	r1, r6
 8001634:	4648      	mov	r0, r9
 8001636:	001f      	movs	r7, r3
 8001638:	4301      	orrs	r1, r0
 800163a:	4317      	orrs	r7, r2
 800163c:	2c00      	cmp	r4, #0
 800163e:	d000      	beq.n	8001642 <__aeabi_dadd+0x256>
 8001640:	e13d      	b.n	80018be <__aeabi_dadd+0x4d2>
 8001642:	2900      	cmp	r1, #0
 8001644:	d100      	bne.n	8001648 <__aeabi_dadd+0x25c>
 8001646:	e1bc      	b.n	80019c2 <__aeabi_dadd+0x5d6>
 8001648:	2f00      	cmp	r7, #0
 800164a:	d000      	beq.n	800164e <__aeabi_dadd+0x262>
 800164c:	e1bf      	b.n	80019ce <__aeabi_dadd+0x5e2>
 800164e:	464b      	mov	r3, r9
 8001650:	2100      	movs	r1, #0
 8001652:	08d8      	lsrs	r0, r3, #3
 8001654:	0777      	lsls	r7, r6, #29
 8001656:	4307      	orrs	r7, r0
 8001658:	08f0      	lsrs	r0, r6, #3
 800165a:	0306      	lsls	r6, r0, #12
 800165c:	054c      	lsls	r4, r1, #21
 800165e:	0b36      	lsrs	r6, r6, #12
 8001660:	0d64      	lsrs	r4, r4, #21
 8001662:	e00c      	b.n	800167e <__aeabi_dadd+0x292>
 8001664:	4f44      	ldr	r7, [pc, #272]	@ (8001778 <__aeabi_dadd+0x38c>)
 8001666:	42bc      	cmp	r4, r7
 8001668:	d100      	bne.n	800166c <__aeabi_dadd+0x280>
 800166a:	e08b      	b.n	8001784 <__aeabi_dadd+0x398>
 800166c:	2701      	movs	r7, #1
 800166e:	2938      	cmp	r1, #56	@ 0x38
 8001670:	dcb2      	bgt.n	80015d8 <__aeabi_dadd+0x1ec>
 8001672:	2780      	movs	r7, #128	@ 0x80
 8001674:	043f      	lsls	r7, r7, #16
 8001676:	433b      	orrs	r3, r7
 8001678:	e79c      	b.n	80015b4 <__aeabi_dadd+0x1c8>
 800167a:	2600      	movs	r6, #0
 800167c:	2700      	movs	r7, #0
 800167e:	0524      	lsls	r4, r4, #20
 8001680:	4334      	orrs	r4, r6
 8001682:	07ed      	lsls	r5, r5, #31
 8001684:	432c      	orrs	r4, r5
 8001686:	0038      	movs	r0, r7
 8001688:	0021      	movs	r1, r4
 800168a:	b002      	add	sp, #8
 800168c:	bce0      	pop	{r5, r6, r7}
 800168e:	46ba      	mov	sl, r7
 8001690:	46b1      	mov	r9, r6
 8001692:	46a8      	mov	r8, r5
 8001694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001696:	077b      	lsls	r3, r7, #29
 8001698:	d004      	beq.n	80016a4 <__aeabi_dadd+0x2b8>
 800169a:	230f      	movs	r3, #15
 800169c:	403b      	ands	r3, r7
 800169e:	2b04      	cmp	r3, #4
 80016a0:	d000      	beq.n	80016a4 <__aeabi_dadd+0x2b8>
 80016a2:	e728      	b.n	80014f6 <__aeabi_dadd+0x10a>
 80016a4:	08f8      	lsrs	r0, r7, #3
 80016a6:	4b34      	ldr	r3, [pc, #208]	@ (8001778 <__aeabi_dadd+0x38c>)
 80016a8:	0777      	lsls	r7, r6, #29
 80016aa:	4307      	orrs	r7, r0
 80016ac:	08f0      	lsrs	r0, r6, #3
 80016ae:	429c      	cmp	r4, r3
 80016b0:	d000      	beq.n	80016b4 <__aeabi_dadd+0x2c8>
 80016b2:	e24a      	b.n	8001b4a <__aeabi_dadd+0x75e>
 80016b4:	003b      	movs	r3, r7
 80016b6:	4303      	orrs	r3, r0
 80016b8:	d059      	beq.n	800176e <__aeabi_dadd+0x382>
 80016ba:	2680      	movs	r6, #128	@ 0x80
 80016bc:	0336      	lsls	r6, r6, #12
 80016be:	4306      	orrs	r6, r0
 80016c0:	0336      	lsls	r6, r6, #12
 80016c2:	4c2d      	ldr	r4, [pc, #180]	@ (8001778 <__aeabi_dadd+0x38c>)
 80016c4:	0b36      	lsrs	r6, r6, #12
 80016c6:	e7da      	b.n	800167e <__aeabi_dadd+0x292>
 80016c8:	2900      	cmp	r1, #0
 80016ca:	d061      	beq.n	8001790 <__aeabi_dadd+0x3a4>
 80016cc:	4641      	mov	r1, r8
 80016ce:	1b09      	subs	r1, r1, r4
 80016d0:	2c00      	cmp	r4, #0
 80016d2:	d100      	bne.n	80016d6 <__aeabi_dadd+0x2ea>
 80016d4:	e0b9      	b.n	800184a <__aeabi_dadd+0x45e>
 80016d6:	4c28      	ldr	r4, [pc, #160]	@ (8001778 <__aeabi_dadd+0x38c>)
 80016d8:	45a0      	cmp	r8, r4
 80016da:	d100      	bne.n	80016de <__aeabi_dadd+0x2f2>
 80016dc:	e1a5      	b.n	8001a2a <__aeabi_dadd+0x63e>
 80016de:	2701      	movs	r7, #1
 80016e0:	2938      	cmp	r1, #56	@ 0x38
 80016e2:	dc13      	bgt.n	800170c <__aeabi_dadd+0x320>
 80016e4:	2480      	movs	r4, #128	@ 0x80
 80016e6:	0424      	lsls	r4, r4, #16
 80016e8:	4326      	orrs	r6, r4
 80016ea:	291f      	cmp	r1, #31
 80016ec:	dd00      	ble.n	80016f0 <__aeabi_dadd+0x304>
 80016ee:	e1c8      	b.n	8001a82 <__aeabi_dadd+0x696>
 80016f0:	2420      	movs	r4, #32
 80016f2:	0037      	movs	r7, r6
 80016f4:	4648      	mov	r0, r9
 80016f6:	1a64      	subs	r4, r4, r1
 80016f8:	40a7      	lsls	r7, r4
 80016fa:	40c8      	lsrs	r0, r1
 80016fc:	4307      	orrs	r7, r0
 80016fe:	4648      	mov	r0, r9
 8001700:	40a0      	lsls	r0, r4
 8001702:	40ce      	lsrs	r6, r1
 8001704:	1e44      	subs	r4, r0, #1
 8001706:	41a0      	sbcs	r0, r4
 8001708:	199b      	adds	r3, r3, r6
 800170a:	4307      	orrs	r7, r0
 800170c:	18bf      	adds	r7, r7, r2
 800170e:	4297      	cmp	r7, r2
 8001710:	4192      	sbcs	r2, r2
 8001712:	4252      	negs	r2, r2
 8001714:	4644      	mov	r4, r8
 8001716:	18d6      	adds	r6, r2, r3
 8001718:	e763      	b.n	80015e2 <__aeabi_dadd+0x1f6>
 800171a:	0038      	movs	r0, r7
 800171c:	f001 f8da 	bl	80028d4 <__clzsi2>
 8001720:	0003      	movs	r3, r0
 8001722:	3318      	adds	r3, #24
 8001724:	2b1f      	cmp	r3, #31
 8001726:	dc00      	bgt.n	800172a <__aeabi_dadd+0x33e>
 8001728:	e6bf      	b.n	80014aa <__aeabi_dadd+0xbe>
 800172a:	003a      	movs	r2, r7
 800172c:	3808      	subs	r0, #8
 800172e:	4082      	lsls	r2, r0
 8001730:	429c      	cmp	r4, r3
 8001732:	dd00      	ble.n	8001736 <__aeabi_dadd+0x34a>
 8001734:	e083      	b.n	800183e <__aeabi_dadd+0x452>
 8001736:	1b1b      	subs	r3, r3, r4
 8001738:	1c58      	adds	r0, r3, #1
 800173a:	281f      	cmp	r0, #31
 800173c:	dc00      	bgt.n	8001740 <__aeabi_dadd+0x354>
 800173e:	e1b4      	b.n	8001aaa <__aeabi_dadd+0x6be>
 8001740:	0017      	movs	r7, r2
 8001742:	3b1f      	subs	r3, #31
 8001744:	40df      	lsrs	r7, r3
 8001746:	2820      	cmp	r0, #32
 8001748:	d005      	beq.n	8001756 <__aeabi_dadd+0x36a>
 800174a:	2340      	movs	r3, #64	@ 0x40
 800174c:	1a1b      	subs	r3, r3, r0
 800174e:	409a      	lsls	r2, r3
 8001750:	1e53      	subs	r3, r2, #1
 8001752:	419a      	sbcs	r2, r3
 8001754:	4317      	orrs	r7, r2
 8001756:	2400      	movs	r4, #0
 8001758:	2f00      	cmp	r7, #0
 800175a:	d00a      	beq.n	8001772 <__aeabi_dadd+0x386>
 800175c:	077b      	lsls	r3, r7, #29
 800175e:	d000      	beq.n	8001762 <__aeabi_dadd+0x376>
 8001760:	e6c4      	b.n	80014ec <__aeabi_dadd+0x100>
 8001762:	0026      	movs	r6, r4
 8001764:	e79e      	b.n	80016a4 <__aeabi_dadd+0x2b8>
 8001766:	464b      	mov	r3, r9
 8001768:	000c      	movs	r4, r1
 800176a:	08d8      	lsrs	r0, r3, #3
 800176c:	e79b      	b.n	80016a6 <__aeabi_dadd+0x2ba>
 800176e:	2700      	movs	r7, #0
 8001770:	4c01      	ldr	r4, [pc, #4]	@ (8001778 <__aeabi_dadd+0x38c>)
 8001772:	2600      	movs	r6, #0
 8001774:	e783      	b.n	800167e <__aeabi_dadd+0x292>
 8001776:	46c0      	nop			@ (mov r8, r8)
 8001778:	000007ff 	.word	0x000007ff
 800177c:	ff7fffff 	.word	0xff7fffff
 8001780:	000007fe 	.word	0x000007fe
 8001784:	464b      	mov	r3, r9
 8001786:	0777      	lsls	r7, r6, #29
 8001788:	08d8      	lsrs	r0, r3, #3
 800178a:	4307      	orrs	r7, r0
 800178c:	08f0      	lsrs	r0, r6, #3
 800178e:	e791      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 8001790:	4fcd      	ldr	r7, [pc, #820]	@ (8001ac8 <__aeabi_dadd+0x6dc>)
 8001792:	1c61      	adds	r1, r4, #1
 8001794:	4239      	tst	r1, r7
 8001796:	d16b      	bne.n	8001870 <__aeabi_dadd+0x484>
 8001798:	0031      	movs	r1, r6
 800179a:	4648      	mov	r0, r9
 800179c:	4301      	orrs	r1, r0
 800179e:	2c00      	cmp	r4, #0
 80017a0:	d000      	beq.n	80017a4 <__aeabi_dadd+0x3b8>
 80017a2:	e14b      	b.n	8001a3c <__aeabi_dadd+0x650>
 80017a4:	001f      	movs	r7, r3
 80017a6:	4317      	orrs	r7, r2
 80017a8:	2900      	cmp	r1, #0
 80017aa:	d100      	bne.n	80017ae <__aeabi_dadd+0x3c2>
 80017ac:	e181      	b.n	8001ab2 <__aeabi_dadd+0x6c6>
 80017ae:	2f00      	cmp	r7, #0
 80017b0:	d100      	bne.n	80017b4 <__aeabi_dadd+0x3c8>
 80017b2:	e74c      	b.n	800164e <__aeabi_dadd+0x262>
 80017b4:	444a      	add	r2, r9
 80017b6:	454a      	cmp	r2, r9
 80017b8:	4180      	sbcs	r0, r0
 80017ba:	18f6      	adds	r6, r6, r3
 80017bc:	4240      	negs	r0, r0
 80017be:	1836      	adds	r6, r6, r0
 80017c0:	0233      	lsls	r3, r6, #8
 80017c2:	d500      	bpl.n	80017c6 <__aeabi_dadd+0x3da>
 80017c4:	e1b0      	b.n	8001b28 <__aeabi_dadd+0x73c>
 80017c6:	0017      	movs	r7, r2
 80017c8:	4691      	mov	r9, r2
 80017ca:	4337      	orrs	r7, r6
 80017cc:	d000      	beq.n	80017d0 <__aeabi_dadd+0x3e4>
 80017ce:	e73e      	b.n	800164e <__aeabi_dadd+0x262>
 80017d0:	2600      	movs	r6, #0
 80017d2:	e754      	b.n	800167e <__aeabi_dadd+0x292>
 80017d4:	4649      	mov	r1, r9
 80017d6:	1a89      	subs	r1, r1, r2
 80017d8:	4688      	mov	r8, r1
 80017da:	45c1      	cmp	r9, r8
 80017dc:	41bf      	sbcs	r7, r7
 80017de:	1af1      	subs	r1, r6, r3
 80017e0:	427f      	negs	r7, r7
 80017e2:	1bc9      	subs	r1, r1, r7
 80017e4:	020f      	lsls	r7, r1, #8
 80017e6:	d461      	bmi.n	80018ac <__aeabi_dadd+0x4c0>
 80017e8:	4647      	mov	r7, r8
 80017ea:	430f      	orrs	r7, r1
 80017ec:	d100      	bne.n	80017f0 <__aeabi_dadd+0x404>
 80017ee:	e0bd      	b.n	800196c <__aeabi_dadd+0x580>
 80017f0:	000e      	movs	r6, r1
 80017f2:	4647      	mov	r7, r8
 80017f4:	e651      	b.n	800149a <__aeabi_dadd+0xae>
 80017f6:	4cb5      	ldr	r4, [pc, #724]	@ (8001acc <__aeabi_dadd+0x6e0>)
 80017f8:	45a0      	cmp	r8, r4
 80017fa:	d100      	bne.n	80017fe <__aeabi_dadd+0x412>
 80017fc:	e100      	b.n	8001a00 <__aeabi_dadd+0x614>
 80017fe:	2701      	movs	r7, #1
 8001800:	2938      	cmp	r1, #56	@ 0x38
 8001802:	dd00      	ble.n	8001806 <__aeabi_dadd+0x41a>
 8001804:	e6b8      	b.n	8001578 <__aeabi_dadd+0x18c>
 8001806:	2480      	movs	r4, #128	@ 0x80
 8001808:	0424      	lsls	r4, r4, #16
 800180a:	4326      	orrs	r6, r4
 800180c:	e6a3      	b.n	8001556 <__aeabi_dadd+0x16a>
 800180e:	4eb0      	ldr	r6, [pc, #704]	@ (8001ad0 <__aeabi_dadd+0x6e4>)
 8001810:	1ae4      	subs	r4, r4, r3
 8001812:	4016      	ands	r6, r2
 8001814:	077b      	lsls	r3, r7, #29
 8001816:	d000      	beq.n	800181a <__aeabi_dadd+0x42e>
 8001818:	e73f      	b.n	800169a <__aeabi_dadd+0x2ae>
 800181a:	e743      	b.n	80016a4 <__aeabi_dadd+0x2b8>
 800181c:	000f      	movs	r7, r1
 800181e:	0018      	movs	r0, r3
 8001820:	3f20      	subs	r7, #32
 8001822:	40f8      	lsrs	r0, r7
 8001824:	4684      	mov	ip, r0
 8001826:	2920      	cmp	r1, #32
 8001828:	d003      	beq.n	8001832 <__aeabi_dadd+0x446>
 800182a:	2740      	movs	r7, #64	@ 0x40
 800182c:	1a79      	subs	r1, r7, r1
 800182e:	408b      	lsls	r3, r1
 8001830:	431a      	orrs	r2, r3
 8001832:	1e53      	subs	r3, r2, #1
 8001834:	419a      	sbcs	r2, r3
 8001836:	4663      	mov	r3, ip
 8001838:	0017      	movs	r7, r2
 800183a:	431f      	orrs	r7, r3
 800183c:	e622      	b.n	8001484 <__aeabi_dadd+0x98>
 800183e:	48a4      	ldr	r0, [pc, #656]	@ (8001ad0 <__aeabi_dadd+0x6e4>)
 8001840:	1ae1      	subs	r1, r4, r3
 8001842:	4010      	ands	r0, r2
 8001844:	0747      	lsls	r7, r0, #29
 8001846:	08c0      	lsrs	r0, r0, #3
 8001848:	e707      	b.n	800165a <__aeabi_dadd+0x26e>
 800184a:	0034      	movs	r4, r6
 800184c:	4648      	mov	r0, r9
 800184e:	4304      	orrs	r4, r0
 8001850:	d100      	bne.n	8001854 <__aeabi_dadd+0x468>
 8001852:	e0fa      	b.n	8001a4a <__aeabi_dadd+0x65e>
 8001854:	1e4c      	subs	r4, r1, #1
 8001856:	2901      	cmp	r1, #1
 8001858:	d100      	bne.n	800185c <__aeabi_dadd+0x470>
 800185a:	e0d7      	b.n	8001a0c <__aeabi_dadd+0x620>
 800185c:	4f9b      	ldr	r7, [pc, #620]	@ (8001acc <__aeabi_dadd+0x6e0>)
 800185e:	42b9      	cmp	r1, r7
 8001860:	d100      	bne.n	8001864 <__aeabi_dadd+0x478>
 8001862:	e0e2      	b.n	8001a2a <__aeabi_dadd+0x63e>
 8001864:	2701      	movs	r7, #1
 8001866:	2c38      	cmp	r4, #56	@ 0x38
 8001868:	dd00      	ble.n	800186c <__aeabi_dadd+0x480>
 800186a:	e74f      	b.n	800170c <__aeabi_dadd+0x320>
 800186c:	0021      	movs	r1, r4
 800186e:	e73c      	b.n	80016ea <__aeabi_dadd+0x2fe>
 8001870:	4c96      	ldr	r4, [pc, #600]	@ (8001acc <__aeabi_dadd+0x6e0>)
 8001872:	42a1      	cmp	r1, r4
 8001874:	d100      	bne.n	8001878 <__aeabi_dadd+0x48c>
 8001876:	e0dd      	b.n	8001a34 <__aeabi_dadd+0x648>
 8001878:	444a      	add	r2, r9
 800187a:	454a      	cmp	r2, r9
 800187c:	4180      	sbcs	r0, r0
 800187e:	18f3      	adds	r3, r6, r3
 8001880:	4240      	negs	r0, r0
 8001882:	1818      	adds	r0, r3, r0
 8001884:	07c7      	lsls	r7, r0, #31
 8001886:	0852      	lsrs	r2, r2, #1
 8001888:	4317      	orrs	r7, r2
 800188a:	0846      	lsrs	r6, r0, #1
 800188c:	0752      	lsls	r2, r2, #29
 800188e:	d005      	beq.n	800189c <__aeabi_dadd+0x4b0>
 8001890:	220f      	movs	r2, #15
 8001892:	000c      	movs	r4, r1
 8001894:	403a      	ands	r2, r7
 8001896:	2a04      	cmp	r2, #4
 8001898:	d000      	beq.n	800189c <__aeabi_dadd+0x4b0>
 800189a:	e62c      	b.n	80014f6 <__aeabi_dadd+0x10a>
 800189c:	0776      	lsls	r6, r6, #29
 800189e:	08ff      	lsrs	r7, r7, #3
 80018a0:	4337      	orrs	r7, r6
 80018a2:	0900      	lsrs	r0, r0, #4
 80018a4:	e6d9      	b.n	800165a <__aeabi_dadd+0x26e>
 80018a6:	2700      	movs	r7, #0
 80018a8:	2600      	movs	r6, #0
 80018aa:	e6e8      	b.n	800167e <__aeabi_dadd+0x292>
 80018ac:	4649      	mov	r1, r9
 80018ae:	1a57      	subs	r7, r2, r1
 80018b0:	42ba      	cmp	r2, r7
 80018b2:	4192      	sbcs	r2, r2
 80018b4:	1b9e      	subs	r6, r3, r6
 80018b6:	4252      	negs	r2, r2
 80018b8:	4665      	mov	r5, ip
 80018ba:	1ab6      	subs	r6, r6, r2
 80018bc:	e5ed      	b.n	800149a <__aeabi_dadd+0xae>
 80018be:	2900      	cmp	r1, #0
 80018c0:	d000      	beq.n	80018c4 <__aeabi_dadd+0x4d8>
 80018c2:	e0c6      	b.n	8001a52 <__aeabi_dadd+0x666>
 80018c4:	2f00      	cmp	r7, #0
 80018c6:	d167      	bne.n	8001998 <__aeabi_dadd+0x5ac>
 80018c8:	2680      	movs	r6, #128	@ 0x80
 80018ca:	2500      	movs	r5, #0
 80018cc:	4c7f      	ldr	r4, [pc, #508]	@ (8001acc <__aeabi_dadd+0x6e0>)
 80018ce:	0336      	lsls	r6, r6, #12
 80018d0:	e6d5      	b.n	800167e <__aeabi_dadd+0x292>
 80018d2:	4665      	mov	r5, ip
 80018d4:	000c      	movs	r4, r1
 80018d6:	001e      	movs	r6, r3
 80018d8:	08d0      	lsrs	r0, r2, #3
 80018da:	e6e4      	b.n	80016a6 <__aeabi_dadd+0x2ba>
 80018dc:	444a      	add	r2, r9
 80018de:	454a      	cmp	r2, r9
 80018e0:	4180      	sbcs	r0, r0
 80018e2:	18f3      	adds	r3, r6, r3
 80018e4:	4240      	negs	r0, r0
 80018e6:	1818      	adds	r0, r3, r0
 80018e8:	0011      	movs	r1, r2
 80018ea:	0203      	lsls	r3, r0, #8
 80018ec:	d400      	bmi.n	80018f0 <__aeabi_dadd+0x504>
 80018ee:	e096      	b.n	8001a1e <__aeabi_dadd+0x632>
 80018f0:	4b77      	ldr	r3, [pc, #476]	@ (8001ad0 <__aeabi_dadd+0x6e4>)
 80018f2:	0849      	lsrs	r1, r1, #1
 80018f4:	4018      	ands	r0, r3
 80018f6:	07c3      	lsls	r3, r0, #31
 80018f8:	430b      	orrs	r3, r1
 80018fa:	0844      	lsrs	r4, r0, #1
 80018fc:	0749      	lsls	r1, r1, #29
 80018fe:	d100      	bne.n	8001902 <__aeabi_dadd+0x516>
 8001900:	e129      	b.n	8001b56 <__aeabi_dadd+0x76a>
 8001902:	220f      	movs	r2, #15
 8001904:	401a      	ands	r2, r3
 8001906:	2a04      	cmp	r2, #4
 8001908:	d100      	bne.n	800190c <__aeabi_dadd+0x520>
 800190a:	e0ea      	b.n	8001ae2 <__aeabi_dadd+0x6f6>
 800190c:	1d1f      	adds	r7, r3, #4
 800190e:	429f      	cmp	r7, r3
 8001910:	41b6      	sbcs	r6, r6
 8001912:	4276      	negs	r6, r6
 8001914:	1936      	adds	r6, r6, r4
 8001916:	2402      	movs	r4, #2
 8001918:	e6c4      	b.n	80016a4 <__aeabi_dadd+0x2b8>
 800191a:	4649      	mov	r1, r9
 800191c:	1a8f      	subs	r7, r1, r2
 800191e:	45b9      	cmp	r9, r7
 8001920:	4180      	sbcs	r0, r0
 8001922:	1af6      	subs	r6, r6, r3
 8001924:	4240      	negs	r0, r0
 8001926:	1a36      	subs	r6, r6, r0
 8001928:	0233      	lsls	r3, r6, #8
 800192a:	d406      	bmi.n	800193a <__aeabi_dadd+0x54e>
 800192c:	0773      	lsls	r3, r6, #29
 800192e:	08ff      	lsrs	r7, r7, #3
 8001930:	2101      	movs	r1, #1
 8001932:	431f      	orrs	r7, r3
 8001934:	08f0      	lsrs	r0, r6, #3
 8001936:	e690      	b.n	800165a <__aeabi_dadd+0x26e>
 8001938:	4665      	mov	r5, ip
 800193a:	2401      	movs	r4, #1
 800193c:	e5ab      	b.n	8001496 <__aeabi_dadd+0xaa>
 800193e:	464b      	mov	r3, r9
 8001940:	0777      	lsls	r7, r6, #29
 8001942:	08d8      	lsrs	r0, r3, #3
 8001944:	4307      	orrs	r7, r0
 8001946:	08f0      	lsrs	r0, r6, #3
 8001948:	e6b4      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 800194a:	000f      	movs	r7, r1
 800194c:	0018      	movs	r0, r3
 800194e:	3f20      	subs	r7, #32
 8001950:	40f8      	lsrs	r0, r7
 8001952:	4684      	mov	ip, r0
 8001954:	2920      	cmp	r1, #32
 8001956:	d003      	beq.n	8001960 <__aeabi_dadd+0x574>
 8001958:	2740      	movs	r7, #64	@ 0x40
 800195a:	1a79      	subs	r1, r7, r1
 800195c:	408b      	lsls	r3, r1
 800195e:	431a      	orrs	r2, r3
 8001960:	1e53      	subs	r3, r2, #1
 8001962:	419a      	sbcs	r2, r3
 8001964:	4663      	mov	r3, ip
 8001966:	0017      	movs	r7, r2
 8001968:	431f      	orrs	r7, r3
 800196a:	e635      	b.n	80015d8 <__aeabi_dadd+0x1ec>
 800196c:	2500      	movs	r5, #0
 800196e:	2400      	movs	r4, #0
 8001970:	2600      	movs	r6, #0
 8001972:	e684      	b.n	800167e <__aeabi_dadd+0x292>
 8001974:	000c      	movs	r4, r1
 8001976:	0035      	movs	r5, r6
 8001978:	3c20      	subs	r4, #32
 800197a:	40e5      	lsrs	r5, r4
 800197c:	2920      	cmp	r1, #32
 800197e:	d005      	beq.n	800198c <__aeabi_dadd+0x5a0>
 8001980:	2440      	movs	r4, #64	@ 0x40
 8001982:	1a61      	subs	r1, r4, r1
 8001984:	408e      	lsls	r6, r1
 8001986:	4649      	mov	r1, r9
 8001988:	4331      	orrs	r1, r6
 800198a:	4689      	mov	r9, r1
 800198c:	4648      	mov	r0, r9
 800198e:	1e41      	subs	r1, r0, #1
 8001990:	4188      	sbcs	r0, r1
 8001992:	0007      	movs	r7, r0
 8001994:	432f      	orrs	r7, r5
 8001996:	e5ef      	b.n	8001578 <__aeabi_dadd+0x18c>
 8001998:	08d2      	lsrs	r2, r2, #3
 800199a:	075f      	lsls	r7, r3, #29
 800199c:	4665      	mov	r5, ip
 800199e:	4317      	orrs	r7, r2
 80019a0:	08d8      	lsrs	r0, r3, #3
 80019a2:	e687      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 80019a4:	1a17      	subs	r7, r2, r0
 80019a6:	42ba      	cmp	r2, r7
 80019a8:	4192      	sbcs	r2, r2
 80019aa:	1b9e      	subs	r6, r3, r6
 80019ac:	4252      	negs	r2, r2
 80019ae:	1ab6      	subs	r6, r6, r2
 80019b0:	0233      	lsls	r3, r6, #8
 80019b2:	d4c1      	bmi.n	8001938 <__aeabi_dadd+0x54c>
 80019b4:	0773      	lsls	r3, r6, #29
 80019b6:	08ff      	lsrs	r7, r7, #3
 80019b8:	4665      	mov	r5, ip
 80019ba:	2101      	movs	r1, #1
 80019bc:	431f      	orrs	r7, r3
 80019be:	08f0      	lsrs	r0, r6, #3
 80019c0:	e64b      	b.n	800165a <__aeabi_dadd+0x26e>
 80019c2:	2f00      	cmp	r7, #0
 80019c4:	d07b      	beq.n	8001abe <__aeabi_dadd+0x6d2>
 80019c6:	4665      	mov	r5, ip
 80019c8:	001e      	movs	r6, r3
 80019ca:	4691      	mov	r9, r2
 80019cc:	e63f      	b.n	800164e <__aeabi_dadd+0x262>
 80019ce:	1a81      	subs	r1, r0, r2
 80019d0:	4688      	mov	r8, r1
 80019d2:	45c1      	cmp	r9, r8
 80019d4:	41a4      	sbcs	r4, r4
 80019d6:	1af1      	subs	r1, r6, r3
 80019d8:	4264      	negs	r4, r4
 80019da:	1b09      	subs	r1, r1, r4
 80019dc:	2480      	movs	r4, #128	@ 0x80
 80019de:	0424      	lsls	r4, r4, #16
 80019e0:	4221      	tst	r1, r4
 80019e2:	d077      	beq.n	8001ad4 <__aeabi_dadd+0x6e8>
 80019e4:	1a10      	subs	r0, r2, r0
 80019e6:	4282      	cmp	r2, r0
 80019e8:	4192      	sbcs	r2, r2
 80019ea:	0007      	movs	r7, r0
 80019ec:	1b9e      	subs	r6, r3, r6
 80019ee:	4252      	negs	r2, r2
 80019f0:	1ab6      	subs	r6, r6, r2
 80019f2:	4337      	orrs	r7, r6
 80019f4:	d000      	beq.n	80019f8 <__aeabi_dadd+0x60c>
 80019f6:	e0a0      	b.n	8001b3a <__aeabi_dadd+0x74e>
 80019f8:	4665      	mov	r5, ip
 80019fa:	2400      	movs	r4, #0
 80019fc:	2600      	movs	r6, #0
 80019fe:	e63e      	b.n	800167e <__aeabi_dadd+0x292>
 8001a00:	075f      	lsls	r7, r3, #29
 8001a02:	08d2      	lsrs	r2, r2, #3
 8001a04:	4665      	mov	r5, ip
 8001a06:	4317      	orrs	r7, r2
 8001a08:	08d8      	lsrs	r0, r3, #3
 8001a0a:	e653      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 8001a0c:	1881      	adds	r1, r0, r2
 8001a0e:	4291      	cmp	r1, r2
 8001a10:	4192      	sbcs	r2, r2
 8001a12:	18f0      	adds	r0, r6, r3
 8001a14:	4252      	negs	r2, r2
 8001a16:	1880      	adds	r0, r0, r2
 8001a18:	0203      	lsls	r3, r0, #8
 8001a1a:	d500      	bpl.n	8001a1e <__aeabi_dadd+0x632>
 8001a1c:	e768      	b.n	80018f0 <__aeabi_dadd+0x504>
 8001a1e:	0747      	lsls	r7, r0, #29
 8001a20:	08c9      	lsrs	r1, r1, #3
 8001a22:	430f      	orrs	r7, r1
 8001a24:	08c0      	lsrs	r0, r0, #3
 8001a26:	2101      	movs	r1, #1
 8001a28:	e617      	b.n	800165a <__aeabi_dadd+0x26e>
 8001a2a:	08d2      	lsrs	r2, r2, #3
 8001a2c:	075f      	lsls	r7, r3, #29
 8001a2e:	4317      	orrs	r7, r2
 8001a30:	08d8      	lsrs	r0, r3, #3
 8001a32:	e63f      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 8001a34:	000c      	movs	r4, r1
 8001a36:	2600      	movs	r6, #0
 8001a38:	2700      	movs	r7, #0
 8001a3a:	e620      	b.n	800167e <__aeabi_dadd+0x292>
 8001a3c:	2900      	cmp	r1, #0
 8001a3e:	d156      	bne.n	8001aee <__aeabi_dadd+0x702>
 8001a40:	075f      	lsls	r7, r3, #29
 8001a42:	08d2      	lsrs	r2, r2, #3
 8001a44:	4317      	orrs	r7, r2
 8001a46:	08d8      	lsrs	r0, r3, #3
 8001a48:	e634      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 8001a4a:	000c      	movs	r4, r1
 8001a4c:	001e      	movs	r6, r3
 8001a4e:	08d0      	lsrs	r0, r2, #3
 8001a50:	e629      	b.n	80016a6 <__aeabi_dadd+0x2ba>
 8001a52:	08c1      	lsrs	r1, r0, #3
 8001a54:	0770      	lsls	r0, r6, #29
 8001a56:	4301      	orrs	r1, r0
 8001a58:	08f0      	lsrs	r0, r6, #3
 8001a5a:	2f00      	cmp	r7, #0
 8001a5c:	d062      	beq.n	8001b24 <__aeabi_dadd+0x738>
 8001a5e:	2480      	movs	r4, #128	@ 0x80
 8001a60:	0324      	lsls	r4, r4, #12
 8001a62:	4220      	tst	r0, r4
 8001a64:	d007      	beq.n	8001a76 <__aeabi_dadd+0x68a>
 8001a66:	08de      	lsrs	r6, r3, #3
 8001a68:	4226      	tst	r6, r4
 8001a6a:	d104      	bne.n	8001a76 <__aeabi_dadd+0x68a>
 8001a6c:	4665      	mov	r5, ip
 8001a6e:	0030      	movs	r0, r6
 8001a70:	08d1      	lsrs	r1, r2, #3
 8001a72:	075b      	lsls	r3, r3, #29
 8001a74:	4319      	orrs	r1, r3
 8001a76:	0f4f      	lsrs	r7, r1, #29
 8001a78:	00c9      	lsls	r1, r1, #3
 8001a7a:	08c9      	lsrs	r1, r1, #3
 8001a7c:	077f      	lsls	r7, r7, #29
 8001a7e:	430f      	orrs	r7, r1
 8001a80:	e618      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 8001a82:	000c      	movs	r4, r1
 8001a84:	0030      	movs	r0, r6
 8001a86:	3c20      	subs	r4, #32
 8001a88:	40e0      	lsrs	r0, r4
 8001a8a:	4684      	mov	ip, r0
 8001a8c:	2920      	cmp	r1, #32
 8001a8e:	d005      	beq.n	8001a9c <__aeabi_dadd+0x6b0>
 8001a90:	2440      	movs	r4, #64	@ 0x40
 8001a92:	1a61      	subs	r1, r4, r1
 8001a94:	408e      	lsls	r6, r1
 8001a96:	4649      	mov	r1, r9
 8001a98:	4331      	orrs	r1, r6
 8001a9a:	4689      	mov	r9, r1
 8001a9c:	4648      	mov	r0, r9
 8001a9e:	1e41      	subs	r1, r0, #1
 8001aa0:	4188      	sbcs	r0, r1
 8001aa2:	4661      	mov	r1, ip
 8001aa4:	0007      	movs	r7, r0
 8001aa6:	430f      	orrs	r7, r1
 8001aa8:	e630      	b.n	800170c <__aeabi_dadd+0x320>
 8001aaa:	2120      	movs	r1, #32
 8001aac:	2700      	movs	r7, #0
 8001aae:	1a09      	subs	r1, r1, r0
 8001ab0:	e50e      	b.n	80014d0 <__aeabi_dadd+0xe4>
 8001ab2:	001e      	movs	r6, r3
 8001ab4:	2f00      	cmp	r7, #0
 8001ab6:	d000      	beq.n	8001aba <__aeabi_dadd+0x6ce>
 8001ab8:	e522      	b.n	8001500 <__aeabi_dadd+0x114>
 8001aba:	2400      	movs	r4, #0
 8001abc:	e758      	b.n	8001970 <__aeabi_dadd+0x584>
 8001abe:	2500      	movs	r5, #0
 8001ac0:	2400      	movs	r4, #0
 8001ac2:	2600      	movs	r6, #0
 8001ac4:	e5db      	b.n	800167e <__aeabi_dadd+0x292>
 8001ac6:	46c0      	nop			@ (mov r8, r8)
 8001ac8:	000007fe 	.word	0x000007fe
 8001acc:	000007ff 	.word	0x000007ff
 8001ad0:	ff7fffff 	.word	0xff7fffff
 8001ad4:	4647      	mov	r7, r8
 8001ad6:	430f      	orrs	r7, r1
 8001ad8:	d100      	bne.n	8001adc <__aeabi_dadd+0x6f0>
 8001ada:	e747      	b.n	800196c <__aeabi_dadd+0x580>
 8001adc:	000e      	movs	r6, r1
 8001ade:	46c1      	mov	r9, r8
 8001ae0:	e5b5      	b.n	800164e <__aeabi_dadd+0x262>
 8001ae2:	08df      	lsrs	r7, r3, #3
 8001ae4:	0764      	lsls	r4, r4, #29
 8001ae6:	2102      	movs	r1, #2
 8001ae8:	4327      	orrs	r7, r4
 8001aea:	0900      	lsrs	r0, r0, #4
 8001aec:	e5b5      	b.n	800165a <__aeabi_dadd+0x26e>
 8001aee:	0019      	movs	r1, r3
 8001af0:	08c0      	lsrs	r0, r0, #3
 8001af2:	0777      	lsls	r7, r6, #29
 8001af4:	4307      	orrs	r7, r0
 8001af6:	4311      	orrs	r1, r2
 8001af8:	08f0      	lsrs	r0, r6, #3
 8001afa:	2900      	cmp	r1, #0
 8001afc:	d100      	bne.n	8001b00 <__aeabi_dadd+0x714>
 8001afe:	e5d9      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 8001b00:	2180      	movs	r1, #128	@ 0x80
 8001b02:	0309      	lsls	r1, r1, #12
 8001b04:	4208      	tst	r0, r1
 8001b06:	d007      	beq.n	8001b18 <__aeabi_dadd+0x72c>
 8001b08:	08dc      	lsrs	r4, r3, #3
 8001b0a:	420c      	tst	r4, r1
 8001b0c:	d104      	bne.n	8001b18 <__aeabi_dadd+0x72c>
 8001b0e:	08d2      	lsrs	r2, r2, #3
 8001b10:	075b      	lsls	r3, r3, #29
 8001b12:	431a      	orrs	r2, r3
 8001b14:	0017      	movs	r7, r2
 8001b16:	0020      	movs	r0, r4
 8001b18:	0f7b      	lsrs	r3, r7, #29
 8001b1a:	00ff      	lsls	r7, r7, #3
 8001b1c:	08ff      	lsrs	r7, r7, #3
 8001b1e:	075b      	lsls	r3, r3, #29
 8001b20:	431f      	orrs	r7, r3
 8001b22:	e5c7      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 8001b24:	000f      	movs	r7, r1
 8001b26:	e5c5      	b.n	80016b4 <__aeabi_dadd+0x2c8>
 8001b28:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <__aeabi_dadd+0x788>)
 8001b2a:	08d2      	lsrs	r2, r2, #3
 8001b2c:	4033      	ands	r3, r6
 8001b2e:	075f      	lsls	r7, r3, #29
 8001b30:	025b      	lsls	r3, r3, #9
 8001b32:	2401      	movs	r4, #1
 8001b34:	4317      	orrs	r7, r2
 8001b36:	0b1e      	lsrs	r6, r3, #12
 8001b38:	e5a1      	b.n	800167e <__aeabi_dadd+0x292>
 8001b3a:	4226      	tst	r6, r4
 8001b3c:	d012      	beq.n	8001b64 <__aeabi_dadd+0x778>
 8001b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b74 <__aeabi_dadd+0x788>)
 8001b40:	4665      	mov	r5, ip
 8001b42:	0002      	movs	r2, r0
 8001b44:	2401      	movs	r4, #1
 8001b46:	401e      	ands	r6, r3
 8001b48:	e4e6      	b.n	8001518 <__aeabi_dadd+0x12c>
 8001b4a:	0021      	movs	r1, r4
 8001b4c:	e585      	b.n	800165a <__aeabi_dadd+0x26e>
 8001b4e:	0017      	movs	r7, r2
 8001b50:	e5a8      	b.n	80016a4 <__aeabi_dadd+0x2b8>
 8001b52:	003a      	movs	r2, r7
 8001b54:	e4d4      	b.n	8001500 <__aeabi_dadd+0x114>
 8001b56:	08db      	lsrs	r3, r3, #3
 8001b58:	0764      	lsls	r4, r4, #29
 8001b5a:	431c      	orrs	r4, r3
 8001b5c:	0027      	movs	r7, r4
 8001b5e:	2102      	movs	r1, #2
 8001b60:	0900      	lsrs	r0, r0, #4
 8001b62:	e57a      	b.n	800165a <__aeabi_dadd+0x26e>
 8001b64:	08c0      	lsrs	r0, r0, #3
 8001b66:	0777      	lsls	r7, r6, #29
 8001b68:	4307      	orrs	r7, r0
 8001b6a:	4665      	mov	r5, ip
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	08f0      	lsrs	r0, r6, #3
 8001b70:	e573      	b.n	800165a <__aeabi_dadd+0x26e>
 8001b72:	46c0      	nop			@ (mov r8, r8)
 8001b74:	ff7fffff 	.word	0xff7fffff

08001b78 <__aeabi_ddiv>:
 8001b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b7a:	46de      	mov	lr, fp
 8001b7c:	4645      	mov	r5, r8
 8001b7e:	4657      	mov	r7, sl
 8001b80:	464e      	mov	r6, r9
 8001b82:	b5e0      	push	{r5, r6, r7, lr}
 8001b84:	b087      	sub	sp, #28
 8001b86:	9200      	str	r2, [sp, #0]
 8001b88:	9301      	str	r3, [sp, #4]
 8001b8a:	030b      	lsls	r3, r1, #12
 8001b8c:	0b1b      	lsrs	r3, r3, #12
 8001b8e:	469b      	mov	fp, r3
 8001b90:	0fca      	lsrs	r2, r1, #31
 8001b92:	004b      	lsls	r3, r1, #1
 8001b94:	0004      	movs	r4, r0
 8001b96:	4680      	mov	r8, r0
 8001b98:	0d5b      	lsrs	r3, r3, #21
 8001b9a:	9202      	str	r2, [sp, #8]
 8001b9c:	d100      	bne.n	8001ba0 <__aeabi_ddiv+0x28>
 8001b9e:	e098      	b.n	8001cd2 <__aeabi_ddiv+0x15a>
 8001ba0:	4a7c      	ldr	r2, [pc, #496]	@ (8001d94 <__aeabi_ddiv+0x21c>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d037      	beq.n	8001c16 <__aeabi_ddiv+0x9e>
 8001ba6:	4659      	mov	r1, fp
 8001ba8:	0f42      	lsrs	r2, r0, #29
 8001baa:	00c9      	lsls	r1, r1, #3
 8001bac:	430a      	orrs	r2, r1
 8001bae:	2180      	movs	r1, #128	@ 0x80
 8001bb0:	0409      	lsls	r1, r1, #16
 8001bb2:	4311      	orrs	r1, r2
 8001bb4:	00c2      	lsls	r2, r0, #3
 8001bb6:	4690      	mov	r8, r2
 8001bb8:	4a77      	ldr	r2, [pc, #476]	@ (8001d98 <__aeabi_ddiv+0x220>)
 8001bba:	4689      	mov	r9, r1
 8001bbc:	4692      	mov	sl, r2
 8001bbe:	449a      	add	sl, r3
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	2400      	movs	r4, #0
 8001bc4:	9303      	str	r3, [sp, #12]
 8001bc6:	9e00      	ldr	r6, [sp, #0]
 8001bc8:	9f01      	ldr	r7, [sp, #4]
 8001bca:	033b      	lsls	r3, r7, #12
 8001bcc:	0b1b      	lsrs	r3, r3, #12
 8001bce:	469b      	mov	fp, r3
 8001bd0:	007b      	lsls	r3, r7, #1
 8001bd2:	0030      	movs	r0, r6
 8001bd4:	0d5b      	lsrs	r3, r3, #21
 8001bd6:	0ffd      	lsrs	r5, r7, #31
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d059      	beq.n	8001c90 <__aeabi_ddiv+0x118>
 8001bdc:	4a6d      	ldr	r2, [pc, #436]	@ (8001d94 <__aeabi_ddiv+0x21c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d048      	beq.n	8001c74 <__aeabi_ddiv+0xfc>
 8001be2:	4659      	mov	r1, fp
 8001be4:	0f72      	lsrs	r2, r6, #29
 8001be6:	00c9      	lsls	r1, r1, #3
 8001be8:	430a      	orrs	r2, r1
 8001bea:	2180      	movs	r1, #128	@ 0x80
 8001bec:	0409      	lsls	r1, r1, #16
 8001bee:	4311      	orrs	r1, r2
 8001bf0:	468b      	mov	fp, r1
 8001bf2:	4969      	ldr	r1, [pc, #420]	@ (8001d98 <__aeabi_ddiv+0x220>)
 8001bf4:	00f2      	lsls	r2, r6, #3
 8001bf6:	468c      	mov	ip, r1
 8001bf8:	4651      	mov	r1, sl
 8001bfa:	4463      	add	r3, ip
 8001bfc:	1acb      	subs	r3, r1, r3
 8001bfe:	469a      	mov	sl, r3
 8001c00:	2100      	movs	r1, #0
 8001c02:	9e02      	ldr	r6, [sp, #8]
 8001c04:	406e      	eors	r6, r5
 8001c06:	b2f6      	uxtb	r6, r6
 8001c08:	2c0f      	cmp	r4, #15
 8001c0a:	d900      	bls.n	8001c0e <__aeabi_ddiv+0x96>
 8001c0c:	e0ce      	b.n	8001dac <__aeabi_ddiv+0x234>
 8001c0e:	4b63      	ldr	r3, [pc, #396]	@ (8001d9c <__aeabi_ddiv+0x224>)
 8001c10:	00a4      	lsls	r4, r4, #2
 8001c12:	591b      	ldr	r3, [r3, r4]
 8001c14:	469f      	mov	pc, r3
 8001c16:	465a      	mov	r2, fp
 8001c18:	4302      	orrs	r2, r0
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	d000      	beq.n	8001c20 <__aeabi_ddiv+0xa8>
 8001c1e:	e090      	b.n	8001d42 <__aeabi_ddiv+0x1ca>
 8001c20:	469a      	mov	sl, r3
 8001c22:	2302      	movs	r3, #2
 8001c24:	4690      	mov	r8, r2
 8001c26:	2408      	movs	r4, #8
 8001c28:	9303      	str	r3, [sp, #12]
 8001c2a:	e7cc      	b.n	8001bc6 <__aeabi_ddiv+0x4e>
 8001c2c:	46cb      	mov	fp, r9
 8001c2e:	4642      	mov	r2, r8
 8001c30:	9d02      	ldr	r5, [sp, #8]
 8001c32:	9903      	ldr	r1, [sp, #12]
 8001c34:	2902      	cmp	r1, #2
 8001c36:	d100      	bne.n	8001c3a <__aeabi_ddiv+0xc2>
 8001c38:	e1de      	b.n	8001ff8 <__aeabi_ddiv+0x480>
 8001c3a:	2903      	cmp	r1, #3
 8001c3c:	d100      	bne.n	8001c40 <__aeabi_ddiv+0xc8>
 8001c3e:	e08d      	b.n	8001d5c <__aeabi_ddiv+0x1e4>
 8001c40:	2901      	cmp	r1, #1
 8001c42:	d000      	beq.n	8001c46 <__aeabi_ddiv+0xce>
 8001c44:	e179      	b.n	8001f3a <__aeabi_ddiv+0x3c2>
 8001c46:	002e      	movs	r6, r5
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	2400      	movs	r4, #0
 8001c4e:	4690      	mov	r8, r2
 8001c50:	051b      	lsls	r3, r3, #20
 8001c52:	4323      	orrs	r3, r4
 8001c54:	07f6      	lsls	r6, r6, #31
 8001c56:	4333      	orrs	r3, r6
 8001c58:	4640      	mov	r0, r8
 8001c5a:	0019      	movs	r1, r3
 8001c5c:	b007      	add	sp, #28
 8001c5e:	bcf0      	pop	{r4, r5, r6, r7}
 8001c60:	46bb      	mov	fp, r7
 8001c62:	46b2      	mov	sl, r6
 8001c64:	46a9      	mov	r9, r5
 8001c66:	46a0      	mov	r8, r4
 8001c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2400      	movs	r4, #0
 8001c6e:	4690      	mov	r8, r2
 8001c70:	4b48      	ldr	r3, [pc, #288]	@ (8001d94 <__aeabi_ddiv+0x21c>)
 8001c72:	e7ed      	b.n	8001c50 <__aeabi_ddiv+0xd8>
 8001c74:	465a      	mov	r2, fp
 8001c76:	9b00      	ldr	r3, [sp, #0]
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	4b49      	ldr	r3, [pc, #292]	@ (8001da0 <__aeabi_ddiv+0x228>)
 8001c7c:	469c      	mov	ip, r3
 8001c7e:	44e2      	add	sl, ip
 8001c80:	2a00      	cmp	r2, #0
 8001c82:	d159      	bne.n	8001d38 <__aeabi_ddiv+0x1c0>
 8001c84:	2302      	movs	r3, #2
 8001c86:	431c      	orrs	r4, r3
 8001c88:	2300      	movs	r3, #0
 8001c8a:	2102      	movs	r1, #2
 8001c8c:	469b      	mov	fp, r3
 8001c8e:	e7b8      	b.n	8001c02 <__aeabi_ddiv+0x8a>
 8001c90:	465a      	mov	r2, fp
 8001c92:	9b00      	ldr	r3, [sp, #0]
 8001c94:	431a      	orrs	r2, r3
 8001c96:	d049      	beq.n	8001d2c <__aeabi_ddiv+0x1b4>
 8001c98:	465b      	mov	r3, fp
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d100      	bne.n	8001ca0 <__aeabi_ddiv+0x128>
 8001c9e:	e19c      	b.n	8001fda <__aeabi_ddiv+0x462>
 8001ca0:	4658      	mov	r0, fp
 8001ca2:	f000 fe17 	bl	80028d4 <__clzsi2>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	0003      	movs	r3, r0
 8001caa:	3a0b      	subs	r2, #11
 8001cac:	271d      	movs	r7, #29
 8001cae:	9e00      	ldr	r6, [sp, #0]
 8001cb0:	1aba      	subs	r2, r7, r2
 8001cb2:	0019      	movs	r1, r3
 8001cb4:	4658      	mov	r0, fp
 8001cb6:	40d6      	lsrs	r6, r2
 8001cb8:	3908      	subs	r1, #8
 8001cba:	4088      	lsls	r0, r1
 8001cbc:	0032      	movs	r2, r6
 8001cbe:	4302      	orrs	r2, r0
 8001cc0:	4693      	mov	fp, r2
 8001cc2:	9a00      	ldr	r2, [sp, #0]
 8001cc4:	408a      	lsls	r2, r1
 8001cc6:	4937      	ldr	r1, [pc, #220]	@ (8001da4 <__aeabi_ddiv+0x22c>)
 8001cc8:	4453      	add	r3, sl
 8001cca:	468a      	mov	sl, r1
 8001ccc:	2100      	movs	r1, #0
 8001cce:	449a      	add	sl, r3
 8001cd0:	e797      	b.n	8001c02 <__aeabi_ddiv+0x8a>
 8001cd2:	465b      	mov	r3, fp
 8001cd4:	4303      	orrs	r3, r0
 8001cd6:	4699      	mov	r9, r3
 8001cd8:	d021      	beq.n	8001d1e <__aeabi_ddiv+0x1a6>
 8001cda:	465b      	mov	r3, fp
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d100      	bne.n	8001ce2 <__aeabi_ddiv+0x16a>
 8001ce0:	e169      	b.n	8001fb6 <__aeabi_ddiv+0x43e>
 8001ce2:	4658      	mov	r0, fp
 8001ce4:	f000 fdf6 	bl	80028d4 <__clzsi2>
 8001ce8:	230b      	movs	r3, #11
 8001cea:	425b      	negs	r3, r3
 8001cec:	469c      	mov	ip, r3
 8001cee:	0002      	movs	r2, r0
 8001cf0:	4484      	add	ip, r0
 8001cf2:	4666      	mov	r6, ip
 8001cf4:	231d      	movs	r3, #29
 8001cf6:	1b9b      	subs	r3, r3, r6
 8001cf8:	0026      	movs	r6, r4
 8001cfa:	0011      	movs	r1, r2
 8001cfc:	4658      	mov	r0, fp
 8001cfe:	40de      	lsrs	r6, r3
 8001d00:	3908      	subs	r1, #8
 8001d02:	4088      	lsls	r0, r1
 8001d04:	0033      	movs	r3, r6
 8001d06:	4303      	orrs	r3, r0
 8001d08:	4699      	mov	r9, r3
 8001d0a:	0023      	movs	r3, r4
 8001d0c:	408b      	lsls	r3, r1
 8001d0e:	4698      	mov	r8, r3
 8001d10:	4b25      	ldr	r3, [pc, #148]	@ (8001da8 <__aeabi_ddiv+0x230>)
 8001d12:	2400      	movs	r4, #0
 8001d14:	1a9b      	subs	r3, r3, r2
 8001d16:	469a      	mov	sl, r3
 8001d18:	2300      	movs	r3, #0
 8001d1a:	9303      	str	r3, [sp, #12]
 8001d1c:	e753      	b.n	8001bc6 <__aeabi_ddiv+0x4e>
 8001d1e:	2300      	movs	r3, #0
 8001d20:	4698      	mov	r8, r3
 8001d22:	469a      	mov	sl, r3
 8001d24:	3301      	adds	r3, #1
 8001d26:	2404      	movs	r4, #4
 8001d28:	9303      	str	r3, [sp, #12]
 8001d2a:	e74c      	b.n	8001bc6 <__aeabi_ddiv+0x4e>
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	431c      	orrs	r4, r3
 8001d30:	2300      	movs	r3, #0
 8001d32:	2101      	movs	r1, #1
 8001d34:	469b      	mov	fp, r3
 8001d36:	e764      	b.n	8001c02 <__aeabi_ddiv+0x8a>
 8001d38:	2303      	movs	r3, #3
 8001d3a:	0032      	movs	r2, r6
 8001d3c:	2103      	movs	r1, #3
 8001d3e:	431c      	orrs	r4, r3
 8001d40:	e75f      	b.n	8001c02 <__aeabi_ddiv+0x8a>
 8001d42:	469a      	mov	sl, r3
 8001d44:	2303      	movs	r3, #3
 8001d46:	46d9      	mov	r9, fp
 8001d48:	240c      	movs	r4, #12
 8001d4a:	9303      	str	r3, [sp, #12]
 8001d4c:	e73b      	b.n	8001bc6 <__aeabi_ddiv+0x4e>
 8001d4e:	2300      	movs	r3, #0
 8001d50:	2480      	movs	r4, #128	@ 0x80
 8001d52:	4698      	mov	r8, r3
 8001d54:	2600      	movs	r6, #0
 8001d56:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <__aeabi_ddiv+0x21c>)
 8001d58:	0324      	lsls	r4, r4, #12
 8001d5a:	e779      	b.n	8001c50 <__aeabi_ddiv+0xd8>
 8001d5c:	2480      	movs	r4, #128	@ 0x80
 8001d5e:	465b      	mov	r3, fp
 8001d60:	0324      	lsls	r4, r4, #12
 8001d62:	431c      	orrs	r4, r3
 8001d64:	0324      	lsls	r4, r4, #12
 8001d66:	002e      	movs	r6, r5
 8001d68:	4690      	mov	r8, r2
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d94 <__aeabi_ddiv+0x21c>)
 8001d6c:	0b24      	lsrs	r4, r4, #12
 8001d6e:	e76f      	b.n	8001c50 <__aeabi_ddiv+0xd8>
 8001d70:	2480      	movs	r4, #128	@ 0x80
 8001d72:	464b      	mov	r3, r9
 8001d74:	0324      	lsls	r4, r4, #12
 8001d76:	4223      	tst	r3, r4
 8001d78:	d002      	beq.n	8001d80 <__aeabi_ddiv+0x208>
 8001d7a:	465b      	mov	r3, fp
 8001d7c:	4223      	tst	r3, r4
 8001d7e:	d0f0      	beq.n	8001d62 <__aeabi_ddiv+0x1ea>
 8001d80:	2480      	movs	r4, #128	@ 0x80
 8001d82:	464b      	mov	r3, r9
 8001d84:	0324      	lsls	r4, r4, #12
 8001d86:	431c      	orrs	r4, r3
 8001d88:	0324      	lsls	r4, r4, #12
 8001d8a:	9e02      	ldr	r6, [sp, #8]
 8001d8c:	4b01      	ldr	r3, [pc, #4]	@ (8001d94 <__aeabi_ddiv+0x21c>)
 8001d8e:	0b24      	lsrs	r4, r4, #12
 8001d90:	e75e      	b.n	8001c50 <__aeabi_ddiv+0xd8>
 8001d92:	46c0      	nop			@ (mov r8, r8)
 8001d94:	000007ff 	.word	0x000007ff
 8001d98:	fffffc01 	.word	0xfffffc01
 8001d9c:	0800761c 	.word	0x0800761c
 8001da0:	fffff801 	.word	0xfffff801
 8001da4:	000003f3 	.word	0x000003f3
 8001da8:	fffffc0d 	.word	0xfffffc0d
 8001dac:	45cb      	cmp	fp, r9
 8001dae:	d200      	bcs.n	8001db2 <__aeabi_ddiv+0x23a>
 8001db0:	e0f8      	b.n	8001fa4 <__aeabi_ddiv+0x42c>
 8001db2:	d100      	bne.n	8001db6 <__aeabi_ddiv+0x23e>
 8001db4:	e0f3      	b.n	8001f9e <__aeabi_ddiv+0x426>
 8001db6:	2301      	movs	r3, #1
 8001db8:	425b      	negs	r3, r3
 8001dba:	469c      	mov	ip, r3
 8001dbc:	4644      	mov	r4, r8
 8001dbe:	4648      	mov	r0, r9
 8001dc0:	2500      	movs	r5, #0
 8001dc2:	44e2      	add	sl, ip
 8001dc4:	465b      	mov	r3, fp
 8001dc6:	0e17      	lsrs	r7, r2, #24
 8001dc8:	021b      	lsls	r3, r3, #8
 8001dca:	431f      	orrs	r7, r3
 8001dcc:	0c19      	lsrs	r1, r3, #16
 8001dce:	043b      	lsls	r3, r7, #16
 8001dd0:	0212      	lsls	r2, r2, #8
 8001dd2:	9700      	str	r7, [sp, #0]
 8001dd4:	0c1f      	lsrs	r7, r3, #16
 8001dd6:	4691      	mov	r9, r2
 8001dd8:	9102      	str	r1, [sp, #8]
 8001dda:	9703      	str	r7, [sp, #12]
 8001ddc:	f7fe fa24 	bl	8000228 <__aeabi_uidivmod>
 8001de0:	0002      	movs	r2, r0
 8001de2:	437a      	muls	r2, r7
 8001de4:	040b      	lsls	r3, r1, #16
 8001de6:	0c21      	lsrs	r1, r4, #16
 8001de8:	4680      	mov	r8, r0
 8001dea:	4319      	orrs	r1, r3
 8001dec:	428a      	cmp	r2, r1
 8001dee:	d909      	bls.n	8001e04 <__aeabi_ddiv+0x28c>
 8001df0:	9f00      	ldr	r7, [sp, #0]
 8001df2:	2301      	movs	r3, #1
 8001df4:	46bc      	mov	ip, r7
 8001df6:	425b      	negs	r3, r3
 8001df8:	4461      	add	r1, ip
 8001dfa:	469c      	mov	ip, r3
 8001dfc:	44e0      	add	r8, ip
 8001dfe:	428f      	cmp	r7, r1
 8001e00:	d800      	bhi.n	8001e04 <__aeabi_ddiv+0x28c>
 8001e02:	e15c      	b.n	80020be <__aeabi_ddiv+0x546>
 8001e04:	1a88      	subs	r0, r1, r2
 8001e06:	9902      	ldr	r1, [sp, #8]
 8001e08:	f7fe fa0e 	bl	8000228 <__aeabi_uidivmod>
 8001e0c:	9a03      	ldr	r2, [sp, #12]
 8001e0e:	0424      	lsls	r4, r4, #16
 8001e10:	4342      	muls	r2, r0
 8001e12:	0409      	lsls	r1, r1, #16
 8001e14:	0c24      	lsrs	r4, r4, #16
 8001e16:	0003      	movs	r3, r0
 8001e18:	430c      	orrs	r4, r1
 8001e1a:	42a2      	cmp	r2, r4
 8001e1c:	d906      	bls.n	8001e2c <__aeabi_ddiv+0x2b4>
 8001e1e:	9900      	ldr	r1, [sp, #0]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	468c      	mov	ip, r1
 8001e24:	4464      	add	r4, ip
 8001e26:	42a1      	cmp	r1, r4
 8001e28:	d800      	bhi.n	8001e2c <__aeabi_ddiv+0x2b4>
 8001e2a:	e142      	b.n	80020b2 <__aeabi_ddiv+0x53a>
 8001e2c:	1aa0      	subs	r0, r4, r2
 8001e2e:	4642      	mov	r2, r8
 8001e30:	0412      	lsls	r2, r2, #16
 8001e32:	431a      	orrs	r2, r3
 8001e34:	4693      	mov	fp, r2
 8001e36:	464b      	mov	r3, r9
 8001e38:	4659      	mov	r1, fp
 8001e3a:	0c1b      	lsrs	r3, r3, #16
 8001e3c:	001f      	movs	r7, r3
 8001e3e:	9304      	str	r3, [sp, #16]
 8001e40:	040b      	lsls	r3, r1, #16
 8001e42:	4649      	mov	r1, r9
 8001e44:	0409      	lsls	r1, r1, #16
 8001e46:	0c09      	lsrs	r1, r1, #16
 8001e48:	000c      	movs	r4, r1
 8001e4a:	0c1b      	lsrs	r3, r3, #16
 8001e4c:	435c      	muls	r4, r3
 8001e4e:	0c12      	lsrs	r2, r2, #16
 8001e50:	437b      	muls	r3, r7
 8001e52:	4688      	mov	r8, r1
 8001e54:	4351      	muls	r1, r2
 8001e56:	437a      	muls	r2, r7
 8001e58:	0c27      	lsrs	r7, r4, #16
 8001e5a:	46bc      	mov	ip, r7
 8001e5c:	185b      	adds	r3, r3, r1
 8001e5e:	4463      	add	r3, ip
 8001e60:	4299      	cmp	r1, r3
 8001e62:	d903      	bls.n	8001e6c <__aeabi_ddiv+0x2f4>
 8001e64:	2180      	movs	r1, #128	@ 0x80
 8001e66:	0249      	lsls	r1, r1, #9
 8001e68:	468c      	mov	ip, r1
 8001e6a:	4462      	add	r2, ip
 8001e6c:	0c19      	lsrs	r1, r3, #16
 8001e6e:	0424      	lsls	r4, r4, #16
 8001e70:	041b      	lsls	r3, r3, #16
 8001e72:	0c24      	lsrs	r4, r4, #16
 8001e74:	188a      	adds	r2, r1, r2
 8001e76:	191c      	adds	r4, r3, r4
 8001e78:	4290      	cmp	r0, r2
 8001e7a:	d302      	bcc.n	8001e82 <__aeabi_ddiv+0x30a>
 8001e7c:	d116      	bne.n	8001eac <__aeabi_ddiv+0x334>
 8001e7e:	42a5      	cmp	r5, r4
 8001e80:	d214      	bcs.n	8001eac <__aeabi_ddiv+0x334>
 8001e82:	465b      	mov	r3, fp
 8001e84:	9f00      	ldr	r7, [sp, #0]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	444d      	add	r5, r9
 8001e8a:	9305      	str	r3, [sp, #20]
 8001e8c:	454d      	cmp	r5, r9
 8001e8e:	419b      	sbcs	r3, r3
 8001e90:	46bc      	mov	ip, r7
 8001e92:	425b      	negs	r3, r3
 8001e94:	4463      	add	r3, ip
 8001e96:	18c0      	adds	r0, r0, r3
 8001e98:	4287      	cmp	r7, r0
 8001e9a:	d300      	bcc.n	8001e9e <__aeabi_ddiv+0x326>
 8001e9c:	e102      	b.n	80020a4 <__aeabi_ddiv+0x52c>
 8001e9e:	4282      	cmp	r2, r0
 8001ea0:	d900      	bls.n	8001ea4 <__aeabi_ddiv+0x32c>
 8001ea2:	e129      	b.n	80020f8 <__aeabi_ddiv+0x580>
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_ddiv+0x330>
 8001ea6:	e124      	b.n	80020f2 <__aeabi_ddiv+0x57a>
 8001ea8:	9b05      	ldr	r3, [sp, #20]
 8001eaa:	469b      	mov	fp, r3
 8001eac:	1b2c      	subs	r4, r5, r4
 8001eae:	42a5      	cmp	r5, r4
 8001eb0:	41ad      	sbcs	r5, r5
 8001eb2:	9b00      	ldr	r3, [sp, #0]
 8001eb4:	1a80      	subs	r0, r0, r2
 8001eb6:	426d      	negs	r5, r5
 8001eb8:	1b40      	subs	r0, r0, r5
 8001eba:	4283      	cmp	r3, r0
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_ddiv+0x348>
 8001ebe:	e10f      	b.n	80020e0 <__aeabi_ddiv+0x568>
 8001ec0:	9902      	ldr	r1, [sp, #8]
 8001ec2:	f7fe f9b1 	bl	8000228 <__aeabi_uidivmod>
 8001ec6:	9a03      	ldr	r2, [sp, #12]
 8001ec8:	040b      	lsls	r3, r1, #16
 8001eca:	4342      	muls	r2, r0
 8001ecc:	0c21      	lsrs	r1, r4, #16
 8001ece:	0005      	movs	r5, r0
 8001ed0:	4319      	orrs	r1, r3
 8001ed2:	428a      	cmp	r2, r1
 8001ed4:	d900      	bls.n	8001ed8 <__aeabi_ddiv+0x360>
 8001ed6:	e0cb      	b.n	8002070 <__aeabi_ddiv+0x4f8>
 8001ed8:	1a88      	subs	r0, r1, r2
 8001eda:	9902      	ldr	r1, [sp, #8]
 8001edc:	f7fe f9a4 	bl	8000228 <__aeabi_uidivmod>
 8001ee0:	9a03      	ldr	r2, [sp, #12]
 8001ee2:	0424      	lsls	r4, r4, #16
 8001ee4:	4342      	muls	r2, r0
 8001ee6:	0409      	lsls	r1, r1, #16
 8001ee8:	0c24      	lsrs	r4, r4, #16
 8001eea:	0003      	movs	r3, r0
 8001eec:	430c      	orrs	r4, r1
 8001eee:	42a2      	cmp	r2, r4
 8001ef0:	d900      	bls.n	8001ef4 <__aeabi_ddiv+0x37c>
 8001ef2:	e0ca      	b.n	800208a <__aeabi_ddiv+0x512>
 8001ef4:	4641      	mov	r1, r8
 8001ef6:	1aa4      	subs	r4, r4, r2
 8001ef8:	042a      	lsls	r2, r5, #16
 8001efa:	431a      	orrs	r2, r3
 8001efc:	9f04      	ldr	r7, [sp, #16]
 8001efe:	0413      	lsls	r3, r2, #16
 8001f00:	0c1b      	lsrs	r3, r3, #16
 8001f02:	4359      	muls	r1, r3
 8001f04:	4640      	mov	r0, r8
 8001f06:	437b      	muls	r3, r7
 8001f08:	469c      	mov	ip, r3
 8001f0a:	0c15      	lsrs	r5, r2, #16
 8001f0c:	4368      	muls	r0, r5
 8001f0e:	0c0b      	lsrs	r3, r1, #16
 8001f10:	4484      	add	ip, r0
 8001f12:	4463      	add	r3, ip
 8001f14:	437d      	muls	r5, r7
 8001f16:	4298      	cmp	r0, r3
 8001f18:	d903      	bls.n	8001f22 <__aeabi_ddiv+0x3aa>
 8001f1a:	2080      	movs	r0, #128	@ 0x80
 8001f1c:	0240      	lsls	r0, r0, #9
 8001f1e:	4684      	mov	ip, r0
 8001f20:	4465      	add	r5, ip
 8001f22:	0c18      	lsrs	r0, r3, #16
 8001f24:	0409      	lsls	r1, r1, #16
 8001f26:	041b      	lsls	r3, r3, #16
 8001f28:	0c09      	lsrs	r1, r1, #16
 8001f2a:	1940      	adds	r0, r0, r5
 8001f2c:	185b      	adds	r3, r3, r1
 8001f2e:	4284      	cmp	r4, r0
 8001f30:	d327      	bcc.n	8001f82 <__aeabi_ddiv+0x40a>
 8001f32:	d023      	beq.n	8001f7c <__aeabi_ddiv+0x404>
 8001f34:	2301      	movs	r3, #1
 8001f36:	0035      	movs	r5, r6
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	4b94      	ldr	r3, [pc, #592]	@ (800218c <__aeabi_ddiv+0x614>)
 8001f3c:	4453      	add	r3, sl
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	dd60      	ble.n	8002004 <__aeabi_ddiv+0x48c>
 8001f42:	0751      	lsls	r1, r2, #29
 8001f44:	d000      	beq.n	8001f48 <__aeabi_ddiv+0x3d0>
 8001f46:	e086      	b.n	8002056 <__aeabi_ddiv+0x4de>
 8001f48:	002e      	movs	r6, r5
 8001f4a:	08d1      	lsrs	r1, r2, #3
 8001f4c:	465a      	mov	r2, fp
 8001f4e:	01d2      	lsls	r2, r2, #7
 8001f50:	d506      	bpl.n	8001f60 <__aeabi_ddiv+0x3e8>
 8001f52:	465a      	mov	r2, fp
 8001f54:	4b8e      	ldr	r3, [pc, #568]	@ (8002190 <__aeabi_ddiv+0x618>)
 8001f56:	401a      	ands	r2, r3
 8001f58:	2380      	movs	r3, #128	@ 0x80
 8001f5a:	4693      	mov	fp, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	4453      	add	r3, sl
 8001f60:	4a8c      	ldr	r2, [pc, #560]	@ (8002194 <__aeabi_ddiv+0x61c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	dd00      	ble.n	8001f68 <__aeabi_ddiv+0x3f0>
 8001f66:	e680      	b.n	8001c6a <__aeabi_ddiv+0xf2>
 8001f68:	465a      	mov	r2, fp
 8001f6a:	0752      	lsls	r2, r2, #29
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	4690      	mov	r8, r2
 8001f70:	465a      	mov	r2, fp
 8001f72:	055b      	lsls	r3, r3, #21
 8001f74:	0254      	lsls	r4, r2, #9
 8001f76:	0b24      	lsrs	r4, r4, #12
 8001f78:	0d5b      	lsrs	r3, r3, #21
 8001f7a:	e669      	b.n	8001c50 <__aeabi_ddiv+0xd8>
 8001f7c:	0035      	movs	r5, r6
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d0db      	beq.n	8001f3a <__aeabi_ddiv+0x3c2>
 8001f82:	9d00      	ldr	r5, [sp, #0]
 8001f84:	1e51      	subs	r1, r2, #1
 8001f86:	46ac      	mov	ip, r5
 8001f88:	4464      	add	r4, ip
 8001f8a:	42ac      	cmp	r4, r5
 8001f8c:	d200      	bcs.n	8001f90 <__aeabi_ddiv+0x418>
 8001f8e:	e09e      	b.n	80020ce <__aeabi_ddiv+0x556>
 8001f90:	4284      	cmp	r4, r0
 8001f92:	d200      	bcs.n	8001f96 <__aeabi_ddiv+0x41e>
 8001f94:	e0e1      	b.n	800215a <__aeabi_ddiv+0x5e2>
 8001f96:	d100      	bne.n	8001f9a <__aeabi_ddiv+0x422>
 8001f98:	e0ee      	b.n	8002178 <__aeabi_ddiv+0x600>
 8001f9a:	000a      	movs	r2, r1
 8001f9c:	e7ca      	b.n	8001f34 <__aeabi_ddiv+0x3bc>
 8001f9e:	4542      	cmp	r2, r8
 8001fa0:	d900      	bls.n	8001fa4 <__aeabi_ddiv+0x42c>
 8001fa2:	e708      	b.n	8001db6 <__aeabi_ddiv+0x23e>
 8001fa4:	464b      	mov	r3, r9
 8001fa6:	07dc      	lsls	r4, r3, #31
 8001fa8:	0858      	lsrs	r0, r3, #1
 8001faa:	4643      	mov	r3, r8
 8001fac:	085b      	lsrs	r3, r3, #1
 8001fae:	431c      	orrs	r4, r3
 8001fb0:	4643      	mov	r3, r8
 8001fb2:	07dd      	lsls	r5, r3, #31
 8001fb4:	e706      	b.n	8001dc4 <__aeabi_ddiv+0x24c>
 8001fb6:	f000 fc8d 	bl	80028d4 <__clzsi2>
 8001fba:	2315      	movs	r3, #21
 8001fbc:	469c      	mov	ip, r3
 8001fbe:	4484      	add	ip, r0
 8001fc0:	0002      	movs	r2, r0
 8001fc2:	4663      	mov	r3, ip
 8001fc4:	3220      	adds	r2, #32
 8001fc6:	2b1c      	cmp	r3, #28
 8001fc8:	dc00      	bgt.n	8001fcc <__aeabi_ddiv+0x454>
 8001fca:	e692      	b.n	8001cf2 <__aeabi_ddiv+0x17a>
 8001fcc:	0023      	movs	r3, r4
 8001fce:	3808      	subs	r0, #8
 8001fd0:	4083      	lsls	r3, r0
 8001fd2:	4699      	mov	r9, r3
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	4698      	mov	r8, r3
 8001fd8:	e69a      	b.n	8001d10 <__aeabi_ddiv+0x198>
 8001fda:	f000 fc7b 	bl	80028d4 <__clzsi2>
 8001fde:	0002      	movs	r2, r0
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	3215      	adds	r2, #21
 8001fe4:	3320      	adds	r3, #32
 8001fe6:	2a1c      	cmp	r2, #28
 8001fe8:	dc00      	bgt.n	8001fec <__aeabi_ddiv+0x474>
 8001fea:	e65f      	b.n	8001cac <__aeabi_ddiv+0x134>
 8001fec:	9900      	ldr	r1, [sp, #0]
 8001fee:	3808      	subs	r0, #8
 8001ff0:	4081      	lsls	r1, r0
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	468b      	mov	fp, r1
 8001ff6:	e666      	b.n	8001cc6 <__aeabi_ddiv+0x14e>
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	002e      	movs	r6, r5
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	4690      	mov	r8, r2
 8002000:	4b65      	ldr	r3, [pc, #404]	@ (8002198 <__aeabi_ddiv+0x620>)
 8002002:	e625      	b.n	8001c50 <__aeabi_ddiv+0xd8>
 8002004:	002e      	movs	r6, r5
 8002006:	2101      	movs	r1, #1
 8002008:	1ac9      	subs	r1, r1, r3
 800200a:	2938      	cmp	r1, #56	@ 0x38
 800200c:	dd00      	ble.n	8002010 <__aeabi_ddiv+0x498>
 800200e:	e61b      	b.n	8001c48 <__aeabi_ddiv+0xd0>
 8002010:	291f      	cmp	r1, #31
 8002012:	dc7e      	bgt.n	8002112 <__aeabi_ddiv+0x59a>
 8002014:	4861      	ldr	r0, [pc, #388]	@ (800219c <__aeabi_ddiv+0x624>)
 8002016:	0014      	movs	r4, r2
 8002018:	4450      	add	r0, sl
 800201a:	465b      	mov	r3, fp
 800201c:	4082      	lsls	r2, r0
 800201e:	4083      	lsls	r3, r0
 8002020:	40cc      	lsrs	r4, r1
 8002022:	1e50      	subs	r0, r2, #1
 8002024:	4182      	sbcs	r2, r0
 8002026:	4323      	orrs	r3, r4
 8002028:	431a      	orrs	r2, r3
 800202a:	465b      	mov	r3, fp
 800202c:	40cb      	lsrs	r3, r1
 800202e:	0751      	lsls	r1, r2, #29
 8002030:	d009      	beq.n	8002046 <__aeabi_ddiv+0x4ce>
 8002032:	210f      	movs	r1, #15
 8002034:	4011      	ands	r1, r2
 8002036:	2904      	cmp	r1, #4
 8002038:	d005      	beq.n	8002046 <__aeabi_ddiv+0x4ce>
 800203a:	1d11      	adds	r1, r2, #4
 800203c:	4291      	cmp	r1, r2
 800203e:	4192      	sbcs	r2, r2
 8002040:	4252      	negs	r2, r2
 8002042:	189b      	adds	r3, r3, r2
 8002044:	000a      	movs	r2, r1
 8002046:	0219      	lsls	r1, r3, #8
 8002048:	d400      	bmi.n	800204c <__aeabi_ddiv+0x4d4>
 800204a:	e09b      	b.n	8002184 <__aeabi_ddiv+0x60c>
 800204c:	2200      	movs	r2, #0
 800204e:	2301      	movs	r3, #1
 8002050:	2400      	movs	r4, #0
 8002052:	4690      	mov	r8, r2
 8002054:	e5fc      	b.n	8001c50 <__aeabi_ddiv+0xd8>
 8002056:	210f      	movs	r1, #15
 8002058:	4011      	ands	r1, r2
 800205a:	2904      	cmp	r1, #4
 800205c:	d100      	bne.n	8002060 <__aeabi_ddiv+0x4e8>
 800205e:	e773      	b.n	8001f48 <__aeabi_ddiv+0x3d0>
 8002060:	1d11      	adds	r1, r2, #4
 8002062:	4291      	cmp	r1, r2
 8002064:	4192      	sbcs	r2, r2
 8002066:	4252      	negs	r2, r2
 8002068:	002e      	movs	r6, r5
 800206a:	08c9      	lsrs	r1, r1, #3
 800206c:	4493      	add	fp, r2
 800206e:	e76d      	b.n	8001f4c <__aeabi_ddiv+0x3d4>
 8002070:	9b00      	ldr	r3, [sp, #0]
 8002072:	3d01      	subs	r5, #1
 8002074:	469c      	mov	ip, r3
 8002076:	4461      	add	r1, ip
 8002078:	428b      	cmp	r3, r1
 800207a:	d900      	bls.n	800207e <__aeabi_ddiv+0x506>
 800207c:	e72c      	b.n	8001ed8 <__aeabi_ddiv+0x360>
 800207e:	428a      	cmp	r2, r1
 8002080:	d800      	bhi.n	8002084 <__aeabi_ddiv+0x50c>
 8002082:	e729      	b.n	8001ed8 <__aeabi_ddiv+0x360>
 8002084:	1e85      	subs	r5, r0, #2
 8002086:	4461      	add	r1, ip
 8002088:	e726      	b.n	8001ed8 <__aeabi_ddiv+0x360>
 800208a:	9900      	ldr	r1, [sp, #0]
 800208c:	3b01      	subs	r3, #1
 800208e:	468c      	mov	ip, r1
 8002090:	4464      	add	r4, ip
 8002092:	42a1      	cmp	r1, r4
 8002094:	d900      	bls.n	8002098 <__aeabi_ddiv+0x520>
 8002096:	e72d      	b.n	8001ef4 <__aeabi_ddiv+0x37c>
 8002098:	42a2      	cmp	r2, r4
 800209a:	d800      	bhi.n	800209e <__aeabi_ddiv+0x526>
 800209c:	e72a      	b.n	8001ef4 <__aeabi_ddiv+0x37c>
 800209e:	1e83      	subs	r3, r0, #2
 80020a0:	4464      	add	r4, ip
 80020a2:	e727      	b.n	8001ef4 <__aeabi_ddiv+0x37c>
 80020a4:	4287      	cmp	r7, r0
 80020a6:	d000      	beq.n	80020aa <__aeabi_ddiv+0x532>
 80020a8:	e6fe      	b.n	8001ea8 <__aeabi_ddiv+0x330>
 80020aa:	45a9      	cmp	r9, r5
 80020ac:	d900      	bls.n	80020b0 <__aeabi_ddiv+0x538>
 80020ae:	e6fb      	b.n	8001ea8 <__aeabi_ddiv+0x330>
 80020b0:	e6f5      	b.n	8001e9e <__aeabi_ddiv+0x326>
 80020b2:	42a2      	cmp	r2, r4
 80020b4:	d800      	bhi.n	80020b8 <__aeabi_ddiv+0x540>
 80020b6:	e6b9      	b.n	8001e2c <__aeabi_ddiv+0x2b4>
 80020b8:	1e83      	subs	r3, r0, #2
 80020ba:	4464      	add	r4, ip
 80020bc:	e6b6      	b.n	8001e2c <__aeabi_ddiv+0x2b4>
 80020be:	428a      	cmp	r2, r1
 80020c0:	d800      	bhi.n	80020c4 <__aeabi_ddiv+0x54c>
 80020c2:	e69f      	b.n	8001e04 <__aeabi_ddiv+0x28c>
 80020c4:	46bc      	mov	ip, r7
 80020c6:	1e83      	subs	r3, r0, #2
 80020c8:	4698      	mov	r8, r3
 80020ca:	4461      	add	r1, ip
 80020cc:	e69a      	b.n	8001e04 <__aeabi_ddiv+0x28c>
 80020ce:	000a      	movs	r2, r1
 80020d0:	4284      	cmp	r4, r0
 80020d2:	d000      	beq.n	80020d6 <__aeabi_ddiv+0x55e>
 80020d4:	e72e      	b.n	8001f34 <__aeabi_ddiv+0x3bc>
 80020d6:	454b      	cmp	r3, r9
 80020d8:	d000      	beq.n	80020dc <__aeabi_ddiv+0x564>
 80020da:	e72b      	b.n	8001f34 <__aeabi_ddiv+0x3bc>
 80020dc:	0035      	movs	r5, r6
 80020de:	e72c      	b.n	8001f3a <__aeabi_ddiv+0x3c2>
 80020e0:	4b2a      	ldr	r3, [pc, #168]	@ (800218c <__aeabi_ddiv+0x614>)
 80020e2:	4a2f      	ldr	r2, [pc, #188]	@ (80021a0 <__aeabi_ddiv+0x628>)
 80020e4:	4453      	add	r3, sl
 80020e6:	4592      	cmp	sl, r2
 80020e8:	db43      	blt.n	8002172 <__aeabi_ddiv+0x5fa>
 80020ea:	2201      	movs	r2, #1
 80020ec:	2100      	movs	r1, #0
 80020ee:	4493      	add	fp, r2
 80020f0:	e72c      	b.n	8001f4c <__aeabi_ddiv+0x3d4>
 80020f2:	42ac      	cmp	r4, r5
 80020f4:	d800      	bhi.n	80020f8 <__aeabi_ddiv+0x580>
 80020f6:	e6d7      	b.n	8001ea8 <__aeabi_ddiv+0x330>
 80020f8:	2302      	movs	r3, #2
 80020fa:	425b      	negs	r3, r3
 80020fc:	469c      	mov	ip, r3
 80020fe:	9900      	ldr	r1, [sp, #0]
 8002100:	444d      	add	r5, r9
 8002102:	454d      	cmp	r5, r9
 8002104:	419b      	sbcs	r3, r3
 8002106:	44e3      	add	fp, ip
 8002108:	468c      	mov	ip, r1
 800210a:	425b      	negs	r3, r3
 800210c:	4463      	add	r3, ip
 800210e:	18c0      	adds	r0, r0, r3
 8002110:	e6cc      	b.n	8001eac <__aeabi_ddiv+0x334>
 8002112:	201f      	movs	r0, #31
 8002114:	4240      	negs	r0, r0
 8002116:	1ac3      	subs	r3, r0, r3
 8002118:	4658      	mov	r0, fp
 800211a:	40d8      	lsrs	r0, r3
 800211c:	2920      	cmp	r1, #32
 800211e:	d004      	beq.n	800212a <__aeabi_ddiv+0x5b2>
 8002120:	4659      	mov	r1, fp
 8002122:	4b20      	ldr	r3, [pc, #128]	@ (80021a4 <__aeabi_ddiv+0x62c>)
 8002124:	4453      	add	r3, sl
 8002126:	4099      	lsls	r1, r3
 8002128:	430a      	orrs	r2, r1
 800212a:	1e53      	subs	r3, r2, #1
 800212c:	419a      	sbcs	r2, r3
 800212e:	2307      	movs	r3, #7
 8002130:	0019      	movs	r1, r3
 8002132:	4302      	orrs	r2, r0
 8002134:	2400      	movs	r4, #0
 8002136:	4011      	ands	r1, r2
 8002138:	4213      	tst	r3, r2
 800213a:	d009      	beq.n	8002150 <__aeabi_ddiv+0x5d8>
 800213c:	3308      	adds	r3, #8
 800213e:	4013      	ands	r3, r2
 8002140:	2b04      	cmp	r3, #4
 8002142:	d01d      	beq.n	8002180 <__aeabi_ddiv+0x608>
 8002144:	1d13      	adds	r3, r2, #4
 8002146:	4293      	cmp	r3, r2
 8002148:	4189      	sbcs	r1, r1
 800214a:	001a      	movs	r2, r3
 800214c:	4249      	negs	r1, r1
 800214e:	0749      	lsls	r1, r1, #29
 8002150:	08d2      	lsrs	r2, r2, #3
 8002152:	430a      	orrs	r2, r1
 8002154:	4690      	mov	r8, r2
 8002156:	2300      	movs	r3, #0
 8002158:	e57a      	b.n	8001c50 <__aeabi_ddiv+0xd8>
 800215a:	4649      	mov	r1, r9
 800215c:	9f00      	ldr	r7, [sp, #0]
 800215e:	004d      	lsls	r5, r1, #1
 8002160:	454d      	cmp	r5, r9
 8002162:	4189      	sbcs	r1, r1
 8002164:	46bc      	mov	ip, r7
 8002166:	4249      	negs	r1, r1
 8002168:	4461      	add	r1, ip
 800216a:	46a9      	mov	r9, r5
 800216c:	3a02      	subs	r2, #2
 800216e:	1864      	adds	r4, r4, r1
 8002170:	e7ae      	b.n	80020d0 <__aeabi_ddiv+0x558>
 8002172:	2201      	movs	r2, #1
 8002174:	4252      	negs	r2, r2
 8002176:	e746      	b.n	8002006 <__aeabi_ddiv+0x48e>
 8002178:	4599      	cmp	r9, r3
 800217a:	d3ee      	bcc.n	800215a <__aeabi_ddiv+0x5e2>
 800217c:	000a      	movs	r2, r1
 800217e:	e7aa      	b.n	80020d6 <__aeabi_ddiv+0x55e>
 8002180:	2100      	movs	r1, #0
 8002182:	e7e5      	b.n	8002150 <__aeabi_ddiv+0x5d8>
 8002184:	0759      	lsls	r1, r3, #29
 8002186:	025b      	lsls	r3, r3, #9
 8002188:	0b1c      	lsrs	r4, r3, #12
 800218a:	e7e1      	b.n	8002150 <__aeabi_ddiv+0x5d8>
 800218c:	000003ff 	.word	0x000003ff
 8002190:	feffffff 	.word	0xfeffffff
 8002194:	000007fe 	.word	0x000007fe
 8002198:	000007ff 	.word	0x000007ff
 800219c:	0000041e 	.word	0x0000041e
 80021a0:	fffffc02 	.word	0xfffffc02
 80021a4:	0000043e 	.word	0x0000043e

080021a8 <__aeabi_dmul>:
 80021a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021aa:	4657      	mov	r7, sl
 80021ac:	464e      	mov	r6, r9
 80021ae:	46de      	mov	lr, fp
 80021b0:	4645      	mov	r5, r8
 80021b2:	b5e0      	push	{r5, r6, r7, lr}
 80021b4:	001f      	movs	r7, r3
 80021b6:	030b      	lsls	r3, r1, #12
 80021b8:	0b1b      	lsrs	r3, r3, #12
 80021ba:	0016      	movs	r6, r2
 80021bc:	469a      	mov	sl, r3
 80021be:	0fca      	lsrs	r2, r1, #31
 80021c0:	004b      	lsls	r3, r1, #1
 80021c2:	0004      	movs	r4, r0
 80021c4:	4691      	mov	r9, r2
 80021c6:	b085      	sub	sp, #20
 80021c8:	0d5b      	lsrs	r3, r3, #21
 80021ca:	d100      	bne.n	80021ce <__aeabi_dmul+0x26>
 80021cc:	e1cf      	b.n	800256e <__aeabi_dmul+0x3c6>
 80021ce:	4acd      	ldr	r2, [pc, #820]	@ (8002504 <__aeabi_dmul+0x35c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d055      	beq.n	8002280 <__aeabi_dmul+0xd8>
 80021d4:	4651      	mov	r1, sl
 80021d6:	0f42      	lsrs	r2, r0, #29
 80021d8:	00c9      	lsls	r1, r1, #3
 80021da:	430a      	orrs	r2, r1
 80021dc:	2180      	movs	r1, #128	@ 0x80
 80021de:	0409      	lsls	r1, r1, #16
 80021e0:	4311      	orrs	r1, r2
 80021e2:	00c2      	lsls	r2, r0, #3
 80021e4:	4690      	mov	r8, r2
 80021e6:	4ac8      	ldr	r2, [pc, #800]	@ (8002508 <__aeabi_dmul+0x360>)
 80021e8:	468a      	mov	sl, r1
 80021ea:	4693      	mov	fp, r2
 80021ec:	449b      	add	fp, r3
 80021ee:	2300      	movs	r3, #0
 80021f0:	2500      	movs	r5, #0
 80021f2:	9302      	str	r3, [sp, #8]
 80021f4:	033c      	lsls	r4, r7, #12
 80021f6:	007b      	lsls	r3, r7, #1
 80021f8:	0ffa      	lsrs	r2, r7, #31
 80021fa:	9601      	str	r6, [sp, #4]
 80021fc:	0b24      	lsrs	r4, r4, #12
 80021fe:	0d5b      	lsrs	r3, r3, #21
 8002200:	9200      	str	r2, [sp, #0]
 8002202:	d100      	bne.n	8002206 <__aeabi_dmul+0x5e>
 8002204:	e188      	b.n	8002518 <__aeabi_dmul+0x370>
 8002206:	4abf      	ldr	r2, [pc, #764]	@ (8002504 <__aeabi_dmul+0x35c>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d100      	bne.n	800220e <__aeabi_dmul+0x66>
 800220c:	e092      	b.n	8002334 <__aeabi_dmul+0x18c>
 800220e:	4abe      	ldr	r2, [pc, #760]	@ (8002508 <__aeabi_dmul+0x360>)
 8002210:	4694      	mov	ip, r2
 8002212:	4463      	add	r3, ip
 8002214:	449b      	add	fp, r3
 8002216:	2d0a      	cmp	r5, #10
 8002218:	dc42      	bgt.n	80022a0 <__aeabi_dmul+0xf8>
 800221a:	00e4      	lsls	r4, r4, #3
 800221c:	0f73      	lsrs	r3, r6, #29
 800221e:	4323      	orrs	r3, r4
 8002220:	2480      	movs	r4, #128	@ 0x80
 8002222:	4649      	mov	r1, r9
 8002224:	0424      	lsls	r4, r4, #16
 8002226:	431c      	orrs	r4, r3
 8002228:	00f3      	lsls	r3, r6, #3
 800222a:	9301      	str	r3, [sp, #4]
 800222c:	9b00      	ldr	r3, [sp, #0]
 800222e:	2000      	movs	r0, #0
 8002230:	4059      	eors	r1, r3
 8002232:	b2cb      	uxtb	r3, r1
 8002234:	9303      	str	r3, [sp, #12]
 8002236:	2d02      	cmp	r5, #2
 8002238:	dc00      	bgt.n	800223c <__aeabi_dmul+0x94>
 800223a:	e094      	b.n	8002366 <__aeabi_dmul+0x1be>
 800223c:	2301      	movs	r3, #1
 800223e:	40ab      	lsls	r3, r5
 8002240:	001d      	movs	r5, r3
 8002242:	23a6      	movs	r3, #166	@ 0xa6
 8002244:	002a      	movs	r2, r5
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	401a      	ands	r2, r3
 800224a:	421d      	tst	r5, r3
 800224c:	d000      	beq.n	8002250 <__aeabi_dmul+0xa8>
 800224e:	e229      	b.n	80026a4 <__aeabi_dmul+0x4fc>
 8002250:	2390      	movs	r3, #144	@ 0x90
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	421d      	tst	r5, r3
 8002256:	d100      	bne.n	800225a <__aeabi_dmul+0xb2>
 8002258:	e24d      	b.n	80026f6 <__aeabi_dmul+0x54e>
 800225a:	2300      	movs	r3, #0
 800225c:	2480      	movs	r4, #128	@ 0x80
 800225e:	4699      	mov	r9, r3
 8002260:	0324      	lsls	r4, r4, #12
 8002262:	4ba8      	ldr	r3, [pc, #672]	@ (8002504 <__aeabi_dmul+0x35c>)
 8002264:	0010      	movs	r0, r2
 8002266:	464a      	mov	r2, r9
 8002268:	051b      	lsls	r3, r3, #20
 800226a:	4323      	orrs	r3, r4
 800226c:	07d2      	lsls	r2, r2, #31
 800226e:	4313      	orrs	r3, r2
 8002270:	0019      	movs	r1, r3
 8002272:	b005      	add	sp, #20
 8002274:	bcf0      	pop	{r4, r5, r6, r7}
 8002276:	46bb      	mov	fp, r7
 8002278:	46b2      	mov	sl, r6
 800227a:	46a9      	mov	r9, r5
 800227c:	46a0      	mov	r8, r4
 800227e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002280:	4652      	mov	r2, sl
 8002282:	4302      	orrs	r2, r0
 8002284:	4690      	mov	r8, r2
 8002286:	d000      	beq.n	800228a <__aeabi_dmul+0xe2>
 8002288:	e1ac      	b.n	80025e4 <__aeabi_dmul+0x43c>
 800228a:	469b      	mov	fp, r3
 800228c:	2302      	movs	r3, #2
 800228e:	4692      	mov	sl, r2
 8002290:	2508      	movs	r5, #8
 8002292:	9302      	str	r3, [sp, #8]
 8002294:	e7ae      	b.n	80021f4 <__aeabi_dmul+0x4c>
 8002296:	9b00      	ldr	r3, [sp, #0]
 8002298:	46a2      	mov	sl, r4
 800229a:	4699      	mov	r9, r3
 800229c:	9b01      	ldr	r3, [sp, #4]
 800229e:	4698      	mov	r8, r3
 80022a0:	9b02      	ldr	r3, [sp, #8]
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d100      	bne.n	80022a8 <__aeabi_dmul+0x100>
 80022a6:	e1ca      	b.n	800263e <__aeabi_dmul+0x496>
 80022a8:	2b03      	cmp	r3, #3
 80022aa:	d100      	bne.n	80022ae <__aeabi_dmul+0x106>
 80022ac:	e192      	b.n	80025d4 <__aeabi_dmul+0x42c>
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d110      	bne.n	80022d4 <__aeabi_dmul+0x12c>
 80022b2:	2300      	movs	r3, #0
 80022b4:	2400      	movs	r4, #0
 80022b6:	2200      	movs	r2, #0
 80022b8:	e7d4      	b.n	8002264 <__aeabi_dmul+0xbc>
 80022ba:	2201      	movs	r2, #1
 80022bc:	087b      	lsrs	r3, r7, #1
 80022be:	403a      	ands	r2, r7
 80022c0:	4313      	orrs	r3, r2
 80022c2:	4652      	mov	r2, sl
 80022c4:	07d2      	lsls	r2, r2, #31
 80022c6:	4313      	orrs	r3, r2
 80022c8:	4698      	mov	r8, r3
 80022ca:	4653      	mov	r3, sl
 80022cc:	085b      	lsrs	r3, r3, #1
 80022ce:	469a      	mov	sl, r3
 80022d0:	9b03      	ldr	r3, [sp, #12]
 80022d2:	4699      	mov	r9, r3
 80022d4:	465b      	mov	r3, fp
 80022d6:	1c58      	adds	r0, r3, #1
 80022d8:	2380      	movs	r3, #128	@ 0x80
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	445b      	add	r3, fp
 80022de:	2b00      	cmp	r3, #0
 80022e0:	dc00      	bgt.n	80022e4 <__aeabi_dmul+0x13c>
 80022e2:	e1b1      	b.n	8002648 <__aeabi_dmul+0x4a0>
 80022e4:	4642      	mov	r2, r8
 80022e6:	0752      	lsls	r2, r2, #29
 80022e8:	d00b      	beq.n	8002302 <__aeabi_dmul+0x15a>
 80022ea:	220f      	movs	r2, #15
 80022ec:	4641      	mov	r1, r8
 80022ee:	400a      	ands	r2, r1
 80022f0:	2a04      	cmp	r2, #4
 80022f2:	d006      	beq.n	8002302 <__aeabi_dmul+0x15a>
 80022f4:	4642      	mov	r2, r8
 80022f6:	1d11      	adds	r1, r2, #4
 80022f8:	4541      	cmp	r1, r8
 80022fa:	4192      	sbcs	r2, r2
 80022fc:	4688      	mov	r8, r1
 80022fe:	4252      	negs	r2, r2
 8002300:	4492      	add	sl, r2
 8002302:	4652      	mov	r2, sl
 8002304:	01d2      	lsls	r2, r2, #7
 8002306:	d506      	bpl.n	8002316 <__aeabi_dmul+0x16e>
 8002308:	4652      	mov	r2, sl
 800230a:	4b80      	ldr	r3, [pc, #512]	@ (800250c <__aeabi_dmul+0x364>)
 800230c:	401a      	ands	r2, r3
 800230e:	2380      	movs	r3, #128	@ 0x80
 8002310:	4692      	mov	sl, r2
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	18c3      	adds	r3, r0, r3
 8002316:	4a7e      	ldr	r2, [pc, #504]	@ (8002510 <__aeabi_dmul+0x368>)
 8002318:	4293      	cmp	r3, r2
 800231a:	dd00      	ble.n	800231e <__aeabi_dmul+0x176>
 800231c:	e18f      	b.n	800263e <__aeabi_dmul+0x496>
 800231e:	4642      	mov	r2, r8
 8002320:	08d1      	lsrs	r1, r2, #3
 8002322:	4652      	mov	r2, sl
 8002324:	0752      	lsls	r2, r2, #29
 8002326:	430a      	orrs	r2, r1
 8002328:	4651      	mov	r1, sl
 800232a:	055b      	lsls	r3, r3, #21
 800232c:	024c      	lsls	r4, r1, #9
 800232e:	0b24      	lsrs	r4, r4, #12
 8002330:	0d5b      	lsrs	r3, r3, #21
 8002332:	e797      	b.n	8002264 <__aeabi_dmul+0xbc>
 8002334:	4b73      	ldr	r3, [pc, #460]	@ (8002504 <__aeabi_dmul+0x35c>)
 8002336:	4326      	orrs	r6, r4
 8002338:	469c      	mov	ip, r3
 800233a:	44e3      	add	fp, ip
 800233c:	2e00      	cmp	r6, #0
 800233e:	d100      	bne.n	8002342 <__aeabi_dmul+0x19a>
 8002340:	e16f      	b.n	8002622 <__aeabi_dmul+0x47a>
 8002342:	2303      	movs	r3, #3
 8002344:	4649      	mov	r1, r9
 8002346:	431d      	orrs	r5, r3
 8002348:	9b00      	ldr	r3, [sp, #0]
 800234a:	4059      	eors	r1, r3
 800234c:	b2cb      	uxtb	r3, r1
 800234e:	9303      	str	r3, [sp, #12]
 8002350:	2d0a      	cmp	r5, #10
 8002352:	dd00      	ble.n	8002356 <__aeabi_dmul+0x1ae>
 8002354:	e133      	b.n	80025be <__aeabi_dmul+0x416>
 8002356:	2301      	movs	r3, #1
 8002358:	40ab      	lsls	r3, r5
 800235a:	001d      	movs	r5, r3
 800235c:	2303      	movs	r3, #3
 800235e:	9302      	str	r3, [sp, #8]
 8002360:	2288      	movs	r2, #136	@ 0x88
 8002362:	422a      	tst	r2, r5
 8002364:	d197      	bne.n	8002296 <__aeabi_dmul+0xee>
 8002366:	4642      	mov	r2, r8
 8002368:	4643      	mov	r3, r8
 800236a:	0412      	lsls	r2, r2, #16
 800236c:	0c12      	lsrs	r2, r2, #16
 800236e:	0016      	movs	r6, r2
 8002370:	9801      	ldr	r0, [sp, #4]
 8002372:	0c1d      	lsrs	r5, r3, #16
 8002374:	0c03      	lsrs	r3, r0, #16
 8002376:	0400      	lsls	r0, r0, #16
 8002378:	0c00      	lsrs	r0, r0, #16
 800237a:	4346      	muls	r6, r0
 800237c:	46b4      	mov	ip, r6
 800237e:	001e      	movs	r6, r3
 8002380:	436e      	muls	r6, r5
 8002382:	9600      	str	r6, [sp, #0]
 8002384:	0016      	movs	r6, r2
 8002386:	0007      	movs	r7, r0
 8002388:	435e      	muls	r6, r3
 800238a:	4661      	mov	r1, ip
 800238c:	46b0      	mov	r8, r6
 800238e:	436f      	muls	r7, r5
 8002390:	0c0e      	lsrs	r6, r1, #16
 8002392:	44b8      	add	r8, r7
 8002394:	4446      	add	r6, r8
 8002396:	42b7      	cmp	r7, r6
 8002398:	d905      	bls.n	80023a6 <__aeabi_dmul+0x1fe>
 800239a:	2180      	movs	r1, #128	@ 0x80
 800239c:	0249      	lsls	r1, r1, #9
 800239e:	4688      	mov	r8, r1
 80023a0:	9f00      	ldr	r7, [sp, #0]
 80023a2:	4447      	add	r7, r8
 80023a4:	9700      	str	r7, [sp, #0]
 80023a6:	4661      	mov	r1, ip
 80023a8:	0409      	lsls	r1, r1, #16
 80023aa:	0c09      	lsrs	r1, r1, #16
 80023ac:	0c37      	lsrs	r7, r6, #16
 80023ae:	0436      	lsls	r6, r6, #16
 80023b0:	468c      	mov	ip, r1
 80023b2:	0031      	movs	r1, r6
 80023b4:	4461      	add	r1, ip
 80023b6:	9101      	str	r1, [sp, #4]
 80023b8:	0011      	movs	r1, r2
 80023ba:	0c26      	lsrs	r6, r4, #16
 80023bc:	0424      	lsls	r4, r4, #16
 80023be:	0c24      	lsrs	r4, r4, #16
 80023c0:	4361      	muls	r1, r4
 80023c2:	468c      	mov	ip, r1
 80023c4:	0021      	movs	r1, r4
 80023c6:	4369      	muls	r1, r5
 80023c8:	4689      	mov	r9, r1
 80023ca:	4661      	mov	r1, ip
 80023cc:	0c09      	lsrs	r1, r1, #16
 80023ce:	4688      	mov	r8, r1
 80023d0:	4372      	muls	r2, r6
 80023d2:	444a      	add	r2, r9
 80023d4:	4442      	add	r2, r8
 80023d6:	4375      	muls	r5, r6
 80023d8:	4591      	cmp	r9, r2
 80023da:	d903      	bls.n	80023e4 <__aeabi_dmul+0x23c>
 80023dc:	2180      	movs	r1, #128	@ 0x80
 80023de:	0249      	lsls	r1, r1, #9
 80023e0:	4688      	mov	r8, r1
 80023e2:	4445      	add	r5, r8
 80023e4:	0c11      	lsrs	r1, r2, #16
 80023e6:	4688      	mov	r8, r1
 80023e8:	4661      	mov	r1, ip
 80023ea:	0409      	lsls	r1, r1, #16
 80023ec:	0c09      	lsrs	r1, r1, #16
 80023ee:	468c      	mov	ip, r1
 80023f0:	0412      	lsls	r2, r2, #16
 80023f2:	4462      	add	r2, ip
 80023f4:	18b9      	adds	r1, r7, r2
 80023f6:	9102      	str	r1, [sp, #8]
 80023f8:	4651      	mov	r1, sl
 80023fa:	0c09      	lsrs	r1, r1, #16
 80023fc:	468c      	mov	ip, r1
 80023fe:	4651      	mov	r1, sl
 8002400:	040f      	lsls	r7, r1, #16
 8002402:	0c3f      	lsrs	r7, r7, #16
 8002404:	0039      	movs	r1, r7
 8002406:	4341      	muls	r1, r0
 8002408:	4445      	add	r5, r8
 800240a:	4688      	mov	r8, r1
 800240c:	4661      	mov	r1, ip
 800240e:	4341      	muls	r1, r0
 8002410:	468a      	mov	sl, r1
 8002412:	4641      	mov	r1, r8
 8002414:	4660      	mov	r0, ip
 8002416:	0c09      	lsrs	r1, r1, #16
 8002418:	4689      	mov	r9, r1
 800241a:	4358      	muls	r0, r3
 800241c:	437b      	muls	r3, r7
 800241e:	4453      	add	r3, sl
 8002420:	444b      	add	r3, r9
 8002422:	459a      	cmp	sl, r3
 8002424:	d903      	bls.n	800242e <__aeabi_dmul+0x286>
 8002426:	2180      	movs	r1, #128	@ 0x80
 8002428:	0249      	lsls	r1, r1, #9
 800242a:	4689      	mov	r9, r1
 800242c:	4448      	add	r0, r9
 800242e:	0c19      	lsrs	r1, r3, #16
 8002430:	4689      	mov	r9, r1
 8002432:	4641      	mov	r1, r8
 8002434:	0409      	lsls	r1, r1, #16
 8002436:	0c09      	lsrs	r1, r1, #16
 8002438:	4688      	mov	r8, r1
 800243a:	0039      	movs	r1, r7
 800243c:	4361      	muls	r1, r4
 800243e:	041b      	lsls	r3, r3, #16
 8002440:	4443      	add	r3, r8
 8002442:	4688      	mov	r8, r1
 8002444:	4661      	mov	r1, ip
 8002446:	434c      	muls	r4, r1
 8002448:	4371      	muls	r1, r6
 800244a:	468c      	mov	ip, r1
 800244c:	4641      	mov	r1, r8
 800244e:	4377      	muls	r7, r6
 8002450:	0c0e      	lsrs	r6, r1, #16
 8002452:	193f      	adds	r7, r7, r4
 8002454:	19f6      	adds	r6, r6, r7
 8002456:	4448      	add	r0, r9
 8002458:	42b4      	cmp	r4, r6
 800245a:	d903      	bls.n	8002464 <__aeabi_dmul+0x2bc>
 800245c:	2180      	movs	r1, #128	@ 0x80
 800245e:	0249      	lsls	r1, r1, #9
 8002460:	4689      	mov	r9, r1
 8002462:	44cc      	add	ip, r9
 8002464:	9902      	ldr	r1, [sp, #8]
 8002466:	9f00      	ldr	r7, [sp, #0]
 8002468:	4689      	mov	r9, r1
 800246a:	0431      	lsls	r1, r6, #16
 800246c:	444f      	add	r7, r9
 800246e:	4689      	mov	r9, r1
 8002470:	4641      	mov	r1, r8
 8002472:	4297      	cmp	r7, r2
 8002474:	4192      	sbcs	r2, r2
 8002476:	040c      	lsls	r4, r1, #16
 8002478:	0c24      	lsrs	r4, r4, #16
 800247a:	444c      	add	r4, r9
 800247c:	18ff      	adds	r7, r7, r3
 800247e:	4252      	negs	r2, r2
 8002480:	1964      	adds	r4, r4, r5
 8002482:	18a1      	adds	r1, r4, r2
 8002484:	429f      	cmp	r7, r3
 8002486:	419b      	sbcs	r3, r3
 8002488:	4688      	mov	r8, r1
 800248a:	4682      	mov	sl, r0
 800248c:	425b      	negs	r3, r3
 800248e:	4699      	mov	r9, r3
 8002490:	4590      	cmp	r8, r2
 8002492:	4192      	sbcs	r2, r2
 8002494:	42ac      	cmp	r4, r5
 8002496:	41a4      	sbcs	r4, r4
 8002498:	44c2      	add	sl, r8
 800249a:	44d1      	add	r9, sl
 800249c:	4252      	negs	r2, r2
 800249e:	4264      	negs	r4, r4
 80024a0:	4314      	orrs	r4, r2
 80024a2:	4599      	cmp	r9, r3
 80024a4:	419b      	sbcs	r3, r3
 80024a6:	4582      	cmp	sl, r0
 80024a8:	4192      	sbcs	r2, r2
 80024aa:	425b      	negs	r3, r3
 80024ac:	4252      	negs	r2, r2
 80024ae:	4313      	orrs	r3, r2
 80024b0:	464a      	mov	r2, r9
 80024b2:	0c36      	lsrs	r6, r6, #16
 80024b4:	19a4      	adds	r4, r4, r6
 80024b6:	18e3      	adds	r3, r4, r3
 80024b8:	4463      	add	r3, ip
 80024ba:	025b      	lsls	r3, r3, #9
 80024bc:	0dd2      	lsrs	r2, r2, #23
 80024be:	431a      	orrs	r2, r3
 80024c0:	9901      	ldr	r1, [sp, #4]
 80024c2:	4692      	mov	sl, r2
 80024c4:	027a      	lsls	r2, r7, #9
 80024c6:	430a      	orrs	r2, r1
 80024c8:	1e50      	subs	r0, r2, #1
 80024ca:	4182      	sbcs	r2, r0
 80024cc:	0dff      	lsrs	r7, r7, #23
 80024ce:	4317      	orrs	r7, r2
 80024d0:	464a      	mov	r2, r9
 80024d2:	0252      	lsls	r2, r2, #9
 80024d4:	4317      	orrs	r7, r2
 80024d6:	46b8      	mov	r8, r7
 80024d8:	01db      	lsls	r3, r3, #7
 80024da:	d500      	bpl.n	80024de <__aeabi_dmul+0x336>
 80024dc:	e6ed      	b.n	80022ba <__aeabi_dmul+0x112>
 80024de:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <__aeabi_dmul+0x36c>)
 80024e0:	9a03      	ldr	r2, [sp, #12]
 80024e2:	445b      	add	r3, fp
 80024e4:	4691      	mov	r9, r2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	dc00      	bgt.n	80024ec <__aeabi_dmul+0x344>
 80024ea:	e0ac      	b.n	8002646 <__aeabi_dmul+0x49e>
 80024ec:	003a      	movs	r2, r7
 80024ee:	0752      	lsls	r2, r2, #29
 80024f0:	d100      	bne.n	80024f4 <__aeabi_dmul+0x34c>
 80024f2:	e710      	b.n	8002316 <__aeabi_dmul+0x16e>
 80024f4:	220f      	movs	r2, #15
 80024f6:	4658      	mov	r0, fp
 80024f8:	403a      	ands	r2, r7
 80024fa:	2a04      	cmp	r2, #4
 80024fc:	d000      	beq.n	8002500 <__aeabi_dmul+0x358>
 80024fe:	e6f9      	b.n	80022f4 <__aeabi_dmul+0x14c>
 8002500:	e709      	b.n	8002316 <__aeabi_dmul+0x16e>
 8002502:	46c0      	nop			@ (mov r8, r8)
 8002504:	000007ff 	.word	0x000007ff
 8002508:	fffffc01 	.word	0xfffffc01
 800250c:	feffffff 	.word	0xfeffffff
 8002510:	000007fe 	.word	0x000007fe
 8002514:	000003ff 	.word	0x000003ff
 8002518:	0022      	movs	r2, r4
 800251a:	4332      	orrs	r2, r6
 800251c:	d06f      	beq.n	80025fe <__aeabi_dmul+0x456>
 800251e:	2c00      	cmp	r4, #0
 8002520:	d100      	bne.n	8002524 <__aeabi_dmul+0x37c>
 8002522:	e0c2      	b.n	80026aa <__aeabi_dmul+0x502>
 8002524:	0020      	movs	r0, r4
 8002526:	f000 f9d5 	bl	80028d4 <__clzsi2>
 800252a:	0002      	movs	r2, r0
 800252c:	0003      	movs	r3, r0
 800252e:	3a0b      	subs	r2, #11
 8002530:	201d      	movs	r0, #29
 8002532:	1a82      	subs	r2, r0, r2
 8002534:	0030      	movs	r0, r6
 8002536:	0019      	movs	r1, r3
 8002538:	40d0      	lsrs	r0, r2
 800253a:	3908      	subs	r1, #8
 800253c:	408c      	lsls	r4, r1
 800253e:	0002      	movs	r2, r0
 8002540:	4322      	orrs	r2, r4
 8002542:	0034      	movs	r4, r6
 8002544:	408c      	lsls	r4, r1
 8002546:	4659      	mov	r1, fp
 8002548:	1acb      	subs	r3, r1, r3
 800254a:	4986      	ldr	r1, [pc, #536]	@ (8002764 <__aeabi_dmul+0x5bc>)
 800254c:	468b      	mov	fp, r1
 800254e:	449b      	add	fp, r3
 8002550:	2d0a      	cmp	r5, #10
 8002552:	dd00      	ble.n	8002556 <__aeabi_dmul+0x3ae>
 8002554:	e6a4      	b.n	80022a0 <__aeabi_dmul+0xf8>
 8002556:	4649      	mov	r1, r9
 8002558:	9b00      	ldr	r3, [sp, #0]
 800255a:	9401      	str	r4, [sp, #4]
 800255c:	4059      	eors	r1, r3
 800255e:	b2cb      	uxtb	r3, r1
 8002560:	0014      	movs	r4, r2
 8002562:	2000      	movs	r0, #0
 8002564:	9303      	str	r3, [sp, #12]
 8002566:	2d02      	cmp	r5, #2
 8002568:	dd00      	ble.n	800256c <__aeabi_dmul+0x3c4>
 800256a:	e667      	b.n	800223c <__aeabi_dmul+0x94>
 800256c:	e6fb      	b.n	8002366 <__aeabi_dmul+0x1be>
 800256e:	4653      	mov	r3, sl
 8002570:	4303      	orrs	r3, r0
 8002572:	4698      	mov	r8, r3
 8002574:	d03c      	beq.n	80025f0 <__aeabi_dmul+0x448>
 8002576:	4653      	mov	r3, sl
 8002578:	2b00      	cmp	r3, #0
 800257a:	d100      	bne.n	800257e <__aeabi_dmul+0x3d6>
 800257c:	e0a3      	b.n	80026c6 <__aeabi_dmul+0x51e>
 800257e:	4650      	mov	r0, sl
 8002580:	f000 f9a8 	bl	80028d4 <__clzsi2>
 8002584:	230b      	movs	r3, #11
 8002586:	425b      	negs	r3, r3
 8002588:	469c      	mov	ip, r3
 800258a:	0002      	movs	r2, r0
 800258c:	4484      	add	ip, r0
 800258e:	0011      	movs	r1, r2
 8002590:	4650      	mov	r0, sl
 8002592:	3908      	subs	r1, #8
 8002594:	4088      	lsls	r0, r1
 8002596:	231d      	movs	r3, #29
 8002598:	4680      	mov	r8, r0
 800259a:	4660      	mov	r0, ip
 800259c:	1a1b      	subs	r3, r3, r0
 800259e:	0020      	movs	r0, r4
 80025a0:	40d8      	lsrs	r0, r3
 80025a2:	0003      	movs	r3, r0
 80025a4:	4640      	mov	r0, r8
 80025a6:	4303      	orrs	r3, r0
 80025a8:	469a      	mov	sl, r3
 80025aa:	0023      	movs	r3, r4
 80025ac:	408b      	lsls	r3, r1
 80025ae:	4698      	mov	r8, r3
 80025b0:	4b6c      	ldr	r3, [pc, #432]	@ (8002764 <__aeabi_dmul+0x5bc>)
 80025b2:	2500      	movs	r5, #0
 80025b4:	1a9b      	subs	r3, r3, r2
 80025b6:	469b      	mov	fp, r3
 80025b8:	2300      	movs	r3, #0
 80025ba:	9302      	str	r3, [sp, #8]
 80025bc:	e61a      	b.n	80021f4 <__aeabi_dmul+0x4c>
 80025be:	2d0f      	cmp	r5, #15
 80025c0:	d000      	beq.n	80025c4 <__aeabi_dmul+0x41c>
 80025c2:	e0c9      	b.n	8002758 <__aeabi_dmul+0x5b0>
 80025c4:	2380      	movs	r3, #128	@ 0x80
 80025c6:	4652      	mov	r2, sl
 80025c8:	031b      	lsls	r3, r3, #12
 80025ca:	421a      	tst	r2, r3
 80025cc:	d002      	beq.n	80025d4 <__aeabi_dmul+0x42c>
 80025ce:	421c      	tst	r4, r3
 80025d0:	d100      	bne.n	80025d4 <__aeabi_dmul+0x42c>
 80025d2:	e092      	b.n	80026fa <__aeabi_dmul+0x552>
 80025d4:	2480      	movs	r4, #128	@ 0x80
 80025d6:	4653      	mov	r3, sl
 80025d8:	0324      	lsls	r4, r4, #12
 80025da:	431c      	orrs	r4, r3
 80025dc:	0324      	lsls	r4, r4, #12
 80025de:	4642      	mov	r2, r8
 80025e0:	0b24      	lsrs	r4, r4, #12
 80025e2:	e63e      	b.n	8002262 <__aeabi_dmul+0xba>
 80025e4:	469b      	mov	fp, r3
 80025e6:	2303      	movs	r3, #3
 80025e8:	4680      	mov	r8, r0
 80025ea:	250c      	movs	r5, #12
 80025ec:	9302      	str	r3, [sp, #8]
 80025ee:	e601      	b.n	80021f4 <__aeabi_dmul+0x4c>
 80025f0:	2300      	movs	r3, #0
 80025f2:	469a      	mov	sl, r3
 80025f4:	469b      	mov	fp, r3
 80025f6:	3301      	adds	r3, #1
 80025f8:	2504      	movs	r5, #4
 80025fa:	9302      	str	r3, [sp, #8]
 80025fc:	e5fa      	b.n	80021f4 <__aeabi_dmul+0x4c>
 80025fe:	2101      	movs	r1, #1
 8002600:	430d      	orrs	r5, r1
 8002602:	2d0a      	cmp	r5, #10
 8002604:	dd00      	ble.n	8002608 <__aeabi_dmul+0x460>
 8002606:	e64b      	b.n	80022a0 <__aeabi_dmul+0xf8>
 8002608:	4649      	mov	r1, r9
 800260a:	9800      	ldr	r0, [sp, #0]
 800260c:	4041      	eors	r1, r0
 800260e:	b2c9      	uxtb	r1, r1
 8002610:	9103      	str	r1, [sp, #12]
 8002612:	2d02      	cmp	r5, #2
 8002614:	dc00      	bgt.n	8002618 <__aeabi_dmul+0x470>
 8002616:	e096      	b.n	8002746 <__aeabi_dmul+0x59e>
 8002618:	2300      	movs	r3, #0
 800261a:	2400      	movs	r4, #0
 800261c:	2001      	movs	r0, #1
 800261e:	9301      	str	r3, [sp, #4]
 8002620:	e60c      	b.n	800223c <__aeabi_dmul+0x94>
 8002622:	4649      	mov	r1, r9
 8002624:	2302      	movs	r3, #2
 8002626:	9a00      	ldr	r2, [sp, #0]
 8002628:	432b      	orrs	r3, r5
 800262a:	4051      	eors	r1, r2
 800262c:	b2ca      	uxtb	r2, r1
 800262e:	9203      	str	r2, [sp, #12]
 8002630:	2b0a      	cmp	r3, #10
 8002632:	dd00      	ble.n	8002636 <__aeabi_dmul+0x48e>
 8002634:	e634      	b.n	80022a0 <__aeabi_dmul+0xf8>
 8002636:	2d00      	cmp	r5, #0
 8002638:	d157      	bne.n	80026ea <__aeabi_dmul+0x542>
 800263a:	9b03      	ldr	r3, [sp, #12]
 800263c:	4699      	mov	r9, r3
 800263e:	2400      	movs	r4, #0
 8002640:	2200      	movs	r2, #0
 8002642:	4b49      	ldr	r3, [pc, #292]	@ (8002768 <__aeabi_dmul+0x5c0>)
 8002644:	e60e      	b.n	8002264 <__aeabi_dmul+0xbc>
 8002646:	4658      	mov	r0, fp
 8002648:	2101      	movs	r1, #1
 800264a:	1ac9      	subs	r1, r1, r3
 800264c:	2938      	cmp	r1, #56	@ 0x38
 800264e:	dd00      	ble.n	8002652 <__aeabi_dmul+0x4aa>
 8002650:	e62f      	b.n	80022b2 <__aeabi_dmul+0x10a>
 8002652:	291f      	cmp	r1, #31
 8002654:	dd56      	ble.n	8002704 <__aeabi_dmul+0x55c>
 8002656:	221f      	movs	r2, #31
 8002658:	4654      	mov	r4, sl
 800265a:	4252      	negs	r2, r2
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	40dc      	lsrs	r4, r3
 8002660:	2920      	cmp	r1, #32
 8002662:	d007      	beq.n	8002674 <__aeabi_dmul+0x4cc>
 8002664:	4b41      	ldr	r3, [pc, #260]	@ (800276c <__aeabi_dmul+0x5c4>)
 8002666:	4642      	mov	r2, r8
 8002668:	469c      	mov	ip, r3
 800266a:	4653      	mov	r3, sl
 800266c:	4460      	add	r0, ip
 800266e:	4083      	lsls	r3, r0
 8002670:	431a      	orrs	r2, r3
 8002672:	4690      	mov	r8, r2
 8002674:	4642      	mov	r2, r8
 8002676:	2107      	movs	r1, #7
 8002678:	1e53      	subs	r3, r2, #1
 800267a:	419a      	sbcs	r2, r3
 800267c:	000b      	movs	r3, r1
 800267e:	4322      	orrs	r2, r4
 8002680:	4013      	ands	r3, r2
 8002682:	2400      	movs	r4, #0
 8002684:	4211      	tst	r1, r2
 8002686:	d009      	beq.n	800269c <__aeabi_dmul+0x4f4>
 8002688:	230f      	movs	r3, #15
 800268a:	4013      	ands	r3, r2
 800268c:	2b04      	cmp	r3, #4
 800268e:	d05d      	beq.n	800274c <__aeabi_dmul+0x5a4>
 8002690:	1d11      	adds	r1, r2, #4
 8002692:	4291      	cmp	r1, r2
 8002694:	419b      	sbcs	r3, r3
 8002696:	000a      	movs	r2, r1
 8002698:	425b      	negs	r3, r3
 800269a:	075b      	lsls	r3, r3, #29
 800269c:	08d2      	lsrs	r2, r2, #3
 800269e:	431a      	orrs	r2, r3
 80026a0:	2300      	movs	r3, #0
 80026a2:	e5df      	b.n	8002264 <__aeabi_dmul+0xbc>
 80026a4:	9b03      	ldr	r3, [sp, #12]
 80026a6:	4699      	mov	r9, r3
 80026a8:	e5fa      	b.n	80022a0 <__aeabi_dmul+0xf8>
 80026aa:	9801      	ldr	r0, [sp, #4]
 80026ac:	f000 f912 	bl	80028d4 <__clzsi2>
 80026b0:	0002      	movs	r2, r0
 80026b2:	0003      	movs	r3, r0
 80026b4:	3215      	adds	r2, #21
 80026b6:	3320      	adds	r3, #32
 80026b8:	2a1c      	cmp	r2, #28
 80026ba:	dc00      	bgt.n	80026be <__aeabi_dmul+0x516>
 80026bc:	e738      	b.n	8002530 <__aeabi_dmul+0x388>
 80026be:	9a01      	ldr	r2, [sp, #4]
 80026c0:	3808      	subs	r0, #8
 80026c2:	4082      	lsls	r2, r0
 80026c4:	e73f      	b.n	8002546 <__aeabi_dmul+0x39e>
 80026c6:	f000 f905 	bl	80028d4 <__clzsi2>
 80026ca:	2315      	movs	r3, #21
 80026cc:	469c      	mov	ip, r3
 80026ce:	4484      	add	ip, r0
 80026d0:	0002      	movs	r2, r0
 80026d2:	4663      	mov	r3, ip
 80026d4:	3220      	adds	r2, #32
 80026d6:	2b1c      	cmp	r3, #28
 80026d8:	dc00      	bgt.n	80026dc <__aeabi_dmul+0x534>
 80026da:	e758      	b.n	800258e <__aeabi_dmul+0x3e6>
 80026dc:	2300      	movs	r3, #0
 80026de:	4698      	mov	r8, r3
 80026e0:	0023      	movs	r3, r4
 80026e2:	3808      	subs	r0, #8
 80026e4:	4083      	lsls	r3, r0
 80026e6:	469a      	mov	sl, r3
 80026e8:	e762      	b.n	80025b0 <__aeabi_dmul+0x408>
 80026ea:	001d      	movs	r5, r3
 80026ec:	2300      	movs	r3, #0
 80026ee:	2400      	movs	r4, #0
 80026f0:	2002      	movs	r0, #2
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	e5a2      	b.n	800223c <__aeabi_dmul+0x94>
 80026f6:	9002      	str	r0, [sp, #8]
 80026f8:	e632      	b.n	8002360 <__aeabi_dmul+0x1b8>
 80026fa:	431c      	orrs	r4, r3
 80026fc:	9b00      	ldr	r3, [sp, #0]
 80026fe:	9a01      	ldr	r2, [sp, #4]
 8002700:	4699      	mov	r9, r3
 8002702:	e5ae      	b.n	8002262 <__aeabi_dmul+0xba>
 8002704:	4b1a      	ldr	r3, [pc, #104]	@ (8002770 <__aeabi_dmul+0x5c8>)
 8002706:	4652      	mov	r2, sl
 8002708:	18c3      	adds	r3, r0, r3
 800270a:	4640      	mov	r0, r8
 800270c:	409a      	lsls	r2, r3
 800270e:	40c8      	lsrs	r0, r1
 8002710:	4302      	orrs	r2, r0
 8002712:	4640      	mov	r0, r8
 8002714:	4098      	lsls	r0, r3
 8002716:	0003      	movs	r3, r0
 8002718:	1e58      	subs	r0, r3, #1
 800271a:	4183      	sbcs	r3, r0
 800271c:	4654      	mov	r4, sl
 800271e:	431a      	orrs	r2, r3
 8002720:	40cc      	lsrs	r4, r1
 8002722:	0753      	lsls	r3, r2, #29
 8002724:	d009      	beq.n	800273a <__aeabi_dmul+0x592>
 8002726:	230f      	movs	r3, #15
 8002728:	4013      	ands	r3, r2
 800272a:	2b04      	cmp	r3, #4
 800272c:	d005      	beq.n	800273a <__aeabi_dmul+0x592>
 800272e:	1d13      	adds	r3, r2, #4
 8002730:	4293      	cmp	r3, r2
 8002732:	4192      	sbcs	r2, r2
 8002734:	4252      	negs	r2, r2
 8002736:	18a4      	adds	r4, r4, r2
 8002738:	001a      	movs	r2, r3
 800273a:	0223      	lsls	r3, r4, #8
 800273c:	d508      	bpl.n	8002750 <__aeabi_dmul+0x5a8>
 800273e:	2301      	movs	r3, #1
 8002740:	2400      	movs	r4, #0
 8002742:	2200      	movs	r2, #0
 8002744:	e58e      	b.n	8002264 <__aeabi_dmul+0xbc>
 8002746:	4689      	mov	r9, r1
 8002748:	2400      	movs	r4, #0
 800274a:	e58b      	b.n	8002264 <__aeabi_dmul+0xbc>
 800274c:	2300      	movs	r3, #0
 800274e:	e7a5      	b.n	800269c <__aeabi_dmul+0x4f4>
 8002750:	0763      	lsls	r3, r4, #29
 8002752:	0264      	lsls	r4, r4, #9
 8002754:	0b24      	lsrs	r4, r4, #12
 8002756:	e7a1      	b.n	800269c <__aeabi_dmul+0x4f4>
 8002758:	9b00      	ldr	r3, [sp, #0]
 800275a:	46a2      	mov	sl, r4
 800275c:	4699      	mov	r9, r3
 800275e:	9b01      	ldr	r3, [sp, #4]
 8002760:	4698      	mov	r8, r3
 8002762:	e737      	b.n	80025d4 <__aeabi_dmul+0x42c>
 8002764:	fffffc0d 	.word	0xfffffc0d
 8002768:	000007ff 	.word	0x000007ff
 800276c:	0000043e 	.word	0x0000043e
 8002770:	0000041e 	.word	0x0000041e

08002774 <__aeabi_i2d>:
 8002774:	b570      	push	{r4, r5, r6, lr}
 8002776:	2800      	cmp	r0, #0
 8002778:	d016      	beq.n	80027a8 <__aeabi_i2d+0x34>
 800277a:	17c3      	asrs	r3, r0, #31
 800277c:	18c5      	adds	r5, r0, r3
 800277e:	405d      	eors	r5, r3
 8002780:	0fc4      	lsrs	r4, r0, #31
 8002782:	0028      	movs	r0, r5
 8002784:	f000 f8a6 	bl	80028d4 <__clzsi2>
 8002788:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <__aeabi_i2d+0x58>)
 800278a:	1a1b      	subs	r3, r3, r0
 800278c:	055b      	lsls	r3, r3, #21
 800278e:	0d5b      	lsrs	r3, r3, #21
 8002790:	280a      	cmp	r0, #10
 8002792:	dc14      	bgt.n	80027be <__aeabi_i2d+0x4a>
 8002794:	0002      	movs	r2, r0
 8002796:	002e      	movs	r6, r5
 8002798:	3215      	adds	r2, #21
 800279a:	4096      	lsls	r6, r2
 800279c:	220b      	movs	r2, #11
 800279e:	1a12      	subs	r2, r2, r0
 80027a0:	40d5      	lsrs	r5, r2
 80027a2:	032d      	lsls	r5, r5, #12
 80027a4:	0b2d      	lsrs	r5, r5, #12
 80027a6:	e003      	b.n	80027b0 <__aeabi_i2d+0x3c>
 80027a8:	2400      	movs	r4, #0
 80027aa:	2300      	movs	r3, #0
 80027ac:	2500      	movs	r5, #0
 80027ae:	2600      	movs	r6, #0
 80027b0:	051b      	lsls	r3, r3, #20
 80027b2:	432b      	orrs	r3, r5
 80027b4:	07e4      	lsls	r4, r4, #31
 80027b6:	4323      	orrs	r3, r4
 80027b8:	0030      	movs	r0, r6
 80027ba:	0019      	movs	r1, r3
 80027bc:	bd70      	pop	{r4, r5, r6, pc}
 80027be:	380b      	subs	r0, #11
 80027c0:	4085      	lsls	r5, r0
 80027c2:	032d      	lsls	r5, r5, #12
 80027c4:	2600      	movs	r6, #0
 80027c6:	0b2d      	lsrs	r5, r5, #12
 80027c8:	e7f2      	b.n	80027b0 <__aeabi_i2d+0x3c>
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	0000041e 	.word	0x0000041e

080027d0 <__aeabi_d2f>:
 80027d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027d2:	004b      	lsls	r3, r1, #1
 80027d4:	030f      	lsls	r7, r1, #12
 80027d6:	0d5b      	lsrs	r3, r3, #21
 80027d8:	4c3a      	ldr	r4, [pc, #232]	@ (80028c4 <__aeabi_d2f+0xf4>)
 80027da:	0f45      	lsrs	r5, r0, #29
 80027dc:	b083      	sub	sp, #12
 80027de:	0a7f      	lsrs	r7, r7, #9
 80027e0:	1c5e      	adds	r6, r3, #1
 80027e2:	432f      	orrs	r7, r5
 80027e4:	9000      	str	r0, [sp, #0]
 80027e6:	9101      	str	r1, [sp, #4]
 80027e8:	0fca      	lsrs	r2, r1, #31
 80027ea:	00c5      	lsls	r5, r0, #3
 80027ec:	4226      	tst	r6, r4
 80027ee:	d00b      	beq.n	8002808 <__aeabi_d2f+0x38>
 80027f0:	4935      	ldr	r1, [pc, #212]	@ (80028c8 <__aeabi_d2f+0xf8>)
 80027f2:	185c      	adds	r4, r3, r1
 80027f4:	2cfe      	cmp	r4, #254	@ 0xfe
 80027f6:	dd13      	ble.n	8002820 <__aeabi_d2f+0x50>
 80027f8:	20ff      	movs	r0, #255	@ 0xff
 80027fa:	2300      	movs	r3, #0
 80027fc:	05c0      	lsls	r0, r0, #23
 80027fe:	4318      	orrs	r0, r3
 8002800:	07d2      	lsls	r2, r2, #31
 8002802:	4310      	orrs	r0, r2
 8002804:	b003      	add	sp, #12
 8002806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002808:	433d      	orrs	r5, r7
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <__aeabi_d2f+0x42>
 800280e:	2000      	movs	r0, #0
 8002810:	e7f4      	b.n	80027fc <__aeabi_d2f+0x2c>
 8002812:	2d00      	cmp	r5, #0
 8002814:	d0f0      	beq.n	80027f8 <__aeabi_d2f+0x28>
 8002816:	2380      	movs	r3, #128	@ 0x80
 8002818:	03db      	lsls	r3, r3, #15
 800281a:	20ff      	movs	r0, #255	@ 0xff
 800281c:	433b      	orrs	r3, r7
 800281e:	e7ed      	b.n	80027fc <__aeabi_d2f+0x2c>
 8002820:	2c00      	cmp	r4, #0
 8002822:	dd0c      	ble.n	800283e <__aeabi_d2f+0x6e>
 8002824:	9b00      	ldr	r3, [sp, #0]
 8002826:	00ff      	lsls	r7, r7, #3
 8002828:	019b      	lsls	r3, r3, #6
 800282a:	1e58      	subs	r0, r3, #1
 800282c:	4183      	sbcs	r3, r0
 800282e:	0f69      	lsrs	r1, r5, #29
 8002830:	433b      	orrs	r3, r7
 8002832:	430b      	orrs	r3, r1
 8002834:	0759      	lsls	r1, r3, #29
 8002836:	d127      	bne.n	8002888 <__aeabi_d2f+0xb8>
 8002838:	08db      	lsrs	r3, r3, #3
 800283a:	b2e0      	uxtb	r0, r4
 800283c:	e7de      	b.n	80027fc <__aeabi_d2f+0x2c>
 800283e:	0021      	movs	r1, r4
 8002840:	3117      	adds	r1, #23
 8002842:	db31      	blt.n	80028a8 <__aeabi_d2f+0xd8>
 8002844:	2180      	movs	r1, #128	@ 0x80
 8002846:	201e      	movs	r0, #30
 8002848:	0409      	lsls	r1, r1, #16
 800284a:	4339      	orrs	r1, r7
 800284c:	1b00      	subs	r0, r0, r4
 800284e:	281f      	cmp	r0, #31
 8002850:	dd2d      	ble.n	80028ae <__aeabi_d2f+0xde>
 8002852:	2602      	movs	r6, #2
 8002854:	4276      	negs	r6, r6
 8002856:	1b34      	subs	r4, r6, r4
 8002858:	000e      	movs	r6, r1
 800285a:	40e6      	lsrs	r6, r4
 800285c:	0034      	movs	r4, r6
 800285e:	2820      	cmp	r0, #32
 8002860:	d004      	beq.n	800286c <__aeabi_d2f+0x9c>
 8002862:	481a      	ldr	r0, [pc, #104]	@ (80028cc <__aeabi_d2f+0xfc>)
 8002864:	4684      	mov	ip, r0
 8002866:	4463      	add	r3, ip
 8002868:	4099      	lsls	r1, r3
 800286a:	430d      	orrs	r5, r1
 800286c:	002b      	movs	r3, r5
 800286e:	1e59      	subs	r1, r3, #1
 8002870:	418b      	sbcs	r3, r1
 8002872:	4323      	orrs	r3, r4
 8002874:	0759      	lsls	r1, r3, #29
 8002876:	d003      	beq.n	8002880 <__aeabi_d2f+0xb0>
 8002878:	210f      	movs	r1, #15
 800287a:	4019      	ands	r1, r3
 800287c:	2904      	cmp	r1, #4
 800287e:	d10b      	bne.n	8002898 <__aeabi_d2f+0xc8>
 8002880:	019b      	lsls	r3, r3, #6
 8002882:	2000      	movs	r0, #0
 8002884:	0a5b      	lsrs	r3, r3, #9
 8002886:	e7b9      	b.n	80027fc <__aeabi_d2f+0x2c>
 8002888:	210f      	movs	r1, #15
 800288a:	4019      	ands	r1, r3
 800288c:	2904      	cmp	r1, #4
 800288e:	d104      	bne.n	800289a <__aeabi_d2f+0xca>
 8002890:	019b      	lsls	r3, r3, #6
 8002892:	0a5b      	lsrs	r3, r3, #9
 8002894:	b2e0      	uxtb	r0, r4
 8002896:	e7b1      	b.n	80027fc <__aeabi_d2f+0x2c>
 8002898:	2400      	movs	r4, #0
 800289a:	3304      	adds	r3, #4
 800289c:	0159      	lsls	r1, r3, #5
 800289e:	d5f7      	bpl.n	8002890 <__aeabi_d2f+0xc0>
 80028a0:	3401      	adds	r4, #1
 80028a2:	2300      	movs	r3, #0
 80028a4:	b2e0      	uxtb	r0, r4
 80028a6:	e7a9      	b.n	80027fc <__aeabi_d2f+0x2c>
 80028a8:	2000      	movs	r0, #0
 80028aa:	2300      	movs	r3, #0
 80028ac:	e7a6      	b.n	80027fc <__aeabi_d2f+0x2c>
 80028ae:	4c08      	ldr	r4, [pc, #32]	@ (80028d0 <__aeabi_d2f+0x100>)
 80028b0:	191c      	adds	r4, r3, r4
 80028b2:	002b      	movs	r3, r5
 80028b4:	40a5      	lsls	r5, r4
 80028b6:	40c3      	lsrs	r3, r0
 80028b8:	40a1      	lsls	r1, r4
 80028ba:	1e68      	subs	r0, r5, #1
 80028bc:	4185      	sbcs	r5, r0
 80028be:	4329      	orrs	r1, r5
 80028c0:	430b      	orrs	r3, r1
 80028c2:	e7d7      	b.n	8002874 <__aeabi_d2f+0xa4>
 80028c4:	000007fe 	.word	0x000007fe
 80028c8:	fffffc80 	.word	0xfffffc80
 80028cc:	fffffca2 	.word	0xfffffca2
 80028d0:	fffffc82 	.word	0xfffffc82

080028d4 <__clzsi2>:
 80028d4:	211c      	movs	r1, #28
 80028d6:	2301      	movs	r3, #1
 80028d8:	041b      	lsls	r3, r3, #16
 80028da:	4298      	cmp	r0, r3
 80028dc:	d301      	bcc.n	80028e2 <__clzsi2+0xe>
 80028de:	0c00      	lsrs	r0, r0, #16
 80028e0:	3910      	subs	r1, #16
 80028e2:	0a1b      	lsrs	r3, r3, #8
 80028e4:	4298      	cmp	r0, r3
 80028e6:	d301      	bcc.n	80028ec <__clzsi2+0x18>
 80028e8:	0a00      	lsrs	r0, r0, #8
 80028ea:	3908      	subs	r1, #8
 80028ec:	091b      	lsrs	r3, r3, #4
 80028ee:	4298      	cmp	r0, r3
 80028f0:	d301      	bcc.n	80028f6 <__clzsi2+0x22>
 80028f2:	0900      	lsrs	r0, r0, #4
 80028f4:	3904      	subs	r1, #4
 80028f6:	a202      	add	r2, pc, #8	@ (adr r2, 8002900 <__clzsi2+0x2c>)
 80028f8:	5c10      	ldrb	r0, [r2, r0]
 80028fa:	1840      	adds	r0, r0, r1
 80028fc:	4770      	bx	lr
 80028fe:	46c0      	nop			@ (mov r8, r8)
 8002900:	02020304 	.word	0x02020304
 8002904:	01010101 	.word	0x01010101
	...

08002910 <__clzdi2>:
 8002910:	b510      	push	{r4, lr}
 8002912:	2900      	cmp	r1, #0
 8002914:	d103      	bne.n	800291e <__clzdi2+0xe>
 8002916:	f7ff ffdd 	bl	80028d4 <__clzsi2>
 800291a:	3020      	adds	r0, #32
 800291c:	e002      	b.n	8002924 <__clzdi2+0x14>
 800291e:	0008      	movs	r0, r1
 8002920:	f7ff ffd8 	bl	80028d4 <__clzsi2>
 8002924:	bd10      	pop	{r4, pc}
 8002926:	46c0      	nop			@ (mov r8, r8)

08002928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002928:	b5b0      	push	{r4, r5, r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800292e:	f000 ffb7 	bl	80038a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002932:	f000 f907 	bl	8002b44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002936:	f000 fa15 	bl	8002d64 <MX_GPIO_Init>
  MX_I2C1_Init();
 800293a:	f000 f975 	bl	8002c28 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 800293e:	f000 f9b3 	bl	8002ca8 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8002942:	f000 f9df 	bl	8002d04 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  pca9685_handle_t handle = {
 8002946:	2410      	movs	r4, #16
 8002948:	193b      	adds	r3, r7, r4
 800294a:	4a74      	ldr	r2, [pc, #464]	@ (8002b1c <main+0x1f4>)
 800294c:	ca03      	ldmia	r2!, {r0, r1}
 800294e:	c303      	stmia	r3!, {r0, r1}
      .device_address = PCA9865_I2C_DEFAULT_DEVICE_ADDRESS,
      .inverted = false
  };

  // Initialize driver (performs basic setup).
  pca9685_init(&handle);
 8002950:	193b      	adds	r3, r7, r4
 8002952:	0018      	movs	r0, r3
 8002954:	f000 fb00 	bl	8002f58 <pca9685_init>
//  Nora_startup();
  // Set PWM frequency.
  // The frequency must be between 24Hz and 1526Hz.
  pca9685_set_pwm_frequency(&handle, 50.0f);
 8002958:	4a71      	ldr	r2, [pc, #452]	@ (8002b20 <main+0x1f8>)
 800295a:	193b      	adds	r3, r7, r4
 800295c:	1c11      	adds	r1, r2, #0
 800295e:	0018      	movs	r0, r3
 8002960:	f000 fc4c 	bl	80031fc <pca9685_set_pwm_frequency>
//  }
  while (1)
  {
//	  Nora_command("AT\r\n");

	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002964:	4b6f      	ldr	r3, [pc, #444]	@ (8002b24 <main+0x1fc>)
 8002966:	2200      	movs	r2, #0
 8002968:	2102      	movs	r1, #2
 800296a:	0018      	movs	r0, r3
 800296c:	f001 fa4e 	bl	8003e0c <HAL_GPIO_WritePin>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint8_t degrees[5];
	  uint8_t str_buffer[1] = "p";
 8002970:	1d3b      	adds	r3, r7, #4
 8002972:	4a6d      	ldr	r2, [pc, #436]	@ (8002b28 <main+0x200>)
 8002974:	7812      	ldrb	r2, [r2, #0]
 8002976:	701a      	strb	r2, [r3, #0]
//	  sprintf(str_buffer,"p");
	  // ask for new
	  HAL_UART_Transmit(&huart2,str_buffer,1,50);
 8002978:	1d39      	adds	r1, r7, #4
 800297a:	486c      	ldr	r0, [pc, #432]	@ (8002b2c <main+0x204>)
 800297c:	2332      	movs	r3, #50	@ 0x32
 800297e:	2201      	movs	r2, #1
 8002980:	f002 ffa6 	bl	80058d0 <HAL_UART_Transmit>
	  if(HAL_UART_Receive(&huart2,degrees,5,50) == HAL_OK)  {
 8002984:	2408      	movs	r4, #8
 8002986:	1939      	adds	r1, r7, r4
 8002988:	4868      	ldr	r0, [pc, #416]	@ (8002b2c <main+0x204>)
 800298a:	2332      	movs	r3, #50	@ 0x32
 800298c:	2205      	movs	r2, #5
 800298e:	f003 f83f 	bl	8005a10 <HAL_UART_Receive>
 8002992:	1e03      	subs	r3, r0, #0
 8002994:	d000      	beq.n	8002998 <main+0x70>
 8002996:	e0b9      	b.n	8002b0c <main+0x1e4>

		  pca9685_set_channel_duty_cycle(&handle, 0, degrees[0]*.14/180.0+.01, false);
 8002998:	193b      	adds	r3, r7, r4
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	0018      	movs	r0, r3
 800299e:	f7ff fee9 	bl	8002774 <__aeabi_i2d>
 80029a2:	4a63      	ldr	r2, [pc, #396]	@ (8002b30 <main+0x208>)
 80029a4:	4b63      	ldr	r3, [pc, #396]	@ (8002b34 <main+0x20c>)
 80029a6:	f7ff fbff 	bl	80021a8 <__aeabi_dmul>
 80029aa:	0002      	movs	r2, r0
 80029ac:	000b      	movs	r3, r1
 80029ae:	0010      	movs	r0, r2
 80029b0:	0019      	movs	r1, r3
 80029b2:	2200      	movs	r2, #0
 80029b4:	4b60      	ldr	r3, [pc, #384]	@ (8002b38 <main+0x210>)
 80029b6:	f7ff f8df 	bl	8001b78 <__aeabi_ddiv>
 80029ba:	0002      	movs	r2, r0
 80029bc:	000b      	movs	r3, r1
 80029be:	0010      	movs	r0, r2
 80029c0:	0019      	movs	r1, r3
 80029c2:	4a5e      	ldr	r2, [pc, #376]	@ (8002b3c <main+0x214>)
 80029c4:	4b5e      	ldr	r3, [pc, #376]	@ (8002b40 <main+0x218>)
 80029c6:	f7fe fd11 	bl	80013ec <__aeabi_dadd>
 80029ca:	0002      	movs	r2, r0
 80029cc:	000b      	movs	r3, r1
 80029ce:	0010      	movs	r0, r2
 80029d0:	0019      	movs	r1, r3
 80029d2:	f7ff fefd 	bl	80027d0 <__aeabi_d2f>
 80029d6:	1c02      	adds	r2, r0, #0
 80029d8:	2510      	movs	r5, #16
 80029da:	1978      	adds	r0, r7, r5
 80029dc:	2300      	movs	r3, #0
 80029de:	2100      	movs	r1, #0
 80029e0:	f000 fcfa 	bl	80033d8 <pca9685_set_channel_duty_cycle>
		  pca9685_set_channel_duty_cycle(&handle, 1, degrees[1]*.14/180.0+.01, false);
 80029e4:	193b      	adds	r3, r7, r4
 80029e6:	785b      	ldrb	r3, [r3, #1]
 80029e8:	0018      	movs	r0, r3
 80029ea:	f7ff fec3 	bl	8002774 <__aeabi_i2d>
 80029ee:	4a50      	ldr	r2, [pc, #320]	@ (8002b30 <main+0x208>)
 80029f0:	4b50      	ldr	r3, [pc, #320]	@ (8002b34 <main+0x20c>)
 80029f2:	f7ff fbd9 	bl	80021a8 <__aeabi_dmul>
 80029f6:	0002      	movs	r2, r0
 80029f8:	000b      	movs	r3, r1
 80029fa:	0010      	movs	r0, r2
 80029fc:	0019      	movs	r1, r3
 80029fe:	2200      	movs	r2, #0
 8002a00:	4b4d      	ldr	r3, [pc, #308]	@ (8002b38 <main+0x210>)
 8002a02:	f7ff f8b9 	bl	8001b78 <__aeabi_ddiv>
 8002a06:	0002      	movs	r2, r0
 8002a08:	000b      	movs	r3, r1
 8002a0a:	0010      	movs	r0, r2
 8002a0c:	0019      	movs	r1, r3
 8002a0e:	4a4b      	ldr	r2, [pc, #300]	@ (8002b3c <main+0x214>)
 8002a10:	4b4b      	ldr	r3, [pc, #300]	@ (8002b40 <main+0x218>)
 8002a12:	f7fe fceb 	bl	80013ec <__aeabi_dadd>
 8002a16:	0002      	movs	r2, r0
 8002a18:	000b      	movs	r3, r1
 8002a1a:	0010      	movs	r0, r2
 8002a1c:	0019      	movs	r1, r3
 8002a1e:	f7ff fed7 	bl	80027d0 <__aeabi_d2f>
 8002a22:	1c02      	adds	r2, r0, #0
 8002a24:	1978      	adds	r0, r7, r5
 8002a26:	2300      	movs	r3, #0
 8002a28:	2101      	movs	r1, #1
 8002a2a:	f000 fcd5 	bl	80033d8 <pca9685_set_channel_duty_cycle>
		  pca9685_set_channel_duty_cycle(&handle, 2, degrees[2]*.14/180.0+.01, false);
 8002a2e:	193b      	adds	r3, r7, r4
 8002a30:	789b      	ldrb	r3, [r3, #2]
 8002a32:	0018      	movs	r0, r3
 8002a34:	f7ff fe9e 	bl	8002774 <__aeabi_i2d>
 8002a38:	4a3d      	ldr	r2, [pc, #244]	@ (8002b30 <main+0x208>)
 8002a3a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b34 <main+0x20c>)
 8002a3c:	f7ff fbb4 	bl	80021a8 <__aeabi_dmul>
 8002a40:	0002      	movs	r2, r0
 8002a42:	000b      	movs	r3, r1
 8002a44:	0010      	movs	r0, r2
 8002a46:	0019      	movs	r1, r3
 8002a48:	2200      	movs	r2, #0
 8002a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b38 <main+0x210>)
 8002a4c:	f7ff f894 	bl	8001b78 <__aeabi_ddiv>
 8002a50:	0002      	movs	r2, r0
 8002a52:	000b      	movs	r3, r1
 8002a54:	0010      	movs	r0, r2
 8002a56:	0019      	movs	r1, r3
 8002a58:	4a38      	ldr	r2, [pc, #224]	@ (8002b3c <main+0x214>)
 8002a5a:	4b39      	ldr	r3, [pc, #228]	@ (8002b40 <main+0x218>)
 8002a5c:	f7fe fcc6 	bl	80013ec <__aeabi_dadd>
 8002a60:	0002      	movs	r2, r0
 8002a62:	000b      	movs	r3, r1
 8002a64:	0010      	movs	r0, r2
 8002a66:	0019      	movs	r1, r3
 8002a68:	f7ff feb2 	bl	80027d0 <__aeabi_d2f>
 8002a6c:	1c02      	adds	r2, r0, #0
 8002a6e:	1978      	adds	r0, r7, r5
 8002a70:	2300      	movs	r3, #0
 8002a72:	2102      	movs	r1, #2
 8002a74:	f000 fcb0 	bl	80033d8 <pca9685_set_channel_duty_cycle>
		  pca9685_set_channel_duty_cycle(&handle, 3, degrees[3]*.14/180.0+.01, false);
 8002a78:	193b      	adds	r3, r7, r4
 8002a7a:	78db      	ldrb	r3, [r3, #3]
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f7ff fe79 	bl	8002774 <__aeabi_i2d>
 8002a82:	4a2b      	ldr	r2, [pc, #172]	@ (8002b30 <main+0x208>)
 8002a84:	4b2b      	ldr	r3, [pc, #172]	@ (8002b34 <main+0x20c>)
 8002a86:	f7ff fb8f 	bl	80021a8 <__aeabi_dmul>
 8002a8a:	0002      	movs	r2, r0
 8002a8c:	000b      	movs	r3, r1
 8002a8e:	0010      	movs	r0, r2
 8002a90:	0019      	movs	r1, r3
 8002a92:	2200      	movs	r2, #0
 8002a94:	4b28      	ldr	r3, [pc, #160]	@ (8002b38 <main+0x210>)
 8002a96:	f7ff f86f 	bl	8001b78 <__aeabi_ddiv>
 8002a9a:	0002      	movs	r2, r0
 8002a9c:	000b      	movs	r3, r1
 8002a9e:	0010      	movs	r0, r2
 8002aa0:	0019      	movs	r1, r3
 8002aa2:	4a26      	ldr	r2, [pc, #152]	@ (8002b3c <main+0x214>)
 8002aa4:	4b26      	ldr	r3, [pc, #152]	@ (8002b40 <main+0x218>)
 8002aa6:	f7fe fca1 	bl	80013ec <__aeabi_dadd>
 8002aaa:	0002      	movs	r2, r0
 8002aac:	000b      	movs	r3, r1
 8002aae:	0010      	movs	r0, r2
 8002ab0:	0019      	movs	r1, r3
 8002ab2:	f7ff fe8d 	bl	80027d0 <__aeabi_d2f>
 8002ab6:	1c02      	adds	r2, r0, #0
 8002ab8:	1978      	adds	r0, r7, r5
 8002aba:	2300      	movs	r3, #0
 8002abc:	2103      	movs	r1, #3
 8002abe:	f000 fc8b 	bl	80033d8 <pca9685_set_channel_duty_cycle>
		  pca9685_set_channel_duty_cycle(&handle, 4, degrees[4]*.14/180.0+.01, false);
 8002ac2:	193b      	adds	r3, r7, r4
 8002ac4:	791b      	ldrb	r3, [r3, #4]
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f7ff fe54 	bl	8002774 <__aeabi_i2d>
 8002acc:	4a18      	ldr	r2, [pc, #96]	@ (8002b30 <main+0x208>)
 8002ace:	4b19      	ldr	r3, [pc, #100]	@ (8002b34 <main+0x20c>)
 8002ad0:	f7ff fb6a 	bl	80021a8 <__aeabi_dmul>
 8002ad4:	0002      	movs	r2, r0
 8002ad6:	000b      	movs	r3, r1
 8002ad8:	0010      	movs	r0, r2
 8002ada:	0019      	movs	r1, r3
 8002adc:	2200      	movs	r2, #0
 8002ade:	4b16      	ldr	r3, [pc, #88]	@ (8002b38 <main+0x210>)
 8002ae0:	f7ff f84a 	bl	8001b78 <__aeabi_ddiv>
 8002ae4:	0002      	movs	r2, r0
 8002ae6:	000b      	movs	r3, r1
 8002ae8:	0010      	movs	r0, r2
 8002aea:	0019      	movs	r1, r3
 8002aec:	4a13      	ldr	r2, [pc, #76]	@ (8002b3c <main+0x214>)
 8002aee:	4b14      	ldr	r3, [pc, #80]	@ (8002b40 <main+0x218>)
 8002af0:	f7fe fc7c 	bl	80013ec <__aeabi_dadd>
 8002af4:	0002      	movs	r2, r0
 8002af6:	000b      	movs	r3, r1
 8002af8:	0010      	movs	r0, r2
 8002afa:	0019      	movs	r1, r3
 8002afc:	f7ff fe68 	bl	80027d0 <__aeabi_d2f>
 8002b00:	1c02      	adds	r2, r0, #0
 8002b02:	1978      	adds	r0, r7, r5
 8002b04:	2300      	movs	r3, #0
 8002b06:	2104      	movs	r1, #4
 8002b08:	f000 fc66 	bl	80033d8 <pca9685_set_channel_duty_cycle>
	  }
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002b0c:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <main+0x1fc>)
 8002b0e:	2201      	movs	r2, #1
 8002b10:	2102      	movs	r1, #2
 8002b12:	0018      	movs	r0, r3
 8002b14:	f001 f97a 	bl	8003e0c <HAL_GPIO_WritePin>
  {
 8002b18:	e724      	b.n	8002964 <main+0x3c>
 8002b1a:	46c0      	nop			@ (mov r8, r8)
 8002b1c:	080074e0 	.word	0x080074e0
 8002b20:	42480000 	.word	0x42480000
 8002b24:	50000400 	.word	0x50000400
 8002b28:	080074e8 	.word	0x080074e8
 8002b2c:	20000160 	.word	0x20000160
 8002b30:	1eb851ec 	.word	0x1eb851ec
 8002b34:	3fc1eb85 	.word	0x3fc1eb85
 8002b38:	40668000 	.word	0x40668000
 8002b3c:	47ae147b 	.word	0x47ae147b
 8002b40:	3f847ae1 	.word	0x3f847ae1

08002b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b44:	b590      	push	{r4, r7, lr}
 8002b46:	b099      	sub	sp, #100	@ 0x64
 8002b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b4a:	242c      	movs	r4, #44	@ 0x2c
 8002b4c:	193b      	adds	r3, r7, r4
 8002b4e:	0018      	movs	r0, r3
 8002b50:	2334      	movs	r3, #52	@ 0x34
 8002b52:	001a      	movs	r2, r3
 8002b54:	2100      	movs	r1, #0
 8002b56:	f003 fdf9 	bl	800674c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b5a:	2318      	movs	r3, #24
 8002b5c:	18fb      	adds	r3, r7, r3
 8002b5e:	0018      	movs	r0, r3
 8002b60:	2314      	movs	r3, #20
 8002b62:	001a      	movs	r2, r3
 8002b64:	2100      	movs	r1, #0
 8002b66:	f003 fdf1 	bl	800674c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b6a:	003b      	movs	r3, r7
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	2318      	movs	r3, #24
 8002b70:	001a      	movs	r2, r3
 8002b72:	2100      	movs	r1, #0
 8002b74:	f003 fdea 	bl	800674c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b78:	4b29      	ldr	r3, [pc, #164]	@ (8002c20 <SystemClock_Config+0xdc>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a29      	ldr	r2, [pc, #164]	@ (8002c24 <SystemClock_Config+0xe0>)
 8002b7e:	401a      	ands	r2, r3
 8002b80:	4b27      	ldr	r3, [pc, #156]	@ (8002c20 <SystemClock_Config+0xdc>)
 8002b82:	2180      	movs	r1, #128	@ 0x80
 8002b84:	0109      	lsls	r1, r1, #4
 8002b86:	430a      	orrs	r2, r1
 8002b88:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002b8a:	0021      	movs	r1, r4
 8002b8c:	187b      	adds	r3, r7, r1
 8002b8e:	2210      	movs	r2, #16
 8002b90:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002b92:	187b      	adds	r3, r7, r1
 8002b94:	2201      	movs	r2, #1
 8002b96:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002b98:	187b      	adds	r3, r7, r1
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8002b9e:	187b      	adds	r3, r7, r1
 8002ba0:	22a0      	movs	r2, #160	@ 0xa0
 8002ba2:	0212      	lsls	r2, r2, #8
 8002ba4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002ba6:	187b      	adds	r3, r7, r1
 8002ba8:	2200      	movs	r2, #0
 8002baa:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bac:	187b      	adds	r3, r7, r1
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f001 ff8e 	bl	8004ad0 <HAL_RCC_OscConfig>
 8002bb4:	1e03      	subs	r3, r0, #0
 8002bb6:	d001      	beq.n	8002bbc <SystemClock_Config+0x78>
  {
    Error_Handler();
 8002bb8:	f000 f944 	bl	8002e44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bbc:	2118      	movs	r1, #24
 8002bbe:	187b      	adds	r3, r7, r1
 8002bc0:	220f      	movs	r2, #15
 8002bc2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002bc4:	187b      	adds	r3, r7, r1
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bca:	187b      	adds	r3, r7, r1
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002bd0:	187b      	adds	r3, r7, r1
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bd6:	187b      	adds	r3, r7, r1
 8002bd8:	2200      	movs	r2, #0
 8002bda:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002bdc:	187b      	adds	r3, r7, r1
 8002bde:	2100      	movs	r1, #0
 8002be0:	0018      	movs	r0, r3
 8002be2:	f002 faf1 	bl	80051c8 <HAL_RCC_ClockConfig>
 8002be6:	1e03      	subs	r3, r0, #0
 8002be8:	d001      	beq.n	8002bee <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002bea:	f000 f92b 	bl	8002e44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1
 8002bee:	003b      	movs	r3, r7
 8002bf0:	220e      	movs	r2, #14
 8002bf2:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002bf4:	003b      	movs	r3, r7
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002bfa:	003b      	movs	r3, r7
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002c00:	003b      	movs	r3, r7
 8002c02:	2200      	movs	r2, #0
 8002c04:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c06:	003b      	movs	r3, r7
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f002 fce1 	bl	80055d0 <HAL_RCCEx_PeriphCLKConfig>
 8002c0e:	1e03      	subs	r3, r0, #0
 8002c10:	d001      	beq.n	8002c16 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8002c12:	f000 f917 	bl	8002e44 <Error_Handler>
  }
}
 8002c16:	46c0      	nop			@ (mov r8, r8)
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b019      	add	sp, #100	@ 0x64
 8002c1c:	bd90      	pop	{r4, r7, pc}
 8002c1e:	46c0      	nop			@ (mov r8, r8)
 8002c20:	40007000 	.word	0x40007000
 8002c24:	ffffe7ff 	.word	0xffffe7ff

08002c28 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002ca4 <MX_I2C1_Init+0x7c>)
 8002c30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 8002c32:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c34:	22c1      	movs	r2, #193	@ 0xc1
 8002c36:	00d2      	lsls	r2, r2, #3
 8002c38:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c3a:	4b19      	ldr	r3, [pc, #100]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c40:	4b17      	ldr	r3, [pc, #92]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c42:	2201      	movs	r2, #1
 8002c44:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c46:	4b16      	ldr	r3, [pc, #88]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c4c:	4b14      	ldr	r3, [pc, #80]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c52:	4b13      	ldr	r3, [pc, #76]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c58:	4b11      	ldr	r3, [pc, #68]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c5e:	4b10      	ldr	r3, [pc, #64]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c64:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c66:	0018      	movs	r0, r3
 8002c68:	f001 f8ee 	bl	8003e48 <HAL_I2C_Init>
 8002c6c:	1e03      	subs	r3, r0, #0
 8002c6e:	d001      	beq.n	8002c74 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002c70:	f000 f8e8 	bl	8002e44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c76:	2100      	movs	r1, #0
 8002c78:	0018      	movs	r0, r3
 8002c7a:	f001 fe91 	bl	80049a0 <HAL_I2CEx_ConfigAnalogFilter>
 8002c7e:	1e03      	subs	r3, r0, #0
 8002c80:	d001      	beq.n	8002c86 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002c82:	f000 f8df 	bl	8002e44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c86:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <MX_I2C1_Init+0x78>)
 8002c88:	2100      	movs	r1, #0
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	f001 fed4 	bl	8004a38 <HAL_I2CEx_ConfigDigitalFilter>
 8002c90:	1e03      	subs	r3, r0, #0
 8002c92:	d001      	beq.n	8002c98 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002c94:	f000 f8d6 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c98:	46c0      	nop			@ (mov r8, r8)
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	20000084 	.word	0x20000084
 8002ca4:	40005400 	.word	0x40005400

08002ca8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002cac:	4b13      	ldr	r3, [pc, #76]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002cae:	4a14      	ldr	r2, [pc, #80]	@ (8002d00 <MX_LPUART1_UART_Init+0x58>)
 8002cb0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002cb2:	4b12      	ldr	r3, [pc, #72]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002cb4:	22e1      	movs	r2, #225	@ 0xe1
 8002cb6:	0252      	lsls	r2, r2, #9
 8002cb8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002cba:	4b10      	ldr	r3, [pc, #64]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002cce:	220c      	movs	r2, #12
 8002cd0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cd8:	4b08      	ldr	r3, [pc, #32]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cde:	4b07      	ldr	r3, [pc, #28]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002ce4:	4b05      	ldr	r3, [pc, #20]	@ (8002cfc <MX_LPUART1_UART_Init+0x54>)
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f002 fd9e 	bl	8005828 <HAL_UART_Init>
 8002cec:	1e03      	subs	r3, r0, #0
 8002cee:	d001      	beq.n	8002cf4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8002cf0:	f000 f8a8 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002cf4:	46c0      	nop			@ (mov r8, r8)
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	46c0      	nop			@ (mov r8, r8)
 8002cfc:	200000d8 	.word	0x200000d8
 8002d00:	40004800 	.word	0x40004800

08002d04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d08:	4b14      	ldr	r3, [pc, #80]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d0a:	4a15      	ldr	r2, [pc, #84]	@ (8002d60 <MX_USART2_UART_Init+0x5c>)
 8002d0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d0e:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d10:	22e1      	movs	r2, #225	@ 0xe1
 8002d12:	0252      	lsls	r2, r2, #9
 8002d14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d16:	4b11      	ldr	r3, [pc, #68]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d22:	4b0e      	ldr	r3, [pc, #56]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d28:	4b0c      	ldr	r3, [pc, #48]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d2a:	220c      	movs	r2, #12
 8002d2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d34:	4b09      	ldr	r3, [pc, #36]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d3a:	4b08      	ldr	r3, [pc, #32]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d40:	4b06      	ldr	r3, [pc, #24]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d46:	4b05      	ldr	r3, [pc, #20]	@ (8002d5c <MX_USART2_UART_Init+0x58>)
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f002 fd6d 	bl	8005828 <HAL_UART_Init>
 8002d4e:	1e03      	subs	r3, r0, #0
 8002d50:	d001      	beq.n	8002d56 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002d52:	f000 f877 	bl	8002e44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d56:	46c0      	nop			@ (mov r8, r8)
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	20000160 	.word	0x20000160
 8002d60:	40004400 	.word	0x40004400

08002d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d64:	b590      	push	{r4, r7, lr}
 8002d66:	b089      	sub	sp, #36	@ 0x24
 8002d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d6a:	240c      	movs	r4, #12
 8002d6c:	193b      	adds	r3, r7, r4
 8002d6e:	0018      	movs	r0, r3
 8002d70:	2314      	movs	r3, #20
 8002d72:	001a      	movs	r2, r3
 8002d74:	2100      	movs	r1, #0
 8002d76:	f003 fce9 	bl	800674c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7a:	4b30      	ldr	r3, [pc, #192]	@ (8002e3c <MX_GPIO_Init+0xd8>)
 8002d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d7e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e3c <MX_GPIO_Init+0xd8>)
 8002d80:	2101      	movs	r1, #1
 8002d82:	430a      	orrs	r2, r1
 8002d84:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d86:	4b2d      	ldr	r3, [pc, #180]	@ (8002e3c <MX_GPIO_Init+0xd8>)
 8002d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	60bb      	str	r3, [r7, #8]
 8002d90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d92:	4b2a      	ldr	r3, [pc, #168]	@ (8002e3c <MX_GPIO_Init+0xd8>)
 8002d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d96:	4b29      	ldr	r3, [pc, #164]	@ (8002e3c <MX_GPIO_Init+0xd8>)
 8002d98:	2102      	movs	r1, #2
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d9e:	4b27      	ldr	r3, [pc, #156]	@ (8002e3c <MX_GPIO_Init+0xd8>)
 8002da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da2:	2202      	movs	r2, #2
 8002da4:	4013      	ands	r3, r2
 8002da6:	607b      	str	r3, [r7, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_RESET);
 8002daa:	23a0      	movs	r3, #160	@ 0xa0
 8002dac:	05db      	lsls	r3, r3, #23
 8002dae:	2200      	movs	r2, #0
 8002db0:	2180      	movs	r1, #128	@ 0x80
 8002db2:	0018      	movs	r0, r3
 8002db4:	f001 f82a 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|GPIO_J9_Pin|Switch1_Pin|Switch2_Pin, GPIO_PIN_RESET);
 8002db8:	4b21      	ldr	r3, [pc, #132]	@ (8002e40 <MX_GPIO_Init+0xdc>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	213a      	movs	r1, #58	@ 0x3a
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	f001 f824 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NReset_Pin */
  GPIO_InitStruct.Pin = NReset_Pin;
 8002dc4:	193b      	adds	r3, r7, r4
 8002dc6:	2280      	movs	r2, #128	@ 0x80
 8002dc8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dca:	193b      	adds	r3, r7, r4
 8002dcc:	2201      	movs	r2, #1
 8002dce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd0:	193b      	adds	r3, r7, r4
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd6:	193b      	adds	r3, r7, r4
 8002dd8:	2200      	movs	r2, #0
 8002dda:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NReset_GPIO_Port, &GPIO_InitStruct);
 8002ddc:	193a      	adds	r2, r7, r4
 8002dde:	23a0      	movs	r3, #160	@ 0xa0
 8002de0:	05db      	lsls	r3, r3, #23
 8002de2:	0011      	movs	r1, r2
 8002de4:	0018      	movs	r0, r3
 8002de6:	f000 fea3 	bl	8003b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin GPIO_J9_Pin */
  GPIO_InitStruct.Pin = LED_Pin|GPIO_J9_Pin;
 8002dea:	193b      	adds	r3, r7, r4
 8002dec:	220a      	movs	r2, #10
 8002dee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002df0:	193b      	adds	r3, r7, r4
 8002df2:	2201      	movs	r2, #1
 8002df4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df6:	193b      	adds	r3, r7, r4
 8002df8:	2200      	movs	r2, #0
 8002dfa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dfc:	193b      	adds	r3, r7, r4
 8002dfe:	2200      	movs	r2, #0
 8002e00:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e02:	193b      	adds	r3, r7, r4
 8002e04:	4a0e      	ldr	r2, [pc, #56]	@ (8002e40 <MX_GPIO_Init+0xdc>)
 8002e06:	0019      	movs	r1, r3
 8002e08:	0010      	movs	r0, r2
 8002e0a:	f000 fe91 	bl	8003b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : Switch1_Pin Switch2_Pin */
  GPIO_InitStruct.Pin = Switch1_Pin|Switch2_Pin;
 8002e0e:	0021      	movs	r1, r4
 8002e10:	187b      	adds	r3, r7, r1
 8002e12:	2230      	movs	r2, #48	@ 0x30
 8002e14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002e16:	187b      	adds	r3, r7, r1
 8002e18:	2211      	movs	r2, #17
 8002e1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1c:	187b      	adds	r3, r7, r1
 8002e1e:	2200      	movs	r2, #0
 8002e20:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e22:	187b      	adds	r3, r7, r1
 8002e24:	2203      	movs	r2, #3
 8002e26:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	4a05      	ldr	r2, [pc, #20]	@ (8002e40 <MX_GPIO_Init+0xdc>)
 8002e2c:	0019      	movs	r1, r3
 8002e2e:	0010      	movs	r0, r2
 8002e30:	f000 fe7e 	bl	8003b30 <HAL_GPIO_Init>
//  HAL_GPIO_WritePin(NReset_GPIO_Port, NReset_Pin, GPIO_PIN_SET);
//  HAL_GPIO_WritePin(GPIOB, LED_Pin, GPIO_PIN_RESET);


  /* USER CODE END MX_GPIO_Init_2 */
}
 8002e34:	46c0      	nop			@ (mov r8, r8)
 8002e36:	46bd      	mov	sp, r7
 8002e38:	b009      	add	sp, #36	@ 0x24
 8002e3a:	bd90      	pop	{r4, r7, pc}
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	50000400 	.word	0x50000400

08002e44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e48:	b672      	cpsid	i
}
 8002e4a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e4c:	46c0      	nop			@ (mov r8, r8)
 8002e4e:	e7fd      	b.n	8002e4c <Error_Handler+0x8>

08002e50 <pca9685_write_u8>:
		3248, 3284, 3320, 3356, 3393, 3430, 3467, 3504, 3542, 3579, 3617, 3656, 3694, 3733, 3773, 3812, 3852, 3892,
		3932, 3973, 4013, 4055, 4095
};

static bool pca9685_write_u8(pca9685_handle_t *handle, uint8_t address, uint8_t value)
{
 8002e50:	b590      	push	{r4, r7, lr}
 8002e52:	b087      	sub	sp, #28
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	0008      	movs	r0, r1
 8002e5a:	0011      	movs	r1, r2
 8002e5c:	1cfb      	adds	r3, r7, #3
 8002e5e:	1c02      	adds	r2, r0, #0
 8002e60:	701a      	strb	r2, [r3, #0]
 8002e62:	1cbb      	adds	r3, r7, #2
 8002e64:	1c0a      	adds	r2, r1, #0
 8002e66:	701a      	strb	r2, [r3, #0]
	uint8_t data[] = {address, value};
 8002e68:	240c      	movs	r4, #12
 8002e6a:	193b      	adds	r3, r7, r4
 8002e6c:	1cfa      	adds	r2, r7, #3
 8002e6e:	7812      	ldrb	r2, [r2, #0]
 8002e70:	701a      	strb	r2, [r3, #0]
 8002e72:	193b      	adds	r3, r7, r4
 8002e74:	1cba      	adds	r2, r7, #2
 8002e76:	7812      	ldrb	r2, [r2, #0]
 8002e78:	705a      	strb	r2, [r3, #1]
	return HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, data, 2, PCA9685_I2C_TIMEOUT) == HAL_OK;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6818      	ldr	r0, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	8899      	ldrh	r1, [r3, #4]
 8002e82:	193a      	adds	r2, r7, r4
 8002e84:	2301      	movs	r3, #1
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	2302      	movs	r3, #2
 8002e8a:	f001 f883 	bl	8003f94 <HAL_I2C_Master_Transmit>
 8002e8e:	0003      	movs	r3, r0
 8002e90:	425a      	negs	r2, r3
 8002e92:	4153      	adcs	r3, r2
 8002e94:	b2db      	uxtb	r3, r3
}
 8002e96:	0018      	movs	r0, r3
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	b005      	add	sp, #20
 8002e9c:	bd90      	pop	{r4, r7, pc}

08002e9e <pca9685_write_data>:

static bool pca9685_write_data(pca9685_handle_t *handle, uint8_t address, uint8_t *data, size_t length)
{
 8002e9e:	b590      	push	{r4, r7, lr}
 8002ea0:	b089      	sub	sp, #36	@ 0x24
 8002ea2:	af02      	add	r7, sp, #8
 8002ea4:	60f8      	str	r0, [r7, #12]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	603b      	str	r3, [r7, #0]
 8002eaa:	230b      	movs	r3, #11
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	1c0a      	adds	r2, r1, #0
 8002eb0:	701a      	strb	r2, [r3, #0]
    if (length == 0 || length > 4) {
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d002      	beq.n	8002ebe <pca9685_write_data+0x20>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	d901      	bls.n	8002ec2 <pca9685_write_data+0x24>
        return false;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	e01d      	b.n	8002efe <pca9685_write_data+0x60>
    }

    uint8_t transfer[5];
    transfer[0] = address;
 8002ec2:	2410      	movs	r4, #16
 8002ec4:	193b      	adds	r3, r7, r4
 8002ec6:	220b      	movs	r2, #11
 8002ec8:	18ba      	adds	r2, r7, r2
 8002eca:	7812      	ldrb	r2, [r2, #0]
 8002ecc:	701a      	strb	r2, [r3, #0]

    memcpy(&transfer[1], data, length);
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	193b      	adds	r3, r7, r4
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f003 fcbb 	bl	8006852 <memcpy>

    return HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, transfer, length + 1, PCA9685_I2C_TIMEOUT) == HAL_OK;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8899      	ldrh	r1, [r3, #4]
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	3301      	adds	r3, #1
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	193a      	adds	r2, r7, r4
 8002eee:	2401      	movs	r4, #1
 8002ef0:	9400      	str	r4, [sp, #0]
 8002ef2:	f001 f84f 	bl	8003f94 <HAL_I2C_Master_Transmit>
 8002ef6:	0003      	movs	r3, r0
 8002ef8:	425a      	negs	r2, r3
 8002efa:	4153      	adcs	r3, r2
 8002efc:	b2db      	uxtb	r3, r3
}
 8002efe:	0018      	movs	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	b007      	add	sp, #28
 8002f04:	bd90      	pop	{r4, r7, pc}

08002f06 <pca9685_read_u8>:

static bool pca9685_read_u8(pca9685_handle_t *handle, uint8_t address, uint8_t *dest)
{
 8002f06:	b590      	push	{r4, r7, lr}
 8002f08:	b087      	sub	sp, #28
 8002f0a:	af02      	add	r7, sp, #8
 8002f0c:	60f8      	str	r0, [r7, #12]
 8002f0e:	607a      	str	r2, [r7, #4]
 8002f10:	240b      	movs	r4, #11
 8002f12:	193b      	adds	r3, r7, r4
 8002f14:	1c0a      	adds	r2, r1, #0
 8002f16:	701a      	strb	r2, [r3, #0]
	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address, &address, 1, PCA9685_I2C_TIMEOUT) != HAL_OK) {
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6818      	ldr	r0, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8899      	ldrh	r1, [r3, #4]
 8002f20:	193a      	adds	r2, r7, r4
 8002f22:	2301      	movs	r3, #1
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2301      	movs	r3, #1
 8002f28:	f001 f834 	bl	8003f94 <HAL_I2C_Master_Transmit>
 8002f2c:	1e03      	subs	r3, r0, #0
 8002f2e:	d001      	beq.n	8002f34 <pca9685_read_u8+0x2e>
		return false;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e00d      	b.n	8002f50 <pca9685_read_u8+0x4a>
	}

	return HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address, dest, 1, PCA9685_I2C_TIMEOUT) == HAL_OK;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6818      	ldr	r0, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8899      	ldrh	r1, [r3, #4]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	2301      	movs	r3, #1
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	2301      	movs	r3, #1
 8002f44:	f001 f950 	bl	80041e8 <HAL_I2C_Master_Receive>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	425a      	negs	r2, r3
 8002f4c:	4153      	adcs	r3, r2
 8002f4e:	b2db      	uxtb	r3, r3
}
 8002f50:	0018      	movs	r0, r3
 8002f52:	46bd      	mov	sp, r7
 8002f54:	b005      	add	sp, #20
 8002f56:	bd90      	pop	{r4, r7, pc}

08002f58 <pca9685_init>:

bool pca9685_init(pca9685_handle_t *handle)
{
 8002f58:	b590      	push	{r4, r7, lr}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
	assert(handle->i2c_handle != NULL);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d105      	bne.n	8002f74 <pca9685_init+0x1c>
 8002f68:	4b3a      	ldr	r3, [pc, #232]	@ (8003054 <pca9685_init+0xfc>)
 8002f6a:	4a3b      	ldr	r2, [pc, #236]	@ (8003058 <pca9685_init+0x100>)
 8002f6c:	483b      	ldr	r0, [pc, #236]	@ (800305c <pca9685_init+0x104>)
 8002f6e:	2155      	movs	r1, #85	@ 0x55
 8002f70:	f003 faae 	bl	80064d0 <__assert_func>

	bool success = true;
 8002f74:	230e      	movs	r3, #14
 8002f76:	18fb      	adds	r3, r7, r3
 8002f78:	2201      	movs	r2, #1
 8002f7a:	701a      	strb	r2, [r3, #0]

	// Set mode registers to default values (Auto-Increment, Sleep, Open-Drain).
	//uint8_t mode1_reg_default_value = 0b00110000u;
	uint8_t mode1_reg_default_value = 0b00100000u;
 8002f7c:	230d      	movs	r3, #13
 8002f7e:	18fb      	adds	r3, r7, r3
 8002f80:	2220      	movs	r2, #32
 8002f82:	701a      	strb	r2, [r3, #0]
	uint8_t mode2_reg_default_value = 0b00000100u;
 8002f84:	210f      	movs	r1, #15
 8002f86:	187b      	adds	r3, r7, r1
 8002f88:	2204      	movs	r2, #4
 8002f8a:	701a      	strb	r2, [r3, #0]

	if (handle->inverted) {
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	799b      	ldrb	r3, [r3, #6]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d005      	beq.n	8002fa0 <pca9685_init+0x48>
		mode2_reg_default_value |= 0b00010000u;
 8002f94:	187b      	adds	r3, r7, r1
 8002f96:	187a      	adds	r2, r7, r1
 8002f98:	7812      	ldrb	r2, [r2, #0]
 8002f9a:	2110      	movs	r1, #16
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	701a      	strb	r2, [r3, #0]
	}

	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg_default_value);
 8002fa0:	230d      	movs	r3, #13
 8002fa2:	18fb      	adds	r3, r7, r3
 8002fa4:	781a      	ldrb	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2100      	movs	r1, #0
 8002faa:	0018      	movs	r0, r3
 8002fac:	f7ff ff50 	bl	8002e50 <pca9685_write_u8>
 8002fb0:	0003      	movs	r3, r0
 8002fb2:	001a      	movs	r2, r3
 8002fb4:	240e      	movs	r4, #14
 8002fb6:	193b      	adds	r3, r7, r4
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	401a      	ands	r2, r3
 8002fbc:	193b      	adds	r3, r7, r4
 8002fbe:	1e51      	subs	r1, r2, #1
 8002fc0:	418a      	sbcs	r2, r1
 8002fc2:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE2, mode2_reg_default_value);
 8002fc4:	230f      	movs	r3, #15
 8002fc6:	18fb      	adds	r3, r7, r3
 8002fc8:	781a      	ldrb	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2101      	movs	r1, #1
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f7ff ff3e 	bl	8002e50 <pca9685_write_u8>
 8002fd4:	0003      	movs	r3, r0
 8002fd6:	001a      	movs	r2, r3
 8002fd8:	193b      	adds	r3, r7, r4
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	401a      	ands	r2, r3
 8002fde:	193b      	adds	r3, r7, r4
 8002fe0:	1e51      	subs	r1, r2, #1
 8002fe2:	418a      	sbcs	r2, r1
 8002fe4:	701a      	strb	r2, [r3, #0]

    // Turn all channels off to begin with.
    uint8_t data[4] = { 0x00, 0x00, 0x00, 0x10 };
 8002fe6:	2108      	movs	r1, #8
 8002fe8:	187b      	adds	r3, r7, r1
 8002fea:	2280      	movs	r2, #128	@ 0x80
 8002fec:	0552      	lsls	r2, r2, #21
 8002fee:	601a      	str	r2, [r3, #0]
    success &= pca9685_write_data(handle, PCA9685_REGISTER_ALL_LED_ON_L, data, 4);
 8002ff0:	187a      	adds	r2, r7, r1
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	2304      	movs	r3, #4
 8002ff6:	21fa      	movs	r1, #250	@ 0xfa
 8002ff8:	f7ff ff51 	bl	8002e9e <pca9685_write_data>
 8002ffc:	0003      	movs	r3, r0
 8002ffe:	001a      	movs	r2, r3
 8003000:	193b      	adds	r3, r7, r4
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	401a      	ands	r2, r3
 8003006:	193b      	adds	r3, r7, r4
 8003008:	1e51      	subs	r1, r2, #1
 800300a:	418a      	sbcs	r2, r1
 800300c:	701a      	strb	r2, [r3, #0]

	success &= pca9685_set_pwm_frequency(handle, 1000);
 800300e:	4a14      	ldr	r2, [pc, #80]	@ (8003060 <pca9685_init+0x108>)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	1c11      	adds	r1, r2, #0
 8003014:	0018      	movs	r0, r3
 8003016:	f000 f8f1 	bl	80031fc <pca9685_set_pwm_frequency>
 800301a:	0003      	movs	r3, r0
 800301c:	001a      	movs	r2, r3
 800301e:	193b      	adds	r3, r7, r4
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	401a      	ands	r2, r3
 8003024:	193b      	adds	r3, r7, r4
 8003026:	1e51      	subs	r1, r2, #1
 8003028:	418a      	sbcs	r2, r1
 800302a:	701a      	strb	r2, [r3, #0]
	success &= pca9685_wakeup(handle);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	0018      	movs	r0, r3
 8003030:	f000 f87e 	bl	8003130 <pca9685_wakeup>
 8003034:	0003      	movs	r3, r0
 8003036:	001a      	movs	r2, r3
 8003038:	193b      	adds	r3, r7, r4
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	401a      	ands	r2, r3
 800303e:	193b      	adds	r3, r7, r4
 8003040:	1e51      	subs	r1, r2, #1
 8003042:	418a      	sbcs	r2, r1
 8003044:	701a      	strb	r2, [r3, #0]

	return success;
 8003046:	193b      	adds	r3, r7, r4
 8003048:	781b      	ldrb	r3, [r3, #0]
}
 800304a:	0018      	movs	r0, r3
 800304c:	46bd      	mov	sp, r7
 800304e:	b005      	add	sp, #20
 8003050:	bd90      	pop	{r4, r7, pc}
 8003052:	46c0      	nop			@ (mov r8, r8)
 8003054:	080074ec 	.word	0x080074ec
 8003058:	0800785c 	.word	0x0800785c
 800305c:	08007508 	.word	0x08007508
 8003060:	447a0000 	.word	0x447a0000

08003064 <pca9685_is_sleeping>:

bool pca9685_is_sleeping(pca9685_handle_t *handle, bool *sleeping)
{
 8003064:	b5b0      	push	{r4, r5, r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
	bool success = true;
 800306e:	240f      	movs	r4, #15
 8003070:	193b      	adds	r3, r7, r4
 8003072:	2201      	movs	r2, #1
 8003074:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 8003076:	250e      	movs	r5, #14
 8003078:	197a      	adds	r2, r7, r5
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2100      	movs	r1, #0
 800307e:	0018      	movs	r0, r3
 8003080:	f7ff ff41 	bl	8002f06 <pca9685_read_u8>
 8003084:	0003      	movs	r3, r0
 8003086:	001a      	movs	r2, r3
 8003088:	0020      	movs	r0, r4
 800308a:	183b      	adds	r3, r7, r0
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	401a      	ands	r2, r3
 8003090:	183b      	adds	r3, r7, r0
 8003092:	1e51      	subs	r1, r2, #1
 8003094:	418a      	sbcs	r2, r1
 8003096:	701a      	strb	r2, [r3, #0]

	// Check if the sleeping bit is set.
	*sleeping = PCA9685_READ_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 8003098:	197b      	adds	r3, r7, r5
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	001a      	movs	r2, r3
 800309e:	2310      	movs	r3, #16
 80030a0:	4013      	ands	r3, r2
 80030a2:	1e5a      	subs	r2, r3, #1
 80030a4:	4193      	sbcs	r3, r2
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	701a      	strb	r2, [r3, #0]

	return success;
 80030ac:	183b      	adds	r3, r7, r0
 80030ae:	781b      	ldrb	r3, [r3, #0]
}
 80030b0:	0018      	movs	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	b004      	add	sp, #16
 80030b6:	bdb0      	pop	{r4, r5, r7, pc}

080030b8 <pca9685_sleep>:

bool pca9685_sleep(pca9685_handle_t *handle)
{
 80030b8:	b5b0      	push	{r4, r5, r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
	bool success = true;
 80030c0:	240f      	movs	r4, #15
 80030c2:	193b      	adds	r3, r7, r4
 80030c4:	2201      	movs	r2, #1
 80030c6:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 80030c8:	250e      	movs	r5, #14
 80030ca:	197a      	adds	r2, r7, r5
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2100      	movs	r1, #0
 80030d0:	0018      	movs	r0, r3
 80030d2:	f7ff ff18 	bl	8002f06 <pca9685_read_u8>
 80030d6:	0003      	movs	r3, r0
 80030d8:	001a      	movs	r2, r3
 80030da:	193b      	adds	r3, r7, r4
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	401a      	ands	r2, r3
 80030e0:	193b      	adds	r3, r7, r4
 80030e2:	1e51      	subs	r1, r2, #1
 80030e4:	418a      	sbcs	r2, r1
 80030e6:	701a      	strb	r2, [r3, #0]

	// Don't write the restart bit back and set the sleep bit.
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 80030e8:	197b      	adds	r3, r7, r5
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	227f      	movs	r2, #127	@ 0x7f
 80030ee:	4013      	ands	r3, r2
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	197b      	adds	r3, r7, r5
 80030f4:	701a      	strb	r2, [r3, #0]
	PCA9685_SET_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 80030f6:	197b      	adds	r3, r7, r5
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2210      	movs	r2, #16
 80030fc:	4313      	orrs	r3, r2
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	197b      	adds	r3, r7, r5
 8003102:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 8003104:	197b      	adds	r3, r7, r5
 8003106:	781a      	ldrb	r2, [r3, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2100      	movs	r1, #0
 800310c:	0018      	movs	r0, r3
 800310e:	f7ff fe9f 	bl	8002e50 <pca9685_write_u8>
 8003112:	0003      	movs	r3, r0
 8003114:	001a      	movs	r2, r3
 8003116:	193b      	adds	r3, r7, r4
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	401a      	ands	r2, r3
 800311c:	193b      	adds	r3, r7, r4
 800311e:	1e51      	subs	r1, r2, #1
 8003120:	418a      	sbcs	r2, r1
 8003122:	701a      	strb	r2, [r3, #0]

	return success;
 8003124:	193b      	adds	r3, r7, r4
 8003126:	781b      	ldrb	r3, [r3, #0]
}
 8003128:	0018      	movs	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	b004      	add	sp, #16
 800312e:	bdb0      	pop	{r4, r5, r7, pc}

08003130 <pca9685_wakeup>:

bool pca9685_wakeup(pca9685_handle_t *handle)
{
 8003130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003132:	b085      	sub	sp, #20
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	bool success = true;
 8003138:	250f      	movs	r5, #15
 800313a:	197b      	adds	r3, r7, r5
 800313c:	2201      	movs	r2, #1
 800313e:	701a      	strb	r2, [r3, #0]

	// Read the current state of the mode 1 register.
	uint8_t mode1_reg;
	success &= pca9685_read_u8(handle, PCA9685_REGISTER_MODE1, &mode1_reg);
 8003140:	240d      	movs	r4, #13
 8003142:	193a      	adds	r2, r7, r4
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2100      	movs	r1, #0
 8003148:	0018      	movs	r0, r3
 800314a:	f7ff fedc 	bl	8002f06 <pca9685_read_u8>
 800314e:	0003      	movs	r3, r0
 8003150:	001a      	movs	r2, r3
 8003152:	197b      	adds	r3, r7, r5
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	401a      	ands	r2, r3
 8003158:	197b      	adds	r3, r7, r5
 800315a:	1e51      	subs	r1, r2, #1
 800315c:	418a      	sbcs	r2, r1
 800315e:	701a      	strb	r2, [r3, #0]

	bool restart_required = PCA9685_READ_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 8003160:	193b      	adds	r3, r7, r4
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	001a      	movs	r2, r3
 8003166:	2380      	movs	r3, #128	@ 0x80
 8003168:	401a      	ands	r2, r3
 800316a:	260e      	movs	r6, #14
 800316c:	19bb      	adds	r3, r7, r6
 800316e:	1e51      	subs	r1, r2, #1
 8003170:	418a      	sbcs	r2, r1
 8003172:	701a      	strb	r2, [r3, #0]

	// Clear the restart bit for now and clear the sleep bit.
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 8003174:	193b      	adds	r3, r7, r4
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	227f      	movs	r2, #127	@ 0x7f
 800317a:	4013      	ands	r3, r2
 800317c:	b2da      	uxtb	r2, r3
 800317e:	193b      	adds	r3, r7, r4
 8003180:	701a      	strb	r2, [r3, #0]
	PCA9685_CLEAR_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_SLEEP);
 8003182:	193b      	adds	r3, r7, r4
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	2210      	movs	r2, #16
 8003188:	4393      	bics	r3, r2
 800318a:	b2da      	uxtb	r2, r3
 800318c:	193b      	adds	r3, r7, r4
 800318e:	701a      	strb	r2, [r3, #0]
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 8003190:	193b      	adds	r3, r7, r4
 8003192:	781a      	ldrb	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2100      	movs	r1, #0
 8003198:	0018      	movs	r0, r3
 800319a:	f7ff fe59 	bl	8002e50 <pca9685_write_u8>
 800319e:	0003      	movs	r3, r0
 80031a0:	001a      	movs	r2, r3
 80031a2:	197b      	adds	r3, r7, r5
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	401a      	ands	r2, r3
 80031a8:	197b      	adds	r3, r7, r5
 80031aa:	1e51      	subs	r1, r2, #1
 80031ac:	418a      	sbcs	r2, r1
 80031ae:	701a      	strb	r2, [r3, #0]

	if (restart_required) {
 80031b0:	19bb      	adds	r3, r7, r6
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d01a      	beq.n	80031ee <pca9685_wakeup+0xbe>

		// Oscillator requires at least 500us to stabilise, so wait 1ms.
		HAL_Delay(1);
 80031b8:	2001      	movs	r0, #1
 80031ba:	f000 fbe1 	bl	8003980 <HAL_Delay>

		PCA9685_SET_BIT_MASK(mode1_reg, PCA9685_REGISTER_MODE1_RESTART);
 80031be:	193b      	adds	r3, r7, r4
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2280      	movs	r2, #128	@ 0x80
 80031c4:	4252      	negs	r2, r2
 80031c6:	4313      	orrs	r3, r2
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	193b      	adds	r3, r7, r4
 80031cc:	701a      	strb	r2, [r3, #0]
		success &= pca9685_write_u8(handle, PCA9685_REGISTER_MODE1, mode1_reg);
 80031ce:	193b      	adds	r3, r7, r4
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2100      	movs	r1, #0
 80031d6:	0018      	movs	r0, r3
 80031d8:	f7ff fe3a 	bl	8002e50 <pca9685_write_u8>
 80031dc:	0003      	movs	r3, r0
 80031de:	001a      	movs	r2, r3
 80031e0:	197b      	adds	r3, r7, r5
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	401a      	ands	r2, r3
 80031e6:	197b      	adds	r3, r7, r5
 80031e8:	1e51      	subs	r1, r2, #1
 80031ea:	418a      	sbcs	r2, r1
 80031ec:	701a      	strb	r2, [r3, #0]
	}

	return success;
 80031ee:	230f      	movs	r3, #15
 80031f0:	18fb      	adds	r3, r7, r3
 80031f2:	781b      	ldrb	r3, [r3, #0]
}
 80031f4:	0018      	movs	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	b005      	add	sp, #20
 80031fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031fc <pca9685_set_pwm_frequency>:

bool pca9685_set_pwm_frequency(pca9685_handle_t *handle, float frequency)
{
 80031fc:	b5b0      	push	{r4, r5, r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
	assert(frequency >= 24);
 8003206:	4943      	ldr	r1, [pc, #268]	@ (8003314 <pca9685_set_pwm_frequency+0x118>)
 8003208:	6838      	ldr	r0, [r7, #0]
 800320a:	f7fd f843 	bl	8000294 <__aeabi_fcmpge>
 800320e:	1e03      	subs	r3, r0, #0
 8003210:	d105      	bne.n	800321e <pca9685_set_pwm_frequency+0x22>
 8003212:	4b41      	ldr	r3, [pc, #260]	@ (8003318 <pca9685_set_pwm_frequency+0x11c>)
 8003214:	4a41      	ldr	r2, [pc, #260]	@ (800331c <pca9685_set_pwm_frequency+0x120>)
 8003216:	4842      	ldr	r0, [pc, #264]	@ (8003320 <pca9685_set_pwm_frequency+0x124>)
 8003218:	21aa      	movs	r1, #170	@ 0xaa
 800321a:	f003 f959 	bl	80064d0 <__assert_func>
	assert(frequency <= 1526);
 800321e:	4941      	ldr	r1, [pc, #260]	@ (8003324 <pca9685_set_pwm_frequency+0x128>)
 8003220:	6838      	ldr	r0, [r7, #0]
 8003222:	f7fd f823 	bl	800026c <__aeabi_fcmple>
 8003226:	1e03      	subs	r3, r0, #0
 8003228:	d105      	bne.n	8003236 <pca9685_set_pwm_frequency+0x3a>
 800322a:	4b3f      	ldr	r3, [pc, #252]	@ (8003328 <pca9685_set_pwm_frequency+0x12c>)
 800322c:	4a3b      	ldr	r2, [pc, #236]	@ (800331c <pca9685_set_pwm_frequency+0x120>)
 800322e:	483c      	ldr	r0, [pc, #240]	@ (8003320 <pca9685_set_pwm_frequency+0x124>)
 8003230:	21ab      	movs	r1, #171	@ 0xab
 8003232:	f003 f94d 	bl	80064d0 <__assert_func>

	bool success = true;
 8003236:	240f      	movs	r4, #15
 8003238:	193b      	adds	r3, r7, r4
 800323a:	2201      	movs	r2, #1
 800323c:	701a      	strb	r2, [r3, #0]

	// Calculate the prescaler value (see datasheet page 25)
	uint8_t prescaler = (uint8_t)roundf(25000000.0f / (4096 * frequency)) - 1;
 800323e:	218b      	movs	r1, #139	@ 0x8b
 8003240:	05c9      	lsls	r1, r1, #23
 8003242:	6838      	ldr	r0, [r7, #0]
 8003244:	f7fd fcf4 	bl	8000c30 <__aeabi_fmul>
 8003248:	1c03      	adds	r3, r0, #0
 800324a:	1c19      	adds	r1, r3, #0
 800324c:	4837      	ldr	r0, [pc, #220]	@ (800332c <pca9685_set_pwm_frequency+0x130>)
 800324e:	f7fd fb21 	bl	8000894 <__aeabi_fdiv>
 8003252:	1c03      	adds	r3, r0, #0
 8003254:	1c18      	adds	r0, r3, #0
 8003256:	f004 f913 	bl	8007480 <roundf>
 800325a:	1c03      	adds	r3, r0, #0
 800325c:	1c18      	adds	r0, r3, #0
 800325e:	f7fd f843 	bl	80002e8 <__aeabi_f2uiz>
 8003262:	0003      	movs	r3, r0
 8003264:	b2da      	uxtb	r2, r3
 8003266:	230e      	movs	r3, #14
 8003268:	18fb      	adds	r3, r7, r3
 800326a:	3a01      	subs	r2, #1
 800326c:	701a      	strb	r2, [r3, #0]

	bool already_sleeping;
	success &= pca9685_is_sleeping(handle, &already_sleeping);
 800326e:	250d      	movs	r5, #13
 8003270:	197a      	adds	r2, r7, r5
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	0011      	movs	r1, r2
 8003276:	0018      	movs	r0, r3
 8003278:	f7ff fef4 	bl	8003064 <pca9685_is_sleeping>
 800327c:	0003      	movs	r3, r0
 800327e:	001a      	movs	r2, r3
 8003280:	193b      	adds	r3, r7, r4
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	401a      	ands	r2, r3
 8003286:	193b      	adds	r3, r7, r4
 8003288:	1e51      	subs	r1, r2, #1
 800328a:	418a      	sbcs	r2, r1
 800328c:	701a      	strb	r2, [r3, #0]

	// The prescaler can only be changed in sleep mode.
	if (!already_sleeping) {
 800328e:	197b      	adds	r3, r7, r5
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	2201      	movs	r2, #1
 8003294:	4053      	eors	r3, r2
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00c      	beq.n	80032b6 <pca9685_set_pwm_frequency+0xba>
		success &= pca9685_sleep(handle);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	0018      	movs	r0, r3
 80032a0:	f7ff ff0a 	bl	80030b8 <pca9685_sleep>
 80032a4:	0003      	movs	r3, r0
 80032a6:	001a      	movs	r2, r3
 80032a8:	193b      	adds	r3, r7, r4
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	401a      	ands	r2, r3
 80032ae:	193b      	adds	r3, r7, r4
 80032b0:	1e51      	subs	r1, r2, #1
 80032b2:	418a      	sbcs	r2, r1
 80032b4:	701a      	strb	r2, [r3, #0]
	}

	// Write the new prescaler value.
	success &= pca9685_write_u8(handle, PCA9685_REGISTER_PRESCALER, prescaler);
 80032b6:	230e      	movs	r3, #14
 80032b8:	18fb      	adds	r3, r7, r3
 80032ba:	781a      	ldrb	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	21fe      	movs	r1, #254	@ 0xfe
 80032c0:	0018      	movs	r0, r3
 80032c2:	f7ff fdc5 	bl	8002e50 <pca9685_write_u8>
 80032c6:	0003      	movs	r3, r0
 80032c8:	001a      	movs	r2, r3
 80032ca:	240f      	movs	r4, #15
 80032cc:	193b      	adds	r3, r7, r4
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	401a      	ands	r2, r3
 80032d2:	193b      	adds	r3, r7, r4
 80032d4:	1e51      	subs	r1, r2, #1
 80032d6:	418a      	sbcs	r2, r1
 80032d8:	701a      	strb	r2, [r3, #0]

	// If the device wasn't sleeping, return from sleep mode.
	if (!already_sleeping) {
 80032da:	230d      	movs	r3, #13
 80032dc:	18fb      	adds	r3, r7, r3
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2201      	movs	r2, #1
 80032e2:	4053      	eors	r3, r2
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00c      	beq.n	8003304 <pca9685_set_pwm_frequency+0x108>
		success &= pca9685_wakeup(handle);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7ff ff1f 	bl	8003130 <pca9685_wakeup>
 80032f2:	0003      	movs	r3, r0
 80032f4:	001a      	movs	r2, r3
 80032f6:	193b      	adds	r3, r7, r4
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	401a      	ands	r2, r3
 80032fc:	193b      	adds	r3, r7, r4
 80032fe:	1e51      	subs	r1, r2, #1
 8003300:	418a      	sbcs	r2, r1
 8003302:	701a      	strb	r2, [r3, #0]
	}

	return success;
 8003304:	230f      	movs	r3, #15
 8003306:	18fb      	adds	r3, r7, r3
 8003308:	781b      	ldrb	r3, [r3, #0]
}
 800330a:	0018      	movs	r0, r3
 800330c:	46bd      	mov	sp, r7
 800330e:	b004      	add	sp, #16
 8003310:	bdb0      	pop	{r4, r5, r7, pc}
 8003312:	46c0      	nop			@ (mov r8, r8)
 8003314:	41c00000 	.word	0x41c00000
 8003318:	08007520 	.word	0x08007520
 800331c:	0800786c 	.word	0x0800786c
 8003320:	08007508 	.word	0x08007508
 8003324:	44bec000 	.word	0x44bec000
 8003328:	08007530 	.word	0x08007530
 800332c:	4bbebc20 	.word	0x4bbebc20

08003330 <pca9685_set_channel_pwm_times>:

bool pca9685_set_channel_pwm_times(pca9685_handle_t *handle, unsigned channel, unsigned on_time, unsigned off_time)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
 800333c:	603b      	str	r3, [r7, #0]
	assert(channel >= 0);
	assert(channel < 16);
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b0f      	cmp	r3, #15
 8003342:	d905      	bls.n	8003350 <pca9685_set_channel_pwm_times+0x20>
 8003344:	4b1f      	ldr	r3, [pc, #124]	@ (80033c4 <pca9685_set_channel_pwm_times+0x94>)
 8003346:	4a20      	ldr	r2, [pc, #128]	@ (80033c8 <pca9685_set_channel_pwm_times+0x98>)
 8003348:	4820      	ldr	r0, [pc, #128]	@ (80033cc <pca9685_set_channel_pwm_times+0x9c>)
 800334a:	21c8      	movs	r1, #200	@ 0xc8
 800334c:	f003 f8c0 	bl	80064d0 <__assert_func>

	assert(on_time >= 0);
	assert(on_time <= 4096);
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	2380      	movs	r3, #128	@ 0x80
 8003354:	015b      	lsls	r3, r3, #5
 8003356:	429a      	cmp	r2, r3
 8003358:	d905      	bls.n	8003366 <pca9685_set_channel_pwm_times+0x36>
 800335a:	4b1d      	ldr	r3, [pc, #116]	@ (80033d0 <pca9685_set_channel_pwm_times+0xa0>)
 800335c:	4a1a      	ldr	r2, [pc, #104]	@ (80033c8 <pca9685_set_channel_pwm_times+0x98>)
 800335e:	481b      	ldr	r0, [pc, #108]	@ (80033cc <pca9685_set_channel_pwm_times+0x9c>)
 8003360:	21cb      	movs	r1, #203	@ 0xcb
 8003362:	f003 f8b5 	bl	80064d0 <__assert_func>

	assert(off_time >= 0);
	assert(off_time <= 4096);
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	2380      	movs	r3, #128	@ 0x80
 800336a:	015b      	lsls	r3, r3, #5
 800336c:	429a      	cmp	r2, r3
 800336e:	d905      	bls.n	800337c <pca9685_set_channel_pwm_times+0x4c>
 8003370:	4b18      	ldr	r3, [pc, #96]	@ (80033d4 <pca9685_set_channel_pwm_times+0xa4>)
 8003372:	4a15      	ldr	r2, [pc, #84]	@ (80033c8 <pca9685_set_channel_pwm_times+0x98>)
 8003374:	4815      	ldr	r0, [pc, #84]	@ (80033cc <pca9685_set_channel_pwm_times+0x9c>)
 8003376:	21ce      	movs	r1, #206	@ 0xce
 8003378:	f003 f8aa 	bl	80064d0 <__assert_func>

	uint8_t data[4] = { on_time, on_time >> 8u, off_time, off_time >> 8u };
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	b2da      	uxtb	r2, r3
 8003380:	2014      	movs	r0, #20
 8003382:	183b      	adds	r3, r7, r0
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	0a1b      	lsrs	r3, r3, #8
 800338a:	b2da      	uxtb	r2, r3
 800338c:	183b      	adds	r3, r7, r0
 800338e:	705a      	strb	r2, [r3, #1]
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	b2da      	uxtb	r2, r3
 8003394:	183b      	adds	r3, r7, r0
 8003396:	709a      	strb	r2, [r3, #2]
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	0a1b      	lsrs	r3, r3, #8
 800339c:	b2da      	uxtb	r2, r3
 800339e:	183b      	adds	r3, r7, r0
 80033a0:	70da      	strb	r2, [r3, #3]
	return pca9685_write_data(handle, PCA9685_REGISTER_LED0_ON_L + channel * 4, data, 4);
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	3306      	adds	r3, #6
 80033ac:	b2d9      	uxtb	r1, r3
 80033ae:	183a      	adds	r2, r7, r0
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	2304      	movs	r3, #4
 80033b4:	f7ff fd73 	bl	8002e9e <pca9685_write_data>
 80033b8:	0003      	movs	r3, r0
}
 80033ba:	0018      	movs	r0, r3
 80033bc:	46bd      	mov	sp, r7
 80033be:	b006      	add	sp, #24
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	46c0      	nop			@ (mov r8, r8)
 80033c4:	08007544 	.word	0x08007544
 80033c8:	08007888 	.word	0x08007888
 80033cc:	08007508 	.word	0x08007508
 80033d0:	08007554 	.word	0x08007554
 80033d4:	08007564 	.word	0x08007564

080033d8 <pca9685_set_channel_duty_cycle>:

bool pca9685_set_channel_duty_cycle(pca9685_handle_t *handle, unsigned channel, float duty_cycle, bool logarithmic)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b088      	sub	sp, #32
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	001a      	movs	r2, r3
 80033e6:	1cfb      	adds	r3, r7, #3
 80033e8:	701a      	strb	r2, [r3, #0]
	assert(duty_cycle >= 0.0);
 80033ea:	2100      	movs	r1, #0
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f7fc ff51 	bl	8000294 <__aeabi_fcmpge>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d105      	bne.n	8003402 <pca9685_set_channel_duty_cycle+0x2a>
 80033f6:	4b38      	ldr	r3, [pc, #224]	@ (80034d8 <pca9685_set_channel_duty_cycle+0x100>)
 80033f8:	4a38      	ldr	r2, [pc, #224]	@ (80034dc <pca9685_set_channel_duty_cycle+0x104>)
 80033fa:	4839      	ldr	r0, [pc, #228]	@ (80034e0 <pca9685_set_channel_duty_cycle+0x108>)
 80033fc:	21d6      	movs	r1, #214	@ 0xd6
 80033fe:	f003 f867 	bl	80064d0 <__assert_func>
	assert(duty_cycle <= 1.0);
 8003402:	21fe      	movs	r1, #254	@ 0xfe
 8003404:	0589      	lsls	r1, r1, #22
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7fc ff30 	bl	800026c <__aeabi_fcmple>
 800340c:	1e03      	subs	r3, r0, #0
 800340e:	d105      	bne.n	800341c <pca9685_set_channel_duty_cycle+0x44>
 8003410:	4b34      	ldr	r3, [pc, #208]	@ (80034e4 <pca9685_set_channel_duty_cycle+0x10c>)
 8003412:	4a32      	ldr	r2, [pc, #200]	@ (80034dc <pca9685_set_channel_duty_cycle+0x104>)
 8003414:	4832      	ldr	r0, [pc, #200]	@ (80034e0 <pca9685_set_channel_duty_cycle+0x108>)
 8003416:	21d7      	movs	r1, #215	@ 0xd7
 8003418:	f003 f85a 	bl	80064d0 <__assert_func>

	if (duty_cycle == 0.0) {
 800341c:	2100      	movs	r1, #0
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7fc ff14 	bl	800024c <__aeabi_fcmpeq>
 8003424:	1e03      	subs	r3, r0, #0
 8003426:	d008      	beq.n	800343a <pca9685_set_channel_duty_cycle+0x62>
		return pca9685_set_channel_pwm_times(handle, channel, 0, 4096); // Special value for always off
 8003428:	2380      	movs	r3, #128	@ 0x80
 800342a:	015b      	lsls	r3, r3, #5
 800342c:	68b9      	ldr	r1, [r7, #8]
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f7ff ff7d 	bl	8003330 <pca9685_set_channel_pwm_times>
 8003436:	0003      	movs	r3, r0
 8003438:	e049      	b.n	80034ce <pca9685_set_channel_duty_cycle+0xf6>
	} else if (duty_cycle == 1.0) {
 800343a:	21fe      	movs	r1, #254	@ 0xfe
 800343c:	0589      	lsls	r1, r1, #22
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7fc ff04 	bl	800024c <__aeabi_fcmpeq>
 8003444:	1e03      	subs	r3, r0, #0
 8003446:	d008      	beq.n	800345a <pca9685_set_channel_duty_cycle+0x82>
		return pca9685_set_channel_pwm_times(handle, channel, 4096, 0); // Special value for always on
 8003448:	2380      	movs	r3, #128	@ 0x80
 800344a:	015a      	lsls	r2, r3, #5
 800344c:	68b9      	ldr	r1, [r7, #8]
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	2300      	movs	r3, #0
 8003452:	f7ff ff6d 	bl	8003330 <pca9685_set_channel_pwm_times>
 8003456:	0003      	movs	r3, r0
 8003458:	e039      	b.n	80034ce <pca9685_set_channel_duty_cycle+0xf6>
	} else {

		unsigned required_on_time;

		if (logarithmic) {
 800345a:	1cfb      	adds	r3, r7, #3
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d011      	beq.n	8003486 <pca9685_set_channel_duty_cycle+0xae>
			required_on_time = CIEL_8_12[(unsigned)roundf(255 * duty_cycle)];
 8003462:	4921      	ldr	r1, [pc, #132]	@ (80034e8 <pca9685_set_channel_duty_cycle+0x110>)
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f7fd fbe3 	bl	8000c30 <__aeabi_fmul>
 800346a:	1c03      	adds	r3, r0, #0
 800346c:	1c18      	adds	r0, r3, #0
 800346e:	f004 f807 	bl	8007480 <roundf>
 8003472:	1c03      	adds	r3, r0, #0
 8003474:	1c18      	adds	r0, r3, #0
 8003476:	f7fc ff37 	bl	80002e8 <__aeabi_f2uiz>
 800347a:	0002      	movs	r2, r0
 800347c:	4b1b      	ldr	r3, [pc, #108]	@ (80034ec <pca9685_set_channel_duty_cycle+0x114>)
 800347e:	0052      	lsls	r2, r2, #1
 8003480:	5ad3      	ldrh	r3, [r2, r3]
 8003482:	61fb      	str	r3, [r7, #28]
 8003484:	e00d      	b.n	80034a2 <pca9685_set_channel_duty_cycle+0xca>
		} else {
			required_on_time = (unsigned)roundf(4095 * duty_cycle);
 8003486:	491a      	ldr	r1, [pc, #104]	@ (80034f0 <pca9685_set_channel_duty_cycle+0x118>)
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f7fd fbd1 	bl	8000c30 <__aeabi_fmul>
 800348e:	1c03      	adds	r3, r0, #0
 8003490:	1c18      	adds	r0, r3, #0
 8003492:	f003 fff5 	bl	8007480 <roundf>
 8003496:	1c03      	adds	r3, r0, #0
 8003498:	1c18      	adds	r0, r3, #0
 800349a:	f7fc ff25 	bl	80002e8 <__aeabi_f2uiz>
 800349e:	0003      	movs	r3, r0
 80034a0:	61fb      	str	r3, [r7, #28]
		}

		// Offset on and off times depending on channel to minimise current spikes.
		unsigned on_time = (channel == 0) ? 0 : (channel * 256) - 1;
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d003      	beq.n	80034b0 <pca9685_set_channel_duty_cycle+0xd8>
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	021b      	lsls	r3, r3, #8
 80034ac:	3b01      	subs	r3, #1
 80034ae:	e000      	b.n	80034b2 <pca9685_set_channel_duty_cycle+0xda>
 80034b0:	2300      	movs	r3, #0
 80034b2:	61bb      	str	r3, [r7, #24]
		unsigned off_time = (on_time + required_on_time) & 0xfffu;
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	18d3      	adds	r3, r2, r3
 80034ba:	051b      	lsls	r3, r3, #20
 80034bc:	0d1b      	lsrs	r3, r3, #20
 80034be:	617b      	str	r3, [r7, #20]

		return pca9685_set_channel_pwm_times(handle, channel, on_time, off_time);
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	68b9      	ldr	r1, [r7, #8]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f7ff ff32 	bl	8003330 <pca9685_set_channel_pwm_times>
 80034cc:	0003      	movs	r3, r0
	}
}
 80034ce:	0018      	movs	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	b008      	add	sp, #32
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	46c0      	nop			@ (mov r8, r8)
 80034d8:	08007578 	.word	0x08007578
 80034dc:	080078a8 	.word	0x080078a8
 80034e0:	08007508 	.word	0x08007508
 80034e4:	0800758c 	.word	0x0800758c
 80034e8:	437f0000 	.word	0x437f0000
 80034ec:	0800765c 	.word	0x0800765c
 80034f0:	457ff000 	.word	0x457ff000

080034f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034f8:	4b07      	ldr	r3, [pc, #28]	@ (8003518 <HAL_MspInit+0x24>)
 80034fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034fc:	4b06      	ldr	r3, [pc, #24]	@ (8003518 <HAL_MspInit+0x24>)
 80034fe:	2101      	movs	r1, #1
 8003500:	430a      	orrs	r2, r1
 8003502:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003504:	4b04      	ldr	r3, [pc, #16]	@ (8003518 <HAL_MspInit+0x24>)
 8003506:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003508:	4b03      	ldr	r3, [pc, #12]	@ (8003518 <HAL_MspInit+0x24>)
 800350a:	2180      	movs	r1, #128	@ 0x80
 800350c:	0549      	lsls	r1, r1, #21
 800350e:	430a      	orrs	r2, r1
 8003510:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003512:	46c0      	nop			@ (mov r8, r8)
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40021000 	.word	0x40021000

0800351c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800351c:	b590      	push	{r4, r7, lr}
 800351e:	b089      	sub	sp, #36	@ 0x24
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003524:	240c      	movs	r4, #12
 8003526:	193b      	adds	r3, r7, r4
 8003528:	0018      	movs	r0, r3
 800352a:	2314      	movs	r3, #20
 800352c:	001a      	movs	r2, r3
 800352e:	2100      	movs	r1, #0
 8003530:	f003 f90c 	bl	800674c <memset>
  if(hi2c->Instance==I2C1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a17      	ldr	r2, [pc, #92]	@ (8003598 <HAL_I2C_MspInit+0x7c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d128      	bne.n	8003590 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800353e:	4b17      	ldr	r3, [pc, #92]	@ (800359c <HAL_I2C_MspInit+0x80>)
 8003540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003542:	4b16      	ldr	r3, [pc, #88]	@ (800359c <HAL_I2C_MspInit+0x80>)
 8003544:	2102      	movs	r1, #2
 8003546:	430a      	orrs	r2, r1
 8003548:	62da      	str	r2, [r3, #44]	@ 0x2c
 800354a:	4b14      	ldr	r3, [pc, #80]	@ (800359c <HAL_I2C_MspInit+0x80>)
 800354c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800354e:	2202      	movs	r2, #2
 8003550:	4013      	ands	r3, r2
 8003552:	60bb      	str	r3, [r7, #8]
 8003554:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003556:	0021      	movs	r1, r4
 8003558:	187b      	adds	r3, r7, r1
 800355a:	22c0      	movs	r2, #192	@ 0xc0
 800355c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800355e:	187b      	adds	r3, r7, r1
 8003560:	2212      	movs	r2, #18
 8003562:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003564:	187b      	adds	r3, r7, r1
 8003566:	2201      	movs	r2, #1
 8003568:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800356a:	187b      	adds	r3, r7, r1
 800356c:	2203      	movs	r2, #3
 800356e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003570:	187b      	adds	r3, r7, r1
 8003572:	2201      	movs	r2, #1
 8003574:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003576:	187b      	adds	r3, r7, r1
 8003578:	4a09      	ldr	r2, [pc, #36]	@ (80035a0 <HAL_I2C_MspInit+0x84>)
 800357a:	0019      	movs	r1, r3
 800357c:	0010      	movs	r0, r2
 800357e:	f000 fad7 	bl	8003b30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003582:	4b06      	ldr	r3, [pc, #24]	@ (800359c <HAL_I2C_MspInit+0x80>)
 8003584:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003586:	4b05      	ldr	r3, [pc, #20]	@ (800359c <HAL_I2C_MspInit+0x80>)
 8003588:	2180      	movs	r1, #128	@ 0x80
 800358a:	0389      	lsls	r1, r1, #14
 800358c:	430a      	orrs	r2, r1
 800358e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003590:	46c0      	nop			@ (mov r8, r8)
 8003592:	46bd      	mov	sp, r7
 8003594:	b009      	add	sp, #36	@ 0x24
 8003596:	bd90      	pop	{r4, r7, pc}
 8003598:	40005400 	.word	0x40005400
 800359c:	40021000 	.word	0x40021000
 80035a0:	50000400 	.word	0x50000400

080035a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035a4:	b590      	push	{r4, r7, lr}
 80035a6:	b08b      	sub	sp, #44	@ 0x2c
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ac:	2414      	movs	r4, #20
 80035ae:	193b      	adds	r3, r7, r4
 80035b0:	0018      	movs	r0, r3
 80035b2:	2314      	movs	r3, #20
 80035b4:	001a      	movs	r2, r3
 80035b6:	2100      	movs	r1, #0
 80035b8:	f003 f8c8 	bl	800674c <memset>
  if(huart->Instance==LPUART1)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a30      	ldr	r2, [pc, #192]	@ (8003684 <HAL_UART_MspInit+0xe0>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d12a      	bne.n	800361c <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN LPUART1_MspInit 0 */

    /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80035c6:	4b30      	ldr	r3, [pc, #192]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 80035c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 80035cc:	2180      	movs	r1, #128	@ 0x80
 80035ce:	02c9      	lsls	r1, r1, #11
 80035d0:	430a      	orrs	r2, r1
 80035d2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 80035d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 80035da:	2101      	movs	r1, #1
 80035dc:	430a      	orrs	r2, r1
 80035de:	62da      	str	r2, [r3, #44]	@ 0x2c
 80035e0:	4b29      	ldr	r3, [pc, #164]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 80035e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e4:	2201      	movs	r2, #1
 80035e6:	4013      	ands	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
 80035ea:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80035ec:	0021      	movs	r1, r4
 80035ee:	187b      	adds	r3, r7, r1
 80035f0:	220c      	movs	r2, #12
 80035f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f4:	187b      	adds	r3, r7, r1
 80035f6:	2202      	movs	r2, #2
 80035f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fa:	187b      	adds	r3, r7, r1
 80035fc:	2200      	movs	r2, #0
 80035fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003600:	187b      	adds	r3, r7, r1
 8003602:	2203      	movs	r2, #3
 8003604:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8003606:	187b      	adds	r3, r7, r1
 8003608:	2206      	movs	r2, #6
 800360a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800360c:	187a      	adds	r2, r7, r1
 800360e:	23a0      	movs	r3, #160	@ 0xa0
 8003610:	05db      	lsls	r3, r3, #23
 8003612:	0011      	movs	r1, r2
 8003614:	0018      	movs	r0, r3
 8003616:	f000 fa8b 	bl	8003b30 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800361a:	e02f      	b.n	800367c <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART2)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a1a      	ldr	r2, [pc, #104]	@ (800368c <HAL_UART_MspInit+0xe8>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d12a      	bne.n	800367c <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003626:	4b18      	ldr	r3, [pc, #96]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 8003628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800362a:	4b17      	ldr	r3, [pc, #92]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 800362c:	2180      	movs	r1, #128	@ 0x80
 800362e:	0289      	lsls	r1, r1, #10
 8003630:	430a      	orrs	r2, r1
 8003632:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003634:	4b14      	ldr	r3, [pc, #80]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 8003636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003638:	4b13      	ldr	r3, [pc, #76]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 800363a:	2101      	movs	r1, #1
 800363c:	430a      	orrs	r2, r1
 800363e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003640:	4b11      	ldr	r3, [pc, #68]	@ (8003688 <HAL_UART_MspInit+0xe4>)
 8003642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003644:	2201      	movs	r2, #1
 8003646:	4013      	ands	r3, r2
 8003648:	60fb      	str	r3, [r7, #12]
 800364a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800364c:	2114      	movs	r1, #20
 800364e:	187b      	adds	r3, r7, r1
 8003650:	22c0      	movs	r2, #192	@ 0xc0
 8003652:	00d2      	lsls	r2, r2, #3
 8003654:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003656:	187b      	adds	r3, r7, r1
 8003658:	2202      	movs	r2, #2
 800365a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800365c:	187b      	adds	r3, r7, r1
 800365e:	2201      	movs	r2, #1
 8003660:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003662:	187b      	adds	r3, r7, r1
 8003664:	2203      	movs	r2, #3
 8003666:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003668:	187b      	adds	r3, r7, r1
 800366a:	2204      	movs	r2, #4
 800366c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366e:	187a      	adds	r2, r7, r1
 8003670:	23a0      	movs	r3, #160	@ 0xa0
 8003672:	05db      	lsls	r3, r3, #23
 8003674:	0011      	movs	r1, r2
 8003676:	0018      	movs	r0, r3
 8003678:	f000 fa5a 	bl	8003b30 <HAL_GPIO_Init>
}
 800367c:	46c0      	nop			@ (mov r8, r8)
 800367e:	46bd      	mov	sp, r7
 8003680:	b00b      	add	sp, #44	@ 0x2c
 8003682:	bd90      	pop	{r4, r7, pc}
 8003684:	40004800 	.word	0x40004800
 8003688:	40021000 	.word	0x40021000
 800368c:	40004400 	.word	0x40004400

08003690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003694:	46c0      	nop			@ (mov r8, r8)
 8003696:	e7fd      	b.n	8003694 <NMI_Handler+0x4>

08003698 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800369c:	46c0      	nop			@ (mov r8, r8)
 800369e:	e7fd      	b.n	800369c <HardFault_Handler+0x4>

080036a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80036a4:	46c0      	nop			@ (mov r8, r8)
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036aa:	b580      	push	{r7, lr}
 80036ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036ae:	46c0      	nop			@ (mov r8, r8)
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036b8:	f000 f946 	bl	8003948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036bc:	46c0      	nop			@ (mov r8, r8)
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	af00      	add	r7, sp, #0
  return 1;
 80036c6:	2301      	movs	r3, #1
}
 80036c8:	0018      	movs	r0, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <_kill>:

int _kill(int pid, int sig)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
 80036d6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80036d8:	f003 f88e 	bl	80067f8 <__errno>
 80036dc:	0003      	movs	r3, r0
 80036de:	2216      	movs	r2, #22
 80036e0:	601a      	str	r2, [r3, #0]
  return -1;
 80036e2:	2301      	movs	r3, #1
 80036e4:	425b      	negs	r3, r3
}
 80036e6:	0018      	movs	r0, r3
 80036e8:	46bd      	mov	sp, r7
 80036ea:	b002      	add	sp, #8
 80036ec:	bd80      	pop	{r7, pc}

080036ee <_exit>:

void _exit (int status)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b082      	sub	sp, #8
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80036f6:	2301      	movs	r3, #1
 80036f8:	425a      	negs	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	0011      	movs	r1, r2
 80036fe:	0018      	movs	r0, r3
 8003700:	f7ff ffe5 	bl	80036ce <_kill>
  while (1) {}    /* Make sure we hang here */
 8003704:	46c0      	nop			@ (mov r8, r8)
 8003706:	e7fd      	b.n	8003704 <_exit+0x16>

08003708 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003714:	2300      	movs	r3, #0
 8003716:	617b      	str	r3, [r7, #20]
 8003718:	e00a      	b.n	8003730 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800371a:	e000      	b.n	800371e <_read+0x16>
 800371c:	bf00      	nop
 800371e:	0001      	movs	r1, r0
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	1c5a      	adds	r2, r3, #1
 8003724:	60ba      	str	r2, [r7, #8]
 8003726:	b2ca      	uxtb	r2, r1
 8003728:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	3301      	adds	r3, #1
 800372e:	617b      	str	r3, [r7, #20]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	429a      	cmp	r2, r3
 8003736:	dbf0      	blt.n	800371a <_read+0x12>
  }

  return len;
 8003738:	687b      	ldr	r3, [r7, #4]
}
 800373a:	0018      	movs	r0, r3
 800373c:	46bd      	mov	sp, r7
 800373e:	b006      	add	sp, #24
 8003740:	bd80      	pop	{r7, pc}

08003742 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b086      	sub	sp, #24
 8003746:	af00      	add	r7, sp, #0
 8003748:	60f8      	str	r0, [r7, #12]
 800374a:	60b9      	str	r1, [r7, #8]
 800374c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]
 8003752:	e009      	b.n	8003768 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	1c5a      	adds	r2, r3, #1
 8003758:	60ba      	str	r2, [r7, #8]
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	0018      	movs	r0, r3
 800375e:	e000      	b.n	8003762 <_write+0x20>
 8003760:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	3301      	adds	r3, #1
 8003766:	617b      	str	r3, [r7, #20]
 8003768:	697a      	ldr	r2, [r7, #20]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	429a      	cmp	r2, r3
 800376e:	dbf1      	blt.n	8003754 <_write+0x12>
  }
  return len;
 8003770:	687b      	ldr	r3, [r7, #4]
}
 8003772:	0018      	movs	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	b006      	add	sp, #24
 8003778:	bd80      	pop	{r7, pc}

0800377a <_close>:

int _close(int file)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b082      	sub	sp, #8
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003782:	2301      	movs	r3, #1
 8003784:	425b      	negs	r3, r3
}
 8003786:	0018      	movs	r0, r3
 8003788:	46bd      	mov	sp, r7
 800378a:	b002      	add	sp, #8
 800378c:	bd80      	pop	{r7, pc}

0800378e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b082      	sub	sp, #8
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
 8003796:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	2280      	movs	r2, #128	@ 0x80
 800379c:	0192      	lsls	r2, r2, #6
 800379e:	605a      	str	r2, [r3, #4]
  return 0;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	0018      	movs	r0, r3
 80037a4:	46bd      	mov	sp, r7
 80037a6:	b002      	add	sp, #8
 80037a8:	bd80      	pop	{r7, pc}

080037aa <_isatty>:

int _isatty(int file)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b082      	sub	sp, #8
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037b2:	2301      	movs	r3, #1
}
 80037b4:	0018      	movs	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	b002      	add	sp, #8
 80037ba:	bd80      	pop	{r7, pc}

080037bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	0018      	movs	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b004      	add	sp, #16
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037dc:	4a14      	ldr	r2, [pc, #80]	@ (8003830 <_sbrk+0x5c>)
 80037de:	4b15      	ldr	r3, [pc, #84]	@ (8003834 <_sbrk+0x60>)
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037e8:	4b13      	ldr	r3, [pc, #76]	@ (8003838 <_sbrk+0x64>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d102      	bne.n	80037f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037f0:	4b11      	ldr	r3, [pc, #68]	@ (8003838 <_sbrk+0x64>)
 80037f2:	4a12      	ldr	r2, [pc, #72]	@ (800383c <_sbrk+0x68>)
 80037f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037f6:	4b10      	ldr	r3, [pc, #64]	@ (8003838 <_sbrk+0x64>)
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	18d3      	adds	r3, r2, r3
 80037fe:	693a      	ldr	r2, [r7, #16]
 8003800:	429a      	cmp	r2, r3
 8003802:	d207      	bcs.n	8003814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003804:	f002 fff8 	bl	80067f8 <__errno>
 8003808:	0003      	movs	r3, r0
 800380a:	220c      	movs	r2, #12
 800380c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800380e:	2301      	movs	r3, #1
 8003810:	425b      	negs	r3, r3
 8003812:	e009      	b.n	8003828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003814:	4b08      	ldr	r3, [pc, #32]	@ (8003838 <_sbrk+0x64>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800381a:	4b07      	ldr	r3, [pc, #28]	@ (8003838 <_sbrk+0x64>)
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	18d2      	adds	r2, r2, r3
 8003822:	4b05      	ldr	r3, [pc, #20]	@ (8003838 <_sbrk+0x64>)
 8003824:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003826:	68fb      	ldr	r3, [r7, #12]
}
 8003828:	0018      	movs	r0, r3
 800382a:	46bd      	mov	sp, r7
 800382c:	b006      	add	sp, #24
 800382e:	bd80      	pop	{r7, pc}
 8003830:	20002000 	.word	0x20002000
 8003834:	00000400 	.word	0x00000400
 8003838:	200001e8 	.word	0x200001e8
 800383c:	20000340 	.word	0x20000340

08003840 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003844:	46c0      	nop			@ (mov r8, r8)
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
	...

0800384c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800384c:	480d      	ldr	r0, [pc, #52]	@ (8003884 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800384e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003850:	f7ff fff6 	bl	8003840 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003854:	480c      	ldr	r0, [pc, #48]	@ (8003888 <LoopForever+0x6>)
  ldr r1, =_edata
 8003856:	490d      	ldr	r1, [pc, #52]	@ (800388c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003858:	4a0d      	ldr	r2, [pc, #52]	@ (8003890 <LoopForever+0xe>)
  movs r3, #0
 800385a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800385c:	e002      	b.n	8003864 <LoopCopyDataInit>

0800385e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800385e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003860:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003862:	3304      	adds	r3, #4

08003864 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003864:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003866:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003868:	d3f9      	bcc.n	800385e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800386a:	4a0a      	ldr	r2, [pc, #40]	@ (8003894 <LoopForever+0x12>)
  ldr r4, =_ebss
 800386c:	4c0a      	ldr	r4, [pc, #40]	@ (8003898 <LoopForever+0x16>)
  movs r3, #0
 800386e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003870:	e001      	b.n	8003876 <LoopFillZerobss>

08003872 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003872:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003874:	3204      	adds	r2, #4

08003876 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003876:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003878:	d3fb      	bcc.n	8003872 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800387a:	f002 ffc3 	bl	8006804 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800387e:	f7ff f853 	bl	8002928 <main>

08003882 <LoopForever>:

LoopForever:
    b LoopForever
 8003882:	e7fe      	b.n	8003882 <LoopForever>
   ldr   r0, =_estack
 8003884:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800388c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003890:	080079b4 	.word	0x080079b4
  ldr r2, =_sbss
 8003894:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003898:	2000033c 	.word	0x2000033c

0800389c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800389c:	e7fe      	b.n	800389c <ADC1_COMP_IRQHandler>
	...

080038a0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80038a6:	1dfb      	adds	r3, r7, #7
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80038ac:	4b0b      	ldr	r3, [pc, #44]	@ (80038dc <HAL_Init+0x3c>)
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	4b0a      	ldr	r3, [pc, #40]	@ (80038dc <HAL_Init+0x3c>)
 80038b2:	2140      	movs	r1, #64	@ 0x40
 80038b4:	430a      	orrs	r2, r1
 80038b6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038b8:	2003      	movs	r0, #3
 80038ba:	f000 f811 	bl	80038e0 <HAL_InitTick>
 80038be:	1e03      	subs	r3, r0, #0
 80038c0:	d003      	beq.n	80038ca <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80038c2:	1dfb      	adds	r3, r7, #7
 80038c4:	2201      	movs	r2, #1
 80038c6:	701a      	strb	r2, [r3, #0]
 80038c8:	e001      	b.n	80038ce <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80038ca:	f7ff fe13 	bl	80034f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80038ce:	1dfb      	adds	r3, r7, #7
 80038d0:	781b      	ldrb	r3, [r3, #0]
}
 80038d2:	0018      	movs	r0, r3
 80038d4:	46bd      	mov	sp, r7
 80038d6:	b002      	add	sp, #8
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	46c0      	nop			@ (mov r8, r8)
 80038dc:	40022000 	.word	0x40022000

080038e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038e0:	b590      	push	{r4, r7, lr}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80038e8:	4b14      	ldr	r3, [pc, #80]	@ (800393c <HAL_InitTick+0x5c>)
 80038ea:	681c      	ldr	r4, [r3, #0]
 80038ec:	4b14      	ldr	r3, [pc, #80]	@ (8003940 <HAL_InitTick+0x60>)
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	0019      	movs	r1, r3
 80038f2:	23fa      	movs	r3, #250	@ 0xfa
 80038f4:	0098      	lsls	r0, r3, #2
 80038f6:	f7fc fc11 	bl	800011c <__udivsi3>
 80038fa:	0003      	movs	r3, r0
 80038fc:	0019      	movs	r1, r3
 80038fe:	0020      	movs	r0, r4
 8003900:	f7fc fc0c 	bl	800011c <__udivsi3>
 8003904:	0003      	movs	r3, r0
 8003906:	0018      	movs	r0, r3
 8003908:	f000 f905 	bl	8003b16 <HAL_SYSTICK_Config>
 800390c:	1e03      	subs	r3, r0, #0
 800390e:	d001      	beq.n	8003914 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e00f      	b.n	8003934 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b03      	cmp	r3, #3
 8003918:	d80b      	bhi.n	8003932 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	2301      	movs	r3, #1
 800391e:	425b      	negs	r3, r3
 8003920:	2200      	movs	r2, #0
 8003922:	0018      	movs	r0, r3
 8003924:	f000 f8e2 	bl	8003aec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003928:	4b06      	ldr	r3, [pc, #24]	@ (8003944 <HAL_InitTick+0x64>)
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	e000      	b.n	8003934 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
}
 8003934:	0018      	movs	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	b003      	add	sp, #12
 800393a:	bd90      	pop	{r4, r7, pc}
 800393c:	20000000 	.word	0x20000000
 8003940:	20000008 	.word	0x20000008
 8003944:	20000004 	.word	0x20000004

08003948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800394c:	4b05      	ldr	r3, [pc, #20]	@ (8003964 <HAL_IncTick+0x1c>)
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	001a      	movs	r2, r3
 8003952:	4b05      	ldr	r3, [pc, #20]	@ (8003968 <HAL_IncTick+0x20>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	18d2      	adds	r2, r2, r3
 8003958:	4b03      	ldr	r3, [pc, #12]	@ (8003968 <HAL_IncTick+0x20>)
 800395a:	601a      	str	r2, [r3, #0]
}
 800395c:	46c0      	nop			@ (mov r8, r8)
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	20000008 	.word	0x20000008
 8003968:	200001ec 	.word	0x200001ec

0800396c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  return uwTick;
 8003970:	4b02      	ldr	r3, [pc, #8]	@ (800397c <HAL_GetTick+0x10>)
 8003972:	681b      	ldr	r3, [r3, #0]
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			@ (mov r8, r8)
 800397c:	200001ec 	.word	0x200001ec

08003980 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003988:	f7ff fff0 	bl	800396c <HAL_GetTick>
 800398c:	0003      	movs	r3, r0
 800398e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	3301      	adds	r3, #1
 8003998:	d005      	beq.n	80039a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800399a:	4b0a      	ldr	r3, [pc, #40]	@ (80039c4 <HAL_Delay+0x44>)
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	001a      	movs	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	189b      	adds	r3, r3, r2
 80039a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039a6:	46c0      	nop			@ (mov r8, r8)
 80039a8:	f7ff ffe0 	bl	800396c <HAL_GetTick>
 80039ac:	0002      	movs	r2, r0
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d8f7      	bhi.n	80039a8 <HAL_Delay+0x28>
  {
  }
}
 80039b8:	46c0      	nop			@ (mov r8, r8)
 80039ba:	46c0      	nop			@ (mov r8, r8)
 80039bc:	46bd      	mov	sp, r7
 80039be:	b004      	add	sp, #16
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	46c0      	nop			@ (mov r8, r8)
 80039c4:	20000008 	.word	0x20000008

080039c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039c8:	b590      	push	{r4, r7, lr}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	0002      	movs	r2, r0
 80039d0:	6039      	str	r1, [r7, #0]
 80039d2:	1dfb      	adds	r3, r7, #7
 80039d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80039d6:	1dfb      	adds	r3, r7, #7
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	2b7f      	cmp	r3, #127	@ 0x7f
 80039dc:	d828      	bhi.n	8003a30 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039de:	4a2f      	ldr	r2, [pc, #188]	@ (8003a9c <__NVIC_SetPriority+0xd4>)
 80039e0:	1dfb      	adds	r3, r7, #7
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	b25b      	sxtb	r3, r3
 80039e6:	089b      	lsrs	r3, r3, #2
 80039e8:	33c0      	adds	r3, #192	@ 0xc0
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	589b      	ldr	r3, [r3, r2]
 80039ee:	1dfa      	adds	r2, r7, #7
 80039f0:	7812      	ldrb	r2, [r2, #0]
 80039f2:	0011      	movs	r1, r2
 80039f4:	2203      	movs	r2, #3
 80039f6:	400a      	ands	r2, r1
 80039f8:	00d2      	lsls	r2, r2, #3
 80039fa:	21ff      	movs	r1, #255	@ 0xff
 80039fc:	4091      	lsls	r1, r2
 80039fe:	000a      	movs	r2, r1
 8003a00:	43d2      	mvns	r2, r2
 8003a02:	401a      	ands	r2, r3
 8003a04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	019b      	lsls	r3, r3, #6
 8003a0a:	22ff      	movs	r2, #255	@ 0xff
 8003a0c:	401a      	ands	r2, r3
 8003a0e:	1dfb      	adds	r3, r7, #7
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	0018      	movs	r0, r3
 8003a14:	2303      	movs	r3, #3
 8003a16:	4003      	ands	r3, r0
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a1c:	481f      	ldr	r0, [pc, #124]	@ (8003a9c <__NVIC_SetPriority+0xd4>)
 8003a1e:	1dfb      	adds	r3, r7, #7
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	b25b      	sxtb	r3, r3
 8003a24:	089b      	lsrs	r3, r3, #2
 8003a26:	430a      	orrs	r2, r1
 8003a28:	33c0      	adds	r3, #192	@ 0xc0
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003a2e:	e031      	b.n	8003a94 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a30:	4a1b      	ldr	r2, [pc, #108]	@ (8003aa0 <__NVIC_SetPriority+0xd8>)
 8003a32:	1dfb      	adds	r3, r7, #7
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	0019      	movs	r1, r3
 8003a38:	230f      	movs	r3, #15
 8003a3a:	400b      	ands	r3, r1
 8003a3c:	3b08      	subs	r3, #8
 8003a3e:	089b      	lsrs	r3, r3, #2
 8003a40:	3306      	adds	r3, #6
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	18d3      	adds	r3, r2, r3
 8003a46:	3304      	adds	r3, #4
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	1dfa      	adds	r2, r7, #7
 8003a4c:	7812      	ldrb	r2, [r2, #0]
 8003a4e:	0011      	movs	r1, r2
 8003a50:	2203      	movs	r2, #3
 8003a52:	400a      	ands	r2, r1
 8003a54:	00d2      	lsls	r2, r2, #3
 8003a56:	21ff      	movs	r1, #255	@ 0xff
 8003a58:	4091      	lsls	r1, r2
 8003a5a:	000a      	movs	r2, r1
 8003a5c:	43d2      	mvns	r2, r2
 8003a5e:	401a      	ands	r2, r3
 8003a60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	019b      	lsls	r3, r3, #6
 8003a66:	22ff      	movs	r2, #255	@ 0xff
 8003a68:	401a      	ands	r2, r3
 8003a6a:	1dfb      	adds	r3, r7, #7
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	0018      	movs	r0, r3
 8003a70:	2303      	movs	r3, #3
 8003a72:	4003      	ands	r3, r0
 8003a74:	00db      	lsls	r3, r3, #3
 8003a76:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a78:	4809      	ldr	r0, [pc, #36]	@ (8003aa0 <__NVIC_SetPriority+0xd8>)
 8003a7a:	1dfb      	adds	r3, r7, #7
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	001c      	movs	r4, r3
 8003a80:	230f      	movs	r3, #15
 8003a82:	4023      	ands	r3, r4
 8003a84:	3b08      	subs	r3, #8
 8003a86:	089b      	lsrs	r3, r3, #2
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	3306      	adds	r3, #6
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	18c3      	adds	r3, r0, r3
 8003a90:	3304      	adds	r3, #4
 8003a92:	601a      	str	r2, [r3, #0]
}
 8003a94:	46c0      	nop			@ (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b003      	add	sp, #12
 8003a9a:	bd90      	pop	{r4, r7, pc}
 8003a9c:	e000e100 	.word	0xe000e100
 8003aa0:	e000ed00 	.word	0xe000ed00

08003aa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	1e5a      	subs	r2, r3, #1
 8003ab0:	2380      	movs	r3, #128	@ 0x80
 8003ab2:	045b      	lsls	r3, r3, #17
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d301      	bcc.n	8003abc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e010      	b.n	8003ade <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003abc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae8 <SysTick_Config+0x44>)
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	3a01      	subs	r2, #1
 8003ac2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	425b      	negs	r3, r3
 8003ac8:	2103      	movs	r1, #3
 8003aca:	0018      	movs	r0, r3
 8003acc:	f7ff ff7c 	bl	80039c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ad0:	4b05      	ldr	r3, [pc, #20]	@ (8003ae8 <SysTick_Config+0x44>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ad6:	4b04      	ldr	r3, [pc, #16]	@ (8003ae8 <SysTick_Config+0x44>)
 8003ad8:	2207      	movs	r2, #7
 8003ada:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	0018      	movs	r0, r3
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	b002      	add	sp, #8
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	46c0      	nop			@ (mov r8, r8)
 8003ae8:	e000e010 	.word	0xe000e010

08003aec <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60b9      	str	r1, [r7, #8]
 8003af4:	607a      	str	r2, [r7, #4]
 8003af6:	210f      	movs	r1, #15
 8003af8:	187b      	adds	r3, r7, r1
 8003afa:	1c02      	adds	r2, r0, #0
 8003afc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	187b      	adds	r3, r7, r1
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	b25b      	sxtb	r3, r3
 8003b06:	0011      	movs	r1, r2
 8003b08:	0018      	movs	r0, r3
 8003b0a:	f7ff ff5d 	bl	80039c8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8003b0e:	46c0      	nop			@ (mov r8, r8)
 8003b10:	46bd      	mov	sp, r7
 8003b12:	b004      	add	sp, #16
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b082      	sub	sp, #8
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	0018      	movs	r0, r3
 8003b22:	f7ff ffbf 	bl	8003aa4 <SysTick_Config>
 8003b26:	0003      	movs	r3, r0
}
 8003b28:	0018      	movs	r0, r3
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	b002      	add	sp, #8
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003b42:	2300      	movs	r3, #0
 8003b44:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003b46:	e149      	b.n	8003ddc <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	697a      	ldr	r2, [r7, #20]
 8003b50:	4091      	lsls	r1, r2
 8003b52:	000a      	movs	r2, r1
 8003b54:	4013      	ands	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d100      	bne.n	8003b60 <HAL_GPIO_Init+0x30>
 8003b5e:	e13a      	b.n	8003dd6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	2203      	movs	r2, #3
 8003b66:	4013      	ands	r3, r2
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d005      	beq.n	8003b78 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	2203      	movs	r2, #3
 8003b72:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d130      	bne.n	8003bda <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	2203      	movs	r2, #3
 8003b84:	409a      	lsls	r2, r3
 8003b86:	0013      	movs	r3, r2
 8003b88:	43da      	mvns	r2, r3
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	68da      	ldr	r2, [r3, #12]
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	409a      	lsls	r2, r3
 8003b9a:	0013      	movs	r3, r2
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bae:	2201      	movs	r2, #1
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	409a      	lsls	r2, r3
 8003bb4:	0013      	movs	r3, r2
 8003bb6:	43da      	mvns	r2, r3
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	091b      	lsrs	r3, r3, #4
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	401a      	ands	r2, r3
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	409a      	lsls	r2, r3
 8003bcc:	0013      	movs	r3, r2
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	2203      	movs	r2, #3
 8003be0:	4013      	ands	r3, r2
 8003be2:	2b03      	cmp	r3, #3
 8003be4:	d017      	beq.n	8003c16 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	409a      	lsls	r2, r3
 8003bf4:	0013      	movs	r3, r2
 8003bf6:	43da      	mvns	r2, r3
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	689a      	ldr	r2, [r3, #8]
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	409a      	lsls	r2, r3
 8003c08:	0013      	movs	r3, r2
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d123      	bne.n	8003c6a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	08da      	lsrs	r2, r3, #3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	3208      	adds	r2, #8
 8003c2a:	0092      	lsls	r2, r2, #2
 8003c2c:	58d3      	ldr	r3, [r2, r3]
 8003c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2207      	movs	r2, #7
 8003c34:	4013      	ands	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	220f      	movs	r2, #15
 8003c3a:	409a      	lsls	r2, r3
 8003c3c:	0013      	movs	r3, r2
 8003c3e:	43da      	mvns	r2, r3
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	4013      	ands	r3, r2
 8003c44:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	691a      	ldr	r2, [r3, #16]
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2107      	movs	r1, #7
 8003c4e:	400b      	ands	r3, r1
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	409a      	lsls	r2, r3
 8003c54:	0013      	movs	r3, r2
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	08da      	lsrs	r2, r3, #3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	3208      	adds	r2, #8
 8003c64:	0092      	lsls	r2, r2, #2
 8003c66:	6939      	ldr	r1, [r7, #16]
 8003c68:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	2203      	movs	r2, #3
 8003c76:	409a      	lsls	r2, r3
 8003c78:	0013      	movs	r3, r2
 8003c7a:	43da      	mvns	r2, r3
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	2203      	movs	r2, #3
 8003c88:	401a      	ands	r2, r3
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	409a      	lsls	r2, r3
 8003c90:	0013      	movs	r3, r2
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	23c0      	movs	r3, #192	@ 0xc0
 8003ca4:	029b      	lsls	r3, r3, #10
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d100      	bne.n	8003cac <HAL_GPIO_Init+0x17c>
 8003caa:	e094      	b.n	8003dd6 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cac:	4b51      	ldr	r3, [pc, #324]	@ (8003df4 <HAL_GPIO_Init+0x2c4>)
 8003cae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cb0:	4b50      	ldr	r3, [pc, #320]	@ (8003df4 <HAL_GPIO_Init+0x2c4>)
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cb8:	4a4f      	ldr	r2, [pc, #316]	@ (8003df8 <HAL_GPIO_Init+0x2c8>)
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	089b      	lsrs	r3, r3, #2
 8003cbe:	3302      	adds	r3, #2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	589b      	ldr	r3, [r3, r2]
 8003cc4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	2203      	movs	r2, #3
 8003cca:	4013      	ands	r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	220f      	movs	r2, #15
 8003cd0:	409a      	lsls	r2, r3
 8003cd2:	0013      	movs	r3, r2
 8003cd4:	43da      	mvns	r2, r3
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	4013      	ands	r3, r2
 8003cda:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	23a0      	movs	r3, #160	@ 0xa0
 8003ce0:	05db      	lsls	r3, r3, #23
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d013      	beq.n	8003d0e <HAL_GPIO_Init+0x1de>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a44      	ldr	r2, [pc, #272]	@ (8003dfc <HAL_GPIO_Init+0x2cc>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d00d      	beq.n	8003d0a <HAL_GPIO_Init+0x1da>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a43      	ldr	r2, [pc, #268]	@ (8003e00 <HAL_GPIO_Init+0x2d0>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d007      	beq.n	8003d06 <HAL_GPIO_Init+0x1d6>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a42      	ldr	r2, [pc, #264]	@ (8003e04 <HAL_GPIO_Init+0x2d4>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d101      	bne.n	8003d02 <HAL_GPIO_Init+0x1d2>
 8003cfe:	2305      	movs	r3, #5
 8003d00:	e006      	b.n	8003d10 <HAL_GPIO_Init+0x1e0>
 8003d02:	2306      	movs	r3, #6
 8003d04:	e004      	b.n	8003d10 <HAL_GPIO_Init+0x1e0>
 8003d06:	2302      	movs	r3, #2
 8003d08:	e002      	b.n	8003d10 <HAL_GPIO_Init+0x1e0>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e000      	b.n	8003d10 <HAL_GPIO_Init+0x1e0>
 8003d0e:	2300      	movs	r3, #0
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	2103      	movs	r1, #3
 8003d14:	400a      	ands	r2, r1
 8003d16:	0092      	lsls	r2, r2, #2
 8003d18:	4093      	lsls	r3, r2
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d20:	4935      	ldr	r1, [pc, #212]	@ (8003df8 <HAL_GPIO_Init+0x2c8>)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	089b      	lsrs	r3, r3, #2
 8003d26:	3302      	adds	r3, #2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d2e:	4b36      	ldr	r3, [pc, #216]	@ (8003e08 <HAL_GPIO_Init+0x2d8>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	43da      	mvns	r2, r3
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	2380      	movs	r3, #128	@ 0x80
 8003d44:	035b      	lsls	r3, r3, #13
 8003d46:	4013      	ands	r3, r2
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003d52:	4b2d      	ldr	r3, [pc, #180]	@ (8003e08 <HAL_GPIO_Init+0x2d8>)
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003d58:	4b2b      	ldr	r3, [pc, #172]	@ (8003e08 <HAL_GPIO_Init+0x2d8>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	43da      	mvns	r2, r3
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	4013      	ands	r3, r2
 8003d66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	2380      	movs	r3, #128	@ 0x80
 8003d6e:	039b      	lsls	r3, r3, #14
 8003d70:	4013      	ands	r3, r2
 8003d72:	d003      	beq.n	8003d7c <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8003d74:	693a      	ldr	r2, [r7, #16]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003d7c:	4b22      	ldr	r3, [pc, #136]	@ (8003e08 <HAL_GPIO_Init+0x2d8>)
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8003d82:	4b21      	ldr	r3, [pc, #132]	@ (8003e08 <HAL_GPIO_Init+0x2d8>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	43da      	mvns	r2, r3
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	2380      	movs	r3, #128	@ 0x80
 8003d98:	029b      	lsls	r3, r3, #10
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	d003      	beq.n	8003da6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003da6:	4b18      	ldr	r3, [pc, #96]	@ (8003e08 <HAL_GPIO_Init+0x2d8>)
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003dac:	4b16      	ldr	r3, [pc, #88]	@ (8003e08 <HAL_GPIO_Init+0x2d8>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	43da      	mvns	r2, r3
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	4013      	ands	r3, r2
 8003dba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	2380      	movs	r3, #128	@ 0x80
 8003dc2:	025b      	lsls	r3, r3, #9
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	d003      	beq.n	8003dd0 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8003e08 <HAL_GPIO_Init+0x2d8>)
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	40da      	lsrs	r2, r3
 8003de4:	1e13      	subs	r3, r2, #0
 8003de6:	d000      	beq.n	8003dea <HAL_GPIO_Init+0x2ba>
 8003de8:	e6ae      	b.n	8003b48 <HAL_GPIO_Init+0x18>
  }
}
 8003dea:	46c0      	nop			@ (mov r8, r8)
 8003dec:	46c0      	nop			@ (mov r8, r8)
 8003dee:	46bd      	mov	sp, r7
 8003df0:	b006      	add	sp, #24
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40021000 	.word	0x40021000
 8003df8:	40010000 	.word	0x40010000
 8003dfc:	50000400 	.word	0x50000400
 8003e00:	50000800 	.word	0x50000800
 8003e04:	50001c00 	.word	0x50001c00
 8003e08:	40010400 	.word	0x40010400

08003e0c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	0008      	movs	r0, r1
 8003e16:	0011      	movs	r1, r2
 8003e18:	1cbb      	adds	r3, r7, #2
 8003e1a:	1c02      	adds	r2, r0, #0
 8003e1c:	801a      	strh	r2, [r3, #0]
 8003e1e:	1c7b      	adds	r3, r7, #1
 8003e20:	1c0a      	adds	r2, r1, #0
 8003e22:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e24:	1c7b      	adds	r3, r7, #1
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d004      	beq.n	8003e36 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e2c:	1cbb      	adds	r3, r7, #2
 8003e2e:	881a      	ldrh	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003e34:	e003      	b.n	8003e3e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003e36:	1cbb      	adds	r3, r7, #2
 8003e38:	881a      	ldrh	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e3e:	46c0      	nop			@ (mov r8, r8)
 8003e40:	46bd      	mov	sp, r7
 8003e42:	b002      	add	sp, #8
 8003e44:	bd80      	pop	{r7, pc}
	...

08003e48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e08f      	b.n	8003f7a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2241      	movs	r2, #65	@ 0x41
 8003e5e:	5c9b      	ldrb	r3, [r3, r2]
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d107      	bne.n	8003e76 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2240      	movs	r2, #64	@ 0x40
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	0018      	movs	r0, r3
 8003e72:	f7ff fb53 	bl	800351c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2241      	movs	r2, #65	@ 0x41
 8003e7a:	2124      	movs	r1, #36	@ 0x24
 8003e7c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2101      	movs	r1, #1
 8003e8a:	438a      	bics	r2, r1
 8003e8c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	493b      	ldr	r1, [pc, #236]	@ (8003f84 <HAL_I2C_Init+0x13c>)
 8003e98:	400a      	ands	r2, r1
 8003e9a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689a      	ldr	r2, [r3, #8]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4938      	ldr	r1, [pc, #224]	@ (8003f88 <HAL_I2C_Init+0x140>)
 8003ea8:	400a      	ands	r2, r1
 8003eaa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d108      	bne.n	8003ec6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2180      	movs	r1, #128	@ 0x80
 8003ebe:	0209      	lsls	r1, r1, #8
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	609a      	str	r2, [r3, #8]
 8003ec4:	e007      	b.n	8003ed6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689a      	ldr	r2, [r3, #8]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2184      	movs	r1, #132	@ 0x84
 8003ed0:	0209      	lsls	r1, r1, #8
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d109      	bne.n	8003ef2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	685a      	ldr	r2, [r3, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2180      	movs	r1, #128	@ 0x80
 8003eea:	0109      	lsls	r1, r1, #4
 8003eec:	430a      	orrs	r2, r1
 8003eee:	605a      	str	r2, [r3, #4]
 8003ef0:	e007      	b.n	8003f02 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4923      	ldr	r1, [pc, #140]	@ (8003f8c <HAL_I2C_Init+0x144>)
 8003efe:	400a      	ands	r2, r1
 8003f00:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4920      	ldr	r1, [pc, #128]	@ (8003f90 <HAL_I2C_Init+0x148>)
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	491a      	ldr	r1, [pc, #104]	@ (8003f88 <HAL_I2C_Init+0x140>)
 8003f1e:	400a      	ands	r2, r1
 8003f20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	691a      	ldr	r2, [r3, #16]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	69d9      	ldr	r1, [r3, #28]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a1a      	ldr	r2, [r3, #32]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2101      	movs	r1, #1
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2241      	movs	r2, #65	@ 0x41
 8003f66:	2120      	movs	r1, #32
 8003f68:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2242      	movs	r2, #66	@ 0x42
 8003f74:	2100      	movs	r1, #0
 8003f76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	b002      	add	sp, #8
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	46c0      	nop			@ (mov r8, r8)
 8003f84:	f0ffffff 	.word	0xf0ffffff
 8003f88:	ffff7fff 	.word	0xffff7fff
 8003f8c:	fffff7ff 	.word	0xfffff7ff
 8003f90:	02008000 	.word	0x02008000

08003f94 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f94:	b590      	push	{r4, r7, lr}
 8003f96:	b089      	sub	sp, #36	@ 0x24
 8003f98:	af02      	add	r7, sp, #8
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	0008      	movs	r0, r1
 8003f9e:	607a      	str	r2, [r7, #4]
 8003fa0:	0019      	movs	r1, r3
 8003fa2:	230a      	movs	r3, #10
 8003fa4:	18fb      	adds	r3, r7, r3
 8003fa6:	1c02      	adds	r2, r0, #0
 8003fa8:	801a      	strh	r2, [r3, #0]
 8003faa:	2308      	movs	r3, #8
 8003fac:	18fb      	adds	r3, r7, r3
 8003fae:	1c0a      	adds	r2, r1, #0
 8003fb0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2241      	movs	r2, #65	@ 0x41
 8003fb6:	5c9b      	ldrb	r3, [r3, r2]
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b20      	cmp	r3, #32
 8003fbc:	d000      	beq.n	8003fc0 <HAL_I2C_Master_Transmit+0x2c>
 8003fbe:	e10a      	b.n	80041d6 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2240      	movs	r2, #64	@ 0x40
 8003fc4:	5c9b      	ldrb	r3, [r3, r2]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d101      	bne.n	8003fce <HAL_I2C_Master_Transmit+0x3a>
 8003fca:	2302      	movs	r3, #2
 8003fcc:	e104      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x244>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2240      	movs	r2, #64	@ 0x40
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003fd6:	f7ff fcc9 	bl	800396c <HAL_GetTick>
 8003fda:	0003      	movs	r3, r0
 8003fdc:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003fde:	2380      	movs	r3, #128	@ 0x80
 8003fe0:	0219      	lsls	r1, r3, #8
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	2319      	movs	r3, #25
 8003fea:	2201      	movs	r2, #1
 8003fec:	f000 fa26 	bl	800443c <I2C_WaitOnFlagUntilTimeout>
 8003ff0:	1e03      	subs	r3, r0, #0
 8003ff2:	d001      	beq.n	8003ff8 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e0ef      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2241      	movs	r2, #65	@ 0x41
 8003ffc:	2121      	movs	r1, #33	@ 0x21
 8003ffe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2242      	movs	r2, #66	@ 0x42
 8004004:	2110      	movs	r1, #16
 8004006:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2208      	movs	r2, #8
 8004018:	18ba      	adds	r2, r7, r2
 800401a:	8812      	ldrh	r2, [r2, #0]
 800401c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004028:	b29b      	uxth	r3, r3
 800402a:	2bff      	cmp	r3, #255	@ 0xff
 800402c:	d906      	bls.n	800403c <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	22ff      	movs	r2, #255	@ 0xff
 8004032:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004034:	2380      	movs	r3, #128	@ 0x80
 8004036:	045b      	lsls	r3, r3, #17
 8004038:	617b      	str	r3, [r7, #20]
 800403a:	e007      	b.n	800404c <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004040:	b29a      	uxth	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004046:	2380      	movs	r3, #128	@ 0x80
 8004048:	049b      	lsls	r3, r3, #18
 800404a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004050:	2b00      	cmp	r3, #0
 8004052:	d027      	beq.n	80040a4 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004058:	781a      	ldrb	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004064:	1c5a      	adds	r2, r3, #1
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800406e:	b29b      	uxth	r3, r3
 8004070:	3b01      	subs	r3, #1
 8004072:	b29a      	uxth	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800407c:	3b01      	subs	r3, #1
 800407e:	b29a      	uxth	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004088:	b2db      	uxtb	r3, r3
 800408a:	3301      	adds	r3, #1
 800408c:	b2da      	uxtb	r2, r3
 800408e:	697c      	ldr	r4, [r7, #20]
 8004090:	230a      	movs	r3, #10
 8004092:	18fb      	adds	r3, r7, r3
 8004094:	8819      	ldrh	r1, [r3, #0]
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	4b51      	ldr	r3, [pc, #324]	@ (80041e0 <HAL_I2C_Master_Transmit+0x24c>)
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	0023      	movs	r3, r4
 800409e:	f000 fc45 	bl	800492c <I2C_TransferConfig>
 80040a2:	e06f      	b.n	8004184 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	697c      	ldr	r4, [r7, #20]
 80040ac:	230a      	movs	r3, #10
 80040ae:	18fb      	adds	r3, r7, r3
 80040b0:	8819      	ldrh	r1, [r3, #0]
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	4b4a      	ldr	r3, [pc, #296]	@ (80041e0 <HAL_I2C_Master_Transmit+0x24c>)
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	0023      	movs	r3, r4
 80040ba:	f000 fc37 	bl	800492c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80040be:	e061      	b.n	8004184 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	0018      	movs	r0, r3
 80040c8:	f000 fa10 	bl	80044ec <I2C_WaitOnTXISFlagUntilTimeout>
 80040cc:	1e03      	subs	r3, r0, #0
 80040ce:	d001      	beq.n	80040d4 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e081      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	781a      	ldrb	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	3b01      	subs	r3, #1
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040fc:	3b01      	subs	r3, #1
 80040fe:	b29a      	uxth	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004108:	b29b      	uxth	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d03a      	beq.n	8004184 <HAL_I2C_Master_Transmit+0x1f0>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004112:	2b00      	cmp	r3, #0
 8004114:	d136      	bne.n	8004184 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004116:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	9300      	str	r3, [sp, #0]
 800411e:	0013      	movs	r3, r2
 8004120:	2200      	movs	r2, #0
 8004122:	2180      	movs	r1, #128	@ 0x80
 8004124:	f000 f98a 	bl	800443c <I2C_WaitOnFlagUntilTimeout>
 8004128:	1e03      	subs	r3, r0, #0
 800412a:	d001      	beq.n	8004130 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e053      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004134:	b29b      	uxth	r3, r3
 8004136:	2bff      	cmp	r3, #255	@ 0xff
 8004138:	d911      	bls.n	800415e <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	22ff      	movs	r2, #255	@ 0xff
 800413e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004144:	b2da      	uxtb	r2, r3
 8004146:	2380      	movs	r3, #128	@ 0x80
 8004148:	045c      	lsls	r4, r3, #17
 800414a:	230a      	movs	r3, #10
 800414c:	18fb      	adds	r3, r7, r3
 800414e:	8819      	ldrh	r1, [r3, #0]
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	2300      	movs	r3, #0
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	0023      	movs	r3, r4
 8004158:	f000 fbe8 	bl	800492c <I2C_TransferConfig>
 800415c:	e012      	b.n	8004184 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004162:	b29a      	uxth	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800416c:	b2da      	uxtb	r2, r3
 800416e:	2380      	movs	r3, #128	@ 0x80
 8004170:	049c      	lsls	r4, r3, #18
 8004172:	230a      	movs	r3, #10
 8004174:	18fb      	adds	r3, r7, r3
 8004176:	8819      	ldrh	r1, [r3, #0]
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	2300      	movs	r3, #0
 800417c:	9300      	str	r3, [sp, #0]
 800417e:	0023      	movs	r3, r4
 8004180:	f000 fbd4 	bl	800492c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d198      	bne.n	80040c0 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800418e:	693a      	ldr	r2, [r7, #16]
 8004190:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	0018      	movs	r0, r3
 8004196:	f000 f9ef 	bl	8004578 <I2C_WaitOnSTOPFlagUntilTimeout>
 800419a:	1e03      	subs	r3, r0, #0
 800419c:	d001      	beq.n	80041a2 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e01a      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2220      	movs	r2, #32
 80041a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	490b      	ldr	r1, [pc, #44]	@ (80041e4 <HAL_I2C_Master_Transmit+0x250>)
 80041b6:	400a      	ands	r2, r1
 80041b8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2241      	movs	r2, #65	@ 0x41
 80041be:	2120      	movs	r1, #32
 80041c0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2242      	movs	r2, #66	@ 0x42
 80041c6:	2100      	movs	r1, #0
 80041c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2240      	movs	r2, #64	@ 0x40
 80041ce:	2100      	movs	r1, #0
 80041d0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	e000      	b.n	80041d8 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80041d6:	2302      	movs	r3, #2
  }
}
 80041d8:	0018      	movs	r0, r3
 80041da:	46bd      	mov	sp, r7
 80041dc:	b007      	add	sp, #28
 80041de:	bd90      	pop	{r4, r7, pc}
 80041e0:	80002000 	.word	0x80002000
 80041e4:	fe00e800 	.word	0xfe00e800

080041e8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80041e8:	b590      	push	{r4, r7, lr}
 80041ea:	b089      	sub	sp, #36	@ 0x24
 80041ec:	af02      	add	r7, sp, #8
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	0008      	movs	r0, r1
 80041f2:	607a      	str	r2, [r7, #4]
 80041f4:	0019      	movs	r1, r3
 80041f6:	230a      	movs	r3, #10
 80041f8:	18fb      	adds	r3, r7, r3
 80041fa:	1c02      	adds	r2, r0, #0
 80041fc:	801a      	strh	r2, [r3, #0]
 80041fe:	2308      	movs	r3, #8
 8004200:	18fb      	adds	r3, r7, r3
 8004202:	1c0a      	adds	r2, r1, #0
 8004204:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2241      	movs	r2, #65	@ 0x41
 800420a:	5c9b      	ldrb	r3, [r3, r2]
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b20      	cmp	r3, #32
 8004210:	d000      	beq.n	8004214 <HAL_I2C_Master_Receive+0x2c>
 8004212:	e0e8      	b.n	80043e6 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2240      	movs	r2, #64	@ 0x40
 8004218:	5c9b      	ldrb	r3, [r3, r2]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_I2C_Master_Receive+0x3a>
 800421e:	2302      	movs	r3, #2
 8004220:	e0e2      	b.n	80043e8 <HAL_I2C_Master_Receive+0x200>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2240      	movs	r2, #64	@ 0x40
 8004226:	2101      	movs	r1, #1
 8004228:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800422a:	f7ff fb9f 	bl	800396c <HAL_GetTick>
 800422e:	0003      	movs	r3, r0
 8004230:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004232:	2380      	movs	r3, #128	@ 0x80
 8004234:	0219      	lsls	r1, r3, #8
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	2319      	movs	r3, #25
 800423e:	2201      	movs	r2, #1
 8004240:	f000 f8fc 	bl	800443c <I2C_WaitOnFlagUntilTimeout>
 8004244:	1e03      	subs	r3, r0, #0
 8004246:	d001      	beq.n	800424c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e0cd      	b.n	80043e8 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2241      	movs	r2, #65	@ 0x41
 8004250:	2122      	movs	r1, #34	@ 0x22
 8004252:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2242      	movs	r2, #66	@ 0x42
 8004258:	2110      	movs	r1, #16
 800425a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2208      	movs	r2, #8
 800426c:	18ba      	adds	r2, r7, r2
 800426e:	8812      	ldrh	r2, [r2, #0]
 8004270:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427c:	b29b      	uxth	r3, r3
 800427e:	2bff      	cmp	r3, #255	@ 0xff
 8004280:	d911      	bls.n	80042a6 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2201      	movs	r2, #1
 8004286:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800428c:	b2da      	uxtb	r2, r3
 800428e:	2380      	movs	r3, #128	@ 0x80
 8004290:	045c      	lsls	r4, r3, #17
 8004292:	230a      	movs	r3, #10
 8004294:	18fb      	adds	r3, r7, r3
 8004296:	8819      	ldrh	r1, [r3, #0]
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	4b55      	ldr	r3, [pc, #340]	@ (80043f0 <HAL_I2C_Master_Receive+0x208>)
 800429c:	9300      	str	r3, [sp, #0]
 800429e:	0023      	movs	r3, r4
 80042a0:	f000 fb44 	bl	800492c <I2C_TransferConfig>
 80042a4:	e076      	b.n	8004394 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	2380      	movs	r3, #128	@ 0x80
 80042b8:	049c      	lsls	r4, r3, #18
 80042ba:	230a      	movs	r3, #10
 80042bc:	18fb      	adds	r3, r7, r3
 80042be:	8819      	ldrh	r1, [r3, #0]
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	4b4b      	ldr	r3, [pc, #300]	@ (80043f0 <HAL_I2C_Master_Receive+0x208>)
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	0023      	movs	r3, r4
 80042c8:	f000 fb30 	bl	800492c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80042cc:	e062      	b.n	8004394 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	0018      	movs	r0, r3
 80042d6:	f000 f993 	bl	8004600 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042da:	1e03      	subs	r3, r0, #0
 80042dc:	d001      	beq.n	80042e2 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e082      	b.n	80043e8 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004318:	b29b      	uxth	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d03a      	beq.n	8004394 <HAL_I2C_Master_Receive+0x1ac>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004322:	2b00      	cmp	r3, #0
 8004324:	d136      	bne.n	8004394 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004326:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	0013      	movs	r3, r2
 8004330:	2200      	movs	r2, #0
 8004332:	2180      	movs	r1, #128	@ 0x80
 8004334:	f000 f882 	bl	800443c <I2C_WaitOnFlagUntilTimeout>
 8004338:	1e03      	subs	r3, r0, #0
 800433a:	d001      	beq.n	8004340 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e053      	b.n	80043e8 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004344:	b29b      	uxth	r3, r3
 8004346:	2bff      	cmp	r3, #255	@ 0xff
 8004348:	d911      	bls.n	800436e <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	22ff      	movs	r2, #255	@ 0xff
 800434e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004354:	b2da      	uxtb	r2, r3
 8004356:	2380      	movs	r3, #128	@ 0x80
 8004358:	045c      	lsls	r4, r3, #17
 800435a:	230a      	movs	r3, #10
 800435c:	18fb      	adds	r3, r7, r3
 800435e:	8819      	ldrh	r1, [r3, #0]
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	2300      	movs	r3, #0
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	0023      	movs	r3, r4
 8004368:	f000 fae0 	bl	800492c <I2C_TransferConfig>
 800436c:	e012      	b.n	8004394 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004372:	b29a      	uxth	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437c:	b2da      	uxtb	r2, r3
 800437e:	2380      	movs	r3, #128	@ 0x80
 8004380:	049c      	lsls	r4, r3, #18
 8004382:	230a      	movs	r3, #10
 8004384:	18fb      	adds	r3, r7, r3
 8004386:	8819      	ldrh	r1, [r3, #0]
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	2300      	movs	r3, #0
 800438c:	9300      	str	r3, [sp, #0]
 800438e:	0023      	movs	r3, r4
 8004390:	f000 facc 	bl	800492c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004398:	b29b      	uxth	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d197      	bne.n	80042ce <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	0018      	movs	r0, r3
 80043a6:	f000 f8e7 	bl	8004578 <I2C_WaitOnSTOPFlagUntilTimeout>
 80043aa:	1e03      	subs	r3, r0, #0
 80043ac:	d001      	beq.n	80043b2 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e01a      	b.n	80043e8 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2220      	movs	r2, #32
 80043b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	490b      	ldr	r1, [pc, #44]	@ (80043f4 <HAL_I2C_Master_Receive+0x20c>)
 80043c6:	400a      	ands	r2, r1
 80043c8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2241      	movs	r2, #65	@ 0x41
 80043ce:	2120      	movs	r1, #32
 80043d0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2242      	movs	r2, #66	@ 0x42
 80043d6:	2100      	movs	r1, #0
 80043d8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2240      	movs	r2, #64	@ 0x40
 80043de:	2100      	movs	r1, #0
 80043e0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80043e2:	2300      	movs	r3, #0
 80043e4:	e000      	b.n	80043e8 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80043e6:	2302      	movs	r3, #2
  }
}
 80043e8:	0018      	movs	r0, r3
 80043ea:	46bd      	mov	sp, r7
 80043ec:	b007      	add	sp, #28
 80043ee:	bd90      	pop	{r4, r7, pc}
 80043f0:	80002400 	.word	0x80002400
 80043f4:	fe00e800 	.word	0xfe00e800

080043f8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	2202      	movs	r2, #2
 8004408:	4013      	ands	r3, r2
 800440a:	2b02      	cmp	r3, #2
 800440c:	d103      	bne.n	8004416 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2200      	movs	r2, #0
 8004414:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	2201      	movs	r2, #1
 800441e:	4013      	ands	r3, r2
 8004420:	2b01      	cmp	r3, #1
 8004422:	d007      	beq.n	8004434 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	699a      	ldr	r2, [r3, #24]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2101      	movs	r1, #1
 8004430:	430a      	orrs	r2, r1
 8004432:	619a      	str	r2, [r3, #24]
  }
}
 8004434:	46c0      	nop			@ (mov r8, r8)
 8004436:	46bd      	mov	sp, r7
 8004438:	b002      	add	sp, #8
 800443a:	bd80      	pop	{r7, pc}

0800443c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	603b      	str	r3, [r7, #0]
 8004448:	1dfb      	adds	r3, r7, #7
 800444a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800444c:	e03a      	b.n	80044c4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	6839      	ldr	r1, [r7, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	0018      	movs	r0, r3
 8004456:	f000 f971 	bl	800473c <I2C_IsErrorOccurred>
 800445a:	1e03      	subs	r3, r0, #0
 800445c:	d001      	beq.n	8004462 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e040      	b.n	80044e4 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	3301      	adds	r3, #1
 8004466:	d02d      	beq.n	80044c4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004468:	f7ff fa80 	bl	800396c <HAL_GetTick>
 800446c:	0002      	movs	r2, r0
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	683a      	ldr	r2, [r7, #0]
 8004474:	429a      	cmp	r2, r3
 8004476:	d302      	bcc.n	800447e <I2C_WaitOnFlagUntilTimeout+0x42>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d122      	bne.n	80044c4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	4013      	ands	r3, r2
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	425a      	negs	r2, r3
 800448e:	4153      	adcs	r3, r2
 8004490:	b2db      	uxtb	r3, r3
 8004492:	001a      	movs	r2, r3
 8004494:	1dfb      	adds	r3, r7, #7
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d113      	bne.n	80044c4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a0:	2220      	movs	r2, #32
 80044a2:	431a      	orrs	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2241      	movs	r2, #65	@ 0x41
 80044ac:	2120      	movs	r1, #32
 80044ae:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2242      	movs	r2, #66	@ 0x42
 80044b4:	2100      	movs	r1, #0
 80044b6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2240      	movs	r2, #64	@ 0x40
 80044bc:	2100      	movs	r1, #0
 80044be:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e00f      	b.n	80044e4 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	4013      	ands	r3, r2
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	425a      	negs	r2, r3
 80044d4:	4153      	adcs	r3, r2
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	001a      	movs	r2, r3
 80044da:	1dfb      	adds	r3, r7, #7
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d0b5      	beq.n	800444e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	0018      	movs	r0, r3
 80044e6:	46bd      	mov	sp, r7
 80044e8:	b004      	add	sp, #16
 80044ea:	bd80      	pop	{r7, pc}

080044ec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044f8:	e032      	b.n	8004560 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	68b9      	ldr	r1, [r7, #8]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	0018      	movs	r0, r3
 8004502:	f000 f91b 	bl	800473c <I2C_IsErrorOccurred>
 8004506:	1e03      	subs	r3, r0, #0
 8004508:	d001      	beq.n	800450e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e030      	b.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	3301      	adds	r3, #1
 8004512:	d025      	beq.n	8004560 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004514:	f7ff fa2a 	bl	800396c <HAL_GetTick>
 8004518:	0002      	movs	r2, r0
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	429a      	cmp	r2, r3
 8004522:	d302      	bcc.n	800452a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d11a      	bne.n	8004560 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	2202      	movs	r2, #2
 8004532:	4013      	ands	r3, r2
 8004534:	2b02      	cmp	r3, #2
 8004536:	d013      	beq.n	8004560 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800453c:	2220      	movs	r2, #32
 800453e:	431a      	orrs	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2241      	movs	r2, #65	@ 0x41
 8004548:	2120      	movs	r1, #32
 800454a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2242      	movs	r2, #66	@ 0x42
 8004550:	2100      	movs	r1, #0
 8004552:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2240      	movs	r2, #64	@ 0x40
 8004558:	2100      	movs	r1, #0
 800455a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e007      	b.n	8004570 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	2202      	movs	r2, #2
 8004568:	4013      	ands	r3, r2
 800456a:	2b02      	cmp	r3, #2
 800456c:	d1c5      	bne.n	80044fa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	0018      	movs	r0, r3
 8004572:	46bd      	mov	sp, r7
 8004574:	b004      	add	sp, #16
 8004576:	bd80      	pop	{r7, pc}

08004578 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004584:	e02f      	b.n	80045e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	68b9      	ldr	r1, [r7, #8]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	0018      	movs	r0, r3
 800458e:	f000 f8d5 	bl	800473c <I2C_IsErrorOccurred>
 8004592:	1e03      	subs	r3, r0, #0
 8004594:	d001      	beq.n	800459a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e02d      	b.n	80045f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800459a:	f7ff f9e7 	bl	800396c <HAL_GetTick>
 800459e:	0002      	movs	r2, r0
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	68ba      	ldr	r2, [r7, #8]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d302      	bcc.n	80045b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d11a      	bne.n	80045e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	2220      	movs	r2, #32
 80045b8:	4013      	ands	r3, r2
 80045ba:	2b20      	cmp	r3, #32
 80045bc:	d013      	beq.n	80045e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045c2:	2220      	movs	r2, #32
 80045c4:	431a      	orrs	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2241      	movs	r2, #65	@ 0x41
 80045ce:	2120      	movs	r1, #32
 80045d0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2242      	movs	r2, #66	@ 0x42
 80045d6:	2100      	movs	r1, #0
 80045d8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2240      	movs	r2, #64	@ 0x40
 80045de:	2100      	movs	r1, #0
 80045e0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e007      	b.n	80045f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	2220      	movs	r2, #32
 80045ee:	4013      	ands	r3, r2
 80045f0:	2b20      	cmp	r3, #32
 80045f2:	d1c8      	bne.n	8004586 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	0018      	movs	r0, r3
 80045f8:	46bd      	mov	sp, r7
 80045fa:	b004      	add	sp, #16
 80045fc:	bd80      	pop	{r7, pc}
	...

08004600 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800460c:	2317      	movs	r3, #23
 800460e:	18fb      	adds	r3, r7, r3
 8004610:	2200      	movs	r2, #0
 8004612:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004614:	e07b      	b.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	68b9      	ldr	r1, [r7, #8]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	0018      	movs	r0, r3
 800461e:	f000 f88d 	bl	800473c <I2C_IsErrorOccurred>
 8004622:	1e03      	subs	r3, r0, #0
 8004624:	d003      	beq.n	800462e <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8004626:	2317      	movs	r3, #23
 8004628:	18fb      	adds	r3, r7, r3
 800462a:	2201      	movs	r2, #1
 800462c:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	2220      	movs	r2, #32
 8004636:	4013      	ands	r3, r2
 8004638:	2b20      	cmp	r3, #32
 800463a:	d140      	bne.n	80046be <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 800463c:	2117      	movs	r1, #23
 800463e:	187b      	adds	r3, r7, r1
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d13b      	bne.n	80046be <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	2204      	movs	r2, #4
 800464e:	4013      	ands	r3, r2
 8004650:	2b04      	cmp	r3, #4
 8004652:	d106      	bne.n	8004662 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004658:	2b00      	cmp	r3, #0
 800465a:	d002      	beq.n	8004662 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800465c:	187b      	adds	r3, r7, r1
 800465e:	2200      	movs	r2, #0
 8004660:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	2210      	movs	r2, #16
 800466a:	4013      	ands	r3, r2
 800466c:	2b10      	cmp	r3, #16
 800466e:	d123      	bne.n	80046b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2210      	movs	r2, #16
 8004676:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2204      	movs	r2, #4
 800467c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2220      	movs	r2, #32
 8004684:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4929      	ldr	r1, [pc, #164]	@ (8004738 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8004692:	400a      	ands	r2, r1
 8004694:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2241      	movs	r2, #65	@ 0x41
 800469a:	2120      	movs	r1, #32
 800469c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2242      	movs	r2, #66	@ 0x42
 80046a2:	2100      	movs	r1, #0
 80046a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2240      	movs	r2, #64	@ 0x40
 80046aa:	2100      	movs	r1, #0
 80046ac:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80046ae:	2317      	movs	r3, #23
 80046b0:	18fb      	adds	r3, r7, r3
 80046b2:	2201      	movs	r2, #1
 80046b4:	701a      	strb	r2, [r3, #0]
 80046b6:	e002      	b.n	80046be <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80046be:	f7ff f955 	bl	800396c <HAL_GetTick>
 80046c2:	0002      	movs	r2, r0
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d302      	bcc.n	80046d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d11c      	bne.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80046d4:	2017      	movs	r0, #23
 80046d6:	183b      	adds	r3, r7, r0
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d117      	bne.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	2204      	movs	r2, #4
 80046e6:	4013      	ands	r3, r2
 80046e8:	2b04      	cmp	r3, #4
 80046ea:	d010      	beq.n	800470e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f0:	2220      	movs	r2, #32
 80046f2:	431a      	orrs	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2241      	movs	r2, #65	@ 0x41
 80046fc:	2120      	movs	r1, #32
 80046fe:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2240      	movs	r2, #64	@ 0x40
 8004704:	2100      	movs	r1, #0
 8004706:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004708:	183b      	adds	r3, r7, r0
 800470a:	2201      	movs	r2, #1
 800470c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	2204      	movs	r2, #4
 8004716:	4013      	ands	r3, r2
 8004718:	2b04      	cmp	r3, #4
 800471a:	d005      	beq.n	8004728 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800471c:	2317      	movs	r3, #23
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d100      	bne.n	8004728 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004726:	e776      	b.n	8004616 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004728:	2317      	movs	r3, #23
 800472a:	18fb      	adds	r3, r7, r3
 800472c:	781b      	ldrb	r3, [r3, #0]
}
 800472e:	0018      	movs	r0, r3
 8004730:	46bd      	mov	sp, r7
 8004732:	b006      	add	sp, #24
 8004734:	bd80      	pop	{r7, pc}
 8004736:	46c0      	nop			@ (mov r8, r8)
 8004738:	fe00e800 	.word	0xfe00e800

0800473c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b08a      	sub	sp, #40	@ 0x28
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004748:	2327      	movs	r3, #39	@ 0x27
 800474a:	18fb      	adds	r3, r7, r3
 800474c:	2200      	movs	r2, #0
 800474e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004758:	2300      	movs	r3, #0
 800475a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	2210      	movs	r2, #16
 8004764:	4013      	ands	r3, r2
 8004766:	d100      	bne.n	800476a <I2C_IsErrorOccurred+0x2e>
 8004768:	e079      	b.n	800485e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2210      	movs	r2, #16
 8004770:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004772:	e057      	b.n	8004824 <I2C_IsErrorOccurred+0xe8>
 8004774:	2227      	movs	r2, #39	@ 0x27
 8004776:	18bb      	adds	r3, r7, r2
 8004778:	18ba      	adds	r2, r7, r2
 800477a:	7812      	ldrb	r2, [r2, #0]
 800477c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	3301      	adds	r3, #1
 8004782:	d04f      	beq.n	8004824 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004784:	f7ff f8f2 	bl	800396c <HAL_GetTick>
 8004788:	0002      	movs	r2, r0
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	68ba      	ldr	r2, [r7, #8]
 8004790:	429a      	cmp	r2, r3
 8004792:	d302      	bcc.n	800479a <I2C_IsErrorOccurred+0x5e>
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d144      	bne.n	8004824 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	2380      	movs	r3, #128	@ 0x80
 80047a2:	01db      	lsls	r3, r3, #7
 80047a4:	4013      	ands	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80047a8:	2013      	movs	r0, #19
 80047aa:	183b      	adds	r3, r7, r0
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	2142      	movs	r1, #66	@ 0x42
 80047b0:	5c52      	ldrb	r2, [r2, r1]
 80047b2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699a      	ldr	r2, [r3, #24]
 80047ba:	2380      	movs	r3, #128	@ 0x80
 80047bc:	021b      	lsls	r3, r3, #8
 80047be:	401a      	ands	r2, r3
 80047c0:	2380      	movs	r3, #128	@ 0x80
 80047c2:	021b      	lsls	r3, r3, #8
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d126      	bne.n	8004816 <I2C_IsErrorOccurred+0xda>
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	2380      	movs	r3, #128	@ 0x80
 80047cc:	01db      	lsls	r3, r3, #7
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d021      	beq.n	8004816 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80047d2:	183b      	adds	r3, r7, r0
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	2b20      	cmp	r3, #32
 80047d8:	d01d      	beq.n	8004816 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2180      	movs	r1, #128	@ 0x80
 80047e6:	01c9      	lsls	r1, r1, #7
 80047e8:	430a      	orrs	r2, r1
 80047ea:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80047ec:	f7ff f8be 	bl	800396c <HAL_GetTick>
 80047f0:	0003      	movs	r3, r0
 80047f2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047f4:	e00f      	b.n	8004816 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80047f6:	f7ff f8b9 	bl	800396c <HAL_GetTick>
 80047fa:	0002      	movs	r2, r0
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	2b19      	cmp	r3, #25
 8004802:	d908      	bls.n	8004816 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	2220      	movs	r2, #32
 8004808:	4313      	orrs	r3, r2
 800480a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800480c:	2327      	movs	r3, #39	@ 0x27
 800480e:	18fb      	adds	r3, r7, r3
 8004810:	2201      	movs	r2, #1
 8004812:	701a      	strb	r2, [r3, #0]

              break;
 8004814:	e006      	b.n	8004824 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	2220      	movs	r2, #32
 800481e:	4013      	ands	r3, r2
 8004820:	2b20      	cmp	r3, #32
 8004822:	d1e8      	bne.n	80047f6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	2220      	movs	r2, #32
 800482c:	4013      	ands	r3, r2
 800482e:	2b20      	cmp	r3, #32
 8004830:	d004      	beq.n	800483c <I2C_IsErrorOccurred+0x100>
 8004832:	2327      	movs	r3, #39	@ 0x27
 8004834:	18fb      	adds	r3, r7, r3
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d09b      	beq.n	8004774 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800483c:	2327      	movs	r3, #39	@ 0x27
 800483e:	18fb      	adds	r3, r7, r3
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d103      	bne.n	800484e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2220      	movs	r2, #32
 800484c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	2204      	movs	r2, #4
 8004852:	4313      	orrs	r3, r2
 8004854:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004856:	2327      	movs	r3, #39	@ 0x27
 8004858:	18fb      	adds	r3, r7, r3
 800485a:	2201      	movs	r2, #1
 800485c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	2380      	movs	r3, #128	@ 0x80
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	4013      	ands	r3, r2
 800486e:	d00c      	beq.n	800488a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004870:	6a3b      	ldr	r3, [r7, #32]
 8004872:	2201      	movs	r2, #1
 8004874:	4313      	orrs	r3, r2
 8004876:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2280      	movs	r2, #128	@ 0x80
 800487e:	0052      	lsls	r2, r2, #1
 8004880:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004882:	2327      	movs	r3, #39	@ 0x27
 8004884:	18fb      	adds	r3, r7, r3
 8004886:	2201      	movs	r2, #1
 8004888:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	2380      	movs	r3, #128	@ 0x80
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	4013      	ands	r3, r2
 8004892:	d00c      	beq.n	80048ae <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004894:	6a3b      	ldr	r3, [r7, #32]
 8004896:	2208      	movs	r2, #8
 8004898:	4313      	orrs	r3, r2
 800489a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2280      	movs	r2, #128	@ 0x80
 80048a2:	00d2      	lsls	r2, r2, #3
 80048a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048a6:	2327      	movs	r3, #39	@ 0x27
 80048a8:	18fb      	adds	r3, r7, r3
 80048aa:	2201      	movs	r2, #1
 80048ac:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	2380      	movs	r3, #128	@ 0x80
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4013      	ands	r3, r2
 80048b6:	d00c      	beq.n	80048d2 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80048b8:	6a3b      	ldr	r3, [r7, #32]
 80048ba:	2202      	movs	r2, #2
 80048bc:	4313      	orrs	r3, r2
 80048be:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2280      	movs	r2, #128	@ 0x80
 80048c6:	0092      	lsls	r2, r2, #2
 80048c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048ca:	2327      	movs	r3, #39	@ 0x27
 80048cc:	18fb      	adds	r3, r7, r3
 80048ce:	2201      	movs	r2, #1
 80048d0:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80048d2:	2327      	movs	r3, #39	@ 0x27
 80048d4:	18fb      	adds	r3, r7, r3
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d01d      	beq.n	8004918 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	0018      	movs	r0, r3
 80048e0:	f7ff fd8a 	bl	80043f8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685a      	ldr	r2, [r3, #4]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	490e      	ldr	r1, [pc, #56]	@ (8004928 <I2C_IsErrorOccurred+0x1ec>)
 80048f0:	400a      	ands	r2, r1
 80048f2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048f8:	6a3b      	ldr	r3, [r7, #32]
 80048fa:	431a      	orrs	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2241      	movs	r2, #65	@ 0x41
 8004904:	2120      	movs	r1, #32
 8004906:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2242      	movs	r2, #66	@ 0x42
 800490c:	2100      	movs	r1, #0
 800490e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2240      	movs	r2, #64	@ 0x40
 8004914:	2100      	movs	r1, #0
 8004916:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004918:	2327      	movs	r3, #39	@ 0x27
 800491a:	18fb      	adds	r3, r7, r3
 800491c:	781b      	ldrb	r3, [r3, #0]
}
 800491e:	0018      	movs	r0, r3
 8004920:	46bd      	mov	sp, r7
 8004922:	b00a      	add	sp, #40	@ 0x28
 8004924:	bd80      	pop	{r7, pc}
 8004926:	46c0      	nop			@ (mov r8, r8)
 8004928:	fe00e800 	.word	0xfe00e800

0800492c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800492c:	b590      	push	{r4, r7, lr}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	0008      	movs	r0, r1
 8004936:	0011      	movs	r1, r2
 8004938:	607b      	str	r3, [r7, #4]
 800493a:	240a      	movs	r4, #10
 800493c:	193b      	adds	r3, r7, r4
 800493e:	1c02      	adds	r2, r0, #0
 8004940:	801a      	strh	r2, [r3, #0]
 8004942:	2009      	movs	r0, #9
 8004944:	183b      	adds	r3, r7, r0
 8004946:	1c0a      	adds	r2, r1, #0
 8004948:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800494a:	193b      	adds	r3, r7, r4
 800494c:	881b      	ldrh	r3, [r3, #0]
 800494e:	059b      	lsls	r3, r3, #22
 8004950:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004952:	183b      	adds	r3, r7, r0
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	0419      	lsls	r1, r3, #16
 8004958:	23ff      	movs	r3, #255	@ 0xff
 800495a:	041b      	lsls	r3, r3, #16
 800495c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800495e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004966:	4313      	orrs	r3, r2
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	085b      	lsrs	r3, r3, #1
 800496c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004976:	0d51      	lsrs	r1, r2, #21
 8004978:	2280      	movs	r2, #128	@ 0x80
 800497a:	00d2      	lsls	r2, r2, #3
 800497c:	400a      	ands	r2, r1
 800497e:	4907      	ldr	r1, [pc, #28]	@ (800499c <I2C_TransferConfig+0x70>)
 8004980:	430a      	orrs	r2, r1
 8004982:	43d2      	mvns	r2, r2
 8004984:	401a      	ands	r2, r3
 8004986:	0011      	movs	r1, r2
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	430a      	orrs	r2, r1
 8004990:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004992:	46c0      	nop			@ (mov r8, r8)
 8004994:	46bd      	mov	sp, r7
 8004996:	b007      	add	sp, #28
 8004998:	bd90      	pop	{r4, r7, pc}
 800499a:	46c0      	nop			@ (mov r8, r8)
 800499c:	03ff63ff 	.word	0x03ff63ff

080049a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2241      	movs	r2, #65	@ 0x41
 80049ae:	5c9b      	ldrb	r3, [r3, r2]
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b20      	cmp	r3, #32
 80049b4:	d138      	bne.n	8004a28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2240      	movs	r2, #64	@ 0x40
 80049ba:	5c9b      	ldrb	r3, [r3, r2]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d101      	bne.n	80049c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049c0:	2302      	movs	r3, #2
 80049c2:	e032      	b.n	8004a2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2240      	movs	r2, #64	@ 0x40
 80049c8:	2101      	movs	r1, #1
 80049ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2241      	movs	r2, #65	@ 0x41
 80049d0:	2124      	movs	r1, #36	@ 0x24
 80049d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2101      	movs	r1, #1
 80049e0:	438a      	bics	r2, r1
 80049e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4911      	ldr	r1, [pc, #68]	@ (8004a34 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80049f0:	400a      	ands	r2, r1
 80049f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6819      	ldr	r1, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	430a      	orrs	r2, r1
 8004a02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2101      	movs	r1, #1
 8004a10:	430a      	orrs	r2, r1
 8004a12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2241      	movs	r2, #65	@ 0x41
 8004a18:	2120      	movs	r1, #32
 8004a1a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2240      	movs	r2, #64	@ 0x40
 8004a20:	2100      	movs	r1, #0
 8004a22:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	e000      	b.n	8004a2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a28:	2302      	movs	r3, #2
  }
}
 8004a2a:	0018      	movs	r0, r3
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	b002      	add	sp, #8
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	46c0      	nop			@ (mov r8, r8)
 8004a34:	ffffefff 	.word	0xffffefff

08004a38 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2241      	movs	r2, #65	@ 0x41
 8004a46:	5c9b      	ldrb	r3, [r3, r2]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b20      	cmp	r3, #32
 8004a4c:	d139      	bne.n	8004ac2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2240      	movs	r2, #64	@ 0x40
 8004a52:	5c9b      	ldrb	r3, [r3, r2]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e033      	b.n	8004ac4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2240      	movs	r2, #64	@ 0x40
 8004a60:	2101      	movs	r1, #1
 8004a62:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2241      	movs	r2, #65	@ 0x41
 8004a68:	2124      	movs	r1, #36	@ 0x24
 8004a6a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2101      	movs	r1, #1
 8004a78:	438a      	bics	r2, r1
 8004a7a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	4a11      	ldr	r2, [pc, #68]	@ (8004acc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004a88:	4013      	ands	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	021b      	lsls	r3, r3, #8
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2101      	movs	r1, #1
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2241      	movs	r2, #65	@ 0x41
 8004ab2:	2120      	movs	r1, #32
 8004ab4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2240      	movs	r2, #64	@ 0x40
 8004aba:	2100      	movs	r1, #0
 8004abc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	e000      	b.n	8004ac4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ac2:	2302      	movs	r3, #2
  }
}
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	b004      	add	sp, #16
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	fffff0ff 	.word	0xfffff0ff

08004ad0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ad0:	b5b0      	push	{r4, r5, r7, lr}
 8004ad2:	b08a      	sub	sp, #40	@ 0x28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d102      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	f000 fb6c 	bl	80051bc <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ae4:	4bc8      	ldr	r3, [pc, #800]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	220c      	movs	r2, #12
 8004aea:	4013      	ands	r3, r2
 8004aec:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004aee:	4bc6      	ldr	r3, [pc, #792]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004af0:	68da      	ldr	r2, [r3, #12]
 8004af2:	2380      	movs	r3, #128	@ 0x80
 8004af4:	025b      	lsls	r3, r3, #9
 8004af6:	4013      	ands	r3, r2
 8004af8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2201      	movs	r2, #1
 8004b00:	4013      	ands	r3, r2
 8004b02:	d100      	bne.n	8004b06 <HAL_RCC_OscConfig+0x36>
 8004b04:	e07d      	b.n	8004c02 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d007      	beq.n	8004b1c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	2b0c      	cmp	r3, #12
 8004b10:	d112      	bne.n	8004b38 <HAL_RCC_OscConfig+0x68>
 8004b12:	69ba      	ldr	r2, [r7, #24]
 8004b14:	2380      	movs	r3, #128	@ 0x80
 8004b16:	025b      	lsls	r3, r3, #9
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d10d      	bne.n	8004b38 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b1c:	4bba      	ldr	r3, [pc, #744]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	2380      	movs	r3, #128	@ 0x80
 8004b22:	029b      	lsls	r3, r3, #10
 8004b24:	4013      	ands	r3, r2
 8004b26:	d100      	bne.n	8004b2a <HAL_RCC_OscConfig+0x5a>
 8004b28:	e06a      	b.n	8004c00 <HAL_RCC_OscConfig+0x130>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d166      	bne.n	8004c00 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	f000 fb42 	bl	80051bc <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	2380      	movs	r3, #128	@ 0x80
 8004b3e:	025b      	lsls	r3, r3, #9
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d107      	bne.n	8004b54 <HAL_RCC_OscConfig+0x84>
 8004b44:	4bb0      	ldr	r3, [pc, #704]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	4baf      	ldr	r3, [pc, #700]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b4a:	2180      	movs	r1, #128	@ 0x80
 8004b4c:	0249      	lsls	r1, r1, #9
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	e027      	b.n	8004ba4 <HAL_RCC_OscConfig+0xd4>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685a      	ldr	r2, [r3, #4]
 8004b58:	23a0      	movs	r3, #160	@ 0xa0
 8004b5a:	02db      	lsls	r3, r3, #11
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d10e      	bne.n	8004b7e <HAL_RCC_OscConfig+0xae>
 8004b60:	4ba9      	ldr	r3, [pc, #676]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	4ba8      	ldr	r3, [pc, #672]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b66:	2180      	movs	r1, #128	@ 0x80
 8004b68:	02c9      	lsls	r1, r1, #11
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	601a      	str	r2, [r3, #0]
 8004b6e:	4ba6      	ldr	r3, [pc, #664]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	4ba5      	ldr	r3, [pc, #660]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b74:	2180      	movs	r1, #128	@ 0x80
 8004b76:	0249      	lsls	r1, r1, #9
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	601a      	str	r2, [r3, #0]
 8004b7c:	e012      	b.n	8004ba4 <HAL_RCC_OscConfig+0xd4>
 8004b7e:	4ba2      	ldr	r3, [pc, #648]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	4ba1      	ldr	r3, [pc, #644]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b84:	49a1      	ldr	r1, [pc, #644]	@ (8004e0c <HAL_RCC_OscConfig+0x33c>)
 8004b86:	400a      	ands	r2, r1
 8004b88:	601a      	str	r2, [r3, #0]
 8004b8a:	4b9f      	ldr	r3, [pc, #636]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	2380      	movs	r3, #128	@ 0x80
 8004b90:	025b      	lsls	r3, r3, #9
 8004b92:	4013      	ands	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4b9b      	ldr	r3, [pc, #620]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	4b9a      	ldr	r3, [pc, #616]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004b9e:	499c      	ldr	r1, [pc, #624]	@ (8004e10 <HAL_RCC_OscConfig+0x340>)
 8004ba0:	400a      	ands	r2, r1
 8004ba2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d014      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bac:	f7fe fede 	bl	800396c <HAL_GetTick>
 8004bb0:	0003      	movs	r3, r0
 8004bb2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bb4:	e008      	b.n	8004bc8 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bb6:	f7fe fed9 	bl	800396c <HAL_GetTick>
 8004bba:	0002      	movs	r2, r0
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	2b64      	cmp	r3, #100	@ 0x64
 8004bc2:	d901      	bls.n	8004bc8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e2f9      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bc8:	4b8f      	ldr	r3, [pc, #572]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	2380      	movs	r3, #128	@ 0x80
 8004bce:	029b      	lsls	r3, r3, #10
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	d0f0      	beq.n	8004bb6 <HAL_RCC_OscConfig+0xe6>
 8004bd4:	e015      	b.n	8004c02 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd6:	f7fe fec9 	bl	800396c <HAL_GetTick>
 8004bda:	0003      	movs	r3, r0
 8004bdc:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004be0:	f7fe fec4 	bl	800396c <HAL_GetTick>
 8004be4:	0002      	movs	r2, r0
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b64      	cmp	r3, #100	@ 0x64
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e2e4      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004bf2:	4b85      	ldr	r3, [pc, #532]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	2380      	movs	r3, #128	@ 0x80
 8004bf8:	029b      	lsls	r3, r3, #10
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0x110>
 8004bfe:	e000      	b.n	8004c02 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c00:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2202      	movs	r2, #2
 8004c08:	4013      	ands	r3, r2
 8004c0a:	d100      	bne.n	8004c0e <HAL_RCC_OscConfig+0x13e>
 8004c0c:	e099      	b.n	8004d42 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c16:	2220      	movs	r2, #32
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d009      	beq.n	8004c30 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004c1c:	4b7a      	ldr	r3, [pc, #488]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	4b79      	ldr	r3, [pc, #484]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004c22:	2120      	movs	r1, #32
 8004c24:	430a      	orrs	r2, r1
 8004c26:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	4393      	bics	r3, r2
 8004c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d005      	beq.n	8004c42 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	2b0c      	cmp	r3, #12
 8004c3a:	d13e      	bne.n	8004cba <HAL_RCC_OscConfig+0x1ea>
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d13b      	bne.n	8004cba <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004c42:	4b71      	ldr	r3, [pc, #452]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2204      	movs	r2, #4
 8004c48:	4013      	ands	r3, r2
 8004c4a:	d004      	beq.n	8004c56 <HAL_RCC_OscConfig+0x186>
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e2b2      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c56:	4b6c      	ldr	r3, [pc, #432]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	4a6e      	ldr	r2, [pc, #440]	@ (8004e14 <HAL_RCC_OscConfig+0x344>)
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	0019      	movs	r1, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	691b      	ldr	r3, [r3, #16]
 8004c64:	021a      	lsls	r2, r3, #8
 8004c66:	4b68      	ldr	r3, [pc, #416]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004c6c:	4b66      	ldr	r3, [pc, #408]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2209      	movs	r2, #9
 8004c72:	4393      	bics	r3, r2
 8004c74:	0019      	movs	r1, r3
 8004c76:	4b64      	ldr	r3, [pc, #400]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c7e:	f000 fbeb 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 8004c82:	0001      	movs	r1, r0
 8004c84:	4b60      	ldr	r3, [pc, #384]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	091b      	lsrs	r3, r3, #4
 8004c8a:	220f      	movs	r2, #15
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	4a62      	ldr	r2, [pc, #392]	@ (8004e18 <HAL_RCC_OscConfig+0x348>)
 8004c90:	5cd3      	ldrb	r3, [r2, r3]
 8004c92:	000a      	movs	r2, r1
 8004c94:	40da      	lsrs	r2, r3
 8004c96:	4b61      	ldr	r3, [pc, #388]	@ (8004e1c <HAL_RCC_OscConfig+0x34c>)
 8004c98:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004c9a:	4b61      	ldr	r3, [pc, #388]	@ (8004e20 <HAL_RCC_OscConfig+0x350>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2513      	movs	r5, #19
 8004ca0:	197c      	adds	r4, r7, r5
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	f7fe fe1c 	bl	80038e0 <HAL_InitTick>
 8004ca8:	0003      	movs	r3, r0
 8004caa:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004cac:	197b      	adds	r3, r7, r5
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d046      	beq.n	8004d42 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8004cb4:	197b      	adds	r3, r7, r5
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	e280      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d027      	beq.n	8004d10 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004cc0:	4b51      	ldr	r3, [pc, #324]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2209      	movs	r2, #9
 8004cc6:	4393      	bics	r3, r2
 8004cc8:	0019      	movs	r1, r3
 8004cca:	4b4f      	ldr	r3, [pc, #316]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004ccc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd2:	f7fe fe4b 	bl	800396c <HAL_GetTick>
 8004cd6:	0003      	movs	r3, r0
 8004cd8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cdc:	f7fe fe46 	bl	800396c <HAL_GetTick>
 8004ce0:	0002      	movs	r2, r0
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e266      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cee:	4b46      	ldr	r3, [pc, #280]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2204      	movs	r2, #4
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	d0f1      	beq.n	8004cdc <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf8:	4b43      	ldr	r3, [pc, #268]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	4a45      	ldr	r2, [pc, #276]	@ (8004e14 <HAL_RCC_OscConfig+0x344>)
 8004cfe:	4013      	ands	r3, r2
 8004d00:	0019      	movs	r1, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	021a      	lsls	r2, r3, #8
 8004d08:	4b3f      	ldr	r3, [pc, #252]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	605a      	str	r2, [r3, #4]
 8004d0e:	e018      	b.n	8004d42 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d10:	4b3d      	ldr	r3, [pc, #244]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	4b3c      	ldr	r3, [pc, #240]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d16:	2101      	movs	r1, #1
 8004d18:	438a      	bics	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1c:	f7fe fe26 	bl	800396c <HAL_GetTick>
 8004d20:	0003      	movs	r3, r0
 8004d22:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d24:	e008      	b.n	8004d38 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d26:	f7fe fe21 	bl	800396c <HAL_GetTick>
 8004d2a:	0002      	movs	r2, r0
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d901      	bls.n	8004d38 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e241      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d38:	4b33      	ldr	r3, [pc, #204]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2204      	movs	r2, #4
 8004d3e:	4013      	ands	r3, r2
 8004d40:	d1f1      	bne.n	8004d26 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2210      	movs	r2, #16
 8004d48:	4013      	ands	r3, r2
 8004d4a:	d100      	bne.n	8004d4e <HAL_RCC_OscConfig+0x27e>
 8004d4c:	e0a1      	b.n	8004e92 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d140      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d54:	4b2c      	ldr	r3, [pc, #176]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	2380      	movs	r3, #128	@ 0x80
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	d005      	beq.n	8004d6c <HAL_RCC_OscConfig+0x29c>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e227      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d6c:	4b26      	ldr	r3, [pc, #152]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	4a2c      	ldr	r2, [pc, #176]	@ (8004e24 <HAL_RCC_OscConfig+0x354>)
 8004d72:	4013      	ands	r3, r2
 8004d74:	0019      	movs	r1, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1a      	ldr	r2, [r3, #32]
 8004d7a:	4b23      	ldr	r3, [pc, #140]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d80:	4b21      	ldr	r3, [pc, #132]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	021b      	lsls	r3, r3, #8
 8004d86:	0a19      	lsrs	r1, r3, #8
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	061a      	lsls	r2, r3, #24
 8004d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004d90:	430a      	orrs	r2, r1
 8004d92:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	0b5b      	lsrs	r3, r3, #13
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	2280      	movs	r2, #128	@ 0x80
 8004d9e:	0212      	lsls	r2, r2, #8
 8004da0:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004da2:	4b19      	ldr	r3, [pc, #100]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	091b      	lsrs	r3, r3, #4
 8004da8:	210f      	movs	r1, #15
 8004daa:	400b      	ands	r3, r1
 8004dac:	491a      	ldr	r1, [pc, #104]	@ (8004e18 <HAL_RCC_OscConfig+0x348>)
 8004dae:	5ccb      	ldrb	r3, [r1, r3]
 8004db0:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004db2:	4b1a      	ldr	r3, [pc, #104]	@ (8004e1c <HAL_RCC_OscConfig+0x34c>)
 8004db4:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004db6:	4b1a      	ldr	r3, [pc, #104]	@ (8004e20 <HAL_RCC_OscConfig+0x350>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2513      	movs	r5, #19
 8004dbc:	197c      	adds	r4, r7, r5
 8004dbe:	0018      	movs	r0, r3
 8004dc0:	f7fe fd8e 	bl	80038e0 <HAL_InitTick>
 8004dc4:	0003      	movs	r3, r0
 8004dc6:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004dc8:	197b      	adds	r3, r7, r5
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d060      	beq.n	8004e92 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8004dd0:	197b      	adds	r3, r7, r5
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	e1f2      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d03f      	beq.n	8004e5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004dde:	4b0a      	ldr	r3, [pc, #40]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	4b09      	ldr	r3, [pc, #36]	@ (8004e08 <HAL_RCC_OscConfig+0x338>)
 8004de4:	2180      	movs	r1, #128	@ 0x80
 8004de6:	0049      	lsls	r1, r1, #1
 8004de8:	430a      	orrs	r2, r1
 8004dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dec:	f7fe fdbe 	bl	800396c <HAL_GetTick>
 8004df0:	0003      	movs	r3, r0
 8004df2:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004df4:	e018      	b.n	8004e28 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004df6:	f7fe fdb9 	bl	800396c <HAL_GetTick>
 8004dfa:	0002      	movs	r2, r0
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d911      	bls.n	8004e28 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e1d9      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
 8004e08:	40021000 	.word	0x40021000
 8004e0c:	fffeffff 	.word	0xfffeffff
 8004e10:	fffbffff 	.word	0xfffbffff
 8004e14:	ffffe0ff 	.word	0xffffe0ff
 8004e18:	080078c8 	.word	0x080078c8
 8004e1c:	20000000 	.word	0x20000000
 8004e20:	20000004 	.word	0x20000004
 8004e24:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004e28:	4bc9      	ldr	r3, [pc, #804]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	2380      	movs	r3, #128	@ 0x80
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4013      	ands	r3, r2
 8004e32:	d0e0      	beq.n	8004df6 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e34:	4bc6      	ldr	r3, [pc, #792]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	4ac6      	ldr	r2, [pc, #792]	@ (8005154 <HAL_RCC_OscConfig+0x684>)
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	0019      	movs	r1, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1a      	ldr	r2, [r3, #32]
 8004e42:	4bc3      	ldr	r3, [pc, #780]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004e44:	430a      	orrs	r2, r1
 8004e46:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e48:	4bc1      	ldr	r3, [pc, #772]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	021b      	lsls	r3, r3, #8
 8004e4e:	0a19      	lsrs	r1, r3, #8
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	69db      	ldr	r3, [r3, #28]
 8004e54:	061a      	lsls	r2, r3, #24
 8004e56:	4bbe      	ldr	r3, [pc, #760]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	605a      	str	r2, [r3, #4]
 8004e5c:	e019      	b.n	8004e92 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004e5e:	4bbc      	ldr	r3, [pc, #752]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	4bbb      	ldr	r3, [pc, #748]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004e64:	49bc      	ldr	r1, [pc, #752]	@ (8005158 <HAL_RCC_OscConfig+0x688>)
 8004e66:	400a      	ands	r2, r1
 8004e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e6a:	f7fe fd7f 	bl	800396c <HAL_GetTick>
 8004e6e:	0003      	movs	r3, r0
 8004e70:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004e72:	e008      	b.n	8004e86 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e74:	f7fe fd7a 	bl	800396c <HAL_GetTick>
 8004e78:	0002      	movs	r2, r0
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e19a      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004e86:	4bb2      	ldr	r3, [pc, #712]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	2380      	movs	r3, #128	@ 0x80
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	4013      	ands	r3, r2
 8004e90:	d1f0      	bne.n	8004e74 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2208      	movs	r2, #8
 8004e98:	4013      	ands	r3, r2
 8004e9a:	d036      	beq.n	8004f0a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	695b      	ldr	r3, [r3, #20]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d019      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ea4:	4baa      	ldr	r3, [pc, #680]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004ea6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ea8:	4ba9      	ldr	r3, [pc, #676]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004eaa:	2101      	movs	r1, #1
 8004eac:	430a      	orrs	r2, r1
 8004eae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eb0:	f7fe fd5c 	bl	800396c <HAL_GetTick>
 8004eb4:	0003      	movs	r3, r0
 8004eb6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004eb8:	e008      	b.n	8004ecc <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004eba:	f7fe fd57 	bl	800396c <HAL_GetTick>
 8004ebe:	0002      	movs	r2, r0
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d901      	bls.n	8004ecc <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e177      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ecc:	4ba0      	ldr	r3, [pc, #640]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004ece:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed0:	2202      	movs	r2, #2
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	d0f1      	beq.n	8004eba <HAL_RCC_OscConfig+0x3ea>
 8004ed6:	e018      	b.n	8004f0a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ed8:	4b9d      	ldr	r3, [pc, #628]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004eda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004edc:	4b9c      	ldr	r3, [pc, #624]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004ede:	2101      	movs	r1, #1
 8004ee0:	438a      	bics	r2, r1
 8004ee2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ee4:	f7fe fd42 	bl	800396c <HAL_GetTick>
 8004ee8:	0003      	movs	r3, r0
 8004eea:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004eec:	e008      	b.n	8004f00 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004eee:	f7fe fd3d 	bl	800396c <HAL_GetTick>
 8004ef2:	0002      	movs	r2, r0
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e15d      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f00:	4b93      	ldr	r3, [pc, #588]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f04:	2202      	movs	r2, #2
 8004f06:	4013      	ands	r3, r2
 8004f08:	d1f1      	bne.n	8004eee <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2204      	movs	r2, #4
 8004f10:	4013      	ands	r3, r2
 8004f12:	d100      	bne.n	8004f16 <HAL_RCC_OscConfig+0x446>
 8004f14:	e0ae      	b.n	8005074 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f16:	2023      	movs	r0, #35	@ 0x23
 8004f18:	183b      	adds	r3, r7, r0
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f1e:	4b8c      	ldr	r3, [pc, #560]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004f20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f22:	2380      	movs	r3, #128	@ 0x80
 8004f24:	055b      	lsls	r3, r3, #21
 8004f26:	4013      	ands	r3, r2
 8004f28:	d109      	bne.n	8004f3e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f2a:	4b89      	ldr	r3, [pc, #548]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004f2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f2e:	4b88      	ldr	r3, [pc, #544]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004f30:	2180      	movs	r1, #128	@ 0x80
 8004f32:	0549      	lsls	r1, r1, #21
 8004f34:	430a      	orrs	r2, r1
 8004f36:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004f38:	183b      	adds	r3, r7, r0
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f3e:	4b87      	ldr	r3, [pc, #540]	@ (800515c <HAL_RCC_OscConfig+0x68c>)
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	2380      	movs	r3, #128	@ 0x80
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	4013      	ands	r3, r2
 8004f48:	d11a      	bne.n	8004f80 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f4a:	4b84      	ldr	r3, [pc, #528]	@ (800515c <HAL_RCC_OscConfig+0x68c>)
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	4b83      	ldr	r3, [pc, #524]	@ (800515c <HAL_RCC_OscConfig+0x68c>)
 8004f50:	2180      	movs	r1, #128	@ 0x80
 8004f52:	0049      	lsls	r1, r1, #1
 8004f54:	430a      	orrs	r2, r1
 8004f56:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f58:	f7fe fd08 	bl	800396c <HAL_GetTick>
 8004f5c:	0003      	movs	r3, r0
 8004f5e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f60:	e008      	b.n	8004f74 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f62:	f7fe fd03 	bl	800396c <HAL_GetTick>
 8004f66:	0002      	movs	r2, r0
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b64      	cmp	r3, #100	@ 0x64
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e123      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f74:	4b79      	ldr	r3, [pc, #484]	@ (800515c <HAL_RCC_OscConfig+0x68c>)
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	2380      	movs	r3, #128	@ 0x80
 8004f7a:	005b      	lsls	r3, r3, #1
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	d0f0      	beq.n	8004f62 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689a      	ldr	r2, [r3, #8]
 8004f84:	2380      	movs	r3, #128	@ 0x80
 8004f86:	005b      	lsls	r3, r3, #1
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d107      	bne.n	8004f9c <HAL_RCC_OscConfig+0x4cc>
 8004f8c:	4b70      	ldr	r3, [pc, #448]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004f8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f90:	4b6f      	ldr	r3, [pc, #444]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004f92:	2180      	movs	r1, #128	@ 0x80
 8004f94:	0049      	lsls	r1, r1, #1
 8004f96:	430a      	orrs	r2, r1
 8004f98:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f9a:	e031      	b.n	8005000 <HAL_RCC_OscConfig+0x530>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d10c      	bne.n	8004fbe <HAL_RCC_OscConfig+0x4ee>
 8004fa4:	4b6a      	ldr	r3, [pc, #424]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fa6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fa8:	4b69      	ldr	r3, [pc, #420]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004faa:	496b      	ldr	r1, [pc, #428]	@ (8005158 <HAL_RCC_OscConfig+0x688>)
 8004fac:	400a      	ands	r2, r1
 8004fae:	651a      	str	r2, [r3, #80]	@ 0x50
 8004fb0:	4b67      	ldr	r3, [pc, #412]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fb2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fb4:	4b66      	ldr	r3, [pc, #408]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fb6:	496a      	ldr	r1, [pc, #424]	@ (8005160 <HAL_RCC_OscConfig+0x690>)
 8004fb8:	400a      	ands	r2, r1
 8004fba:	651a      	str	r2, [r3, #80]	@ 0x50
 8004fbc:	e020      	b.n	8005000 <HAL_RCC_OscConfig+0x530>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	23a0      	movs	r3, #160	@ 0xa0
 8004fc4:	00db      	lsls	r3, r3, #3
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d10e      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x518>
 8004fca:	4b61      	ldr	r3, [pc, #388]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fce:	4b60      	ldr	r3, [pc, #384]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fd0:	2180      	movs	r1, #128	@ 0x80
 8004fd2:	00c9      	lsls	r1, r1, #3
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	651a      	str	r2, [r3, #80]	@ 0x50
 8004fd8:	4b5d      	ldr	r3, [pc, #372]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fdc:	4b5c      	ldr	r3, [pc, #368]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fde:	2180      	movs	r1, #128	@ 0x80
 8004fe0:	0049      	lsls	r1, r1, #1
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	651a      	str	r2, [r3, #80]	@ 0x50
 8004fe6:	e00b      	b.n	8005000 <HAL_RCC_OscConfig+0x530>
 8004fe8:	4b59      	ldr	r3, [pc, #356]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fec:	4b58      	ldr	r3, [pc, #352]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004fee:	495a      	ldr	r1, [pc, #360]	@ (8005158 <HAL_RCC_OscConfig+0x688>)
 8004ff0:	400a      	ands	r2, r1
 8004ff2:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ff4:	4b56      	ldr	r3, [pc, #344]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004ff6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ff8:	4b55      	ldr	r3, [pc, #340]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8004ffa:	4959      	ldr	r1, [pc, #356]	@ (8005160 <HAL_RCC_OscConfig+0x690>)
 8004ffc:	400a      	ands	r2, r1
 8004ffe:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d015      	beq.n	8005034 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005008:	f7fe fcb0 	bl	800396c <HAL_GetTick>
 800500c:	0003      	movs	r3, r0
 800500e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005010:	e009      	b.n	8005026 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005012:	f7fe fcab 	bl	800396c <HAL_GetTick>
 8005016:	0002      	movs	r2, r0
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	4a51      	ldr	r2, [pc, #324]	@ (8005164 <HAL_RCC_OscConfig+0x694>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d901      	bls.n	8005026 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e0ca      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005026:	4b4a      	ldr	r3, [pc, #296]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8005028:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800502a:	2380      	movs	r3, #128	@ 0x80
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	4013      	ands	r3, r2
 8005030:	d0ef      	beq.n	8005012 <HAL_RCC_OscConfig+0x542>
 8005032:	e014      	b.n	800505e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005034:	f7fe fc9a 	bl	800396c <HAL_GetTick>
 8005038:	0003      	movs	r3, r0
 800503a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800503c:	e009      	b.n	8005052 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800503e:	f7fe fc95 	bl	800396c <HAL_GetTick>
 8005042:	0002      	movs	r2, r0
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	4a46      	ldr	r2, [pc, #280]	@ (8005164 <HAL_RCC_OscConfig+0x694>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d901      	bls.n	8005052 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e0b4      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005052:	4b3f      	ldr	r3, [pc, #252]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8005054:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005056:	2380      	movs	r3, #128	@ 0x80
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	4013      	ands	r3, r2
 800505c:	d1ef      	bne.n	800503e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800505e:	2323      	movs	r3, #35	@ 0x23
 8005060:	18fb      	adds	r3, r7, r3
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d105      	bne.n	8005074 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005068:	4b39      	ldr	r3, [pc, #228]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 800506a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800506c:	4b38      	ldr	r3, [pc, #224]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 800506e:	493e      	ldr	r1, [pc, #248]	@ (8005168 <HAL_RCC_OscConfig+0x698>)
 8005070:	400a      	ands	r2, r1
 8005072:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005078:	2b00      	cmp	r3, #0
 800507a:	d100      	bne.n	800507e <HAL_RCC_OscConfig+0x5ae>
 800507c:	e09d      	b.n	80051ba <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	2b0c      	cmp	r3, #12
 8005082:	d100      	bne.n	8005086 <HAL_RCC_OscConfig+0x5b6>
 8005084:	e076      	b.n	8005174 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	2b02      	cmp	r3, #2
 800508c:	d145      	bne.n	800511a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800508e:	4b30      	ldr	r3, [pc, #192]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	4b2f      	ldr	r3, [pc, #188]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8005094:	4935      	ldr	r1, [pc, #212]	@ (800516c <HAL_RCC_OscConfig+0x69c>)
 8005096:	400a      	ands	r2, r1
 8005098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800509a:	f7fe fc67 	bl	800396c <HAL_GetTick>
 800509e:	0003      	movs	r3, r0
 80050a0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80050a2:	e008      	b.n	80050b6 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050a4:	f7fe fc62 	bl	800396c <HAL_GetTick>
 80050a8:	0002      	movs	r2, r0
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e082      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80050b6:	4b26      	ldr	r3, [pc, #152]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	2380      	movs	r3, #128	@ 0x80
 80050bc:	049b      	lsls	r3, r3, #18
 80050be:	4013      	ands	r3, r2
 80050c0:	d1f0      	bne.n	80050a4 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050c2:	4b23      	ldr	r3, [pc, #140]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	4a2a      	ldr	r2, [pc, #168]	@ (8005170 <HAL_RCC_OscConfig+0x6a0>)
 80050c8:	4013      	ands	r3, r2
 80050ca:	0019      	movs	r1, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050da:	431a      	orrs	r2, r3
 80050dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 80050de:	430a      	orrs	r2, r1
 80050e0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050e2:	4b1b      	ldr	r3, [pc, #108]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 80050e8:	2180      	movs	r1, #128	@ 0x80
 80050ea:	0449      	lsls	r1, r1, #17
 80050ec:	430a      	orrs	r2, r1
 80050ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f0:	f7fe fc3c 	bl	800396c <HAL_GetTick>
 80050f4:	0003      	movs	r3, r0
 80050f6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80050f8:	e008      	b.n	800510c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050fa:	f7fe fc37 	bl	800396c <HAL_GetTick>
 80050fe:	0002      	movs	r2, r0
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	2b02      	cmp	r3, #2
 8005106:	d901      	bls.n	800510c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e057      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800510c:	4b10      	ldr	r3, [pc, #64]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	2380      	movs	r3, #128	@ 0x80
 8005112:	049b      	lsls	r3, r3, #18
 8005114:	4013      	ands	r3, r2
 8005116:	d0f0      	beq.n	80050fa <HAL_RCC_OscConfig+0x62a>
 8005118:	e04f      	b.n	80051ba <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800511a:	4b0d      	ldr	r3, [pc, #52]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	4b0c      	ldr	r3, [pc, #48]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8005120:	4912      	ldr	r1, [pc, #72]	@ (800516c <HAL_RCC_OscConfig+0x69c>)
 8005122:	400a      	ands	r2, r1
 8005124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005126:	f7fe fc21 	bl	800396c <HAL_GetTick>
 800512a:	0003      	movs	r3, r0
 800512c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800512e:	e008      	b.n	8005142 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005130:	f7fe fc1c 	bl	800396c <HAL_GetTick>
 8005134:	0002      	movs	r2, r0
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	2b02      	cmp	r3, #2
 800513c:	d901      	bls.n	8005142 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e03c      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005142:	4b03      	ldr	r3, [pc, #12]	@ (8005150 <HAL_RCC_OscConfig+0x680>)
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	2380      	movs	r3, #128	@ 0x80
 8005148:	049b      	lsls	r3, r3, #18
 800514a:	4013      	ands	r3, r2
 800514c:	d1f0      	bne.n	8005130 <HAL_RCC_OscConfig+0x660>
 800514e:	e034      	b.n	80051ba <HAL_RCC_OscConfig+0x6ea>
 8005150:	40021000 	.word	0x40021000
 8005154:	ffff1fff 	.word	0xffff1fff
 8005158:	fffffeff 	.word	0xfffffeff
 800515c:	40007000 	.word	0x40007000
 8005160:	fffffbff 	.word	0xfffffbff
 8005164:	00001388 	.word	0x00001388
 8005168:	efffffff 	.word	0xefffffff
 800516c:	feffffff 	.word	0xfeffffff
 8005170:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e01d      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005180:	4b10      	ldr	r3, [pc, #64]	@ (80051c4 <HAL_RCC_OscConfig+0x6f4>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005186:	69ba      	ldr	r2, [r7, #24]
 8005188:	2380      	movs	r3, #128	@ 0x80
 800518a:	025b      	lsls	r3, r3, #9
 800518c:	401a      	ands	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005192:	429a      	cmp	r2, r3
 8005194:	d10f      	bne.n	80051b6 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005196:	69ba      	ldr	r2, [r7, #24]
 8005198:	23f0      	movs	r3, #240	@ 0xf0
 800519a:	039b      	lsls	r3, r3, #14
 800519c:	401a      	ands	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d107      	bne.n	80051b6 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80051a6:	69ba      	ldr	r2, [r7, #24]
 80051a8:	23c0      	movs	r3, #192	@ 0xc0
 80051aa:	041b      	lsls	r3, r3, #16
 80051ac:	401a      	ands	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d001      	beq.n	80051ba <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	0018      	movs	r0, r3
 80051be:	46bd      	mov	sp, r7
 80051c0:	b00a      	add	sp, #40	@ 0x28
 80051c2:	bdb0      	pop	{r4, r5, r7, pc}
 80051c4:	40021000 	.word	0x40021000

080051c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051c8:	b5b0      	push	{r4, r5, r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e128      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051dc:	4b96      	ldr	r3, [pc, #600]	@ (8005438 <HAL_RCC_ClockConfig+0x270>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2201      	movs	r2, #1
 80051e2:	4013      	ands	r3, r2
 80051e4:	683a      	ldr	r2, [r7, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d91e      	bls.n	8005228 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ea:	4b93      	ldr	r3, [pc, #588]	@ (8005438 <HAL_RCC_ClockConfig+0x270>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2201      	movs	r2, #1
 80051f0:	4393      	bics	r3, r2
 80051f2:	0019      	movs	r1, r3
 80051f4:	4b90      	ldr	r3, [pc, #576]	@ (8005438 <HAL_RCC_ClockConfig+0x270>)
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	430a      	orrs	r2, r1
 80051fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80051fc:	f7fe fbb6 	bl	800396c <HAL_GetTick>
 8005200:	0003      	movs	r3, r0
 8005202:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005204:	e009      	b.n	800521a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005206:	f7fe fbb1 	bl	800396c <HAL_GetTick>
 800520a:	0002      	movs	r2, r0
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	4a8a      	ldr	r2, [pc, #552]	@ (800543c <HAL_RCC_ClockConfig+0x274>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d901      	bls.n	800521a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e109      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800521a:	4b87      	ldr	r3, [pc, #540]	@ (8005438 <HAL_RCC_ClockConfig+0x270>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2201      	movs	r2, #1
 8005220:	4013      	ands	r3, r2
 8005222:	683a      	ldr	r2, [r7, #0]
 8005224:	429a      	cmp	r2, r3
 8005226:	d1ee      	bne.n	8005206 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2202      	movs	r2, #2
 800522e:	4013      	ands	r3, r2
 8005230:	d009      	beq.n	8005246 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005232:	4b83      	ldr	r3, [pc, #524]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	22f0      	movs	r2, #240	@ 0xf0
 8005238:	4393      	bics	r3, r2
 800523a:	0019      	movs	r1, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	4b7f      	ldr	r3, [pc, #508]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 8005242:	430a      	orrs	r2, r1
 8005244:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2201      	movs	r2, #1
 800524c:	4013      	ands	r3, r2
 800524e:	d100      	bne.n	8005252 <HAL_RCC_ClockConfig+0x8a>
 8005250:	e089      	b.n	8005366 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	2b02      	cmp	r3, #2
 8005258:	d107      	bne.n	800526a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800525a:	4b79      	ldr	r3, [pc, #484]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	2380      	movs	r3, #128	@ 0x80
 8005260:	029b      	lsls	r3, r3, #10
 8005262:	4013      	ands	r3, r2
 8005264:	d120      	bne.n	80052a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e0e1      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b03      	cmp	r3, #3
 8005270:	d107      	bne.n	8005282 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005272:	4b73      	ldr	r3, [pc, #460]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	2380      	movs	r3, #128	@ 0x80
 8005278:	049b      	lsls	r3, r3, #18
 800527a:	4013      	ands	r3, r2
 800527c:	d114      	bne.n	80052a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e0d5      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d106      	bne.n	8005298 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800528a:	4b6d      	ldr	r3, [pc, #436]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2204      	movs	r2, #4
 8005290:	4013      	ands	r3, r2
 8005292:	d109      	bne.n	80052a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e0ca      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005298:	4b69      	ldr	r3, [pc, #420]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	2380      	movs	r3, #128	@ 0x80
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	4013      	ands	r3, r2
 80052a2:	d101      	bne.n	80052a8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e0c2      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052a8:	4b65      	ldr	r3, [pc, #404]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	2203      	movs	r2, #3
 80052ae:	4393      	bics	r3, r2
 80052b0:	0019      	movs	r1, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685a      	ldr	r2, [r3, #4]
 80052b6:	4b62      	ldr	r3, [pc, #392]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 80052b8:	430a      	orrs	r2, r1
 80052ba:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052bc:	f7fe fb56 	bl	800396c <HAL_GetTick>
 80052c0:	0003      	movs	r3, r0
 80052c2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d111      	bne.n	80052f0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80052cc:	e009      	b.n	80052e2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052ce:	f7fe fb4d 	bl	800396c <HAL_GetTick>
 80052d2:	0002      	movs	r2, r0
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	4a58      	ldr	r2, [pc, #352]	@ (800543c <HAL_RCC_ClockConfig+0x274>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d901      	bls.n	80052e2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e0a5      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80052e2:	4b57      	ldr	r3, [pc, #348]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	220c      	movs	r2, #12
 80052e8:	4013      	ands	r3, r2
 80052ea:	2b08      	cmp	r3, #8
 80052ec:	d1ef      	bne.n	80052ce <HAL_RCC_ClockConfig+0x106>
 80052ee:	e03a      	b.n	8005366 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	2b03      	cmp	r3, #3
 80052f6:	d111      	bne.n	800531c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052f8:	e009      	b.n	800530e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052fa:	f7fe fb37 	bl	800396c <HAL_GetTick>
 80052fe:	0002      	movs	r2, r0
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	4a4d      	ldr	r2, [pc, #308]	@ (800543c <HAL_RCC_ClockConfig+0x274>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d901      	bls.n	800530e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e08f      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800530e:	4b4c      	ldr	r3, [pc, #304]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	220c      	movs	r2, #12
 8005314:	4013      	ands	r3, r2
 8005316:	2b0c      	cmp	r3, #12
 8005318:	d1ef      	bne.n	80052fa <HAL_RCC_ClockConfig+0x132>
 800531a:	e024      	b.n	8005366 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d11b      	bne.n	800535c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005324:	e009      	b.n	800533a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005326:	f7fe fb21 	bl	800396c <HAL_GetTick>
 800532a:	0002      	movs	r2, r0
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	4a42      	ldr	r2, [pc, #264]	@ (800543c <HAL_RCC_ClockConfig+0x274>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d901      	bls.n	800533a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e079      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800533a:	4b41      	ldr	r3, [pc, #260]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	220c      	movs	r2, #12
 8005340:	4013      	ands	r3, r2
 8005342:	2b04      	cmp	r3, #4
 8005344:	d1ef      	bne.n	8005326 <HAL_RCC_ClockConfig+0x15e>
 8005346:	e00e      	b.n	8005366 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005348:	f7fe fb10 	bl	800396c <HAL_GetTick>
 800534c:	0002      	movs	r2, r0
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	4a3a      	ldr	r2, [pc, #232]	@ (800543c <HAL_RCC_ClockConfig+0x274>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d901      	bls.n	800535c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e068      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800535c:	4b38      	ldr	r3, [pc, #224]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	220c      	movs	r2, #12
 8005362:	4013      	ands	r3, r2
 8005364:	d1f0      	bne.n	8005348 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005366:	4b34      	ldr	r3, [pc, #208]	@ (8005438 <HAL_RCC_ClockConfig+0x270>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2201      	movs	r2, #1
 800536c:	4013      	ands	r3, r2
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	429a      	cmp	r2, r3
 8005372:	d21e      	bcs.n	80053b2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005374:	4b30      	ldr	r3, [pc, #192]	@ (8005438 <HAL_RCC_ClockConfig+0x270>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2201      	movs	r2, #1
 800537a:	4393      	bics	r3, r2
 800537c:	0019      	movs	r1, r3
 800537e:	4b2e      	ldr	r3, [pc, #184]	@ (8005438 <HAL_RCC_ClockConfig+0x270>)
 8005380:	683a      	ldr	r2, [r7, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005386:	f7fe faf1 	bl	800396c <HAL_GetTick>
 800538a:	0003      	movs	r3, r0
 800538c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800538e:	e009      	b.n	80053a4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005390:	f7fe faec 	bl	800396c <HAL_GetTick>
 8005394:	0002      	movs	r2, r0
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	4a28      	ldr	r2, [pc, #160]	@ (800543c <HAL_RCC_ClockConfig+0x274>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e044      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a4:	4b24      	ldr	r3, [pc, #144]	@ (8005438 <HAL_RCC_ClockConfig+0x270>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2201      	movs	r2, #1
 80053aa:	4013      	ands	r3, r2
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d1ee      	bne.n	8005390 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2204      	movs	r2, #4
 80053b8:	4013      	ands	r3, r2
 80053ba:	d009      	beq.n	80053d0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053bc:	4b20      	ldr	r3, [pc, #128]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	4a20      	ldr	r2, [pc, #128]	@ (8005444 <HAL_RCC_ClockConfig+0x27c>)
 80053c2:	4013      	ands	r3, r2
 80053c4:	0019      	movs	r1, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	4b1d      	ldr	r3, [pc, #116]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 80053cc:	430a      	orrs	r2, r1
 80053ce:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2208      	movs	r2, #8
 80053d6:	4013      	ands	r3, r2
 80053d8:	d00a      	beq.n	80053f0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053da:	4b19      	ldr	r3, [pc, #100]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	4a1a      	ldr	r2, [pc, #104]	@ (8005448 <HAL_RCC_ClockConfig+0x280>)
 80053e0:	4013      	ands	r3, r2
 80053e2:	0019      	movs	r1, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	00da      	lsls	r2, r3, #3
 80053ea:	4b15      	ldr	r3, [pc, #84]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 80053ec:	430a      	orrs	r2, r1
 80053ee:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80053f0:	f000 f832 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 80053f4:	0001      	movs	r1, r0
 80053f6:	4b12      	ldr	r3, [pc, #72]	@ (8005440 <HAL_RCC_ClockConfig+0x278>)
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	091b      	lsrs	r3, r3, #4
 80053fc:	220f      	movs	r2, #15
 80053fe:	4013      	ands	r3, r2
 8005400:	4a12      	ldr	r2, [pc, #72]	@ (800544c <HAL_RCC_ClockConfig+0x284>)
 8005402:	5cd3      	ldrb	r3, [r2, r3]
 8005404:	000a      	movs	r2, r1
 8005406:	40da      	lsrs	r2, r3
 8005408:	4b11      	ldr	r3, [pc, #68]	@ (8005450 <HAL_RCC_ClockConfig+0x288>)
 800540a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800540c:	4b11      	ldr	r3, [pc, #68]	@ (8005454 <HAL_RCC_ClockConfig+0x28c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	250b      	movs	r5, #11
 8005412:	197c      	adds	r4, r7, r5
 8005414:	0018      	movs	r0, r3
 8005416:	f7fe fa63 	bl	80038e0 <HAL_InitTick>
 800541a:	0003      	movs	r3, r0
 800541c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800541e:	197b      	adds	r3, r7, r5
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d002      	beq.n	800542c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005426:	197b      	adds	r3, r7, r5
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	e000      	b.n	800542e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	0018      	movs	r0, r3
 8005430:	46bd      	mov	sp, r7
 8005432:	b004      	add	sp, #16
 8005434:	bdb0      	pop	{r4, r5, r7, pc}
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	40022000 	.word	0x40022000
 800543c:	00001388 	.word	0x00001388
 8005440:	40021000 	.word	0x40021000
 8005444:	fffff8ff 	.word	0xfffff8ff
 8005448:	ffffc7ff 	.word	0xffffc7ff
 800544c:	080078c8 	.word	0x080078c8
 8005450:	20000000 	.word	0x20000000
 8005454:	20000004 	.word	0x20000004

08005458 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800545e:	4b3c      	ldr	r3, [pc, #240]	@ (8005550 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	220c      	movs	r2, #12
 8005468:	4013      	ands	r3, r2
 800546a:	2b0c      	cmp	r3, #12
 800546c:	d013      	beq.n	8005496 <HAL_RCC_GetSysClockFreq+0x3e>
 800546e:	d85c      	bhi.n	800552a <HAL_RCC_GetSysClockFreq+0xd2>
 8005470:	2b04      	cmp	r3, #4
 8005472:	d002      	beq.n	800547a <HAL_RCC_GetSysClockFreq+0x22>
 8005474:	2b08      	cmp	r3, #8
 8005476:	d00b      	beq.n	8005490 <HAL_RCC_GetSysClockFreq+0x38>
 8005478:	e057      	b.n	800552a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800547a:	4b35      	ldr	r3, [pc, #212]	@ (8005550 <HAL_RCC_GetSysClockFreq+0xf8>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2210      	movs	r2, #16
 8005480:	4013      	ands	r3, r2
 8005482:	d002      	beq.n	800548a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005484:	4b33      	ldr	r3, [pc, #204]	@ (8005554 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005486:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005488:	e05d      	b.n	8005546 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800548a:	4b33      	ldr	r3, [pc, #204]	@ (8005558 <HAL_RCC_GetSysClockFreq+0x100>)
 800548c:	613b      	str	r3, [r7, #16]
      break;
 800548e:	e05a      	b.n	8005546 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005490:	4b32      	ldr	r3, [pc, #200]	@ (800555c <HAL_RCC_GetSysClockFreq+0x104>)
 8005492:	613b      	str	r3, [r7, #16]
      break;
 8005494:	e057      	b.n	8005546 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	0c9b      	lsrs	r3, r3, #18
 800549a:	220f      	movs	r2, #15
 800549c:	4013      	ands	r3, r2
 800549e:	4a30      	ldr	r2, [pc, #192]	@ (8005560 <HAL_RCC_GetSysClockFreq+0x108>)
 80054a0:	5cd3      	ldrb	r3, [r2, r3]
 80054a2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	0d9b      	lsrs	r3, r3, #22
 80054a8:	2203      	movs	r2, #3
 80054aa:	4013      	ands	r3, r2
 80054ac:	3301      	adds	r3, #1
 80054ae:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054b0:	4b27      	ldr	r3, [pc, #156]	@ (8005550 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054b2:	68da      	ldr	r2, [r3, #12]
 80054b4:	2380      	movs	r3, #128	@ 0x80
 80054b6:	025b      	lsls	r3, r3, #9
 80054b8:	4013      	ands	r3, r2
 80054ba:	d00f      	beq.n	80054dc <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80054bc:	68b9      	ldr	r1, [r7, #8]
 80054be:	000a      	movs	r2, r1
 80054c0:	0152      	lsls	r2, r2, #5
 80054c2:	1a52      	subs	r2, r2, r1
 80054c4:	0193      	lsls	r3, r2, #6
 80054c6:	1a9b      	subs	r3, r3, r2
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	185b      	adds	r3, r3, r1
 80054cc:	025b      	lsls	r3, r3, #9
 80054ce:	6879      	ldr	r1, [r7, #4]
 80054d0:	0018      	movs	r0, r3
 80054d2:	f7fa fe23 	bl	800011c <__udivsi3>
 80054d6:	0003      	movs	r3, r0
 80054d8:	617b      	str	r3, [r7, #20]
 80054da:	e023      	b.n	8005524 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80054dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005550 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2210      	movs	r2, #16
 80054e2:	4013      	ands	r3, r2
 80054e4:	d00f      	beq.n	8005506 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80054e6:	68b9      	ldr	r1, [r7, #8]
 80054e8:	000a      	movs	r2, r1
 80054ea:	0152      	lsls	r2, r2, #5
 80054ec:	1a52      	subs	r2, r2, r1
 80054ee:	0193      	lsls	r3, r2, #6
 80054f0:	1a9b      	subs	r3, r3, r2
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	185b      	adds	r3, r3, r1
 80054f6:	021b      	lsls	r3, r3, #8
 80054f8:	6879      	ldr	r1, [r7, #4]
 80054fa:	0018      	movs	r0, r3
 80054fc:	f7fa fe0e 	bl	800011c <__udivsi3>
 8005500:	0003      	movs	r3, r0
 8005502:	617b      	str	r3, [r7, #20]
 8005504:	e00e      	b.n	8005524 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005506:	68b9      	ldr	r1, [r7, #8]
 8005508:	000a      	movs	r2, r1
 800550a:	0152      	lsls	r2, r2, #5
 800550c:	1a52      	subs	r2, r2, r1
 800550e:	0193      	lsls	r3, r2, #6
 8005510:	1a9b      	subs	r3, r3, r2
 8005512:	00db      	lsls	r3, r3, #3
 8005514:	185b      	adds	r3, r3, r1
 8005516:	029b      	lsls	r3, r3, #10
 8005518:	6879      	ldr	r1, [r7, #4]
 800551a:	0018      	movs	r0, r3
 800551c:	f7fa fdfe 	bl	800011c <__udivsi3>
 8005520:	0003      	movs	r3, r0
 8005522:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	613b      	str	r3, [r7, #16]
      break;
 8005528:	e00d      	b.n	8005546 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800552a:	4b09      	ldr	r3, [pc, #36]	@ (8005550 <HAL_RCC_GetSysClockFreq+0xf8>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	0b5b      	lsrs	r3, r3, #13
 8005530:	2207      	movs	r2, #7
 8005532:	4013      	ands	r3, r2
 8005534:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	3301      	adds	r3, #1
 800553a:	2280      	movs	r2, #128	@ 0x80
 800553c:	0212      	lsls	r2, r2, #8
 800553e:	409a      	lsls	r2, r3
 8005540:	0013      	movs	r3, r2
 8005542:	613b      	str	r3, [r7, #16]
      break;
 8005544:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005546:	693b      	ldr	r3, [r7, #16]
}
 8005548:	0018      	movs	r0, r3
 800554a:	46bd      	mov	sp, r7
 800554c:	b006      	add	sp, #24
 800554e:	bd80      	pop	{r7, pc}
 8005550:	40021000 	.word	0x40021000
 8005554:	003d0900 	.word	0x003d0900
 8005558:	00f42400 	.word	0x00f42400
 800555c:	007a1200 	.word	0x007a1200
 8005560:	080078e0 	.word	0x080078e0

08005564 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005568:	4b02      	ldr	r3, [pc, #8]	@ (8005574 <HAL_RCC_GetHCLKFreq+0x10>)
 800556a:	681b      	ldr	r3, [r3, #0]
}
 800556c:	0018      	movs	r0, r3
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	46c0      	nop			@ (mov r8, r8)
 8005574:	20000000 	.word	0x20000000

08005578 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800557c:	f7ff fff2 	bl	8005564 <HAL_RCC_GetHCLKFreq>
 8005580:	0001      	movs	r1, r0
 8005582:	4b06      	ldr	r3, [pc, #24]	@ (800559c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	0a1b      	lsrs	r3, r3, #8
 8005588:	2207      	movs	r2, #7
 800558a:	4013      	ands	r3, r2
 800558c:	4a04      	ldr	r2, [pc, #16]	@ (80055a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800558e:	5cd3      	ldrb	r3, [r2, r3]
 8005590:	40d9      	lsrs	r1, r3
 8005592:	000b      	movs	r3, r1
}
 8005594:	0018      	movs	r0, r3
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	46c0      	nop			@ (mov r8, r8)
 800559c:	40021000 	.word	0x40021000
 80055a0:	080078d8 	.word	0x080078d8

080055a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80055a8:	f7ff ffdc 	bl	8005564 <HAL_RCC_GetHCLKFreq>
 80055ac:	0001      	movs	r1, r0
 80055ae:	4b06      	ldr	r3, [pc, #24]	@ (80055c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	0adb      	lsrs	r3, r3, #11
 80055b4:	2207      	movs	r2, #7
 80055b6:	4013      	ands	r3, r2
 80055b8:	4a04      	ldr	r2, [pc, #16]	@ (80055cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80055ba:	5cd3      	ldrb	r3, [r2, r3]
 80055bc:	40d9      	lsrs	r1, r3
 80055be:	000b      	movs	r3, r1
}
 80055c0:	0018      	movs	r0, r3
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	46c0      	nop			@ (mov r8, r8)
 80055c8:	40021000 	.word	0x40021000
 80055cc:	080078d8 	.word	0x080078d8

080055d0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80055d8:	2017      	movs	r0, #23
 80055da:	183b      	adds	r3, r7, r0
 80055dc:	2200      	movs	r2, #0
 80055de:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2220      	movs	r2, #32
 80055e6:	4013      	ands	r3, r2
 80055e8:	d100      	bne.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80055ea:	e0c7      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055ec:	4b84      	ldr	r3, [pc, #528]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80055ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055f0:	2380      	movs	r3, #128	@ 0x80
 80055f2:	055b      	lsls	r3, r3, #21
 80055f4:	4013      	ands	r3, r2
 80055f6:	d109      	bne.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055f8:	4b81      	ldr	r3, [pc, #516]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80055fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055fc:	4b80      	ldr	r3, [pc, #512]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80055fe:	2180      	movs	r1, #128	@ 0x80
 8005600:	0549      	lsls	r1, r1, #21
 8005602:	430a      	orrs	r2, r1
 8005604:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005606:	183b      	adds	r3, r7, r0
 8005608:	2201      	movs	r2, #1
 800560a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800560c:	4b7d      	ldr	r3, [pc, #500]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	2380      	movs	r3, #128	@ 0x80
 8005612:	005b      	lsls	r3, r3, #1
 8005614:	4013      	ands	r3, r2
 8005616:	d11a      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005618:	4b7a      	ldr	r3, [pc, #488]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	4b79      	ldr	r3, [pc, #484]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800561e:	2180      	movs	r1, #128	@ 0x80
 8005620:	0049      	lsls	r1, r1, #1
 8005622:	430a      	orrs	r2, r1
 8005624:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005626:	f7fe f9a1 	bl	800396c <HAL_GetTick>
 800562a:	0003      	movs	r3, r0
 800562c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800562e:	e008      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005630:	f7fe f99c 	bl	800396c <HAL_GetTick>
 8005634:	0002      	movs	r2, r0
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b64      	cmp	r3, #100	@ 0x64
 800563c:	d901      	bls.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e0d9      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005642:	4b70      	ldr	r3, [pc, #448]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	2380      	movs	r3, #128	@ 0x80
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	4013      	ands	r3, r2
 800564c:	d0f0      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800564e:	4b6c      	ldr	r3, [pc, #432]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	23c0      	movs	r3, #192	@ 0xc0
 8005654:	039b      	lsls	r3, r3, #14
 8005656:	4013      	ands	r3, r2
 8005658:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	23c0      	movs	r3, #192	@ 0xc0
 8005660:	039b      	lsls	r3, r3, #14
 8005662:	4013      	ands	r3, r2
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	429a      	cmp	r2, r3
 8005668:	d013      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685a      	ldr	r2, [r3, #4]
 800566e:	23c0      	movs	r3, #192	@ 0xc0
 8005670:	029b      	lsls	r3, r3, #10
 8005672:	401a      	ands	r2, r3
 8005674:	23c0      	movs	r3, #192	@ 0xc0
 8005676:	029b      	lsls	r3, r3, #10
 8005678:	429a      	cmp	r2, r3
 800567a:	d10a      	bne.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800567c:	4b60      	ldr	r3, [pc, #384]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	2380      	movs	r3, #128	@ 0x80
 8005682:	029b      	lsls	r3, r3, #10
 8005684:	401a      	ands	r2, r3
 8005686:	2380      	movs	r3, #128	@ 0x80
 8005688:	029b      	lsls	r3, r3, #10
 800568a:	429a      	cmp	r2, r3
 800568c:	d101      	bne.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e0b1      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005692:	4b5b      	ldr	r3, [pc, #364]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005694:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005696:	23c0      	movs	r3, #192	@ 0xc0
 8005698:	029b      	lsls	r3, r3, #10
 800569a:	4013      	ands	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d03b      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685a      	ldr	r2, [r3, #4]
 80056a8:	23c0      	movs	r3, #192	@ 0xc0
 80056aa:	029b      	lsls	r3, r3, #10
 80056ac:	4013      	ands	r3, r2
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d033      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2220      	movs	r2, #32
 80056ba:	4013      	ands	r3, r2
 80056bc:	d02e      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80056be:	4b50      	ldr	r3, [pc, #320]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80056c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056c2:	4a51      	ldr	r2, [pc, #324]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80056c4:	4013      	ands	r3, r2
 80056c6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056c8:	4b4d      	ldr	r3, [pc, #308]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80056ca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056cc:	4b4c      	ldr	r3, [pc, #304]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80056ce:	2180      	movs	r1, #128	@ 0x80
 80056d0:	0309      	lsls	r1, r1, #12
 80056d2:	430a      	orrs	r2, r1
 80056d4:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056d6:	4b4a      	ldr	r3, [pc, #296]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80056d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056da:	4b49      	ldr	r3, [pc, #292]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80056dc:	494b      	ldr	r1, [pc, #300]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80056de:	400a      	ands	r2, r1
 80056e0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80056e2:	4b47      	ldr	r3, [pc, #284]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80056e4:	68fa      	ldr	r2, [r7, #12]
 80056e6:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	2380      	movs	r3, #128	@ 0x80
 80056ec:	005b      	lsls	r3, r3, #1
 80056ee:	4013      	ands	r3, r2
 80056f0:	d014      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f2:	f7fe f93b 	bl	800396c <HAL_GetTick>
 80056f6:	0003      	movs	r3, r0
 80056f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056fa:	e009      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056fc:	f7fe f936 	bl	800396c <HAL_GetTick>
 8005700:	0002      	movs	r2, r0
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	4a42      	ldr	r2, [pc, #264]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d901      	bls.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e072      	b.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005710:	4b3b      	ldr	r3, [pc, #236]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005712:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005714:	2380      	movs	r3, #128	@ 0x80
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4013      	ands	r3, r2
 800571a:	d0ef      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2220      	movs	r2, #32
 8005722:	4013      	ands	r3, r2
 8005724:	d01f      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	23c0      	movs	r3, #192	@ 0xc0
 800572c:	029b      	lsls	r3, r3, #10
 800572e:	401a      	ands	r2, r3
 8005730:	23c0      	movs	r3, #192	@ 0xc0
 8005732:	029b      	lsls	r3, r3, #10
 8005734:	429a      	cmp	r2, r3
 8005736:	d10c      	bne.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8005738:	4b31      	ldr	r3, [pc, #196]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a35      	ldr	r2, [pc, #212]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800573e:	4013      	ands	r3, r2
 8005740:	0019      	movs	r1, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685a      	ldr	r2, [r3, #4]
 8005746:	23c0      	movs	r3, #192	@ 0xc0
 8005748:	039b      	lsls	r3, r3, #14
 800574a:	401a      	ands	r2, r3
 800574c:	4b2c      	ldr	r3, [pc, #176]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800574e:	430a      	orrs	r2, r1
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	4b2b      	ldr	r3, [pc, #172]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005754:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685a      	ldr	r2, [r3, #4]
 800575a:	23c0      	movs	r3, #192	@ 0xc0
 800575c:	029b      	lsls	r3, r3, #10
 800575e:	401a      	ands	r2, r3
 8005760:	4b27      	ldr	r3, [pc, #156]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005762:	430a      	orrs	r2, r1
 8005764:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005766:	2317      	movs	r3, #23
 8005768:	18fb      	adds	r3, r7, r3
 800576a:	781b      	ldrb	r3, [r3, #0]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d105      	bne.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005770:	4b23      	ldr	r3, [pc, #140]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005772:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005774:	4b22      	ldr	r3, [pc, #136]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005776:	4928      	ldr	r1, [pc, #160]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005778:	400a      	ands	r2, r1
 800577a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2202      	movs	r2, #2
 8005782:	4013      	ands	r3, r2
 8005784:	d009      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005786:	4b1e      	ldr	r3, [pc, #120]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800578a:	220c      	movs	r2, #12
 800578c:	4393      	bics	r3, r2
 800578e:	0019      	movs	r1, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	4b1a      	ldr	r3, [pc, #104]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005796:	430a      	orrs	r2, r1
 8005798:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2204      	movs	r2, #4
 80057a0:	4013      	ands	r3, r2
 80057a2:	d009      	beq.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057a4:	4b16      	ldr	r3, [pc, #88]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80057a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057a8:	4a1c      	ldr	r2, [pc, #112]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80057aa:	4013      	ands	r3, r2
 80057ac:	0019      	movs	r1, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68da      	ldr	r2, [r3, #12]
 80057b2:	4b13      	ldr	r3, [pc, #76]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80057b4:	430a      	orrs	r2, r1
 80057b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2208      	movs	r2, #8
 80057be:	4013      	ands	r3, r2
 80057c0:	d009      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057c2:	4b0f      	ldr	r3, [pc, #60]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80057c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c6:	4a16      	ldr	r2, [pc, #88]	@ (8005820 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80057c8:	4013      	ands	r3, r2
 80057ca:	0019      	movs	r1, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	691a      	ldr	r2, [r3, #16]
 80057d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80057d2:	430a      	orrs	r2, r1
 80057d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2280      	movs	r2, #128	@ 0x80
 80057dc:	4013      	ands	r3, r2
 80057de:	d009      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80057e0:	4b07      	ldr	r3, [pc, #28]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80057e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057e4:	4a0f      	ldr	r2, [pc, #60]	@ (8005824 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057e6:	4013      	ands	r3, r2
 80057e8:	0019      	movs	r1, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	695a      	ldr	r2, [r3, #20]
 80057ee:	4b04      	ldr	r3, [pc, #16]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80057f0:	430a      	orrs	r2, r1
 80057f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80057f4:	2300      	movs	r3, #0
}
 80057f6:	0018      	movs	r0, r3
 80057f8:	46bd      	mov	sp, r7
 80057fa:	b006      	add	sp, #24
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	46c0      	nop			@ (mov r8, r8)
 8005800:	40021000 	.word	0x40021000
 8005804:	40007000 	.word	0x40007000
 8005808:	fffcffff 	.word	0xfffcffff
 800580c:	fff7ffff 	.word	0xfff7ffff
 8005810:	00001388 	.word	0x00001388
 8005814:	ffcfffff 	.word	0xffcfffff
 8005818:	efffffff 	.word	0xefffffff
 800581c:	fffff3ff 	.word	0xfffff3ff
 8005820:	ffffcfff 	.word	0xffffcfff
 8005824:	fff3ffff 	.word	0xfff3ffff

08005828 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d101      	bne.n	800583a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e044      	b.n	80058c4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800583e:	2b00      	cmp	r3, #0
 8005840:	d107      	bne.n	8005852 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2278      	movs	r2, #120	@ 0x78
 8005846:	2100      	movs	r1, #0
 8005848:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	0018      	movs	r0, r3
 800584e:	f7fd fea9 	bl	80035a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2224      	movs	r2, #36	@ 0x24
 8005856:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2101      	movs	r1, #1
 8005864:	438a      	bics	r2, r1
 8005866:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586c:	2b00      	cmp	r3, #0
 800586e:	d003      	beq.n	8005878 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	0018      	movs	r0, r3
 8005874:	f000 fbfc 	bl	8006070 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	0018      	movs	r0, r3
 800587c:	f000 f9ae 	bl	8005bdc <UART_SetConfig>
 8005880:	0003      	movs	r3, r0
 8005882:	2b01      	cmp	r3, #1
 8005884:	d101      	bne.n	800588a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e01c      	b.n	80058c4 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	490d      	ldr	r1, [pc, #52]	@ (80058cc <HAL_UART_Init+0xa4>)
 8005896:	400a      	ands	r2, r1
 8005898:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689a      	ldr	r2, [r3, #8]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	212a      	movs	r1, #42	@ 0x2a
 80058a6:	438a      	bics	r2, r1
 80058a8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2101      	movs	r1, #1
 80058b6:	430a      	orrs	r2, r1
 80058b8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	0018      	movs	r0, r3
 80058be:	f000 fc8b 	bl	80061d8 <UART_CheckIdleState>
 80058c2:	0003      	movs	r3, r0
}
 80058c4:	0018      	movs	r0, r3
 80058c6:	46bd      	mov	sp, r7
 80058c8:	b002      	add	sp, #8
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	ffffb7ff 	.word	0xffffb7ff

080058d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b08a      	sub	sp, #40	@ 0x28
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	1dbb      	adds	r3, r7, #6
 80058de:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058e4:	2b20      	cmp	r3, #32
 80058e6:	d000      	beq.n	80058ea <HAL_UART_Transmit+0x1a>
 80058e8:	e08c      	b.n	8005a04 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d003      	beq.n	80058f8 <HAL_UART_Transmit+0x28>
 80058f0:	1dbb      	adds	r3, r7, #6
 80058f2:	881b      	ldrh	r3, [r3, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d101      	bne.n	80058fc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e084      	b.n	8005a06 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	2380      	movs	r3, #128	@ 0x80
 8005902:	015b      	lsls	r3, r3, #5
 8005904:	429a      	cmp	r2, r3
 8005906:	d109      	bne.n	800591c <HAL_UART_Transmit+0x4c>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d105      	bne.n	800591c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2201      	movs	r2, #1
 8005914:	4013      	ands	r3, r2
 8005916:	d001      	beq.n	800591c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e074      	b.n	8005a06 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2284      	movs	r2, #132	@ 0x84
 8005920:	2100      	movs	r1, #0
 8005922:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2221      	movs	r2, #33	@ 0x21
 8005928:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800592a:	f7fe f81f 	bl	800396c <HAL_GetTick>
 800592e:	0003      	movs	r3, r0
 8005930:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	1dba      	adds	r2, r7, #6
 8005936:	2150      	movs	r1, #80	@ 0x50
 8005938:	8812      	ldrh	r2, [r2, #0]
 800593a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	1dba      	adds	r2, r7, #6
 8005940:	2152      	movs	r1, #82	@ 0x52
 8005942:	8812      	ldrh	r2, [r2, #0]
 8005944:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	689a      	ldr	r2, [r3, #8]
 800594a:	2380      	movs	r3, #128	@ 0x80
 800594c:	015b      	lsls	r3, r3, #5
 800594e:	429a      	cmp	r2, r3
 8005950:	d108      	bne.n	8005964 <HAL_UART_Transmit+0x94>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d104      	bne.n	8005964 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800595a:	2300      	movs	r3, #0
 800595c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	61bb      	str	r3, [r7, #24]
 8005962:	e003      	b.n	800596c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005968:	2300      	movs	r3, #0
 800596a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800596c:	e02f      	b.n	80059ce <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800596e:	697a      	ldr	r2, [r7, #20]
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	0013      	movs	r3, r2
 8005978:	2200      	movs	r2, #0
 800597a:	2180      	movs	r1, #128	@ 0x80
 800597c:	f000 fcd4 	bl	8006328 <UART_WaitOnFlagUntilTimeout>
 8005980:	1e03      	subs	r3, r0, #0
 8005982:	d004      	beq.n	800598e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2220      	movs	r2, #32
 8005988:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	e03b      	b.n	8005a06 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d10b      	bne.n	80059ac <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	881b      	ldrh	r3, [r3, #0]
 8005998:	001a      	movs	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	05d2      	lsls	r2, r2, #23
 80059a0:	0dd2      	lsrs	r2, r2, #23
 80059a2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	3302      	adds	r3, #2
 80059a8:	61bb      	str	r3, [r7, #24]
 80059aa:	e007      	b.n	80059bc <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	781a      	ldrb	r2, [r3, #0]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	3301      	adds	r3, #1
 80059ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2252      	movs	r2, #82	@ 0x52
 80059c0:	5a9b      	ldrh	r3, [r3, r2]
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	3b01      	subs	r3, #1
 80059c6:	b299      	uxth	r1, r3
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2252      	movs	r2, #82	@ 0x52
 80059cc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2252      	movs	r2, #82	@ 0x52
 80059d2:	5a9b      	ldrh	r3, [r3, r2]
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1c9      	bne.n	800596e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059da:	697a      	ldr	r2, [r7, #20]
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	9300      	str	r3, [sp, #0]
 80059e2:	0013      	movs	r3, r2
 80059e4:	2200      	movs	r2, #0
 80059e6:	2140      	movs	r1, #64	@ 0x40
 80059e8:	f000 fc9e 	bl	8006328 <UART_WaitOnFlagUntilTimeout>
 80059ec:	1e03      	subs	r3, r0, #0
 80059ee:	d004      	beq.n	80059fa <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2220      	movs	r2, #32
 80059f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e005      	b.n	8005a06 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2220      	movs	r2, #32
 80059fe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005a00:	2300      	movs	r3, #0
 8005a02:	e000      	b.n	8005a06 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005a04:	2302      	movs	r3, #2
  }
}
 8005a06:	0018      	movs	r0, r3
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	b008      	add	sp, #32
 8005a0c:	bd80      	pop	{r7, pc}
	...

08005a10 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b08a      	sub	sp, #40	@ 0x28
 8005a14:	af02      	add	r7, sp, #8
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	603b      	str	r3, [r7, #0]
 8005a1c:	1dbb      	adds	r3, r7, #6
 8005a1e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2280      	movs	r2, #128	@ 0x80
 8005a24:	589b      	ldr	r3, [r3, r2]
 8005a26:	2b20      	cmp	r3, #32
 8005a28:	d000      	beq.n	8005a2c <HAL_UART_Receive+0x1c>
 8005a2a:	e0d0      	b.n	8005bce <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <HAL_UART_Receive+0x2a>
 8005a32:	1dbb      	adds	r3, r7, #6
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d101      	bne.n	8005a3e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e0c8      	b.n	8005bd0 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	689a      	ldr	r2, [r3, #8]
 8005a42:	2380      	movs	r3, #128	@ 0x80
 8005a44:	015b      	lsls	r3, r3, #5
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d109      	bne.n	8005a5e <HAL_UART_Receive+0x4e>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d105      	bne.n	8005a5e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	2201      	movs	r2, #1
 8005a56:	4013      	ands	r3, r2
 8005a58:	d001      	beq.n	8005a5e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e0b8      	b.n	8005bd0 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2284      	movs	r2, #132	@ 0x84
 8005a62:	2100      	movs	r1, #0
 8005a64:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2280      	movs	r2, #128	@ 0x80
 8005a6a:	2122      	movs	r1, #34	@ 0x22
 8005a6c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a74:	f7fd ff7a 	bl	800396c <HAL_GetTick>
 8005a78:	0003      	movs	r3, r0
 8005a7a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	1dba      	adds	r2, r7, #6
 8005a80:	2158      	movs	r1, #88	@ 0x58
 8005a82:	8812      	ldrh	r2, [r2, #0]
 8005a84:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	1dba      	adds	r2, r7, #6
 8005a8a:	215a      	movs	r1, #90	@ 0x5a
 8005a8c:	8812      	ldrh	r2, [r2, #0]
 8005a8e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	689a      	ldr	r2, [r3, #8]
 8005a94:	2380      	movs	r3, #128	@ 0x80
 8005a96:	015b      	lsls	r3, r3, #5
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d10d      	bne.n	8005ab8 <HAL_UART_Receive+0xa8>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d104      	bne.n	8005aae <HAL_UART_Receive+0x9e>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	225c      	movs	r2, #92	@ 0x5c
 8005aa8:	494b      	ldr	r1, [pc, #300]	@ (8005bd8 <HAL_UART_Receive+0x1c8>)
 8005aaa:	5299      	strh	r1, [r3, r2]
 8005aac:	e02e      	b.n	8005b0c <HAL_UART_Receive+0xfc>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	225c      	movs	r2, #92	@ 0x5c
 8005ab2:	21ff      	movs	r1, #255	@ 0xff
 8005ab4:	5299      	strh	r1, [r3, r2]
 8005ab6:	e029      	b.n	8005b0c <HAL_UART_Receive+0xfc>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10d      	bne.n	8005adc <HAL_UART_Receive+0xcc>
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d104      	bne.n	8005ad2 <HAL_UART_Receive+0xc2>
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	225c      	movs	r2, #92	@ 0x5c
 8005acc:	21ff      	movs	r1, #255	@ 0xff
 8005ace:	5299      	strh	r1, [r3, r2]
 8005ad0:	e01c      	b.n	8005b0c <HAL_UART_Receive+0xfc>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	225c      	movs	r2, #92	@ 0x5c
 8005ad6:	217f      	movs	r1, #127	@ 0x7f
 8005ad8:	5299      	strh	r1, [r3, r2]
 8005ada:	e017      	b.n	8005b0c <HAL_UART_Receive+0xfc>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	2380      	movs	r3, #128	@ 0x80
 8005ae2:	055b      	lsls	r3, r3, #21
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d10d      	bne.n	8005b04 <HAL_UART_Receive+0xf4>
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d104      	bne.n	8005afa <HAL_UART_Receive+0xea>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	225c      	movs	r2, #92	@ 0x5c
 8005af4:	217f      	movs	r1, #127	@ 0x7f
 8005af6:	5299      	strh	r1, [r3, r2]
 8005af8:	e008      	b.n	8005b0c <HAL_UART_Receive+0xfc>
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	225c      	movs	r2, #92	@ 0x5c
 8005afe:	213f      	movs	r1, #63	@ 0x3f
 8005b00:	5299      	strh	r1, [r3, r2]
 8005b02:	e003      	b.n	8005b0c <HAL_UART_Receive+0xfc>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	225c      	movs	r2, #92	@ 0x5c
 8005b08:	2100      	movs	r1, #0
 8005b0a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005b0c:	2312      	movs	r3, #18
 8005b0e:	18fb      	adds	r3, r7, r3
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	215c      	movs	r1, #92	@ 0x5c
 8005b14:	5a52      	ldrh	r2, [r2, r1]
 8005b16:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	2380      	movs	r3, #128	@ 0x80
 8005b1e:	015b      	lsls	r3, r3, #5
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d108      	bne.n	8005b36 <HAL_UART_Receive+0x126>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d104      	bne.n	8005b36 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	61bb      	str	r3, [r7, #24]
 8005b34:	e003      	b.n	8005b3e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005b3e:	e03a      	b.n	8005bb6 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	0013      	movs	r3, r2
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	2120      	movs	r1, #32
 8005b4e:	f000 fbeb 	bl	8006328 <UART_WaitOnFlagUntilTimeout>
 8005b52:	1e03      	subs	r3, r0, #0
 8005b54:	d005      	beq.n	8005b62 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2280      	movs	r2, #128	@ 0x80
 8005b5a:	2120      	movs	r1, #32
 8005b5c:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e036      	b.n	8005bd0 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d10e      	bne.n	8005b86 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	2212      	movs	r2, #18
 8005b72:	18ba      	adds	r2, r7, r2
 8005b74:	8812      	ldrh	r2, [r2, #0]
 8005b76:	4013      	ands	r3, r2
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	3302      	adds	r3, #2
 8005b82:	61bb      	str	r3, [r7, #24]
 8005b84:	e00e      	b.n	8005ba4 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2212      	movs	r2, #18
 8005b90:	18ba      	adds	r2, r7, r2
 8005b92:	8812      	ldrh	r2, [r2, #0]
 8005b94:	b2d2      	uxtb	r2, r2
 8005b96:	4013      	ands	r3, r2
 8005b98:	b2da      	uxtb	r2, r3
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	225a      	movs	r2, #90	@ 0x5a
 8005ba8:	5a9b      	ldrh	r3, [r3, r2]
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	3b01      	subs	r3, #1
 8005bae:	b299      	uxth	r1, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	225a      	movs	r2, #90	@ 0x5a
 8005bb4:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	225a      	movs	r2, #90	@ 0x5a
 8005bba:	5a9b      	ldrh	r3, [r3, r2]
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1be      	bne.n	8005b40 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2280      	movs	r2, #128	@ 0x80
 8005bc6:	2120      	movs	r1, #32
 8005bc8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	e000      	b.n	8005bd0 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8005bce:	2302      	movs	r3, #2
  }
}
 8005bd0:	0018      	movs	r0, r3
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	b008      	add	sp, #32
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	000001ff 	.word	0x000001ff

08005bdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bdc:	b5b0      	push	{r4, r5, r7, lr}
 8005bde:	b08e      	sub	sp, #56	@ 0x38
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005be4:	231a      	movs	r3, #26
 8005be6:	2218      	movs	r2, #24
 8005be8:	189b      	adds	r3, r3, r2
 8005bea:	19db      	adds	r3, r3, r7
 8005bec:	2200      	movs	r2, #0
 8005bee:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	689a      	ldr	r2, [r3, #8]
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	431a      	orrs	r2, r3
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	69db      	ldr	r3, [r3, #28]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4ab4      	ldr	r2, [pc, #720]	@ (8005ee0 <UART_SetConfig+0x304>)
 8005c10:	4013      	ands	r3, r2
 8005c12:	0019      	movs	r1, r3
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	4aaf      	ldr	r2, [pc, #700]	@ (8005ee4 <UART_SetConfig+0x308>)
 8005c26:	4013      	ands	r3, r2
 8005c28:	0019      	movs	r1, r3
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	68da      	ldr	r2, [r3, #12]
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	430a      	orrs	r2, r1
 8005c34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4aa9      	ldr	r2, [pc, #676]	@ (8005ee8 <UART_SetConfig+0x30c>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d004      	beq.n	8005c50 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	4aa5      	ldr	r2, [pc, #660]	@ (8005eec <UART_SetConfig+0x310>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	0019      	movs	r1, r3
 8005c5c:	69fb      	ldr	r3, [r7, #28]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c62:	430a      	orrs	r2, r1
 8005c64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4aa1      	ldr	r2, [pc, #644]	@ (8005ef0 <UART_SetConfig+0x314>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d131      	bne.n	8005cd4 <UART_SetConfig+0xf8>
 8005c70:	4ba0      	ldr	r3, [pc, #640]	@ (8005ef4 <UART_SetConfig+0x318>)
 8005c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c74:	220c      	movs	r2, #12
 8005c76:	4013      	ands	r3, r2
 8005c78:	2b0c      	cmp	r3, #12
 8005c7a:	d01d      	beq.n	8005cb8 <UART_SetConfig+0xdc>
 8005c7c:	d823      	bhi.n	8005cc6 <UART_SetConfig+0xea>
 8005c7e:	2b08      	cmp	r3, #8
 8005c80:	d00c      	beq.n	8005c9c <UART_SetConfig+0xc0>
 8005c82:	d820      	bhi.n	8005cc6 <UART_SetConfig+0xea>
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d002      	beq.n	8005c8e <UART_SetConfig+0xb2>
 8005c88:	2b04      	cmp	r3, #4
 8005c8a:	d00e      	beq.n	8005caa <UART_SetConfig+0xce>
 8005c8c:	e01b      	b.n	8005cc6 <UART_SetConfig+0xea>
 8005c8e:	231b      	movs	r3, #27
 8005c90:	2218      	movs	r2, #24
 8005c92:	189b      	adds	r3, r3, r2
 8005c94:	19db      	adds	r3, r3, r7
 8005c96:	2200      	movs	r2, #0
 8005c98:	701a      	strb	r2, [r3, #0]
 8005c9a:	e065      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005c9c:	231b      	movs	r3, #27
 8005c9e:	2218      	movs	r2, #24
 8005ca0:	189b      	adds	r3, r3, r2
 8005ca2:	19db      	adds	r3, r3, r7
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	701a      	strb	r2, [r3, #0]
 8005ca8:	e05e      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005caa:	231b      	movs	r3, #27
 8005cac:	2218      	movs	r2, #24
 8005cae:	189b      	adds	r3, r3, r2
 8005cb0:	19db      	adds	r3, r3, r7
 8005cb2:	2204      	movs	r2, #4
 8005cb4:	701a      	strb	r2, [r3, #0]
 8005cb6:	e057      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005cb8:	231b      	movs	r3, #27
 8005cba:	2218      	movs	r2, #24
 8005cbc:	189b      	adds	r3, r3, r2
 8005cbe:	19db      	adds	r3, r3, r7
 8005cc0:	2208      	movs	r2, #8
 8005cc2:	701a      	strb	r2, [r3, #0]
 8005cc4:	e050      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005cc6:	231b      	movs	r3, #27
 8005cc8:	2218      	movs	r2, #24
 8005cca:	189b      	adds	r3, r3, r2
 8005ccc:	19db      	adds	r3, r3, r7
 8005cce:	2210      	movs	r2, #16
 8005cd0:	701a      	strb	r2, [r3, #0]
 8005cd2:	e049      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a83      	ldr	r2, [pc, #524]	@ (8005ee8 <UART_SetConfig+0x30c>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d13e      	bne.n	8005d5c <UART_SetConfig+0x180>
 8005cde:	4b85      	ldr	r3, [pc, #532]	@ (8005ef4 <UART_SetConfig+0x318>)
 8005ce0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ce2:	23c0      	movs	r3, #192	@ 0xc0
 8005ce4:	011b      	lsls	r3, r3, #4
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	22c0      	movs	r2, #192	@ 0xc0
 8005cea:	0112      	lsls	r2, r2, #4
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d027      	beq.n	8005d40 <UART_SetConfig+0x164>
 8005cf0:	22c0      	movs	r2, #192	@ 0xc0
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d82a      	bhi.n	8005d4e <UART_SetConfig+0x172>
 8005cf8:	2280      	movs	r2, #128	@ 0x80
 8005cfa:	0112      	lsls	r2, r2, #4
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d011      	beq.n	8005d24 <UART_SetConfig+0x148>
 8005d00:	2280      	movs	r2, #128	@ 0x80
 8005d02:	0112      	lsls	r2, r2, #4
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d822      	bhi.n	8005d4e <UART_SetConfig+0x172>
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d004      	beq.n	8005d16 <UART_SetConfig+0x13a>
 8005d0c:	2280      	movs	r2, #128	@ 0x80
 8005d0e:	00d2      	lsls	r2, r2, #3
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d00e      	beq.n	8005d32 <UART_SetConfig+0x156>
 8005d14:	e01b      	b.n	8005d4e <UART_SetConfig+0x172>
 8005d16:	231b      	movs	r3, #27
 8005d18:	2218      	movs	r2, #24
 8005d1a:	189b      	adds	r3, r3, r2
 8005d1c:	19db      	adds	r3, r3, r7
 8005d1e:	2200      	movs	r2, #0
 8005d20:	701a      	strb	r2, [r3, #0]
 8005d22:	e021      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005d24:	231b      	movs	r3, #27
 8005d26:	2218      	movs	r2, #24
 8005d28:	189b      	adds	r3, r3, r2
 8005d2a:	19db      	adds	r3, r3, r7
 8005d2c:	2202      	movs	r2, #2
 8005d2e:	701a      	strb	r2, [r3, #0]
 8005d30:	e01a      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005d32:	231b      	movs	r3, #27
 8005d34:	2218      	movs	r2, #24
 8005d36:	189b      	adds	r3, r3, r2
 8005d38:	19db      	adds	r3, r3, r7
 8005d3a:	2204      	movs	r2, #4
 8005d3c:	701a      	strb	r2, [r3, #0]
 8005d3e:	e013      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005d40:	231b      	movs	r3, #27
 8005d42:	2218      	movs	r2, #24
 8005d44:	189b      	adds	r3, r3, r2
 8005d46:	19db      	adds	r3, r3, r7
 8005d48:	2208      	movs	r2, #8
 8005d4a:	701a      	strb	r2, [r3, #0]
 8005d4c:	e00c      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005d4e:	231b      	movs	r3, #27
 8005d50:	2218      	movs	r2, #24
 8005d52:	189b      	adds	r3, r3, r2
 8005d54:	19db      	adds	r3, r3, r7
 8005d56:	2210      	movs	r2, #16
 8005d58:	701a      	strb	r2, [r3, #0]
 8005d5a:	e005      	b.n	8005d68 <UART_SetConfig+0x18c>
 8005d5c:	231b      	movs	r3, #27
 8005d5e:	2218      	movs	r2, #24
 8005d60:	189b      	adds	r3, r3, r2
 8005d62:	19db      	adds	r3, r3, r7
 8005d64:	2210      	movs	r2, #16
 8005d66:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a5e      	ldr	r2, [pc, #376]	@ (8005ee8 <UART_SetConfig+0x30c>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d000      	beq.n	8005d74 <UART_SetConfig+0x198>
 8005d72:	e084      	b.n	8005e7e <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d74:	231b      	movs	r3, #27
 8005d76:	2218      	movs	r2, #24
 8005d78:	189b      	adds	r3, r3, r2
 8005d7a:	19db      	adds	r3, r3, r7
 8005d7c:	781b      	ldrb	r3, [r3, #0]
 8005d7e:	2b08      	cmp	r3, #8
 8005d80:	d01d      	beq.n	8005dbe <UART_SetConfig+0x1e2>
 8005d82:	dc20      	bgt.n	8005dc6 <UART_SetConfig+0x1ea>
 8005d84:	2b04      	cmp	r3, #4
 8005d86:	d015      	beq.n	8005db4 <UART_SetConfig+0x1d8>
 8005d88:	dc1d      	bgt.n	8005dc6 <UART_SetConfig+0x1ea>
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d002      	beq.n	8005d94 <UART_SetConfig+0x1b8>
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d005      	beq.n	8005d9e <UART_SetConfig+0x1c2>
 8005d92:	e018      	b.n	8005dc6 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d94:	f7ff fbf0 	bl	8005578 <HAL_RCC_GetPCLK1Freq>
 8005d98:	0003      	movs	r3, r0
 8005d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005d9c:	e01c      	b.n	8005dd8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d9e:	4b55      	ldr	r3, [pc, #340]	@ (8005ef4 <UART_SetConfig+0x318>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2210      	movs	r2, #16
 8005da4:	4013      	ands	r3, r2
 8005da6:	d002      	beq.n	8005dae <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005da8:	4b53      	ldr	r3, [pc, #332]	@ (8005ef8 <UART_SetConfig+0x31c>)
 8005daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005dac:	e014      	b.n	8005dd8 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8005dae:	4b53      	ldr	r3, [pc, #332]	@ (8005efc <UART_SetConfig+0x320>)
 8005db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005db2:	e011      	b.n	8005dd8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005db4:	f7ff fb50 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 8005db8:	0003      	movs	r3, r0
 8005dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005dbc:	e00c      	b.n	8005dd8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dbe:	2380      	movs	r3, #128	@ 0x80
 8005dc0:	021b      	lsls	r3, r3, #8
 8005dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005dc4:	e008      	b.n	8005dd8 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005dca:	231a      	movs	r3, #26
 8005dcc:	2218      	movs	r2, #24
 8005dce:	189b      	adds	r3, r3, r2
 8005dd0:	19db      	adds	r3, r3, r7
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	701a      	strb	r2, [r3, #0]
        break;
 8005dd6:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d100      	bne.n	8005de0 <UART_SetConfig+0x204>
 8005dde:	e12f      	b.n	8006040 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	0013      	movs	r3, r2
 8005de6:	005b      	lsls	r3, r3, #1
 8005de8:	189b      	adds	r3, r3, r2
 8005dea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d305      	bcc.n	8005dfc <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005df0:	69fb      	ldr	r3, [r7, #28]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005df6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d906      	bls.n	8005e0a <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8005dfc:	231a      	movs	r3, #26
 8005dfe:	2218      	movs	r2, #24
 8005e00:	189b      	adds	r3, r3, r2
 8005e02:	19db      	adds	r3, r3, r7
 8005e04:	2201      	movs	r2, #1
 8005e06:	701a      	strb	r2, [r3, #0]
 8005e08:	e11a      	b.n	8006040 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e0c:	613b      	str	r3, [r7, #16]
 8005e0e:	2300      	movs	r3, #0
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	6939      	ldr	r1, [r7, #16]
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	000b      	movs	r3, r1
 8005e18:	0e1b      	lsrs	r3, r3, #24
 8005e1a:	0010      	movs	r0, r2
 8005e1c:	0205      	lsls	r5, r0, #8
 8005e1e:	431d      	orrs	r5, r3
 8005e20:	000b      	movs	r3, r1
 8005e22:	021c      	lsls	r4, r3, #8
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	085b      	lsrs	r3, r3, #1
 8005e2a:	60bb      	str	r3, [r7, #8]
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	68b8      	ldr	r0, [r7, #8]
 8005e32:	68f9      	ldr	r1, [r7, #12]
 8005e34:	1900      	adds	r0, r0, r4
 8005e36:	4169      	adcs	r1, r5
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	603b      	str	r3, [r7, #0]
 8005e3e:	2300      	movs	r3, #0
 8005e40:	607b      	str	r3, [r7, #4]
 8005e42:	683a      	ldr	r2, [r7, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f7fa fa2f 	bl	80002a8 <__aeabi_uldivmod>
 8005e4a:	0002      	movs	r2, r0
 8005e4c:	000b      	movs	r3, r1
 8005e4e:	0013      	movs	r3, r2
 8005e50:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e54:	23c0      	movs	r3, #192	@ 0xc0
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d309      	bcc.n	8005e70 <UART_SetConfig+0x294>
 8005e5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e5e:	2380      	movs	r3, #128	@ 0x80
 8005e60:	035b      	lsls	r3, r3, #13
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d204      	bcs.n	8005e70 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e6c:	60da      	str	r2, [r3, #12]
 8005e6e:	e0e7      	b.n	8006040 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8005e70:	231a      	movs	r3, #26
 8005e72:	2218      	movs	r2, #24
 8005e74:	189b      	adds	r3, r3, r2
 8005e76:	19db      	adds	r3, r3, r7
 8005e78:	2201      	movs	r2, #1
 8005e7a:	701a      	strb	r2, [r3, #0]
 8005e7c:	e0e0      	b.n	8006040 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	69da      	ldr	r2, [r3, #28]
 8005e82:	2380      	movs	r3, #128	@ 0x80
 8005e84:	021b      	lsls	r3, r3, #8
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d000      	beq.n	8005e8c <UART_SetConfig+0x2b0>
 8005e8a:	e082      	b.n	8005f92 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8005e8c:	231b      	movs	r3, #27
 8005e8e:	2218      	movs	r2, #24
 8005e90:	189b      	adds	r3, r3, r2
 8005e92:	19db      	adds	r3, r3, r7
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	2b08      	cmp	r3, #8
 8005e98:	d834      	bhi.n	8005f04 <UART_SetConfig+0x328>
 8005e9a:	009a      	lsls	r2, r3, #2
 8005e9c:	4b18      	ldr	r3, [pc, #96]	@ (8005f00 <UART_SetConfig+0x324>)
 8005e9e:	18d3      	adds	r3, r2, r3
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ea4:	f7ff fb68 	bl	8005578 <HAL_RCC_GetPCLK1Freq>
 8005ea8:	0003      	movs	r3, r0
 8005eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005eac:	e033      	b.n	8005f16 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005eae:	f7ff fb79 	bl	80055a4 <HAL_RCC_GetPCLK2Freq>
 8005eb2:	0003      	movs	r3, r0
 8005eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005eb6:	e02e      	b.n	8005f16 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ef4 <UART_SetConfig+0x318>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2210      	movs	r2, #16
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	d002      	beq.n	8005ec8 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <UART_SetConfig+0x31c>)
 8005ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ec6:	e026      	b.n	8005f16 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8005ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8005efc <UART_SetConfig+0x320>)
 8005eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005ecc:	e023      	b.n	8005f16 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ece:	f7ff fac3 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 8005ed2:	0003      	movs	r3, r0
 8005ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005ed6:	e01e      	b.n	8005f16 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ed8:	2380      	movs	r3, #128	@ 0x80
 8005eda:	021b      	lsls	r3, r3, #8
 8005edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005ede:	e01a      	b.n	8005f16 <UART_SetConfig+0x33a>
 8005ee0:	efff69f3 	.word	0xefff69f3
 8005ee4:	ffffcfff 	.word	0xffffcfff
 8005ee8:	40004800 	.word	0x40004800
 8005eec:	fffff4ff 	.word	0xfffff4ff
 8005ef0:	40004400 	.word	0x40004400
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	003d0900 	.word	0x003d0900
 8005efc:	00f42400 	.word	0x00f42400
 8005f00:	080078ec 	.word	0x080078ec
      default:
        pclk = 0U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005f08:	231a      	movs	r3, #26
 8005f0a:	2218      	movs	r2, #24
 8005f0c:	189b      	adds	r3, r3, r2
 8005f0e:	19db      	adds	r3, r3, r7
 8005f10:	2201      	movs	r2, #1
 8005f12:	701a      	strb	r2, [r3, #0]
        break;
 8005f14:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d100      	bne.n	8005f1e <UART_SetConfig+0x342>
 8005f1c:	e090      	b.n	8006040 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f20:	005a      	lsls	r2, r3, #1
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	085b      	lsrs	r3, r3, #1
 8005f28:	18d2      	adds	r2, r2, r3
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	0019      	movs	r1, r3
 8005f30:	0010      	movs	r0, r2
 8005f32:	f7fa f8f3 	bl	800011c <__udivsi3>
 8005f36:	0003      	movs	r3, r0
 8005f38:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3c:	2b0f      	cmp	r3, #15
 8005f3e:	d921      	bls.n	8005f84 <UART_SetConfig+0x3a8>
 8005f40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f42:	2380      	movs	r3, #128	@ 0x80
 8005f44:	025b      	lsls	r3, r3, #9
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d21c      	bcs.n	8005f84 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	200e      	movs	r0, #14
 8005f50:	2418      	movs	r4, #24
 8005f52:	1903      	adds	r3, r0, r4
 8005f54:	19db      	adds	r3, r3, r7
 8005f56:	210f      	movs	r1, #15
 8005f58:	438a      	bics	r2, r1
 8005f5a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f5e:	085b      	lsrs	r3, r3, #1
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	2207      	movs	r2, #7
 8005f64:	4013      	ands	r3, r2
 8005f66:	b299      	uxth	r1, r3
 8005f68:	1903      	adds	r3, r0, r4
 8005f6a:	19db      	adds	r3, r3, r7
 8005f6c:	1902      	adds	r2, r0, r4
 8005f6e:	19d2      	adds	r2, r2, r7
 8005f70:	8812      	ldrh	r2, [r2, #0]
 8005f72:	430a      	orrs	r2, r1
 8005f74:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	1902      	adds	r2, r0, r4
 8005f7c:	19d2      	adds	r2, r2, r7
 8005f7e:	8812      	ldrh	r2, [r2, #0]
 8005f80:	60da      	str	r2, [r3, #12]
 8005f82:	e05d      	b.n	8006040 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8005f84:	231a      	movs	r3, #26
 8005f86:	2218      	movs	r2, #24
 8005f88:	189b      	adds	r3, r3, r2
 8005f8a:	19db      	adds	r3, r3, r7
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	701a      	strb	r2, [r3, #0]
 8005f90:	e056      	b.n	8006040 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f92:	231b      	movs	r3, #27
 8005f94:	2218      	movs	r2, #24
 8005f96:	189b      	adds	r3, r3, r2
 8005f98:	19db      	adds	r3, r3, r7
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	2b08      	cmp	r3, #8
 8005f9e:	d822      	bhi.n	8005fe6 <UART_SetConfig+0x40a>
 8005fa0:	009a      	lsls	r2, r3, #2
 8005fa2:	4b2f      	ldr	r3, [pc, #188]	@ (8006060 <UART_SetConfig+0x484>)
 8005fa4:	18d3      	adds	r3, r2, r3
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005faa:	f7ff fae5 	bl	8005578 <HAL_RCC_GetPCLK1Freq>
 8005fae:	0003      	movs	r3, r0
 8005fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005fb2:	e021      	b.n	8005ff8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fb4:	f7ff faf6 	bl	80055a4 <HAL_RCC_GetPCLK2Freq>
 8005fb8:	0003      	movs	r3, r0
 8005fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005fbc:	e01c      	b.n	8005ff8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fbe:	4b29      	ldr	r3, [pc, #164]	@ (8006064 <UART_SetConfig+0x488>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2210      	movs	r2, #16
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	d002      	beq.n	8005fce <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005fc8:	4b27      	ldr	r3, [pc, #156]	@ (8006068 <UART_SetConfig+0x48c>)
 8005fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005fcc:	e014      	b.n	8005ff8 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8005fce:	4b27      	ldr	r3, [pc, #156]	@ (800606c <UART_SetConfig+0x490>)
 8005fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005fd2:	e011      	b.n	8005ff8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fd4:	f7ff fa40 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 8005fd8:	0003      	movs	r3, r0
 8005fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005fdc:	e00c      	b.n	8005ff8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fde:	2380      	movs	r3, #128	@ 0x80
 8005fe0:	021b      	lsls	r3, r3, #8
 8005fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005fe4:	e008      	b.n	8005ff8 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005fea:	231a      	movs	r3, #26
 8005fec:	2218      	movs	r2, #24
 8005fee:	189b      	adds	r3, r3, r2
 8005ff0:	19db      	adds	r3, r3, r7
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	701a      	strb	r2, [r3, #0]
        break;
 8005ff6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d020      	beq.n	8006040 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	085a      	lsrs	r2, r3, #1
 8006004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006006:	18d2      	adds	r2, r2, r3
 8006008:	69fb      	ldr	r3, [r7, #28]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	0019      	movs	r1, r3
 800600e:	0010      	movs	r0, r2
 8006010:	f7fa f884 	bl	800011c <__udivsi3>
 8006014:	0003      	movs	r3, r0
 8006016:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800601a:	2b0f      	cmp	r3, #15
 800601c:	d90a      	bls.n	8006034 <UART_SetConfig+0x458>
 800601e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006020:	2380      	movs	r3, #128	@ 0x80
 8006022:	025b      	lsls	r3, r3, #9
 8006024:	429a      	cmp	r2, r3
 8006026:	d205      	bcs.n	8006034 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800602a:	b29a      	uxth	r2, r3
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	60da      	str	r2, [r3, #12]
 8006032:	e005      	b.n	8006040 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8006034:	231a      	movs	r3, #26
 8006036:	2218      	movs	r2, #24
 8006038:	189b      	adds	r3, r3, r2
 800603a:	19db      	adds	r3, r3, r7
 800603c:	2201      	movs	r2, #1
 800603e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	2200      	movs	r2, #0
 8006044:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	2200      	movs	r2, #0
 800604a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800604c:	231a      	movs	r3, #26
 800604e:	2218      	movs	r2, #24
 8006050:	189b      	adds	r3, r3, r2
 8006052:	19db      	adds	r3, r3, r7
 8006054:	781b      	ldrb	r3, [r3, #0]
}
 8006056:	0018      	movs	r0, r3
 8006058:	46bd      	mov	sp, r7
 800605a:	b00e      	add	sp, #56	@ 0x38
 800605c:	bdb0      	pop	{r4, r5, r7, pc}
 800605e:	46c0      	nop			@ (mov r8, r8)
 8006060:	08007910 	.word	0x08007910
 8006064:	40021000 	.word	0x40021000
 8006068:	003d0900 	.word	0x003d0900
 800606c:	00f42400 	.word	0x00f42400

08006070 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607c:	2208      	movs	r2, #8
 800607e:	4013      	ands	r3, r2
 8006080:	d00b      	beq.n	800609a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	4a4a      	ldr	r2, [pc, #296]	@ (80061b4 <UART_AdvFeatureConfig+0x144>)
 800608a:	4013      	ands	r3, r2
 800608c:	0019      	movs	r1, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609e:	2201      	movs	r2, #1
 80060a0:	4013      	ands	r3, r2
 80060a2:	d00b      	beq.n	80060bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	4a43      	ldr	r2, [pc, #268]	@ (80061b8 <UART_AdvFeatureConfig+0x148>)
 80060ac:	4013      	ands	r3, r2
 80060ae:	0019      	movs	r1, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	430a      	orrs	r2, r1
 80060ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c0:	2202      	movs	r2, #2
 80060c2:	4013      	ands	r3, r2
 80060c4:	d00b      	beq.n	80060de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	4a3b      	ldr	r2, [pc, #236]	@ (80061bc <UART_AdvFeatureConfig+0x14c>)
 80060ce:	4013      	ands	r3, r2
 80060d0:	0019      	movs	r1, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	430a      	orrs	r2, r1
 80060dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e2:	2204      	movs	r2, #4
 80060e4:	4013      	ands	r3, r2
 80060e6:	d00b      	beq.n	8006100 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	4a34      	ldr	r2, [pc, #208]	@ (80061c0 <UART_AdvFeatureConfig+0x150>)
 80060f0:	4013      	ands	r3, r2
 80060f2:	0019      	movs	r1, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	430a      	orrs	r2, r1
 80060fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006104:	2210      	movs	r2, #16
 8006106:	4013      	ands	r3, r2
 8006108:	d00b      	beq.n	8006122 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	4a2c      	ldr	r2, [pc, #176]	@ (80061c4 <UART_AdvFeatureConfig+0x154>)
 8006112:	4013      	ands	r3, r2
 8006114:	0019      	movs	r1, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	430a      	orrs	r2, r1
 8006120:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006126:	2220      	movs	r2, #32
 8006128:	4013      	ands	r3, r2
 800612a:	d00b      	beq.n	8006144 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	4a25      	ldr	r2, [pc, #148]	@ (80061c8 <UART_AdvFeatureConfig+0x158>)
 8006134:	4013      	ands	r3, r2
 8006136:	0019      	movs	r1, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	430a      	orrs	r2, r1
 8006142:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006148:	2240      	movs	r2, #64	@ 0x40
 800614a:	4013      	ands	r3, r2
 800614c:	d01d      	beq.n	800618a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	4a1d      	ldr	r2, [pc, #116]	@ (80061cc <UART_AdvFeatureConfig+0x15c>)
 8006156:	4013      	ands	r3, r2
 8006158:	0019      	movs	r1, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800616a:	2380      	movs	r3, #128	@ 0x80
 800616c:	035b      	lsls	r3, r3, #13
 800616e:	429a      	cmp	r2, r3
 8006170:	d10b      	bne.n	800618a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	4a15      	ldr	r2, [pc, #84]	@ (80061d0 <UART_AdvFeatureConfig+0x160>)
 800617a:	4013      	ands	r3, r2
 800617c:	0019      	movs	r1, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618e:	2280      	movs	r2, #128	@ 0x80
 8006190:	4013      	ands	r3, r2
 8006192:	d00b      	beq.n	80061ac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	4a0e      	ldr	r2, [pc, #56]	@ (80061d4 <UART_AdvFeatureConfig+0x164>)
 800619c:	4013      	ands	r3, r2
 800619e:	0019      	movs	r1, r3
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	605a      	str	r2, [r3, #4]
  }
}
 80061ac:	46c0      	nop			@ (mov r8, r8)
 80061ae:	46bd      	mov	sp, r7
 80061b0:	b002      	add	sp, #8
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	ffff7fff 	.word	0xffff7fff
 80061b8:	fffdffff 	.word	0xfffdffff
 80061bc:	fffeffff 	.word	0xfffeffff
 80061c0:	fffbffff 	.word	0xfffbffff
 80061c4:	ffffefff 	.word	0xffffefff
 80061c8:	ffffdfff 	.word	0xffffdfff
 80061cc:	ffefffff 	.word	0xffefffff
 80061d0:	ff9fffff 	.word	0xff9fffff
 80061d4:	fff7ffff 	.word	0xfff7ffff

080061d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b092      	sub	sp, #72	@ 0x48
 80061dc:	af02      	add	r7, sp, #8
 80061de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2284      	movs	r2, #132	@ 0x84
 80061e4:	2100      	movs	r1, #0
 80061e6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061e8:	f7fd fbc0 	bl	800396c <HAL_GetTick>
 80061ec:	0003      	movs	r3, r0
 80061ee:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2208      	movs	r2, #8
 80061f8:	4013      	ands	r3, r2
 80061fa:	2b08      	cmp	r3, #8
 80061fc:	d12c      	bne.n	8006258 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006200:	2280      	movs	r2, #128	@ 0x80
 8006202:	0391      	lsls	r1, r2, #14
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	4a46      	ldr	r2, [pc, #280]	@ (8006320 <UART_CheckIdleState+0x148>)
 8006208:	9200      	str	r2, [sp, #0]
 800620a:	2200      	movs	r2, #0
 800620c:	f000 f88c 	bl	8006328 <UART_WaitOnFlagUntilTimeout>
 8006210:	1e03      	subs	r3, r0, #0
 8006212:	d021      	beq.n	8006258 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006214:	f3ef 8310 	mrs	r3, PRIMASK
 8006218:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800621c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800621e:	2301      	movs	r3, #1
 8006220:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006224:	f383 8810 	msr	PRIMASK, r3
}
 8006228:	46c0      	nop			@ (mov r8, r8)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2180      	movs	r1, #128	@ 0x80
 8006236:	438a      	bics	r2, r1
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800623c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800623e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006240:	f383 8810 	msr	PRIMASK, r3
}
 8006244:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2220      	movs	r2, #32
 800624a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2278      	movs	r2, #120	@ 0x78
 8006250:	2100      	movs	r1, #0
 8006252:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006254:	2303      	movs	r3, #3
 8006256:	e05f      	b.n	8006318 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2204      	movs	r2, #4
 8006260:	4013      	ands	r3, r2
 8006262:	2b04      	cmp	r3, #4
 8006264:	d146      	bne.n	80062f4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006268:	2280      	movs	r2, #128	@ 0x80
 800626a:	03d1      	lsls	r1, r2, #15
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	4a2c      	ldr	r2, [pc, #176]	@ (8006320 <UART_CheckIdleState+0x148>)
 8006270:	9200      	str	r2, [sp, #0]
 8006272:	2200      	movs	r2, #0
 8006274:	f000 f858 	bl	8006328 <UART_WaitOnFlagUntilTimeout>
 8006278:	1e03      	subs	r3, r0, #0
 800627a:	d03b      	beq.n	80062f4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800627c:	f3ef 8310 	mrs	r3, PRIMASK
 8006280:	60fb      	str	r3, [r7, #12]
  return(result);
 8006282:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006284:	637b      	str	r3, [r7, #52]	@ 0x34
 8006286:	2301      	movs	r3, #1
 8006288:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	f383 8810 	msr	PRIMASK, r3
}
 8006290:	46c0      	nop			@ (mov r8, r8)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4921      	ldr	r1, [pc, #132]	@ (8006324 <UART_CheckIdleState+0x14c>)
 800629e:	400a      	ands	r2, r1
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f383 8810 	msr	PRIMASK, r3
}
 80062ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062ae:	f3ef 8310 	mrs	r3, PRIMASK
 80062b2:	61bb      	str	r3, [r7, #24]
  return(result);
 80062b4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80062b8:	2301      	movs	r3, #1
 80062ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f383 8810 	msr	PRIMASK, r3
}
 80062c2:	46c0      	nop			@ (mov r8, r8)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689a      	ldr	r2, [r3, #8]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2101      	movs	r1, #1
 80062d0:	438a      	bics	r2, r1
 80062d2:	609a      	str	r2, [r3, #8]
 80062d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062d8:	6a3b      	ldr	r3, [r7, #32]
 80062da:	f383 8810 	msr	PRIMASK, r3
}
 80062de:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2280      	movs	r2, #128	@ 0x80
 80062e4:	2120      	movs	r1, #32
 80062e6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2278      	movs	r2, #120	@ 0x78
 80062ec:	2100      	movs	r1, #0
 80062ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062f0:	2303      	movs	r3, #3
 80062f2:	e011      	b.n	8006318 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2220      	movs	r2, #32
 80062f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2280      	movs	r2, #128	@ 0x80
 80062fe:	2120      	movs	r1, #32
 8006300:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2278      	movs	r2, #120	@ 0x78
 8006312:	2100      	movs	r1, #0
 8006314:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006316:	2300      	movs	r3, #0
}
 8006318:	0018      	movs	r0, r3
 800631a:	46bd      	mov	sp, r7
 800631c:	b010      	add	sp, #64	@ 0x40
 800631e:	bd80      	pop	{r7, pc}
 8006320:	01ffffff 	.word	0x01ffffff
 8006324:	fffffedf 	.word	0xfffffedf

08006328 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	603b      	str	r3, [r7, #0]
 8006334:	1dfb      	adds	r3, r7, #7
 8006336:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006338:	e051      	b.n	80063de <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	3301      	adds	r3, #1
 800633e:	d04e      	beq.n	80063de <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006340:	f7fd fb14 	bl	800396c <HAL_GetTick>
 8006344:	0002      	movs	r2, r0
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	69ba      	ldr	r2, [r7, #24]
 800634c:	429a      	cmp	r2, r3
 800634e:	d302      	bcc.n	8006356 <UART_WaitOnFlagUntilTimeout+0x2e>
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e051      	b.n	80063fe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2204      	movs	r2, #4
 8006362:	4013      	ands	r3, r2
 8006364:	d03b      	beq.n	80063de <UART_WaitOnFlagUntilTimeout+0xb6>
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	2b80      	cmp	r3, #128	@ 0x80
 800636a:	d038      	beq.n	80063de <UART_WaitOnFlagUntilTimeout+0xb6>
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	2b40      	cmp	r3, #64	@ 0x40
 8006370:	d035      	beq.n	80063de <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	2208      	movs	r2, #8
 800637a:	4013      	ands	r3, r2
 800637c:	2b08      	cmp	r3, #8
 800637e:	d111      	bne.n	80063a4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2208      	movs	r2, #8
 8006386:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	0018      	movs	r0, r3
 800638c:	f000 f83c 	bl	8006408 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2284      	movs	r2, #132	@ 0x84
 8006394:	2108      	movs	r1, #8
 8006396:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2278      	movs	r2, #120	@ 0x78
 800639c:	2100      	movs	r1, #0
 800639e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e02c      	b.n	80063fe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	69da      	ldr	r2, [r3, #28]
 80063aa:	2380      	movs	r3, #128	@ 0x80
 80063ac:	011b      	lsls	r3, r3, #4
 80063ae:	401a      	ands	r2, r3
 80063b0:	2380      	movs	r3, #128	@ 0x80
 80063b2:	011b      	lsls	r3, r3, #4
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d112      	bne.n	80063de <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2280      	movs	r2, #128	@ 0x80
 80063be:	0112      	lsls	r2, r2, #4
 80063c0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	0018      	movs	r0, r3
 80063c6:	f000 f81f 	bl	8006408 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2284      	movs	r2, #132	@ 0x84
 80063ce:	2120      	movs	r1, #32
 80063d0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2278      	movs	r2, #120	@ 0x78
 80063d6:	2100      	movs	r1, #0
 80063d8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e00f      	b.n	80063fe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	69db      	ldr	r3, [r3, #28]
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	4013      	ands	r3, r2
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	425a      	negs	r2, r3
 80063ee:	4153      	adcs	r3, r2
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	001a      	movs	r2, r3
 80063f4:	1dfb      	adds	r3, r7, #7
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d09e      	beq.n	800633a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	0018      	movs	r0, r3
 8006400:	46bd      	mov	sp, r7
 8006402:	b004      	add	sp, #16
 8006404:	bd80      	pop	{r7, pc}
	...

08006408 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08e      	sub	sp, #56	@ 0x38
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006410:	f3ef 8310 	mrs	r3, PRIMASK
 8006414:	617b      	str	r3, [r7, #20]
  return(result);
 8006416:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006418:	637b      	str	r3, [r7, #52]	@ 0x34
 800641a:	2301      	movs	r3, #1
 800641c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	f383 8810 	msr	PRIMASK, r3
}
 8006424:	46c0      	nop			@ (mov r8, r8)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4926      	ldr	r1, [pc, #152]	@ (80064cc <UART_EndRxTransfer+0xc4>)
 8006432:	400a      	ands	r2, r1
 8006434:	601a      	str	r2, [r3, #0]
 8006436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006438:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	f383 8810 	msr	PRIMASK, r3
}
 8006440:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006442:	f3ef 8310 	mrs	r3, PRIMASK
 8006446:	623b      	str	r3, [r7, #32]
  return(result);
 8006448:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800644a:	633b      	str	r3, [r7, #48]	@ 0x30
 800644c:	2301      	movs	r3, #1
 800644e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006452:	f383 8810 	msr	PRIMASK, r3
}
 8006456:	46c0      	nop			@ (mov r8, r8)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689a      	ldr	r2, [r3, #8]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2101      	movs	r1, #1
 8006464:	438a      	bics	r2, r1
 8006466:	609a      	str	r2, [r3, #8]
 8006468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800646a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800646c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800646e:	f383 8810 	msr	PRIMASK, r3
}
 8006472:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006478:	2b01      	cmp	r3, #1
 800647a:	d118      	bne.n	80064ae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800647c:	f3ef 8310 	mrs	r3, PRIMASK
 8006480:	60bb      	str	r3, [r7, #8]
  return(result);
 8006482:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006486:	2301      	movs	r3, #1
 8006488:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f383 8810 	msr	PRIMASK, r3
}
 8006490:	46c0      	nop			@ (mov r8, r8)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2110      	movs	r1, #16
 800649e:	438a      	bics	r2, r1
 80064a0:	601a      	str	r2, [r3, #0]
 80064a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	f383 8810 	msr	PRIMASK, r3
}
 80064ac:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2280      	movs	r2, #128	@ 0x80
 80064b2:	2120      	movs	r1, #32
 80064b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80064c2:	46c0      	nop			@ (mov r8, r8)
 80064c4:	46bd      	mov	sp, r7
 80064c6:	b00e      	add	sp, #56	@ 0x38
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	46c0      	nop			@ (mov r8, r8)
 80064cc:	fffffedf 	.word	0xfffffedf

080064d0 <__assert_func>:
 80064d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80064d2:	0014      	movs	r4, r2
 80064d4:	001a      	movs	r2, r3
 80064d6:	4b09      	ldr	r3, [pc, #36]	@ (80064fc <__assert_func+0x2c>)
 80064d8:	0005      	movs	r5, r0
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	000e      	movs	r6, r1
 80064de:	68d8      	ldr	r0, [r3, #12]
 80064e0:	4b07      	ldr	r3, [pc, #28]	@ (8006500 <__assert_func+0x30>)
 80064e2:	2c00      	cmp	r4, #0
 80064e4:	d101      	bne.n	80064ea <__assert_func+0x1a>
 80064e6:	4b07      	ldr	r3, [pc, #28]	@ (8006504 <__assert_func+0x34>)
 80064e8:	001c      	movs	r4, r3
 80064ea:	4907      	ldr	r1, [pc, #28]	@ (8006508 <__assert_func+0x38>)
 80064ec:	9301      	str	r3, [sp, #4]
 80064ee:	9402      	str	r4, [sp, #8]
 80064f0:	002b      	movs	r3, r5
 80064f2:	9600      	str	r6, [sp, #0]
 80064f4:	f000 f8b2 	bl	800665c <fiprintf>
 80064f8:	f000 f9b4 	bl	8006864 <abort>
 80064fc:	20000018 	.word	0x20000018
 8006500:	08007934 	.word	0x08007934
 8006504:	0800796f 	.word	0x0800796f
 8006508:	08007941 	.word	0x08007941

0800650c <std>:
 800650c:	2300      	movs	r3, #0
 800650e:	b510      	push	{r4, lr}
 8006510:	0004      	movs	r4, r0
 8006512:	6003      	str	r3, [r0, #0]
 8006514:	6043      	str	r3, [r0, #4]
 8006516:	6083      	str	r3, [r0, #8]
 8006518:	8181      	strh	r1, [r0, #12]
 800651a:	6643      	str	r3, [r0, #100]	@ 0x64
 800651c:	81c2      	strh	r2, [r0, #14]
 800651e:	6103      	str	r3, [r0, #16]
 8006520:	6143      	str	r3, [r0, #20]
 8006522:	6183      	str	r3, [r0, #24]
 8006524:	0019      	movs	r1, r3
 8006526:	2208      	movs	r2, #8
 8006528:	305c      	adds	r0, #92	@ 0x5c
 800652a:	f000 f90f 	bl	800674c <memset>
 800652e:	4b0b      	ldr	r3, [pc, #44]	@ (800655c <std+0x50>)
 8006530:	6224      	str	r4, [r4, #32]
 8006532:	6263      	str	r3, [r4, #36]	@ 0x24
 8006534:	4b0a      	ldr	r3, [pc, #40]	@ (8006560 <std+0x54>)
 8006536:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006538:	4b0a      	ldr	r3, [pc, #40]	@ (8006564 <std+0x58>)
 800653a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800653c:	4b0a      	ldr	r3, [pc, #40]	@ (8006568 <std+0x5c>)
 800653e:	6323      	str	r3, [r4, #48]	@ 0x30
 8006540:	4b0a      	ldr	r3, [pc, #40]	@ (800656c <std+0x60>)
 8006542:	429c      	cmp	r4, r3
 8006544:	d005      	beq.n	8006552 <std+0x46>
 8006546:	4b0a      	ldr	r3, [pc, #40]	@ (8006570 <std+0x64>)
 8006548:	429c      	cmp	r4, r3
 800654a:	d002      	beq.n	8006552 <std+0x46>
 800654c:	4b09      	ldr	r3, [pc, #36]	@ (8006574 <std+0x68>)
 800654e:	429c      	cmp	r4, r3
 8006550:	d103      	bne.n	800655a <std+0x4e>
 8006552:	0020      	movs	r0, r4
 8006554:	3058      	adds	r0, #88	@ 0x58
 8006556:	f000 f979 	bl	800684c <__retarget_lock_init_recursive>
 800655a:	bd10      	pop	{r4, pc}
 800655c:	080066b5 	.word	0x080066b5
 8006560:	080066dd 	.word	0x080066dd
 8006564:	08006715 	.word	0x08006715
 8006568:	08006741 	.word	0x08006741
 800656c:	200001f0 	.word	0x200001f0
 8006570:	20000258 	.word	0x20000258
 8006574:	200002c0 	.word	0x200002c0

08006578 <stdio_exit_handler>:
 8006578:	b510      	push	{r4, lr}
 800657a:	4a03      	ldr	r2, [pc, #12]	@ (8006588 <stdio_exit_handler+0x10>)
 800657c:	4903      	ldr	r1, [pc, #12]	@ (800658c <stdio_exit_handler+0x14>)
 800657e:	4804      	ldr	r0, [pc, #16]	@ (8006590 <stdio_exit_handler+0x18>)
 8006580:	f000 f87c 	bl	800667c <_fwalk_sglue>
 8006584:	bd10      	pop	{r4, pc}
 8006586:	46c0      	nop			@ (mov r8, r8)
 8006588:	2000000c 	.word	0x2000000c
 800658c:	080070f9 	.word	0x080070f9
 8006590:	2000001c 	.word	0x2000001c

08006594 <cleanup_stdio>:
 8006594:	6841      	ldr	r1, [r0, #4]
 8006596:	4b0b      	ldr	r3, [pc, #44]	@ (80065c4 <cleanup_stdio+0x30>)
 8006598:	b510      	push	{r4, lr}
 800659a:	0004      	movs	r4, r0
 800659c:	4299      	cmp	r1, r3
 800659e:	d001      	beq.n	80065a4 <cleanup_stdio+0x10>
 80065a0:	f000 fdaa 	bl	80070f8 <_fflush_r>
 80065a4:	68a1      	ldr	r1, [r4, #8]
 80065a6:	4b08      	ldr	r3, [pc, #32]	@ (80065c8 <cleanup_stdio+0x34>)
 80065a8:	4299      	cmp	r1, r3
 80065aa:	d002      	beq.n	80065b2 <cleanup_stdio+0x1e>
 80065ac:	0020      	movs	r0, r4
 80065ae:	f000 fda3 	bl	80070f8 <_fflush_r>
 80065b2:	68e1      	ldr	r1, [r4, #12]
 80065b4:	4b05      	ldr	r3, [pc, #20]	@ (80065cc <cleanup_stdio+0x38>)
 80065b6:	4299      	cmp	r1, r3
 80065b8:	d002      	beq.n	80065c0 <cleanup_stdio+0x2c>
 80065ba:	0020      	movs	r0, r4
 80065bc:	f000 fd9c 	bl	80070f8 <_fflush_r>
 80065c0:	bd10      	pop	{r4, pc}
 80065c2:	46c0      	nop			@ (mov r8, r8)
 80065c4:	200001f0 	.word	0x200001f0
 80065c8:	20000258 	.word	0x20000258
 80065cc:	200002c0 	.word	0x200002c0

080065d0 <global_stdio_init.part.0>:
 80065d0:	b510      	push	{r4, lr}
 80065d2:	4b09      	ldr	r3, [pc, #36]	@ (80065f8 <global_stdio_init.part.0+0x28>)
 80065d4:	4a09      	ldr	r2, [pc, #36]	@ (80065fc <global_stdio_init.part.0+0x2c>)
 80065d6:	2104      	movs	r1, #4
 80065d8:	601a      	str	r2, [r3, #0]
 80065da:	4809      	ldr	r0, [pc, #36]	@ (8006600 <global_stdio_init.part.0+0x30>)
 80065dc:	2200      	movs	r2, #0
 80065de:	f7ff ff95 	bl	800650c <std>
 80065e2:	2201      	movs	r2, #1
 80065e4:	2109      	movs	r1, #9
 80065e6:	4807      	ldr	r0, [pc, #28]	@ (8006604 <global_stdio_init.part.0+0x34>)
 80065e8:	f7ff ff90 	bl	800650c <std>
 80065ec:	2202      	movs	r2, #2
 80065ee:	2112      	movs	r1, #18
 80065f0:	4805      	ldr	r0, [pc, #20]	@ (8006608 <global_stdio_init.part.0+0x38>)
 80065f2:	f7ff ff8b 	bl	800650c <std>
 80065f6:	bd10      	pop	{r4, pc}
 80065f8:	20000328 	.word	0x20000328
 80065fc:	08006579 	.word	0x08006579
 8006600:	200001f0 	.word	0x200001f0
 8006604:	20000258 	.word	0x20000258
 8006608:	200002c0 	.word	0x200002c0

0800660c <__sfp_lock_acquire>:
 800660c:	b510      	push	{r4, lr}
 800660e:	4802      	ldr	r0, [pc, #8]	@ (8006618 <__sfp_lock_acquire+0xc>)
 8006610:	f000 f91d 	bl	800684e <__retarget_lock_acquire_recursive>
 8006614:	bd10      	pop	{r4, pc}
 8006616:	46c0      	nop			@ (mov r8, r8)
 8006618:	20000331 	.word	0x20000331

0800661c <__sfp_lock_release>:
 800661c:	b510      	push	{r4, lr}
 800661e:	4802      	ldr	r0, [pc, #8]	@ (8006628 <__sfp_lock_release+0xc>)
 8006620:	f000 f916 	bl	8006850 <__retarget_lock_release_recursive>
 8006624:	bd10      	pop	{r4, pc}
 8006626:	46c0      	nop			@ (mov r8, r8)
 8006628:	20000331 	.word	0x20000331

0800662c <__sinit>:
 800662c:	b510      	push	{r4, lr}
 800662e:	0004      	movs	r4, r0
 8006630:	f7ff ffec 	bl	800660c <__sfp_lock_acquire>
 8006634:	6a23      	ldr	r3, [r4, #32]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d002      	beq.n	8006640 <__sinit+0x14>
 800663a:	f7ff ffef 	bl	800661c <__sfp_lock_release>
 800663e:	bd10      	pop	{r4, pc}
 8006640:	4b04      	ldr	r3, [pc, #16]	@ (8006654 <__sinit+0x28>)
 8006642:	6223      	str	r3, [r4, #32]
 8006644:	4b04      	ldr	r3, [pc, #16]	@ (8006658 <__sinit+0x2c>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1f6      	bne.n	800663a <__sinit+0xe>
 800664c:	f7ff ffc0 	bl	80065d0 <global_stdio_init.part.0>
 8006650:	e7f3      	b.n	800663a <__sinit+0xe>
 8006652:	46c0      	nop			@ (mov r8, r8)
 8006654:	08006595 	.word	0x08006595
 8006658:	20000328 	.word	0x20000328

0800665c <fiprintf>:
 800665c:	b40e      	push	{r1, r2, r3}
 800665e:	b517      	push	{r0, r1, r2, r4, lr}
 8006660:	4c05      	ldr	r4, [pc, #20]	@ (8006678 <fiprintf+0x1c>)
 8006662:	ab05      	add	r3, sp, #20
 8006664:	cb04      	ldmia	r3!, {r2}
 8006666:	0001      	movs	r1, r0
 8006668:	6820      	ldr	r0, [r4, #0]
 800666a:	9301      	str	r3, [sp, #4]
 800666c:	f000 fa26 	bl	8006abc <_vfiprintf_r>
 8006670:	bc1e      	pop	{r1, r2, r3, r4}
 8006672:	bc08      	pop	{r3}
 8006674:	b003      	add	sp, #12
 8006676:	4718      	bx	r3
 8006678:	20000018 	.word	0x20000018

0800667c <_fwalk_sglue>:
 800667c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800667e:	0014      	movs	r4, r2
 8006680:	2600      	movs	r6, #0
 8006682:	9000      	str	r0, [sp, #0]
 8006684:	9101      	str	r1, [sp, #4]
 8006686:	68a5      	ldr	r5, [r4, #8]
 8006688:	6867      	ldr	r7, [r4, #4]
 800668a:	3f01      	subs	r7, #1
 800668c:	d504      	bpl.n	8006698 <_fwalk_sglue+0x1c>
 800668e:	6824      	ldr	r4, [r4, #0]
 8006690:	2c00      	cmp	r4, #0
 8006692:	d1f8      	bne.n	8006686 <_fwalk_sglue+0xa>
 8006694:	0030      	movs	r0, r6
 8006696:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006698:	89ab      	ldrh	r3, [r5, #12]
 800669a:	2b01      	cmp	r3, #1
 800669c:	d908      	bls.n	80066b0 <_fwalk_sglue+0x34>
 800669e:	220e      	movs	r2, #14
 80066a0:	5eab      	ldrsh	r3, [r5, r2]
 80066a2:	3301      	adds	r3, #1
 80066a4:	d004      	beq.n	80066b0 <_fwalk_sglue+0x34>
 80066a6:	0029      	movs	r1, r5
 80066a8:	9800      	ldr	r0, [sp, #0]
 80066aa:	9b01      	ldr	r3, [sp, #4]
 80066ac:	4798      	blx	r3
 80066ae:	4306      	orrs	r6, r0
 80066b0:	3568      	adds	r5, #104	@ 0x68
 80066b2:	e7ea      	b.n	800668a <_fwalk_sglue+0xe>

080066b4 <__sread>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	000c      	movs	r4, r1
 80066b8:	250e      	movs	r5, #14
 80066ba:	5f49      	ldrsh	r1, [r1, r5]
 80066bc:	f000 f874 	bl	80067a8 <_read_r>
 80066c0:	2800      	cmp	r0, #0
 80066c2:	db03      	blt.n	80066cc <__sread+0x18>
 80066c4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80066c6:	181b      	adds	r3, r3, r0
 80066c8:	6563      	str	r3, [r4, #84]	@ 0x54
 80066ca:	bd70      	pop	{r4, r5, r6, pc}
 80066cc:	89a3      	ldrh	r3, [r4, #12]
 80066ce:	4a02      	ldr	r2, [pc, #8]	@ (80066d8 <__sread+0x24>)
 80066d0:	4013      	ands	r3, r2
 80066d2:	81a3      	strh	r3, [r4, #12]
 80066d4:	e7f9      	b.n	80066ca <__sread+0x16>
 80066d6:	46c0      	nop			@ (mov r8, r8)
 80066d8:	ffffefff 	.word	0xffffefff

080066dc <__swrite>:
 80066dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066de:	001f      	movs	r7, r3
 80066e0:	898b      	ldrh	r3, [r1, #12]
 80066e2:	0005      	movs	r5, r0
 80066e4:	000c      	movs	r4, r1
 80066e6:	0016      	movs	r6, r2
 80066e8:	05db      	lsls	r3, r3, #23
 80066ea:	d505      	bpl.n	80066f8 <__swrite+0x1c>
 80066ec:	230e      	movs	r3, #14
 80066ee:	5ec9      	ldrsh	r1, [r1, r3]
 80066f0:	2200      	movs	r2, #0
 80066f2:	2302      	movs	r3, #2
 80066f4:	f000 f844 	bl	8006780 <_lseek_r>
 80066f8:	89a3      	ldrh	r3, [r4, #12]
 80066fa:	4a05      	ldr	r2, [pc, #20]	@ (8006710 <__swrite+0x34>)
 80066fc:	0028      	movs	r0, r5
 80066fe:	4013      	ands	r3, r2
 8006700:	81a3      	strh	r3, [r4, #12]
 8006702:	0032      	movs	r2, r6
 8006704:	230e      	movs	r3, #14
 8006706:	5ee1      	ldrsh	r1, [r4, r3]
 8006708:	003b      	movs	r3, r7
 800670a:	f000 f861 	bl	80067d0 <_write_r>
 800670e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006710:	ffffefff 	.word	0xffffefff

08006714 <__sseek>:
 8006714:	b570      	push	{r4, r5, r6, lr}
 8006716:	000c      	movs	r4, r1
 8006718:	250e      	movs	r5, #14
 800671a:	5f49      	ldrsh	r1, [r1, r5]
 800671c:	f000 f830 	bl	8006780 <_lseek_r>
 8006720:	89a3      	ldrh	r3, [r4, #12]
 8006722:	1c42      	adds	r2, r0, #1
 8006724:	d103      	bne.n	800672e <__sseek+0x1a>
 8006726:	4a05      	ldr	r2, [pc, #20]	@ (800673c <__sseek+0x28>)
 8006728:	4013      	ands	r3, r2
 800672a:	81a3      	strh	r3, [r4, #12]
 800672c:	bd70      	pop	{r4, r5, r6, pc}
 800672e:	2280      	movs	r2, #128	@ 0x80
 8006730:	0152      	lsls	r2, r2, #5
 8006732:	4313      	orrs	r3, r2
 8006734:	81a3      	strh	r3, [r4, #12]
 8006736:	6560      	str	r0, [r4, #84]	@ 0x54
 8006738:	e7f8      	b.n	800672c <__sseek+0x18>
 800673a:	46c0      	nop			@ (mov r8, r8)
 800673c:	ffffefff 	.word	0xffffefff

08006740 <__sclose>:
 8006740:	b510      	push	{r4, lr}
 8006742:	230e      	movs	r3, #14
 8006744:	5ec9      	ldrsh	r1, [r1, r3]
 8006746:	f000 f809 	bl	800675c <_close_r>
 800674a:	bd10      	pop	{r4, pc}

0800674c <memset>:
 800674c:	0003      	movs	r3, r0
 800674e:	1882      	adds	r2, r0, r2
 8006750:	4293      	cmp	r3, r2
 8006752:	d100      	bne.n	8006756 <memset+0xa>
 8006754:	4770      	bx	lr
 8006756:	7019      	strb	r1, [r3, #0]
 8006758:	3301      	adds	r3, #1
 800675a:	e7f9      	b.n	8006750 <memset+0x4>

0800675c <_close_r>:
 800675c:	2300      	movs	r3, #0
 800675e:	b570      	push	{r4, r5, r6, lr}
 8006760:	4d06      	ldr	r5, [pc, #24]	@ (800677c <_close_r+0x20>)
 8006762:	0004      	movs	r4, r0
 8006764:	0008      	movs	r0, r1
 8006766:	602b      	str	r3, [r5, #0]
 8006768:	f7fd f807 	bl	800377a <_close>
 800676c:	1c43      	adds	r3, r0, #1
 800676e:	d103      	bne.n	8006778 <_close_r+0x1c>
 8006770:	682b      	ldr	r3, [r5, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d000      	beq.n	8006778 <_close_r+0x1c>
 8006776:	6023      	str	r3, [r4, #0]
 8006778:	bd70      	pop	{r4, r5, r6, pc}
 800677a:	46c0      	nop			@ (mov r8, r8)
 800677c:	2000032c 	.word	0x2000032c

08006780 <_lseek_r>:
 8006780:	b570      	push	{r4, r5, r6, lr}
 8006782:	0004      	movs	r4, r0
 8006784:	0008      	movs	r0, r1
 8006786:	0011      	movs	r1, r2
 8006788:	001a      	movs	r2, r3
 800678a:	2300      	movs	r3, #0
 800678c:	4d05      	ldr	r5, [pc, #20]	@ (80067a4 <_lseek_r+0x24>)
 800678e:	602b      	str	r3, [r5, #0]
 8006790:	f7fd f814 	bl	80037bc <_lseek>
 8006794:	1c43      	adds	r3, r0, #1
 8006796:	d103      	bne.n	80067a0 <_lseek_r+0x20>
 8006798:	682b      	ldr	r3, [r5, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d000      	beq.n	80067a0 <_lseek_r+0x20>
 800679e:	6023      	str	r3, [r4, #0]
 80067a0:	bd70      	pop	{r4, r5, r6, pc}
 80067a2:	46c0      	nop			@ (mov r8, r8)
 80067a4:	2000032c 	.word	0x2000032c

080067a8 <_read_r>:
 80067a8:	b570      	push	{r4, r5, r6, lr}
 80067aa:	0004      	movs	r4, r0
 80067ac:	0008      	movs	r0, r1
 80067ae:	0011      	movs	r1, r2
 80067b0:	001a      	movs	r2, r3
 80067b2:	2300      	movs	r3, #0
 80067b4:	4d05      	ldr	r5, [pc, #20]	@ (80067cc <_read_r+0x24>)
 80067b6:	602b      	str	r3, [r5, #0]
 80067b8:	f7fc ffa6 	bl	8003708 <_read>
 80067bc:	1c43      	adds	r3, r0, #1
 80067be:	d103      	bne.n	80067c8 <_read_r+0x20>
 80067c0:	682b      	ldr	r3, [r5, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d000      	beq.n	80067c8 <_read_r+0x20>
 80067c6:	6023      	str	r3, [r4, #0]
 80067c8:	bd70      	pop	{r4, r5, r6, pc}
 80067ca:	46c0      	nop			@ (mov r8, r8)
 80067cc:	2000032c 	.word	0x2000032c

080067d0 <_write_r>:
 80067d0:	b570      	push	{r4, r5, r6, lr}
 80067d2:	0004      	movs	r4, r0
 80067d4:	0008      	movs	r0, r1
 80067d6:	0011      	movs	r1, r2
 80067d8:	001a      	movs	r2, r3
 80067da:	2300      	movs	r3, #0
 80067dc:	4d05      	ldr	r5, [pc, #20]	@ (80067f4 <_write_r+0x24>)
 80067de:	602b      	str	r3, [r5, #0]
 80067e0:	f7fc ffaf 	bl	8003742 <_write>
 80067e4:	1c43      	adds	r3, r0, #1
 80067e6:	d103      	bne.n	80067f0 <_write_r+0x20>
 80067e8:	682b      	ldr	r3, [r5, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d000      	beq.n	80067f0 <_write_r+0x20>
 80067ee:	6023      	str	r3, [r4, #0]
 80067f0:	bd70      	pop	{r4, r5, r6, pc}
 80067f2:	46c0      	nop			@ (mov r8, r8)
 80067f4:	2000032c 	.word	0x2000032c

080067f8 <__errno>:
 80067f8:	4b01      	ldr	r3, [pc, #4]	@ (8006800 <__errno+0x8>)
 80067fa:	6818      	ldr	r0, [r3, #0]
 80067fc:	4770      	bx	lr
 80067fe:	46c0      	nop			@ (mov r8, r8)
 8006800:	20000018 	.word	0x20000018

08006804 <__libc_init_array>:
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	2600      	movs	r6, #0
 8006808:	4c0c      	ldr	r4, [pc, #48]	@ (800683c <__libc_init_array+0x38>)
 800680a:	4d0d      	ldr	r5, [pc, #52]	@ (8006840 <__libc_init_array+0x3c>)
 800680c:	1b64      	subs	r4, r4, r5
 800680e:	10a4      	asrs	r4, r4, #2
 8006810:	42a6      	cmp	r6, r4
 8006812:	d109      	bne.n	8006828 <__libc_init_array+0x24>
 8006814:	2600      	movs	r6, #0
 8006816:	f000 fe57 	bl	80074c8 <_init>
 800681a:	4c0a      	ldr	r4, [pc, #40]	@ (8006844 <__libc_init_array+0x40>)
 800681c:	4d0a      	ldr	r5, [pc, #40]	@ (8006848 <__libc_init_array+0x44>)
 800681e:	1b64      	subs	r4, r4, r5
 8006820:	10a4      	asrs	r4, r4, #2
 8006822:	42a6      	cmp	r6, r4
 8006824:	d105      	bne.n	8006832 <__libc_init_array+0x2e>
 8006826:	bd70      	pop	{r4, r5, r6, pc}
 8006828:	00b3      	lsls	r3, r6, #2
 800682a:	58eb      	ldr	r3, [r5, r3]
 800682c:	4798      	blx	r3
 800682e:	3601      	adds	r6, #1
 8006830:	e7ee      	b.n	8006810 <__libc_init_array+0xc>
 8006832:	00b3      	lsls	r3, r6, #2
 8006834:	58eb      	ldr	r3, [r5, r3]
 8006836:	4798      	blx	r3
 8006838:	3601      	adds	r6, #1
 800683a:	e7f2      	b.n	8006822 <__libc_init_array+0x1e>
 800683c:	080079ac 	.word	0x080079ac
 8006840:	080079ac 	.word	0x080079ac
 8006844:	080079b0 	.word	0x080079b0
 8006848:	080079ac 	.word	0x080079ac

0800684c <__retarget_lock_init_recursive>:
 800684c:	4770      	bx	lr

0800684e <__retarget_lock_acquire_recursive>:
 800684e:	4770      	bx	lr

08006850 <__retarget_lock_release_recursive>:
 8006850:	4770      	bx	lr

08006852 <memcpy>:
 8006852:	2300      	movs	r3, #0
 8006854:	b510      	push	{r4, lr}
 8006856:	429a      	cmp	r2, r3
 8006858:	d100      	bne.n	800685c <memcpy+0xa>
 800685a:	bd10      	pop	{r4, pc}
 800685c:	5ccc      	ldrb	r4, [r1, r3]
 800685e:	54c4      	strb	r4, [r0, r3]
 8006860:	3301      	adds	r3, #1
 8006862:	e7f8      	b.n	8006856 <memcpy+0x4>

08006864 <abort>:
 8006864:	2006      	movs	r0, #6
 8006866:	b510      	push	{r4, lr}
 8006868:	f000 fd3c 	bl	80072e4 <raise>
 800686c:	2001      	movs	r0, #1
 800686e:	f7fc ff3e 	bl	80036ee <_exit>
	...

08006874 <_free_r>:
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	0005      	movs	r5, r0
 8006878:	1e0c      	subs	r4, r1, #0
 800687a:	d010      	beq.n	800689e <_free_r+0x2a>
 800687c:	3c04      	subs	r4, #4
 800687e:	6823      	ldr	r3, [r4, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	da00      	bge.n	8006886 <_free_r+0x12>
 8006884:	18e4      	adds	r4, r4, r3
 8006886:	0028      	movs	r0, r5
 8006888:	f000 f8e0 	bl	8006a4c <__malloc_lock>
 800688c:	4a1d      	ldr	r2, [pc, #116]	@ (8006904 <_free_r+0x90>)
 800688e:	6813      	ldr	r3, [r2, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d105      	bne.n	80068a0 <_free_r+0x2c>
 8006894:	6063      	str	r3, [r4, #4]
 8006896:	6014      	str	r4, [r2, #0]
 8006898:	0028      	movs	r0, r5
 800689a:	f000 f8df 	bl	8006a5c <__malloc_unlock>
 800689e:	bd70      	pop	{r4, r5, r6, pc}
 80068a0:	42a3      	cmp	r3, r4
 80068a2:	d908      	bls.n	80068b6 <_free_r+0x42>
 80068a4:	6820      	ldr	r0, [r4, #0]
 80068a6:	1821      	adds	r1, r4, r0
 80068a8:	428b      	cmp	r3, r1
 80068aa:	d1f3      	bne.n	8006894 <_free_r+0x20>
 80068ac:	6819      	ldr	r1, [r3, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	1809      	adds	r1, r1, r0
 80068b2:	6021      	str	r1, [r4, #0]
 80068b4:	e7ee      	b.n	8006894 <_free_r+0x20>
 80068b6:	001a      	movs	r2, r3
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <_free_r+0x4e>
 80068be:	42a3      	cmp	r3, r4
 80068c0:	d9f9      	bls.n	80068b6 <_free_r+0x42>
 80068c2:	6811      	ldr	r1, [r2, #0]
 80068c4:	1850      	adds	r0, r2, r1
 80068c6:	42a0      	cmp	r0, r4
 80068c8:	d10b      	bne.n	80068e2 <_free_r+0x6e>
 80068ca:	6820      	ldr	r0, [r4, #0]
 80068cc:	1809      	adds	r1, r1, r0
 80068ce:	1850      	adds	r0, r2, r1
 80068d0:	6011      	str	r1, [r2, #0]
 80068d2:	4283      	cmp	r3, r0
 80068d4:	d1e0      	bne.n	8006898 <_free_r+0x24>
 80068d6:	6818      	ldr	r0, [r3, #0]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	1841      	adds	r1, r0, r1
 80068dc:	6011      	str	r1, [r2, #0]
 80068de:	6053      	str	r3, [r2, #4]
 80068e0:	e7da      	b.n	8006898 <_free_r+0x24>
 80068e2:	42a0      	cmp	r0, r4
 80068e4:	d902      	bls.n	80068ec <_free_r+0x78>
 80068e6:	230c      	movs	r3, #12
 80068e8:	602b      	str	r3, [r5, #0]
 80068ea:	e7d5      	b.n	8006898 <_free_r+0x24>
 80068ec:	6820      	ldr	r0, [r4, #0]
 80068ee:	1821      	adds	r1, r4, r0
 80068f0:	428b      	cmp	r3, r1
 80068f2:	d103      	bne.n	80068fc <_free_r+0x88>
 80068f4:	6819      	ldr	r1, [r3, #0]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	1809      	adds	r1, r1, r0
 80068fa:	6021      	str	r1, [r4, #0]
 80068fc:	6063      	str	r3, [r4, #4]
 80068fe:	6054      	str	r4, [r2, #4]
 8006900:	e7ca      	b.n	8006898 <_free_r+0x24>
 8006902:	46c0      	nop			@ (mov r8, r8)
 8006904:	20000338 	.word	0x20000338

08006908 <sbrk_aligned>:
 8006908:	b570      	push	{r4, r5, r6, lr}
 800690a:	4e0f      	ldr	r6, [pc, #60]	@ (8006948 <sbrk_aligned+0x40>)
 800690c:	000d      	movs	r5, r1
 800690e:	6831      	ldr	r1, [r6, #0]
 8006910:	0004      	movs	r4, r0
 8006912:	2900      	cmp	r1, #0
 8006914:	d102      	bne.n	800691c <sbrk_aligned+0x14>
 8006916:	f000 fd05 	bl	8007324 <_sbrk_r>
 800691a:	6030      	str	r0, [r6, #0]
 800691c:	0029      	movs	r1, r5
 800691e:	0020      	movs	r0, r4
 8006920:	f000 fd00 	bl	8007324 <_sbrk_r>
 8006924:	1c43      	adds	r3, r0, #1
 8006926:	d103      	bne.n	8006930 <sbrk_aligned+0x28>
 8006928:	2501      	movs	r5, #1
 800692a:	426d      	negs	r5, r5
 800692c:	0028      	movs	r0, r5
 800692e:	bd70      	pop	{r4, r5, r6, pc}
 8006930:	2303      	movs	r3, #3
 8006932:	1cc5      	adds	r5, r0, #3
 8006934:	439d      	bics	r5, r3
 8006936:	42a8      	cmp	r0, r5
 8006938:	d0f8      	beq.n	800692c <sbrk_aligned+0x24>
 800693a:	1a29      	subs	r1, r5, r0
 800693c:	0020      	movs	r0, r4
 800693e:	f000 fcf1 	bl	8007324 <_sbrk_r>
 8006942:	3001      	adds	r0, #1
 8006944:	d1f2      	bne.n	800692c <sbrk_aligned+0x24>
 8006946:	e7ef      	b.n	8006928 <sbrk_aligned+0x20>
 8006948:	20000334 	.word	0x20000334

0800694c <_malloc_r>:
 800694c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800694e:	2203      	movs	r2, #3
 8006950:	1ccb      	adds	r3, r1, #3
 8006952:	4393      	bics	r3, r2
 8006954:	3308      	adds	r3, #8
 8006956:	0005      	movs	r5, r0
 8006958:	001f      	movs	r7, r3
 800695a:	2b0c      	cmp	r3, #12
 800695c:	d234      	bcs.n	80069c8 <_malloc_r+0x7c>
 800695e:	270c      	movs	r7, #12
 8006960:	42b9      	cmp	r1, r7
 8006962:	d833      	bhi.n	80069cc <_malloc_r+0x80>
 8006964:	0028      	movs	r0, r5
 8006966:	f000 f871 	bl	8006a4c <__malloc_lock>
 800696a:	4e37      	ldr	r6, [pc, #220]	@ (8006a48 <_malloc_r+0xfc>)
 800696c:	6833      	ldr	r3, [r6, #0]
 800696e:	001c      	movs	r4, r3
 8006970:	2c00      	cmp	r4, #0
 8006972:	d12f      	bne.n	80069d4 <_malloc_r+0x88>
 8006974:	0039      	movs	r1, r7
 8006976:	0028      	movs	r0, r5
 8006978:	f7ff ffc6 	bl	8006908 <sbrk_aligned>
 800697c:	0004      	movs	r4, r0
 800697e:	1c43      	adds	r3, r0, #1
 8006980:	d15f      	bne.n	8006a42 <_malloc_r+0xf6>
 8006982:	6834      	ldr	r4, [r6, #0]
 8006984:	9400      	str	r4, [sp, #0]
 8006986:	9b00      	ldr	r3, [sp, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d14a      	bne.n	8006a22 <_malloc_r+0xd6>
 800698c:	2c00      	cmp	r4, #0
 800698e:	d052      	beq.n	8006a36 <_malloc_r+0xea>
 8006990:	6823      	ldr	r3, [r4, #0]
 8006992:	0028      	movs	r0, r5
 8006994:	18e3      	adds	r3, r4, r3
 8006996:	9900      	ldr	r1, [sp, #0]
 8006998:	9301      	str	r3, [sp, #4]
 800699a:	f000 fcc3 	bl	8007324 <_sbrk_r>
 800699e:	9b01      	ldr	r3, [sp, #4]
 80069a0:	4283      	cmp	r3, r0
 80069a2:	d148      	bne.n	8006a36 <_malloc_r+0xea>
 80069a4:	6823      	ldr	r3, [r4, #0]
 80069a6:	0028      	movs	r0, r5
 80069a8:	1aff      	subs	r7, r7, r3
 80069aa:	0039      	movs	r1, r7
 80069ac:	f7ff ffac 	bl	8006908 <sbrk_aligned>
 80069b0:	3001      	adds	r0, #1
 80069b2:	d040      	beq.n	8006a36 <_malloc_r+0xea>
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	19db      	adds	r3, r3, r7
 80069b8:	6023      	str	r3, [r4, #0]
 80069ba:	6833      	ldr	r3, [r6, #0]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	2a00      	cmp	r2, #0
 80069c0:	d133      	bne.n	8006a2a <_malloc_r+0xde>
 80069c2:	9b00      	ldr	r3, [sp, #0]
 80069c4:	6033      	str	r3, [r6, #0]
 80069c6:	e019      	b.n	80069fc <_malloc_r+0xb0>
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	dac9      	bge.n	8006960 <_malloc_r+0x14>
 80069cc:	230c      	movs	r3, #12
 80069ce:	602b      	str	r3, [r5, #0]
 80069d0:	2000      	movs	r0, #0
 80069d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80069d4:	6821      	ldr	r1, [r4, #0]
 80069d6:	1bc9      	subs	r1, r1, r7
 80069d8:	d420      	bmi.n	8006a1c <_malloc_r+0xd0>
 80069da:	290b      	cmp	r1, #11
 80069dc:	d90a      	bls.n	80069f4 <_malloc_r+0xa8>
 80069de:	19e2      	adds	r2, r4, r7
 80069e0:	6027      	str	r7, [r4, #0]
 80069e2:	42a3      	cmp	r3, r4
 80069e4:	d104      	bne.n	80069f0 <_malloc_r+0xa4>
 80069e6:	6032      	str	r2, [r6, #0]
 80069e8:	6863      	ldr	r3, [r4, #4]
 80069ea:	6011      	str	r1, [r2, #0]
 80069ec:	6053      	str	r3, [r2, #4]
 80069ee:	e005      	b.n	80069fc <_malloc_r+0xb0>
 80069f0:	605a      	str	r2, [r3, #4]
 80069f2:	e7f9      	b.n	80069e8 <_malloc_r+0x9c>
 80069f4:	6862      	ldr	r2, [r4, #4]
 80069f6:	42a3      	cmp	r3, r4
 80069f8:	d10e      	bne.n	8006a18 <_malloc_r+0xcc>
 80069fa:	6032      	str	r2, [r6, #0]
 80069fc:	0028      	movs	r0, r5
 80069fe:	f000 f82d 	bl	8006a5c <__malloc_unlock>
 8006a02:	0020      	movs	r0, r4
 8006a04:	2207      	movs	r2, #7
 8006a06:	300b      	adds	r0, #11
 8006a08:	1d23      	adds	r3, r4, #4
 8006a0a:	4390      	bics	r0, r2
 8006a0c:	1ac2      	subs	r2, r0, r3
 8006a0e:	4298      	cmp	r0, r3
 8006a10:	d0df      	beq.n	80069d2 <_malloc_r+0x86>
 8006a12:	1a1b      	subs	r3, r3, r0
 8006a14:	50a3      	str	r3, [r4, r2]
 8006a16:	e7dc      	b.n	80069d2 <_malloc_r+0x86>
 8006a18:	605a      	str	r2, [r3, #4]
 8006a1a:	e7ef      	b.n	80069fc <_malloc_r+0xb0>
 8006a1c:	0023      	movs	r3, r4
 8006a1e:	6864      	ldr	r4, [r4, #4]
 8006a20:	e7a6      	b.n	8006970 <_malloc_r+0x24>
 8006a22:	9c00      	ldr	r4, [sp, #0]
 8006a24:	6863      	ldr	r3, [r4, #4]
 8006a26:	9300      	str	r3, [sp, #0]
 8006a28:	e7ad      	b.n	8006986 <_malloc_r+0x3a>
 8006a2a:	001a      	movs	r2, r3
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	42a3      	cmp	r3, r4
 8006a30:	d1fb      	bne.n	8006a2a <_malloc_r+0xde>
 8006a32:	2300      	movs	r3, #0
 8006a34:	e7da      	b.n	80069ec <_malloc_r+0xa0>
 8006a36:	230c      	movs	r3, #12
 8006a38:	0028      	movs	r0, r5
 8006a3a:	602b      	str	r3, [r5, #0]
 8006a3c:	f000 f80e 	bl	8006a5c <__malloc_unlock>
 8006a40:	e7c6      	b.n	80069d0 <_malloc_r+0x84>
 8006a42:	6007      	str	r7, [r0, #0]
 8006a44:	e7da      	b.n	80069fc <_malloc_r+0xb0>
 8006a46:	46c0      	nop			@ (mov r8, r8)
 8006a48:	20000338 	.word	0x20000338

08006a4c <__malloc_lock>:
 8006a4c:	b510      	push	{r4, lr}
 8006a4e:	4802      	ldr	r0, [pc, #8]	@ (8006a58 <__malloc_lock+0xc>)
 8006a50:	f7ff fefd 	bl	800684e <__retarget_lock_acquire_recursive>
 8006a54:	bd10      	pop	{r4, pc}
 8006a56:	46c0      	nop			@ (mov r8, r8)
 8006a58:	20000330 	.word	0x20000330

08006a5c <__malloc_unlock>:
 8006a5c:	b510      	push	{r4, lr}
 8006a5e:	4802      	ldr	r0, [pc, #8]	@ (8006a68 <__malloc_unlock+0xc>)
 8006a60:	f7ff fef6 	bl	8006850 <__retarget_lock_release_recursive>
 8006a64:	bd10      	pop	{r4, pc}
 8006a66:	46c0      	nop			@ (mov r8, r8)
 8006a68:	20000330 	.word	0x20000330

08006a6c <__sfputc_r>:
 8006a6c:	6893      	ldr	r3, [r2, #8]
 8006a6e:	b510      	push	{r4, lr}
 8006a70:	3b01      	subs	r3, #1
 8006a72:	6093      	str	r3, [r2, #8]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	da04      	bge.n	8006a82 <__sfputc_r+0x16>
 8006a78:	6994      	ldr	r4, [r2, #24]
 8006a7a:	42a3      	cmp	r3, r4
 8006a7c:	db07      	blt.n	8006a8e <__sfputc_r+0x22>
 8006a7e:	290a      	cmp	r1, #10
 8006a80:	d005      	beq.n	8006a8e <__sfputc_r+0x22>
 8006a82:	6813      	ldr	r3, [r2, #0]
 8006a84:	1c58      	adds	r0, r3, #1
 8006a86:	6010      	str	r0, [r2, #0]
 8006a88:	7019      	strb	r1, [r3, #0]
 8006a8a:	0008      	movs	r0, r1
 8006a8c:	bd10      	pop	{r4, pc}
 8006a8e:	f000 fb5e 	bl	800714e <__swbuf_r>
 8006a92:	0001      	movs	r1, r0
 8006a94:	e7f9      	b.n	8006a8a <__sfputc_r+0x1e>

08006a96 <__sfputs_r>:
 8006a96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a98:	0006      	movs	r6, r0
 8006a9a:	000f      	movs	r7, r1
 8006a9c:	0014      	movs	r4, r2
 8006a9e:	18d5      	adds	r5, r2, r3
 8006aa0:	42ac      	cmp	r4, r5
 8006aa2:	d101      	bne.n	8006aa8 <__sfputs_r+0x12>
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	e007      	b.n	8006ab8 <__sfputs_r+0x22>
 8006aa8:	7821      	ldrb	r1, [r4, #0]
 8006aaa:	003a      	movs	r2, r7
 8006aac:	0030      	movs	r0, r6
 8006aae:	f7ff ffdd 	bl	8006a6c <__sfputc_r>
 8006ab2:	3401      	adds	r4, #1
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	d1f3      	bne.n	8006aa0 <__sfputs_r+0xa>
 8006ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006abc <_vfiprintf_r>:
 8006abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006abe:	b0a1      	sub	sp, #132	@ 0x84
 8006ac0:	000f      	movs	r7, r1
 8006ac2:	0015      	movs	r5, r2
 8006ac4:	001e      	movs	r6, r3
 8006ac6:	9003      	str	r0, [sp, #12]
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	d004      	beq.n	8006ad6 <_vfiprintf_r+0x1a>
 8006acc:	6a03      	ldr	r3, [r0, #32]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d101      	bne.n	8006ad6 <_vfiprintf_r+0x1a>
 8006ad2:	f7ff fdab 	bl	800662c <__sinit>
 8006ad6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ad8:	07db      	lsls	r3, r3, #31
 8006ada:	d405      	bmi.n	8006ae8 <_vfiprintf_r+0x2c>
 8006adc:	89bb      	ldrh	r3, [r7, #12]
 8006ade:	059b      	lsls	r3, r3, #22
 8006ae0:	d402      	bmi.n	8006ae8 <_vfiprintf_r+0x2c>
 8006ae2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006ae4:	f7ff feb3 	bl	800684e <__retarget_lock_acquire_recursive>
 8006ae8:	89bb      	ldrh	r3, [r7, #12]
 8006aea:	071b      	lsls	r3, r3, #28
 8006aec:	d502      	bpl.n	8006af4 <_vfiprintf_r+0x38>
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d113      	bne.n	8006b1c <_vfiprintf_r+0x60>
 8006af4:	0039      	movs	r1, r7
 8006af6:	9803      	ldr	r0, [sp, #12]
 8006af8:	f000 fb6c 	bl	80071d4 <__swsetup_r>
 8006afc:	2800      	cmp	r0, #0
 8006afe:	d00d      	beq.n	8006b1c <_vfiprintf_r+0x60>
 8006b00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b02:	07db      	lsls	r3, r3, #31
 8006b04:	d503      	bpl.n	8006b0e <_vfiprintf_r+0x52>
 8006b06:	2001      	movs	r0, #1
 8006b08:	4240      	negs	r0, r0
 8006b0a:	b021      	add	sp, #132	@ 0x84
 8006b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b0e:	89bb      	ldrh	r3, [r7, #12]
 8006b10:	059b      	lsls	r3, r3, #22
 8006b12:	d4f8      	bmi.n	8006b06 <_vfiprintf_r+0x4a>
 8006b14:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006b16:	f7ff fe9b 	bl	8006850 <__retarget_lock_release_recursive>
 8006b1a:	e7f4      	b.n	8006b06 <_vfiprintf_r+0x4a>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	ac08      	add	r4, sp, #32
 8006b20:	6163      	str	r3, [r4, #20]
 8006b22:	3320      	adds	r3, #32
 8006b24:	7663      	strb	r3, [r4, #25]
 8006b26:	3310      	adds	r3, #16
 8006b28:	76a3      	strb	r3, [r4, #26]
 8006b2a:	9607      	str	r6, [sp, #28]
 8006b2c:	002e      	movs	r6, r5
 8006b2e:	7833      	ldrb	r3, [r6, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d001      	beq.n	8006b38 <_vfiprintf_r+0x7c>
 8006b34:	2b25      	cmp	r3, #37	@ 0x25
 8006b36:	d148      	bne.n	8006bca <_vfiprintf_r+0x10e>
 8006b38:	1b73      	subs	r3, r6, r5
 8006b3a:	9305      	str	r3, [sp, #20]
 8006b3c:	42ae      	cmp	r6, r5
 8006b3e:	d00b      	beq.n	8006b58 <_vfiprintf_r+0x9c>
 8006b40:	002a      	movs	r2, r5
 8006b42:	0039      	movs	r1, r7
 8006b44:	9803      	ldr	r0, [sp, #12]
 8006b46:	f7ff ffa6 	bl	8006a96 <__sfputs_r>
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	d100      	bne.n	8006b50 <_vfiprintf_r+0x94>
 8006b4e:	e0ae      	b.n	8006cae <_vfiprintf_r+0x1f2>
 8006b50:	6963      	ldr	r3, [r4, #20]
 8006b52:	9a05      	ldr	r2, [sp, #20]
 8006b54:	189b      	adds	r3, r3, r2
 8006b56:	6163      	str	r3, [r4, #20]
 8006b58:	7833      	ldrb	r3, [r6, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d100      	bne.n	8006b60 <_vfiprintf_r+0xa4>
 8006b5e:	e0a6      	b.n	8006cae <_vfiprintf_r+0x1f2>
 8006b60:	2201      	movs	r2, #1
 8006b62:	2300      	movs	r3, #0
 8006b64:	4252      	negs	r2, r2
 8006b66:	6062      	str	r2, [r4, #4]
 8006b68:	a904      	add	r1, sp, #16
 8006b6a:	3254      	adds	r2, #84	@ 0x54
 8006b6c:	1852      	adds	r2, r2, r1
 8006b6e:	1c75      	adds	r5, r6, #1
 8006b70:	6023      	str	r3, [r4, #0]
 8006b72:	60e3      	str	r3, [r4, #12]
 8006b74:	60a3      	str	r3, [r4, #8]
 8006b76:	7013      	strb	r3, [r2, #0]
 8006b78:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006b7a:	4b59      	ldr	r3, [pc, #356]	@ (8006ce0 <_vfiprintf_r+0x224>)
 8006b7c:	2205      	movs	r2, #5
 8006b7e:	0018      	movs	r0, r3
 8006b80:	7829      	ldrb	r1, [r5, #0]
 8006b82:	9305      	str	r3, [sp, #20]
 8006b84:	f000 fbe0 	bl	8007348 <memchr>
 8006b88:	1c6e      	adds	r6, r5, #1
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	d11f      	bne.n	8006bce <_vfiprintf_r+0x112>
 8006b8e:	6822      	ldr	r2, [r4, #0]
 8006b90:	06d3      	lsls	r3, r2, #27
 8006b92:	d504      	bpl.n	8006b9e <_vfiprintf_r+0xe2>
 8006b94:	2353      	movs	r3, #83	@ 0x53
 8006b96:	a904      	add	r1, sp, #16
 8006b98:	185b      	adds	r3, r3, r1
 8006b9a:	2120      	movs	r1, #32
 8006b9c:	7019      	strb	r1, [r3, #0]
 8006b9e:	0713      	lsls	r3, r2, #28
 8006ba0:	d504      	bpl.n	8006bac <_vfiprintf_r+0xf0>
 8006ba2:	2353      	movs	r3, #83	@ 0x53
 8006ba4:	a904      	add	r1, sp, #16
 8006ba6:	185b      	adds	r3, r3, r1
 8006ba8:	212b      	movs	r1, #43	@ 0x2b
 8006baa:	7019      	strb	r1, [r3, #0]
 8006bac:	782b      	ldrb	r3, [r5, #0]
 8006bae:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bb0:	d016      	beq.n	8006be0 <_vfiprintf_r+0x124>
 8006bb2:	002e      	movs	r6, r5
 8006bb4:	2100      	movs	r1, #0
 8006bb6:	200a      	movs	r0, #10
 8006bb8:	68e3      	ldr	r3, [r4, #12]
 8006bba:	7832      	ldrb	r2, [r6, #0]
 8006bbc:	1c75      	adds	r5, r6, #1
 8006bbe:	3a30      	subs	r2, #48	@ 0x30
 8006bc0:	2a09      	cmp	r2, #9
 8006bc2:	d950      	bls.n	8006c66 <_vfiprintf_r+0x1aa>
 8006bc4:	2900      	cmp	r1, #0
 8006bc6:	d111      	bne.n	8006bec <_vfiprintf_r+0x130>
 8006bc8:	e017      	b.n	8006bfa <_vfiprintf_r+0x13e>
 8006bca:	3601      	adds	r6, #1
 8006bcc:	e7af      	b.n	8006b2e <_vfiprintf_r+0x72>
 8006bce:	9b05      	ldr	r3, [sp, #20]
 8006bd0:	6822      	ldr	r2, [r4, #0]
 8006bd2:	1ac0      	subs	r0, r0, r3
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	4083      	lsls	r3, r0
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	0035      	movs	r5, r6
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	e7cc      	b.n	8006b7a <_vfiprintf_r+0xbe>
 8006be0:	9b07      	ldr	r3, [sp, #28]
 8006be2:	1d19      	adds	r1, r3, #4
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	9107      	str	r1, [sp, #28]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	db01      	blt.n	8006bf0 <_vfiprintf_r+0x134>
 8006bec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bee:	e004      	b.n	8006bfa <_vfiprintf_r+0x13e>
 8006bf0:	425b      	negs	r3, r3
 8006bf2:	60e3      	str	r3, [r4, #12]
 8006bf4:	2302      	movs	r3, #2
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	6023      	str	r3, [r4, #0]
 8006bfa:	7833      	ldrb	r3, [r6, #0]
 8006bfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8006bfe:	d10c      	bne.n	8006c1a <_vfiprintf_r+0x15e>
 8006c00:	7873      	ldrb	r3, [r6, #1]
 8006c02:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c04:	d134      	bne.n	8006c70 <_vfiprintf_r+0x1b4>
 8006c06:	9b07      	ldr	r3, [sp, #28]
 8006c08:	3602      	adds	r6, #2
 8006c0a:	1d1a      	adds	r2, r3, #4
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	9207      	str	r2, [sp, #28]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	da01      	bge.n	8006c18 <_vfiprintf_r+0x15c>
 8006c14:	2301      	movs	r3, #1
 8006c16:	425b      	negs	r3, r3
 8006c18:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c1a:	4d32      	ldr	r5, [pc, #200]	@ (8006ce4 <_vfiprintf_r+0x228>)
 8006c1c:	2203      	movs	r2, #3
 8006c1e:	0028      	movs	r0, r5
 8006c20:	7831      	ldrb	r1, [r6, #0]
 8006c22:	f000 fb91 	bl	8007348 <memchr>
 8006c26:	2800      	cmp	r0, #0
 8006c28:	d006      	beq.n	8006c38 <_vfiprintf_r+0x17c>
 8006c2a:	2340      	movs	r3, #64	@ 0x40
 8006c2c:	1b40      	subs	r0, r0, r5
 8006c2e:	4083      	lsls	r3, r0
 8006c30:	6822      	ldr	r2, [r4, #0]
 8006c32:	3601      	adds	r6, #1
 8006c34:	4313      	orrs	r3, r2
 8006c36:	6023      	str	r3, [r4, #0]
 8006c38:	7831      	ldrb	r1, [r6, #0]
 8006c3a:	2206      	movs	r2, #6
 8006c3c:	482a      	ldr	r0, [pc, #168]	@ (8006ce8 <_vfiprintf_r+0x22c>)
 8006c3e:	1c75      	adds	r5, r6, #1
 8006c40:	7621      	strb	r1, [r4, #24]
 8006c42:	f000 fb81 	bl	8007348 <memchr>
 8006c46:	2800      	cmp	r0, #0
 8006c48:	d040      	beq.n	8006ccc <_vfiprintf_r+0x210>
 8006c4a:	4b28      	ldr	r3, [pc, #160]	@ (8006cec <_vfiprintf_r+0x230>)
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d122      	bne.n	8006c96 <_vfiprintf_r+0x1da>
 8006c50:	2207      	movs	r2, #7
 8006c52:	9b07      	ldr	r3, [sp, #28]
 8006c54:	3307      	adds	r3, #7
 8006c56:	4393      	bics	r3, r2
 8006c58:	3308      	adds	r3, #8
 8006c5a:	9307      	str	r3, [sp, #28]
 8006c5c:	6963      	ldr	r3, [r4, #20]
 8006c5e:	9a04      	ldr	r2, [sp, #16]
 8006c60:	189b      	adds	r3, r3, r2
 8006c62:	6163      	str	r3, [r4, #20]
 8006c64:	e762      	b.n	8006b2c <_vfiprintf_r+0x70>
 8006c66:	4343      	muls	r3, r0
 8006c68:	002e      	movs	r6, r5
 8006c6a:	2101      	movs	r1, #1
 8006c6c:	189b      	adds	r3, r3, r2
 8006c6e:	e7a4      	b.n	8006bba <_vfiprintf_r+0xfe>
 8006c70:	2300      	movs	r3, #0
 8006c72:	200a      	movs	r0, #10
 8006c74:	0019      	movs	r1, r3
 8006c76:	3601      	adds	r6, #1
 8006c78:	6063      	str	r3, [r4, #4]
 8006c7a:	7832      	ldrb	r2, [r6, #0]
 8006c7c:	1c75      	adds	r5, r6, #1
 8006c7e:	3a30      	subs	r2, #48	@ 0x30
 8006c80:	2a09      	cmp	r2, #9
 8006c82:	d903      	bls.n	8006c8c <_vfiprintf_r+0x1d0>
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d0c8      	beq.n	8006c1a <_vfiprintf_r+0x15e>
 8006c88:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c8a:	e7c6      	b.n	8006c1a <_vfiprintf_r+0x15e>
 8006c8c:	4341      	muls	r1, r0
 8006c8e:	002e      	movs	r6, r5
 8006c90:	2301      	movs	r3, #1
 8006c92:	1889      	adds	r1, r1, r2
 8006c94:	e7f1      	b.n	8006c7a <_vfiprintf_r+0x1be>
 8006c96:	aa07      	add	r2, sp, #28
 8006c98:	9200      	str	r2, [sp, #0]
 8006c9a:	0021      	movs	r1, r4
 8006c9c:	003a      	movs	r2, r7
 8006c9e:	4b14      	ldr	r3, [pc, #80]	@ (8006cf0 <_vfiprintf_r+0x234>)
 8006ca0:	9803      	ldr	r0, [sp, #12]
 8006ca2:	e000      	b.n	8006ca6 <_vfiprintf_r+0x1ea>
 8006ca4:	bf00      	nop
 8006ca6:	9004      	str	r0, [sp, #16]
 8006ca8:	9b04      	ldr	r3, [sp, #16]
 8006caa:	3301      	adds	r3, #1
 8006cac:	d1d6      	bne.n	8006c5c <_vfiprintf_r+0x1a0>
 8006cae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cb0:	07db      	lsls	r3, r3, #31
 8006cb2:	d405      	bmi.n	8006cc0 <_vfiprintf_r+0x204>
 8006cb4:	89bb      	ldrh	r3, [r7, #12]
 8006cb6:	059b      	lsls	r3, r3, #22
 8006cb8:	d402      	bmi.n	8006cc0 <_vfiprintf_r+0x204>
 8006cba:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006cbc:	f7ff fdc8 	bl	8006850 <__retarget_lock_release_recursive>
 8006cc0:	89bb      	ldrh	r3, [r7, #12]
 8006cc2:	065b      	lsls	r3, r3, #25
 8006cc4:	d500      	bpl.n	8006cc8 <_vfiprintf_r+0x20c>
 8006cc6:	e71e      	b.n	8006b06 <_vfiprintf_r+0x4a>
 8006cc8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006cca:	e71e      	b.n	8006b0a <_vfiprintf_r+0x4e>
 8006ccc:	aa07      	add	r2, sp, #28
 8006cce:	9200      	str	r2, [sp, #0]
 8006cd0:	0021      	movs	r1, r4
 8006cd2:	003a      	movs	r2, r7
 8006cd4:	4b06      	ldr	r3, [pc, #24]	@ (8006cf0 <_vfiprintf_r+0x234>)
 8006cd6:	9803      	ldr	r0, [sp, #12]
 8006cd8:	f000 f87c 	bl	8006dd4 <_printf_i>
 8006cdc:	e7e3      	b.n	8006ca6 <_vfiprintf_r+0x1ea>
 8006cde:	46c0      	nop			@ (mov r8, r8)
 8006ce0:	08007970 	.word	0x08007970
 8006ce4:	08007976 	.word	0x08007976
 8006ce8:	0800797a 	.word	0x0800797a
 8006cec:	00000000 	.word	0x00000000
 8006cf0:	08006a97 	.word	0x08006a97

08006cf4 <_printf_common>:
 8006cf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cf6:	0016      	movs	r6, r2
 8006cf8:	9301      	str	r3, [sp, #4]
 8006cfa:	688a      	ldr	r2, [r1, #8]
 8006cfc:	690b      	ldr	r3, [r1, #16]
 8006cfe:	000c      	movs	r4, r1
 8006d00:	9000      	str	r0, [sp, #0]
 8006d02:	4293      	cmp	r3, r2
 8006d04:	da00      	bge.n	8006d08 <_printf_common+0x14>
 8006d06:	0013      	movs	r3, r2
 8006d08:	0022      	movs	r2, r4
 8006d0a:	6033      	str	r3, [r6, #0]
 8006d0c:	3243      	adds	r2, #67	@ 0x43
 8006d0e:	7812      	ldrb	r2, [r2, #0]
 8006d10:	2a00      	cmp	r2, #0
 8006d12:	d001      	beq.n	8006d18 <_printf_common+0x24>
 8006d14:	3301      	adds	r3, #1
 8006d16:	6033      	str	r3, [r6, #0]
 8006d18:	6823      	ldr	r3, [r4, #0]
 8006d1a:	069b      	lsls	r3, r3, #26
 8006d1c:	d502      	bpl.n	8006d24 <_printf_common+0x30>
 8006d1e:	6833      	ldr	r3, [r6, #0]
 8006d20:	3302      	adds	r3, #2
 8006d22:	6033      	str	r3, [r6, #0]
 8006d24:	6822      	ldr	r2, [r4, #0]
 8006d26:	2306      	movs	r3, #6
 8006d28:	0015      	movs	r5, r2
 8006d2a:	401d      	ands	r5, r3
 8006d2c:	421a      	tst	r2, r3
 8006d2e:	d027      	beq.n	8006d80 <_printf_common+0x8c>
 8006d30:	0023      	movs	r3, r4
 8006d32:	3343      	adds	r3, #67	@ 0x43
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	1e5a      	subs	r2, r3, #1
 8006d38:	4193      	sbcs	r3, r2
 8006d3a:	6822      	ldr	r2, [r4, #0]
 8006d3c:	0692      	lsls	r2, r2, #26
 8006d3e:	d430      	bmi.n	8006da2 <_printf_common+0xae>
 8006d40:	0022      	movs	r2, r4
 8006d42:	9901      	ldr	r1, [sp, #4]
 8006d44:	9800      	ldr	r0, [sp, #0]
 8006d46:	9d08      	ldr	r5, [sp, #32]
 8006d48:	3243      	adds	r2, #67	@ 0x43
 8006d4a:	47a8      	blx	r5
 8006d4c:	3001      	adds	r0, #1
 8006d4e:	d025      	beq.n	8006d9c <_printf_common+0xa8>
 8006d50:	2206      	movs	r2, #6
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	2500      	movs	r5, #0
 8006d56:	4013      	ands	r3, r2
 8006d58:	2b04      	cmp	r3, #4
 8006d5a:	d105      	bne.n	8006d68 <_printf_common+0x74>
 8006d5c:	6833      	ldr	r3, [r6, #0]
 8006d5e:	68e5      	ldr	r5, [r4, #12]
 8006d60:	1aed      	subs	r5, r5, r3
 8006d62:	43eb      	mvns	r3, r5
 8006d64:	17db      	asrs	r3, r3, #31
 8006d66:	401d      	ands	r5, r3
 8006d68:	68a3      	ldr	r3, [r4, #8]
 8006d6a:	6922      	ldr	r2, [r4, #16]
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	dd01      	ble.n	8006d74 <_printf_common+0x80>
 8006d70:	1a9b      	subs	r3, r3, r2
 8006d72:	18ed      	adds	r5, r5, r3
 8006d74:	2600      	movs	r6, #0
 8006d76:	42b5      	cmp	r5, r6
 8006d78:	d120      	bne.n	8006dbc <_printf_common+0xc8>
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	e010      	b.n	8006da0 <_printf_common+0xac>
 8006d7e:	3501      	adds	r5, #1
 8006d80:	68e3      	ldr	r3, [r4, #12]
 8006d82:	6832      	ldr	r2, [r6, #0]
 8006d84:	1a9b      	subs	r3, r3, r2
 8006d86:	42ab      	cmp	r3, r5
 8006d88:	ddd2      	ble.n	8006d30 <_printf_common+0x3c>
 8006d8a:	0022      	movs	r2, r4
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	9901      	ldr	r1, [sp, #4]
 8006d90:	9800      	ldr	r0, [sp, #0]
 8006d92:	9f08      	ldr	r7, [sp, #32]
 8006d94:	3219      	adds	r2, #25
 8006d96:	47b8      	blx	r7
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d1f0      	bne.n	8006d7e <_printf_common+0x8a>
 8006d9c:	2001      	movs	r0, #1
 8006d9e:	4240      	negs	r0, r0
 8006da0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006da2:	2030      	movs	r0, #48	@ 0x30
 8006da4:	18e1      	adds	r1, r4, r3
 8006da6:	3143      	adds	r1, #67	@ 0x43
 8006da8:	7008      	strb	r0, [r1, #0]
 8006daa:	0021      	movs	r1, r4
 8006dac:	1c5a      	adds	r2, r3, #1
 8006dae:	3145      	adds	r1, #69	@ 0x45
 8006db0:	7809      	ldrb	r1, [r1, #0]
 8006db2:	18a2      	adds	r2, r4, r2
 8006db4:	3243      	adds	r2, #67	@ 0x43
 8006db6:	3302      	adds	r3, #2
 8006db8:	7011      	strb	r1, [r2, #0]
 8006dba:	e7c1      	b.n	8006d40 <_printf_common+0x4c>
 8006dbc:	0022      	movs	r2, r4
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	9901      	ldr	r1, [sp, #4]
 8006dc2:	9800      	ldr	r0, [sp, #0]
 8006dc4:	9f08      	ldr	r7, [sp, #32]
 8006dc6:	321a      	adds	r2, #26
 8006dc8:	47b8      	blx	r7
 8006dca:	3001      	adds	r0, #1
 8006dcc:	d0e6      	beq.n	8006d9c <_printf_common+0xa8>
 8006dce:	3601      	adds	r6, #1
 8006dd0:	e7d1      	b.n	8006d76 <_printf_common+0x82>
	...

08006dd4 <_printf_i>:
 8006dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dd6:	b08b      	sub	sp, #44	@ 0x2c
 8006dd8:	9206      	str	r2, [sp, #24]
 8006dda:	000a      	movs	r2, r1
 8006ddc:	3243      	adds	r2, #67	@ 0x43
 8006dde:	9307      	str	r3, [sp, #28]
 8006de0:	9005      	str	r0, [sp, #20]
 8006de2:	9203      	str	r2, [sp, #12]
 8006de4:	7e0a      	ldrb	r2, [r1, #24]
 8006de6:	000c      	movs	r4, r1
 8006de8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006dea:	2a78      	cmp	r2, #120	@ 0x78
 8006dec:	d809      	bhi.n	8006e02 <_printf_i+0x2e>
 8006dee:	2a62      	cmp	r2, #98	@ 0x62
 8006df0:	d80b      	bhi.n	8006e0a <_printf_i+0x36>
 8006df2:	2a00      	cmp	r2, #0
 8006df4:	d100      	bne.n	8006df8 <_printf_i+0x24>
 8006df6:	e0ba      	b.n	8006f6e <_printf_i+0x19a>
 8006df8:	497a      	ldr	r1, [pc, #488]	@ (8006fe4 <_printf_i+0x210>)
 8006dfa:	9104      	str	r1, [sp, #16]
 8006dfc:	2a58      	cmp	r2, #88	@ 0x58
 8006dfe:	d100      	bne.n	8006e02 <_printf_i+0x2e>
 8006e00:	e08e      	b.n	8006f20 <_printf_i+0x14c>
 8006e02:	0025      	movs	r5, r4
 8006e04:	3542      	adds	r5, #66	@ 0x42
 8006e06:	702a      	strb	r2, [r5, #0]
 8006e08:	e022      	b.n	8006e50 <_printf_i+0x7c>
 8006e0a:	0010      	movs	r0, r2
 8006e0c:	3863      	subs	r0, #99	@ 0x63
 8006e0e:	2815      	cmp	r0, #21
 8006e10:	d8f7      	bhi.n	8006e02 <_printf_i+0x2e>
 8006e12:	f7f9 f979 	bl	8000108 <__gnu_thumb1_case_shi>
 8006e16:	0016      	.short	0x0016
 8006e18:	fff6001f 	.word	0xfff6001f
 8006e1c:	fff6fff6 	.word	0xfff6fff6
 8006e20:	001ffff6 	.word	0x001ffff6
 8006e24:	fff6fff6 	.word	0xfff6fff6
 8006e28:	fff6fff6 	.word	0xfff6fff6
 8006e2c:	0036009f 	.word	0x0036009f
 8006e30:	fff6007e 	.word	0xfff6007e
 8006e34:	00b0fff6 	.word	0x00b0fff6
 8006e38:	0036fff6 	.word	0x0036fff6
 8006e3c:	fff6fff6 	.word	0xfff6fff6
 8006e40:	0082      	.short	0x0082
 8006e42:	0025      	movs	r5, r4
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	3542      	adds	r5, #66	@ 0x42
 8006e48:	1d11      	adds	r1, r2, #4
 8006e4a:	6019      	str	r1, [r3, #0]
 8006e4c:	6813      	ldr	r3, [r2, #0]
 8006e4e:	702b      	strb	r3, [r5, #0]
 8006e50:	2301      	movs	r3, #1
 8006e52:	e09e      	b.n	8006f92 <_printf_i+0x1be>
 8006e54:	6818      	ldr	r0, [r3, #0]
 8006e56:	6809      	ldr	r1, [r1, #0]
 8006e58:	1d02      	adds	r2, r0, #4
 8006e5a:	060d      	lsls	r5, r1, #24
 8006e5c:	d50b      	bpl.n	8006e76 <_printf_i+0xa2>
 8006e5e:	6806      	ldr	r6, [r0, #0]
 8006e60:	601a      	str	r2, [r3, #0]
 8006e62:	2e00      	cmp	r6, #0
 8006e64:	da03      	bge.n	8006e6e <_printf_i+0x9a>
 8006e66:	232d      	movs	r3, #45	@ 0x2d
 8006e68:	9a03      	ldr	r2, [sp, #12]
 8006e6a:	4276      	negs	r6, r6
 8006e6c:	7013      	strb	r3, [r2, #0]
 8006e6e:	4b5d      	ldr	r3, [pc, #372]	@ (8006fe4 <_printf_i+0x210>)
 8006e70:	270a      	movs	r7, #10
 8006e72:	9304      	str	r3, [sp, #16]
 8006e74:	e018      	b.n	8006ea8 <_printf_i+0xd4>
 8006e76:	6806      	ldr	r6, [r0, #0]
 8006e78:	601a      	str	r2, [r3, #0]
 8006e7a:	0649      	lsls	r1, r1, #25
 8006e7c:	d5f1      	bpl.n	8006e62 <_printf_i+0x8e>
 8006e7e:	b236      	sxth	r6, r6
 8006e80:	e7ef      	b.n	8006e62 <_printf_i+0x8e>
 8006e82:	6808      	ldr	r0, [r1, #0]
 8006e84:	6819      	ldr	r1, [r3, #0]
 8006e86:	c940      	ldmia	r1!, {r6}
 8006e88:	0605      	lsls	r5, r0, #24
 8006e8a:	d402      	bmi.n	8006e92 <_printf_i+0xbe>
 8006e8c:	0640      	lsls	r0, r0, #25
 8006e8e:	d500      	bpl.n	8006e92 <_printf_i+0xbe>
 8006e90:	b2b6      	uxth	r6, r6
 8006e92:	6019      	str	r1, [r3, #0]
 8006e94:	4b53      	ldr	r3, [pc, #332]	@ (8006fe4 <_printf_i+0x210>)
 8006e96:	270a      	movs	r7, #10
 8006e98:	9304      	str	r3, [sp, #16]
 8006e9a:	2a6f      	cmp	r2, #111	@ 0x6f
 8006e9c:	d100      	bne.n	8006ea0 <_printf_i+0xcc>
 8006e9e:	3f02      	subs	r7, #2
 8006ea0:	0023      	movs	r3, r4
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	3343      	adds	r3, #67	@ 0x43
 8006ea6:	701a      	strb	r2, [r3, #0]
 8006ea8:	6863      	ldr	r3, [r4, #4]
 8006eaa:	60a3      	str	r3, [r4, #8]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	db06      	blt.n	8006ebe <_printf_i+0xea>
 8006eb0:	2104      	movs	r1, #4
 8006eb2:	6822      	ldr	r2, [r4, #0]
 8006eb4:	9d03      	ldr	r5, [sp, #12]
 8006eb6:	438a      	bics	r2, r1
 8006eb8:	6022      	str	r2, [r4, #0]
 8006eba:	4333      	orrs	r3, r6
 8006ebc:	d00c      	beq.n	8006ed8 <_printf_i+0x104>
 8006ebe:	9d03      	ldr	r5, [sp, #12]
 8006ec0:	0030      	movs	r0, r6
 8006ec2:	0039      	movs	r1, r7
 8006ec4:	f7f9 f9b0 	bl	8000228 <__aeabi_uidivmod>
 8006ec8:	9b04      	ldr	r3, [sp, #16]
 8006eca:	3d01      	subs	r5, #1
 8006ecc:	5c5b      	ldrb	r3, [r3, r1]
 8006ece:	702b      	strb	r3, [r5, #0]
 8006ed0:	0033      	movs	r3, r6
 8006ed2:	0006      	movs	r6, r0
 8006ed4:	429f      	cmp	r7, r3
 8006ed6:	d9f3      	bls.n	8006ec0 <_printf_i+0xec>
 8006ed8:	2f08      	cmp	r7, #8
 8006eda:	d109      	bne.n	8006ef0 <_printf_i+0x11c>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	07db      	lsls	r3, r3, #31
 8006ee0:	d506      	bpl.n	8006ef0 <_printf_i+0x11c>
 8006ee2:	6862      	ldr	r2, [r4, #4]
 8006ee4:	6923      	ldr	r3, [r4, #16]
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	dc02      	bgt.n	8006ef0 <_printf_i+0x11c>
 8006eea:	2330      	movs	r3, #48	@ 0x30
 8006eec:	3d01      	subs	r5, #1
 8006eee:	702b      	strb	r3, [r5, #0]
 8006ef0:	9b03      	ldr	r3, [sp, #12]
 8006ef2:	1b5b      	subs	r3, r3, r5
 8006ef4:	6123      	str	r3, [r4, #16]
 8006ef6:	9b07      	ldr	r3, [sp, #28]
 8006ef8:	0021      	movs	r1, r4
 8006efa:	9300      	str	r3, [sp, #0]
 8006efc:	9805      	ldr	r0, [sp, #20]
 8006efe:	9b06      	ldr	r3, [sp, #24]
 8006f00:	aa09      	add	r2, sp, #36	@ 0x24
 8006f02:	f7ff fef7 	bl	8006cf4 <_printf_common>
 8006f06:	3001      	adds	r0, #1
 8006f08:	d148      	bne.n	8006f9c <_printf_i+0x1c8>
 8006f0a:	2001      	movs	r0, #1
 8006f0c:	4240      	negs	r0, r0
 8006f0e:	b00b      	add	sp, #44	@ 0x2c
 8006f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f12:	2220      	movs	r2, #32
 8006f14:	6809      	ldr	r1, [r1, #0]
 8006f16:	430a      	orrs	r2, r1
 8006f18:	6022      	str	r2, [r4, #0]
 8006f1a:	2278      	movs	r2, #120	@ 0x78
 8006f1c:	4932      	ldr	r1, [pc, #200]	@ (8006fe8 <_printf_i+0x214>)
 8006f1e:	9104      	str	r1, [sp, #16]
 8006f20:	0021      	movs	r1, r4
 8006f22:	3145      	adds	r1, #69	@ 0x45
 8006f24:	700a      	strb	r2, [r1, #0]
 8006f26:	6819      	ldr	r1, [r3, #0]
 8006f28:	6822      	ldr	r2, [r4, #0]
 8006f2a:	c940      	ldmia	r1!, {r6}
 8006f2c:	0610      	lsls	r0, r2, #24
 8006f2e:	d402      	bmi.n	8006f36 <_printf_i+0x162>
 8006f30:	0650      	lsls	r0, r2, #25
 8006f32:	d500      	bpl.n	8006f36 <_printf_i+0x162>
 8006f34:	b2b6      	uxth	r6, r6
 8006f36:	6019      	str	r1, [r3, #0]
 8006f38:	07d3      	lsls	r3, r2, #31
 8006f3a:	d502      	bpl.n	8006f42 <_printf_i+0x16e>
 8006f3c:	2320      	movs	r3, #32
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	2e00      	cmp	r6, #0
 8006f44:	d001      	beq.n	8006f4a <_printf_i+0x176>
 8006f46:	2710      	movs	r7, #16
 8006f48:	e7aa      	b.n	8006ea0 <_printf_i+0xcc>
 8006f4a:	2220      	movs	r2, #32
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	4393      	bics	r3, r2
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	e7f8      	b.n	8006f46 <_printf_i+0x172>
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	680d      	ldr	r5, [r1, #0]
 8006f58:	1d10      	adds	r0, r2, #4
 8006f5a:	6949      	ldr	r1, [r1, #20]
 8006f5c:	6018      	str	r0, [r3, #0]
 8006f5e:	6813      	ldr	r3, [r2, #0]
 8006f60:	062e      	lsls	r6, r5, #24
 8006f62:	d501      	bpl.n	8006f68 <_printf_i+0x194>
 8006f64:	6019      	str	r1, [r3, #0]
 8006f66:	e002      	b.n	8006f6e <_printf_i+0x19a>
 8006f68:	066d      	lsls	r5, r5, #25
 8006f6a:	d5fb      	bpl.n	8006f64 <_printf_i+0x190>
 8006f6c:	8019      	strh	r1, [r3, #0]
 8006f6e:	2300      	movs	r3, #0
 8006f70:	9d03      	ldr	r5, [sp, #12]
 8006f72:	6123      	str	r3, [r4, #16]
 8006f74:	e7bf      	b.n	8006ef6 <_printf_i+0x122>
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	1d11      	adds	r1, r2, #4
 8006f7a:	6019      	str	r1, [r3, #0]
 8006f7c:	6815      	ldr	r5, [r2, #0]
 8006f7e:	2100      	movs	r1, #0
 8006f80:	0028      	movs	r0, r5
 8006f82:	6862      	ldr	r2, [r4, #4]
 8006f84:	f000 f9e0 	bl	8007348 <memchr>
 8006f88:	2800      	cmp	r0, #0
 8006f8a:	d001      	beq.n	8006f90 <_printf_i+0x1bc>
 8006f8c:	1b40      	subs	r0, r0, r5
 8006f8e:	6060      	str	r0, [r4, #4]
 8006f90:	6863      	ldr	r3, [r4, #4]
 8006f92:	6123      	str	r3, [r4, #16]
 8006f94:	2300      	movs	r3, #0
 8006f96:	9a03      	ldr	r2, [sp, #12]
 8006f98:	7013      	strb	r3, [r2, #0]
 8006f9a:	e7ac      	b.n	8006ef6 <_printf_i+0x122>
 8006f9c:	002a      	movs	r2, r5
 8006f9e:	6923      	ldr	r3, [r4, #16]
 8006fa0:	9906      	ldr	r1, [sp, #24]
 8006fa2:	9805      	ldr	r0, [sp, #20]
 8006fa4:	9d07      	ldr	r5, [sp, #28]
 8006fa6:	47a8      	blx	r5
 8006fa8:	3001      	adds	r0, #1
 8006faa:	d0ae      	beq.n	8006f0a <_printf_i+0x136>
 8006fac:	6823      	ldr	r3, [r4, #0]
 8006fae:	079b      	lsls	r3, r3, #30
 8006fb0:	d415      	bmi.n	8006fde <_printf_i+0x20a>
 8006fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fb4:	68e0      	ldr	r0, [r4, #12]
 8006fb6:	4298      	cmp	r0, r3
 8006fb8:	daa9      	bge.n	8006f0e <_printf_i+0x13a>
 8006fba:	0018      	movs	r0, r3
 8006fbc:	e7a7      	b.n	8006f0e <_printf_i+0x13a>
 8006fbe:	0022      	movs	r2, r4
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	9906      	ldr	r1, [sp, #24]
 8006fc4:	9805      	ldr	r0, [sp, #20]
 8006fc6:	9e07      	ldr	r6, [sp, #28]
 8006fc8:	3219      	adds	r2, #25
 8006fca:	47b0      	blx	r6
 8006fcc:	3001      	adds	r0, #1
 8006fce:	d09c      	beq.n	8006f0a <_printf_i+0x136>
 8006fd0:	3501      	adds	r5, #1
 8006fd2:	68e3      	ldr	r3, [r4, #12]
 8006fd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd6:	1a9b      	subs	r3, r3, r2
 8006fd8:	42ab      	cmp	r3, r5
 8006fda:	dcf0      	bgt.n	8006fbe <_printf_i+0x1ea>
 8006fdc:	e7e9      	b.n	8006fb2 <_printf_i+0x1de>
 8006fde:	2500      	movs	r5, #0
 8006fe0:	e7f7      	b.n	8006fd2 <_printf_i+0x1fe>
 8006fe2:	46c0      	nop			@ (mov r8, r8)
 8006fe4:	08007981 	.word	0x08007981
 8006fe8:	08007992 	.word	0x08007992

08006fec <__sflush_r>:
 8006fec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fee:	220c      	movs	r2, #12
 8006ff0:	5e8b      	ldrsh	r3, [r1, r2]
 8006ff2:	0005      	movs	r5, r0
 8006ff4:	000c      	movs	r4, r1
 8006ff6:	071a      	lsls	r2, r3, #28
 8006ff8:	d456      	bmi.n	80070a8 <__sflush_r+0xbc>
 8006ffa:	684a      	ldr	r2, [r1, #4]
 8006ffc:	2a00      	cmp	r2, #0
 8006ffe:	dc02      	bgt.n	8007006 <__sflush_r+0x1a>
 8007000:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8007002:	2a00      	cmp	r2, #0
 8007004:	dd4e      	ble.n	80070a4 <__sflush_r+0xb8>
 8007006:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007008:	2f00      	cmp	r7, #0
 800700a:	d04b      	beq.n	80070a4 <__sflush_r+0xb8>
 800700c:	2200      	movs	r2, #0
 800700e:	2080      	movs	r0, #128	@ 0x80
 8007010:	682e      	ldr	r6, [r5, #0]
 8007012:	602a      	str	r2, [r5, #0]
 8007014:	001a      	movs	r2, r3
 8007016:	0140      	lsls	r0, r0, #5
 8007018:	6a21      	ldr	r1, [r4, #32]
 800701a:	4002      	ands	r2, r0
 800701c:	4203      	tst	r3, r0
 800701e:	d033      	beq.n	8007088 <__sflush_r+0x9c>
 8007020:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007022:	89a3      	ldrh	r3, [r4, #12]
 8007024:	075b      	lsls	r3, r3, #29
 8007026:	d506      	bpl.n	8007036 <__sflush_r+0x4a>
 8007028:	6863      	ldr	r3, [r4, #4]
 800702a:	1ad2      	subs	r2, r2, r3
 800702c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800702e:	2b00      	cmp	r3, #0
 8007030:	d001      	beq.n	8007036 <__sflush_r+0x4a>
 8007032:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007034:	1ad2      	subs	r2, r2, r3
 8007036:	2300      	movs	r3, #0
 8007038:	0028      	movs	r0, r5
 800703a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800703c:	6a21      	ldr	r1, [r4, #32]
 800703e:	47b8      	blx	r7
 8007040:	89a2      	ldrh	r2, [r4, #12]
 8007042:	1c43      	adds	r3, r0, #1
 8007044:	d106      	bne.n	8007054 <__sflush_r+0x68>
 8007046:	6829      	ldr	r1, [r5, #0]
 8007048:	291d      	cmp	r1, #29
 800704a:	d846      	bhi.n	80070da <__sflush_r+0xee>
 800704c:	4b29      	ldr	r3, [pc, #164]	@ (80070f4 <__sflush_r+0x108>)
 800704e:	40cb      	lsrs	r3, r1
 8007050:	07db      	lsls	r3, r3, #31
 8007052:	d542      	bpl.n	80070da <__sflush_r+0xee>
 8007054:	2300      	movs	r3, #0
 8007056:	6063      	str	r3, [r4, #4]
 8007058:	6923      	ldr	r3, [r4, #16]
 800705a:	6023      	str	r3, [r4, #0]
 800705c:	04d2      	lsls	r2, r2, #19
 800705e:	d505      	bpl.n	800706c <__sflush_r+0x80>
 8007060:	1c43      	adds	r3, r0, #1
 8007062:	d102      	bne.n	800706a <__sflush_r+0x7e>
 8007064:	682b      	ldr	r3, [r5, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d100      	bne.n	800706c <__sflush_r+0x80>
 800706a:	6560      	str	r0, [r4, #84]	@ 0x54
 800706c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800706e:	602e      	str	r6, [r5, #0]
 8007070:	2900      	cmp	r1, #0
 8007072:	d017      	beq.n	80070a4 <__sflush_r+0xb8>
 8007074:	0023      	movs	r3, r4
 8007076:	3344      	adds	r3, #68	@ 0x44
 8007078:	4299      	cmp	r1, r3
 800707a:	d002      	beq.n	8007082 <__sflush_r+0x96>
 800707c:	0028      	movs	r0, r5
 800707e:	f7ff fbf9 	bl	8006874 <_free_r>
 8007082:	2300      	movs	r3, #0
 8007084:	6363      	str	r3, [r4, #52]	@ 0x34
 8007086:	e00d      	b.n	80070a4 <__sflush_r+0xb8>
 8007088:	2301      	movs	r3, #1
 800708a:	0028      	movs	r0, r5
 800708c:	47b8      	blx	r7
 800708e:	0002      	movs	r2, r0
 8007090:	1c43      	adds	r3, r0, #1
 8007092:	d1c6      	bne.n	8007022 <__sflush_r+0x36>
 8007094:	682b      	ldr	r3, [r5, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d0c3      	beq.n	8007022 <__sflush_r+0x36>
 800709a:	2b1d      	cmp	r3, #29
 800709c:	d001      	beq.n	80070a2 <__sflush_r+0xb6>
 800709e:	2b16      	cmp	r3, #22
 80070a0:	d11a      	bne.n	80070d8 <__sflush_r+0xec>
 80070a2:	602e      	str	r6, [r5, #0]
 80070a4:	2000      	movs	r0, #0
 80070a6:	e01e      	b.n	80070e6 <__sflush_r+0xfa>
 80070a8:	690e      	ldr	r6, [r1, #16]
 80070aa:	2e00      	cmp	r6, #0
 80070ac:	d0fa      	beq.n	80070a4 <__sflush_r+0xb8>
 80070ae:	680f      	ldr	r7, [r1, #0]
 80070b0:	600e      	str	r6, [r1, #0]
 80070b2:	1bba      	subs	r2, r7, r6
 80070b4:	9201      	str	r2, [sp, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	079b      	lsls	r3, r3, #30
 80070ba:	d100      	bne.n	80070be <__sflush_r+0xd2>
 80070bc:	694a      	ldr	r2, [r1, #20]
 80070be:	60a2      	str	r2, [r4, #8]
 80070c0:	9b01      	ldr	r3, [sp, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	ddee      	ble.n	80070a4 <__sflush_r+0xb8>
 80070c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80070c8:	0032      	movs	r2, r6
 80070ca:	001f      	movs	r7, r3
 80070cc:	0028      	movs	r0, r5
 80070ce:	9b01      	ldr	r3, [sp, #4]
 80070d0:	6a21      	ldr	r1, [r4, #32]
 80070d2:	47b8      	blx	r7
 80070d4:	2800      	cmp	r0, #0
 80070d6:	dc07      	bgt.n	80070e8 <__sflush_r+0xfc>
 80070d8:	89a2      	ldrh	r2, [r4, #12]
 80070da:	2340      	movs	r3, #64	@ 0x40
 80070dc:	2001      	movs	r0, #1
 80070de:	4313      	orrs	r3, r2
 80070e0:	b21b      	sxth	r3, r3
 80070e2:	81a3      	strh	r3, [r4, #12]
 80070e4:	4240      	negs	r0, r0
 80070e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80070e8:	9b01      	ldr	r3, [sp, #4]
 80070ea:	1836      	adds	r6, r6, r0
 80070ec:	1a1b      	subs	r3, r3, r0
 80070ee:	9301      	str	r3, [sp, #4]
 80070f0:	e7e6      	b.n	80070c0 <__sflush_r+0xd4>
 80070f2:	46c0      	nop			@ (mov r8, r8)
 80070f4:	20400001 	.word	0x20400001

080070f8 <_fflush_r>:
 80070f8:	690b      	ldr	r3, [r1, #16]
 80070fa:	b570      	push	{r4, r5, r6, lr}
 80070fc:	0005      	movs	r5, r0
 80070fe:	000c      	movs	r4, r1
 8007100:	2b00      	cmp	r3, #0
 8007102:	d102      	bne.n	800710a <_fflush_r+0x12>
 8007104:	2500      	movs	r5, #0
 8007106:	0028      	movs	r0, r5
 8007108:	bd70      	pop	{r4, r5, r6, pc}
 800710a:	2800      	cmp	r0, #0
 800710c:	d004      	beq.n	8007118 <_fflush_r+0x20>
 800710e:	6a03      	ldr	r3, [r0, #32]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d101      	bne.n	8007118 <_fflush_r+0x20>
 8007114:	f7ff fa8a 	bl	800662c <__sinit>
 8007118:	220c      	movs	r2, #12
 800711a:	5ea3      	ldrsh	r3, [r4, r2]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d0f1      	beq.n	8007104 <_fflush_r+0xc>
 8007120:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007122:	07d2      	lsls	r2, r2, #31
 8007124:	d404      	bmi.n	8007130 <_fflush_r+0x38>
 8007126:	059b      	lsls	r3, r3, #22
 8007128:	d402      	bmi.n	8007130 <_fflush_r+0x38>
 800712a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800712c:	f7ff fb8f 	bl	800684e <__retarget_lock_acquire_recursive>
 8007130:	0028      	movs	r0, r5
 8007132:	0021      	movs	r1, r4
 8007134:	f7ff ff5a 	bl	8006fec <__sflush_r>
 8007138:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800713a:	0005      	movs	r5, r0
 800713c:	07db      	lsls	r3, r3, #31
 800713e:	d4e2      	bmi.n	8007106 <_fflush_r+0xe>
 8007140:	89a3      	ldrh	r3, [r4, #12]
 8007142:	059b      	lsls	r3, r3, #22
 8007144:	d4df      	bmi.n	8007106 <_fflush_r+0xe>
 8007146:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007148:	f7ff fb82 	bl	8006850 <__retarget_lock_release_recursive>
 800714c:	e7db      	b.n	8007106 <_fflush_r+0xe>

0800714e <__swbuf_r>:
 800714e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007150:	0006      	movs	r6, r0
 8007152:	000d      	movs	r5, r1
 8007154:	0014      	movs	r4, r2
 8007156:	2800      	cmp	r0, #0
 8007158:	d004      	beq.n	8007164 <__swbuf_r+0x16>
 800715a:	6a03      	ldr	r3, [r0, #32]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d101      	bne.n	8007164 <__swbuf_r+0x16>
 8007160:	f7ff fa64 	bl	800662c <__sinit>
 8007164:	69a3      	ldr	r3, [r4, #24]
 8007166:	60a3      	str	r3, [r4, #8]
 8007168:	89a3      	ldrh	r3, [r4, #12]
 800716a:	071b      	lsls	r3, r3, #28
 800716c:	d502      	bpl.n	8007174 <__swbuf_r+0x26>
 800716e:	6923      	ldr	r3, [r4, #16]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d109      	bne.n	8007188 <__swbuf_r+0x3a>
 8007174:	0021      	movs	r1, r4
 8007176:	0030      	movs	r0, r6
 8007178:	f000 f82c 	bl	80071d4 <__swsetup_r>
 800717c:	2800      	cmp	r0, #0
 800717e:	d003      	beq.n	8007188 <__swbuf_r+0x3a>
 8007180:	2501      	movs	r5, #1
 8007182:	426d      	negs	r5, r5
 8007184:	0028      	movs	r0, r5
 8007186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007188:	6923      	ldr	r3, [r4, #16]
 800718a:	6820      	ldr	r0, [r4, #0]
 800718c:	b2ef      	uxtb	r7, r5
 800718e:	1ac0      	subs	r0, r0, r3
 8007190:	6963      	ldr	r3, [r4, #20]
 8007192:	b2ed      	uxtb	r5, r5
 8007194:	4283      	cmp	r3, r0
 8007196:	dc05      	bgt.n	80071a4 <__swbuf_r+0x56>
 8007198:	0021      	movs	r1, r4
 800719a:	0030      	movs	r0, r6
 800719c:	f7ff ffac 	bl	80070f8 <_fflush_r>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	d1ed      	bne.n	8007180 <__swbuf_r+0x32>
 80071a4:	68a3      	ldr	r3, [r4, #8]
 80071a6:	3001      	adds	r0, #1
 80071a8:	3b01      	subs	r3, #1
 80071aa:	60a3      	str	r3, [r4, #8]
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	6022      	str	r2, [r4, #0]
 80071b2:	701f      	strb	r7, [r3, #0]
 80071b4:	6963      	ldr	r3, [r4, #20]
 80071b6:	4283      	cmp	r3, r0
 80071b8:	d004      	beq.n	80071c4 <__swbuf_r+0x76>
 80071ba:	89a3      	ldrh	r3, [r4, #12]
 80071bc:	07db      	lsls	r3, r3, #31
 80071be:	d5e1      	bpl.n	8007184 <__swbuf_r+0x36>
 80071c0:	2d0a      	cmp	r5, #10
 80071c2:	d1df      	bne.n	8007184 <__swbuf_r+0x36>
 80071c4:	0021      	movs	r1, r4
 80071c6:	0030      	movs	r0, r6
 80071c8:	f7ff ff96 	bl	80070f8 <_fflush_r>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	d0d9      	beq.n	8007184 <__swbuf_r+0x36>
 80071d0:	e7d6      	b.n	8007180 <__swbuf_r+0x32>
	...

080071d4 <__swsetup_r>:
 80071d4:	4b2d      	ldr	r3, [pc, #180]	@ (800728c <__swsetup_r+0xb8>)
 80071d6:	b570      	push	{r4, r5, r6, lr}
 80071d8:	0005      	movs	r5, r0
 80071da:	6818      	ldr	r0, [r3, #0]
 80071dc:	000c      	movs	r4, r1
 80071de:	2800      	cmp	r0, #0
 80071e0:	d004      	beq.n	80071ec <__swsetup_r+0x18>
 80071e2:	6a03      	ldr	r3, [r0, #32]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d101      	bne.n	80071ec <__swsetup_r+0x18>
 80071e8:	f7ff fa20 	bl	800662c <__sinit>
 80071ec:	220c      	movs	r2, #12
 80071ee:	5ea3      	ldrsh	r3, [r4, r2]
 80071f0:	071a      	lsls	r2, r3, #28
 80071f2:	d423      	bmi.n	800723c <__swsetup_r+0x68>
 80071f4:	06da      	lsls	r2, r3, #27
 80071f6:	d407      	bmi.n	8007208 <__swsetup_r+0x34>
 80071f8:	2209      	movs	r2, #9
 80071fa:	602a      	str	r2, [r5, #0]
 80071fc:	2240      	movs	r2, #64	@ 0x40
 80071fe:	2001      	movs	r0, #1
 8007200:	4313      	orrs	r3, r2
 8007202:	81a3      	strh	r3, [r4, #12]
 8007204:	4240      	negs	r0, r0
 8007206:	e03a      	b.n	800727e <__swsetup_r+0xaa>
 8007208:	075b      	lsls	r3, r3, #29
 800720a:	d513      	bpl.n	8007234 <__swsetup_r+0x60>
 800720c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800720e:	2900      	cmp	r1, #0
 8007210:	d008      	beq.n	8007224 <__swsetup_r+0x50>
 8007212:	0023      	movs	r3, r4
 8007214:	3344      	adds	r3, #68	@ 0x44
 8007216:	4299      	cmp	r1, r3
 8007218:	d002      	beq.n	8007220 <__swsetup_r+0x4c>
 800721a:	0028      	movs	r0, r5
 800721c:	f7ff fb2a 	bl	8006874 <_free_r>
 8007220:	2300      	movs	r3, #0
 8007222:	6363      	str	r3, [r4, #52]	@ 0x34
 8007224:	2224      	movs	r2, #36	@ 0x24
 8007226:	89a3      	ldrh	r3, [r4, #12]
 8007228:	4393      	bics	r3, r2
 800722a:	81a3      	strh	r3, [r4, #12]
 800722c:	2300      	movs	r3, #0
 800722e:	6063      	str	r3, [r4, #4]
 8007230:	6923      	ldr	r3, [r4, #16]
 8007232:	6023      	str	r3, [r4, #0]
 8007234:	2308      	movs	r3, #8
 8007236:	89a2      	ldrh	r2, [r4, #12]
 8007238:	4313      	orrs	r3, r2
 800723a:	81a3      	strh	r3, [r4, #12]
 800723c:	6923      	ldr	r3, [r4, #16]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10b      	bne.n	800725a <__swsetup_r+0x86>
 8007242:	21a0      	movs	r1, #160	@ 0xa0
 8007244:	2280      	movs	r2, #128	@ 0x80
 8007246:	89a3      	ldrh	r3, [r4, #12]
 8007248:	0089      	lsls	r1, r1, #2
 800724a:	0092      	lsls	r2, r2, #2
 800724c:	400b      	ands	r3, r1
 800724e:	4293      	cmp	r3, r2
 8007250:	d003      	beq.n	800725a <__swsetup_r+0x86>
 8007252:	0021      	movs	r1, r4
 8007254:	0028      	movs	r0, r5
 8007256:	f000 f8ad 	bl	80073b4 <__smakebuf_r>
 800725a:	220c      	movs	r2, #12
 800725c:	5ea3      	ldrsh	r3, [r4, r2]
 800725e:	2101      	movs	r1, #1
 8007260:	001a      	movs	r2, r3
 8007262:	400a      	ands	r2, r1
 8007264:	420b      	tst	r3, r1
 8007266:	d00b      	beq.n	8007280 <__swsetup_r+0xac>
 8007268:	2200      	movs	r2, #0
 800726a:	60a2      	str	r2, [r4, #8]
 800726c:	6962      	ldr	r2, [r4, #20]
 800726e:	4252      	negs	r2, r2
 8007270:	61a2      	str	r2, [r4, #24]
 8007272:	2000      	movs	r0, #0
 8007274:	6922      	ldr	r2, [r4, #16]
 8007276:	4282      	cmp	r2, r0
 8007278:	d101      	bne.n	800727e <__swsetup_r+0xaa>
 800727a:	061a      	lsls	r2, r3, #24
 800727c:	d4be      	bmi.n	80071fc <__swsetup_r+0x28>
 800727e:	bd70      	pop	{r4, r5, r6, pc}
 8007280:	0799      	lsls	r1, r3, #30
 8007282:	d400      	bmi.n	8007286 <__swsetup_r+0xb2>
 8007284:	6962      	ldr	r2, [r4, #20]
 8007286:	60a2      	str	r2, [r4, #8]
 8007288:	e7f3      	b.n	8007272 <__swsetup_r+0x9e>
 800728a:	46c0      	nop			@ (mov r8, r8)
 800728c:	20000018 	.word	0x20000018

08007290 <_raise_r>:
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	0004      	movs	r4, r0
 8007294:	000d      	movs	r5, r1
 8007296:	291f      	cmp	r1, #31
 8007298:	d904      	bls.n	80072a4 <_raise_r+0x14>
 800729a:	2316      	movs	r3, #22
 800729c:	6003      	str	r3, [r0, #0]
 800729e:	2001      	movs	r0, #1
 80072a0:	4240      	negs	r0, r0
 80072a2:	bd70      	pop	{r4, r5, r6, pc}
 80072a4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d004      	beq.n	80072b4 <_raise_r+0x24>
 80072aa:	008a      	lsls	r2, r1, #2
 80072ac:	189b      	adds	r3, r3, r2
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	2a00      	cmp	r2, #0
 80072b2:	d108      	bne.n	80072c6 <_raise_r+0x36>
 80072b4:	0020      	movs	r0, r4
 80072b6:	f000 f831 	bl	800731c <_getpid_r>
 80072ba:	002a      	movs	r2, r5
 80072bc:	0001      	movs	r1, r0
 80072be:	0020      	movs	r0, r4
 80072c0:	f000 f81a 	bl	80072f8 <_kill_r>
 80072c4:	e7ed      	b.n	80072a2 <_raise_r+0x12>
 80072c6:	2a01      	cmp	r2, #1
 80072c8:	d009      	beq.n	80072de <_raise_r+0x4e>
 80072ca:	1c51      	adds	r1, r2, #1
 80072cc:	d103      	bne.n	80072d6 <_raise_r+0x46>
 80072ce:	2316      	movs	r3, #22
 80072d0:	6003      	str	r3, [r0, #0]
 80072d2:	2001      	movs	r0, #1
 80072d4:	e7e5      	b.n	80072a2 <_raise_r+0x12>
 80072d6:	2100      	movs	r1, #0
 80072d8:	0028      	movs	r0, r5
 80072da:	6019      	str	r1, [r3, #0]
 80072dc:	4790      	blx	r2
 80072de:	2000      	movs	r0, #0
 80072e0:	e7df      	b.n	80072a2 <_raise_r+0x12>
	...

080072e4 <raise>:
 80072e4:	b510      	push	{r4, lr}
 80072e6:	4b03      	ldr	r3, [pc, #12]	@ (80072f4 <raise+0x10>)
 80072e8:	0001      	movs	r1, r0
 80072ea:	6818      	ldr	r0, [r3, #0]
 80072ec:	f7ff ffd0 	bl	8007290 <_raise_r>
 80072f0:	bd10      	pop	{r4, pc}
 80072f2:	46c0      	nop			@ (mov r8, r8)
 80072f4:	20000018 	.word	0x20000018

080072f8 <_kill_r>:
 80072f8:	2300      	movs	r3, #0
 80072fa:	b570      	push	{r4, r5, r6, lr}
 80072fc:	4d06      	ldr	r5, [pc, #24]	@ (8007318 <_kill_r+0x20>)
 80072fe:	0004      	movs	r4, r0
 8007300:	0008      	movs	r0, r1
 8007302:	0011      	movs	r1, r2
 8007304:	602b      	str	r3, [r5, #0]
 8007306:	f7fc f9e2 	bl	80036ce <_kill>
 800730a:	1c43      	adds	r3, r0, #1
 800730c:	d103      	bne.n	8007316 <_kill_r+0x1e>
 800730e:	682b      	ldr	r3, [r5, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d000      	beq.n	8007316 <_kill_r+0x1e>
 8007314:	6023      	str	r3, [r4, #0]
 8007316:	bd70      	pop	{r4, r5, r6, pc}
 8007318:	2000032c 	.word	0x2000032c

0800731c <_getpid_r>:
 800731c:	b510      	push	{r4, lr}
 800731e:	f7fc f9d0 	bl	80036c2 <_getpid>
 8007322:	bd10      	pop	{r4, pc}

08007324 <_sbrk_r>:
 8007324:	2300      	movs	r3, #0
 8007326:	b570      	push	{r4, r5, r6, lr}
 8007328:	4d06      	ldr	r5, [pc, #24]	@ (8007344 <_sbrk_r+0x20>)
 800732a:	0004      	movs	r4, r0
 800732c:	0008      	movs	r0, r1
 800732e:	602b      	str	r3, [r5, #0]
 8007330:	f7fc fa50 	bl	80037d4 <_sbrk>
 8007334:	1c43      	adds	r3, r0, #1
 8007336:	d103      	bne.n	8007340 <_sbrk_r+0x1c>
 8007338:	682b      	ldr	r3, [r5, #0]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d000      	beq.n	8007340 <_sbrk_r+0x1c>
 800733e:	6023      	str	r3, [r4, #0]
 8007340:	bd70      	pop	{r4, r5, r6, pc}
 8007342:	46c0      	nop			@ (mov r8, r8)
 8007344:	2000032c 	.word	0x2000032c

08007348 <memchr>:
 8007348:	b2c9      	uxtb	r1, r1
 800734a:	1882      	adds	r2, r0, r2
 800734c:	4290      	cmp	r0, r2
 800734e:	d101      	bne.n	8007354 <memchr+0xc>
 8007350:	2000      	movs	r0, #0
 8007352:	4770      	bx	lr
 8007354:	7803      	ldrb	r3, [r0, #0]
 8007356:	428b      	cmp	r3, r1
 8007358:	d0fb      	beq.n	8007352 <memchr+0xa>
 800735a:	3001      	adds	r0, #1
 800735c:	e7f6      	b.n	800734c <memchr+0x4>
	...

08007360 <__swhatbuf_r>:
 8007360:	b570      	push	{r4, r5, r6, lr}
 8007362:	000e      	movs	r6, r1
 8007364:	001d      	movs	r5, r3
 8007366:	230e      	movs	r3, #14
 8007368:	5ec9      	ldrsh	r1, [r1, r3]
 800736a:	0014      	movs	r4, r2
 800736c:	b096      	sub	sp, #88	@ 0x58
 800736e:	2900      	cmp	r1, #0
 8007370:	da0c      	bge.n	800738c <__swhatbuf_r+0x2c>
 8007372:	89b2      	ldrh	r2, [r6, #12]
 8007374:	2380      	movs	r3, #128	@ 0x80
 8007376:	0011      	movs	r1, r2
 8007378:	4019      	ands	r1, r3
 800737a:	421a      	tst	r2, r3
 800737c:	d114      	bne.n	80073a8 <__swhatbuf_r+0x48>
 800737e:	2380      	movs	r3, #128	@ 0x80
 8007380:	00db      	lsls	r3, r3, #3
 8007382:	2000      	movs	r0, #0
 8007384:	6029      	str	r1, [r5, #0]
 8007386:	6023      	str	r3, [r4, #0]
 8007388:	b016      	add	sp, #88	@ 0x58
 800738a:	bd70      	pop	{r4, r5, r6, pc}
 800738c:	466a      	mov	r2, sp
 800738e:	f000 f853 	bl	8007438 <_fstat_r>
 8007392:	2800      	cmp	r0, #0
 8007394:	dbed      	blt.n	8007372 <__swhatbuf_r+0x12>
 8007396:	23f0      	movs	r3, #240	@ 0xf0
 8007398:	9901      	ldr	r1, [sp, #4]
 800739a:	021b      	lsls	r3, r3, #8
 800739c:	4019      	ands	r1, r3
 800739e:	4b04      	ldr	r3, [pc, #16]	@ (80073b0 <__swhatbuf_r+0x50>)
 80073a0:	18c9      	adds	r1, r1, r3
 80073a2:	424b      	negs	r3, r1
 80073a4:	4159      	adcs	r1, r3
 80073a6:	e7ea      	b.n	800737e <__swhatbuf_r+0x1e>
 80073a8:	2100      	movs	r1, #0
 80073aa:	2340      	movs	r3, #64	@ 0x40
 80073ac:	e7e9      	b.n	8007382 <__swhatbuf_r+0x22>
 80073ae:	46c0      	nop			@ (mov r8, r8)
 80073b0:	ffffe000 	.word	0xffffe000

080073b4 <__smakebuf_r>:
 80073b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073b6:	2602      	movs	r6, #2
 80073b8:	898b      	ldrh	r3, [r1, #12]
 80073ba:	0005      	movs	r5, r0
 80073bc:	000c      	movs	r4, r1
 80073be:	b085      	sub	sp, #20
 80073c0:	4233      	tst	r3, r6
 80073c2:	d007      	beq.n	80073d4 <__smakebuf_r+0x20>
 80073c4:	0023      	movs	r3, r4
 80073c6:	3347      	adds	r3, #71	@ 0x47
 80073c8:	6023      	str	r3, [r4, #0]
 80073ca:	6123      	str	r3, [r4, #16]
 80073cc:	2301      	movs	r3, #1
 80073ce:	6163      	str	r3, [r4, #20]
 80073d0:	b005      	add	sp, #20
 80073d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073d4:	ab03      	add	r3, sp, #12
 80073d6:	aa02      	add	r2, sp, #8
 80073d8:	f7ff ffc2 	bl	8007360 <__swhatbuf_r>
 80073dc:	9f02      	ldr	r7, [sp, #8]
 80073de:	9001      	str	r0, [sp, #4]
 80073e0:	0039      	movs	r1, r7
 80073e2:	0028      	movs	r0, r5
 80073e4:	f7ff fab2 	bl	800694c <_malloc_r>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	d108      	bne.n	80073fe <__smakebuf_r+0x4a>
 80073ec:	220c      	movs	r2, #12
 80073ee:	5ea3      	ldrsh	r3, [r4, r2]
 80073f0:	059a      	lsls	r2, r3, #22
 80073f2:	d4ed      	bmi.n	80073d0 <__smakebuf_r+0x1c>
 80073f4:	2203      	movs	r2, #3
 80073f6:	4393      	bics	r3, r2
 80073f8:	431e      	orrs	r6, r3
 80073fa:	81a6      	strh	r6, [r4, #12]
 80073fc:	e7e2      	b.n	80073c4 <__smakebuf_r+0x10>
 80073fe:	2380      	movs	r3, #128	@ 0x80
 8007400:	89a2      	ldrh	r2, [r4, #12]
 8007402:	6020      	str	r0, [r4, #0]
 8007404:	4313      	orrs	r3, r2
 8007406:	81a3      	strh	r3, [r4, #12]
 8007408:	9b03      	ldr	r3, [sp, #12]
 800740a:	6120      	str	r0, [r4, #16]
 800740c:	6167      	str	r7, [r4, #20]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00c      	beq.n	800742c <__smakebuf_r+0x78>
 8007412:	0028      	movs	r0, r5
 8007414:	230e      	movs	r3, #14
 8007416:	5ee1      	ldrsh	r1, [r4, r3]
 8007418:	f000 f820 	bl	800745c <_isatty_r>
 800741c:	2800      	cmp	r0, #0
 800741e:	d005      	beq.n	800742c <__smakebuf_r+0x78>
 8007420:	2303      	movs	r3, #3
 8007422:	89a2      	ldrh	r2, [r4, #12]
 8007424:	439a      	bics	r2, r3
 8007426:	3b02      	subs	r3, #2
 8007428:	4313      	orrs	r3, r2
 800742a:	81a3      	strh	r3, [r4, #12]
 800742c:	89a3      	ldrh	r3, [r4, #12]
 800742e:	9a01      	ldr	r2, [sp, #4]
 8007430:	4313      	orrs	r3, r2
 8007432:	81a3      	strh	r3, [r4, #12]
 8007434:	e7cc      	b.n	80073d0 <__smakebuf_r+0x1c>
	...

08007438 <_fstat_r>:
 8007438:	2300      	movs	r3, #0
 800743a:	b570      	push	{r4, r5, r6, lr}
 800743c:	4d06      	ldr	r5, [pc, #24]	@ (8007458 <_fstat_r+0x20>)
 800743e:	0004      	movs	r4, r0
 8007440:	0008      	movs	r0, r1
 8007442:	0011      	movs	r1, r2
 8007444:	602b      	str	r3, [r5, #0]
 8007446:	f7fc f9a2 	bl	800378e <_fstat>
 800744a:	1c43      	adds	r3, r0, #1
 800744c:	d103      	bne.n	8007456 <_fstat_r+0x1e>
 800744e:	682b      	ldr	r3, [r5, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d000      	beq.n	8007456 <_fstat_r+0x1e>
 8007454:	6023      	str	r3, [r4, #0]
 8007456:	bd70      	pop	{r4, r5, r6, pc}
 8007458:	2000032c 	.word	0x2000032c

0800745c <_isatty_r>:
 800745c:	2300      	movs	r3, #0
 800745e:	b570      	push	{r4, r5, r6, lr}
 8007460:	4d06      	ldr	r5, [pc, #24]	@ (800747c <_isatty_r+0x20>)
 8007462:	0004      	movs	r4, r0
 8007464:	0008      	movs	r0, r1
 8007466:	602b      	str	r3, [r5, #0]
 8007468:	f7fc f99f 	bl	80037aa <_isatty>
 800746c:	1c43      	adds	r3, r0, #1
 800746e:	d103      	bne.n	8007478 <_isatty_r+0x1c>
 8007470:	682b      	ldr	r3, [r5, #0]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d000      	beq.n	8007478 <_isatty_r+0x1c>
 8007476:	6023      	str	r3, [r4, #0]
 8007478:	bd70      	pop	{r4, r5, r6, pc}
 800747a:	46c0      	nop			@ (mov r8, r8)
 800747c:	2000032c 	.word	0x2000032c

08007480 <roundf>:
 8007480:	0dc3      	lsrs	r3, r0, #23
 8007482:	b2db      	uxtb	r3, r3
 8007484:	3b7f      	subs	r3, #127	@ 0x7f
 8007486:	0002      	movs	r2, r0
 8007488:	b510      	push	{r4, lr}
 800748a:	2b16      	cmp	r3, #22
 800748c:	dc13      	bgt.n	80074b6 <roundf+0x36>
 800748e:	2b00      	cmp	r3, #0
 8007490:	da07      	bge.n	80074a2 <roundf+0x22>
 8007492:	0fc2      	lsrs	r2, r0, #31
 8007494:	07d0      	lsls	r0, r2, #31
 8007496:	3301      	adds	r3, #1
 8007498:	d102      	bne.n	80074a0 <roundf+0x20>
 800749a:	23fe      	movs	r3, #254	@ 0xfe
 800749c:	059b      	lsls	r3, r3, #22
 800749e:	4318      	orrs	r0, r3
 80074a0:	bd10      	pop	{r4, pc}
 80074a2:	4908      	ldr	r1, [pc, #32]	@ (80074c4 <roundf+0x44>)
 80074a4:	4119      	asrs	r1, r3
 80074a6:	4208      	tst	r0, r1
 80074a8:	d0fa      	beq.n	80074a0 <roundf+0x20>
 80074aa:	2080      	movs	r0, #128	@ 0x80
 80074ac:	03c0      	lsls	r0, r0, #15
 80074ae:	4118      	asrs	r0, r3
 80074b0:	1880      	adds	r0, r0, r2
 80074b2:	4388      	bics	r0, r1
 80074b4:	e7f4      	b.n	80074a0 <roundf+0x20>
 80074b6:	2b80      	cmp	r3, #128	@ 0x80
 80074b8:	d1f2      	bne.n	80074a0 <roundf+0x20>
 80074ba:	1c01      	adds	r1, r0, #0
 80074bc:	f7f8 fff8 	bl	80004b0 <__aeabi_fadd>
 80074c0:	e7ee      	b.n	80074a0 <roundf+0x20>
 80074c2:	46c0      	nop			@ (mov r8, r8)
 80074c4:	007fffff 	.word	0x007fffff

080074c8 <_init>:
 80074c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ca:	46c0      	nop			@ (mov r8, r8)
 80074cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ce:	bc08      	pop	{r3}
 80074d0:	469e      	mov	lr, r3
 80074d2:	4770      	bx	lr

080074d4 <_fini>:
 80074d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074d6:	46c0      	nop			@ (mov r8, r8)
 80074d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074da:	bc08      	pop	{r3}
 80074dc:	469e      	mov	lr, r3
 80074de:	4770      	bx	lr
