============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Dec 10 2015  08:44:21 pm
  Module:                 triangle
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock clk)         launch                                 40 R 
x_max_reg[0]/CP                               0            40 R 
x_max_reg[0]/Q      DFQD4           4  4.3   27  +111     151 R 
g11669/A1                                          +0     151   
g11669/ZN           IND2D1          2  2.7   38   +50     201 R 
g4936/A1                                           +0     201   
g4936/ZN            NR2XD0          1  1.2   32   +27     228 F 
g4920/A1                                           +0     228   
g4920/ZN            NR2D1           1  2.0   55   +42     270 R 
g4908/B                                            +0     270   
g4908/ZN            AOI211XD1       1  0.8   40   +36     306 F 
g4905/A1                                           +0     306   
g4905/ZN            NR2D0           1  1.0   64   +50     356 R 
g4900/A1                                           +0     356   
g4900/ZN            NR2XD0          1  1.0   34   +32     388 F 
RC_CG_HIER_INST14/enable 
  RC_CGIC_INST/E    CKLNQD1                        +0     388   
  RC_CGIC_INST/CP   setup                     0   +51     439 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                               440 R 
----------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :       1ps 
Start-point  : x_max_reg[0]/CP
End-point    : RC_CG_HIER_INST14/RC_CGIC_INST/E
