#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 20 22:48:47 2022
# Process ID: 3438
# Current directory: /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step2/project1_step2/workdir/verilog_input
# Command line: vivado
# Log file: /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step2/project1_step2/workdir/verilog_input/vivado.log
# Journal file: /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step2/project1_step2/workdir/verilog_input/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/project_1_step1/project_1_step1.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/project_1_step1/testbench_behav.wcfg
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
open_wave_config /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/project_1_step1/testbench_behav.wcfg
source testbench.tcl
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation -mode post-implementation -type functional
open_wave_config /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step1/verilog_input/project_1_step1/testbench_behav.wcfg
source testbench.tcl
close_sim
current_sim simulation_2
close_sim
close_sim
close_project
create_project project_1_step3 /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
add_files -norecurse {/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/clz.v /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/reset_antibounce.v /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/anodes_driving.v /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/fpadd_mult.v /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/LEDdecoder.v /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/7_segment_display.v /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/fpadd_system.v}
add_files -fileset sim_1 -norecurse /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/testbench.v
add_files -fileset constrs_1 -norecurse /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/our_constraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
run 1000 us
save_wave_config {/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3/testbench_behav.wcfg
set_property xsim.view /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3/testbench_behav.wcfg [get_filesets sim_1]
restart
run 1000 us
save_wave_config {/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3/testbench_behav.wcfg}
restart
run 1000 us
save_wave_config {/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3/testbench_behav.wcfg}
restart
run 1000 us
save_wave_config {/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3/testbench_behav.wcfg
source testbench.tcl
run 1000 us
