Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug 16 22:36:58 2023
| Host         : DESKTOP-3416LM5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.814        0.000                      0                41382        0.030        0.000                      0                41382       11.370        0.000                       0                 13862  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.814        0.000                      0                40315        0.030        0.000                      0                40315       11.370        0.000                       0                 13862  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.426        0.000                      0                 1067        0.560        0.000                      0                 1067  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.777ns  (logic 4.557ns (21.933%)  route 16.220ns (78.067%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=7 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.574    22.474    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[20]
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    22.579 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[26]_i_2/O
                         net (fo=4, routed)           0.633    23.212    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[26]_i_2_n_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.105    23.317 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[26]_i_1/O
                         net (fo=1, routed)           0.000    23.317    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[26]
    SLICE_X65Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X65Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[26]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.032    27.131    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[26]
  -------------------------------------------------------------------
                         required time                         27.131    
                         arrival time                         -23.317    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.756ns  (logic 4.557ns (21.956%)  route 16.199ns (78.044%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.762    22.662    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_5_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I3_O)        0.105    22.767 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[27]_i_2/O
                         net (fo=5, routed)           0.423    23.191    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[11]
    SLICE_X64Y15         LUT6 (Prop_lut6_I3_O)        0.105    23.296 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[15]_i_1/O
                         net (fo=1, routed)           0.000    23.296    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[15]
    SLICE_X64Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X64Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[15]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X64Y15         FDCE (Setup_fdce_C_D)        0.030    27.129    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[15]
  -------------------------------------------------------------------
                         required time                         27.129    
                         arrival time                         -23.296    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.722ns  (logic 4.557ns (21.991%)  route 16.165ns (78.009%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=6 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.600    22.500    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_5_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.105    22.605 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[29]_i_2/O
                         net (fo=6, routed)           0.551    23.157    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[9]_0
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.105    23.262 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[25]_i_1/O
                         net (fo=1, routed)           0.000    23.262    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[25]
    SLICE_X65Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X65Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[25]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.030    27.129    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[25]
  -------------------------------------------------------------------
                         required time                         27.129    
                         arrival time                         -23.262    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.717ns  (logic 4.725ns (22.808%)  route 15.992ns (77.192%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=6 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 27.282 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.465    22.365    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_5_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I4_O)        0.110    22.475 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[8]_i_2/O
                         net (fo=1, routed)           0.514    22.989    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[8]
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.268    23.257 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[8]_i_1/O
                         net (fo=1, routed)           0.000    23.257    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[8]
    SLICE_X64Y17         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.300    27.282    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X64Y17         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[8]/C
                         clock pessimism              0.193    27.475    
                         clock uncertainty           -0.377    27.098    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)        0.032    27.130    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[8]
  -------------------------------------------------------------------
                         required time                         27.130    
                         arrival time                         -23.257    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.710ns  (logic 4.557ns (22.004%)  route 16.153ns (77.996%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.762    22.662    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_5_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I3_O)        0.105    22.767 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[27]_i_2/O
                         net (fo=5, routed)           0.377    23.145    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[11]
    SLICE_X64Y15         LUT4 (Prop_lut4_I2_O)        0.105    23.250 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[27]_i_1/O
                         net (fo=1, routed)           0.000    23.250    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[27]
    SLICE_X64Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X64Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[27]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X64Y15         FDCE (Setup_fdce_C_D)        0.032    27.131    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[27]
  -------------------------------------------------------------------
                         required time                         27.131    
                         arrival time                         -23.250    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.746ns  (logic 4.577ns (22.062%)  route 16.169ns (77.938%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=7 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.600    22.500    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_5_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.105    22.605 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[29]_i_2/O
                         net (fo=6, routed)           0.555    23.161    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[9]_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I2_O)        0.125    23.286 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[29]_i_1/O
                         net (fo=1, routed)           0.000    23.286    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[29]
    SLICE_X65Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X65Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[29]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.069    27.168    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[29]
  -------------------------------------------------------------------
                         required time                         27.168    
                         arrival time                         -23.286    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.704ns  (logic 4.557ns (22.011%)  route 16.147ns (77.989%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=6 LUT4=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.762    22.662    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_5_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I3_O)        0.105    22.767 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[27]_i_2/O
                         net (fo=5, routed)           0.371    23.139    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[11]
    SLICE_X64Y16         LUT5 (Prop_lut5_I1_O)        0.105    23.244 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[11]_i_1/O
                         net (fo=1, routed)           0.000    23.244    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[11]
    SLICE_X64Y16         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X64Y16         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[11]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X64Y16         FDCE (Setup_fdce_C_D)        0.030    27.129    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[11]
  -------------------------------------------------------------------
                         required time                         27.129    
                         arrival time                         -23.244    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.687ns  (logic 4.557ns (22.028%)  route 16.130ns (77.972%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.762    22.662    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_5_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I3_O)        0.105    22.767 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[27]_i_2/O
                         net (fo=5, routed)           0.355    23.122    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[11]
    SLICE_X66Y15         LUT6 (Prop_lut6_I4_O)        0.105    23.227 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[19]_i_1/O
                         net (fo=1, routed)           0.000    23.227    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[19]
    SLICE_X66Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X66Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[19]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X66Y15         FDCE (Setup_fdce_C_D)        0.072    27.171    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[19]
  -------------------------------------------------------------------
                         required time                         27.171    
                         arrival time                         -23.227    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.686ns  (logic 4.557ns (22.029%)  route 16.129ns (77.971%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.762    22.662    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_5_0
    SLICE_X66Y16         LUT6 (Prop_lut6_I3_O)        0.105    22.767 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[27]_i_2/O
                         net (fo=5, routed)           0.354    23.121    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[11]
    SLICE_X66Y15         LUT6 (Prop_lut6_I4_O)        0.105    23.226 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[23]_i_1/O
                         net (fo=1, routed)           0.000    23.226    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[23]
    SLICE_X66Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X66Y15         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[23]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X66Y15         FDCE (Setup_fdce_C_D)        0.074    27.173    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[23]
  -------------------------------------------------------------------
                         required time                         27.173    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.641ns  (logic 4.725ns (22.892%)  route 15.916ns (77.108%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 27.283 - 25.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.461     2.540    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X70Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y10         FDCE (Prop_fdce_C_Q)         0.379     2.919 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[1]/Q
                         net (fo=19, routed)          1.019     3.938    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[1]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.119     4.057 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35/O
                         net (fo=3, routed)           0.373     4.430    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_35_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.267     4.697 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_out32x256_i_1/O
                         net (fo=115, routed)         0.799     5.496    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.105     5.601 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen[3]_i_2/O
                         net (fo=104, routed)         1.185     6.787    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/CombineLen_reg[6]_2[3]
    SLICE_X66Y10         LUT6 (Prop_lut6_I1_O)        0.105     6.892 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/ram_in32x256_i_5/O
                         net (fo=11, routed)          1.458     8.349    system_i/encoder_top_0/inst/GetNextSample_u0/ready
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.454 f  system_i/encoder_top_0/inst/GetNextSample_u0/sample_width[8]_i_1/O
                         net (fo=34, routed)          1.401     9.856    system_i/encoder_top_0/inst/GetNextSample_u0/sample_valid
    SLICE_X76Y24         LUT6 (Prop_lut6_I4_O)        0.105     9.961 r  system_i/encoder_top_0/inst/GetNextSample_u0/N[0][6]_i_3/O
                         net (fo=189, routed)         1.006    10.967    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/N_reg[0][2]_0
    SLICE_X80Y17         LUT3 (Prop_lut3_I1_O)        0.126    11.093 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70/O
                         net (fo=12, routed)          0.672    11.765    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[2]_i_70_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.267    12.032 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35/O
                         net (fo=1, routed)           0.396    12.427    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1[1]_i_35_n_0
    SLICE_X79Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    12.745 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.745    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_14_n_0
    SLICE_X79Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.935 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_len_ff1_reg[1]_i_6/CO[2]
                         net (fo=5, routed)           0.962    13.898    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1_reg[0]_2[0]
    SLICE_X74Y19         LUT6 (Prop_lut6_I0_O)        0.261    14.159 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11/O
                         net (fo=2, routed)           0.316    14.474    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_n_0
    SLICE_X73Y19         LUT3 (Prop_lut3_I2_O)        0.108    14.582 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_4/O
                         net (fo=28, routed)          0.741    15.323    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_len_ff1[2]_i_11_0
    SLICE_X72Y18         LUT4 (Prop_lut4_I1_O)        0.289    15.612 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry_i_9__0/O
                         net (fo=2, routed)           0.590    16.202    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[0]
    SLICE_X72Y20         LUT5 (Prop_lut5_I0_O)        0.267    16.469 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5/O
                         net (fo=7, routed)           0.538    17.007    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[5]_i_5_n_0
    SLICE_X72Y20         LUT6 (Prop_lut6_I1_O)        0.105    17.112 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[3]_i_4/O
                         net (fo=10, routed)          0.954    18.066    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval[2]
    SLICE_X70Y17         LUT6 (Prop_lut6_I1_O)        0.105    18.171 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9/O
                         net (fo=2, routed)           0.353    18.525    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_n_0
    SLICE_X70Y17         LUT3 (Prop_lut3_I2_O)        0.105    18.630 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_3/O
                         net (fo=26, routed)          0.664    19.294    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_len_ff1[1]_i_9_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    19.399 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0/O
                         net (fo=2, routed)           0.636    20.035    system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_8__0_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I4_O)        0.105    20.140 r  system_i/encoder_top_0/inst/GetNextSample_u0/r_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    20.140    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[28]_i_3_1[0]
    SLICE_X67Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453    20.593 r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r_carry__0/O[2]
                         net (fo=1, routed)           0.417    21.010    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/r[6]
    SLICE_X66Y19         LUT6 (Prop_lut6_I0_O)        0.253    21.263 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4/O
                         net (fo=1, routed)           0.532    21.795    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_4_n_0
    SLICE_X66Y19         LUT3 (Prop_lut3_I0_O)        0.105    21.900 f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/GolombCoding_EMErrval/EMErrval_stream_ff1[30]_i_3/O
                         net (fo=7, routed)           0.574    22.474    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1_reg[20]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.110    22.584 f  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[30]_i_2/O
                         net (fo=2, routed)           0.329    22.913    system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[30]_i_2_n_0
    SLICE_X65Y16         LUT5 (Prop_lut5_I3_O)        0.268    23.181 r  system_i/encoder_top_0/inst/GetNextSample_u0/EMErrval_stream_ff1[14]_i_1/O
                         net (fo=1, routed)           0.000    23.181    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]_0[14]
    SLICE_X65Y16         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.301    27.283    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X65Y16         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[14]/C
                         clock pessimism              0.193    27.476    
                         clock uncertainty           -0.377    27.099    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.030    27.129    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[14]
  -------------------------------------------------------------------
                         required time                         27.129    
                         arrival time                         -23.181    
  -------------------------------------------------------------------
                         slack                                  3.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][77]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.701%)  route 0.195ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.563     0.899    system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y49         FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[77]/Q
                         net (fo=1, routed)           0.195     1.257    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/s_sc_payld[76]
    SLICE_X47Y50         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.825     1.191    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X47Y50         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][77]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.066     1.227    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][77]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.577     0.913    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X55Y51         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.055     1.109    system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X54Y51         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.846     1.212    system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X54Y51         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.286     0.926    
    SLICE_X54Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.621     0.957    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y36          FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.098 r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.055     1.153    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X6Y36          RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.889     1.255    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X6Y36          RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.285     0.970    
    SLICE_X6Y36          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.117    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.590     0.926    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y33         FDRE                                         r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.055     1.122    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X18Y33         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.858     1.224    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X18Y33         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X18Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.586     0.922    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y27          FDRE                                         r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.055     1.118    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X8Y27          RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.852     1.218    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X8Y27          RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.283     0.935    
    SLICE_X8Y27          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.082    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.553     0.889    system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X37Y62         FDRE                                         r  system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.055     1.085    system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X36Y62         RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.820     1.186    system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X36Y62         RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.284     0.902    
    SLICE_X36Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.049    system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.841%)  route 0.121ns (46.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.578     0.914    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X59Y33         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/Q
                         net (fo=2, routed)           0.121     1.175    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X58Y34         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.846     1.212    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y34         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.284     0.929    
    SLICE_X58Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.582     0.918    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y25         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=14, routed)          0.205     1.251    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X22Y25         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.847     1.213    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X22Y25         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.931    
    SLICE_X22Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.186    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.582     0.918    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y25         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=14, routed)          0.205     1.251    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X22Y25         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.847     1.213    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X22Y25         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.931    
    SLICE_X22Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.186    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.405%)  route 0.205ns (61.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.582     0.918    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X23Y25         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=14, routed)          0.205     1.251    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD1
    SLICE_X22Y25         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.847     1.213    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X22Y25         RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.931    
    SLICE_X22Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.186    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X4Y18  system_i/encoder_top_0/inst/DataRamIn_u0/ram_in32x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X4Y18  system_i/encoder_top_0/inst/DataRamIn_u0/ram_in32x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X3Y4   system_i/encoder_top_0/inst/DataRamOut_u0/ram_out32x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X3Y4   system_i/encoder_top_0/inst/DataRamOut_u0/ram_out32x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X4Y2   system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/a_ram13x365_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X4Y2   system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/a_ram13x365_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X4Y3   system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/b_ram9x365_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X4Y3   system_i/encoder_top_0/inst/jpegls_encoder_uo/RegularModeProcessing_u0/b_ram9x365_u0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X4Y5   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X4Y5   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X54Y58  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X58Y60  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X58Y60  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X42Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X42Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X10Y29  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X42Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X42Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X42Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X42Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X42Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         12.500      11.370     SLICE_X42Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.500      11.370     SLICE_X38Y52  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 0.538ns (6.955%)  route 7.197ns (93.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 27.223 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         6.192    10.186    system_i/encoder_top_0/inst/DataRamOut_u0/read_lasting_reg_0
    SLICE_X51Y10         FDCE                                         f  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.241    27.223    system_i/encoder_top_0/inst/DataRamOut_u0/clk
    SLICE_X51Y10         FDCE                                         r  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[1]/C
                         clock pessimism              0.097    27.320    
                         clock uncertainty           -0.377    26.943    
    SLICE_X51Y10         FDCE (Recov_fdce_C_CLR)     -0.331    26.612    system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         26.612    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 0.538ns (6.955%)  route 7.197ns (93.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 27.223 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         6.192    10.186    system_i/encoder_top_0/inst/DataRamOut_u0/read_lasting_reg_0
    SLICE_X51Y10         FDCE                                         f  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.241    27.223    system_i/encoder_top_0/inst/DataRamOut_u0/clk
    SLICE_X51Y10         FDCE                                         r  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[4]/C
                         clock pessimism              0.097    27.320    
                         clock uncertainty           -0.377    26.943    
    SLICE_X51Y10         FDCE (Recov_fdce_C_CLR)     -0.331    26.612    system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         26.612    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 0.538ns (6.955%)  route 7.197ns (93.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 27.223 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         6.192    10.186    system_i/encoder_top_0/inst/DataRamOut_u0/read_lasting_reg_0
    SLICE_X51Y10         FDCE                                         f  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.241    27.223    system_i/encoder_top_0/inst/DataRamOut_u0/clk
    SLICE_X51Y10         FDCE                                         r  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[5]/C
                         clock pessimism              0.097    27.320    
                         clock uncertainty           -0.377    26.943    
    SLICE_X51Y10         FDCE (Recov_fdce_C_CLR)     -0.331    26.612    system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         26.612    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.667ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/DataRamOut_u0/waddr_max_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.538ns (7.179%)  route 6.957ns (92.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 27.223 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         5.951     9.946    system_i/encoder_top_0/inst/DataRamOut_u0/read_lasting_reg_0
    SLICE_X52Y10         FDCE                                         f  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_max_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.241    27.223    system_i/encoder_top_0/inst/DataRamOut_u0/clk
    SLICE_X52Y10         FDCE                                         r  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_max_reg[5]/C
                         clock pessimism              0.097    27.320    
                         clock uncertainty           -0.377    26.943    
    SLICE_X52Y10         FDCE (Recov_fdce_C_CLR)     -0.331    26.612    system_i/encoder_top_0/inst/DataRamOut_u0/waddr_max_reg[5]
  -------------------------------------------------------------------
                         required time                         26.612    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                 16.667    

Slack (MET) :             16.691ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.538ns (7.166%)  route 6.970ns (92.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 27.222 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         5.964     9.959    system_i/encoder_top_0/inst/DataRamOut_u0/read_lasting_reg_0
    SLICE_X50Y11         FDCE                                         f  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.240    27.222    system_i/encoder_top_0/inst/DataRamOut_u0/clk
    SLICE_X50Y11         FDCE                                         r  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[3]/C
                         clock pessimism              0.097    27.319    
                         clock uncertainty           -0.377    26.942    
    SLICE_X50Y11         FDCE (Recov_fdce_C_CLR)     -0.292    26.650    system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         26.650    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 16.691    

Slack (MET) :             16.725ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.538ns (7.166%)  route 6.970ns (92.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 27.222 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         5.964     9.959    system_i/encoder_top_0/inst/DataRamOut_u0/read_lasting_reg_0
    SLICE_X50Y11         FDCE                                         f  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.240    27.222    system_i/encoder_top_0/inst/DataRamOut_u0/clk
    SLICE_X50Y11         FDCE                                         r  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[0]/C
                         clock pessimism              0.097    27.319    
                         clock uncertainty           -0.377    26.942    
    SLICE_X50Y11         FDCE (Recov_fdce_C_CLR)     -0.258    26.684    system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         26.684    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 16.725    

Slack (MET) :             16.725ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.538ns (7.166%)  route 6.970ns (92.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 27.222 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         5.964     9.959    system_i/encoder_top_0/inst/DataRamOut_u0/read_lasting_reg_0
    SLICE_X50Y11         FDCE                                         f  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.240    27.222    system_i/encoder_top_0/inst/DataRamOut_u0/clk
    SLICE_X50Y11         FDCE                                         r  system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[2]/C
                         clock pessimism              0.097    27.319    
                         clock uncertainty           -0.377    26.942    
    SLICE_X50Y11         FDCE (Recov_fdce_C_CLR)     -0.258    26.684    system_i/encoder_top_0/inst/DataRamOut_u0/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         26.684    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 16.725    

Slack (MET) :             16.792ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/lasting_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.538ns (7.244%)  route 6.889ns (92.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 27.281 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         5.883     9.878    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/encode_done_reg_2
    SLICE_X55Y10         FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/lasting_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.299    27.281    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X55Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/lasting_reg/C
                         clock pessimism              0.097    27.378    
                         clock uncertainty           -0.377    27.001    
    SLICE_X55Y10         FDCE (Recov_fdce_C_CLR)     -0.331    26.670    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/lasting_reg
  -------------------------------------------------------------------
                         required time                         26.670    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 16.792    

Slack (MET) :             16.865ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/encode_done_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.538ns (7.244%)  route 6.889ns (92.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 27.281 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         5.883     9.878    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/encode_done_reg_2
    SLICE_X54Y10         FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/encode_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.299    27.281    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/clk
    SLICE_X54Y10         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/encode_done_reg/C
                         clock pessimism              0.097    27.378    
                         clock uncertainty           -0.377    27.001    
    SLICE_X54Y10         FDCE (Recov_fdce_C_CLR)     -0.258    26.743    system_i/encoder_top_0/inst/jpegls_encoder_uo/stream_concat_u0/encode_done_reg
  -------------------------------------------------------------------
                         required time                         26.743    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                 16.865    

Slack (MET) :             17.129ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.538ns (7.587%)  route 6.553ns (92.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 27.282 - 25.000 ) 
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.372     2.451    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.433     2.884 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.005     3.889    system_i/encoder_top_0/inst/rstn
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.105     3.994 f  system_i/encoder_top_0/inst/m_axis_tvalid_i_2/O
                         net (fo=124, routed)         5.548     9.542    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/stream_valid_reg_25
    SLICE_X67Y17         FDCE                                         f  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    25.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       1.300    27.282    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/clk
    SLICE_X67Y17         FDCE                                         r  system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]/C
                         clock pessimism              0.097    27.379    
                         clock uncertainty           -0.377    27.002    
    SLICE_X67Y17         FDCE (Recov_fdce_C_CLR)     -0.331    26.671    system_i/encoder_top_0/inst/jpegls_encoder_uo/RunModeProcessing_u0/EMErrval_stream_ff1_reg[31]
  -------------------------------------------------------------------
                         required time                         26.671    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 17.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.908%)  route 0.514ns (71.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.405     1.603    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X51Y74         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.804     1.170    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X51Y74         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][0]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X51Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.908%)  route 0.514ns (71.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.405     1.603    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X51Y74         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.804     1.170    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X51Y74         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][4]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X51Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.209ns (28.908%)  route 0.514ns (71.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.405     1.603    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X51Y74         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.804     1.170    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X51Y74         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][6]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X51Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.043    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[8][6]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.860%)  route 0.303ns (59.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.194     1.391    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X49Y75         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.808     1.174    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X49Y75         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][2]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X49Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][2]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.860%)  route 0.303ns (59.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.194     1.391    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X49Y75         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.808     1.174    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X49Y75         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][3]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X49Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][3]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[4][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.594%)  route 0.293ns (58.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.185     1.382    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X47Y75         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.808     1.174    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X47Y75         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[4][2]/C
                         clock pessimism             -0.282     0.892    
    SLICE_X47Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.800    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.703%)  route 0.574ns (73.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.465     1.662    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X50Y73         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.805     1.171    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X50Y73         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][0]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.069    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.703%)  route 0.574ns (73.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.465     1.662    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X50Y73         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.805     1.171    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X50Y73         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][1]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.069    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.703%)  route 0.574ns (73.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.465     1.662    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X50Y73         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.805     1.171    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X50Y73         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][4]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.069    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.703%)  route 0.574ns (73.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.544     0.880    system_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X46Y76         FDRE                                         r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  system_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.109     1.152    system_i/encoder_top_0/inst/rstn
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.197 f  system_i/encoder_top_0/inst/rchannel[1]_i_2/O
                         net (fo=124, routed)         0.465     1.662    system_i/encoder_top_0/inst/GetNextSample_u0/dwidth_reg[1]_0
    SLICE_X50Y73         FDCE                                         f  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13864, routed)       0.805     1.171    system_i/encoder_top_0/inst/GetNextSample_u0/clk
    SLICE_X50Y73         FDCE                                         r  system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][6]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.069    system_i/encoder_top_0/inst/GetNextSample_u0/row_bufferR_reg[12][6]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.593    





