Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Mar 13 14:54:30 2023
| Host         : Ravi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           10 |
| Yes          | No                    | No                     |              68 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |             Enable Signal            |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  SSG_DISP/CathMod/s_clk_500 |                                      | SSG_DISP/CathMod/r_disp_digit[0]         |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                      | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG              |                                      |                                          |                2 |              2 |         1.00 |
|  clk_50_BUFG                |                                      | BTNC_IBUF                                |                3 |              4 |         1.33 |
|  clk_50_BUFG                | CPU/fsm/Q[1]                         |                                          |                3 |              4 |         1.33 |
|  clk_50_BUFG                |                                      |                                          |                5 |              5 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                      |                                          |                6 |              9 |         1.50 |
|  clk_50_BUFG                | CPU/memory/D[0]                      | CPU/memory/ioBuffer[15]_i_1_n_0          |               10 |             16 |         1.60 |
|  clk_50_BUFG                | CPU/memory/FSM_onehot_PS_reg[2][0]   |                                          |               10 |             16 |         1.60 |
|  clk_50_BUFG                | CPU/memory/FSM_onehot_PS_reg[2]_0[0] |                                          |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG              |                                      | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  clk_50_BUFG                | ram_reg_r1_0_31_0_5_i_152_n_0        |                                          |               12 |             32 |         2.67 |
|  clk_50_BUFG                | CPU/memory/E[0]                      | CPU/fsm/Q[0]                             |               11 |             32 |         2.91 |
|  clk_50_BUFG                | CPU/memory/p_0_in                    |                                          |               11 |             88 |         8.00 |
+-----------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+


