<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.03.13.09:06:04"
 outputDirectory="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SM21CHU2F53E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="m0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="128" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="avm_address" direction="output" role="address" width="64" />
   <port name="avm_readdata" direction="input" role="readdata" width="256" />
   <port name="avm_writedata" direction="output" role="writedata" width="256" />
   <port name="avm_waitrequest" direction="input" role="waitrequest" width="1" />
   <port name="avm_write" direction="output" role="write" width="1" />
   <port name="avm_read" direction="output" role="read" width="1" />
   <port name="avm_byteenable" direction="output" role="byteenable" width="32" />
   <port
       name="avm_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="ch_0_0_master" version="1.0" name="ch_0_0_master">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_M0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_M0_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/synth/ch_0_0_master.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/synth/ch_0_0_master.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ch_0_0_master">"Generating: ch_0_0_master"</message>
   <message level="Info" culprit="ch_0_0_master">"Generating: altera_avalon_mm_master_bfm"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_mm_master_bfm"
   version="19.1"
   name="altera_avalon_mm_master_bfm">
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/altera_avalon_mm_master_bfm_191/synth/verbosity_pkg.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/altera_avalon_mm_master_bfm_191/synth/avalon_mm_pkg.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/altera_avalon_mm_master_bfm_191/synth/avalon_utilities_pkg.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/altera_avalon_mm_master_bfm_191/synth/altera_avalon_mm_master_bfm.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/altera_avalon_mm_master_bfm_191/synth/verbosity_pkg.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/altera_avalon_mm_master_bfm_191/synth/avalon_mm_pkg.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/altera_avalon_mm_master_bfm_191/synth/avalon_utilities_pkg.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/ip/qsys_top/ch_0_0_master/altera_avalon_mm_master_bfm_191/synth/altera_avalon_mm_master_bfm.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ch_0_0_master" as="ch_0_0_master" />
  <messages>
   <message level="Info" culprit="ch_0_0_master">"Generating: altera_avalon_mm_master_bfm"</message>
  </messages>
 </entity>
</deploy>
