/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.27
Hash     : 8483c76
Date     : Jan 26 2024
Type     : Engineering
Log Time   : Mon Jan 29 13:47:33 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: mem[504][0].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[504][0].C[0] (dffre)                                          0.890     0.890
mem[504][0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6240__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6240__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6241__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6241__.out[0] (.names)                       0.103     3.031
read_data[0].in[2] (.names)                                       0.890     3.921
read_data[0].out[0] (.names)                                      0.103     4.024
out:read_data[0].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 2
Startpoint: mem[511][0].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[56].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[511][0].C[0] (dffre)                                          0.890     0.890
mem[511][0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5379__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5379__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5380__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5380__.out[0] (.names)                       0.103     3.031
read_data[56].in[2] (.names)                                      0.890     3.921
read_data[56].out[0] (.names)                                     0.103     4.024
out:read_data[56].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 3
Startpoint: mem[487][1].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[57].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[487][1].C[0] (dffre)                                          0.890     0.890
mem[487][1].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5421__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5421__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5422__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5422__.out[0] (.names)                       0.103     3.031
read_data[57].in[2] (.names)                                      0.890     3.921
read_data[57].out[0] (.names)                                     0.103     4.024
out:read_data[57].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 4
Startpoint: mem[511][2].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[58].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[511][2].C[0] (dffre)                                          0.890     0.890
mem[511][2].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5232__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5232__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5233__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5233__.out[0] (.names)                       0.103     3.031
read_data[58].in[2] (.names)                                      0.890     3.921
read_data[58].out[0] (.names)                                     0.103     4.024
out:read_data[58].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 5
Startpoint: mem[511][3].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[59].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[511][3].C[0] (dffre)                                          0.890     0.890
mem[511][3].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5253__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5253__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5254__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5254__.out[0] (.names)                       0.103     3.031
read_data[59].in[2] (.names)                                      0.890     3.921
read_data[59].out[0] (.names)                                     0.103     4.024
out:read_data[59].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 6
Startpoint: mem[511][4].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[60].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[511][4].C[0] (dffre)                                          0.890     0.890
mem[511][4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5274__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5274__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5275__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5275__.out[0] (.names)                       0.103     3.031
read_data[60].in[2] (.names)                                      0.890     3.921
read_data[60].out[0] (.names)                                     0.103     4.024
out:read_data[60].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 7
Startpoint: mem[511][5].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[61].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[511][5].C[0] (dffre)                                          0.890     0.890
mem[511][5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5295__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5295__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5296__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5296__.out[0] (.names)                       0.103     3.031
read_data[61].in[2] (.names)                                      0.890     3.921
read_data[61].out[0] (.names)                                     0.103     4.024
out:read_data[61].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 8
Startpoint: mem[511][6].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[62].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[511][6].C[0] (dffre)                                          0.890     0.890
mem[511][6].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5316__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5316__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5317__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5317__.out[0] (.names)                       0.103     3.031
read_data[62].in[2] (.names)                                      0.890     3.921
read_data[62].out[0] (.names)                                     0.103     4.024
out:read_data[62].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 9
Startpoint: mem[511][7].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[63].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[511][7].C[0] (dffre)                                          0.890     0.890
mem[511][7].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5337__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5337__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5338__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5338__.out[0] (.names)                       0.103     3.031
read_data[63].in[2] (.names)                                      0.890     3.921
read_data[63].out[0] (.names)                                     0.103     4.024
out:read_data[63].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 10
Startpoint: mem[510][7].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[55].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[510][7].C[0] (dffre)                                          0.890     0.890
mem[510][7].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6429__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6429__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6430__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6430__.out[0] (.names)                       0.103     3.031
read_data[55].in[2] (.names)                                      0.890     3.921
read_data[55].out[0] (.names)                                     0.103     4.024
out:read_data[55].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 11
Startpoint: mem[504][1].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[504][1].C[0] (dffre)                                          0.890     0.890
mem[504][1].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6219__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6219__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6220__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6220__.out[0] (.names)                       0.103     3.031
read_data[1].in[2] (.names)                                       0.890     3.921
read_data[1].out[0] (.names)                                      0.103     4.024
out:read_data[1].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 12
Startpoint: mem[504][2].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[504][2].C[0] (dffre)                                          0.890     0.890
mem[504][2].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6198__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6198__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6199__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6199__.out[0] (.names)                       0.103     3.031
read_data[2].in[2] (.names)                                       0.890     3.921
read_data[2].out[0] (.names)                                      0.103     4.024
out:read_data[2].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 13
Startpoint: mem[504][3].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[504][3].C[0] (dffre)                                          0.890     0.890
mem[504][3].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6177__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6177__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6178__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6178__.out[0] (.names)                       0.103     3.031
read_data[3].in[2] (.names)                                       0.890     3.921
read_data[3].out[0] (.names)                                      0.103     4.024
out:read_data[3].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 14
Startpoint: mem[504][4].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[504][4].C[0] (dffre)                                          0.890     0.890
mem[504][4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6156__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6156__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6157__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6157__.out[0] (.names)                       0.103     3.031
read_data[4].in[2] (.names)                                       0.890     3.921
read_data[4].out[0] (.names)                                      0.103     4.024
out:read_data[4].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 15
Startpoint: mem[504][5].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[504][5].C[0] (dffre)                                          0.890     0.890
mem[504][5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6135__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6135__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6136__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6136__.out[0] (.names)                       0.103     3.031
read_data[5].in[2] (.names)                                       0.890     3.921
read_data[5].out[0] (.names)                                      0.103     4.024
out:read_data[5].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 16
Startpoint: mem[504][6].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[504][6].C[0] (dffre)                                          0.890     0.890
mem[504][6].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6114__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6114__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6115__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6115__.out[0] (.names)                       0.103     3.031
read_data[6].in[2] (.names)                                       0.890     3.921
read_data[6].out[0] (.names)                                      0.103     4.024
out:read_data[6].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 17
Startpoint: mem[504][7].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[504][7].C[0] (dffre)                                          0.890     0.890
mem[504][7].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6093__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6093__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6094__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6094__.out[0] (.names)                       0.103     3.031
read_data[7].in[2] (.names)                                       0.890     3.921
read_data[7].out[0] (.names)                                      0.103     4.024
out:read_data[7].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 18
Startpoint: mem[505][7].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[505][7].C[0] (dffre)                                          0.890     0.890
mem[505][7].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5925__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5925__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5926__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5926__.out[0] (.names)                       0.103     3.031
read_data[15].in[2] (.names)                                      0.890     3.921
read_data[15].out[0] (.names)                                     0.103     4.024
out:read_data[15].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 19
Startpoint: mem[510][6].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[54].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[510][6].C[0] (dffre)                                          0.890     0.890
mem[510][6].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6450__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6450__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6451__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6451__.out[0] (.names)                       0.103     3.031
read_data[54].in[2] (.names)                                      0.890     3.921
read_data[54].out[0] (.names)                                     0.103     4.024
out:read_data[54].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 20
Startpoint: mem[510][5].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[53].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[510][5].C[0] (dffre)                                          0.890     0.890
mem[510][5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6555__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6555__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6556__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6556__.out[0] (.names)                       0.103     3.031
read_data[53].in[2] (.names)                                      0.890     3.921
read_data[53].out[0] (.names)                                     0.103     4.024
out:read_data[53].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 21
Startpoint: mem[510][4].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[52].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[510][4].C[0] (dffre)                                          0.890     0.890
mem[510][4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6471__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6471__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6472__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6472__.out[0] (.names)                       0.103     3.031
read_data[52].in[2] (.names)                                      0.890     3.921
read_data[52].out[0] (.names)                                     0.103     4.024
out:read_data[52].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 22
Startpoint: mem[510][3].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[51].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[510][3].C[0] (dffre)                                          0.890     0.890
mem[510][3].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6492__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6492__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6493__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6493__.out[0] (.names)                       0.103     3.031
read_data[51].in[2] (.names)                                      0.890     3.921
read_data[51].out[0] (.names)                                     0.103     4.024
out:read_data[51].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 23
Startpoint: mem[510][2].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[50].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[510][2].C[0] (dffre)                                          0.890     0.890
mem[510][2].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6513__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6513__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6514__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6514__.out[0] (.names)                       0.103     3.031
read_data[50].in[2] (.names)                                      0.890     3.921
read_data[50].out[0] (.names)                                     0.103     4.024
out:read_data[50].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 24
Startpoint: mem[510][1].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[49].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[510][1].C[0] (dffre)                                          0.890     0.890
mem[510][1].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6534__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6534__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6535__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6535__.out[0] (.names)                       0.103     3.031
read_data[49].in[2] (.names)                                      0.890     3.921
read_data[49].out[0] (.names)                                     0.103     4.024
out:read_data[49].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 25
Startpoint: mem[510][0].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[48].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[510][0].C[0] (dffre)                                          0.890     0.890
mem[510][0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5358__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5358__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5359__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5359__.out[0] (.names)                       0.103     3.031
read_data[48].in[2] (.names)                                      0.890     3.921
read_data[48].out[0] (.names)                                     0.103     4.024
out:read_data[48].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 26
Startpoint: mem[509][7].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[47].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[509][7].C[0] (dffre)                                          0.890     0.890
mem[509][7].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6261__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6261__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6262__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6262__.out[0] (.names)                       0.103     3.031
read_data[47].in[2] (.names)                                      0.890     3.921
read_data[47].out[0] (.names)                                     0.103     4.024
out:read_data[47].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 27
Startpoint: mem[509][6].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[46].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[509][6].C[0] (dffre)                                          0.890     0.890
mem[509][6].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6282__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6282__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6283__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6283__.out[0] (.names)                       0.103     3.031
read_data[46].in[2] (.names)                                      0.890     3.921
read_data[46].out[0] (.names)                                     0.103     4.024
out:read_data[46].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 28
Startpoint: mem[509][5].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[45].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[509][5].C[0] (dffre)                                          0.890     0.890
mem[509][5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6303__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6303__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6304__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6304__.out[0] (.names)                       0.103     3.031
read_data[45].in[2] (.names)                                      0.890     3.921
read_data[45].out[0] (.names)                                     0.103     4.024
out:read_data[45].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 29
Startpoint: mem[509][4].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[44].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[509][4].C[0] (dffre)                                          0.890     0.890
mem[509][4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6324__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6324__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6325__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6325__.out[0] (.names)                       0.103     3.031
read_data[44].in[2] (.names)                                      0.890     3.921
read_data[44].out[0] (.names)                                     0.103     4.024
out:read_data[44].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 30
Startpoint: mem[509][3].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[43].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[509][3].C[0] (dffre)                                          0.890     0.890
mem[509][3].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6345__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6345__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6346__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6346__.out[0] (.names)                       0.103     3.031
read_data[43].in[2] (.names)                                      0.890     3.921
read_data[43].out[0] (.names)                                     0.103     4.024
out:read_data[43].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 31
Startpoint: mem[509][2].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[42].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[509][2].C[0] (dffre)                                          0.890     0.890
mem[509][2].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6366__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6366__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6367__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6367__.out[0] (.names)                       0.103     3.031
read_data[42].in[2] (.names)                                      0.890     3.921
read_data[42].out[0] (.names)                                     0.103     4.024
out:read_data[42].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 32
Startpoint: mem[509][1].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[41].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[509][1].C[0] (dffre)                                          0.890     0.890
mem[509][1].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6387__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6387__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6388__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6388__.out[0] (.names)                       0.103     3.031
read_data[41].in[2] (.names)                                      0.890     3.921
read_data[41].out[0] (.names)                                     0.103     4.024
out:read_data[41].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 33
Startpoint: mem[509][0].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[40].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[509][0].C[0] (dffre)                                          0.890     0.890
mem[509][0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6408__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6408__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6409__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6409__.out[0] (.names)                       0.103     3.031
read_data[40].in[2] (.names)                                      0.890     3.921
read_data[40].out[0] (.names)                                     0.103     4.024
out:read_data[40].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 34
Startpoint: mem[506][1].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[506][1].C[0] (dffre)                                          0.890     0.890
mem[506][1].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5883__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5883__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5884__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5884__.out[0] (.names)                       0.103     3.031
read_data[17].in[2] (.names)                                      0.890     3.921
read_data[17].out[0] (.names)                                     0.103     4.024
out:read_data[17].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 35
Startpoint: mem[506][0].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[506][0].C[0] (dffre)                                          0.890     0.890
mem[506][0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5904__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5904__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5905__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5905__.out[0] (.names)                       0.103     3.031
read_data[16].in[2] (.names)                                      0.890     3.921
read_data[16].out[0] (.names)                                     0.103     4.024
out:read_data[16].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 36
Startpoint: mem[505][6].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[505][6].C[0] (dffre)                                          0.890     0.890
mem[505][6].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5946__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5946__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5947__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5947__.out[0] (.names)                       0.103     3.031
read_data[14].in[2] (.names)                                      0.890     3.921
read_data[14].out[0] (.names)                                     0.103     4.024
out:read_data[14].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 37
Startpoint: mem[505][5].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[505][5].C[0] (dffre)                                          0.890     0.890
mem[505][5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5967__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5967__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5968__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5968__.out[0] (.names)                       0.103     3.031
read_data[13].in[2] (.names)                                      0.890     3.921
read_data[13].out[0] (.names)                                     0.103     4.024
out:read_data[13].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 38
Startpoint: mem[505][4].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[505][4].C[0] (dffre)                                          0.890     0.890
mem[505][4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5988__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5988__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5989__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5989__.out[0] (.names)                       0.103     3.031
read_data[12].in[2] (.names)                                      0.890     3.921
read_data[12].out[0] (.names)                                     0.103     4.024
out:read_data[12].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 39
Startpoint: mem[505][3].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[505][3].C[0] (dffre)                                          0.890     0.890
mem[505][3].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6009__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6009__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6010__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6010__.out[0] (.names)                       0.103     3.031
read_data[11].in[2] (.names)                                      0.890     3.921
read_data[11].out[0] (.names)                                     0.103     4.024
out:read_data[11].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 40
Startpoint: mem[505][2].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[505][2].C[0] (dffre)                                          0.890     0.890
mem[505][2].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6030__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6030__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6031__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6031__.out[0] (.names)                       0.103     3.031
read_data[10].in[2] (.names)                                      0.890     3.921
read_data[10].out[0] (.names)                                     0.103     4.024
out:read_data[10].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 41
Startpoint: mem[505][1].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[505][1].C[0] (dffre)                                          0.890     0.890
mem[505][1].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6051__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6051__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6052__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6052__.out[0] (.names)                       0.103     3.031
read_data[9].in[2] (.names)                                       0.890     3.921
read_data[9].out[0] (.names)                                      0.103     4.024
out:read_data[9].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 42
Startpoint: mem[505][0].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[505][0].C[0] (dffre)                                          0.890     0.890
mem[505][0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n6072__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n6072__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n6073__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n6073__.out[0] (.names)                       0.103     3.031
read_data[8].in[2] (.names)                                       0.890     3.921
read_data[8].out[0] (.names)                                      0.103     4.024
out:read_data[8].outpad[0] (.output)                              0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 43
Startpoint: mem[508][7].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[39].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[508][7].C[0] (dffre)                                          0.890     0.890
mem[508][7].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5400__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5400__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5401__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5401__.out[0] (.names)                       0.103     3.031
read_data[39].in[2] (.names)                                      0.890     3.921
read_data[39].out[0] (.names)                                     0.103     4.024
out:read_data[39].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 44
Startpoint: mem[508][6].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[38].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[508][6].C[0] (dffre)                                          0.890     0.890
mem[508][6].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5442__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5442__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5443__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5443__.out[0] (.names)                       0.103     3.031
read_data[38].in[2] (.names)                                      0.890     3.921
read_data[38].out[0] (.names)                                     0.103     4.024
out:read_data[38].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 45
Startpoint: mem[508][5].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[508][5].C[0] (dffre)                                          0.890     0.890
mem[508][5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5463__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5463__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5464__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5464__.out[0] (.names)                       0.103     3.031
read_data[37].in[2] (.names)                                      0.890     3.921
read_data[37].out[0] (.names)                                     0.103     4.024
out:read_data[37].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 46
Startpoint: mem[508][4].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[508][4].C[0] (dffre)                                          0.890     0.890
mem[508][4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5484__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5484__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5485__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5485__.out[0] (.names)                       0.103     3.031
read_data[36].in[2] (.names)                                      0.890     3.921
read_data[36].out[0] (.names)                                     0.103     4.024
out:read_data[36].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 47
Startpoint: mem[508][3].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[508][3].C[0] (dffre)                                          0.890     0.890
mem[508][3].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5505__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5505__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5506__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5506__.out[0] (.names)                       0.103     3.031
read_data[35].in[2] (.names)                                      0.890     3.921
read_data[35].out[0] (.names)                                     0.103     4.024
out:read_data[35].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 48
Startpoint: mem[508][2].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[508][2].C[0] (dffre)                                          0.890     0.890
mem[508][2].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5526__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5526__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5527__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5527__.out[0] (.names)                       0.103     3.031
read_data[34].in[2] (.names)                                      0.890     3.921
read_data[34].out[0] (.names)                                     0.103     4.024
out:read_data[34].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 49
Startpoint: mem[508][1].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[508][1].C[0] (dffre)                                          0.890     0.890
mem[508][1].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5547__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5547__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5548__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5548__.out[0] (.names)                       0.103     3.031
read_data[33].in[2] (.names)                                      0.890     3.921
read_data[33].out[0] (.names)                                     0.103     4.024
out:read_data[33].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 50
Startpoint: mem[507][7].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[507][7].C[0] (dffre)                                          0.890     0.890
mem[507][7].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5589__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5589__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5590__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5590__.out[0] (.names)                       0.103     3.031
read_data[31].in[2] (.names)                                      0.890     3.921
read_data[31].out[0] (.names)                                     0.103     4.024
out:read_data[31].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 51
Startpoint: mem[508][0].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[508][0].C[0] (dffre)                                          0.890     0.890
mem[508][0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5568__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5568__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5569__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5569__.out[0] (.names)                       0.103     3.031
read_data[32].in[2] (.names)                                      0.890     3.921
read_data[32].out[0] (.names)                                     0.103     4.024
out:read_data[32].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 52
Startpoint: mem[506][2].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[506][2].C[0] (dffre)                                          0.890     0.890
mem[506][2].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5862__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5862__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5863__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5863__.out[0] (.names)                       0.103     3.031
read_data[18].in[2] (.names)                                      0.890     3.921
read_data[18].out[0] (.names)                                     0.103     4.024
out:read_data[18].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 53
Startpoint: mem[506][3].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[506][3].C[0] (dffre)                                          0.890     0.890
mem[506][3].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5841__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5841__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5842__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5842__.out[0] (.names)                       0.103     3.031
read_data[19].in[2] (.names)                                      0.890     3.921
read_data[19].out[0] (.names)                                     0.103     4.024
out:read_data[19].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 54
Startpoint: mem[506][4].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[506][4].C[0] (dffre)                                          0.890     0.890
mem[506][4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5820__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5820__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5821__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5821__.out[0] (.names)                       0.103     3.031
read_data[20].in[2] (.names)                                      0.890     3.921
read_data[20].out[0] (.names)                                     0.103     4.024
out:read_data[20].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 55
Startpoint: mem[506][5].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[506][5].C[0] (dffre)                                          0.890     0.890
mem[506][5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5799__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5799__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5800__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5800__.out[0] (.names)                       0.103     3.031
read_data[21].in[2] (.names)                                      0.890     3.921
read_data[21].out[0] (.names)                                     0.103     4.024
out:read_data[21].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 56
Startpoint: mem[506][6].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[506][6].C[0] (dffre)                                          0.890     0.890
mem[506][6].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5778__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5778__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5779__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5779__.out[0] (.names)                       0.103     3.031
read_data[22].in[2] (.names)                                      0.890     3.921
read_data[22].out[0] (.names)                                     0.103     4.024
out:read_data[22].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 57
Startpoint: mem[506][7].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[506][7].C[0] (dffre)                                          0.890     0.890
mem[506][7].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5757__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5757__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5758__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5758__.out[0] (.names)                       0.103     3.031
read_data[23].in[2] (.names)                                      0.890     3.921
read_data[23].out[0] (.names)                                     0.103     4.024
out:read_data[23].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 58
Startpoint: mem[507][1].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[507][1].C[0] (dffre)                                          0.890     0.890
mem[507][1].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5715__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5715__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5716__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5716__.out[0] (.names)                       0.103     3.031
read_data[25].in[2] (.names)                                      0.890     3.921
read_data[25].out[0] (.names)                                     0.103     4.024
out:read_data[25].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 59
Startpoint: mem[507][2].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[507][2].C[0] (dffre)                                          0.890     0.890
mem[507][2].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5694__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5694__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5695__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5695__.out[0] (.names)                       0.103     3.031
read_data[26].in[2] (.names)                                      0.890     3.921
read_data[26].out[0] (.names)                                     0.103     4.024
out:read_data[26].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 60
Startpoint: mem[507][3].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[507][3].C[0] (dffre)                                          0.890     0.890
mem[507][3].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5673__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5673__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5674__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5674__.out[0] (.names)                       0.103     3.031
read_data[27].in[2] (.names)                                      0.890     3.921
read_data[27].out[0] (.names)                                     0.103     4.024
out:read_data[27].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 61
Startpoint: mem[507][4].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[507][4].C[0] (dffre)                                          0.890     0.890
mem[507][4].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5652__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5652__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5653__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5653__.out[0] (.names)                       0.103     3.031
read_data[28].in[2] (.names)                                      0.890     3.921
read_data[28].out[0] (.names)                                     0.103     4.024
out:read_data[28].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 62
Startpoint: mem[507][5].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[507][5].C[0] (dffre)                                          0.890     0.890
mem[507][5].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5631__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5631__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5632__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5632__.out[0] (.names)                       0.103     3.031
read_data[29].in[2] (.names)                                      0.890     3.921
read_data[29].out[0] (.names)                                     0.103     4.024
out:read_data[29].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 63
Startpoint: mem[507][6].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[507][6].C[0] (dffre)                                          0.890     0.890
mem[507][6].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5610__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5610__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5611__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5611__.out[0] (.names)                       0.103     3.031
read_data[30].in[2] (.names)                                      0.890     3.921
read_data[30].out[0] (.names)                                     0.103     4.024
out:read_data[30].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 64
Startpoint: mem[507][0].Q[0] (dffre clocked by clk)
Endpoint  : out:read_data[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input)                                             0.000     0.000
mem[507][0].C[0] (dffre)                                          0.890     0.890
mem[507][0].Q[0] (dffre) [clock-to-output]                        0.154     1.044
$abc$339682$new_new_n5736__.in[2] (.names)                        0.890     1.935
$abc$339682$new_new_n5736__.out[0] (.names)                       0.103     2.038
$abc$339682$new_new_n5737__.in[2] (.names)                        0.890     2.928
$abc$339682$new_new_n5737__.out[0] (.names)                       0.103     3.031
read_data[24].in[2] (.names)                                      0.890     3.921
read_data[24].out[0] (.names)                                     0.103     4.024
out:read_data[24].outpad[0] (.output)                             0.890     4.914
data arrival time                                                           4.914

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -4.914
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.914


#Path 65
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[483][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[483][6].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[483][6].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 66
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[483][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[483][7].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[483][7].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 67
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[482][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[482][0].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[482][0].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 68
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[482][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[482][1].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[482][1].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 69
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[482][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[482][2].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[482][2].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 70
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[482][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[482][3].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[482][3].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 71
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[482][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[482][4].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[482][4].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 72
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[482][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[482][5].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[482][5].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 73
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[482][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[482][6].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[482][6].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 74
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[482][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328908\asym_ram_sdp_wide_async_read:$abc$18177$lo3399_35780.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[482][7].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[482][7].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 75
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[481][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[481][0].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[481][0].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 76
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[481][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[481][1].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[481][1].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 77
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[481][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[481][2].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[481][2].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 78
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[481][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[481][3].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[481][3].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 79
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[481][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[481][4].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[481][4].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 80
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[481][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328916\asym_ram_sdp_wide_async_read:$abc$18177$lo3391_35788.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[481][5].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[481][5].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 81
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[483][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[483][5].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[483][5].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 82
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[483][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[483][4].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[483][4].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 83
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[483][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[483][3].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[483][3].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 84
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[483][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[483][2].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[483][2].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 85
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[483][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[483][1].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[483][1].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 86
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[483][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328900\asym_ram_sdp_wide_async_read:$abc$18177$lo3407_35772.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[483][0].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[483][0].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 87
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[484][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[484][7].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[484][7].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 88
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[484][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[484][6].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[484][6].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 89
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[484][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[484][5].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[484][5].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 90
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[484][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[484][4].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[484][4].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 91
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[484][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[484][3].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[484][3].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 92
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[484][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[484][2].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[484][2].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 93
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[484][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[484][1].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[484][1].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 94
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[484][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328892\asym_ram_sdp_wide_async_read:$abc$18177$lo3415_35764.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[484][0].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[484][0].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 95
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[485][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328884\asym_ram_sdp_wide_async_read:$abc$18177$lo3423_35756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328884\asym_ram_sdp_wide_async_read:$abc$18177$lo3423_35756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[485][7].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[485][7].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 96
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[485][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328884\asym_ram_sdp_wide_async_read:$abc$18177$lo3423_35756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328884\asym_ram_sdp_wide_async_read:$abc$18177$lo3423_35756.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[485][6].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[485][6].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 97
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[239][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap330363\asym_ram_sdp_wide_async_read:$abc$18177$lo1239_37940.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap330363\asym_ram_sdp_wide_async_read:$abc$18177$lo1239_37940.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[239][6].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[239][6].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 98
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[237][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap330379\asym_ram_sdp_wide_async_read:$abc$18177$lo1223_37956.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap330379\asym_ram_sdp_wide_async_read:$abc$18177$lo1223_37956.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[237][4].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[237][4].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 99
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[493][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap328751\asym_ram_sdp_wide_async_read:$abc$18177$lo3495_35684.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap328751\asym_ram_sdp_wide_async_read:$abc$18177$lo3495_35684.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[493][7].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[493][7].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#Path 100
Startpoint: write_addr[7].inpad[0] (.input clocked by clk)
Endpoint  : mem[237][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                                                                                              0.000     0.000
write_addr[7].inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$abc$339682$new_new_n4705__.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
$abc$339682$new_new_n4705__.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
$abc$339682$techmap$techmap330379\asym_ram_sdp_wide_async_read:$abc$18177$lo1223_37956.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.in[0] (.names)                        0.890     1.999
$abc$339682$techmap$techmap330379\asym_ram_sdp_wide_async_read:$abc$18177$lo1223_37956.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_26_2024_18_30_44/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$199083_Y.out[0] (.names)                       0.173     2.172
mem[237][3].E[0] (dffre)                                                                                                                                                                                                                                          0.890     3.062
data arrival time                                                                                                                                                                                                                                                           3.062

clock clk (rise edge)                                                                                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                             0.000     0.000
mem[237][3].C[0] (dffre)                                                                                                                                                                                                                                          0.890     0.890
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.890
cell setup time                                                                                                                                                                                                                                                  -0.032     0.859
data required time                                                                                                                                                                                                                                                          0.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.859
data arrival time                                                                                                                                                                                                                                                          -3.062
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -2.203


#End of timing report
