Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Fri Nov  1 16:06:06 2019
| Host             : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file nvv_nmr_power_routed.rpt -pb nvv_nmr_power_summary_routed.pb -rpx nvv_nmr_power_routed.rpx
| Design           : top
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.553        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.379        |
| Device Static (W)        | 0.174        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 79.9         |
| Junction Temperature (C) | 30.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.092 |       20 |       --- |             --- |
| Slice Logic              |     0.108 |    49466 |       --- |             --- |
|   LUT as Logic           |     0.098 |    27001 |    133800 |           20.18 |
|   LUT as Distributed RAM |     0.004 |      948 |     46200 |            2.05 |
|   CARRY4                 |     0.003 |      936 |     33450 |            2.80 |
|   Register               |     0.003 |    16512 |    267600 |            6.17 |
|   F7/F8 Muxes            |    <0.001 |      207 |    133800 |            0.15 |
|   LUT as Shift Register  |    <0.001 |        9 |     46200 |            0.02 |
|   Others                 |     0.000 |       15 |       --- |             --- |
| Signals                  |     0.192 |    44579 |       --- |             --- |
| Block RAM                |     0.297 |      129 |       365 |           35.34 |
| MMCM                     |     0.255 |        2 |        10 |           20.00 |
| PLL                      |     0.107 |        1 |        10 |           10.00 |
| I/O                      |     0.328 |       75 |       285 |           26.32 |
| Static Power             |     0.174 |          |           |                 |
| Total                    |     1.553 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.737 |       0.695 |      0.041 |
| Vccaux    |       1.800 |     0.268 |       0.237 |      0.031 |
| Vcco33    |       3.300 |     0.045 |       0.040 |      0.005 |
| Vcco25    |       2.500 |     0.008 |       0.003 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.068 |       0.063 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.025 |       0.020 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------+-----------------+
| Clock                       | Domain                      | Constraint (ns) |
+-----------------------------+-----------------------------+-----------------+
| builder_mmcm_fb             | builder_mmcm_fb             |            10.0 |
| clk100                      | clk100                      |            10.0 |
| eth_clocks_rx               | eth_clocks_rx               |             8.0 |
| eth_rx_clk                  | eth_rx_clk                  |             8.0 |
| eth_tx_clk                  | eth_tx_clk                  |             8.0 |
| main_ethphy_pll_clk_tx      | main_ethphy_pll_clk_tx      |             8.0 |
| main_ethphy_pll_clk_tx90    | main_ethphy_pll_clk_tx90    |             8.0 |
| main_ethphy_pll_fb          | main_ethphy_pll_fb          |             8.0 |
| main_soclinux_clkout0       | main_soclinux_clkout0       |            10.0 |
| main_soclinux_clkout1       | main_soclinux_clkout1       |             2.5 |
| main_soclinux_clkout2       | main_soclinux_clkout2       |             2.5 |
| main_soclinux_clkout3       | main_soclinux_clkout3       |             5.0 |
| main_soclinux_clkout4       | main_soclinux_clkout4       |            10.0 |
| pix5x_clk                   | pix5x_clk                   |             2.7 |
| pix_clk                     | pix_clk                     |            13.5 |
| s7hdmioutclocking_mmcm_clk0 | s7hdmioutclocking_mmcm_clk0 |             6.7 |
| s7hdmioutclocking_mmcm_clk1 | s7hdmioutclocking_mmcm_clk1 |             1.3 |
| s7hdmioutclocking_mmcm_fb   | s7hdmioutclocking_mmcm_fb   |            20.0 |
+-----------------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------+-----------+
| Name        | Power (W) |
+-------------+-----------+
| top         |     1.379 |
|   IOBUF     |     0.003 |
|   IOBUF_1   |     0.003 |
|   IOBUF_10  |     0.003 |
|   IOBUF_11  |     0.004 |
|   IOBUF_12  |     0.003 |
|   IOBUF_13  |     0.003 |
|   IOBUF_14  |     0.004 |
|   IOBUF_15  |     0.004 |
|   IOBUF_2   |     0.003 |
|   IOBUF_3   |     0.003 |
|   IOBUF_4   |     0.003 |
|   IOBUF_5   |     0.003 |
|   IOBUF_6   |     0.003 |
|   IOBUF_7   |     0.003 |
|   IOBUF_8   |     0.003 |
|   IOBUF_9   |     0.003 |
|   OBUFDS    |     0.002 |
|   OBUFTDS   |     0.002 |
|   OBUFTDS_1 |     0.002 |
+-------------+-----------+


