   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_rcc.c"
  23              	.Ltext0:
  24              		.file 1 "../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c"
 18375              		.align	2
 18376              		.global	RCC_DeInit
 18377              		.thumb
 18378              		.thumb_func
 18380              	RCC_DeInit:
 18381              	.LFB29:
   1:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
   2:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @version V3.3.0
   6:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @date    04/16/2010
   7:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @copy
  10:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  11:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  18:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  20:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  21:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  22:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  23:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  24:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  25:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  26:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  27:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  28:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  29:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  30:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  31:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  32:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  33:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  34:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  35:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  36:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  37:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
  38:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
  39:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  40:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  41:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  42:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  43:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  44:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  45:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  46:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  47:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  48:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  49:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  50:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  51:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  52:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  53:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  54:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  55:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  56:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  57:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  58:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  59:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  60:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  61:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  62:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  63:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  64:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  65:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  66:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  67:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  68:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  69:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  70:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  71:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  72:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  73:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  74:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  75:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  76:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  77:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  78:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  79:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  80:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  81:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
  82:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  83:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  84:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  85:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  86:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  87:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  88:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  89:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  90:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  91:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  92:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  93:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  94:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  95:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  96:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  97:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  98:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  99:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 100:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 101:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 102:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 103:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 104:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 105:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 106:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 107:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 108:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 109:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 110:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 111:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 112:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 113:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 114:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 115:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 116:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 117:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 118:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 119:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CR register bit mask */
 120:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 121:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 122:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 123:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 124:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 125:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 126:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 127:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_CL) 
 128:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 129:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 130:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 131:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 132:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 133:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 134:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 135:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 136:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 137:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 138:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 139:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 140:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 141:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 142:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 143:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 144:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 145:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 146:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 147:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 148:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 149:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 150:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_CL) 
 151:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 152:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 153:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 154:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 155:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 156:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 157:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 158:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 159:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 160:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 161:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 162:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 163:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 164:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef HSI_Value
 165:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Typical Value of the HSI in Hz */
 166:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define HSI_Value                 ((uint32_t)8000000)
 167:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* HSI_Value */
 168:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 169:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 170:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 171:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 172:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 173:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 174:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 175:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 176:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 177:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 178:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* BDCR register base address */
 179:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 180:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 181:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef HSEStartUp_TimeOut
 182:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Time out for HSE start up */
 183:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define HSEStartUp_TimeOut        ((uint16_t)0x0500)
 184:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* HSEStartUp_TimeOut */
 185:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 186:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 187:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 188:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 189:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 190:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 191:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 192:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 193:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 194:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 195:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 196:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 197:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 198:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 199:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 200:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 201:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 202:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 203:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 204:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 205:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 206:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 207:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 208:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 209:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 210:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 211:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 212:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 213:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 214:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 215:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 216:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 217:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 218:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 219:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 220:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 221:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 222:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 223:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 224:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 225:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 226:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 227:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18382              		.loc 1 227 0
 18383              		.cfi_startproc
 18384              		@ args = 0, pretend = 0, frame = 0
 18385              		@ frame_needed = 0, uses_anonymous_args = 0
 18386              		@ link register save eliminated.
 228:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 229:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
 18387              		.loc 1 229 0
 18388 0000 41F20003 		movw	r3, #:lower16:1073876992
 18389 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18390 0008 1A68     		ldr	r2, [r3, #0]
 18391 000a 42F00102 		orr	r2, r2, #1
 18392 000e 1A60     		str	r2, [r3, #0]
 230:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 231:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 232:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 233:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 18393              		.loc 1 233 0
 18394 0010 5968     		ldr	r1, [r3, #4]
 18395 0012 40F20002 		movw	r2, #:lower16:-117506048
 18396 0016 CFF6FF02 		movt	r2, #:upper16:-117506048
 18397 001a 01EA0202 		and	r2, r1, r2
 18398 001e 5A60     		str	r2, [r3, #4]
 234:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 235:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 236:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 237:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 238:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 239:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 18399              		.loc 1 239 0
 18400 0020 1A68     		ldr	r2, [r3, #0]
 18401 0022 22F08472 		bic	r2, r2, #17301504
 18402 0026 22F48032 		bic	r2, r2, #65536
 18403 002a 1A60     		str	r2, [r3, #0]
 240:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 241:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 242:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 18404              		.loc 1 242 0
 18405 002c 1A68     		ldr	r2, [r3, #0]
 18406 002e 22F48022 		bic	r2, r2, #262144
 18407 0032 1A60     		str	r2, [r3, #0]
 243:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 244:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 245:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 18408              		.loc 1 245 0
 18409 0034 5A68     		ldr	r2, [r3, #4]
 18410 0036 22F4FE02 		bic	r2, r2, #8323072
 18411 003a 5A60     		str	r2, [r3, #4]
 246:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 247:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 248:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 249:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 250:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 251:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 252:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 253:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 254:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 255:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 256:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) 
 257:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 258:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 18412              		.loc 1 258 0
 18413 003c 4FF41F02 		mov	r2, #10420224
 18414 0040 9A60     		str	r2, [r3, #8]
 259:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 260:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 261:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 18415              		.loc 1 261 0
 18416 0042 4FF00002 		mov	r2, #0
 18417 0046 DA62     		str	r2, [r3, #44]
 262:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 263:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 264:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 265:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 266:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 267:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18418              		.loc 1 267 0
 18419 0048 7047     		bx	lr
 18420              		.cfi_endproc
 18421              	.LFE29:
 18423 004a 00BF     		.section	.text.RCC_HSEConfig,"ax",%progbits
 18424              		.align	2
 18425              		.global	RCC_HSEConfig
 18426              		.thumb
 18427              		.thumb_func
 18429              	RCC_HSEConfig:
 18430              	.LFB30:
 268:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 269:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 270:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 271:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 272:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 273:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 274:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 275:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 276:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 277:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 278:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 279:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 280:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18431              		.loc 1 280 0
 18432              		.cfi_startproc
 18433              		@ args = 0, pretend = 0, frame = 0
 18434              		@ frame_needed = 0, uses_anonymous_args = 0
 18435              		@ link register save eliminated.
 18436              	.LVL0:
 281:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 282:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 283:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 284:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 285:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 18437              		.loc 1 285 0
 18438 0000 41F20003 		movw	r3, #:lower16:1073876992
 18439 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18440 0008 1A68     		ldr	r2, [r3, #0]
 18441 000a 22F48032 		bic	r2, r2, #65536
 18442 000e 1A60     		str	r2, [r3, #0]
 286:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 287:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 18443              		.loc 1 287 0
 18444 0010 1A68     		ldr	r2, [r3, #0]
 18445 0012 22F48022 		bic	r2, r2, #262144
 18446 0016 1A60     		str	r2, [r3, #0]
 288:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 289:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 18447              		.loc 1 289 0
 18448 0018 B0F5803F 		cmp	r0, #65536
 18449 001c 03D0     		beq	.L5
 18450 001e B0F5802F 		cmp	r0, #262144
 18451 0022 11D1     		bne	.L7
 18452 0024 08E0     		b	.L8
 18453              	.L5:
 290:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 291:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 292:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 293:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 18454              		.loc 1 293 0
 18455 0026 41F20003 		movw	r3, #:lower16:1073876992
 18456 002a C4F20203 		movt	r3, #:upper16:1073876992
 18457 002e 1A68     		ldr	r2, [r3, #0]
 18458 0030 42F48032 		orr	r2, r2, #65536
 18459 0034 1A60     		str	r2, [r3, #0]
 294:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 18460              		.loc 1 294 0
 18461 0036 7047     		bx	lr
 18462              	.L8:
 295:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 296:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 297:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 298:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 18463              		.loc 1 298 0
 18464 0038 41F20003 		movw	r3, #:lower16:1073876992
 18465 003c C4F20203 		movt	r3, #:upper16:1073876992
 18466 0040 1A68     		ldr	r2, [r3, #0]
 18467 0042 42F4A022 		orr	r2, r2, #327680
 18468 0046 1A60     		str	r2, [r3, #0]
 18469              	.L7:
 18470 0048 7047     		bx	lr
 18471              		.cfi_endproc
 18472              	.LFE30:
 18474 004a 00BF     		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 18475              		.align	2
 18476              		.global	RCC_AdjustHSICalibrationValue
 18477              		.thumb
 18478              		.thumb_func
 18480              	RCC_AdjustHSICalibrationValue:
 18481              	.LFB32:
 299:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 300:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 301:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 302:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 303:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 304:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 305:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 306:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 307:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 308:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 309:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 310:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 311:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 312:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 313:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 314:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 315:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 316:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 317:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 318:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 319:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 320:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   do
 321:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 322:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 323:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 324:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSEStartUp_TimeOut) && (HSEStatus == RESET));
 325:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 326:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 327:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 328:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = SUCCESS;
 329:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 330:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 331:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 332:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = ERROR;
 333:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }  
 334:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return (status);
 335:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 336:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 337:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 338:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 339:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 340:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 341:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 342:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 343:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 344:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18482              		.loc 1 344 0
 18483              		.cfi_startproc
 18484              		@ args = 0, pretend = 0, frame = 0
 18485              		@ frame_needed = 0, uses_anonymous_args = 0
 18486              		@ link register save eliminated.
 18487              	.LVL1:
 345:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 346:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 347:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 348:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 18488              		.loc 1 348 0
 18489 0000 41F20003 		movw	r3, #:lower16:1073876992
 18490 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18491 0008 1A68     		ldr	r2, [r3, #0]
 18492              	.LVL2:
 349:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 350:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 18493              		.loc 1 350 0
 18494 000a 22F0F802 		bic	r2, r2, #248
 18495              	.LVL3:
 351:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 352:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 18496              		.loc 1 352 0
 18497 000e 42EAC002 		orr	r2, r2, r0, lsl #3
 18498              	.LVL4:
 353:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 354:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 18499              		.loc 1 354 0
 18500 0012 1A60     		str	r2, [r3, #0]
 355:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18501              		.loc 1 355 0
 18502 0014 7047     		bx	lr
 18503              		.cfi_endproc
 18504              	.LFE32:
 18506 0016 00BF     		.section	.text.RCC_HSICmd,"ax",%progbits
 18507              		.align	2
 18508              		.global	RCC_HSICmd
 18509              		.thumb
 18510              		.thumb_func
 18512              	RCC_HSICmd:
 18513              	.LFB33:
 356:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 357:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 358:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 359:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 360:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 361:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 362:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 363:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 364:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18514              		.loc 1 364 0
 18515              		.cfi_startproc
 18516              		@ args = 0, pretend = 0, frame = 0
 18517              		@ frame_needed = 0, uses_anonymous_args = 0
 18518              		@ link register save eliminated.
 18519              	.LVL5:
 365:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 366:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 367:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 18520              		.loc 1 367 0
 18521 0000 40F20003 		movw	r3, #:lower16:1111621632
 18522 0004 C4F24223 		movt	r3, #:upper16:1111621632
 18523 0008 1860     		str	r0, [r3, #0]
 368:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18524              		.loc 1 368 0
 18525 000a 7047     		bx	lr
 18526              		.cfi_endproc
 18527              	.LFE33:
 18529              		.section	.text.RCC_PLLConfig,"ax",%progbits
 18530              		.align	2
 18531              		.global	RCC_PLLConfig
 18532              		.thumb
 18533              		.thumb_func
 18535              	RCC_PLLConfig:
 18536              	.LFB34:
 369:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 370:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 371:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 372:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 373:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 374:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 375:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 376:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 377:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 378:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 379:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 380:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 381:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 382:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 383:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 384:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 385:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 386:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 387:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 388:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18537              		.loc 1 388 0
 18538              		.cfi_startproc
 18539              		@ args = 0, pretend = 0, frame = 0
 18540              		@ frame_needed = 0, uses_anonymous_args = 0
 18541              		@ link register save eliminated.
 18542              	.LVL6:
 389:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 390:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 391:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 392:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 393:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 394:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 395:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 18543              		.loc 1 395 0
 18544 0000 41F20003 		movw	r3, #:lower16:1073876992
 18545 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18546 0008 5A68     		ldr	r2, [r3, #4]
 18547              	.LVL7:
 396:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 397:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 398:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 399:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 18548              		.loc 1 399 0
 18549 000a 22F47412 		bic	r2, r2, #3997696
 18550              	.LVL8:
 18551 000e 40EA0202 		orr	r2, r0, r2
 18552 0012 42EA0102 		orr	r2, r2, r1
 18553              	.LVL9:
 400:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 401:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 18554              		.loc 1 401 0
 18555 0016 5A60     		str	r2, [r3, #4]
 402:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18556              		.loc 1 402 0
 18557 0018 7047     		bx	lr
 18558              		.cfi_endproc
 18559              	.LFE34:
 18561 001a 00BF     		.section	.text.RCC_PLLCmd,"ax",%progbits
 18562              		.align	2
 18563              		.global	RCC_PLLCmd
 18564              		.thumb
 18565              		.thumb_func
 18567              	RCC_PLLCmd:
 18568              	.LFB35:
 403:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 404:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 405:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 406:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 407:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 408:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 409:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 410:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 411:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18569              		.loc 1 411 0
 18570              		.cfi_startproc
 18571              		@ args = 0, pretend = 0, frame = 0
 18572              		@ frame_needed = 0, uses_anonymous_args = 0
 18573              		@ link register save eliminated.
 18574              	.LVL10:
 412:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 413:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 414:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 415:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 18575              		.loc 1 415 0
 18576 0000 40F26003 		movw	r3, #:lower16:1111621728
 18577 0004 C4F24223 		movt	r3, #:upper16:1111621728
 18578 0008 1860     		str	r0, [r3, #0]
 416:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18579              		.loc 1 416 0
 18580 000a 7047     		bx	lr
 18581              		.cfi_endproc
 18582              	.LFE35:
 18584              		.section	.text.RCC_PREDIV1Config,"ax",%progbits
 18585              		.align	2
 18586              		.global	RCC_PREDIV1Config
 18587              		.thumb
 18588              		.thumb_func
 18590              	RCC_PREDIV1Config:
 18591              	.LFB36:
 417:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 418:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_CL)
 419:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 420:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 421:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 422:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 423:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 424:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     devices.
 425:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 426:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 427:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 428:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 429:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 430:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 431:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 432:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 433:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 434:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 435:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 436:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18592              		.loc 1 436 0
 18593              		.cfi_startproc
 18594              		@ args = 0, pretend = 0, frame = 0
 18595              		@ frame_needed = 0, uses_anonymous_args = 0
 18596              		@ link register save eliminated.
 18597              	.LVL11:
 437:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 438:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 439:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 440:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 441:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 442:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 443:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 18598              		.loc 1 443 0
 18599 0000 41F20003 		movw	r3, #:lower16:1073876992
 18600 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18601 0008 DA6A     		ldr	r2, [r3, #44]
 18602              	.LVL12:
 444:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 445:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 446:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 447:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 18603              		.loc 1 447 0
 18604 000a 22F48032 		bic	r2, r2, #65536
 18605              	.LVL13:
 18606 000e 22F00F02 		bic	r2, r2, #15
 18607 0012 40EA0202 		orr	r2, r0, r2
 18608 0016 42EA0102 		orr	r2, r2, r1
 18609              	.LVL14:
 448:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 449:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 18610              		.loc 1 449 0
 18611 001a DA62     		str	r2, [r3, #44]
 450:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18612              		.loc 1 450 0
 18613 001c 7047     		bx	lr
 18614              		.cfi_endproc
 18615              	.LFE36:
 18617 001e 00BF     		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 18618              		.align	2
 18619              		.global	RCC_SYSCLKConfig
 18620              		.thumb
 18621              		.thumb_func
 18623              	RCC_SYSCLKConfig:
 18624              	.LFB37:
 451:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 452:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 453:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 454:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 455:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 456:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 457:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 458:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 459:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 460:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 461:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 462:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 463:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 464:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 465:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 466:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 467:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 468:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 469:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 470:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 471:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 472:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 473:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 474:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 475:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 476:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 477:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 478:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 479:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 480:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 481:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 482:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 483:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 484:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 485:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 486:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 487:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 488:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 489:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 490:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 491:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 492:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 493:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 494:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 495:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 496:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 497:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 498:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 499:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 500:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 501:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 502:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 503:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 504:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 505:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 506:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 507:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 508:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 509:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 510:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 511:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 512:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 513:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 514:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 515:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 516:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 517:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 518:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 519:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 520:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 521:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 522:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 523:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 524:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 525:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 526:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 527:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 528:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 529:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 530:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 531:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 532:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 533:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 534:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 535:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 536:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 537:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 538:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 539:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 540:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 541:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 542:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 543:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 544:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 545:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 546:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 547:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 548:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 549:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 550:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 551:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 552:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 553:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 554:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 555:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 556:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 557:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 558:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 559:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 560:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 561:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 562:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 563:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 564:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 565:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 566:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 567:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 568:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 569:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 570:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 571:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 572:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 573:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 574:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18625              		.loc 1 574 0
 18626              		.cfi_startproc
 18627              		@ args = 0, pretend = 0, frame = 0
 18628              		@ frame_needed = 0, uses_anonymous_args = 0
 18629              		@ link register save eliminated.
 18630              	.LVL15:
 575:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 576:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 577:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 578:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 18631              		.loc 1 578 0
 18632 0000 41F20003 		movw	r3, #:lower16:1073876992
 18633 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18634 0008 5A68     		ldr	r2, [r3, #4]
 18635              	.LVL16:
 579:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 580:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 18636              		.loc 1 580 0
 18637 000a 22F00302 		bic	r2, r2, #3
 18638              	.LVL17:
 581:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 582:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 18639              		.loc 1 582 0
 18640 000e 40EA0202 		orr	r2, r0, r2
 18641              	.LVL18:
 583:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 584:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 18642              		.loc 1 584 0
 18643 0012 5A60     		str	r2, [r3, #4]
 585:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18644              		.loc 1 585 0
 18645 0014 7047     		bx	lr
 18646              		.cfi_endproc
 18647              	.LFE37:
 18649 0016 00BF     		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 18650              		.align	2
 18651              		.global	RCC_GetSYSCLKSource
 18652              		.thumb
 18653              		.thumb_func
 18655              	RCC_GetSYSCLKSource:
 18656              	.LFB38:
 586:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 587:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 588:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 589:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 590:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 591:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   be one of the following:
 592:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 593:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 594:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 595:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 596:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 597:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18657              		.loc 1 597 0
 18658              		.cfi_startproc
 18659              		@ args = 0, pretend = 0, frame = 0
 18660              		@ frame_needed = 0, uses_anonymous_args = 0
 18661              		@ link register save eliminated.
 598:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 18662              		.loc 1 598 0
 18663 0000 41F20003 		movw	r3, #:lower16:1073876992
 18664 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18665 0008 5868     		ldr	r0, [r3, #4]
 599:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18666              		.loc 1 599 0
 18667 000a 00F00C00 		and	r0, r0, #12
 18668 000e 7047     		bx	lr
 18669              		.cfi_endproc
 18670              	.LFE38:
 18672              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 18673              		.align	2
 18674              		.global	RCC_HCLKConfig
 18675              		.thumb
 18676              		.thumb_func
 18678              	RCC_HCLKConfig:
 18679              	.LFB39:
 600:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 601:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 602:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 603:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 604:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 605:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 606:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 607:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 608:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 609:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 610:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 611:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 612:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 613:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 614:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 615:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 616:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 617:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 618:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18680              		.loc 1 618 0
 18681              		.cfi_startproc
 18682              		@ args = 0, pretend = 0, frame = 0
 18683              		@ frame_needed = 0, uses_anonymous_args = 0
 18684              		@ link register save eliminated.
 18685              	.LVL19:
 619:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 620:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 621:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 622:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 18686              		.loc 1 622 0
 18687 0000 41F20003 		movw	r3, #:lower16:1073876992
 18688 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18689 0008 5A68     		ldr	r2, [r3, #4]
 18690              	.LVL20:
 623:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 624:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 18691              		.loc 1 624 0
 18692 000a 22F0F002 		bic	r2, r2, #240
 18693              	.LVL21:
 625:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 626:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 18694              		.loc 1 626 0
 18695 000e 40EA0202 		orr	r2, r0, r2
 18696              	.LVL22:
 627:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 628:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 18697              		.loc 1 628 0
 18698 0012 5A60     		str	r2, [r3, #4]
 629:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18699              		.loc 1 629 0
 18700 0014 7047     		bx	lr
 18701              		.cfi_endproc
 18702              	.LFE39:
 18704 0016 00BF     		.section	.text.RCC_PCLK1Config,"ax",%progbits
 18705              		.align	2
 18706              		.global	RCC_PCLK1Config
 18707              		.thumb
 18708              		.thumb_func
 18710              	RCC_PCLK1Config:
 18711              	.LFB40:
 630:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 631:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 632:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 633:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 634:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 635:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 636:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 637:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 638:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 639:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 640:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 641:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 642:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 643:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 644:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18712              		.loc 1 644 0
 18713              		.cfi_startproc
 18714              		@ args = 0, pretend = 0, frame = 0
 18715              		@ frame_needed = 0, uses_anonymous_args = 0
 18716              		@ link register save eliminated.
 18717              	.LVL23:
 645:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 646:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 647:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 648:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 18718              		.loc 1 648 0
 18719 0000 41F20003 		movw	r3, #:lower16:1073876992
 18720 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18721 0008 5A68     		ldr	r2, [r3, #4]
 18722              	.LVL24:
 649:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 650:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 18723              		.loc 1 650 0
 18724 000a 22F4E062 		bic	r2, r2, #1792
 18725              	.LVL25:
 651:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 652:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 18726              		.loc 1 652 0
 18727 000e 40EA0202 		orr	r2, r0, r2
 18728              	.LVL26:
 653:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 654:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 18729              		.loc 1 654 0
 18730 0012 5A60     		str	r2, [r3, #4]
 655:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18731              		.loc 1 655 0
 18732 0014 7047     		bx	lr
 18733              		.cfi_endproc
 18734              	.LFE40:
 18736 0016 00BF     		.section	.text.RCC_PCLK2Config,"ax",%progbits
 18737              		.align	2
 18738              		.global	RCC_PCLK2Config
 18739              		.thumb
 18740              		.thumb_func
 18742              	RCC_PCLK2Config:
 18743              	.LFB41:
 656:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 657:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 658:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 659:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 660:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 661:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 662:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 663:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 664:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 665:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 666:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 667:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 668:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 669:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 670:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18744              		.loc 1 670 0
 18745              		.cfi_startproc
 18746              		@ args = 0, pretend = 0, frame = 0
 18747              		@ frame_needed = 0, uses_anonymous_args = 0
 18748              		@ link register save eliminated.
 18749              	.LVL27:
 671:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 672:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 673:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 674:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 18750              		.loc 1 674 0
 18751 0000 41F20003 		movw	r3, #:lower16:1073876992
 18752 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18753 0008 5A68     		ldr	r2, [r3, #4]
 18754              	.LVL28:
 675:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 676:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 18755              		.loc 1 676 0
 18756 000a 22F46052 		bic	r2, r2, #14336
 18757              	.LVL29:
 677:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 678:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 18758              		.loc 1 678 0
 18759 000e 42EAC002 		orr	r2, r2, r0, lsl #3
 18760              	.LVL30:
 679:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 680:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 18761              		.loc 1 680 0
 18762 0012 5A60     		str	r2, [r3, #4]
 681:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18763              		.loc 1 681 0
 18764 0014 7047     		bx	lr
 18765              		.cfi_endproc
 18766              	.LFE41:
 18768 0016 00BF     		.section	.text.RCC_ITConfig,"ax",%progbits
 18769              		.align	2
 18770              		.global	RCC_ITConfig
 18771              		.thumb
 18772              		.thumb_func
 18774              	RCC_ITConfig:
 18775              	.LFB42:
 682:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 683:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 684:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 685:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 686:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 687:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 688:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values        
 689:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 690:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 691:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 692:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 693:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 694:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 695:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 696:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 697:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 698:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values        
 699:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 700:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 701:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 702:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 703:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 704:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *       
 705:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 706:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 707:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 708:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 709:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 710:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18776              		.loc 1 710 0
 18777              		.cfi_startproc
 18778              		@ args = 0, pretend = 0, frame = 0
 18779              		@ frame_needed = 0, uses_anonymous_args = 0
 18780              		@ link register save eliminated.
 18781              	.LVL31:
 711:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 712:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 713:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 714:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 18782              		.loc 1 714 0
 18783 0000 41B1     		cbz	r1, .L30
 715:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 716:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 717:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 18784              		.loc 1 717 0
 18785 0002 41F20903 		movw	r3, #:lower16:1073877001
 18786 0006 C4F20203 		movt	r3, #:upper16:1073877001
 18787 000a 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 18788 000c 40EA0200 		orr	r0, r0, r2
 18789              	.LVL32:
 18790 0010 1870     		strb	r0, [r3, #0]
 18791 0012 7047     		bx	lr
 18792              	.LVL33:
 18793              	.L30:
 718:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 719:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 720:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 721:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 722:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 18794              		.loc 1 722 0
 18795 0014 41F20903 		movw	r3, #:lower16:1073877001
 18796 0018 C4F20203 		movt	r3, #:upper16:1073877001
 18797 001c 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 18798 001e 22EA0000 		bic	r0, r2, r0
 18799              	.LVL34:
 18800 0022 1870     		strb	r0, [r3, #0]
 18801 0024 7047     		bx	lr
 18802              		.cfi_endproc
 18803              	.LFE42:
 18805 0026 00BF     		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 18806              		.align	2
 18807              		.global	RCC_USBCLKConfig
 18808              		.thumb
 18809              		.thumb_func
 18811              	RCC_USBCLKConfig:
 18812              	.LFB43:
 723:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 724:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 725:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 726:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 727:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 728:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 729:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 730:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 731:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 732:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 733:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *                                     clock source
 734:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 735:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 736:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 737:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 738:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18813              		.loc 1 738 0
 18814              		.cfi_startproc
 18815              		@ args = 0, pretend = 0, frame = 0
 18816              		@ frame_needed = 0, uses_anonymous_args = 0
 18817              		@ link register save eliminated.
 18818              	.LVL35:
 739:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 740:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 741:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 742:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 18819              		.loc 1 742 0
 18820 0000 40F2D803 		movw	r3, #:lower16:1111621848
 18821 0004 C4F24223 		movt	r3, #:upper16:1111621848
 18822 0008 1860     		str	r0, [r3, #0]
 743:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18823              		.loc 1 743 0
 18824 000a 7047     		bx	lr
 18825              		.cfi_endproc
 18826              	.LFE43:
 18828              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 18829              		.align	2
 18830              		.global	RCC_ADCCLKConfig
 18831              		.thumb
 18832              		.thumb_func
 18834              	RCC_ADCCLKConfig:
 18835              	.LFB44:
 744:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 745:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 746:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 747:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 748:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 749:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 750:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 751:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 752:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 753:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 754:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 755:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 756:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 757:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 758:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 759:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 760:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 761:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 762:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 763:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 764:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 765:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 766:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 767:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 768:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 769:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 770:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 771:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 772:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 773:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 774:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 775:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 776:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18836              		.loc 1 776 0
 18837              		.cfi_startproc
 18838              		@ args = 0, pretend = 0, frame = 0
 18839              		@ frame_needed = 0, uses_anonymous_args = 0
 18840              		@ link register save eliminated.
 18841              	.LVL36:
 777:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 778:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 779:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 780:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 18842              		.loc 1 780 0
 18843 0000 41F20003 		movw	r3, #:lower16:1073876992
 18844 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18845 0008 5A68     		ldr	r2, [r3, #4]
 18846              	.LVL37:
 781:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 782:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 18847              		.loc 1 782 0
 18848 000a 22F44042 		bic	r2, r2, #49152
 18849              	.LVL38:
 783:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 784:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 18850              		.loc 1 784 0
 18851 000e 40EA0202 		orr	r2, r0, r2
 18852              	.LVL39:
 785:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 786:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 18853              		.loc 1 786 0
 18854 0012 5A60     		str	r2, [r3, #4]
 787:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18855              		.loc 1 787 0
 18856 0014 7047     		bx	lr
 18857              		.cfi_endproc
 18858              	.LFE44:
 18860 0016 00BF     		.section	.text.RCC_LSEConfig,"ax",%progbits
 18861              		.align	2
 18862              		.global	RCC_LSEConfig
 18863              		.thumb
 18864              		.thumb_func
 18866              	RCC_LSEConfig:
 18867              	.LFB45:
 788:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 789:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 790:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 791:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 792:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 793:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 794:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 795:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 796:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 797:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 798:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 799:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 800:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 801:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 802:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 803:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 804:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 805:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 806:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 807:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 808:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 809:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 810:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 811:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 812:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 813:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 814:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 815:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 816:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 817:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 818:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 819:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 820:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 821:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 822:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 823:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 824:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 825:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 826:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 827:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 828:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 829:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 830:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 831:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 832:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 833:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 834:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 835:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 836:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 837:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 838:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 839:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18868              		.loc 1 839 0
 18869              		.cfi_startproc
 18870              		@ args = 0, pretend = 0, frame = 0
 18871              		@ frame_needed = 0, uses_anonymous_args = 0
 18872              		@ link register save eliminated.
 18873              	.LVL40:
 840:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 841:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 842:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 843:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 844:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 18874              		.loc 1 844 0
 18875 0000 41F22003 		movw	r3, #:lower16:1073877024
 18876 0004 C4F20203 		movt	r3, #:upper16:1073877024
 18877 0008 4FF00002 		mov	r2, #0
 18878 000c 1A70     		strb	r2, [r3, #0]
 845:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 846:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 18879              		.loc 1 846 0
 18880 000e 1A70     		strb	r2, [r3, #0]
 847:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 848:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 18881              		.loc 1 848 0
 18882 0010 0128     		cmp	r0, #1
 18883 0012 02D0     		beq	.L39
 18884 0014 0428     		cmp	r0, #4
 18885 0016 0FD1     		bne	.L41
 18886 0018 07E0     		b	.L42
 18887              	.L39:
 849:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 850:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 851:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 852:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 18888              		.loc 1 852 0
 18889 001a 41F22003 		movw	r3, #:lower16:1073877024
 18890 001e C4F20203 		movt	r3, #:upper16:1073877024
 18891 0022 4FF00102 		mov	r2, #1
 18892 0026 1A70     		strb	r2, [r3, #0]
 853:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 18893              		.loc 1 853 0
 18894 0028 7047     		bx	lr
 18895              	.L42:
 854:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 855:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 856:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 857:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 18896              		.loc 1 857 0
 18897 002a 41F22003 		movw	r3, #:lower16:1073877024
 18898 002e C4F20203 		movt	r3, #:upper16:1073877024
 18899 0032 4FF00502 		mov	r2, #5
 18900 0036 1A70     		strb	r2, [r3, #0]
 18901              	.L41:
 18902 0038 7047     		bx	lr
 18903              		.cfi_endproc
 18904              	.LFE45:
 18906 003a 00BF     		.section	.text.RCC_LSICmd,"ax",%progbits
 18907              		.align	2
 18908              		.global	RCC_LSICmd
 18909              		.thumb
 18910              		.thumb_func
 18912              	RCC_LSICmd:
 18913              	.LFB46:
 858:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 859:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 860:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 861:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;      
 862:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 863:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 864:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 865:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 866:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 867:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 868:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 869:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 870:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 871:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 872:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18914              		.loc 1 872 0
 18915              		.cfi_startproc
 18916              		@ args = 0, pretend = 0, frame = 0
 18917              		@ frame_needed = 0, uses_anonymous_args = 0
 18918              		@ link register save eliminated.
 18919              	.LVL41:
 873:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 874:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 875:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 18920              		.loc 1 875 0
 18921 0000 40F28043 		movw	r3, #:lower16:1111622784
 18922 0004 C4F24223 		movt	r3, #:upper16:1111622784
 18923 0008 1860     		str	r0, [r3, #0]
 876:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18924              		.loc 1 876 0
 18925 000a 7047     		bx	lr
 18926              		.cfi_endproc
 18927              	.LFE46:
 18929              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 18930              		.align	2
 18931              		.global	RCC_RTCCLKConfig
 18932              		.thumb
 18933              		.thumb_func
 18935              	RCC_RTCCLKConfig:
 18936              	.LFB47:
 877:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 878:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 879:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 880:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it cant be changed unless the Backup domain is reset.
 881:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 882:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 883:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 884:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 885:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 886:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 887:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 888:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 889:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18937              		.loc 1 889 0
 18938              		.cfi_startproc
 18939              		@ args = 0, pretend = 0, frame = 0
 18940              		@ frame_needed = 0, uses_anonymous_args = 0
 18941              		@ link register save eliminated.
 18942              	.LVL42:
 890:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 891:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 892:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 893:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 18943              		.loc 1 893 0
 18944 0000 41F20003 		movw	r3, #:lower16:1073876992
 18945 0004 C4F20203 		movt	r3, #:upper16:1073876992
 18946 0008 1A6A     		ldr	r2, [r3, #32]
 18947 000a 40EA0202 		orr	r2, r0, r2
 18948 000e 1A62     		str	r2, [r3, #32]
 894:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18949              		.loc 1 894 0
 18950 0010 7047     		bx	lr
 18951              		.cfi_endproc
 18952              	.LFE47:
 18954 0012 00BF     		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 18955              		.align	2
 18956              		.global	RCC_RTCCLKCmd
 18957              		.thumb
 18958              		.thumb_func
 18960              	RCC_RTCCLKCmd:
 18961              	.LFB48:
 895:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 896:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 897:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 898:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 899:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 900:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 901:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 902:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 903:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18962              		.loc 1 903 0
 18963              		.cfi_startproc
 18964              		@ args = 0, pretend = 0, frame = 0
 18965              		@ frame_needed = 0, uses_anonymous_args = 0
 18966              		@ link register save eliminated.
 18967              	.LVL43:
 904:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 905:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 906:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 18968              		.loc 1 906 0
 18969 0000 40F23C43 		movw	r3, #:lower16:1111622716
 18970 0004 C4F24223 		movt	r3, #:upper16:1111622716
 18971 0008 1860     		str	r0, [r3, #0]
 907:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 18972              		.loc 1 907 0
 18973 000a 7047     		bx	lr
 18974              		.cfi_endproc
 18975              	.LFE48:
 18977              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 18978              		.align	2
 18979              		.global	RCC_GetClocksFreq
 18980              		.thumb
 18981              		.thumb_func
 18983              	RCC_GetClocksFreq:
 18984              	.LFB49:
 908:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 909:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 910:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 911:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 912:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the clocks frequencies.
 913:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 914:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 915:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 916:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 18985              		.loc 1 916 0
 18986              		.cfi_startproc
 18987              		@ args = 0, pretend = 0, frame = 0
 18988              		@ frame_needed = 0, uses_anonymous_args = 0
 18989              		@ link register save eliminated.
 18990              	.LVL44:
 18991 0000 10B4     		push	{r4}
 18992              	.LCFI0:
 18993              		.cfi_def_cfa_offset 4
 917:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 918:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 919:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 920:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 921:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 922:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 923:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
 924:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 925:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 926:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     
 927:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 928:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 18994              		.loc 1 928 0
 18995 0002 41F20003 		movw	r3, #:lower16:1073876992
 18996 0006 C4F20203 		movt	r3, #:upper16:1073876992
 18997 000a 5B68     		ldr	r3, [r3, #4]
 929:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 930:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch (tmp)
 18998              		.loc 1 930 0
 18999 000c 03F00C03 		and	r3, r3, #12
 19000 0010 042B     		cmp	r3, #4
 931:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 932:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 933:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 934:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 935:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 936:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 19001              		.loc 1 936 0
 19002 0012 02BF     		ittt	eq
 19003 0014 41F20023 		movweq	r3, #:lower16:8000000
 19004 0018 C0F27A03 		movteq	r3, #:upper16:8000000
 19005 001c 0360     		streq	r3, [r0, #0]
 19006              		.loc 1 930 0
 19007 001e 32D0     		beq	.L54
 19008              		.cfi_offset 4, -4
 19009 0020 082B     		cmp	r3, #8
 19010 0022 06D0     		beq	.L53
 19011 0024 53BB     		cbnz	r3, .L57
 19012              		.loc 1 933 0
 19013 0026 41F20023 		movw	r3, #:lower16:8000000
 19014 002a C0F27A03 		movt	r3, #:upper16:8000000
 19015 002e 0360     		str	r3, [r0, #0]
 19016              		.loc 1 934 0
 19017 0030 29E0     		b	.L54
 19018              	.L53:
 937:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 938:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 939:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 940:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 941:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 19019              		.loc 1 941 0
 19020 0032 41F20003 		movw	r3, #:lower16:1073876992
 19021 0036 C4F20203 		movt	r3, #:upper16:1073876992
 19022 003a 5968     		ldr	r1, [r3, #4]
 942:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 19023              		.loc 1 942 0
 19024 003c 5A68     		ldr	r2, [r3, #4]
 943:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 944:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 945:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 19025              		.loc 1 945 0
 19026 003e C1F38343 		ubfx	r3, r1, #18, #4
 19027 0042 03F10203 		add	r3, r3, #2
 19028              	.LVL45:
 946:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 947:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 19029              		.loc 1 947 0
 19030 0046 12F4803F 		tst	r2, #65536
 948:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 949:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 19031              		.loc 1 949 0
 19032 004a 07BF     		ittee	eq
 19033 004c 40F60012 		movweq	r2, #:lower16:4000000
 19034 0050 C0F23D02 		movteq	r2, #:upper16:4000000
 950:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 951:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 952:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 953:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
 954:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 19035              		.loc 1 954 0
 19036 0054 41F20002 		movwne	r2, #:lower16:1073876992
 19037 0058 C4F20202 		movtne	r2, #:upper16:1073876992
 19038 005c 1FBF     		itttt	ne
 19039 005e D16A     		ldrne	r1, [r2, #44]
 955:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 956:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_Value / prediv1factor) * pllmull; 
 19040              		.loc 1 956 0
 19041 0060 01F00F01 		andne	r1, r1, #15
 19042 0064 0131     		addne	r1, r1, #1
 19043 0066 41F20022 		movwne	r2, #:lower16:8000000
 19044 006a 1CBF     		itt	ne
 19045 006c C0F27A02 		movtne	r2, #:upper16:8000000
 19046 0070 B2FBF1F2 		udivne	r2, r2, r1
 19047 0074 03FB02F3 		mul	r3, r3, r2
 19048              	.LVL46:
 19049 0078 0360     		str	r3, [r0, #0]
 19050 007a 04E0     		b	.L54
 19051              	.L57:
 957:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #else
 958:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 959:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 960:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 961:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 962:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 963:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 964:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {
 965:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 966:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 967:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #endif
 968:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 969:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 970:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 971:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 972:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 973:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 974:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****          pllmull += 2;
 975:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 976:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 977:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 978:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 979:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 980:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****             
 981:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 982:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 983:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 984:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 985:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 986:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 987:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 988:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 989:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 990:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 991:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 992:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 993:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 994:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_Value / prediv1factor) * pllmull;          
 995:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 996:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 997:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 998:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           
 999:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
1000:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
1001:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
1002:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor)
1003:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
1004:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
1005:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1006:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
1007:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1008:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
1009:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 19052              		.loc 1 1009 0
 19053 007c 41F20023 		movw	r3, #:lower16:8000000
 19054 0080 C0F27A03 		movt	r3, #:upper16:8000000
 19055 0084 0360     		str	r3, [r0, #0]
 19056              	.L54:
1010:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
1011:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1012:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1013:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1014:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1015:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 19057              		.loc 1 1015 0
 19058 0086 41F20003 		movw	r3, #:lower16:1073876992
 19059 008a C4F20203 		movt	r3, #:upper16:1073876992
 19060 008e 5968     		ldr	r1, [r3, #4]
1016:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 19061              		.loc 1 1016 0
 19062 0090 C1F30311 		ubfx	r1, r1, #4, #4
 19063              	.LVL47:
1017:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 19064              		.loc 1 1017 0
 19065 0094 40F20002 		movw	r2, #:lower16:.LANCHOR0
 19066 0098 C0F20002 		movt	r2, #:upper16:.LANCHOR0
 19067 009c 515C     		ldrb	r1, [r2, r1]	@ zero_extendqisi2
 19068              	.LVL48:
1018:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1019:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 19069              		.loc 1 1019 0
 19070 009e 0468     		ldr	r4, [r0, #0]
 19071 00a0 24FA01F1 		lsr	r1, r4, r1
 19072 00a4 4160     		str	r1, [r0, #4]
1020:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1021:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 19073              		.loc 1 1021 0
 19074 00a6 5C68     		ldr	r4, [r3, #4]
1022:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 19075              		.loc 1 1022 0
 19076 00a8 C4F3022C 		ubfx	ip, r4, #8, #3
 19077              	.LVL49:
1023:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 19078              		.loc 1 1023 0
 19079 00ac 12F80C40 		ldrb	r4, [r2, ip]	@ zero_extendqisi2
1024:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1025:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 19080              		.loc 1 1025 0
 19081 00b0 21FA04F4 		lsr	r4, r1, r4
 19082 00b4 8460     		str	r4, [r0, #8]
1026:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1027:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 19083              		.loc 1 1027 0
 19084 00b6 5C68     		ldr	r4, [r3, #4]
1028:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 19085              		.loc 1 1028 0
 19086 00b8 C4F3C22C 		ubfx	ip, r4, #11, #3
 19087              	.LVL50:
1029:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 19088              		.loc 1 1029 0
 19089 00bc 12F80C20 		ldrb	r2, [r2, ip]	@ zero_extendqisi2
1030:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1031:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 19090              		.loc 1 1031 0
 19091 00c0 21FA02F1 		lsr	r1, r1, r2
 19092 00c4 C160     		str	r1, [r0, #12]
1032:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1033:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 19093              		.loc 1 1033 0
 19094 00c6 5A68     		ldr	r2, [r3, #4]
1034:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 19095              		.loc 1 1034 0
 19096 00c8 C2F38132 		ubfx	r2, r2, #14, #2
 19097              	.LVL51:
1035:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 19098              		.loc 1 1035 0
 19099 00cc 40F20003 		movw	r3, #:lower16:.LANCHOR1
 19100 00d0 C0F20003 		movt	r3, #:upper16:.LANCHOR1
 19101 00d4 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
1036:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1037:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 19102              		.loc 1 1037 0
 19103 00d6 B1FBF3F1 		udiv	r1, r1, r3
 19104 00da 0161     		str	r1, [r0, #16]
1038:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19105              		.loc 1 1038 0
 19106 00dc 10BC     		pop	{r4}
 19107 00de 7047     		bx	lr
 19108              		.cfi_endproc
 19109              	.LFE49:
 19111              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 19112              		.align	2
 19113              		.global	RCC_AHBPeriphClockCmd
 19114              		.thumb
 19115              		.thumb_func
 19117              	RCC_AHBPeriphClockCmd:
 19118              	.LFB50:
1039:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1040:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1041:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1042:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1043:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1044:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1045:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:        
1046:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1047:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1048:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1049:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1050:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1051:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1052:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1053:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1054:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1055:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1056:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1057:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1058:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1059:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1060:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1061:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1062:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1063:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1064:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1065:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1066:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1067:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1068:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1069:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1070:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1071:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1072:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19119              		.loc 1 1072 0
 19120              		.cfi_startproc
 19121              		@ args = 0, pretend = 0, frame = 0
 19122              		@ frame_needed = 0, uses_anonymous_args = 0
 19123              		@ link register save eliminated.
 19124              	.LVL52:
1073:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1074:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1075:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1076:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1077:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 19125              		.loc 1 1077 0
 19126 0000 41B1     		cbz	r1, .L59
1078:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1079:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 19127              		.loc 1 1079 0
 19128 0002 41F20003 		movw	r3, #:lower16:1073876992
 19129 0006 C4F20203 		movt	r3, #:upper16:1073876992
 19130 000a 5A69     		ldr	r2, [r3, #20]
 19131 000c 40EA0200 		orr	r0, r0, r2
 19132              	.LVL53:
 19133 0010 5861     		str	r0, [r3, #20]
 19134 0012 7047     		bx	lr
 19135              	.LVL54:
 19136              	.L59:
1080:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1081:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1082:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1083:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 19137              		.loc 1 1083 0
 19138 0014 41F20003 		movw	r3, #:lower16:1073876992
 19139 0018 C4F20203 		movt	r3, #:upper16:1073876992
 19140 001c 5A69     		ldr	r2, [r3, #20]
 19141 001e 22EA0000 		bic	r0, r2, r0
 19142              	.LVL55:
 19143 0022 5861     		str	r0, [r3, #20]
 19144 0024 7047     		bx	lr
 19145              		.cfi_endproc
 19146              	.LFE50:
 19148 0026 00BF     		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 19149              		.align	2
 19150              		.global	RCC_APB2PeriphClockCmd
 19151              		.thumb
 19152              		.thumb_func
 19154              	RCC_APB2PeriphClockCmd:
 19155              	.LFB51:
1084:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1085:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1086:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1087:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1088:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1089:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1090:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1091:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1092:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1093:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1094:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1095:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1096:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1097:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1098:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1099:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1100:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1101:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1102:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1103:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19156              		.loc 1 1103 0
 19157              		.cfi_startproc
 19158              		@ args = 0, pretend = 0, frame = 0
 19159              		@ frame_needed = 0, uses_anonymous_args = 0
 19160              		@ link register save eliminated.
 19161              	.LVL56:
1104:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1105:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1106:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1107:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 19162              		.loc 1 1107 0
 19163 0000 41B1     		cbz	r1, .L63
1108:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1109:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 19164              		.loc 1 1109 0
 19165 0002 41F20003 		movw	r3, #:lower16:1073876992
 19166 0006 C4F20203 		movt	r3, #:upper16:1073876992
 19167 000a 9A69     		ldr	r2, [r3, #24]
 19168 000c 40EA0200 		orr	r0, r0, r2
 19169              	.LVL57:
 19170 0010 9861     		str	r0, [r3, #24]
 19171 0012 7047     		bx	lr
 19172              	.LVL58:
 19173              	.L63:
1110:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1111:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1112:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1113:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 19174              		.loc 1 1113 0
 19175 0014 41F20003 		movw	r3, #:lower16:1073876992
 19176 0018 C4F20203 		movt	r3, #:upper16:1073876992
 19177 001c 9A69     		ldr	r2, [r3, #24]
 19178 001e 22EA0000 		bic	r0, r2, r0
 19179              	.LVL59:
 19180 0022 9861     		str	r0, [r3, #24]
 19181 0024 7047     		bx	lr
 19182              		.cfi_endproc
 19183              	.LFE51:
 19185 0026 00BF     		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 19186              		.align	2
 19187              		.global	RCC_APB1PeriphClockCmd
 19188              		.thumb
 19189              		.thumb_func
 19191              	RCC_APB1PeriphClockCmd:
 19192              	.LFB52:
1114:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1115:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1116:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1117:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1118:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1119:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1120:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1121:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1122:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1123:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1124:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1125:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1126:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1127:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1128:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1129:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1130:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1131:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1132:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1133:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1134:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19193              		.loc 1 1134 0
 19194              		.cfi_startproc
 19195              		@ args = 0, pretend = 0, frame = 0
 19196              		@ frame_needed = 0, uses_anonymous_args = 0
 19197              		@ link register save eliminated.
 19198              	.LVL60:
1135:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1136:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1137:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1138:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 19199              		.loc 1 1138 0
 19200 0000 41B1     		cbz	r1, .L67
1139:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1140:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 19201              		.loc 1 1140 0
 19202 0002 41F20003 		movw	r3, #:lower16:1073876992
 19203 0006 C4F20203 		movt	r3, #:upper16:1073876992
 19204 000a DA69     		ldr	r2, [r3, #28]
 19205 000c 40EA0200 		orr	r0, r0, r2
 19206              	.LVL61:
 19207 0010 D861     		str	r0, [r3, #28]
 19208 0012 7047     		bx	lr
 19209              	.LVL62:
 19210              	.L67:
1141:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1142:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1143:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1144:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 19211              		.loc 1 1144 0
 19212 0014 41F20003 		movw	r3, #:lower16:1073876992
 19213 0018 C4F20203 		movt	r3, #:upper16:1073876992
 19214 001c DA69     		ldr	r2, [r3, #28]
 19215 001e 22EA0000 		bic	r0, r2, r0
 19216              	.LVL63:
 19217 0022 D861     		str	r0, [r3, #28]
 19218 0024 7047     		bx	lr
 19219              		.cfi_endproc
 19220              	.LFE52:
 19222 0026 00BF     		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 19223              		.align	2
 19224              		.global	RCC_APB2PeriphResetCmd
 19225              		.thumb
 19226              		.thumb_func
 19228              	RCC_APB2PeriphResetCmd:
 19229              	.LFB53:
1145:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1146:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1147:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1148:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1149:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1150:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1151:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1152:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1153:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1154:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1155:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1156:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1157:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1158:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1159:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1160:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1161:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
1162:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1163:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1164:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1165:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1166:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1167:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1168:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1169:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1170:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1171:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1172:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1173:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1174:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1175:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1176:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1177:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1178:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1179:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1180:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1181:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1182:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1183:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1184:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1185:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1186:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1187:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1188:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1189:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1190:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1191:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1192:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1193:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19230              		.loc 1 1193 0
 19231              		.cfi_startproc
 19232              		@ args = 0, pretend = 0, frame = 0
 19233              		@ frame_needed = 0, uses_anonymous_args = 0
 19234              		@ link register save eliminated.
 19235              	.LVL64:
1194:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1195:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1196:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1197:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 19236              		.loc 1 1197 0
 19237 0000 41B1     		cbz	r1, .L71
1198:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1199:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 19238              		.loc 1 1199 0
 19239 0002 41F20003 		movw	r3, #:lower16:1073876992
 19240 0006 C4F20203 		movt	r3, #:upper16:1073876992
 19241 000a DA68     		ldr	r2, [r3, #12]
 19242 000c 40EA0200 		orr	r0, r0, r2
 19243              	.LVL65:
 19244 0010 D860     		str	r0, [r3, #12]
 19245 0012 7047     		bx	lr
 19246              	.LVL66:
 19247              	.L71:
1200:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1201:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1202:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1203:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 19248              		.loc 1 1203 0
 19249 0014 41F20003 		movw	r3, #:lower16:1073876992
 19250 0018 C4F20203 		movt	r3, #:upper16:1073876992
 19251 001c DA68     		ldr	r2, [r3, #12]
 19252 001e 22EA0000 		bic	r0, r2, r0
 19253              	.LVL67:
 19254 0022 D860     		str	r0, [r3, #12]
 19255 0024 7047     		bx	lr
 19256              		.cfi_endproc
 19257              	.LFE53:
 19259 0026 00BF     		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 19260              		.align	2
 19261              		.global	RCC_APB1PeriphResetCmd
 19262              		.thumb
 19263              		.thumb_func
 19265              	RCC_APB1PeriphResetCmd:
 19266              	.LFB54:
1204:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1205:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1206:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1207:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1208:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1209:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1210:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1211:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1212:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1213:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1214:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1215:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1216:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1217:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1218:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1219:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1220:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1221:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1222:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1223:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1224:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19267              		.loc 1 1224 0
 19268              		.cfi_startproc
 19269              		@ args = 0, pretend = 0, frame = 0
 19270              		@ frame_needed = 0, uses_anonymous_args = 0
 19271              		@ link register save eliminated.
 19272              	.LVL68:
1225:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1226:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1227:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1228:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 19273              		.loc 1 1228 0
 19274 0000 41B1     		cbz	r1, .L75
1229:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1230:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 19275              		.loc 1 1230 0
 19276 0002 41F20003 		movw	r3, #:lower16:1073876992
 19277 0006 C4F20203 		movt	r3, #:upper16:1073876992
 19278 000a 1A69     		ldr	r2, [r3, #16]
 19279 000c 40EA0200 		orr	r0, r0, r2
 19280              	.LVL69:
 19281 0010 1861     		str	r0, [r3, #16]
 19282 0012 7047     		bx	lr
 19283              	.LVL70:
 19284              	.L75:
1231:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1232:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1233:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1234:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 19285              		.loc 1 1234 0
 19286 0014 41F20003 		movw	r3, #:lower16:1073876992
 19287 0018 C4F20203 		movt	r3, #:upper16:1073876992
 19288 001c 1A69     		ldr	r2, [r3, #16]
 19289 001e 22EA0000 		bic	r0, r2, r0
 19290              	.LVL71:
 19291 0022 1861     		str	r0, [r3, #16]
 19292 0024 7047     		bx	lr
 19293              		.cfi_endproc
 19294              	.LFE54:
 19296 0026 00BF     		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 19297              		.align	2
 19298              		.global	RCC_BackupResetCmd
 19299              		.thumb
 19300              		.thumb_func
 19302              	RCC_BackupResetCmd:
 19303              	.LFB55:
1235:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1236:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1237:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1238:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1239:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1240:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1241:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1242:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1243:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1244:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1245:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19304              		.loc 1 1245 0
 19305              		.cfi_startproc
 19306              		@ args = 0, pretend = 0, frame = 0
 19307              		@ frame_needed = 0, uses_anonymous_args = 0
 19308              		@ link register save eliminated.
 19309              	.LVL72:
1246:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1247:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1248:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 19310              		.loc 1 1248 0
 19311 0000 40F24043 		movw	r3, #:lower16:1111622720
 19312 0004 C4F24223 		movt	r3, #:upper16:1111622720
 19313 0008 1860     		str	r0, [r3, #0]
1249:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19314              		.loc 1 1249 0
 19315 000a 7047     		bx	lr
 19316              		.cfi_endproc
 19317              	.LFE55:
 19319              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 19320              		.align	2
 19321              		.global	RCC_ClockSecuritySystemCmd
 19322              		.thumb
 19323              		.thumb_func
 19325              	RCC_ClockSecuritySystemCmd:
 19326              	.LFB56:
1250:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1251:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1252:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1253:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1254:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1255:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1256:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1257:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1258:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19327              		.loc 1 1258 0
 19328              		.cfi_startproc
 19329              		@ args = 0, pretend = 0, frame = 0
 19330              		@ frame_needed = 0, uses_anonymous_args = 0
 19331              		@ link register save eliminated.
 19332              	.LVL73:
1259:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1260:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1261:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 19333              		.loc 1 1261 0
 19334 0000 40F24C03 		movw	r3, #:lower16:1111621708
 19335 0004 C4F24223 		movt	r3, #:upper16:1111621708
 19336 0008 1860     		str	r0, [r3, #0]
1262:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19337              		.loc 1 1262 0
 19338 000a 7047     		bx	lr
 19339              		.cfi_endproc
 19340              	.LFE56:
 19342              		.section	.text.RCC_MCOConfig,"ax",%progbits
 19343              		.align	2
 19344              		.global	RCC_MCOConfig
 19345              		.thumb
 19346              		.thumb_func
 19348              	RCC_MCOConfig:
 19349              	.LFB57:
1263:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1264:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1265:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1266:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1267:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1268:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1269:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:       
1270:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1271:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1272:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1273:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1274:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1275:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1276:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1277:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1278:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1279:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1280:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1281:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1282:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1283:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1284:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1285:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1286:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1287:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1288:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1289:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1290:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19350              		.loc 1 1290 0
 19351              		.cfi_startproc
 19352              		@ args = 0, pretend = 0, frame = 0
 19353              		@ frame_needed = 0, uses_anonymous_args = 0
 19354              		@ link register save eliminated.
 19355              	.LVL74:
1291:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1292:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1293:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1294:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1295:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 19356              		.loc 1 1295 0
 19357 0000 41F20703 		movw	r3, #:lower16:1073876999
 19358 0004 C4F20203 		movt	r3, #:upper16:1073876999
 19359 0008 1870     		strb	r0, [r3, #0]
1296:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19360              		.loc 1 1296 0
 19361 000a 7047     		bx	lr
 19362              		.cfi_endproc
 19363              	.LFE57:
 19365              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 19366              		.align	2
 19367              		.global	RCC_GetFlagStatus
 19368              		.thumb
 19369              		.thumb_func
 19371              	RCC_GetFlagStatus:
 19372              	.LFB58:
1297:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1298:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1299:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1300:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1301:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1302:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1303:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1304:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1305:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1306:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1307:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1308:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1309:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1310:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1311:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1312:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1313:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1314:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1315:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1316:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1317:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1318:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1319:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1320:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1321:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1322:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1323:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1324:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1325:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1326:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1327:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1328:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1329:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1330:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1331:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1332:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1333:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1334:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19373              		.loc 1 1334 0
 19374              		.cfi_startproc
 19375              		@ args = 0, pretend = 0, frame = 0
 19376              		@ frame_needed = 0, uses_anonymous_args = 0
 19377              		@ link register save eliminated.
 19378              	.LVL75:
1335:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
1336:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
1337:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
1338:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1339:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1340:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1341:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1342:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 19379              		.loc 1 1342 0
 19380 0000 4FEA5013 		lsr	r3, r0, #5
 19381              	.LVL76:
1343:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 19382              		.loc 1 1343 0
 19383 0004 012B     		cmp	r3, #1
 19384 0006 05D1     		bne	.L85
1344:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1345:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 19385              		.loc 1 1345 0
 19386 0008 41F20003 		movw	r3, #:lower16:1073876992
 19387              	.LVL77:
 19388 000c C4F20203 		movt	r3, #:upper16:1073876992
 19389 0010 1B68     		ldr	r3, [r3, #0]
 19390              	.LVL78:
 19391 0012 07E0     		b	.L86
 19392              	.LVL79:
 19393              	.L85:
1346:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1347:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 19394              		.loc 1 1347 0
 19395 0014 022B     		cmp	r3, #2
1348:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1349:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 19396              		.loc 1 1349 0
 19397 0016 41F20003 		movw	r3, #:lower16:1073876992
 19398              	.LVL80:
 19399 001a C4F20203 		movt	r3, #:upper16:1073876992
 19400 001e 0CBF     		ite	eq
 19401 0020 1B6A     		ldreq	r3, [r3, #32]
 19402              	.LVL81:
1350:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1351:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1352:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1353:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 19403              		.loc 1 1353 0
 19404 0022 5B6A     		ldrne	r3, [r3, #36]
 19405              	.LVL82:
 19406              	.L86:
 19407 0024 00F01F00 		and	r0, r0, #31
 19408              	.LVL83:
 19409 0028 23FA00F0 		lsr	r0, r3, r0
1354:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1355:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1356:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the flag position */
1357:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
1358:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
1359:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1360:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
1361:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1362:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1363:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1364:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
1365:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1366:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1367:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the flag status */
1368:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return bitstatus;
1369:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19410              		.loc 1 1369 0
 19411 002c 00F00100 		and	r0, r0, #1
 19412 0030 7047     		bx	lr
 19413              		.cfi_endproc
 19414              	.LFE58:
 19416 0032 00BF     		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 19417              		.align	2
 19418              		.global	RCC_WaitForHSEStartUp
 19419              		.thumb
 19420              		.thumb_func
 19422              	RCC_WaitForHSEStartUp:
 19423              	.LFB31:
 19424              		.loc 1 314 0
 19425              		.cfi_startproc
 19426              		@ args = 0, pretend = 0, frame = 8
 19427              		@ frame_needed = 0, uses_anonymous_args = 0
 19428 0000 10B5     		push	{r4, lr}
 19429              	.LCFI1:
 19430              		.cfi_def_cfa_offset 8
 19431 0002 82B0     		sub	sp, sp, #8
 19432              	.LCFI2:
 19433              		.cfi_def_cfa_offset 16
 19434              		.loc 1 315 0
 19435 0004 4FF00003 		mov	r3, #0
 19436 0008 0193     		str	r3, [sp, #4]
 19437              	.LVL84:
 19438              		.loc 1 322 0
 19439 000a 4FF03104 		mov	r4, #49
 19440              		.cfi_offset 14, -4
 19441              		.cfi_offset 4, -8
 19442              	.LVL85:
 19443              	.L91:
 19444 000e 2046     		mov	r0, r4
 19445              	.LVL86:
 19446 0010 FFF7FEFF 		bl	RCC_GetFlagStatus
 19447              		.loc 1 323 0
 19448 0014 019B     		ldr	r3, [sp, #4]
 19449 0016 03F10103 		add	r3, r3, #1
 19450              	.LVL87:
 19451 001a 0193     		str	r3, [sp, #4]
 19452              		.loc 1 324 0
 19453 001c 019B     		ldr	r3, [sp, #4]
 19454              	.LVL88:
 19455 001e B3F5A06F 		cmp	r3, #1280
 19456 0022 01D0     		beq	.L90
 19457 0024 0028     		cmp	r0, #0
 19458 0026 F2D0     		beq	.L91
 19459              	.LVL89:
 19460              	.L90:
 19461              		.loc 1 326 0
 19462 0028 4FF03100 		mov	r0, #49
 19463              	.LVL90:
 19464 002c FFF7FEFF 		bl	RCC_GetFlagStatus
 19465              		.loc 1 335 0
 19466 0030 0038     		subs	r0, r0, #0
 19467 0032 18BF     		it	ne
 19468 0034 0120     		movne	r0, #1
 19469 0036 02B0     		add	sp, sp, #8
 19470 0038 10BD     		pop	{r4, pc}
 19471              		.cfi_endproc
 19472              	.LFE31:
 19474 003a 00BF     		.section	.text.RCC_ClearFlag,"ax",%progbits
 19475              		.align	2
 19476              		.global	RCC_ClearFlag
 19477              		.thumb
 19478              		.thumb_func
 19480              	RCC_ClearFlag:
 19481              	.LFB59:
1370:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1371:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1372:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1373:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1374:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1375:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
1376:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1377:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1378:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1379:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19482              		.loc 1 1379 0
 19483              		.cfi_startproc
 19484              		@ args = 0, pretend = 0, frame = 0
 19485              		@ frame_needed = 0, uses_anonymous_args = 0
 19486              		@ link register save eliminated.
1380:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1381:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 19487              		.loc 1 1381 0
 19488 0000 41F20003 		movw	r3, #:lower16:1073876992
 19489 0004 C4F20203 		movt	r3, #:upper16:1073876992
 19490 0008 5A6A     		ldr	r2, [r3, #36]
 19491 000a 42F08072 		orr	r2, r2, #16777216
 19492 000e 5A62     		str	r2, [r3, #36]
1382:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19493              		.loc 1 1382 0
 19494 0010 7047     		bx	lr
 19495              		.cfi_endproc
 19496              	.LFE59:
 19498              		.section	.text.RCC_GetITStatus,"ax",%progbits
 19499              		.align	2
 19500              		.global	RCC_GetITStatus
 19501              		.thumb
 19502              		.thumb_func
 19504              	RCC_GetITStatus:
 19505              	.LFB60:
1383:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1384:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1385:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1386:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1387:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1388:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1389:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1390:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1391:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1392:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1393:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1394:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1395:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1396:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1397:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1398:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1399:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1400:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1401:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1402:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1403:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1404:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1405:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1406:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1407:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1408:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1409:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1410:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19506              		.loc 1 1410 0
 19507              		.cfi_startproc
 19508              		@ args = 0, pretend = 0, frame = 0
 19509              		@ frame_needed = 0, uses_anonymous_args = 0
 19510              		@ link register save eliminated.
 19511              	.LVL91:
1411:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
1412:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1413:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1414:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1415:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1416:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 19512              		.loc 1 1416 0
 19513 0000 41F20003 		movw	r3, #:lower16:1073876992
 19514 0004 C4F20203 		movt	r3, #:upper16:1073876992
 19515 0008 9B68     		ldr	r3, [r3, #8]
 19516 000a 1842     		tst	r0, r3
1417:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1418:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
1419:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1420:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1421:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1422:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
1423:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1424:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1425:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1426:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return  bitstatus;
1427:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19517              		.loc 1 1427 0
 19518 000c 0CBF     		ite	eq
 19519 000e 0020     		moveq	r0, #0
 19520 0010 0120     		movne	r0, #1
 19521              	.LVL92:
 19522 0012 7047     		bx	lr
 19523              		.cfi_endproc
 19524              	.LFE60:
 19526              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 19527              		.align	2
 19528              		.global	RCC_ClearITPendingBit
 19529              		.thumb
 19530              		.thumb_func
 19532              	RCC_ClearITPendingBit:
 19533              	.LFB61:
1428:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1429:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1430:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCCs interrupt pending bits.
1431:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1432:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1433:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1434:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:
1435:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1436:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1437:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1438:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1439:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1440:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1441:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1442:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1443:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1444:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1445:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1446:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1447:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1448:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1449:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1450:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1451:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1452:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1453:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1454:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1455:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1456:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 19534              		.loc 1 1456 0
 19535              		.cfi_startproc
 19536              		@ args = 0, pretend = 0, frame = 0
 19537              		@ frame_needed = 0, uses_anonymous_args = 0
 19538              		@ link register save eliminated.
 19539              	.LVL93:
1457:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1458:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1459:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1460:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1461:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****      pending bits */
1462:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 19540              		.loc 1 1462 0
 19541 0000 41F20A03 		movw	r3, #:lower16:1073877002
 19542 0004 C4F20203 		movt	r3, #:upper16:1073877002
 19543 0008 1870     		strb	r0, [r3, #0]
1463:../Library/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 19544              		.loc 1 1463 0
 19545 000a 7047     		bx	lr
 19546              		.cfi_endproc
 19547              	.LFE61:
 19549              		.section	.data.ADCPrescTable,"aw",%progbits
 19550              		.align	2
 19551              		.set	.LANCHOR1,. + 0
 19554              	ADCPrescTable:
 19555 0000 02       		.byte	2
 19556 0001 04       		.byte	4
 19557 0002 06       		.byte	6
 19558 0003 08       		.byte	8
 19559              		.section	.data.APBAHBPrescTable,"aw",%progbits
 19560              		.align	2
 19561              		.set	.LANCHOR0,. + 0
 19564              	APBAHBPrescTable:
 19565 0000 00       		.byte	0
 19566 0001 00       		.byte	0
 19567 0002 00       		.byte	0
 19568 0003 00       		.byte	0
 19569 0004 01       		.byte	1
 19570 0005 02       		.byte	2
 19571 0006 03       		.byte	3
 19572 0007 04       		.byte	4
 19573 0008 01       		.byte	1
 19574 0009 02       		.byte	2
 19575 000a 03       		.byte	3
 19576 000b 04       		.byte	4
 19577 000c 06       		.byte	6
 19578 000d 07       		.byte	7
 19579 000e 08       		.byte	8
 19580 000f 09       		.byte	9
 19581              		.text
 19582              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18375  .text.RCC_DeInit:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18380  .text.RCC_DeInit:00000000 RCC_DeInit
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18424  .text.RCC_HSEConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18429  .text.RCC_HSEConfig:00000000 RCC_HSEConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18475  .text.RCC_AdjustHSICalibrationValue:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18480  .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18507  .text.RCC_HSICmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18512  .text.RCC_HSICmd:00000000 RCC_HSICmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18530  .text.RCC_PLLConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18535  .text.RCC_PLLConfig:00000000 RCC_PLLConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18562  .text.RCC_PLLCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18567  .text.RCC_PLLCmd:00000000 RCC_PLLCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18585  .text.RCC_PREDIV1Config:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18590  .text.RCC_PREDIV1Config:00000000 RCC_PREDIV1Config
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18618  .text.RCC_SYSCLKConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18623  .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18650  .text.RCC_GetSYSCLKSource:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18655  .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18673  .text.RCC_HCLKConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18678  .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18705  .text.RCC_PCLK1Config:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18710  .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18737  .text.RCC_PCLK2Config:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18742  .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18769  .text.RCC_ITConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18774  .text.RCC_ITConfig:00000000 RCC_ITConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18806  .text.RCC_USBCLKConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18811  .text.RCC_USBCLKConfig:00000000 RCC_USBCLKConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18829  .text.RCC_ADCCLKConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18834  .text.RCC_ADCCLKConfig:00000000 RCC_ADCCLKConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18861  .text.RCC_LSEConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18866  .text.RCC_LSEConfig:00000000 RCC_LSEConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18907  .text.RCC_LSICmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18912  .text.RCC_LSICmd:00000000 RCC_LSICmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18930  .text.RCC_RTCCLKConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18935  .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18955  .text.RCC_RTCCLKCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18960  .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18978  .text.RCC_GetClocksFreq:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:18983  .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19561  .data.APBAHBPrescTable:00000000 .LANCHOR0
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19551  .data.ADCPrescTable:00000000 .LANCHOR1
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19112  .text.RCC_AHBPeriphClockCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19117  .text.RCC_AHBPeriphClockCmd:00000000 RCC_AHBPeriphClockCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19149  .text.RCC_APB2PeriphClockCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19154  .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19186  .text.RCC_APB1PeriphClockCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19191  .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19223  .text.RCC_APB2PeriphResetCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19228  .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19260  .text.RCC_APB1PeriphResetCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19265  .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19297  .text.RCC_BackupResetCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19302  .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19320  .text.RCC_ClockSecuritySystemCmd:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19325  .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19343  .text.RCC_MCOConfig:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19348  .text.RCC_MCOConfig:00000000 RCC_MCOConfig
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19366  .text.RCC_GetFlagStatus:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19371  .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19417  .text.RCC_WaitForHSEStartUp:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19422  .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19475  .text.RCC_ClearFlag:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19480  .text.RCC_ClearFlag:00000000 RCC_ClearFlag
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19499  .text.RCC_GetITStatus:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19504  .text.RCC_GetITStatus:00000000 RCC_GetITStatus
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19527  .text.RCC_ClearITPendingBit:00000000 $t
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19532  .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19550  .data.ADCPrescTable:00000000 $d
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19554  .data.ADCPrescTable:00000000 ADCPrescTable
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19560  .data.APBAHBPrescTable:00000000 $d
C:\Users\user\AppData\Local\Temp\cchdimBh.s:19564  .data.APBAHBPrescTable:00000000 APBAHBPrescTable
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
