

================================================================
== Vitis HLS Report for 'op_data_exe_wb_Pipeline_l_data_b'
================================================================
* Date:           Sun Jun 23 13:22:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ALU_sys_HDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_b  |      109|      109|        11|          1|          1|   100|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    105|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     124|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     124|    168|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln67_fu_105_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln71_fu_123_p2         |         +|   0|  0|  71|          64|          64|
    |icmp_ln67_fu_99_p2         |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 105|          81|          75|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |data_b_blk_n             |   9|          2|    1|          2|
    |gmem1_blk_n_AR           |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_3_fu_62                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |gmem1_addr_reg_165                |  64|   0|   64|          0|
    |i_3_fu_62                         |   7|   0|    7|          0|
    |tmp_b_reg_171                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 124|   0|  124|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_l_data_b|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_l_data_b|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_l_data_b|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_l_data_b|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_l_data_b|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  op_data_exe_wb_Pipeline_l_data_b|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                             gmem1|       pointer|
|data_b_din            |  out|   32|     ap_fifo|                            data_b|       pointer|
|data_b_full_n         |   in|    1|     ap_fifo|                            data_b|       pointer|
|data_b_write          |  out|    1|     ap_fifo|                            data_b|       pointer|
|b                     |   in|   64|     ap_none|                                 b|        scalar|
+----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 14 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 100, void @empty_23, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [core.cpp:81->core.cpp:118->core.cpp:185]   --->   Operation 17 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln67 = store i7 0, i7 %i_3" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 18 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i10.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i7 %i_3" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%icmp_ln67 = icmp_eq  i7 %i, i7 100" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 21 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln67 = add i7 %i, i7 1" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 22 'add' 'add_ln67' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc.i10.split.i, void %for.inc.i14.i.preheader.exitStub" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 23 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i, i2 0" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 24 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i9 %shl_ln2" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 25 'zext' 'zext_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln71 = add i64 %zext_ln71, i64 %b_read" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 26 'add' 'add_ln71' <Predicate = (!icmp_ln67)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln71, i32 2, i32 63" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 27 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i62 %trunc_ln2" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 28 'sext' 'sext_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln71" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 29 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln67 = store i7 %add_ln67, i7 %i_3" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 30 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [8/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 31 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 32 [7/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 32 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 33 [6/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 33 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [5/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 34 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 35 [4/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 35 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 36 [3/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 36 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 37 [2/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 37 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 38 [1/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 38 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 39 [1/1] (7.30ns)   --->   "%tmp_b = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem1_addr" [core.cpp:71->core.cpp:120->core.cpp:185]   --->   Operation 39 'read' 'tmp_b' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.50>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [core.cpp:69->core.cpp:120->core.cpp:185]   --->   Operation 40 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 42 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (3.50ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_b, i32 %tmp_b" [core.cpp:72->core.cpp:120->core.cpp:185]   --->   Operation 43 'write' 'write_ln72' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.i10.i" [core.cpp:67->core.cpp:120->core.cpp:185]   --->   Operation 44 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                    (alloca           ) [ 010000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
b_read                 (read             ) [ 000000000000]
store_ln67             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i                      (load             ) [ 000000000000]
icmp_ln67              (icmp             ) [ 011111111110]
add_ln67               (add              ) [ 000000000000]
br_ln67                (br               ) [ 000000000000]
shl_ln2                (bitconcatenate   ) [ 000000000000]
zext_ln71              (zext             ) [ 000000000000]
add_ln71               (add              ) [ 000000000000]
trunc_ln2              (partselect       ) [ 000000000000]
sext_ln71              (sext             ) [ 000000000000]
gmem1_addr             (getelementptr    ) [ 011111111110]
store_ln67             (store            ) [ 000000000000]
tmp_b_req              (readreq          ) [ 000000000000]
tmp_b                  (read             ) [ 010000000001]
specpipeline_ln69      (specpipeline     ) [ 000000000000]
speclooptripcount_ln67 (speclooptripcount) [ 000000000000]
specloopname_ln67      (specloopname     ) [ 000000000000]
write_ln72             (write            ) [ 000000000000]
br_ln67                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_readreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="tmp_b_req/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_b_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="9"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_b/10 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln72_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="1"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/11 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln67_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln67_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln67_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="shl_ln2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="7" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln71_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln71_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="62" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="0" index="3" bw="7" slack="0"/>
<pin id="134" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln71_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="62" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="gmem1_addr_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln67_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_3_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="icmp_ln67_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="9"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="165" class="1005" name="gmem1_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_b_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_b "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="96" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="66" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="123" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="142"><net_src comp="129" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="105" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="62" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="164"><net_src comp="99" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="143" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="174"><net_src comp="79" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: data_b | {11 }
 - Input state : 
	Port: op_data_exe_wb_Pipeline_l_data_b : b | {1 }
	Port: op_data_exe_wb_Pipeline_l_data_b : gmem1 | {2 3 4 5 6 7 8 9 10 }
	Port: op_data_exe_wb_Pipeline_l_data_b : data_b | {}
  - Chain level:
	State 1
		store_ln67 : 1
		i : 1
		icmp_ln67 : 2
		add_ln67 : 2
		br_ln67 : 3
		shl_ln2 : 2
		zext_ln71 : 3
		add_ln71 : 4
		trunc_ln2 : 5
		sext_ln71 : 6
		gmem1_addr : 7
		store_ln67 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln67_fu_105    |    0    |    14   |
|          |     add_ln71_fu_123    |    0    |    71   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln67_fu_99    |    0    |    14   |
|----------|------------------------|---------|---------|
|   read   |    b_read_read_fu_66   |    0    |    0    |
|          |    tmp_b_read_fu_79    |    0    |    0    |
|----------|------------------------|---------|---------|
|  readreq |    grp_readreq_fu_72   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln72_write_fu_84 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|     shl_ln2_fu_111     |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln71_fu_119    |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|    trunc_ln2_fu_129    |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln71_fu_139    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    99   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem1_addr_reg_165|   32   |
|    i_3_reg_154   |    7   |
| icmp_ln67_reg_161|    1   |
|   tmp_b_reg_171  |   32   |
+------------------+--------+
|       Total      |   72   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   99   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   72   |    -   |
+-----------+--------+--------+
|   Total   |   72   |   99   |
+-----------+--------+--------+
