# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lcd_12864b_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b {C:/zzz/open-fpga/FpgaProjects/lcd_12864b/pll_osc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:49 on Nov 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b" C:/zzz/open-fpga/FpgaProjects/lcd_12864b/pll_osc.v 
# -- Compiling module pll_osc
# 
# Top level modules:
# 	pll_osc
# End time: 16:52:49 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b {C:/zzz/open-fpga/FpgaProjects/lcd_12864b/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:50 on Nov 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b" C:/zzz/open-fpga/FpgaProjects/lcd_12864b/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 16:52:50 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b/db {C:/zzz/open-fpga/FpgaProjects/lcd_12864b/db/pll_osc_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:50 on Nov 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b/db" C:/zzz/open-fpga/FpgaProjects/lcd_12864b/db/pll_osc_altpll.v 
# -- Compiling module pll_osc_altpll
# 
# Top level modules:
# 	pll_osc_altpll
# End time: 16:52:50 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b {C:/zzz/open-fpga/FpgaProjects/lcd_12864b/lcd_12864b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:50 on Nov 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b" C:/zzz/open-fpga/FpgaProjects/lcd_12864b/lcd_12864b.sv 
# -- Compiling module lcd_12864b
# 
# Top level modules:
# 	lcd_12864b
# End time: 16:52:50 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b {C:/zzz/open-fpga/FpgaProjects/lcd_12864b/queue.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:50 on Nov 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b" C:/zzz/open-fpga/FpgaProjects/lcd_12864b/queue.sv 
# -- Compiling module queue
# 
# Top level modules:
# 	queue
# End time: 16:52:50 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b {C:/zzz/open-fpga/FpgaProjects/lcd_12864b/lcd_12864b_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:50 on Nov 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/zzz/open-fpga/FpgaProjects/lcd_12864b" C:/zzz/open-fpga/FpgaProjects/lcd_12864b/lcd_12864b_top.sv 
# -- Compiling module lcd_12864b_top
# 
# Top level modules:
# 	lcd_12864b_top
# End time: 16:52:50 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 

do lcd.do
# 
# set PRJ_DIR "c:/Projects/lcd_12864b"
#  set PRJ_DIR "c:/zzz/open-fpga/FpgaProjects/lcd_12864b"
# c:/zzz/open-fpga/FpgaProjects/lcd_12864b
#  set TB_DIR $PRJ_DIR/simulation/modelsim/tb_lcd_12864b
# c:/zzz/open-fpga/FpgaProjects/lcd_12864b/simulation/modelsim/tb_lcd_12864b
# 
#  vlib $TB_DIR/work
# ** Warning: (vlib-34) Library already exists at "c:/zzz/open-fpga/FpgaProjects/lcd_12864b/simulation/modelsim/tb_lcd_12864b/work".
# 
#  vlog -sv -novopt $PRJ_DIR/lcd_12864b.sv $PRJ_DIR/tb_lcd_12864b.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:04 on Nov 17,2021
# vlog -reportprogress 300 -sv -novopt c:/zzz/open-fpga/FpgaProjects/lcd_12864b/lcd_12864b.sv c:/zzz/open-fpga/FpgaProjects/lcd_12864b/tb_lcd_12864b.sv 
# -- Compiling module lcd_12864b
# -- Compiling module tb_lcd_12864b
# 
# Top level modules:
# 	tb_lcd_12864b
# End time: 16:53:04 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#   
#  vsim tb_lcd_12864b
# vsim tb_lcd_12864b 
# Start time: 16:53:04 on Nov 17,2021
# Loading sv_std.std
# Loading work.tb_lcd_12864b
# Loading work.lcd_12864b
# Loading work.queue
#  
#  add wave /tb_lcd_12864b/clk
#  add wave /tb_lcd_12864b/rs
#  add wave /tb_lcd_12864b/rw
#  add wave /tb_lcd_12864b/e
#  add wave /tb_lcd_12864b/out_data
# 
#  run 68000
# 
#  Testbench lcd_12864b.
# 
# op: EQ  a = 00 b = 00 OK.
# op: EQ  a = 01 b = 01 OK.
# op: EQ  a = 02 b = 02 OK.
# op: EQ  a = 03 b = 03 OK.
# op: EQ  a = 04 b = 04 OK.
# op: EQ  a = 05 b = 05 OK.
# op: EQ  a = 06 b = 06 OK.
# op: EQ  a = 07 b = 07 OK.
# op: EQ  a = 08 b = 08 OK.
# op: EQ  a = 09 b = 09 OK.
# op: EQ  a = 0a b = 0a OK.
# op: EQ  a = 0b b = 0b OK.
# op: EQ  a = 0c b = 0c OK.
# op: EQ  a = 0d b = 0d OK.
# op: EQ  a = 0e b = 0e OK.
# op: EQ  a = 0f b = 0f OK.
# op: EQ  a = 10 b = 10 OK.
# op: EQ  a = 11 b = 11 OK.
# op: EQ  a = 12 b = 12 OK.
# op: EQ  a = 13 b = 13 OK.
# op: EQ  a = 14 b = 14 OK.
# op: EQ  a = 15 b = 15 OK.
# op: EQ  a = 16 b = 16 OK.
# op: EQ  a = 17 b = 17 OK.
# op: EQ  a = 18 b = 18 OK.
# op: EQ  a = 19 b = 19 OK.
# op: EQ  a = 1a b = 1a OK.
# op: EQ  a = 1b b = 1b OK.
# op: EQ  a = 1c b = 1c OK.
# op: EQ  a = 1d b = 1d OK.
# op: EQ  a = 1e b = 1e OK.
# op: EQ  a = 1f b = 1f OK.
# End time: 16:53:25 on Nov 17,2021, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
