// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax_Pipeline_VITIS_LOOP_248_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_val,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        max_val_1_out,
        max_val_1_out_ap_vld,
        grp_fu_1017_p_din0,
        grp_fu_1017_p_din1,
        grp_fu_1017_p_opcode,
        grp_fu_1017_p_dout0,
        grp_fu_1017_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] max_val;
output  [10:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [10:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [10:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [10:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [10:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [10:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [10:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [10:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [10:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [10:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [10:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [10:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [10:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [10:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [10:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [10:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [31:0] max_val_1_out;
output   max_val_1_out_ap_vld;
output  [31:0] grp_fu_1017_p_din0;
output  [31:0] grp_fu_1017_p_din1;
output  [4:0] grp_fu_1017_p_opcode;
input  [0:0] grp_fu_1017_p_dout0;
output   grp_fu_1017_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg x_4_ce0;
reg x_5_ce0;
reg x_6_ce0;
reg x_7_ce0;
reg x_8_ce0;
reg x_9_ce0;
reg x_10_ce0;
reg x_11_ce0;
reg x_12_ce0;
reg x_13_ce0;
reg x_14_ce0;
reg x_15_ce0;
reg max_val_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln248_fu_326_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln248_reg_531;
wire   [3:0] trunc_ln250_fu_362_p1;
reg   [3:0] trunc_ln250_reg_615;
reg   [31:0] max_val_1_load_1_reg_620;
wire   [31:0] max_val_2_fu_381_p18;
reg   [31:0] max_val_2_reg_627;
wire   [63:0] zext_ln250_fu_342_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] max_val_1_fu_80;
wire   [31:0] max_val_3_fu_501_p3;
reg   [31:0] ap_sig_allocacmp_max_val_1_load_1;
wire    ap_loop_init;
reg   [15:0] i_fu_84;
wire   [15:0] add_ln248_fu_366_p2;
reg   [15:0] ap_sig_allocacmp_i_1;
wire    ap_block_pp0_stage0_01001;
wire   [10:0] lshr_ln_fu_332_p4;
wire   [31:0] bitcast_ln250_fu_419_p1;
wire   [31:0] bitcast_ln250_1_fu_436_p1;
wire   [7:0] tmp_fu_422_p4;
wire   [22:0] trunc_ln250_1_fu_432_p1;
wire   [0:0] icmp_ln250_1_fu_459_p2;
wire   [0:0] icmp_ln250_fu_453_p2;
wire   [7:0] tmp_1_fu_439_p4;
wire   [22:0] trunc_ln250_2_fu_449_p1;
wire   [0:0] icmp_ln250_3_fu_477_p2;
wire   [0:0] icmp_ln250_2_fu_471_p2;
wire   [0:0] or_ln250_fu_465_p2;
wire   [0:0] or_ln250_1_fu_483_p2;
wire   [0:0] and_ln250_fu_489_p2;
wire   [0:0] and_ln250_1_fu_495_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U397(
    .din0(x_0_q0),
    .din1(x_1_q0),
    .din2(x_2_q0),
    .din3(x_3_q0),
    .din4(x_4_q0),
    .din5(x_5_q0),
    .din6(x_6_q0),
    .din7(x_7_q0),
    .din8(x_8_q0),
    .din9(x_9_q0),
    .din10(x_10_q0),
    .din11(x_11_q0),
    .din12(x_12_q0),
    .din13(x_13_q0),
    .din14(x_14_q0),
    .din15(x_15_q0),
    .din16(trunc_ln250_reg_615),
    .dout(max_val_2_fu_381_p18)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln248_fu_326_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_84 <= add_ln248_fu_366_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_84 <= 16'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_val_1_fu_80 <= max_val;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            max_val_1_fu_80 <= max_val_3_fu_501_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_531 <= icmp_ln248_fu_326_p2;
        max_val_1_load_1_reg_620 <= ap_sig_allocacmp_max_val_1_load_1;
        max_val_2_reg_627 <= max_val_2_fu_381_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_326_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln250_reg_615 <= trunc_ln250_fu_362_p1;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_326_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 16'd1;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_max_val_1_load_1 = max_val_3_fu_501_p3;
    end else begin
        ap_sig_allocacmp_max_val_1_load_1 = max_val_1_fu_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_reg_531 == 1'd1))) begin
        max_val_1_out_ap_vld = 1'b1;
    end else begin
        max_val_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln248_fu_366_p2 = (ap_sig_allocacmp_i_1 + 16'd1);

assign and_ln250_1_fu_495_p2 = (grp_fu_1017_p_dout0 & and_ln250_fu_489_p2);

assign and_ln250_fu_489_p2 = (or_ln250_fu_465_p2 & or_ln250_1_fu_483_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln250_1_fu_436_p1 = max_val_1_load_1_reg_620;

assign bitcast_ln250_fu_419_p1 = max_val_2_reg_627;

assign grp_fu_1017_p_ce = 1'b1;

assign grp_fu_1017_p_din0 = max_val_2_fu_381_p18;

assign grp_fu_1017_p_din1 = ap_sig_allocacmp_max_val_1_load_1;

assign grp_fu_1017_p_opcode = 5'd2;

assign icmp_ln248_fu_326_p2 = ((ap_sig_allocacmp_i_1 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln250_1_fu_459_p2 = ((trunc_ln250_1_fu_432_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln250_2_fu_471_p2 = ((tmp_1_fu_439_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln250_3_fu_477_p2 = ((trunc_ln250_2_fu_449_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln250_fu_453_p2 = ((tmp_fu_422_p4 != 8'd255) ? 1'b1 : 1'b0);

assign lshr_ln_fu_332_p4 = {{ap_sig_allocacmp_i_1[14:4]}};

assign max_val_1_out = max_val_1_fu_80;

assign max_val_3_fu_501_p3 = ((and_ln250_1_fu_495_p2[0:0] == 1'b1) ? max_val_2_reg_627 : max_val_1_load_1_reg_620);

assign or_ln250_1_fu_483_p2 = (icmp_ln250_3_fu_477_p2 | icmp_ln250_2_fu_471_p2);

assign or_ln250_fu_465_p2 = (icmp_ln250_fu_453_p2 | icmp_ln250_1_fu_459_p2);

assign tmp_1_fu_439_p4 = {{bitcast_ln250_1_fu_436_p1[30:23]}};

assign tmp_fu_422_p4 = {{bitcast_ln250_fu_419_p1[30:23]}};

assign trunc_ln250_1_fu_432_p1 = bitcast_ln250_fu_419_p1[22:0];

assign trunc_ln250_2_fu_449_p1 = bitcast_ln250_1_fu_436_p1[22:0];

assign trunc_ln250_fu_362_p1 = ap_sig_allocacmp_i_1[3:0];

assign x_0_address0 = zext_ln250_fu_342_p1;

assign x_10_address0 = zext_ln250_fu_342_p1;

assign x_11_address0 = zext_ln250_fu_342_p1;

assign x_12_address0 = zext_ln250_fu_342_p1;

assign x_13_address0 = zext_ln250_fu_342_p1;

assign x_14_address0 = zext_ln250_fu_342_p1;

assign x_15_address0 = zext_ln250_fu_342_p1;

assign x_1_address0 = zext_ln250_fu_342_p1;

assign x_2_address0 = zext_ln250_fu_342_p1;

assign x_3_address0 = zext_ln250_fu_342_p1;

assign x_4_address0 = zext_ln250_fu_342_p1;

assign x_5_address0 = zext_ln250_fu_342_p1;

assign x_6_address0 = zext_ln250_fu_342_p1;

assign x_7_address0 = zext_ln250_fu_342_p1;

assign x_8_address0 = zext_ln250_fu_342_p1;

assign x_9_address0 = zext_ln250_fu_342_p1;

assign zext_ln250_fu_342_p1 = lshr_ln_fu_332_p4;

endmodule //activation_accelerator_float_safe_softmax_Pipeline_VITIS_LOOP_248_1
