
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f7f4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c88  0800f9d4  0800f9d4  000109d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801165c  0801165c  000131f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801165c  0801165c  0001265c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011664  08011664  000131f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011664  08011664  00012664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011668  08011668  00012668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0801166c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003484  200001f0  0801185c  000131f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003674  0801185c  00013674  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002795d  00000000  00000000  00013220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000061d3  00000000  00000000  0003ab7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e78  00000000  00000000  00040d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000171d  00000000  00000000  00042bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000d778  00000000  00000000  000442e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d40c  00000000  00000000  00051a5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db816  00000000  00000000  0007ee69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a67f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008240  00000000  00000000  0015a6c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00162904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f9bc 	.word	0x0800f9bc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800f9bc 	.word	0x0800f9bc

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 1;

void display_Setup() {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8000600:	f000 fa1a 	bl	8000a38 <ssd1306_Init>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}

08000608 <display_Boot>:

void display_Boot(void) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800060e:	2000      	movs	r0, #0
 8000610:	f000 fa7c 	bl	8000b0c <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8000614:	2114      	movs	r1, #20
 8000616:	200a      	movs	r0, #10
 8000618:	f000 fbc4 	bl	8000da4 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800061c:	4b0b      	ldr	r3, [pc, #44]	@ (800064c <display_Boot+0x44>)
 800061e:	2201      	movs	r2, #1
 8000620:	9200      	str	r2, [sp, #0]
 8000622:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000624:	480a      	ldr	r0, [pc, #40]	@ (8000650 <display_Boot+0x48>)
 8000626:	f000 fb97 	bl	8000d58 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800062a:	212d      	movs	r1, #45	@ 0x2d
 800062c:	2019      	movs	r0, #25
 800062e:	f000 fbb9 	bl	8000da4 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8000632:	4b08      	ldr	r3, [pc, #32]	@ (8000654 <display_Boot+0x4c>)
 8000634:	2201      	movs	r2, #1
 8000636:	9200      	str	r2, [sp, #0]
 8000638:	cb0e      	ldmia	r3, {r1, r2, r3}
 800063a:	4807      	ldr	r0, [pc, #28]	@ (8000658 <display_Boot+0x50>)
 800063c:	f000 fb8c 	bl	8000d58 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000640:	f000 fa7c 	bl	8000b3c <ssd1306_UpdateScreen>
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	080115dc 	.word	0x080115dc
 8000650:	0800f9d4 	.word	0x0800f9d4
 8000654:	080115d0 	.word	0x080115d0
 8000658:	0800f9e0 	.word	0x0800f9e0

0800065c <display_StatusPage>:

void display_StatusPage(void) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b08c      	sub	sp, #48	@ 0x30
 8000660:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8000662:	4b6f      	ldr	r3, [pc, #444]	@ (8000820 <display_StatusPage+0x1c4>)
 8000664:	881b      	ldrh	r3, [r3, #0]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d002      	beq.n	8000670 <display_StatusPage+0x14>
 800066a:	2b01      	cmp	r3, #1
 800066c:	d057      	beq.n	800071e <display_StatusPage+0xc2>
 800066e:	e0d1      	b.n	8000814 <display_StatusPage+0x1b8>
		case 0:
			ssd1306_Fill(Black);
 8000670:	2000      	movs	r0, #0
 8000672:	f000 fa4b 	bl	8000b0c <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 8000676:	2100      	movs	r1, #0
 8000678:	2019      	movs	r0, #25
 800067a:	f000 fb93 	bl	8000da4 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 800067e:	4b69      	ldr	r3, [pc, #420]	@ (8000824 <display_StatusPage+0x1c8>)
 8000680:	2201      	movs	r2, #1
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000686:	4868      	ldr	r0, [pc, #416]	@ (8000828 <display_StatusPage+0x1cc>)
 8000688:	f000 fb66 	bl	8000d58 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800068c:	2119      	movs	r1, #25
 800068e:	2002      	movs	r0, #2
 8000690:	f000 fb88 	bl	8000da4 <ssd1306_SetCursor>
			sprintf(buf, "Slave Add: 0x%02X", modbusGetSlaveAddress());
 8000694:	f002 fad6 	bl	8002c44 <modbusGetSlaveAddress>
 8000698:	4603      	mov	r3, r0
 800069a:	461a      	mov	r2, r3
 800069c:	f107 0308 	add.w	r3, r7, #8
 80006a0:	4962      	ldr	r1, [pc, #392]	@ (800082c <display_StatusPage+0x1d0>)
 80006a2:	4618      	mov	r0, r3
 80006a4:	f00e fcea 	bl	800f07c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80006a8:	4b61      	ldr	r3, [pc, #388]	@ (8000830 <display_StatusPage+0x1d4>)
 80006aa:	f107 0008 	add.w	r0, r7, #8
 80006ae:	2201      	movs	r2, #1
 80006b0:	9200      	str	r2, [sp, #0]
 80006b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80006b4:	f000 fb50 	bl	8000d58 <ssd1306_WriteString>

			uint16_t ina226_address = 0x40; // 7-bit I2C address
 80006b8:	2340      	movs	r3, #64	@ 0x40
 80006ba:	80fb      	strh	r3, [r7, #6]

			ssd1306_SetCursor(2, 40);
 80006bc:	2128      	movs	r1, #40	@ 0x28
 80006be:	2002      	movs	r0, #2
 80006c0:	f000 fb70 	bl	8000da4 <ssd1306_SetCursor>
			sprintf(buf, "Supply Voltage: %dV", INA226_ReadBusVoltage(&ina226_address));
 80006c4:	1dbb      	adds	r3, r7, #6
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 f95b 	bl	8000982 <INA226_ReadBusVoltage>
 80006cc:	4603      	mov	r3, r0
 80006ce:	461a      	mov	r2, r3
 80006d0:	f107 0308 	add.w	r3, r7, #8
 80006d4:	4957      	ldr	r1, [pc, #348]	@ (8000834 <display_StatusPage+0x1d8>)
 80006d6:	4618      	mov	r0, r3
 80006d8:	f00e fcd0 	bl	800f07c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80006dc:	4b54      	ldr	r3, [pc, #336]	@ (8000830 <display_StatusPage+0x1d4>)
 80006de:	f107 0008 	add.w	r0, r7, #8
 80006e2:	2201      	movs	r2, #1
 80006e4:	9200      	str	r2, [sp, #0]
 80006e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80006e8:	f000 fb36 	bl	8000d58 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 80006ec:	2137      	movs	r1, #55	@ 0x37
 80006ee:	2002      	movs	r0, #2
 80006f0:	f000 fb58 	bl	8000da4 <ssd1306_SetCursor>
			sprintf(buf, "Current Draw: %dmA", INA226_ReadCurrent(&ina226_address));
 80006f4:	1dbb      	adds	r3, r7, #6
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 f954 	bl	80009a4 <INA226_ReadCurrent>
 80006fc:	4603      	mov	r3, r0
 80006fe:	461a      	mov	r2, r3
 8000700:	f107 0308 	add.w	r3, r7, #8
 8000704:	494c      	ldr	r1, [pc, #304]	@ (8000838 <display_StatusPage+0x1dc>)
 8000706:	4618      	mov	r0, r3
 8000708:	f00e fcb8 	bl	800f07c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800070c:	4b48      	ldr	r3, [pc, #288]	@ (8000830 <display_StatusPage+0x1d4>)
 800070e:	f107 0008 	add.w	r0, r7, #8
 8000712:	2201      	movs	r2, #1
 8000714:	9200      	str	r2, [sp, #0]
 8000716:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000718:	f000 fb1e 	bl	8000d58 <ssd1306_WriteString>
			break;
 800071c:	e07a      	b.n	8000814 <display_StatusPage+0x1b8>
		case 1:
			ssd1306_Fill(Black);
 800071e:	2000      	movs	r0, #0
 8000720:	f000 f9f4 	bl	8000b0c <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8000724:	2100      	movs	r1, #0
 8000726:	201e      	movs	r0, #30
 8000728:	f000 fb3c 	bl	8000da4 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800072c:	4b3d      	ldr	r3, [pc, #244]	@ (8000824 <display_StatusPage+0x1c8>)
 800072e:	2201      	movs	r2, #1
 8000730:	9200      	str	r2, [sp, #0]
 8000732:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000734:	4841      	ldr	r0, [pc, #260]	@ (800083c <display_StatusPage+0x1e0>)
 8000736:	f000 fb0f 	bl	8000d58 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800073a:	2119      	movs	r1, #25
 800073c:	2002      	movs	r0, #2
 800073e:	f000 fb31 	bl	8000da4 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 8000742:	2000      	movs	r0, #0
 8000744:	f000 fba8 	bl	8000e98 <io_coil_read>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <display_StatusPage+0xf6>
 800074e:	4a3c      	ldr	r2, [pc, #240]	@ (8000840 <display_StatusPage+0x1e4>)
 8000750:	e000      	b.n	8000754 <display_StatusPage+0xf8>
 8000752:	4a3c      	ldr	r2, [pc, #240]	@ (8000844 <display_StatusPage+0x1e8>)
 8000754:	f107 0308 	add.w	r3, r7, #8
 8000758:	493b      	ldr	r1, [pc, #236]	@ (8000848 <display_StatusPage+0x1ec>)
 800075a:	4618      	mov	r0, r3
 800075c:	f00e fc8e 	bl	800f07c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8000760:	4b33      	ldr	r3, [pc, #204]	@ (8000830 <display_StatusPage+0x1d4>)
 8000762:	f107 0008 	add.w	r0, r7, #8
 8000766:	2201      	movs	r2, #1
 8000768:	9200      	str	r2, [sp, #0]
 800076a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800076c:	f000 faf4 	bl	8000d58 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8000770:	2128      	movs	r1, #40	@ 0x28
 8000772:	2002      	movs	r0, #2
 8000774:	f000 fb16 	bl	8000da4 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 8000778:	2001      	movs	r0, #1
 800077a:	f000 fb8d 	bl	8000e98 <io_coil_read>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <display_StatusPage+0x12c>
 8000784:	4a2e      	ldr	r2, [pc, #184]	@ (8000840 <display_StatusPage+0x1e4>)
 8000786:	e000      	b.n	800078a <display_StatusPage+0x12e>
 8000788:	4a2e      	ldr	r2, [pc, #184]	@ (8000844 <display_StatusPage+0x1e8>)
 800078a:	f107 0308 	add.w	r3, r7, #8
 800078e:	492f      	ldr	r1, [pc, #188]	@ (800084c <display_StatusPage+0x1f0>)
 8000790:	4618      	mov	r0, r3
 8000792:	f00e fc73 	bl	800f07c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8000796:	4b26      	ldr	r3, [pc, #152]	@ (8000830 <display_StatusPage+0x1d4>)
 8000798:	f107 0008 	add.w	r0, r7, #8
 800079c:	2201      	movs	r2, #1
 800079e:	9200      	str	r2, [sp, #0]
 80007a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007a2:	f000 fad9 	bl	8000d58 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80007a6:	2119      	movs	r1, #25
 80007a8:	203c      	movs	r0, #60	@ 0x3c
 80007aa:	f000 fafb 	bl	8000da4 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80007ae:	2002      	movs	r0, #2
 80007b0:	f000 fb72 	bl	8000e98 <io_coil_read>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <display_StatusPage+0x162>
 80007ba:	4a21      	ldr	r2, [pc, #132]	@ (8000840 <display_StatusPage+0x1e4>)
 80007bc:	e000      	b.n	80007c0 <display_StatusPage+0x164>
 80007be:	4a21      	ldr	r2, [pc, #132]	@ (8000844 <display_StatusPage+0x1e8>)
 80007c0:	f107 0308 	add.w	r3, r7, #8
 80007c4:	4922      	ldr	r1, [pc, #136]	@ (8000850 <display_StatusPage+0x1f4>)
 80007c6:	4618      	mov	r0, r3
 80007c8:	f00e fc58 	bl	800f07c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <display_StatusPage+0x1d4>)
 80007ce:	f107 0008 	add.w	r0, r7, #8
 80007d2:	2201      	movs	r2, #1
 80007d4:	9200      	str	r2, [sp, #0]
 80007d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80007d8:	f000 fabe 	bl	8000d58 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80007dc:	2128      	movs	r1, #40	@ 0x28
 80007de:	203c      	movs	r0, #60	@ 0x3c
 80007e0:	f000 fae0 	bl	8000da4 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 80007e4:	2003      	movs	r0, #3
 80007e6:	f000 fb57 	bl	8000e98 <io_coil_read>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <display_StatusPage+0x198>
 80007f0:	4a13      	ldr	r2, [pc, #76]	@ (8000840 <display_StatusPage+0x1e4>)
 80007f2:	e000      	b.n	80007f6 <display_StatusPage+0x19a>
 80007f4:	4a13      	ldr	r2, [pc, #76]	@ (8000844 <display_StatusPage+0x1e8>)
 80007f6:	f107 0308 	add.w	r3, r7, #8
 80007fa:	4916      	ldr	r1, [pc, #88]	@ (8000854 <display_StatusPage+0x1f8>)
 80007fc:	4618      	mov	r0, r3
 80007fe:	f00e fc3d 	bl	800f07c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <display_StatusPage+0x1d4>)
 8000804:	f107 0008 	add.w	r0, r7, #8
 8000808:	2201      	movs	r2, #1
 800080a:	9200      	str	r2, [sp, #0]
 800080c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800080e:	f000 faa3 	bl	8000d58 <ssd1306_WriteString>
			break;
 8000812:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8000814:	f000 f992 	bl	8000b3c <ssd1306_UpdateScreen>
}
 8000818:	bf00      	nop
 800081a:	3728      	adds	r7, #40	@ 0x28
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	2000020c 	.word	0x2000020c
 8000824:	080115dc 	.word	0x080115dc
 8000828:	0800f9ec 	.word	0x0800f9ec
 800082c:	0800f9f4 	.word	0x0800f9f4
 8000830:	080115c4 	.word	0x080115c4
 8000834:	0800fa08 	.word	0x0800fa08
 8000838:	0800fa1c 	.word	0x0800fa1c
 800083c:	0800fa30 	.word	0x0800fa30
 8000840:	0800fa38 	.word	0x0800fa38
 8000844:	0800fa3c 	.word	0x0800fa3c
 8000848:	0800fa40 	.word	0x0800fa40
 800084c:	0800fa48 	.word	0x0800fa48
 8000850:	0800fa50 	.word	0x0800fa50
 8000854:	0800fa58 	.word	0x0800fa58

08000858 <display_BtnPress>:

void display_BtnPress() {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <display_BtnPress+0x2c>)
 800085e:	881a      	ldrh	r2, [r3, #0]
 8000860:	4b09      	ldr	r3, [pc, #36]	@ (8000888 <display_BtnPress+0x30>)
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	429a      	cmp	r2, r3
 8000866:	d103      	bne.n	8000870 <display_BtnPress+0x18>
		currentPage = 0;
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <display_BtnPress+0x2c>)
 800086a:	2200      	movs	r2, #0
 800086c:	801a      	strh	r2, [r3, #0]
 800086e:	e005      	b.n	800087c <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8000870:	4b04      	ldr	r3, [pc, #16]	@ (8000884 <display_BtnPress+0x2c>)
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	3301      	adds	r3, #1
 8000876:	b29a      	uxth	r2, r3
 8000878:	4b02      	ldr	r3, [pc, #8]	@ (8000884 <display_BtnPress+0x2c>)
 800087a:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 800087c:	f7ff feee 	bl	800065c <display_StatusPage>
}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	2000020c 	.word	0x2000020c
 8000888:	20000000 	.word	0x20000000

0800088c <I2C_Transmit>:
void I2C_Setup(I2C_HandleTypeDef* handle) {
	hi2c = handle;
}


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af02      	add	r7, sp, #8
 8000892:	4603      	mov	r3, r0
 8000894:	6039      	str	r1, [r7, #0]
 8000896:	80fb      	strh	r3, [r7, #6]
 8000898:	4613      	mov	r3, r2
 800089a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 800089c:	4b07      	ldr	r3, [pc, #28]	@ (80008bc <I2C_Transmit+0x30>)
 800089e:	6818      	ldr	r0, [r3, #0]
 80008a0:	88bb      	ldrh	r3, [r7, #4]
 80008a2:	88f9      	ldrh	r1, [r7, #6]
 80008a4:	f04f 32ff 	mov.w	r2, #4294967295
 80008a8:	9200      	str	r2, [sp, #0]
 80008aa:	683a      	ldr	r2, [r7, #0]
 80008ac:	f005 f844 	bl	8005938 <HAL_I2C_Master_Transmit>
 80008b0:	4603      	mov	r3, r0
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20000210 	.word	0x20000210

080008c0 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	4603      	mov	r3, r0
 80008c8:	6039      	str	r1, [r7, #0]
 80008ca:	80fb      	strh	r3, [r7, #6]
 80008cc:	4613      	mov	r3, r2
 80008ce:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80008d0:	4b07      	ldr	r3, [pc, #28]	@ (80008f0 <I2C_Receive+0x30>)
 80008d2:	6818      	ldr	r0, [r3, #0]
 80008d4:	88bb      	ldrh	r3, [r7, #4]
 80008d6:	88f9      	ldrh	r1, [r7, #6]
 80008d8:	f04f 32ff 	mov.w	r2, #4294967295
 80008dc:	9200      	str	r2, [sp, #0]
 80008de:	683a      	ldr	r2, [r7, #0]
 80008e0:	f005 f942 	bl	8005b68 <HAL_I2C_Master_Receive>
 80008e4:	4603      	mov	r3, r0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20000210 	.word	0x20000210

080008f4 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	4608      	mov	r0, r1
 80008fe:	4611      	mov	r1, r2
 8000900:	461a      	mov	r2, r3
 8000902:	4603      	mov	r3, r0
 8000904:	817b      	strh	r3, [r7, #10]
 8000906:	460b      	mov	r3, r1
 8000908:	727b      	strb	r3, [r7, #9]
 800090a:	4613      	mov	r3, r2
 800090c:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800090e:	897b      	ldrh	r3, [r7, #10]
 8000910:	005b      	lsls	r3, r3, #1
 8000912:	b29b      	uxth	r3, r3
 8000914:	f107 0109 	add.w	r1, r7, #9
 8000918:	2201      	movs	r2, #1
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff ffb6 	bl	800088c <I2C_Transmit>
 8000920:	4603      	mov	r3, r0
 8000922:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8000924:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	b21b      	sxth	r3, r3
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	b21b      	sxth	r3, r3
 8000932:	b29b      	uxth	r3, r3
 8000934:	88fa      	ldrh	r2, [r7, #6]
 8000936:	68f9      	ldr	r1, [r7, #12]
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff ffc1 	bl	80008c0 <I2C_Receive>
 800093e:	4603      	mov	r3, r0
 8000940:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 8000942:	bf00      	nop
 8000944:	3718      	adds	r7, #24
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <INA226_ReadRegister>:
#include "i2c/ina226.h"
#include "i2c/i2c.h"
#include "usb_serial.h" //debug

static uint16_t INA226_ReadRegister(uint16_t address, uint8_t reg) {
 800094a:	b580      	push	{r7, lr}
 800094c:	b084      	sub	sp, #16
 800094e:	af00      	add	r7, sp, #0
 8000950:	4603      	mov	r3, r0
 8000952:	460a      	mov	r2, r1
 8000954:	80fb      	strh	r3, [r7, #6]
 8000956:	4613      	mov	r3, r2
 8000958:	717b      	strb	r3, [r7, #5]
	uint8_t buffer[2];
	I2C_Read(buffer, address, reg, 2);
 800095a:	797a      	ldrb	r2, [r7, #5]
 800095c:	88f9      	ldrh	r1, [r7, #6]
 800095e:	f107 000c 	add.w	r0, r7, #12
 8000962:	2302      	movs	r3, #2
 8000964:	f7ff ffc6 	bl	80008f4 <I2C_Read>
	return ((uint16_t)buffer[0] << 8) | buffer[1];
 8000968:	7b3b      	ldrb	r3, [r7, #12]
 800096a:	b21b      	sxth	r3, r3
 800096c:	021b      	lsls	r3, r3, #8
 800096e:	b21a      	sxth	r2, r3
 8000970:	7b7b      	ldrb	r3, [r7, #13]
 8000972:	b21b      	sxth	r3, r3
 8000974:	4313      	orrs	r3, r2
 8000976:	b21b      	sxth	r3, r3
 8000978:	b29b      	uxth	r3, r3
}
 800097a:	4618      	mov	r0, r3
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <INA226_ReadBusVoltage>:

uint16_t INA226_ReadBusVoltage(void* context) {
 8000982:	b580      	push	{r7, lr}
 8000984:	b084      	sub	sp, #16
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
	uint16_t address = *((uint16_t*)context);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	881b      	ldrh	r3, [r3, #0]
 800098e:	81fb      	strh	r3, [r7, #14]
	return INA226_ReadRegister(address, INA226_REG_BUS_VOLTAGE);
 8000990:	89fb      	ldrh	r3, [r7, #14]
 8000992:	2102      	movs	r1, #2
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff ffd8 	bl	800094a <INA226_ReadRegister>
 800099a:	4603      	mov	r3, r0
}
 800099c:	4618      	mov	r0, r3
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <INA226_ReadCurrent>:

uint16_t INA226_ReadCurrent(void* context) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	uint16_t address = *((uint16_t*)context);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	881b      	ldrh	r3, [r3, #0]
 80009b0:	81fb      	strh	r3, [r7, #14]
	return INA226_ReadRegister(address, INA226_REG_CURRENT);
 80009b2:	89fb      	ldrh	r3, [r7, #14]
 80009b4:	2104      	movs	r1, #4
 80009b6:	4618      	mov	r0, r3
 80009b8:	f7ff ffc7 	bl	800094a <INA226_ReadRegister>
 80009bc:	4603      	mov	r3, r0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af04      	add	r7, sp, #16
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80009de:	f04f 33ff 	mov.w	r3, #4294967295
 80009e2:	9302      	str	r3, [sp, #8]
 80009e4:	2301      	movs	r3, #1
 80009e6:	9301      	str	r3, [sp, #4]
 80009e8:	1dfb      	adds	r3, r7, #7
 80009ea:	9300      	str	r3, [sp, #0]
 80009ec:	2301      	movs	r3, #1
 80009ee:	2200      	movs	r2, #0
 80009f0:	2178      	movs	r1, #120	@ 0x78
 80009f2:	4803      	ldr	r0, [pc, #12]	@ (8000a00 <ssd1306_WriteCommand+0x2c>)
 80009f4:	f005 f9ae 	bl	8005d54 <HAL_I2C_Mem_Write>
}
 80009f8:	bf00      	nop
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000f04 	.word	0x20000f04

08000a04 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af04      	add	r7, sp, #16
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	f04f 32ff 	mov.w	r2, #4294967295
 8000a16:	9202      	str	r2, [sp, #8]
 8000a18:	9301      	str	r3, [sp, #4]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	2301      	movs	r3, #1
 8000a20:	2240      	movs	r2, #64	@ 0x40
 8000a22:	2178      	movs	r1, #120	@ 0x78
 8000a24:	4803      	ldr	r0, [pc, #12]	@ (8000a34 <ssd1306_WriteData+0x30>)
 8000a26:	f005 f995 	bl	8005d54 <HAL_I2C_Mem_Write>
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000f04 	.word	0x20000f04

08000a38 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000a3c:	f7ff ffc3 	bl	80009c6 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000a40:	2064      	movs	r0, #100	@ 0x64
 8000a42:	f002 fbbf 	bl	80031c4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000a46:	2000      	movs	r0, #0
 8000a48:	f000 f9d8 	bl	8000dfc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000a4c:	2020      	movs	r0, #32
 8000a4e:	f7ff ffc1 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000a52:	2000      	movs	r0, #0
 8000a54:	f7ff ffbe 	bl	80009d4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000a58:	20b0      	movs	r0, #176	@ 0xb0
 8000a5a:	f7ff ffbb 	bl	80009d4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000a5e:	20c8      	movs	r0, #200	@ 0xc8
 8000a60:	f7ff ffb8 	bl	80009d4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff ffb5 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000a6a:	2010      	movs	r0, #16
 8000a6c:	f7ff ffb2 	bl	80009d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000a70:	2040      	movs	r0, #64	@ 0x40
 8000a72:	f7ff ffaf 	bl	80009d4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000a76:	20ff      	movs	r0, #255	@ 0xff
 8000a78:	f000 f9ac 	bl	8000dd4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000a7c:	20a1      	movs	r0, #161	@ 0xa1
 8000a7e:	f7ff ffa9 	bl	80009d4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000a82:	20a6      	movs	r0, #166	@ 0xa6
 8000a84:	f7ff ffa6 	bl	80009d4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000a88:	20a8      	movs	r0, #168	@ 0xa8
 8000a8a:	f7ff ffa3 	bl	80009d4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000a8e:	203f      	movs	r0, #63	@ 0x3f
 8000a90:	f7ff ffa0 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000a94:	20a4      	movs	r0, #164	@ 0xa4
 8000a96:	f7ff ff9d 	bl	80009d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000a9a:	20d3      	movs	r0, #211	@ 0xd3
 8000a9c:	f7ff ff9a 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f7ff ff97 	bl	80009d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000aa6:	20d5      	movs	r0, #213	@ 0xd5
 8000aa8:	f7ff ff94 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000aac:	20f0      	movs	r0, #240	@ 0xf0
 8000aae:	f7ff ff91 	bl	80009d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000ab2:	20d9      	movs	r0, #217	@ 0xd9
 8000ab4:	f7ff ff8e 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000ab8:	2022      	movs	r0, #34	@ 0x22
 8000aba:	f7ff ff8b 	bl	80009d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8000abe:	20da      	movs	r0, #218	@ 0xda
 8000ac0:	f7ff ff88 	bl	80009d4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8000ac4:	2012      	movs	r0, #18
 8000ac6:	f7ff ff85 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000aca:	20db      	movs	r0, #219	@ 0xdb
 8000acc:	f7ff ff82 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000ad0:	2020      	movs	r0, #32
 8000ad2:	f7ff ff7f 	bl	80009d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000ad6:	208d      	movs	r0, #141	@ 0x8d
 8000ad8:	f7ff ff7c 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000adc:	2014      	movs	r0, #20
 8000ade:	f7ff ff79 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8000ae2:	2001      	movs	r0, #1
 8000ae4:	f000 f98a 	bl	8000dfc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f000 f80f 	bl	8000b0c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8000aee:	f000 f825 	bl	8000b3c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8000af2:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <ssd1306_Init+0xd0>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000af8:	4b03      	ldr	r3, [pc, #12]	@ (8000b08 <ssd1306_Init+0xd0>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8000afe:	4b02      	ldr	r3, [pc, #8]	@ (8000b08 <ssd1306_Init+0xd0>)
 8000b00:	2201      	movs	r2, #1
 8000b02:	711a      	strb	r2, [r3, #4]
}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000614 	.word	0x20000614

08000b0c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d101      	bne.n	8000b20 <ssd1306_Fill+0x14>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	e000      	b.n	8000b22 <ssd1306_Fill+0x16>
 8000b20:	23ff      	movs	r3, #255	@ 0xff
 8000b22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b26:	4619      	mov	r1, r3
 8000b28:	4803      	ldr	r0, [pc, #12]	@ (8000b38 <ssd1306_Fill+0x2c>)
 8000b2a:	f00e fae3 	bl	800f0f4 <memset>
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20000214 	.word	0x20000214

08000b3c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000b42:	2300      	movs	r3, #0
 8000b44:	71fb      	strb	r3, [r7, #7]
 8000b46:	e016      	b.n	8000b76 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	3b50      	subs	r3, #80	@ 0x50
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff ff40 	bl	80009d4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000b54:	2000      	movs	r0, #0
 8000b56:	f7ff ff3d 	bl	80009d4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000b5a:	2010      	movs	r0, #16
 8000b5c:	f7ff ff3a 	bl	80009d4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000b60:	79fb      	ldrb	r3, [r7, #7]
 8000b62:	01db      	lsls	r3, r3, #7
 8000b64:	4a08      	ldr	r2, [pc, #32]	@ (8000b88 <ssd1306_UpdateScreen+0x4c>)
 8000b66:	4413      	add	r3, r2
 8000b68:	2180      	movs	r1, #128	@ 0x80
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f7ff ff4a 	bl	8000a04 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	3301      	adds	r3, #1
 8000b74:	71fb      	strb	r3, [r7, #7]
 8000b76:	79fb      	ldrb	r3, [r7, #7]
 8000b78:	2b07      	cmp	r3, #7
 8000b7a:	d9e5      	bls.n	8000b48 <ssd1306_UpdateScreen+0xc>
    }
}
 8000b7c:	bf00      	nop
 8000b7e:	bf00      	nop
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000214 	.word	0x20000214

08000b8c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
 8000b96:	460b      	mov	r3, r1
 8000b98:	71bb      	strb	r3, [r7, #6]
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	db3d      	blt.n	8000c22 <ssd1306_DrawPixel+0x96>
 8000ba6:	79bb      	ldrb	r3, [r7, #6]
 8000ba8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000baa:	d83a      	bhi.n	8000c22 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8000bac:	797b      	ldrb	r3, [r7, #5]
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d11a      	bne.n	8000be8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000bb2:	79fa      	ldrb	r2, [r7, #7]
 8000bb4:	79bb      	ldrb	r3, [r7, #6]
 8000bb6:	08db      	lsrs	r3, r3, #3
 8000bb8:	b2d8      	uxtb	r0, r3
 8000bba:	4603      	mov	r3, r0
 8000bbc:	01db      	lsls	r3, r3, #7
 8000bbe:	4413      	add	r3, r2
 8000bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c30 <ssd1306_DrawPixel+0xa4>)
 8000bc2:	5cd3      	ldrb	r3, [r2, r3]
 8000bc4:	b25a      	sxtb	r2, r3
 8000bc6:	79bb      	ldrb	r3, [r7, #6]
 8000bc8:	f003 0307 	and.w	r3, r3, #7
 8000bcc:	2101      	movs	r1, #1
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	b25b      	sxtb	r3, r3
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	b259      	sxtb	r1, r3
 8000bd8:	79fa      	ldrb	r2, [r7, #7]
 8000bda:	4603      	mov	r3, r0
 8000bdc:	01db      	lsls	r3, r3, #7
 8000bde:	4413      	add	r3, r2
 8000be0:	b2c9      	uxtb	r1, r1
 8000be2:	4a13      	ldr	r2, [pc, #76]	@ (8000c30 <ssd1306_DrawPixel+0xa4>)
 8000be4:	54d1      	strb	r1, [r2, r3]
 8000be6:	e01d      	b.n	8000c24 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000be8:	79fa      	ldrb	r2, [r7, #7]
 8000bea:	79bb      	ldrb	r3, [r7, #6]
 8000bec:	08db      	lsrs	r3, r3, #3
 8000bee:	b2d8      	uxtb	r0, r3
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	01db      	lsls	r3, r3, #7
 8000bf4:	4413      	add	r3, r2
 8000bf6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c30 <ssd1306_DrawPixel+0xa4>)
 8000bf8:	5cd3      	ldrb	r3, [r2, r3]
 8000bfa:	b25a      	sxtb	r2, r3
 8000bfc:	79bb      	ldrb	r3, [r7, #6]
 8000bfe:	f003 0307 	and.w	r3, r3, #7
 8000c02:	2101      	movs	r1, #1
 8000c04:	fa01 f303 	lsl.w	r3, r1, r3
 8000c08:	b25b      	sxtb	r3, r3
 8000c0a:	43db      	mvns	r3, r3
 8000c0c:	b25b      	sxtb	r3, r3
 8000c0e:	4013      	ands	r3, r2
 8000c10:	b259      	sxtb	r1, r3
 8000c12:	79fa      	ldrb	r2, [r7, #7]
 8000c14:	4603      	mov	r3, r0
 8000c16:	01db      	lsls	r3, r3, #7
 8000c18:	4413      	add	r3, r2
 8000c1a:	b2c9      	uxtb	r1, r1
 8000c1c:	4a04      	ldr	r2, [pc, #16]	@ (8000c30 <ssd1306_DrawPixel+0xa4>)
 8000c1e:	54d1      	strb	r1, [r2, r3]
 8000c20:	e000      	b.n	8000c24 <ssd1306_DrawPixel+0x98>
        return;
 8000c22:	bf00      	nop
    }
}
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	20000214 	.word	0x20000214

08000c34 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000c34:	b590      	push	{r4, r7, lr}
 8000c36:	b089      	sub	sp, #36	@ 0x24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4604      	mov	r4, r0
 8000c3c:	4638      	mov	r0, r7
 8000c3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000c42:	4623      	mov	r3, r4
 8000c44:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	2b1f      	cmp	r3, #31
 8000c4a:	d902      	bls.n	8000c52 <ssd1306_WriteChar+0x1e>
 8000c4c:	7bfb      	ldrb	r3, [r7, #15]
 8000c4e:	2b7e      	cmp	r3, #126	@ 0x7e
 8000c50:	d901      	bls.n	8000c56 <ssd1306_WriteChar+0x22>
        return 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	e079      	b.n	8000d4a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d005      	beq.n	8000c68 <ssd1306_WriteChar+0x34>
 8000c5c:	68ba      	ldr	r2, [r7, #8]
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
 8000c60:	3b20      	subs	r3, #32
 8000c62:	4413      	add	r3, r2
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	e000      	b.n	8000c6a <ssd1306_WriteChar+0x36>
 8000c68:	783b      	ldrb	r3, [r7, #0]
 8000c6a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000c6c:	4b39      	ldr	r3, [pc, #228]	@ (8000d54 <ssd1306_WriteChar+0x120>)
 8000c6e:	881b      	ldrh	r3, [r3, #0]
 8000c70:	461a      	mov	r2, r3
 8000c72:	7dfb      	ldrb	r3, [r7, #23]
 8000c74:	4413      	add	r3, r2
 8000c76:	2b80      	cmp	r3, #128	@ 0x80
 8000c78:	dc06      	bgt.n	8000c88 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000c7a:	4b36      	ldr	r3, [pc, #216]	@ (8000d54 <ssd1306_WriteChar+0x120>)
 8000c7c:	885b      	ldrh	r3, [r3, #2]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	787b      	ldrb	r3, [r7, #1]
 8000c82:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000c84:	2b40      	cmp	r3, #64	@ 0x40
 8000c86:	dd01      	ble.n	8000c8c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	e05e      	b.n	8000d4a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	61fb      	str	r3, [r7, #28]
 8000c90:	e04d      	b.n	8000d2e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8000c92:	687a      	ldr	r2, [r7, #4]
 8000c94:	7bfb      	ldrb	r3, [r7, #15]
 8000c96:	3b20      	subs	r3, #32
 8000c98:	7879      	ldrb	r1, [r7, #1]
 8000c9a:	fb01 f303 	mul.w	r3, r1, r3
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	69fb      	ldr	r3, [r7, #28]
 8000ca2:	440b      	add	r3, r1
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	4413      	add	r3, r2
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8000cac:	2300      	movs	r3, #0
 8000cae:	61bb      	str	r3, [r7, #24]
 8000cb0:	e036      	b.n	8000d20 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	69bb      	ldr	r3, [r7, #24]
 8000cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d013      	beq.n	8000cea <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000cc2:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <ssd1306_WriteChar+0x120>)
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	4413      	add	r3, r2
 8000cce:	b2d8      	uxtb	r0, r3
 8000cd0:	4b20      	ldr	r3, [pc, #128]	@ (8000d54 <ssd1306_WriteChar+0x120>)
 8000cd2:	885b      	ldrh	r3, [r3, #2]
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	4413      	add	r3, r2
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	f7ff ff52 	bl	8000b8c <ssd1306_DrawPixel>
 8000ce8:	e017      	b.n	8000d1a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000cea:	4b1a      	ldr	r3, [pc, #104]	@ (8000d54 <ssd1306_WriteChar+0x120>)
 8000cec:	881b      	ldrh	r3, [r3, #0]
 8000cee:	b2da      	uxtb	r2, r3
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	4413      	add	r3, r2
 8000cf6:	b2d8      	uxtb	r0, r3
 8000cf8:	4b16      	ldr	r3, [pc, #88]	@ (8000d54 <ssd1306_WriteChar+0x120>)
 8000cfa:	885b      	ldrh	r3, [r3, #2]
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	4413      	add	r3, r2
 8000d04:	b2d9      	uxtb	r1, r3
 8000d06:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	bf0c      	ite	eq
 8000d0e:	2301      	moveq	r3, #1
 8000d10:	2300      	movne	r3, #0
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	461a      	mov	r2, r3
 8000d16:	f7ff ff39 	bl	8000b8c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	61bb      	str	r3, [r7, #24]
 8000d20:	7dfb      	ldrb	r3, [r7, #23]
 8000d22:	69ba      	ldr	r2, [r7, #24]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d3c4      	bcc.n	8000cb2 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	61fb      	str	r3, [r7, #28]
 8000d2e:	787b      	ldrb	r3, [r7, #1]
 8000d30:	461a      	mov	r2, r3
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d3ac      	bcc.n	8000c92 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <ssd1306_WriteChar+0x120>)
 8000d3a:	881a      	ldrh	r2, [r3, #0]
 8000d3c:	7dfb      	ldrb	r3, [r7, #23]
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	4413      	add	r3, r2
 8000d42:	b29a      	uxth	r2, r3
 8000d44:	4b03      	ldr	r3, [pc, #12]	@ (8000d54 <ssd1306_WriteChar+0x120>)
 8000d46:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3724      	adds	r7, #36	@ 0x24
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd90      	pop	{r4, r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000614 	.word	0x20000614

08000d58 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af02      	add	r7, sp, #8
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	4638      	mov	r0, r7
 8000d62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8000d66:	e013      	b.n	8000d90 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	7818      	ldrb	r0, [r3, #0]
 8000d6c:	7e3b      	ldrb	r3, [r7, #24]
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	463b      	mov	r3, r7
 8000d72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d74:	f7ff ff5e 	bl	8000c34 <ssd1306_WriteChar>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d002      	beq.n	8000d8a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	e008      	b.n	8000d9c <ssd1306_WriteString+0x44>
        }
        str++;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d1e7      	bne.n	8000d68 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	781b      	ldrb	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3710      	adds	r7, #16
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	460a      	mov	r2, r1
 8000dae:	71fb      	strb	r3, [r7, #7]
 8000db0:	4613      	mov	r3, r2
 8000db2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	b29a      	uxth	r2, r3
 8000db8:	4b05      	ldr	r3, [pc, #20]	@ (8000dd0 <ssd1306_SetCursor+0x2c>)
 8000dba:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8000dbc:	79bb      	ldrb	r3, [r7, #6]
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	4b03      	ldr	r3, [pc, #12]	@ (8000dd0 <ssd1306_SetCursor+0x2c>)
 8000dc2:	805a      	strh	r2, [r3, #2]
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	20000614 	.word	0x20000614

08000dd4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8000dde:	2381      	movs	r3, #129	@ 0x81
 8000de0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8000de2:	7bfb      	ldrb	r3, [r7, #15]
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fdf5 	bl	80009d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff fdf1 	bl	80009d4 <ssd1306_WriteCommand>
}
 8000df2:	bf00      	nop
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d005      	beq.n	8000e18 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8000e0c:	23af      	movs	r3, #175	@ 0xaf
 8000e0e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8000e10:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <ssd1306_SetDisplayOn+0x38>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	715a      	strb	r2, [r3, #5]
 8000e16:	e004      	b.n	8000e22 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8000e18:	23ae      	movs	r3, #174	@ 0xae
 8000e1a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <ssd1306_SetDisplayOn+0x38>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8000e22:	7bfb      	ldrb	r3, [r7, #15]
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fdd5 	bl	80009d4 <ssd1306_WriteCommand>
}
 8000e2a:	bf00      	nop
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000614 	.word	0x20000614

08000e38 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000e44:	4b12      	ldr	r3, [pc, #72]	@ (8000e90 <io_coil_add_channel+0x58>)
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	2b03      	cmp	r3, #3
 8000e4a:	d81b      	bhi.n	8000e84 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8000e4c:	4b10      	ldr	r3, [pc, #64]	@ (8000e90 <io_coil_add_channel+0x58>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	4619      	mov	r1, r3
 8000e52:	4a10      	ldr	r2, [pc, #64]	@ (8000e94 <io_coil_add_channel+0x5c>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8000e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e90 <io_coil_add_channel+0x58>)
 8000e5c:	881b      	ldrh	r3, [r3, #0]
 8000e5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000e94 <io_coil_add_channel+0x5c>)
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	4413      	add	r3, r2
 8000e64:	887a      	ldrh	r2, [r7, #2]
 8000e66:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8000e68:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <io_coil_add_channel+0x58>)
 8000e6a:	881b      	ldrh	r3, [r3, #0]
 8000e6c:	4a09      	ldr	r2, [pc, #36]	@ (8000e94 <io_coil_add_channel+0x5c>)
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	4413      	add	r3, r2
 8000e72:	2200      	movs	r2, #0
 8000e74:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8000e76:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <io_coil_add_channel+0x58>)
 8000e78:	881b      	ldrh	r3, [r3, #0]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	b29a      	uxth	r2, r3
 8000e7e:	4b04      	ldr	r3, [pc, #16]	@ (8000e90 <io_coil_add_channel+0x58>)
 8000e80:	801a      	strh	r2, [r3, #0]
 8000e82:	e000      	b.n	8000e86 <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000e84:	bf00      	nop
}
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	2000063c 	.word	0x2000063c
 8000e94:	2000061c 	.word	0x2000061c

08000e98 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8000ea2:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <io_coil_read+0x30>)
 8000ea4:	881b      	ldrh	r3, [r3, #0]
 8000ea6:	88fa      	ldrh	r2, [r7, #6]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d205      	bcs.n	8000eb8 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8000eac:	88fb      	ldrh	r3, [r7, #6]
 8000eae:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <io_coil_read+0x34>)
 8000eb0:	00db      	lsls	r3, r3, #3
 8000eb2:	4413      	add	r3, r2
 8000eb4:	799b      	ldrb	r3, [r3, #6]
 8000eb6:	e000      	b.n	8000eba <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	2000063c 	.word	0x2000063c
 8000ecc:	2000061c 	.word	0x2000061c

08000ed0 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	460a      	mov	r2, r1
 8000eda:	80fb      	strh	r3, [r7, #6]
 8000edc:	4613      	mov	r3, r2
 8000ede:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8000ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f18 <io_coil_write+0x48>)
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	88fa      	ldrh	r2, [r7, #6]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d212      	bcs.n	8000f10 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8000eea:	88fb      	ldrh	r3, [r7, #6]
 8000eec:	4a0b      	ldr	r2, [pc, #44]	@ (8000f1c <io_coil_write+0x4c>)
 8000eee:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000ef2:	88fb      	ldrh	r3, [r7, #6]
 8000ef4:	4a09      	ldr	r2, [pc, #36]	@ (8000f1c <io_coil_write+0x4c>)
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	4413      	add	r3, r2
 8000efa:	889b      	ldrh	r3, [r3, #4]
 8000efc:	797a      	ldrb	r2, [r7, #5]
 8000efe:	4619      	mov	r1, r3
 8000f00:	f004 fc66 	bl	80057d0 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8000f04:	88fb      	ldrh	r3, [r7, #6]
 8000f06:	4a05      	ldr	r2, [pc, #20]	@ (8000f1c <io_coil_write+0x4c>)
 8000f08:	00db      	lsls	r3, r3, #3
 8000f0a:	4413      	add	r3, r2
 8000f0c:	797a      	ldrb	r2, [r7, #5]
 8000f0e:	719a      	strb	r2, [r3, #6]
	}
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	2000063c 	.word	0x2000063c
 8000f1c:	2000061c 	.word	0x2000061c

08000f20 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a13      	ldr	r2, [pc, #76]	@ (8000f7c <io_discrete_in_add_channel+0x5c>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d109      	bne.n	8000f46 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8000f32:	4b13      	ldr	r3, [pc, #76]	@ (8000f80 <io_discrete_in_add_channel+0x60>)
 8000f34:	881b      	ldrh	r3, [r3, #0]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d81a      	bhi.n	8000f70 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8000f3a:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <io_discrete_in_add_channel+0x60>)
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <io_discrete_in_add_channel+0x60>)
 8000f44:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8000f46:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <io_discrete_in_add_channel+0x64>)
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4a0e      	ldr	r2, [pc, #56]	@ (8000f88 <io_discrete_in_add_channel+0x68>)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8000f54:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <io_discrete_in_add_channel+0x64>)
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	4a0b      	ldr	r2, [pc, #44]	@ (8000f88 <io_discrete_in_add_channel+0x68>)
 8000f5a:	00db      	lsls	r3, r3, #3
 8000f5c:	4413      	add	r3, r2
 8000f5e:	683a      	ldr	r2, [r7, #0]
 8000f60:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8000f62:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <io_discrete_in_add_channel+0x64>)
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	3301      	adds	r3, #1
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <io_discrete_in_add_channel+0x64>)
 8000f6c:	801a      	strh	r2, [r3, #0]
 8000f6e:	e000      	b.n	8000f72 <io_discrete_in_add_channel+0x52>
			return;
 8000f70:	bf00      	nop
}
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	08000fcd 	.word	0x08000fcd
 8000f80:	20000662 	.word	0x20000662
 8000f84:	20000660 	.word	0x20000660
 8000f88:	20000640 	.word	0x20000640

08000f8c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8000f96:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <io_discrete_in_read+0x38>)
 8000f98:	881b      	ldrh	r3, [r3, #0]
 8000f9a:	88fa      	ldrh	r2, [r7, #6]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d20c      	bcs.n	8000fba <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8000fa0:	88fb      	ldrh	r3, [r7, #6]
 8000fa2:	4a09      	ldr	r2, [pc, #36]	@ (8000fc8 <io_discrete_in_read+0x3c>)
 8000fa4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000fa8:	88fb      	ldrh	r3, [r7, #6]
 8000faa:	4907      	ldr	r1, [pc, #28]	@ (8000fc8 <io_discrete_in_read+0x3c>)
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	440b      	add	r3, r1
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	4790      	blx	r2
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	e000      	b.n	8000fbc <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8000fba:	2300      	movs	r3, #0
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20000660 	.word	0x20000660
 8000fc8:	20000640 	.word	0x20000640

08000fcc <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	889b      	ldrh	r3, [r3, #4]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	f004 fbdc 	bl	80057a0 <HAL_GPIO_ReadPin>
 8000fe8:	4603      	mov	r3, r0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <io_holding_reg_read+0x38>)
 8001000:	881b      	ldrh	r3, [r3, #0]
 8001002:	88fa      	ldrh	r2, [r7, #6]
 8001004:	429a      	cmp	r2, r3
 8001006:	d209      	bcs.n	800101c <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8001008:	88fa      	ldrh	r2, [r7, #6]
 800100a:	4909      	ldr	r1, [pc, #36]	@ (8001030 <io_holding_reg_read+0x3c>)
 800100c:	4613      	mov	r3, r2
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	4413      	add	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	440b      	add	r3, r1
 8001016:	3308      	adds	r3, #8
 8001018:	881b      	ldrh	r3, [r3, #0]
 800101a:	e000      	b.n	800101e <io_holding_reg_read+0x2a>
	}
	return 0;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	2000067c 	.word	0x2000067c
 8001030:	20000664 	.word	0x20000664

08001034 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	80fb      	strh	r3, [r7, #6]
 8001040:	4613      	mov	r3, r2
 8001042:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8001044:	4b1f      	ldr	r3, [pc, #124]	@ (80010c4 <io_holding_reg_write+0x90>)
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	88fa      	ldrh	r2, [r7, #6]
 800104a:	429a      	cmp	r2, r3
 800104c:	d236      	bcs.n	80010bc <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 800104e:	88fa      	ldrh	r2, [r7, #6]
 8001050:	491d      	ldr	r1, [pc, #116]	@ (80010c8 <io_holding_reg_write+0x94>)
 8001052:	4613      	mov	r3, r2
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	4413      	add	r3, r2
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	440b      	add	r3, r1
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8001060:	88ba      	ldrh	r2, [r7, #4]
 8001062:	4613      	mov	r3, r2
 8001064:	031b      	lsls	r3, r3, #12
 8001066:	1a9b      	subs	r3, r3, r2
 8001068:	4a18      	ldr	r2, [pc, #96]	@ (80010cc <io_holding_reg_write+0x98>)
 800106a:	fba2 2303 	umull	r2, r3, r2, r3
 800106e:	0bdb      	lsrs	r3, r3, #15
 8001070:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8001072:	88fa      	ldrh	r2, [r7, #6]
 8001074:	4914      	ldr	r1, [pc, #80]	@ (80010c8 <io_holding_reg_write+0x94>)
 8001076:	4613      	mov	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4413      	add	r3, r2
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	440b      	add	r3, r1
 8001080:	3304      	adds	r3, #4
 8001082:	6819      	ldr	r1, [r3, #0]
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	2200      	movs	r2, #0
 8001088:	68f8      	ldr	r0, [r7, #12]
 800108a:	f003 fced 	bl	8004a68 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 800108e:	88fa      	ldrh	r2, [r7, #6]
 8001090:	490d      	ldr	r1, [pc, #52]	@ (80010c8 <io_holding_reg_write+0x94>)
 8001092:	4613      	mov	r3, r2
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	4413      	add	r3, r2
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	440b      	add	r3, r1
 800109c:	3304      	adds	r3, #4
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4619      	mov	r1, r3
 80010a2:	68f8      	ldr	r0, [r7, #12]
 80010a4:	f003 fc74 	bl	8004990 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 80010a8:	88fa      	ldrh	r2, [r7, #6]
 80010aa:	4907      	ldr	r1, [pc, #28]	@ (80010c8 <io_holding_reg_write+0x94>)
 80010ac:	4613      	mov	r3, r2
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	4413      	add	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	440b      	add	r3, r1
 80010b6:	3308      	adds	r3, #8
 80010b8:	88ba      	ldrh	r2, [r7, #4]
 80010ba:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	2000067c 	.word	0x2000067c
 80010c8:	20000664 	.word	0x20000664
 80010cc:	80008001 	.word	0x80008001

080010d0 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == adc_read_func) {
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a13      	ldr	r2, [pc, #76]	@ (800112c <io_input_reg_add_channel+0x5c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d109      	bne.n	80010f6 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 80010e2:	4b13      	ldr	r3, [pc, #76]	@ (8001130 <io_input_reg_add_channel+0x60>)
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	2b03      	cmp	r3, #3
 80010e8:	d81a      	bhi.n	8001120 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80010ea:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <io_input_reg_add_channel+0x60>)
 80010ec:	881b      	ldrh	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	b29a      	uxth	r2, r3
 80010f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <io_input_reg_add_channel+0x60>)
 80010f4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80010f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001134 <io_input_reg_add_channel+0x64>)
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	4619      	mov	r1, r3
 80010fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001138 <io_input_reg_add_channel+0x68>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8001104:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <io_input_reg_add_channel+0x64>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	4a0b      	ldr	r2, [pc, #44]	@ (8001138 <io_input_reg_add_channel+0x68>)
 800110a:	00db      	lsls	r3, r3, #3
 800110c:	4413      	add	r3, r2
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <io_input_reg_add_channel+0x64>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	3301      	adds	r3, #1
 8001118:	b29a      	uxth	r2, r3
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <io_input_reg_add_channel+0x64>)
 800111c:	801a      	strh	r2, [r3, #0]
 800111e:	e000      	b.n	8001122 <io_input_reg_add_channel+0x52>
			return;
 8001120:	bf00      	nop
}
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	0800117d 	.word	0x0800117d
 8001130:	20000e82 	.word	0x20000e82
 8001134:	20000e80 	.word	0x20000e80
 8001138:	20000680 	.word	0x20000680

0800113c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8001146:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <io_input_reg_read+0x38>)
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	88fa      	ldrh	r2, [r7, #6]
 800114c:	429a      	cmp	r2, r3
 800114e:	d20c      	bcs.n	800116a <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	4a09      	ldr	r2, [pc, #36]	@ (8001178 <io_input_reg_read+0x3c>)
 8001154:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001158:	88fb      	ldrh	r3, [r7, #6]
 800115a:	4907      	ldr	r1, [pc, #28]	@ (8001178 <io_input_reg_read+0x3c>)
 800115c:	00db      	lsls	r3, r3, #3
 800115e:	440b      	add	r3, r1
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	4618      	mov	r0, r3
 8001164:	4790      	blx	r2
 8001166:	4603      	mov	r3, r0
 8001168:	e000      	b.n	800116c <io_input_reg_read+0x30>
	}
	return 0;
 800116a:	2300      	movs	r3, #0
}
 800116c:	4618      	mov	r0, r3
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000e80 	.word	0x20000e80
 8001178:	20000680 	.word	0x20000680

0800117c <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(void* context) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	60fb      	str	r3, [r7, #12]
		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f002 fbed 	bl	8003968 <HAL_ADC_Start>
		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 800118e:	2164      	movs	r1, #100	@ 0x64
 8001190:	68f8      	ldr	r0, [r7, #12]
 8001192:	f002 fca5 	bl	8003ae0 <HAL_ADC_PollForConversion>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d10f      	bne.n	80011bc <adc_read_func+0x40>
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	f002 fd77 	bl	8003c90 <HAL_ADC_GetValue>
 80011a2:	4602      	mov	r2, r0
 80011a4:	4613      	mov	r3, r2
 80011a6:	041b      	lsls	r3, r3, #16
 80011a8:	1a9a      	subs	r2, r3, r2
 80011aa:	4b07      	ldr	r3, [pc, #28]	@ (80011c8 <adc_read_func+0x4c>)
 80011ac:	fba3 1302 	umull	r1, r3, r3, r2
 80011b0:	1ad2      	subs	r2, r2, r3
 80011b2:	0852      	lsrs	r2, r2, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	0adb      	lsrs	r3, r3, #11
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	e000      	b.n	80011be <adc_read_func+0x42>
		}
#endif
	return 0;
 80011bc:	2300      	movs	r3, #0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	00100101 	.word	0x00100101

080011cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	@ 0x30
 80011d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d2:	f001 ff86 	bl	80030e2 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d6:	f000 f8d7 	bl	8001388 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011da:	f000 fadb 	bl	8001794 <MX_GPIO_Init>
  MX_DMA_Init();
 80011de:	f000 faa7 	bl	8001730 <MX_DMA_Init>
  MX_I2C1_Init();
 80011e2:	f000 f9d9 	bl	8001598 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80011e6:	f000 fa55 	bl	8001694 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80011ea:	f000 f919 	bl	8001420 <MX_ADC1_Init>
  MX_DAC1_Init();
 80011ee:	f000 f98f 	bl	8001510 <MX_DAC1_Init>
  MX_USB_Device_Init();
 80011f2:	f00d fa03 	bl	800e5fc <MX_USB_Device_Init>
  MX_SPI1_Init();
 80011f6:	f000 fa0f 	bl	8001618 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80011fa:	f00b fcef 	bl	800cbdc <MX_FATFS_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <main+0x3c>
    Error_Handler();
 8001204:	f000 fb64 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8001208:	f7ff f9f8 	bl	80005fc <display_Setup>
	display_Boot();
 800120c:	f7ff f9fc 	bl	8000608 <display_Boot>

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8001210:	2001      	movs	r0, #1
 8001212:	f000 fe79 	bl	8001f08 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8001216:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800121a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121e:	f001 fd4d 	bl	8002cbc <RS485_Setup>

  	// Setup Coils [HARDWARE]
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 8001222:	2110      	movs	r1, #16
 8001224:	484f      	ldr	r0, [pc, #316]	@ (8001364 <main+0x198>)
 8001226:	f7ff fe07 	bl	8000e38 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 800122a:	2101      	movs	r1, #1
 800122c:	484e      	ldr	r0, [pc, #312]	@ (8001368 <main+0x19c>)
 800122e:	f7ff fe03 	bl	8000e38 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 8001232:	2102      	movs	r1, #2
 8001234:	484c      	ldr	r0, [pc, #304]	@ (8001368 <main+0x19c>)
 8001236:	f7ff fdff 	bl	8000e38 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 800123a:	2104      	movs	r1, #4
 800123c:	484a      	ldr	r0, [pc, #296]	@ (8001368 <main+0x19c>)
 800123e:	f7ff fdfb 	bl	8000e38 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE}
  	//gpio_config discrete_in_0 = {GPIOA, 2}; // PA2
  	gpio_config discrete_in_0 = {GPIOC, BTN1_Pin}; // TODO: debug
 8001242:	4a4a      	ldr	r2, [pc, #296]	@ (800136c <main+0x1a0>)
 8001244:	f107 0318 	add.w	r3, r7, #24
 8001248:	e892 0003 	ldmia.w	r2, {r0, r1}
 800124c:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, 3}; // PA3
 8001250:	4a47      	ldr	r2, [pc, #284]	@ (8001370 <main+0x1a4>)
 8001252:	f107 0310 	add.w	r3, r7, #16
 8001256:	e892 0003 	ldmia.w	r2, {r0, r1}
 800125a:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, 13}; // PB13
 800125e:	4a45      	ldr	r2, [pc, #276]	@ (8001374 <main+0x1a8>)
 8001260:	f107 0308 	add.w	r3, r7, #8
 8001264:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001268:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, 14}; // PB14
 800126c:	4a42      	ldr	r2, [pc, #264]	@ (8001378 <main+0x1ac>)
 800126e:	463b      	mov	r3, r7
 8001270:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001274:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8001278:	f107 0318 	add.w	r3, r7, #24
 800127c:	4619      	mov	r1, r3
 800127e:	483f      	ldr	r0, [pc, #252]	@ (800137c <main+0x1b0>)
 8001280:	f7ff fe4e 	bl	8000f20 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8001284:	f107 0310 	add.w	r3, r7, #16
 8001288:	4619      	mov	r1, r3
 800128a:	483c      	ldr	r0, [pc, #240]	@ (800137c <main+0x1b0>)
 800128c:	f7ff fe48 	bl	8000f20 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8001290:	f107 0308 	add.w	r3, r7, #8
 8001294:	4619      	mov	r1, r3
 8001296:	4839      	ldr	r0, [pc, #228]	@ (800137c <main+0x1b0>)
 8001298:	f7ff fe42 	bl	8000f20 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 800129c:	463b      	mov	r3, r7
 800129e:	4619      	mov	r1, r3
 80012a0:	4836      	ldr	r0, [pc, #216]	@ (800137c <main+0x1b0>)
 80012a2:	f7ff fe3d 	bl	8000f20 <io_discrete_in_add_channel>


  	// Setup Input register (DEBUG, TODO)
  	io_input_reg_add_channel(DS3231_ReadTemp, &hi2c1);
 80012a6:	4936      	ldr	r1, [pc, #216]	@ (8001380 <main+0x1b4>)
 80012a8:	4836      	ldr	r0, [pc, #216]	@ (8001384 <main+0x1b8>)
 80012aa:	f7ff ff11 	bl	80010d0 <io_input_reg_add_channel>
  	//io_input_reg_add_channel(INA226_ReadCurrent, &ina226_address);



  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	2140      	movs	r1, #64	@ 0x40
 80012b2:	482c      	ldr	r0, [pc, #176]	@ (8001364 <main+0x198>)
 80012b4:	f004 fa8c 	bl	80057d0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80012b8:	203c      	movs	r0, #60	@ 0x3c
 80012ba:	f001 ff83 	bl	80031c4 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	2140      	movs	r1, #64	@ 0x40
 80012c2:	4828      	ldr	r0, [pc, #160]	@ (8001364 <main+0x198>)
 80012c4:	f004 fa84 	bl	80057d0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80012c8:	203c      	movs	r0, #60	@ 0x3c
 80012ca:	f001 ff7b 	bl	80031c4 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2140      	movs	r1, #64	@ 0x40
 80012d2:	4824      	ldr	r0, [pc, #144]	@ (8001364 <main+0x198>)
 80012d4:	f004 fa7c 	bl	80057d0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80012d8:	203c      	movs	r0, #60	@ 0x3c
 80012da:	f001 ff73 	bl	80031c4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	2140      	movs	r1, #64	@ 0x40
 80012e2:	4820      	ldr	r0, [pc, #128]	@ (8001364 <main+0x198>)
 80012e4:	f004 fa74 	bl	80057d0 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 80012e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012ec:	f001 ff6a 	bl	80031c4 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 80012f0:	f7ff f9b4 	bl	800065c <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint16_t btn1status = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	uint32_t loopCounter = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t lastTime = HAL_GetTick();  // ms
 80012fc:	f001 ff56 	bl	80031ac <HAL_GetTick>
 8001300:	6278      	str	r0, [r7, #36]	@ 0x24

  while (1)
  {
	  loopCounter++;
 8001302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001304:	3301      	adds	r3, #1
 8001306:	62bb      	str	r3, [r7, #40]	@ 0x28

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8001308:	f001 fdd2 	bl	8002eb0 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 800130c:	f001 fe14 	bl	8002f38 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8001310:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001314:	4813      	ldr	r0, [pc, #76]	@ (8001364 <main+0x198>)
 8001316:	f004 fa43 	bl	80057a0 <HAL_GPIO_ReadPin>
 800131a:	4603      	mov	r3, r0
 800131c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	  if (btn1 == GPIO_PIN_SET) {
 8001320:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001324:	2b01      	cmp	r3, #1
 8001326:	d107      	bne.n	8001338 <main+0x16c>
		  if (btn1status == 0) {
 8001328:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <main+0x166>
			  display_BtnPress();
 800132e:	f7ff fa93 	bl	8000858 <display_BtnPress>
		  }

		  btn1status = 1;
 8001332:	2301      	movs	r3, #1
 8001334:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001336:	e005      	b.n	8001344 <main+0x178>
	  } else if (btn1 == GPIO_PIN_RESET) {
 8001338:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800133c:	2b00      	cmp	r3, #0
 800133e:	d101      	bne.n	8001344 <main+0x178>
		  btn1status = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	85fb      	strh	r3, [r7, #46]	@ 0x2e


	  /* SCHEDULE BEGIN*/

	  // Every two seconds
	  if (HAL_GetTick() - lastTime >= 2000) {
 8001344:	f001 ff32 	bl	80031ac <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001352:	d3d6      	bcc.n	8001302 <main+0x136>
		  lastTime = HAL_GetTick();
 8001354:	f001 ff2a 	bl	80031ac <HAL_GetTick>
 8001358:	6278      	str	r0, [r7, #36]	@ 0x24
		  loopCounter = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	62bb      	str	r3, [r7, #40]	@ 0x28

		  // Update display
		  display_StatusPage();
 800135e:	f7ff f97d 	bl	800065c <display_StatusPage>
  {
 8001362:	e7ce      	b.n	8001302 <main+0x136>
 8001364:	48000800 	.word	0x48000800
 8001368:	48000400 	.word	0x48000400
 800136c:	0800fa60 	.word	0x0800fa60
 8001370:	0800fa68 	.word	0x0800fa68
 8001374:	0800fa70 	.word	0x0800fa70
 8001378:	0800fa78 	.word	0x0800fa78
 800137c:	08000fcd 	.word	0x08000fcd
 8001380:	20000f04 	.word	0x20000f04
 8001384:	08003031 	.word	0x08003031

08001388 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b094      	sub	sp, #80	@ 0x50
 800138c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800138e:	f107 0318 	add.w	r3, r7, #24
 8001392:	2238      	movs	r2, #56	@ 0x38
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f00d feac 	bl	800f0f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013aa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013ae:	f006 ffe5 	bl	800837c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b2:	2302      	movs	r3, #2
 80013b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013ba:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013bc:	2340      	movs	r3, #64	@ 0x40
 80013be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c0:	2302      	movs	r3, #2
 80013c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013c4:	2302      	movs	r3, #2
 80013c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80013cc:	230c      	movs	r3, #12
 80013ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013d0:	2302      	movs	r3, #2
 80013d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80013d4:	2304      	movs	r3, #4
 80013d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013d8:	2302      	movs	r3, #2
 80013da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013dc:	f107 0318 	add.w	r3, r7, #24
 80013e0:	4618      	mov	r0, r3
 80013e2:	f007 f87f 	bl	80084e4 <HAL_RCC_OscConfig>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80013ec:	f000 fa70 	bl	80018d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f0:	230f      	movs	r3, #15
 80013f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013f4:	2301      	movs	r3, #1
 80013f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f8:	2300      	movs	r3, #0
 80013fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013fc:	2300      	movs	r3, #0
 80013fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f007 fb7d 	bl	8008b08 <HAL_RCC_ClockConfig>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001414:	f000 fa5c 	bl	80018d0 <Error_Handler>
  }
}
 8001418:	bf00      	nop
 800141a:	3750      	adds	r7, #80	@ 0x50
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08c      	sub	sp, #48	@ 0x30
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001426:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	2220      	movs	r2, #32
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f00d fe5b 	bl	800f0f4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800143e:	4b32      	ldr	r3, [pc, #200]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001440:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001444:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001446:	4b30      	ldr	r3, [pc, #192]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001448:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800144c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800144e:	4b2e      	ldr	r3, [pc, #184]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001454:	4b2c      	ldr	r3, [pc, #176]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800145a:	4b2b      	ldr	r3, [pc, #172]	@ (8001508 <MX_ADC1_Init+0xe8>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001460:	4b29      	ldr	r3, [pc, #164]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001462:	2200      	movs	r2, #0
 8001464:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001466:	4b28      	ldr	r3, [pc, #160]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001468:	2204      	movs	r2, #4
 800146a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800146c:	4b26      	ldr	r3, [pc, #152]	@ (8001508 <MX_ADC1_Init+0xe8>)
 800146e:	2200      	movs	r2, #0
 8001470:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001472:	4b25      	ldr	r3, [pc, #148]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001474:	2200      	movs	r2, #0
 8001476:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001478:	4b23      	ldr	r3, [pc, #140]	@ (8001508 <MX_ADC1_Init+0xe8>)
 800147a:	2201      	movs	r2, #1
 800147c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800147e:	4b22      	ldr	r3, [pc, #136]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001480:	2200      	movs	r2, #0
 8001482:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001486:	4b20      	ldr	r3, [pc, #128]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001488:	2200      	movs	r2, #0
 800148a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800148c:	4b1e      	ldr	r3, [pc, #120]	@ (8001508 <MX_ADC1_Init+0xe8>)
 800148e:	2200      	movs	r2, #0
 8001490:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001492:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <MX_ADC1_Init+0xe8>)
 8001494:	2200      	movs	r2, #0
 8001496:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800149a:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <MX_ADC1_Init+0xe8>)
 800149c:	2200      	movs	r2, #0
 800149e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80014a0:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <MX_ADC1_Init+0xe8>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014a8:	4817      	ldr	r0, [pc, #92]	@ (8001508 <MX_ADC1_Init+0xe8>)
 80014aa:	f002 f8d9 	bl	8003660 <HAL_ADC_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80014b4:	f000 fa0c 	bl	80018d0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014b8:	2300      	movs	r3, #0
 80014ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80014bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c0:	4619      	mov	r1, r3
 80014c2:	4811      	ldr	r0, [pc, #68]	@ (8001508 <MX_ADC1_Init+0xe8>)
 80014c4:	f003 f88e 	bl	80045e4 <HAL_ADCEx_MultiModeConfigChannel>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80014ce:	f000 f9ff 	bl	80018d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <MX_ADC1_Init+0xec>)
 80014d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014d6:	2306      	movs	r3, #6
 80014d8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014de:	237f      	movs	r3, #127	@ 0x7f
 80014e0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014e2:	2304      	movs	r3, #4
 80014e4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	@ (8001508 <MX_ADC1_Init+0xe8>)
 80014f0:	f002 fbdc 	bl	8003cac <HAL_ADC_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80014fa:	f000 f9e9 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	3730      	adds	r7, #48	@ 0x30
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000e84 	.word	0x20000e84
 800150c:	04300002 	.word	0x04300002

08001510 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08c      	sub	sp, #48	@ 0x30
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001516:	463b      	mov	r3, r7
 8001518:	2230      	movs	r2, #48	@ 0x30
 800151a:	2100      	movs	r1, #0
 800151c:	4618      	mov	r0, r3
 800151e:	f00d fde9 	bl	800f0f4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001522:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <MX_DAC1_Init+0x80>)
 8001524:	4a1b      	ldr	r2, [pc, #108]	@ (8001594 <MX_DAC1_Init+0x84>)
 8001526:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001528:	4819      	ldr	r0, [pc, #100]	@ (8001590 <MX_DAC1_Init+0x80>)
 800152a:	f003 fa0e 	bl	800494a <HAL_DAC_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001534:	f000 f9cc 	bl	80018d0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001538:	2302      	movs	r3, #2
 800153a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800153c:	2300      	movs	r3, #0
 800153e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800154c:	2300      	movs	r3, #0
 800154e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001554:	2301      	movs	r3, #1
 8001556:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800155c:	463b      	mov	r3, r7
 800155e:	2200      	movs	r2, #0
 8001560:	4619      	mov	r1, r3
 8001562:	480b      	ldr	r0, [pc, #44]	@ (8001590 <MX_DAC1_Init+0x80>)
 8001564:	f003 faae 	bl	8004ac4 <HAL_DAC_ConfigChannel>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800156e:	f000 f9af 	bl	80018d0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001572:	463b      	mov	r3, r7
 8001574:	2210      	movs	r2, #16
 8001576:	4619      	mov	r1, r3
 8001578:	4805      	ldr	r0, [pc, #20]	@ (8001590 <MX_DAC1_Init+0x80>)
 800157a:	f003 faa3 	bl	8004ac4 <HAL_DAC_ConfigChannel>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8001584:	f000 f9a4 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	3730      	adds	r7, #48	@ 0x30
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000ef0 	.word	0x20000ef0
 8001594:	50000800 	.word	0x50000800

08001598 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <MX_I2C1_Init+0x74>)
 800159e:	4a1c      	ldr	r2, [pc, #112]	@ (8001610 <MX_I2C1_Init+0x78>)
 80015a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80015a2:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <MX_I2C1_Init+0x74>)
 80015a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001614 <MX_I2C1_Init+0x7c>)
 80015a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80015a8:	4b18      	ldr	r3, [pc, #96]	@ (800160c <MX_I2C1_Init+0x74>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015ae:	4b17      	ldr	r3, [pc, #92]	@ (800160c <MX_I2C1_Init+0x74>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015b4:	4b15      	ldr	r3, [pc, #84]	@ (800160c <MX_I2C1_Init+0x74>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80015ba:	4b14      	ldr	r3, [pc, #80]	@ (800160c <MX_I2C1_Init+0x74>)
 80015bc:	2200      	movs	r2, #0
 80015be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015c0:	4b12      	ldr	r3, [pc, #72]	@ (800160c <MX_I2C1_Init+0x74>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015c6:	4b11      	ldr	r3, [pc, #68]	@ (800160c <MX_I2C1_Init+0x74>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015cc:	4b0f      	ldr	r3, [pc, #60]	@ (800160c <MX_I2C1_Init+0x74>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015d2:	480e      	ldr	r0, [pc, #56]	@ (800160c <MX_I2C1_Init+0x74>)
 80015d4:	f004 f914 	bl	8005800 <HAL_I2C_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015de:	f000 f977 	bl	80018d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015e2:	2100      	movs	r1, #0
 80015e4:	4809      	ldr	r0, [pc, #36]	@ (800160c <MX_I2C1_Init+0x74>)
 80015e6:	f005 f931 	bl	800684c <HAL_I2CEx_ConfigAnalogFilter>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015f0:	f000 f96e 	bl	80018d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015f4:	2100      	movs	r1, #0
 80015f6:	4805      	ldr	r0, [pc, #20]	@ (800160c <MX_I2C1_Init+0x74>)
 80015f8:	f005 f973 	bl	80068e2 <HAL_I2CEx_ConfigDigitalFilter>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001602:	f000 f965 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000f04 	.word	0x20000f04
 8001610:	40005400 	.word	0x40005400
 8001614:	00300617 	.word	0x00300617

08001618 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800161c:	4b1b      	ldr	r3, [pc, #108]	@ (800168c <MX_SPI1_Init+0x74>)
 800161e:	4a1c      	ldr	r2, [pc, #112]	@ (8001690 <MX_SPI1_Init+0x78>)
 8001620:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001622:	4b1a      	ldr	r3, [pc, #104]	@ (800168c <MX_SPI1_Init+0x74>)
 8001624:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001628:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800162a:	4b18      	ldr	r3, [pc, #96]	@ (800168c <MX_SPI1_Init+0x74>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001630:	4b16      	ldr	r3, [pc, #88]	@ (800168c <MX_SPI1_Init+0x74>)
 8001632:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001636:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001638:	4b14      	ldr	r3, [pc, #80]	@ (800168c <MX_SPI1_Init+0x74>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800163e:	4b13      	ldr	r3, [pc, #76]	@ (800168c <MX_SPI1_Init+0x74>)
 8001640:	2200      	movs	r2, #0
 8001642:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <MX_SPI1_Init+0x74>)
 8001646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800164a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800164c:	4b0f      	ldr	r3, [pc, #60]	@ (800168c <MX_SPI1_Init+0x74>)
 800164e:	2200      	movs	r2, #0
 8001650:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001652:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <MX_SPI1_Init+0x74>)
 8001654:	2200      	movs	r2, #0
 8001656:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <MX_SPI1_Init+0x74>)
 800165a:	2200      	movs	r2, #0
 800165c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800165e:	4b0b      	ldr	r3, [pc, #44]	@ (800168c <MX_SPI1_Init+0x74>)
 8001660:	2200      	movs	r2, #0
 8001662:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001664:	4b09      	ldr	r3, [pc, #36]	@ (800168c <MX_SPI1_Init+0x74>)
 8001666:	2207      	movs	r2, #7
 8001668:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800166a:	4b08      	ldr	r3, [pc, #32]	@ (800168c <MX_SPI1_Init+0x74>)
 800166c:	2200      	movs	r2, #0
 800166e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001670:	4b06      	ldr	r3, [pc, #24]	@ (800168c <MX_SPI1_Init+0x74>)
 8001672:	2208      	movs	r2, #8
 8001674:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001676:	4805      	ldr	r0, [pc, #20]	@ (800168c <MX_SPI1_Init+0x74>)
 8001678:	f007 fe52 	bl	8009320 <HAL_SPI_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001682:	f000 f925 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000f58 	.word	0x20000f58
 8001690:	40013000 	.word	0x40013000

08001694 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001698:	4b23      	ldr	r3, [pc, #140]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 800169a:	4a24      	ldr	r2, [pc, #144]	@ (800172c <MX_USART1_UART_Init+0x98>)
 800169c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800169e:	4b22      	ldr	r3, [pc, #136]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016a0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80016a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016a6:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80016ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016b2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016bc:	220c      	movs	r2, #12
 80016be:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c0:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c6:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016cc:	4b16      	ldr	r3, [pc, #88]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016d8:	4b13      	ldr	r3, [pc, #76]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016da:	2200      	movs	r2, #0
 80016dc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016de:	4812      	ldr	r0, [pc, #72]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016e0:	f007 fec9 	bl	8009476 <HAL_UART_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80016ea:	f000 f8f1 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ee:	2100      	movs	r1, #0
 80016f0:	480d      	ldr	r0, [pc, #52]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 80016f2:	f009 fabc 	bl	800ac6e <HAL_UARTEx_SetTxFifoThreshold>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80016fc:	f000 f8e8 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001700:	2100      	movs	r1, #0
 8001702:	4809      	ldr	r0, [pc, #36]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 8001704:	f009 faf1 	bl	800acea <HAL_UARTEx_SetRxFifoThreshold>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800170e:	f000 f8df 	bl	80018d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001712:	4805      	ldr	r0, [pc, #20]	@ (8001728 <MX_USART1_UART_Init+0x94>)
 8001714:	f009 fa72 	bl	800abfc <HAL_UARTEx_DisableFifoMode>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800171e:	f000 f8d7 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000fbc 	.word	0x20000fbc
 800172c:	40013800 	.word	0x40013800

08001730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001736:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <MX_DMA_Init+0x60>)
 8001738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800173a:	4a15      	ldr	r2, [pc, #84]	@ (8001790 <MX_DMA_Init+0x60>)
 800173c:	f043 0304 	orr.w	r3, r3, #4
 8001740:	6493      	str	r3, [r2, #72]	@ 0x48
 8001742:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <MX_DMA_Init+0x60>)
 8001744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001746:	f003 0304 	and.w	r3, r3, #4
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800174e:	4b10      	ldr	r3, [pc, #64]	@ (8001790 <MX_DMA_Init+0x60>)
 8001750:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001752:	4a0f      	ldr	r2, [pc, #60]	@ (8001790 <MX_DMA_Init+0x60>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6493      	str	r3, [r2, #72]	@ 0x48
 800175a:	4b0d      	ldr	r3, [pc, #52]	@ (8001790 <MX_DMA_Init+0x60>)
 800175c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001766:	2200      	movs	r2, #0
 8001768:	2100      	movs	r1, #0
 800176a:	200b      	movs	r0, #11
 800176c:	f003 f8b9 	bl	80048e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001770:	200b      	movs	r0, #11
 8001772:	f003 f8d0 	bl	8004916 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001776:	2200      	movs	r2, #0
 8001778:	2100      	movs	r1, #0
 800177a:	200c      	movs	r0, #12
 800177c:	f003 f8b1 	bl	80048e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001780:	200c      	movs	r0, #12
 8001782:	f003 f8c8 	bl	8004916 <HAL_NVIC_EnableIRQ>

}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40021000 	.word	0x40021000

08001794 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b088      	sub	sp, #32
 8001798:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	f107 030c 	add.w	r3, r7, #12
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	4b46      	ldr	r3, [pc, #280]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	4a45      	ldr	r2, [pc, #276]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017b0:	f043 0304 	orr.w	r3, r3, #4
 80017b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b6:	4b43      	ldr	r3, [pc, #268]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	f003 0304 	and.w	r3, r3, #4
 80017be:	60bb      	str	r3, [r7, #8]
 80017c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	4b40      	ldr	r3, [pc, #256]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	4a3f      	ldr	r2, [pc, #252]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ce:	4b3d      	ldr	r3, [pc, #244]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017da:	4b3a      	ldr	r3, [pc, #232]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017de:	4a39      	ldr	r2, [pc, #228]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e6:	4b37      	ldr	r3, [pc, #220]	@ (80018c4 <MX_GPIO_Init+0x130>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 80017f2:	2200      	movs	r2, #0
 80017f4:	2150      	movs	r1, #80	@ 0x50
 80017f6:	4834      	ldr	r0, [pc, #208]	@ (80018c8 <MX_GPIO_Init+0x134>)
 80017f8:	f003 ffea 	bl	80057d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 80017fc:	2200      	movs	r2, #0
 80017fe:	2107      	movs	r1, #7
 8001800:	4832      	ldr	r0, [pc, #200]	@ (80018cc <MX_GPIO_Init+0x138>)
 8001802:	f003 ffe5 	bl	80057d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8001806:	2200      	movs	r2, #0
 8001808:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 800180c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001810:	f003 ffde 	bl	80057d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8001814:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001818:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800181a:	2300      	movs	r3, #0
 800181c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800181e:	2302      	movs	r3, #2
 8001820:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8001822:	f107 030c 	add.w	r3, r7, #12
 8001826:	4619      	mov	r1, r3
 8001828:	4827      	ldr	r0, [pc, #156]	@ (80018c8 <MX_GPIO_Init+0x134>)
 800182a:	f003 fe37 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 800182e:	f242 030c 	movw	r3, #8204	@ 0x200c
 8001832:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001834:	2300      	movs	r3, #0
 8001836:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183c:	f107 030c 	add.w	r3, r7, #12
 8001840:	4619      	mov	r1, r3
 8001842:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001846:	f003 fe29 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 800184a:	2350      	movs	r3, #80	@ 0x50
 800184c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185a:	f107 030c 	add.w	r3, r7, #12
 800185e:	4619      	mov	r1, r3
 8001860:	4819      	ldr	r0, [pc, #100]	@ (80018c8 <MX_GPIO_Init+0x134>)
 8001862:	f003 fe1b 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8001866:	2307      	movs	r3, #7
 8001868:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	2301      	movs	r3, #1
 800186c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001876:	f107 030c 	add.w	r3, r7, #12
 800187a:	4619      	mov	r1, r3
 800187c:	4813      	ldr	r0, [pc, #76]	@ (80018cc <MX_GPIO_Init+0x138>)
 800187e:	f003 fe0d 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8001882:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001888:	2300      	movs	r3, #0
 800188a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001890:	f107 030c 	add.w	r3, r7, #12
 8001894:	4619      	mov	r1, r3
 8001896:	480d      	ldr	r0, [pc, #52]	@ (80018cc <MX_GPIO_Init+0x138>)
 8001898:	f003 fe00 	bl	800549c <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 800189c:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 80018a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a2:	2301      	movs	r3, #1
 80018a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ae:	f107 030c 	add.w	r3, r7, #12
 80018b2:	4619      	mov	r1, r3
 80018b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b8:	f003 fdf0 	bl	800549c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80018bc:	bf00      	nop
 80018be:	3720      	adds	r7, #32
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40021000 	.word	0x40021000
 80018c8:	48000800 	.word	0x48000800
 80018cc:	48000400 	.word	0x48000400

080018d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d4:	b672      	cpsid	i
}
 80018d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <Error_Handler+0x8>

080018dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <HAL_MspInit+0x44>)
 80018e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001920 <HAL_MspInit+0x44>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001920 <HAL_MspInit+0x44>)
 80018f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	607b      	str	r3, [r7, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018fa:	4b09      	ldr	r3, [pc, #36]	@ (8001920 <HAL_MspInit+0x44>)
 80018fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018fe:	4a08      	ldr	r2, [pc, #32]	@ (8001920 <HAL_MspInit+0x44>)
 8001900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001904:	6593      	str	r3, [r2, #88]	@ 0x58
 8001906:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <HAL_MspInit+0x44>)
 8001908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800190e:	603b      	str	r3, [r7, #0]
 8001910:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001912:	f006 fdd7 	bl	80084c4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000

08001924 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b09c      	sub	sp, #112	@ 0x70
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800193c:	f107 0318 	add.w	r3, r7, #24
 8001940:	2244      	movs	r2, #68	@ 0x44
 8001942:	2100      	movs	r1, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f00d fbd5 	bl	800f0f4 <memset>
  if(hadc->Instance==ADC1)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001952:	d14d      	bne.n	80019f0 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001954:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001958:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800195a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800195e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001960:	f107 0318 	add.w	r3, r7, #24
 8001964:	4618      	mov	r0, r3
 8001966:	f007 faeb 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001970:	f7ff ffae 	bl	80018d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001974:	4b20      	ldr	r3, [pc, #128]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 8001976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001978:	4a1f      	ldr	r2, [pc, #124]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 800197a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800197e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001980:	4b1d      	ldr	r3, [pc, #116]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 8001982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001984:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800198c:	4b1a      	ldr	r3, [pc, #104]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 800198e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001990:	4a19      	ldr	r2, [pc, #100]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001998:	4b17      	ldr	r3, [pc, #92]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 800199a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a4:	4b14      	ldr	r3, [pc, #80]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 80019a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a8:	4a13      	ldr	r2, [pc, #76]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 80019aa:	f043 0302 	orr.w	r3, r3, #2
 80019ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019b0:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <HAL_ADC_MspInit+0xd4>)
 80019b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80019bc:	2303      	movs	r3, #3
 80019be:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019c0:	2303      	movs	r3, #3
 80019c2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019cc:	4619      	mov	r1, r3
 80019ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019d2:	f003 fd63 	bl	800549c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN3_Pin|AIN4_Pin;
 80019d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80019da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019dc:	2303      	movs	r3, #3
 80019de:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019e8:	4619      	mov	r1, r3
 80019ea:	4804      	ldr	r0, [pc, #16]	@ (80019fc <HAL_ADC_MspInit+0xd8>)
 80019ec:	f003 fd56 	bl	800549c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80019f0:	bf00      	nop
 80019f2:	3770      	adds	r7, #112	@ 0x70
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40021000 	.word	0x40021000
 80019fc:	48000400 	.word	0x48000400

08001a00 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08a      	sub	sp, #40	@ 0x28
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a15      	ldr	r2, [pc, #84]	@ (8001a74 <HAL_DAC_MspInit+0x74>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d124      	bne.n	8001a6c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001a22:	4b15      	ldr	r3, [pc, #84]	@ (8001a78 <HAL_DAC_MspInit+0x78>)
 8001a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a26:	4a14      	ldr	r2, [pc, #80]	@ (8001a78 <HAL_DAC_MspInit+0x78>)
 8001a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a2e:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <HAL_DAC_MspInit+0x78>)
 8001a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a78 <HAL_DAC_MspInit+0x78>)
 8001a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001a78 <HAL_DAC_MspInit+0x78>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a46:	4b0c      	ldr	r3, [pc, #48]	@ (8001a78 <HAL_DAC_MspInit+0x78>)
 8001a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8001a52:	2330      	movs	r3, #48	@ 0x30
 8001a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a56:	2303      	movs	r3, #3
 8001a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a68:	f003 fd18 	bl	800549c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001a6c:	bf00      	nop
 8001a6e:	3728      	adds	r7, #40	@ 0x28
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	50000800 	.word	0x50000800
 8001a78:	40021000 	.word	0x40021000

08001a7c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b09c      	sub	sp, #112	@ 0x70
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a94:	f107 0318 	add.w	r3, r7, #24
 8001a98:	2244      	movs	r2, #68	@ 0x44
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f00d fb29 	bl	800f0f4 <memset>
  if(hi2c->Instance==I2C1)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a2d      	ldr	r2, [pc, #180]	@ (8001b5c <HAL_I2C_MspInit+0xe0>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d153      	bne.n	8001b54 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001aac:	2340      	movs	r3, #64	@ 0x40
 8001aae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab4:	f107 0318 	add.w	r3, r7, #24
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f007 fa41 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001ac4:	f7ff ff04 	bl	80018d0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac8:	4b25      	ldr	r3, [pc, #148]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001acc:	4a24      	ldr	r2, [pc, #144]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad4:	4b22      	ldr	r3, [pc, #136]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001ad6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	617b      	str	r3, [r7, #20]
 8001ade:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001ae2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae4:	4a1e      	ldr	r2, [pc, #120]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001ae6:	f043 0302 	orr.w	r3, r3, #2
 8001aea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aec:	4b1c      	ldr	r3, [pc, #112]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	613b      	str	r3, [r7, #16]
 8001af6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001af8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001afc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001afe:	2312      	movs	r3, #18
 8001b00:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b06:	2300      	movs	r3, #0
 8001b08:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b0a:	2304      	movs	r3, #4
 8001b0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001b12:	4619      	mov	r1, r3
 8001b14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b18:	f003 fcc0 	bl	800549c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b1c:	2380      	movs	r3, #128	@ 0x80
 8001b1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b20:	2312      	movs	r3, #18
 8001b22:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b2c:	2304      	movs	r3, #4
 8001b2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b30:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001b34:	4619      	mov	r1, r3
 8001b36:	480b      	ldr	r0, [pc, #44]	@ (8001b64 <HAL_I2C_MspInit+0xe8>)
 8001b38:	f003 fcb0 	bl	800549c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b3c:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b40:	4a07      	ldr	r2, [pc, #28]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001b42:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b46:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b48:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <HAL_I2C_MspInit+0xe4>)
 8001b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b54:	bf00      	nop
 8001b56:	3770      	adds	r7, #112	@ 0x70
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40005400 	.word	0x40005400
 8001b60:	40021000 	.word	0x40021000
 8001b64:	48000400 	.word	0x48000400

08001b68 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	@ 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a25      	ldr	r2, [pc, #148]	@ (8001c1c <HAL_SPI_MspInit+0xb4>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d144      	bne.n	8001c14 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b8a:	4b25      	ldr	r3, [pc, #148]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8e:	4a24      	ldr	r2, [pc, #144]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001b90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b94:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b96:	4b22      	ldr	r3, [pc, #136]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bae:	4b1c      	ldr	r3, [pc, #112]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bba:	4b19      	ldr	r3, [pc, #100]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bbe:	4a18      	ldr	r2, [pc, #96]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001bc0:	f043 0302 	orr.w	r3, r3, #2
 8001bc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bc6:	4b16      	ldr	r3, [pc, #88]	@ (8001c20 <HAL_SPI_MspInit+0xb8>)
 8001bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bd2:	23c0      	movs	r3, #192	@ 0xc0
 8001bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2300      	movs	r3, #0
 8001be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001be2:	2305      	movs	r3, #5
 8001be4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be6:	f107 0314 	add.w	r3, r7, #20
 8001bea:	4619      	mov	r1, r3
 8001bec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf0:	f003 fc54 	bl	800549c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001bf4:	2308      	movs	r3, #8
 8001bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c00:	2300      	movs	r3, #0
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c04:	2305      	movs	r3, #5
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4805      	ldr	r0, [pc, #20]	@ (8001c24 <HAL_SPI_MspInit+0xbc>)
 8001c10:	f003 fc44 	bl	800549c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c14:	bf00      	nop
 8001c16:	3728      	adds	r7, #40	@ 0x28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40013000 	.word	0x40013000
 8001c20:	40021000 	.word	0x40021000
 8001c24:	48000400 	.word	0x48000400

08001c28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b09a      	sub	sp, #104	@ 0x68
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c40:	f107 0310 	add.w	r3, r7, #16
 8001c44:	2244      	movs	r2, #68	@ 0x44
 8001c46:	2100      	movs	r1, #0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f00d fa53 	bl	800f0f4 <memset>
  if(huart->Instance==USART1)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a4d      	ldr	r2, [pc, #308]	@ (8001d88 <HAL_UART_MspInit+0x160>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	f040 8093 	bne.w	8001d80 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c62:	f107 0310 	add.w	r3, r7, #16
 8001c66:	4618      	mov	r0, r3
 8001c68:	f007 f96a 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001c72:	f7ff fe2d 	bl	80018d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c76:	4b45      	ldr	r3, [pc, #276]	@ (8001d8c <HAL_UART_MspInit+0x164>)
 8001c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c7a:	4a44      	ldr	r2, [pc, #272]	@ (8001d8c <HAL_UART_MspInit+0x164>)
 8001c7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c80:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c82:	4b42      	ldr	r3, [pc, #264]	@ (8001d8c <HAL_UART_MspInit+0x164>)
 8001c84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d8c <HAL_UART_MspInit+0x164>)
 8001c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c92:	4a3e      	ldr	r2, [pc, #248]	@ (8001d8c <HAL_UART_MspInit+0x164>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c9a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d8c <HAL_UART_MspInit+0x164>)
 8001c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	60bb      	str	r3, [r7, #8]
 8001ca4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8001ca6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001caa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cac:	2302      	movs	r3, #2
 8001cae:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cb8:	2307      	movs	r3, #7
 8001cba:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cc6:	f003 fbe9 	bl	800549c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8001cca:	4b31      	ldr	r3, [pc, #196]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001ccc:	4a31      	ldr	r2, [pc, #196]	@ (8001d94 <HAL_UART_MspInit+0x16c>)
 8001cce:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001cd0:	4b2f      	ldr	r3, [pc, #188]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001cd2:	2218      	movs	r2, #24
 8001cd4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cd6:	4b2e      	ldr	r3, [pc, #184]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cdc:	4b2c      	ldr	r3, [pc, #176]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ce2:	4b2b      	ldr	r3, [pc, #172]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001ce4:	2280      	movs	r2, #128	@ 0x80
 8001ce6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ce8:	4b29      	ldr	r3, [pc, #164]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cee:	4b28      	ldr	r3, [pc, #160]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001cf4:	4b26      	ldr	r3, [pc, #152]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001cfa:	4b25      	ldr	r3, [pc, #148]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001d00:	4823      	ldr	r0, [pc, #140]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001d02:	f003 f899 	bl	8004e38 <HAL_DMA_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8001d0c:	f7ff fde0 	bl	80018d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a1f      	ldr	r2, [pc, #124]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001d14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001d18:	4a1d      	ldr	r2, [pc, #116]	@ (8001d90 <HAL_UART_MspInit+0x168>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d20:	4a1e      	ldr	r2, [pc, #120]	@ (8001d9c <HAL_UART_MspInit+0x174>)
 8001d22:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001d24:	4b1c      	ldr	r3, [pc, #112]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d26:	2219      	movs	r2, #25
 8001d28:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d2c:	2210      	movs	r2, #16
 8001d2e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d30:	4b19      	ldr	r3, [pc, #100]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d36:	4b18      	ldr	r3, [pc, #96]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d38:	2280      	movs	r2, #128	@ 0x80
 8001d3a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d3c:	4b16      	ldr	r3, [pc, #88]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d42:	4b15      	ldr	r3, [pc, #84]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001d48:	4b13      	ldr	r3, [pc, #76]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d4e:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001d54:	4810      	ldr	r0, [pc, #64]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d56:	f003 f86f 	bl	8004e38 <HAL_DMA_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8001d60:	f7ff fdb6 	bl	80018d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a0c      	ldr	r2, [pc, #48]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d68:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001d6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d98 <HAL_UART_MspInit+0x170>)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d70:	2200      	movs	r2, #0
 8001d72:	2100      	movs	r1, #0
 8001d74:	2025      	movs	r0, #37	@ 0x25
 8001d76:	f002 fdb4 	bl	80048e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d7a:	2025      	movs	r0, #37	@ 0x25
 8001d7c:	f002 fdcb 	bl	8004916 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001d80:	bf00      	nop
 8001d82:	3768      	adds	r7, #104	@ 0x68
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40013800 	.word	0x40013800
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	20001050 	.word	0x20001050
 8001d94:	40020008 	.word	0x40020008
 8001d98:	200010b0 	.word	0x200010b0
 8001d9c:	4002001c 	.word	0x4002001c

08001da0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <NMI_Handler+0x4>

08001da8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <HardFault_Handler+0x4>

08001db0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <MemManage_Handler+0x4>

08001db8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <BusFault_Handler+0x4>

08001dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <UsageFault_Handler+0x4>

08001dc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001df6:	f001 f9c7 	bl	8003188 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e04:	4802      	ldr	r0, [pc, #8]	@ (8001e10 <DMA1_Channel1_IRQHandler+0x10>)
 8001e06:	f003 f9fa 	bl	80051fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20001050 	.word	0x20001050

08001e14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001e18:	4802      	ldr	r0, [pc, #8]	@ (8001e24 <DMA1_Channel2_IRQHandler+0x10>)
 8001e1a:	f003 f9f0 	bl	80051fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	200010b0 	.word	0x200010b0

08001e28 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001e2c:	4802      	ldr	r0, [pc, #8]	@ (8001e38 <USB_LP_IRQHandler+0x10>)
 8001e2e:	f004 fe94 	bl	8006b5a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20003030 	.word	0x20003030

08001e3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e40:	480c      	ldr	r0, [pc, #48]	@ (8001e74 <USART1_IRQHandler+0x38>)
 8001e42:	f007 fbe9 	bl	8009618 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8001e46:	4b0b      	ldr	r3, [pc, #44]	@ (8001e74 <USART1_IRQHandler+0x38>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	69db      	ldr	r3, [r3, #28]
 8001e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e50:	2b40      	cmp	r3, #64	@ 0x40
 8001e52:	d10d      	bne.n	8001e70 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8001e54:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <USART1_IRQHandler+0x38>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2240      	movs	r2, #64	@ 0x40
 8001e5a:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8001e5c:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <USART1_IRQHandler+0x38>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4b04      	ldr	r3, [pc, #16]	@ (8001e74 <USART1_IRQHandler+0x38>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e6a:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8001e6c:	f001 f802 	bl	8002e74 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000fbc 	.word	0x20000fbc

08001e78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e80:	4a14      	ldr	r2, [pc, #80]	@ (8001ed4 <_sbrk+0x5c>)
 8001e82:	4b15      	ldr	r3, [pc, #84]	@ (8001ed8 <_sbrk+0x60>)
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e8c:	4b13      	ldr	r3, [pc, #76]	@ (8001edc <_sbrk+0x64>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d102      	bne.n	8001e9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e94:	4b11      	ldr	r3, [pc, #68]	@ (8001edc <_sbrk+0x64>)
 8001e96:	4a12      	ldr	r2, [pc, #72]	@ (8001ee0 <_sbrk+0x68>)
 8001e98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e9a:	4b10      	ldr	r3, [pc, #64]	@ (8001edc <_sbrk+0x64>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d207      	bcs.n	8001eb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ea8:	f00d f92c 	bl	800f104 <__errno>
 8001eac:	4603      	mov	r3, r0
 8001eae:	220c      	movs	r2, #12
 8001eb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb6:	e009      	b.n	8001ecc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eb8:	4b08      	ldr	r3, [pc, #32]	@ (8001edc <_sbrk+0x64>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ebe:	4b07      	ldr	r3, [pc, #28]	@ (8001edc <_sbrk+0x64>)
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	4a05      	ldr	r2, [pc, #20]	@ (8001edc <_sbrk+0x64>)
 8001ec8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eca:	68fb      	ldr	r3, [r7, #12]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	20008000 	.word	0x20008000
 8001ed8:	00000400 	.word	0x00000400
 8001edc:	20001110 	.word	0x20001110
 8001ee0:	20003678 	.word	0x20003678

08001ee4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ee8:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <SystemInit+0x20>)
 8001eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eee:	4a05      	ldr	r2, [pc, #20]	@ (8001f04 <SystemInit+0x20>)
 8001ef0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ef4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8001f12:	4a04      	ldr	r2, [pc, #16]	@ (8001f24 <modbus_Setup+0x1c>)
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	7013      	strb	r3, [r2, #0]
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	20001114 	.word	0x20001114

08001f28 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8001f28:	b590      	push	{r4, r7, lr}
 8001f2a:	b0e5      	sub	sp, #404	@ 0x194
 8001f2c:	af04      	add	r7, sp, #16
 8001f2e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f32:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f36:	6018      	str	r0, [r3, #0]
 8001f38:	460a      	mov	r2, r1
 8001f3a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f3e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001f42:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8001f44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f48:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001f4c:	881a      	ldrh	r2, [r3, #0]
 8001f4e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f52:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	3301      	adds	r3, #1
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f70:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	3302      	adds	r3, #2
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	461c      	mov	r4, r3
 8001f7c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f80:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	3303      	adds	r3, #3
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	9303      	str	r3, [sp, #12]
 8001f8c:	9402      	str	r4, [sp, #8]
 8001f8e:	9001      	str	r0, [sp, #4]
 8001f90:	9100      	str	r1, [sp, #0]
 8001f92:	4613      	mov	r3, r2
 8001f94:	4ab2      	ldr	r2, [pc, #712]	@ (8002260 <modbus_handle_frame+0x338>)
 8001f96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f9a:	48b2      	ldr	r0, [pc, #712]	@ (8002264 <modbus_handle_frame+0x33c>)
 8001f9c:	f00d f838 	bl	800f010 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8001fa0:	48b0      	ldr	r0, [pc, #704]	@ (8002264 <modbus_handle_frame+0x33c>)
 8001fa2:	f7fe f93d 	bl	8000220 <strlen>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	4619      	mov	r1, r3
 8001fac:	48ad      	ldr	r0, [pc, #692]	@ (8002264 <modbus_handle_frame+0x33c>)
 8001fae:	f00c fbe3 	bl	800e778 <CDC_Transmit_FS>

	if (len < 6) return;
 8001fb2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fb6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001fba:	881b      	ldrh	r3, [r3, #0]
 8001fbc:	2b05      	cmp	r3, #5
 8001fbe:	f240 85a1 	bls.w	8002b04 <modbus_handle_frame+0xbdc>

	uint8_t address = frame[0];
 8001fc2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fc6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8001fd2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fd6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	785b      	ldrb	r3, [r3, #1]
 8001fde:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8001fe2:	4ba1      	ldr	r3, [pc, #644]	@ (8002268 <modbus_handle_frame+0x340>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8001fea:	429a      	cmp	r2, r3
 8001fec:	f040 858c 	bne.w	8002b08 <modbus_handle_frame+0xbe0>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8001ff0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ff4:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8002000:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002004:	6812      	ldr	r2, [r2, #0]
 8002006:	4413      	add	r3, r2
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	b21b      	sxth	r3, r3
 800200c:	021b      	lsls	r3, r3, #8
 800200e:	b21a      	sxth	r2, r3
 8002010:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002014:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002018:	881b      	ldrh	r3, [r3, #0]
 800201a:	3b02      	subs	r3, #2
 800201c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8002020:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8002024:	6809      	ldr	r1, [r1, #0]
 8002026:	440b      	add	r3, r1
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	b21b      	sxth	r3, r3
 800202c:	4313      	orrs	r3, r2
 800202e:	b21b      	sxth	r3, r3
 8002030:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8002034:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002038:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	3b02      	subs	r3, #2
 8002040:	b29a      	uxth	r2, r3
 8002042:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002046:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800204a:	4611      	mov	r1, r2
 800204c:	6818      	ldr	r0, [r3, #0]
 800204e:	f000 fd65 	bl	8002b1c <modbus_crc16>
 8002052:	4603      	mov	r3, r0
 8002054:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8002058:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800205c:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8002060:	429a      	cmp	r2, r3
 8002062:	f040 8553 	bne.w	8002b0c <modbus_handle_frame+0xbe4>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8002066:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800206a:	3b01      	subs	r3, #1
 800206c:	2b0f      	cmp	r3, #15
 800206e:	f200 8540 	bhi.w	8002af2 <modbus_handle_frame+0xbca>
 8002072:	a201      	add	r2, pc, #4	@ (adr r2, 8002078 <modbus_handle_frame+0x150>)
 8002074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002078:	080020b9 	.word	0x080020b9
 800207c:	08002271 	.word	0x08002271
 8002080:	08002415 	.word	0x08002415
 8002084:	0800257f 	.word	0x0800257f
 8002088:	080026f9 	.word	0x080026f9
 800208c:	080027a5 	.word	0x080027a5
 8002090:	08002af3 	.word	0x08002af3
 8002094:	08002af3 	.word	0x08002af3
 8002098:	08002af3 	.word	0x08002af3
 800209c:	08002af3 	.word	0x08002af3
 80020a0:	08002af3 	.word	0x08002af3
 80020a4:	08002af3 	.word	0x08002af3
 80020a8:	08002af3 	.word	0x08002af3
 80020ac:	08002af3 	.word	0x08002af3
 80020b0:	0800283d 	.word	0x0800283d
 80020b4:	080029b1 	.word	0x080029b1
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80020b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	3302      	adds	r3, #2
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	b21b      	sxth	r3, r3
 80020c8:	021b      	lsls	r3, r3, #8
 80020ca:	b21a      	sxth	r2, r3
 80020cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	3303      	adds	r3, #3
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	b21b      	sxth	r3, r3
 80020dc:	4313      	orrs	r3, r2
 80020de:	b21b      	sxth	r3, r3
 80020e0:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80020e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	3304      	adds	r3, #4
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	b21b      	sxth	r3, r3
 80020f4:	021b      	lsls	r3, r3, #8
 80020f6:	b21a      	sxth	r2, r3
 80020f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	3305      	adds	r3, #5
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	b21b      	sxth	r3, r3
 8002108:	4313      	orrs	r3, r2
 800210a:	b21b      	sxth	r3, r3
 800210c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8002110:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8002114:	2b00      	cmp	r3, #0
 8002116:	d003      	beq.n	8002120 <modbus_handle_frame+0x1f8>
 8002118:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800211c:	2b04      	cmp	r3, #4
 800211e:	d909      	bls.n	8002134 <modbus_handle_frame+0x20c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8002120:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002124:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002128:	2203      	movs	r2, #3
 800212a:	4618      	mov	r0, r3
 800212c:	f000 fd5e 	bl	8002bec <send_exception>
				return;
 8002130:	f000 bced 	b.w	8002b0e <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8002134:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8002138:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800213c:	4413      	add	r3, r2
 800213e:	b29b      	uxth	r3, r3
 8002140:	3b01      	subs	r3, #1
 8002142:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8002146:	4b49      	ldr	r3, [pc, #292]	@ (800226c <modbus_handle_frame+0x344>)
 8002148:	881b      	ldrh	r3, [r3, #0]
 800214a:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 800214e:	429a      	cmp	r2, r3
 8002150:	d309      	bcc.n	8002166 <modbus_handle_frame+0x23e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8002152:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002156:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800215a:	2202      	movs	r2, #2
 800215c:	4618      	mov	r0, r3
 800215e:	f000 fd45 	bl	8002bec <send_exception>
				return;
 8002162:	f000 bcd4 	b.w	8002b0e <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8002166:	4b40      	ldr	r3, [pc, #256]	@ (8002268 <modbus_handle_frame+0x340>)
 8002168:	781a      	ldrb	r2, [r3, #0]
 800216a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800216e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002172:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8002174:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002178:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800217c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8002180:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8002182:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8002186:	3307      	adds	r3, #7
 8002188:	2b00      	cmp	r3, #0
 800218a:	da00      	bge.n	800218e <modbus_handle_frame+0x266>
 800218c:	3307      	adds	r3, #7
 800218e:	10db      	asrs	r3, r3, #3
 8002190:	b2da      	uxtb	r2, r3
 8002192:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002196:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800219a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800219c:	2303      	movs	r3, #3
 800219e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 80021ae:	2300      	movs	r3, #0
 80021b0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80021b4:	e044      	b.n	8002240 <modbus_handle_frame+0x318>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80021b6:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe fe6c 	bl	8000e98 <io_coil_read>
 80021c0:	4603      	mov	r3, r0
 80021c2:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80021c6:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d10b      	bne.n	80021e6 <modbus_handle_frame+0x2be>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80021ce:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80021d2:	2201      	movs	r2, #1
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	b25a      	sxtb	r2, r3
 80021da:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80021de:	4313      	orrs	r3, r2
 80021e0:	b25b      	sxtb	r3, r3
 80021e2:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 80021e6:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80021ea:	3301      	adds	r3, #1
 80021ec:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80021f0:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	d006      	beq.n	8002206 <modbus_handle_frame+0x2de>
 80021f8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80021fc:	3b01      	subs	r3, #1
 80021fe:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002202:	429a      	cmp	r2, r3
 8002204:	d112      	bne.n	800222c <modbus_handle_frame+0x304>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8002206:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800220a:	1c5a      	adds	r2, r3, #1
 800220c:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8002210:	4619      	mov	r1, r3
 8002212:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002216:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800221a:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800221e:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8002220:	2300      	movs	r3, #0
 8002222:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8002226:	2300      	movs	r3, #0
 8002228:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 800222c:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8002230:	3301      	adds	r3, #1
 8002232:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8002236:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800223a:	3301      	adds	r3, #1
 800223c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8002240:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8002244:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002248:	429a      	cmp	r2, r3
 800224a:	dbb4      	blt.n	80021b6 <modbus_handle_frame+0x28e>
			}

			send_response(responseData, responseLen);
 800224c:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8002250:	f107 030c 	add.w	r3, r7, #12
 8002254:	4611      	mov	r1, r2
 8002256:	4618      	mov	r0, r3
 8002258:	f000 fc9e 	bl	8002b98 <send_response>
 800225c:	f000 bc57 	b.w	8002b0e <modbus_handle_frame+0xbe6>
 8002260:	0800fa80 	.word	0x0800fa80
 8002264:	20001118 	.word	0x20001118
 8002268:	20001114 	.word	0x20001114
 800226c:	2000063c 	.word	0x2000063c
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8002270:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002274:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	3302      	adds	r3, #2
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	b21b      	sxth	r3, r3
 8002280:	021b      	lsls	r3, r3, #8
 8002282:	b21a      	sxth	r2, r3
 8002284:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002288:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	3303      	adds	r3, #3
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	b21b      	sxth	r3, r3
 8002294:	4313      	orrs	r3, r2
 8002296:	b21b      	sxth	r3, r3
 8002298:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 800229c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80022a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	3304      	adds	r3, #4
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	b21b      	sxth	r3, r3
 80022ac:	021b      	lsls	r3, r3, #8
 80022ae:	b21a      	sxth	r2, r3
 80022b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80022b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	3305      	adds	r3, #5
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	b21b      	sxth	r3, r3
 80022c0:	4313      	orrs	r3, r2
 80022c2:	b21b      	sxth	r3, r3
 80022c4:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80022c8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <modbus_handle_frame+0x3b0>
 80022d0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80022d4:	2b04      	cmp	r3, #4
 80022d6:	d909      	bls.n	80022ec <modbus_handle_frame+0x3c4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80022d8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80022dc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80022e0:	2203      	movs	r2, #3
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 fc82 	bl	8002bec <send_exception>
				return;
 80022e8:	f000 bc11 	b.w	8002b0e <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80022ec:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80022f0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80022f4:	4413      	add	r3, r2
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	3b01      	subs	r3, #1
 80022fa:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80022fe:	4bcb      	ldr	r3, [pc, #812]	@ (800262c <modbus_handle_frame+0x704>)
 8002300:	881b      	ldrh	r3, [r3, #0]
 8002302:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8002306:	429a      	cmp	r2, r3
 8002308:	d308      	bcc.n	800231c <modbus_handle_frame+0x3f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800230a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800230e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002312:	2202      	movs	r2, #2
 8002314:	4618      	mov	r0, r3
 8002316:	f000 fc69 	bl	8002bec <send_exception>
				return;
 800231a:	e3f8      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800231c:	4bc4      	ldr	r3, [pc, #784]	@ (8002630 <modbus_handle_frame+0x708>)
 800231e:	781a      	ldrb	r2, [r3, #0]
 8002320:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002324:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002328:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800232a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800232e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002332:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8002336:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8002338:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800233c:	3307      	adds	r3, #7
 800233e:	2b00      	cmp	r3, #0
 8002340:	da00      	bge.n	8002344 <modbus_handle_frame+0x41c>
 8002342:	3307      	adds	r3, #7
 8002344:	10db      	asrs	r3, r3, #3
 8002346:	b2da      	uxtb	r2, r3
 8002348:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800234c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002350:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8002352:	2303      	movs	r3, #3
 8002354:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8002358:	2300      	movs	r3, #0
 800235a:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 800235e:	2300      	movs	r3, #0
 8002360:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8002364:	2300      	movs	r3, #0
 8002366:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800236a:	e044      	b.n	80023f6 <modbus_handle_frame+0x4ce>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 800236c:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe fe0b 	bl	8000f8c <io_discrete_in_read>
 8002376:	4603      	mov	r3, r0
 8002378:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 800237c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8002380:	2b01      	cmp	r3, #1
 8002382:	d10b      	bne.n	800239c <modbus_handle_frame+0x474>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8002384:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8002388:	2201      	movs	r2, #1
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	b25a      	sxtb	r2, r3
 8002390:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8002394:	4313      	orrs	r3, r2
 8002396:	b25b      	sxtb	r3, r3
 8002398:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 800239c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80023a0:	3301      	adds	r3, #1
 80023a2:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 80023a6:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80023aa:	2b08      	cmp	r3, #8
 80023ac:	d006      	beq.n	80023bc <modbus_handle_frame+0x494>
 80023ae:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80023b2:	3b01      	subs	r3, #1
 80023b4:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d112      	bne.n	80023e2 <modbus_handle_frame+0x4ba>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80023bc:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80023c6:	4619      	mov	r1, r3
 80023c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80023cc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80023d0:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80023d4:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80023dc:	2300      	movs	r3, #0
 80023de:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80023e2:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80023e6:	3301      	adds	r3, #1
 80023e8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80023ec:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80023f0:	3301      	adds	r3, #1
 80023f2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80023f6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80023fa:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80023fe:	429a      	cmp	r2, r3
 8002400:	dbb4      	blt.n	800236c <modbus_handle_frame+0x444>
			}

			send_response(responseData, responseLen);
 8002402:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8002406:	f107 030c 	add.w	r3, r7, #12
 800240a:	4611      	mov	r1, r2
 800240c:	4618      	mov	r0, r3
 800240e:	f000 fbc3 	bl	8002b98 <send_response>
 8002412:	e37c      	b.n	8002b0e <modbus_handle_frame+0xbe6>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8002414:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002418:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	3302      	adds	r3, #2
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	b21b      	sxth	r3, r3
 8002424:	021b      	lsls	r3, r3, #8
 8002426:	b21a      	sxth	r2, r3
 8002428:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800242c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	3303      	adds	r3, #3
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	b21b      	sxth	r3, r3
 8002438:	4313      	orrs	r3, r2
 800243a:	b21b      	sxth	r3, r3
 800243c:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8002440:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002444:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	3304      	adds	r3, #4
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	b21b      	sxth	r3, r3
 8002450:	021b      	lsls	r3, r3, #8
 8002452:	b21a      	sxth	r2, r3
 8002454:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002458:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	3305      	adds	r3, #5
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	b21b      	sxth	r3, r3
 8002464:	4313      	orrs	r3, r2
 8002466:	b21b      	sxth	r3, r3
 8002468:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 800246c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <modbus_handle_frame+0x558>
 8002474:	4b6f      	ldr	r3, [pc, #444]	@ (8002634 <modbus_handle_frame+0x70c>)
 8002476:	881b      	ldrh	r3, [r3, #0]
 8002478:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 800247c:	429a      	cmp	r2, r3
 800247e:	d908      	bls.n	8002492 <modbus_handle_frame+0x56a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8002480:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002484:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002488:	2203      	movs	r2, #3
 800248a:	4618      	mov	r0, r3
 800248c:	f000 fbae 	bl	8002bec <send_exception>
				return;
 8002490:	e33d      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8002492:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8002496:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800249a:	4413      	add	r3, r2
 800249c:	b29b      	uxth	r3, r3
 800249e:	3b01      	subs	r3, #1
 80024a0:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 80024a4:	4b63      	ldr	r3, [pc, #396]	@ (8002634 <modbus_handle_frame+0x70c>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d308      	bcc.n	80024c2 <modbus_handle_frame+0x59a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80024b0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80024b4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80024b8:	2202      	movs	r2, #2
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 fb96 	bl	8002bec <send_exception>
				return;
 80024c0:	e325      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80024c2:	4b5b      	ldr	r3, [pc, #364]	@ (8002630 <modbus_handle_frame+0x708>)
 80024c4:	781a      	ldrb	r2, [r3, #0]
 80024c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80024ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80024ce:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80024d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80024d4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80024d8:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80024dc:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80024de:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	b2da      	uxtb	r2, r3
 80024e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80024ec:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80024f0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80024f2:	2303      	movs	r3, #3
 80024f4:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80024f8:	2300      	movs	r3, #0
 80024fa:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80024fe:	e02f      	b.n	8002560 <modbus_handle_frame+0x638>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8002500:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8002504:	4618      	mov	r0, r3
 8002506:	f7fe fd75 	bl	8000ff4 <io_holding_reg_read>
 800250a:	4603      	mov	r3, r0
 800250c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8002510:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8002514:	0a1b      	lsrs	r3, r3, #8
 8002516:	b299      	uxth	r1, r3
 8002518:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800251c:	1c5a      	adds	r2, r3, #1
 800251e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8002522:	461a      	mov	r2, r3
 8002524:	b2c9      	uxtb	r1, r1
 8002526:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800252a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800252e:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8002530:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800253a:	461a      	mov	r2, r3
 800253c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8002540:	b2d9      	uxtb	r1, r3
 8002542:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002546:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800254a:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800254c:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8002550:	3301      	adds	r3, #1
 8002552:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8002556:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800255a:	3301      	adds	r3, #1
 800255c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8002560:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8002564:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8002568:	429a      	cmp	r2, r3
 800256a:	dbc9      	blt.n	8002500 <modbus_handle_frame+0x5d8>
			}

			send_response(responseData, responseLen);
 800256c:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	4611      	mov	r1, r2
 8002576:	4618      	mov	r0, r3
 8002578:	f000 fb0e 	bl	8002b98 <send_response>
 800257c:	e2c7      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800257e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002582:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	3302      	adds	r3, #2
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	b21b      	sxth	r3, r3
 800258e:	021b      	lsls	r3, r3, #8
 8002590:	b21a      	sxth	r2, r3
 8002592:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002596:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	3303      	adds	r3, #3
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	b21b      	sxth	r3, r3
 80025a2:	4313      	orrs	r3, r2
 80025a4:	b21b      	sxth	r3, r3
 80025a6:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80025aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80025ae:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	3304      	adds	r3, #4
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	b21b      	sxth	r3, r3
 80025ba:	021b      	lsls	r3, r3, #8
 80025bc:	b21a      	sxth	r2, r3
 80025be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80025c2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	3305      	adds	r3, #5
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	b21b      	sxth	r3, r3
 80025ce:	4313      	orrs	r3, r2
 80025d0:	b21b      	sxth	r3, r3
 80025d2:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80025d6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d005      	beq.n	80025ea <modbus_handle_frame+0x6c2>
 80025de:	4b16      	ldr	r3, [pc, #88]	@ (8002638 <modbus_handle_frame+0x710>)
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d908      	bls.n	80025fc <modbus_handle_frame+0x6d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80025ea:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80025ee:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80025f2:	2203      	movs	r2, #3
 80025f4:	4618      	mov	r0, r3
 80025f6:	f000 faf9 	bl	8002bec <send_exception>
				return;
 80025fa:	e288      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80025fc:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8002600:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8002604:	4413      	add	r3, r2
 8002606:	b29b      	uxth	r3, r3
 8002608:	3b01      	subs	r3, #1
 800260a:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800260e:	4b0a      	ldr	r3, [pc, #40]	@ (8002638 <modbus_handle_frame+0x710>)
 8002610:	881b      	ldrh	r3, [r3, #0]
 8002612:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8002616:	429a      	cmp	r2, r3
 8002618:	d310      	bcc.n	800263c <modbus_handle_frame+0x714>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800261a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800261e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002622:	2202      	movs	r2, #2
 8002624:	4618      	mov	r0, r3
 8002626:	f000 fae1 	bl	8002bec <send_exception>
				return;
 800262a:	e270      	b.n	8002b0e <modbus_handle_frame+0xbe6>
 800262c:	20000660 	.word	0x20000660
 8002630:	20001114 	.word	0x20001114
 8002634:	2000067c 	.word	0x2000067c
 8002638:	20000e80 	.word	0x20000e80
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 800263c:	4bb2      	ldr	r3, [pc, #712]	@ (8002908 <modbus_handle_frame+0x9e0>)
 800263e:	781a      	ldrb	r2, [r3, #0]
 8002640:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002644:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002648:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800264a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800264e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002652:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8002656:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8002658:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800265c:	b2db      	uxtb	r3, r3
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	b2da      	uxtb	r2, r3
 8002662:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002666:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800266a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800266c:	2303      	movs	r3, #3
 800266e:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8002672:	2300      	movs	r3, #0
 8002674:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002678:	e02f      	b.n	80026da <modbus_handle_frame+0x7b2>
				uint16_t regValue = io_input_reg_read(startAddress);
 800267a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800267e:	4618      	mov	r0, r3
 8002680:	f7fe fd5c 	bl	800113c <io_input_reg_read>
 8002684:	4603      	mov	r3, r0
 8002686:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800268a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800268e:	0a1b      	lsrs	r3, r3, #8
 8002690:	b299      	uxth	r1, r3
 8002692:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8002696:	1c5a      	adds	r2, r3, #1
 8002698:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800269c:	461a      	mov	r2, r3
 800269e:	b2c9      	uxtb	r1, r1
 80026a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80026a4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80026a8:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80026aa:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80026ae:	1c5a      	adds	r2, r3, #1
 80026b0:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80026b4:	461a      	mov	r2, r3
 80026b6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80026ba:	b2d9      	uxtb	r1, r3
 80026bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80026c0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80026c4:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80026c6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80026ca:	3301      	adds	r3, #1
 80026cc:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80026d0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80026d4:	3301      	adds	r3, #1
 80026d6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80026da:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80026de:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80026e2:	429a      	cmp	r2, r3
 80026e4:	dbc9      	blt.n	800267a <modbus_handle_frame+0x752>
			}

			send_response(responseData, responseLen);
 80026e6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80026ea:	f107 030c 	add.w	r3, r7, #12
 80026ee:	4611      	mov	r1, r2
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 fa51 	bl	8002b98 <send_response>
 80026f6:	e20a      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80026f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80026fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	3302      	adds	r3, #2
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	b21b      	sxth	r3, r3
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	b21a      	sxth	r2, r3
 800270c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002710:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	3303      	adds	r3, #3
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	b21b      	sxth	r3, r3
 800271c:	4313      	orrs	r3, r2
 800271e:	b21b      	sxth	r3, r3
 8002720:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8002724:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002728:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	3304      	adds	r3, #4
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	b21b      	sxth	r3, r3
 8002734:	021b      	lsls	r3, r3, #8
 8002736:	b21a      	sxth	r2, r3
 8002738:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800273c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	3305      	adds	r3, #5
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	b21b      	sxth	r3, r3
 8002748:	4313      	orrs	r3, r2
 800274a:	b21b      	sxth	r3, r3
 800274c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8002750:	4b6e      	ldr	r3, [pc, #440]	@ (800290c <modbus_handle_frame+0x9e4>)
 8002752:	881b      	ldrh	r3, [r3, #0]
 8002754:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8002758:	429a      	cmp	r2, r3
 800275a:	d308      	bcc.n	800276e <modbus_handle_frame+0x846>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800275c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002760:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002764:	2202      	movs	r2, #2
 8002766:	4618      	mov	r0, r3
 8002768:	f000 fa40 	bl	8002bec <send_exception>
				return;
 800276c:	e1cf      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800276e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8002772:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8002776:	bf0c      	ite	eq
 8002778:	2301      	moveq	r3, #1
 800277a:	2300      	movne	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8002782:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8002786:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800278a:	4611      	mov	r1, r2
 800278c:	4618      	mov	r0, r3
 800278e:	f7fe fb9f 	bl	8000ed0 <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8002792:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002796:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800279a:	2106      	movs	r1, #6
 800279c:	6818      	ldr	r0, [r3, #0]
 800279e:	f000 f9fb 	bl	8002b98 <send_response>
			break;
 80027a2:	e1b4      	b.n	8002b0e <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80027a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80027a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	3302      	adds	r3, #2
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	b21b      	sxth	r3, r3
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	b21a      	sxth	r2, r3
 80027b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80027bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	3303      	adds	r3, #3
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	b21b      	sxth	r3, r3
 80027c8:	4313      	orrs	r3, r2
 80027ca:	b21b      	sxth	r3, r3
 80027cc:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80027d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80027d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3304      	adds	r3, #4
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	b21b      	sxth	r3, r3
 80027e0:	021b      	lsls	r3, r3, #8
 80027e2:	b21a      	sxth	r2, r3
 80027e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80027e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	3305      	adds	r3, #5
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	4313      	orrs	r3, r2
 80027f6:	b21b      	sxth	r3, r3
 80027f8:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 80027fc:	4b44      	ldr	r3, [pc, #272]	@ (8002910 <modbus_handle_frame+0x9e8>)
 80027fe:	881b      	ldrh	r3, [r3, #0]
 8002800:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8002804:	429a      	cmp	r2, r3
 8002806:	d308      	bcc.n	800281a <modbus_handle_frame+0x8f2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8002808:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800280c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002810:	2202      	movs	r2, #2
 8002812:	4618      	mov	r0, r3
 8002814:	f000 f9ea 	bl	8002bec <send_exception>
				return;
 8002818:	e179      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800281a:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800281e:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8002822:	4611      	mov	r1, r2
 8002824:	4618      	mov	r0, r3
 8002826:	f7fe fc05 	bl	8001034 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800282a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800282e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002832:	2106      	movs	r1, #6
 8002834:	6818      	ldr	r0, [r3, #0]
 8002836:	f000 f9af 	bl	8002b98 <send_response>
			break;
 800283a:	e168      	b.n	8002b0e <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800283c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002840:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	3302      	adds	r3, #2
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	b21b      	sxth	r3, r3
 800284c:	021b      	lsls	r3, r3, #8
 800284e:	b21a      	sxth	r2, r3
 8002850:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002854:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	3303      	adds	r3, #3
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	b21b      	sxth	r3, r3
 8002860:	4313      	orrs	r3, r2
 8002862:	b21b      	sxth	r3, r3
 8002864:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8002868:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800286c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	3304      	adds	r3, #4
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	b21b      	sxth	r3, r3
 8002878:	021b      	lsls	r3, r3, #8
 800287a:	b21a      	sxth	r2, r3
 800287c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002880:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3305      	adds	r3, #5
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	b21b      	sxth	r3, r3
 800288c:	4313      	orrs	r3, r2
 800288e:	b21b      	sxth	r3, r3
 8002890:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8002894:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002898:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	799b      	ldrb	r3, [r3, #6]
 80028a0:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 80028a4:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80028a8:	3307      	adds	r3, #7
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	da00      	bge.n	80028b0 <modbus_handle_frame+0x988>
 80028ae:	3307      	adds	r3, #7
 80028b0:	10db      	asrs	r3, r3, #3
 80028b2:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 80028b6:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80028ba:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80028be:	4413      	add	r3, r2
 80028c0:	4a12      	ldr	r2, [pc, #72]	@ (800290c <modbus_handle_frame+0x9e4>)
 80028c2:	8812      	ldrh	r2, [r2, #0]
 80028c4:	4293      	cmp	r3, r2
 80028c6:	dd08      	ble.n	80028da <modbus_handle_frame+0x9b2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80028c8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80028cc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80028d0:	2202      	movs	r2, #2
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 f98a 	bl	8002bec <send_exception>
				return;
 80028d8:	e119      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80028da:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80028de:	b29b      	uxth	r3, r3
 80028e0:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d008      	beq.n	80028fa <modbus_handle_frame+0x9d2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80028e8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80028ec:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80028f0:	2203      	movs	r2, #3
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 f97a 	bl	8002bec <send_exception>
				return;
 80028f8:	e109      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80028fa:	2307      	movs	r3, #7
 80028fc:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8002900:	2300      	movs	r3, #0
 8002902:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8002906:	e044      	b.n	8002992 <modbus_handle_frame+0xa6a>
 8002908:	20001114 	.word	0x20001114
 800290c:	2000063c 	.word	0x2000063c
 8002910:	2000067c 	.word	0x2000067c
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8002914:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8002918:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800291c:	4413      	add	r3, r2
 800291e:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8002922:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8002926:	08db      	lsrs	r3, r3, #3
 8002928:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 800292c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8002938:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 800293c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8002940:	4413      	add	r3, r2
 8002942:	461a      	mov	r2, r3
 8002944:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002948:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4413      	add	r3, r2
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	461a      	mov	r2, r3
 8002954:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8002958:	fa42 f303 	asr.w	r3, r2, r3
 800295c:	b2db      	uxtb	r3, r3
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8002966:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800296a:	2b00      	cmp	r3, #0
 800296c:	bf14      	ite	ne
 800296e:	2301      	movne	r3, #1
 8002970:	2300      	moveq	r3, #0
 8002972:	b2db      	uxtb	r3, r3
 8002974:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8002978:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 800297c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8002980:	4611      	mov	r1, r2
 8002982:	4618      	mov	r0, r3
 8002984:	f7fe faa4 	bl	8000ed0 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8002988:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800298c:	3301      	adds	r3, #1
 800298e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8002992:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8002996:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800299a:	429a      	cmp	r2, r3
 800299c:	d3ba      	bcc.n	8002914 <modbus_handle_frame+0x9ec>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800299e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80029a2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80029a6:	2106      	movs	r1, #6
 80029a8:	6818      	ldr	r0, [r3, #0]
 80029aa:	f000 f8f5 	bl	8002b98 <send_response>
			break;
 80029ae:	e0ae      	b.n	8002b0e <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80029b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80029b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	3302      	adds	r3, #2
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	b21b      	sxth	r3, r3
 80029c0:	021b      	lsls	r3, r3, #8
 80029c2:	b21a      	sxth	r2, r3
 80029c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80029c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	3303      	adds	r3, #3
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	b21b      	sxth	r3, r3
 80029d4:	4313      	orrs	r3, r2
 80029d6:	b21b      	sxth	r3, r3
 80029d8:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80029dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80029e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	3304      	adds	r3, #4
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	b21b      	sxth	r3, r3
 80029ec:	021b      	lsls	r3, r3, #8
 80029ee:	b21a      	sxth	r2, r3
 80029f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80029f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	3305      	adds	r3, #5
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	b21b      	sxth	r3, r3
 8002a00:	4313      	orrs	r3, r2
 8002a02:	b21b      	sxth	r3, r3
 8002a04:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8002a08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002a0c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	799b      	ldrb	r3, [r3, #6]
 8002a14:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8002a18:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8002a1c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8002a20:	4413      	add	r3, r2
 8002a22:	4a3d      	ldr	r2, [pc, #244]	@ (8002b18 <modbus_handle_frame+0xbf0>)
 8002a24:	8812      	ldrh	r2, [r2, #0]
 8002a26:	4293      	cmp	r3, r2
 8002a28:	dd08      	ble.n	8002a3c <modbus_handle_frame+0xb14>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8002a2a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002a2e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002a32:	2202      	movs	r2, #2
 8002a34:	4618      	mov	r0, r3
 8002a36:	f000 f8d9 	bl	8002bec <send_exception>
				return;
 8002a3a:	e068      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8002a3c:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8002a40:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d008      	beq.n	8002a5c <modbus_handle_frame+0xb34>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8002a4a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002a4e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002a52:	2203      	movs	r2, #3
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 f8c9 	bl	8002bec <send_exception>
				return;
 8002a5a:	e058      	b.n	8002b0e <modbus_handle_frame+0xbe6>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8002a5c:	2307      	movs	r3, #7
 8002a5e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8002a62:	2300      	movs	r3, #0
 8002a64:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002a68:	e034      	b.n	8002ad4 <modbus_handle_frame+0xbac>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8002a6a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8002a74:	4413      	add	r3, r2
 8002a76:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8002a7a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8002a7e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8002a82:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a86:	6812      	ldr	r2, [r2, #0]
 8002a88:	4413      	add	r3, r2
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	b21b      	sxth	r3, r3
 8002a8e:	021b      	lsls	r3, r3, #8
 8002a90:	b21a      	sxth	r2, r3
 8002a92:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8002a96:	3301      	adds	r3, #1
 8002a98:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8002a9c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8002aa0:	6809      	ldr	r1, [r1, #0]
 8002aa2:	440b      	add	r3, r1
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	b21b      	sxth	r3, r3
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	b21b      	sxth	r3, r3
 8002aac:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8002ab0:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8002ab4:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8002ab8:	4611      	mov	r1, r2
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fe faba 	bl	8001034 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8002ac0:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8002ac4:	3302      	adds	r3, #2
 8002ac6:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8002aca:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002ad4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8002ad8:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8002adc:	429a      	cmp	r2, r3
 8002ade:	dbc4      	blt.n	8002a6a <modbus_handle_frame+0xb42>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8002ae0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002ae4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002ae8:	2106      	movs	r1, #6
 8002aea:	6818      	ldr	r0, [r3, #0]
 8002aec:	f000 f854 	bl	8002b98 <send_response>
			break;
 8002af0:	e00d      	b.n	8002b0e <modbus_handle_frame+0xbe6>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8002af2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002af6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002afa:	2201      	movs	r2, #1
 8002afc:	4618      	mov	r0, r3
 8002afe:	f000 f875 	bl	8002bec <send_exception>
			break;
 8002b02:	e004      	b.n	8002b0e <modbus_handle_frame+0xbe6>
	if (len < 6) return;
 8002b04:	bf00      	nop
 8002b06:	e002      	b.n	8002b0e <modbus_handle_frame+0xbe6>
	if (address != slave_address) return;
 8002b08:	bf00      	nop
 8002b0a:	e000      	b.n	8002b0e <modbus_handle_frame+0xbe6>
		return;
 8002b0c:	bf00      	nop
	}
}
 8002b0e:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd90      	pop	{r4, r7, pc}
 8002b16:	bf00      	nop
 8002b18:	2000067c 	.word	0x2000067c

08002b1c <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	460b      	mov	r3, r1
 8002b26:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8002b28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b2c:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8002b2e:	2300      	movs	r3, #0
 8002b30:	81bb      	strh	r3, [r7, #12]
 8002b32:	e026      	b.n	8002b82 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8002b34:	89bb      	ldrh	r3, [r7, #12]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	4413      	add	r3, r2
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	89fb      	ldrh	r3, [r7, #14]
 8002b40:	4053      	eors	r3, r2
 8002b42:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8002b44:	2300      	movs	r3, #0
 8002b46:	72fb      	strb	r3, [r7, #11]
 8002b48:	e015      	b.n	8002b76 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8002b4a:	89fb      	ldrh	r3, [r7, #14]
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00a      	beq.n	8002b6a <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8002b54:	89fb      	ldrh	r3, [r7, #14]
 8002b56:	085b      	lsrs	r3, r3, #1
 8002b58:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8002b5a:	89fb      	ldrh	r3, [r7, #14]
 8002b5c:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8002b60:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8002b64:	43db      	mvns	r3, r3
 8002b66:	81fb      	strh	r3, [r7, #14]
 8002b68:	e002      	b.n	8002b70 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8002b6a:	89fb      	ldrh	r3, [r7, #14]
 8002b6c:	085b      	lsrs	r3, r3, #1
 8002b6e:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8002b70:	7afb      	ldrb	r3, [r7, #11]
 8002b72:	3301      	adds	r3, #1
 8002b74:	72fb      	strb	r3, [r7, #11]
 8002b76:	7afb      	ldrb	r3, [r7, #11]
 8002b78:	2b07      	cmp	r3, #7
 8002b7a:	d9e6      	bls.n	8002b4a <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8002b7c:	89bb      	ldrh	r3, [r7, #12]
 8002b7e:	3301      	adds	r3, #1
 8002b80:	81bb      	strh	r3, [r7, #12]
 8002b82:	89ba      	ldrh	r2, [r7, #12]
 8002b84:	887b      	ldrh	r3, [r7, #2]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d3d4      	bcc.n	8002b34 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8002b8a:	89fb      	ldrh	r3, [r7, #14]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8002ba4:	887b      	ldrh	r3, [r7, #2]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff ffb7 	bl	8002b1c <modbus_crc16>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8002bb2:	887b      	ldrh	r3, [r7, #2]
 8002bb4:	1c5a      	adds	r2, r3, #1
 8002bb6:	807a      	strh	r2, [r7, #2]
 8002bb8:	461a      	mov	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	89fa      	ldrh	r2, [r7, #14]
 8002bc0:	b2d2      	uxtb	r2, r2
 8002bc2:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8002bc4:	89fb      	ldrh	r3, [r7, #14]
 8002bc6:	0a1b      	lsrs	r3, r3, #8
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	887b      	ldrh	r3, [r7, #2]
 8002bcc:	1c59      	adds	r1, r3, #1
 8002bce:	8079      	strh	r1, [r7, #2]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	440b      	add	r3, r1
 8002bd6:	b2d2      	uxtb	r2, r2
 8002bd8:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8002bda:	887b      	ldrh	r3, [r7, #2]
 8002bdc:	4619      	mov	r1, r3
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f8a6 	bl	8002d30 <RS485_Transmit>
}
 8002be4:	bf00      	nop
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71fb      	strb	r3, [r7, #7]
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	71bb      	strb	r3, [r7, #6]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8002c02:	79bb      	ldrb	r3, [r7, #6]
 8002c04:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8002c0c:	797b      	ldrb	r3, [r7, #5]
 8002c0e:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8002c10:	f107 0308 	add.w	r3, r7, #8
 8002c14:	2103      	movs	r1, #3
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff ff80 	bl	8002b1c <modbus_crc16>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8002c20:	89fb      	ldrh	r3, [r7, #14]
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8002c26:	89fb      	ldrh	r3, [r7, #14]
 8002c28:	0a1b      	lsrs	r3, r3, #8
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8002c30:	f107 0308 	add.w	r3, r7, #8
 8002c34:	2105      	movs	r1, #5
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 f87a 	bl	8002d30 <RS485_Transmit>
}
 8002c3c:	bf00      	nop
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
	return slave_address;
 8002c48:	4b03      	ldr	r3, [pc, #12]	@ (8002c58 <modbusGetSlaveAddress+0x14>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	20001114 	.word	0x20001114

08002c5c <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8002c60:	4b07      	ldr	r3, [pc, #28]	@ (8002c80 <RS485_SetTransmitMode+0x24>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a07      	ldr	r2, [pc, #28]	@ (8002c84 <RS485_SetTransmitMode+0x28>)
 8002c66:	8811      	ldrh	r1, [r2, #0]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f002 fdb0 	bl	80057d0 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8002c70:	2201      	movs	r2, #1
 8002c72:	2140      	movs	r1, #64	@ 0x40
 8002c74:	4804      	ldr	r0, [pc, #16]	@ (8002c88 <RS485_SetTransmitMode+0x2c>)
 8002c76:	f002 fdab 	bl	80057d0 <HAL_GPIO_WritePin>
#endif
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20001218 	.word	0x20001218
 8002c84:	2000121c 	.word	0x2000121c
 8002c88:	48000800 	.word	0x48000800

08002c8c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8002c90:	4b07      	ldr	r3, [pc, #28]	@ (8002cb0 <RS485_SetReceiveMode+0x24>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a07      	ldr	r2, [pc, #28]	@ (8002cb4 <RS485_SetReceiveMode+0x28>)
 8002c96:	8811      	ldrh	r1, [r2, #0]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f002 fd98 	bl	80057d0 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2140      	movs	r1, #64	@ 0x40
 8002ca4:	4804      	ldr	r0, [pc, #16]	@ (8002cb8 <RS485_SetReceiveMode+0x2c>)
 8002ca6:	f002 fd93 	bl	80057d0 <HAL_GPIO_WritePin>
#endif
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20001218 	.word	0x20001218
 8002cb4:	2000121c 	.word	0x2000121c
 8002cb8:	48000800 	.word	0x48000800

08002cbc <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8002cc8:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8002ccc:	2100      	movs	r1, #0
 8002cce:	4810      	ldr	r0, [pc, #64]	@ (8002d10 <RS485_Setup+0x54>)
 8002cd0:	f00c fa10 	bl	800f0f4 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8002cd4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8002cd8:	2100      	movs	r1, #0
 8002cda:	480e      	ldr	r0, [pc, #56]	@ (8002d14 <RS485_Setup+0x58>)
 8002cdc:	f00c fa0a 	bl	800f0f4 <memset>
	rs485_tx_frame_head = 0;
 8002ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8002d18 <RS485_Setup+0x5c>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8002ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8002d1c <RS485_Setup+0x60>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8002cec:	4a0c      	ldr	r2, [pc, #48]	@ (8002d20 <RS485_Setup+0x64>)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8002cf2:	4a0c      	ldr	r2, [pc, #48]	@ (8002d24 <RS485_Setup+0x68>)
 8002cf4:	887b      	ldrh	r3, [r7, #2]
 8002cf6:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8002cf8:	f7ff ffc8 	bl	8002c8c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002cfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d00:	4909      	ldr	r1, [pc, #36]	@ (8002d28 <RS485_Setup+0x6c>)
 8002d02:	480a      	ldr	r0, [pc, #40]	@ (8002d2c <RS485_Setup+0x70>)
 8002d04:	f008 f82f 	bl	800ad66 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002d08:	bf00      	nop
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20001320 	.word	0x20001320
 8002d14:	20001b30 	.word	0x20001b30
 8002d18:	20002342 	.word	0x20002342
 8002d1c:	20002343 	.word	0x20002343
 8002d20:	20001218 	.word	0x20001218
 8002d24:	2000121c 	.word	0x2000121c
 8002d28:	20001220 	.word	0x20001220
 8002d2c:	20000fbc 	.word	0x20000fbc

08002d30 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8002d3c:	887b      	ldrh	r3, [r7, #2]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d036      	beq.n	8002db0 <RS485_Transmit+0x80>
 8002d42:	887b      	ldrh	r3, [r7, #2]
 8002d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d48:	d832      	bhi.n	8002db0 <RS485_Transmit+0x80>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <RS485_Transmit+0x88>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	3301      	adds	r3, #1
 8002d52:	425a      	negs	r2, r3
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	f002 0207 	and.w	r2, r2, #7
 8002d5c:	bf58      	it	pl
 8002d5e:	4253      	negpl	r3, r2
 8002d60:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8002d62:	4b16      	ldr	r3, [pc, #88]	@ (8002dbc <RS485_Transmit+0x8c>)
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	7bfa      	ldrb	r2, [r7, #15]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d021      	beq.n	8002db2 <RS485_Transmit+0x82>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8002d6e:	4b12      	ldr	r3, [pc, #72]	@ (8002db8 <RS485_Transmit+0x88>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	461a      	mov	r2, r3
 8002d76:	4613      	mov	r3, r2
 8002d78:	01db      	lsls	r3, r3, #7
 8002d7a:	4413      	add	r3, r2
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	4a10      	ldr	r2, [pc, #64]	@ (8002dc0 <RS485_Transmit+0x90>)
 8002d80:	4413      	add	r3, r2
 8002d82:	887a      	ldrh	r2, [r7, #2]
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f00c f9e8 	bl	800f15c <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8002d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002db8 <RS485_Transmit+0x88>)
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	4619      	mov	r1, r3
 8002d94:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc0 <RS485_Transmit+0x90>)
 8002d96:	460b      	mov	r3, r1
 8002d98:	01db      	lsls	r3, r3, #7
 8002d9a:	440b      	add	r3, r1
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	4413      	add	r3, r2
 8002da0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002da4:	887a      	ldrh	r2, [r7, #2]
 8002da6:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8002da8:	4a03      	ldr	r2, [pc, #12]	@ (8002db8 <RS485_Transmit+0x88>)
 8002daa:	7bfb      	ldrb	r3, [r7, #15]
 8002dac:	7013      	strb	r3, [r2, #0]
 8002dae:	e000      	b.n	8002db2 <RS485_Transmit+0x82>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8002db0:	bf00      	nop
    } else {
    	// TODO: Handle overflow...
    }
}
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	20002342 	.word	0x20002342
 8002dbc:	20002343 	.word	0x20002343
 8002dc0:	20001b30 	.word	0x20001b30

08002dc4 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a21      	ldr	r2, [pc, #132]	@ (8002e5c <HAL_UARTEx_RxEventCallback+0x98>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d13b      	bne.n	8002e52 <HAL_UARTEx_RxEventCallback+0x8e>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8002dda:	4b21      	ldr	r3, [pc, #132]	@ (8002e60 <HAL_UARTEx_RxEventCallback+0x9c>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	3301      	adds	r3, #1
 8002de2:	425a      	negs	r2, r3
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	f002 0207 	and.w	r2, r2, #7
 8002dec:	bf58      	it	pl
 8002dee:	4253      	negpl	r3, r2
 8002df0:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8002df2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e64 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	7bfa      	ldrb	r2, [r7, #15]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d023      	beq.n	8002e46 <HAL_UARTEx_RxEventCallback+0x82>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8002dfe:	887b      	ldrh	r3, [r7, #2]
 8002e00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e04:	d81f      	bhi.n	8002e46 <HAL_UARTEx_RxEventCallback+0x82>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8002e06:	4b16      	ldr	r3, [pc, #88]	@ (8002e60 <HAL_UARTEx_RxEventCallback+0x9c>)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4613      	mov	r3, r2
 8002e10:	01db      	lsls	r3, r3, #7
 8002e12:	4413      	add	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4a14      	ldr	r2, [pc, #80]	@ (8002e68 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002e18:	4413      	add	r3, r2
 8002e1a:	887a      	ldrh	r2, [r7, #2]
 8002e1c:	4913      	ldr	r1, [pc, #76]	@ (8002e6c <HAL_UARTEx_RxEventCallback+0xa8>)
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f00c f99c 	bl	800f15c <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8002e24:	4b0e      	ldr	r3, [pc, #56]	@ (8002e60 <HAL_UARTEx_RxEventCallback+0x9c>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	4a0e      	ldr	r2, [pc, #56]	@ (8002e68 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002e2e:	460b      	mov	r3, r1
 8002e30:	01db      	lsls	r3, r3, #7
 8002e32:	440b      	add	r3, r1
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002e3c:	887a      	ldrh	r2, [r7, #2]
 8002e3e:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8002e40:	4a07      	ldr	r2, [pc, #28]	@ (8002e60 <HAL_UARTEx_RxEventCallback+0x9c>)
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
 8002e44:	7013      	strb	r3, [r2, #0]
		} else {
			// TODO: Handle overflow...
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002e46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e4a:	4908      	ldr	r1, [pc, #32]	@ (8002e6c <HAL_UARTEx_RxEventCallback+0xa8>)
 8002e4c:	4808      	ldr	r0, [pc, #32]	@ (8002e70 <HAL_UARTEx_RxEventCallback+0xac>)
 8002e4e:	f007 ff8a 	bl	800ad66 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8002e52:	bf00      	nop
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40013800 	.word	0x40013800
 8002e60:	20002340 	.word	0x20002340
 8002e64:	20002341 	.word	0x20002341
 8002e68:	20001320 	.word	0x20001320
 8002e6c:	20001220 	.word	0x20001220
 8002e70:	20000fbc 	.word	0x20000fbc

08002e74 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8002e78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea4 <RS485_TCCallback+0x30>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8002e7e:	f7ff ff05 	bl	8002c8c <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002e82:	4b09      	ldr	r3, [pc, #36]	@ (8002ea8 <RS485_TCCallback+0x34>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	4b07      	ldr	r3, [pc, #28]	@ (8002ea8 <RS485_TCCallback+0x34>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e90:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002e92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e96:	4905      	ldr	r1, [pc, #20]	@ (8002eac <RS485_TCCallback+0x38>)
 8002e98:	4803      	ldr	r0, [pc, #12]	@ (8002ea8 <RS485_TCCallback+0x34>)
 8002e9a:	f007 ff64 	bl	800ad66 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20002344 	.word	0x20002344
 8002ea8:	20000fbc 	.word	0x20000fbc
 8002eac:	20001220 	.word	0x20001220

08002eb0 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8002eb6:	e02b      	b.n	8002f10 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8002eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f2c <RS485_ProcessPendingFrames+0x7c>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	01db      	lsls	r3, r3, #7
 8002ec4:	4413      	add	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	4a19      	ldr	r2, [pc, #100]	@ (8002f30 <RS485_ProcessPendingFrames+0x80>)
 8002eca:	4413      	add	r3, r2
 8002ecc:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8002ece:	4b17      	ldr	r3, [pc, #92]	@ (8002f2c <RS485_ProcessPendingFrames+0x7c>)
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4a16      	ldr	r2, [pc, #88]	@ (8002f30 <RS485_ProcessPendingFrames+0x80>)
 8002ed8:	460b      	mov	r3, r1
 8002eda:	01db      	lsls	r3, r3, #7
 8002edc:	440b      	add	r3, r1
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	4413      	add	r3, r2
 8002ee2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8002eea:	887b      	ldrh	r3, [r7, #2]
 8002eec:	4619      	mov	r1, r3
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff f81a 	bl	8001f28 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8002ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8002f2c <RS485_ProcessPendingFrames+0x7c>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	3301      	adds	r3, #1
 8002efc:	425a      	negs	r2, r3
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	f002 0207 	and.w	r2, r2, #7
 8002f06:	bf58      	it	pl
 8002f08:	4253      	negpl	r3, r2
 8002f0a:	b2da      	uxtb	r2, r3
 8002f0c:	4b07      	ldr	r3, [pc, #28]	@ (8002f2c <RS485_ProcessPendingFrames+0x7c>)
 8002f0e:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8002f10:	4b06      	ldr	r3, [pc, #24]	@ (8002f2c <RS485_ProcessPendingFrames+0x7c>)
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	4b07      	ldr	r3, [pc, #28]	@ (8002f34 <RS485_ProcessPendingFrames+0x84>)
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d1cb      	bne.n	8002eb8 <RS485_ProcessPendingFrames+0x8>
	}
}
 8002f20:	bf00      	nop
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20002341 	.word	0x20002341
 8002f30:	20001320 	.word	0x20001320
 8002f34:	20002340 	.word	0x20002340

08002f38 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8002f3e:	4b36      	ldr	r3, [pc, #216]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f44:	2b20      	cmp	r3, #32
 8002f46:	d163      	bne.n	8003010 <RS485_TransmitPendingFrames+0xd8>
 8002f48:	4b34      	ldr	r3, [pc, #208]	@ (800301c <RS485_TransmitPendingFrames+0xe4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d05f      	beq.n	8003010 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8002f50:	4b33      	ldr	r3, [pc, #204]	@ (8003020 <RS485_TransmitPendingFrames+0xe8>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	b2da      	uxtb	r2, r3
 8002f56:	4b33      	ldr	r3, [pc, #204]	@ (8003024 <RS485_TransmitPendingFrames+0xec>)
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d057      	beq.n	8003010 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8002f60:	4b2e      	ldr	r3, [pc, #184]	@ (800301c <RS485_TransmitPendingFrames+0xe4>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8002f66:	4b2e      	ldr	r3, [pc, #184]	@ (8003020 <RS485_TransmitPendingFrames+0xe8>)
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4613      	mov	r3, r2
 8002f70:	01db      	lsls	r3, r3, #7
 8002f72:	4413      	add	r3, r2
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	4a2c      	ldr	r2, [pc, #176]	@ (8003028 <RS485_TransmitPendingFrames+0xf0>)
 8002f78:	4413      	add	r3, r2
 8002f7a:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8002f7c:	4b28      	ldr	r3, [pc, #160]	@ (8003020 <RS485_TransmitPendingFrames+0xe8>)
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	4619      	mov	r1, r3
 8002f84:	4a28      	ldr	r2, [pc, #160]	@ (8003028 <RS485_TransmitPendingFrames+0xf0>)
 8002f86:	460b      	mov	r3, r1
 8002f88:	01db      	lsls	r3, r3, #7
 8002f8a:	440b      	add	r3, r1
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	4413      	add	r3, r2
 8002f90:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002f94:	881b      	ldrh	r3, [r3, #0]
 8002f96:	807b      	strh	r3, [r7, #2]

			RS485_SetTransmitMode();
 8002f98:	f7ff fe60 	bl	8002c5c <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002faa:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8002fac:	887b      	ldrh	r3, [r7, #2]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	6879      	ldr	r1, [r7, #4]
 8002fb2:	4819      	ldr	r0, [pc, #100]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002fb4:	f006 fab0 	bl	8009518 <HAL_UART_Transmit_DMA>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8002fbc:	4b16      	ldr	r3, [pc, #88]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	4b15      	ldr	r3, [pc, #84]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fca:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8002fcc:	787b      	ldrb	r3, [r7, #1]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d010      	beq.n	8002ff4 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8002fd2:	f7ff fe5b 	bl	8002c8c <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002fd6:	4b10      	ldr	r3, [pc, #64]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fe4:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002fe6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fea:	4910      	ldr	r1, [pc, #64]	@ (800302c <RS485_TransmitPendingFrames+0xf4>)
 8002fec:	480a      	ldr	r0, [pc, #40]	@ (8003018 <RS485_TransmitPendingFrames+0xe0>)
 8002fee:	f007 feba 	bl	800ad66 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8002ff2:	e00d      	b.n	8003010 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8002ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8003020 <RS485_TransmitPendingFrames+0xe8>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	425a      	negs	r2, r3
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	f002 0207 	and.w	r2, r2, #7
 8003006:	bf58      	it	pl
 8003008:	4253      	negpl	r3, r2
 800300a:	b2da      	uxtb	r2, r3
 800300c:	4b04      	ldr	r3, [pc, #16]	@ (8003020 <RS485_TransmitPendingFrames+0xe8>)
 800300e:	701a      	strb	r2, [r3, #0]
}
 8003010:	bf00      	nop
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	20000fbc 	.word	0x20000fbc
 800301c:	20002344 	.word	0x20002344
 8003020:	20002343 	.word	0x20002343
 8003024:	20002342 	.word	0x20002342
 8003028:	20001b30 	.word	0x20001b30
 800302c:	20001220 	.word	0x20001220

08003030 <DS3231_ReadTemp>:

	return HAL_OK;
}

uint16_t DS3231_ReadTemp(void* context)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b088      	sub	sp, #32
 8003034:	af04      	add	r7, sp, #16
 8003036:	6078      	str	r0, [r7, #4]
	if (context == NULL) return 0xFFFF; // error fallback
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d102      	bne.n	8003044 <DS3231_ReadTemp+0x14>
 800303e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003042:	e020      	b.n	8003086 <DS3231_ReadTemp+0x56>
	I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)context;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	60fb      	str	r3, [r7, #12]

	uint8_t temp_reg[2];
	if (HAL_I2C_Mem_Read(hi2c, 0x68 << 1, 0x11, I2C_MEMADD_SIZE_8BIT, temp_reg, 2, HAL_MAX_DELAY) != HAL_OK) {
 8003048:	f04f 33ff 	mov.w	r3, #4294967295
 800304c:	9302      	str	r3, [sp, #8]
 800304e:	2302      	movs	r3, #2
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	f107 0308 	add.w	r3, r7, #8
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	2301      	movs	r3, #1
 800305a:	2211      	movs	r2, #17
 800305c:	21d0      	movs	r1, #208	@ 0xd0
 800305e:	68f8      	ldr	r0, [r7, #12]
 8003060:	f002 ff8c 	bl	8005f7c <HAL_I2C_Mem_Read>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <DS3231_ReadTemp+0x40>
	        return 0xFFFF; // error fallback
 800306a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800306e:	e00a      	b.n	8003086 <DS3231_ReadTemp+0x56>
	};

	int8_t temperature_signed = (int8_t)temp_reg[0]; // MSB is signed
 8003070:	7a3b      	ldrb	r3, [r7, #8]
 8003072:	72fb      	strb	r3, [r7, #11]
	if (temperature_signed < 0) {
 8003074:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003078:	2b00      	cmp	r3, #0
 800307a:	da01      	bge.n	8003080 <DS3231_ReadTemp+0x50>
		return 0; // Clamp to 0 if negative
 800307c:	2300      	movs	r3, #0
 800307e:	e002      	b.n	8003086 <DS3231_ReadTemp+0x56>
	}

	return (uint16_t)temperature_signed;
 8003080:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003084:	b29b      	uxth	r3, r3
}
 8003086:	4618      	mov	r0, r3
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
	...

08003090 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003090:	480d      	ldr	r0, [pc, #52]	@ (80030c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003092:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003094:	f7fe ff26 	bl	8001ee4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003098:	480c      	ldr	r0, [pc, #48]	@ (80030cc <LoopForever+0x6>)
  ldr r1, =_edata
 800309a:	490d      	ldr	r1, [pc, #52]	@ (80030d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800309c:	4a0d      	ldr	r2, [pc, #52]	@ (80030d4 <LoopForever+0xe>)
  movs r3, #0
 800309e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80030a0:	e002      	b.n	80030a8 <LoopCopyDataInit>

080030a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030a6:	3304      	adds	r3, #4

080030a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030ac:	d3f9      	bcc.n	80030a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ae:	4a0a      	ldr	r2, [pc, #40]	@ (80030d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80030b0:	4c0a      	ldr	r4, [pc, #40]	@ (80030dc <LoopForever+0x16>)
  movs r3, #0
 80030b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030b4:	e001      	b.n	80030ba <LoopFillZerobss>

080030b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030b8:	3204      	adds	r2, #4

080030ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030bc:	d3fb      	bcc.n	80030b6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80030be:	f00c f827 	bl	800f110 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80030c2:	f7fe f883 	bl	80011cc <main>

080030c6 <LoopForever>:

LoopForever:
    b LoopForever
 80030c6:	e7fe      	b.n	80030c6 <LoopForever>
  ldr   r0, =_estack
 80030c8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80030cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030d0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80030d4:	0801166c 	.word	0x0801166c
  ldr r2, =_sbss
 80030d8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80030dc:	20003674 	.word	0x20003674

080030e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030e0:	e7fe      	b.n	80030e0 <ADC1_2_IRQHandler>

080030e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b082      	sub	sp, #8
 80030e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030ec:	2003      	movs	r0, #3
 80030ee:	f001 fbed 	bl	80048cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030f2:	200f      	movs	r0, #15
 80030f4:	f000 f80e 	bl	8003114 <HAL_InitTick>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d002      	beq.n	8003104 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	71fb      	strb	r3, [r7, #7]
 8003102:	e001      	b.n	8003108 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003104:	f7fe fbea 	bl	80018dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003108:	79fb      	ldrb	r3, [r7, #7]

}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
	...

08003114 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800311c:	2300      	movs	r3, #0
 800311e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003120:	4b16      	ldr	r3, [pc, #88]	@ (800317c <HAL_InitTick+0x68>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d022      	beq.n	800316e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003128:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <HAL_InitTick+0x6c>)
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	4b13      	ldr	r3, [pc, #76]	@ (800317c <HAL_InitTick+0x68>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003134:	fbb1 f3f3 	udiv	r3, r1, r3
 8003138:	fbb2 f3f3 	udiv	r3, r2, r3
 800313c:	4618      	mov	r0, r3
 800313e:	f001 fbf8 	bl	8004932 <HAL_SYSTICK_Config>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10f      	bne.n	8003168 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b0f      	cmp	r3, #15
 800314c:	d809      	bhi.n	8003162 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800314e:	2200      	movs	r2, #0
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	f04f 30ff 	mov.w	r0, #4294967295
 8003156:	f001 fbc4 	bl	80048e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800315a:	4a0a      	ldr	r2, [pc, #40]	@ (8003184 <HAL_InitTick+0x70>)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6013      	str	r3, [r2, #0]
 8003160:	e007      	b.n	8003172 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	73fb      	strb	r3, [r7, #15]
 8003166:	e004      	b.n	8003172 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	73fb      	strb	r3, [r7, #15]
 800316c:	e001      	b.n	8003172 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003172:	7bfb      	ldrb	r3, [r7, #15]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	2000000c 	.word	0x2000000c
 8003180:	20000004 	.word	0x20000004
 8003184:	20000008 	.word	0x20000008

08003188 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800318c:	4b05      	ldr	r3, [pc, #20]	@ (80031a4 <HAL_IncTick+0x1c>)
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4b05      	ldr	r3, [pc, #20]	@ (80031a8 <HAL_IncTick+0x20>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4413      	add	r3, r2
 8003196:	4a03      	ldr	r2, [pc, #12]	@ (80031a4 <HAL_IncTick+0x1c>)
 8003198:	6013      	str	r3, [r2, #0]
}
 800319a:	bf00      	nop
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	20002348 	.word	0x20002348
 80031a8:	2000000c 	.word	0x2000000c

080031ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  return uwTick;
 80031b0:	4b03      	ldr	r3, [pc, #12]	@ (80031c0 <HAL_GetTick+0x14>)
 80031b2:	681b      	ldr	r3, [r3, #0]
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	20002348 	.word	0x20002348

080031c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031cc:	f7ff ffee 	bl	80031ac <HAL_GetTick>
 80031d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031dc:	d004      	beq.n	80031e8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80031de:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <HAL_Delay+0x40>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	4413      	add	r3, r2
 80031e6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031e8:	bf00      	nop
 80031ea:	f7ff ffdf 	bl	80031ac <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d8f7      	bhi.n	80031ea <HAL_Delay+0x26>
  {
  }
}
 80031fa:	bf00      	nop
 80031fc:	bf00      	nop
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	2000000c 	.word	0x2000000c

08003208 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	431a      	orrs	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	609a      	str	r2, [r3, #8]
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800322e:	b480      	push	{r7}
 8003230:	b083      	sub	sp, #12
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
 8003236:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	431a      	orrs	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	609a      	str	r2, [r3, #8]
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003264:	4618      	mov	r0, r3
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003270:	b480      	push	{r7}
 8003272:	b087      	sub	sp, #28
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
 800327c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	3360      	adds	r3, #96	@ 0x60
 8003282:	461a      	mov	r2, r3
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4413      	add	r3, r2
 800328a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	4b08      	ldr	r3, [pc, #32]	@ (80032b4 <LL_ADC_SetOffset+0x44>)
 8003292:	4013      	ands	r3, r2
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	4313      	orrs	r3, r2
 80032a0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80032a8:	bf00      	nop
 80032aa:	371c      	adds	r7, #28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	03fff000 	.word	0x03fff000

080032b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	3360      	adds	r3, #96	@ 0x60
 80032c6:	461a      	mov	r2, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b087      	sub	sp, #28
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	3360      	adds	r3, #96	@ 0x60
 80032f4:	461a      	mov	r2, r3
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	4413      	add	r3, r2
 80032fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	431a      	orrs	r2, r3
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800330e:	bf00      	nop
 8003310:	371c      	adds	r7, #28
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800331a:	b480      	push	{r7}
 800331c:	b087      	sub	sp, #28
 800331e:	af00      	add	r7, sp, #0
 8003320:	60f8      	str	r0, [r7, #12]
 8003322:	60b9      	str	r1, [r7, #8]
 8003324:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	3360      	adds	r3, #96	@ 0x60
 800332a:	461a      	mov	r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	431a      	orrs	r2, r3
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003344:	bf00      	nop
 8003346:	371c      	adds	r7, #28
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003350:	b480      	push	{r7}
 8003352:	b087      	sub	sp, #28
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	3360      	adds	r3, #96	@ 0x60
 8003360:	461a      	mov	r2, r3
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	4413      	add	r3, r2
 8003368:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	431a      	orrs	r2, r3
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800337a:	bf00      	nop
 800337c:	371c      	adds	r7, #28
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr

08003386 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003386:	b480      	push	{r7}
 8003388:	b083      	sub	sp, #12
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
 800338e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	615a      	str	r2, [r3, #20]
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80033c0:	2301      	movs	r3, #1
 80033c2:	e000      	b.n	80033c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	370c      	adds	r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b087      	sub	sp, #28
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	3330      	adds	r3, #48	@ 0x30
 80033e2:	461a      	mov	r2, r3
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	0a1b      	lsrs	r3, r3, #8
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	f003 030c 	and.w	r3, r3, #12
 80033ee:	4413      	add	r3, r2
 80033f0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	f003 031f 	and.w	r3, r3, #31
 80033fc:	211f      	movs	r1, #31
 80033fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003402:	43db      	mvns	r3, r3
 8003404:	401a      	ands	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	0e9b      	lsrs	r3, r3, #26
 800340a:	f003 011f 	and.w	r1, r3, #31
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	f003 031f 	and.w	r3, r3, #31
 8003414:	fa01 f303 	lsl.w	r3, r1, r3
 8003418:	431a      	orrs	r2, r3
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800341e:	bf00      	nop
 8003420:	371c      	adds	r7, #28
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr

0800342a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800342a:	b480      	push	{r7}
 800342c:	b087      	sub	sp, #28
 800342e:	af00      	add	r7, sp, #0
 8003430:	60f8      	str	r0, [r7, #12]
 8003432:	60b9      	str	r1, [r7, #8]
 8003434:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	3314      	adds	r3, #20
 800343a:	461a      	mov	r2, r3
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	0e5b      	lsrs	r3, r3, #25
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	4413      	add	r3, r2
 8003448:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	0d1b      	lsrs	r3, r3, #20
 8003452:	f003 031f 	and.w	r3, r3, #31
 8003456:	2107      	movs	r1, #7
 8003458:	fa01 f303 	lsl.w	r3, r1, r3
 800345c:	43db      	mvns	r3, r3
 800345e:	401a      	ands	r2, r3
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	0d1b      	lsrs	r3, r3, #20
 8003464:	f003 031f 	and.w	r3, r3, #31
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	fa01 f303 	lsl.w	r3, r1, r3
 800346e:	431a      	orrs	r2, r3
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003474:	bf00      	nop
 8003476:	371c      	adds	r7, #28
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003498:	43db      	mvns	r3, r3
 800349a:	401a      	ands	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f003 0318 	and.w	r3, r3, #24
 80034a2:	4908      	ldr	r1, [pc, #32]	@ (80034c4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80034a4:	40d9      	lsrs	r1, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	400b      	ands	r3, r1
 80034aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ae:	431a      	orrs	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80034b6:	bf00      	nop
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	0007ffff 	.word	0x0007ffff

080034c8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 031f 	and.w	r3, r3, #31
}
 80034d8:	4618      	mov	r0, r3
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003510:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	6093      	str	r3, [r2, #8]
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003538:	d101      	bne.n	800353e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800353a:	2301      	movs	r3, #1
 800353c:	e000      	b.n	8003540 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800355c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003560:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003584:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003588:	d101      	bne.n	800358e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035b0:	f043 0201 	orr.w	r2, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d101      	bne.n	80035dc <LL_ADC_IsEnabled+0x18>
 80035d8:	2301      	movs	r3, #1
 80035da:	e000      	b.n	80035de <LL_ADC_IsEnabled+0x1a>
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035fe:	f043 0204 	orr.w	r2, r3, #4
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003606:	bf00      	nop
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr

08003612 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003612:	b480      	push	{r7}
 8003614:	b083      	sub	sp, #12
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f003 0304 	and.w	r3, r3, #4
 8003622:	2b04      	cmp	r3, #4
 8003624:	d101      	bne.n	800362a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 0308 	and.w	r3, r3, #8
 8003648:	2b08      	cmp	r3, #8
 800364a:	d101      	bne.n	8003650 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800364c:	2301      	movs	r3, #1
 800364e:	e000      	b.n	8003652 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
	...

08003660 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003660:	b590      	push	{r4, r7, lr}
 8003662:	b089      	sub	sp, #36	@ 0x24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003668:	2300      	movs	r3, #0
 800366a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800366c:	2300      	movs	r3, #0
 800366e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e167      	b.n	800394a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003684:	2b00      	cmp	r3, #0
 8003686:	d109      	bne.n	800369c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7fe f94b 	bl	8001924 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff ff3f 	bl	8003524 <LL_ADC_IsDeepPowerDownEnabled>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d004      	beq.n	80036b6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7ff ff25 	bl	8003500 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff ff5a 	bl	8003574 <LL_ADC_IsInternalRegulatorEnabled>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d115      	bne.n	80036f2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7ff ff3e 	bl	800354c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036d0:	4ba0      	ldr	r3, [pc, #640]	@ (8003954 <HAL_ADC_Init+0x2f4>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	099b      	lsrs	r3, r3, #6
 80036d6:	4aa0      	ldr	r2, [pc, #640]	@ (8003958 <HAL_ADC_Init+0x2f8>)
 80036d8:	fba2 2303 	umull	r2, r3, r2, r3
 80036dc:	099b      	lsrs	r3, r3, #6
 80036de:	3301      	adds	r3, #1
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80036e4:	e002      	b.n	80036ec <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	3b01      	subs	r3, #1
 80036ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1f9      	bne.n	80036e6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff ff3c 	bl	8003574 <LL_ADC_IsInternalRegulatorEnabled>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10d      	bne.n	800371e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003706:	f043 0210 	orr.w	r2, r3, #16
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003712:	f043 0201 	orr.w	r2, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f7ff ff75 	bl	8003612 <LL_ADC_REG_IsConversionOngoing>
 8003728:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800372e:	f003 0310 	and.w	r3, r3, #16
 8003732:	2b00      	cmp	r3, #0
 8003734:	f040 8100 	bne.w	8003938 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	2b00      	cmp	r3, #0
 800373c:	f040 80fc 	bne.w	8003938 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003744:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003748:	f043 0202 	orr.w	r2, r3, #2
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff ff35 	bl	80035c4 <LL_ADC_IsEnabled>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d111      	bne.n	8003784 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003760:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003764:	f7ff ff2e 	bl	80035c4 <LL_ADC_IsEnabled>
 8003768:	4604      	mov	r4, r0
 800376a:	487c      	ldr	r0, [pc, #496]	@ (800395c <HAL_ADC_Init+0x2fc>)
 800376c:	f7ff ff2a 	bl	80035c4 <LL_ADC_IsEnabled>
 8003770:	4603      	mov	r3, r0
 8003772:	4323      	orrs	r3, r4
 8003774:	2b00      	cmp	r3, #0
 8003776:	d105      	bne.n	8003784 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	4619      	mov	r1, r3
 800377e:	4878      	ldr	r0, [pc, #480]	@ (8003960 <HAL_ADC_Init+0x300>)
 8003780:	f7ff fd42 	bl	8003208 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	7f5b      	ldrb	r3, [r3, #29]
 8003788:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800378e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003794:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800379a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037a2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037a4:	4313      	orrs	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d106      	bne.n	80037c0 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b6:	3b01      	subs	r3, #1
 80037b8:	045b      	lsls	r3, r3, #17
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4313      	orrs	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d009      	beq.n	80037dc <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037cc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4313      	orrs	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68da      	ldr	r2, [r3, #12]
 80037e2:	4b60      	ldr	r3, [pc, #384]	@ (8003964 <HAL_ADC_Init+0x304>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	6812      	ldr	r2, [r2, #0]
 80037ea:	69b9      	ldr	r1, [r7, #24]
 80037ec:	430b      	orrs	r3, r1
 80037ee:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff ff14 	bl	8003638 <LL_ADC_INJ_IsConversionOngoing>
 8003810:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d16d      	bne.n	80038f4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d16a      	bne.n	80038f4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003822:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800382a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800382c:	4313      	orrs	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800383a:	f023 0302 	bic.w	r3, r3, #2
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6812      	ldr	r2, [r2, #0]
 8003842:	69b9      	ldr	r1, [r7, #24]
 8003844:	430b      	orrs	r3, r1
 8003846:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	691b      	ldr	r3, [r3, #16]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d017      	beq.n	8003880 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	691a      	ldr	r2, [r3, #16]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800385e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003868:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800386c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	6911      	ldr	r1, [r2, #16]
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	6812      	ldr	r2, [r2, #0]
 8003878:	430b      	orrs	r3, r1
 800387a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800387e:	e013      	b.n	80038a8 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	691a      	ldr	r2, [r3, #16]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800388e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6812      	ldr	r2, [r2, #0]
 800389c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80038a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038a4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d118      	bne.n	80038e4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80038bc:	f023 0304 	bic.w	r3, r3, #4
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80038c8:	4311      	orrs	r1, r2
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80038ce:	4311      	orrs	r1, r2
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80038d4:	430a      	orrs	r2, r1
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f042 0201 	orr.w	r2, r2, #1
 80038e0:	611a      	str	r2, [r3, #16]
 80038e2:	e007      	b.n	80038f4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	691a      	ldr	r2, [r3, #16]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0201 	bic.w	r2, r2, #1
 80038f2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d10c      	bne.n	8003916 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003902:	f023 010f 	bic.w	r1, r3, #15
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	1e5a      	subs	r2, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	430a      	orrs	r2, r1
 8003912:	631a      	str	r2, [r3, #48]	@ 0x30
 8003914:	e007      	b.n	8003926 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 020f 	bic.w	r2, r2, #15
 8003924:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392a:	f023 0303 	bic.w	r3, r3, #3
 800392e:	f043 0201 	orr.w	r2, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003936:	e007      	b.n	8003948 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800393c:	f043 0210 	orr.w	r2, r3, #16
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003948:	7ffb      	ldrb	r3, [r7, #31]
}
 800394a:	4618      	mov	r0, r3
 800394c:	3724      	adds	r7, #36	@ 0x24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd90      	pop	{r4, r7, pc}
 8003952:	bf00      	nop
 8003954:	20000004 	.word	0x20000004
 8003958:	053e2d63 	.word	0x053e2d63
 800395c:	50000100 	.word	0x50000100
 8003960:	50000300 	.word	0x50000300
 8003964:	fff04007 	.word	0xfff04007

08003968 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003970:	4859      	ldr	r0, [pc, #356]	@ (8003ad8 <HAL_ADC_Start+0x170>)
 8003972:	f7ff fda9 	bl	80034c8 <LL_ADC_GetMultimode>
 8003976:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4618      	mov	r0, r3
 800397e:	f7ff fe48 	bl	8003612 <LL_ADC_REG_IsConversionOngoing>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	f040 809f 	bne.w	8003ac8 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003990:	2b01      	cmp	r3, #1
 8003992:	d101      	bne.n	8003998 <HAL_ADC_Start+0x30>
 8003994:	2302      	movs	r3, #2
 8003996:	e09a      	b.n	8003ace <HAL_ADC_Start+0x166>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f000 fd73 	bl	800448c <ADC_Enable>
 80039a6:	4603      	mov	r3, r0
 80039a8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80039aa:	7dfb      	ldrb	r3, [r7, #23]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f040 8086 	bne.w	8003abe <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80039ba:	f023 0301 	bic.w	r3, r3, #1
 80039be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a44      	ldr	r2, [pc, #272]	@ (8003adc <HAL_ADC_Start+0x174>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d002      	beq.n	80039d6 <HAL_ADC_Start+0x6e>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	e001      	b.n	80039da <HAL_ADC_Start+0x72>
 80039d6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6812      	ldr	r2, [r2, #0]
 80039de:	4293      	cmp	r3, r2
 80039e0:	d002      	beq.n	80039e8 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d105      	bne.n	80039f4 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a00:	d106      	bne.n	8003a10 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a06:	f023 0206 	bic.w	r2, r3, #6
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	661a      	str	r2, [r3, #96]	@ 0x60
 8003a0e:	e002      	b.n	8003a16 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	221c      	movs	r2, #28
 8003a1c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a2c      	ldr	r2, [pc, #176]	@ (8003adc <HAL_ADC_Start+0x174>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d002      	beq.n	8003a36 <HAL_ADC_Start+0xce>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	e001      	b.n	8003a3a <HAL_ADC_Start+0xd2>
 8003a36:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6812      	ldr	r2, [r2, #0]
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d008      	beq.n	8003a54 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d005      	beq.n	8003a54 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	2b05      	cmp	r3, #5
 8003a4c:	d002      	beq.n	8003a54 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	2b09      	cmp	r3, #9
 8003a52:	d114      	bne.n	8003a7e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d007      	beq.n	8003a72 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a66:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003a6a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7ff fdb7 	bl	80035ea <LL_ADC_REG_StartConversion>
 8003a7c:	e026      	b.n	8003acc <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a82:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a13      	ldr	r2, [pc, #76]	@ (8003adc <HAL_ADC_Start+0x174>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d002      	beq.n	8003a9a <HAL_ADC_Start+0x132>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	e001      	b.n	8003a9e <HAL_ADC_Start+0x136>
 8003a9a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a9e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00f      	beq.n	8003acc <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ab4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003abc:	e006      	b.n	8003acc <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003ac6:	e001      	b.n	8003acc <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003ac8:	2302      	movs	r3, #2
 8003aca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3718      	adds	r7, #24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	50000300 	.word	0x50000300
 8003adc:	50000100 	.word	0x50000100

08003ae0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b088      	sub	sp, #32
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003aea:	4867      	ldr	r0, [pc, #412]	@ (8003c88 <HAL_ADC_PollForConversion+0x1a8>)
 8003aec:	f7ff fcec 	bl	80034c8 <LL_ADC_GetMultimode>
 8003af0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	2b08      	cmp	r3, #8
 8003af8:	d102      	bne.n	8003b00 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003afa:	2308      	movs	r3, #8
 8003afc:	61fb      	str	r3, [r7, #28]
 8003afe:	e02a      	b.n	8003b56 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d005      	beq.n	8003b12 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b05      	cmp	r3, #5
 8003b0a:	d002      	beq.n	8003b12 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2b09      	cmp	r3, #9
 8003b10:	d111      	bne.n	8003b36 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d007      	beq.n	8003b30 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b24:	f043 0220 	orr.w	r2, r3, #32
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e0a6      	b.n	8003c7e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003b30:	2304      	movs	r3, #4
 8003b32:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003b34:	e00f      	b.n	8003b56 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003b36:	4854      	ldr	r0, [pc, #336]	@ (8003c88 <HAL_ADC_PollForConversion+0x1a8>)
 8003b38:	f7ff fcd4 	bl	80034e4 <LL_ADC_GetMultiDMATransfer>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d007      	beq.n	8003b52 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b46:	f043 0220 	orr.w	r2, r3, #32
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e095      	b.n	8003c7e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003b52:	2304      	movs	r3, #4
 8003b54:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003b56:	f7ff fb29 	bl	80031ac <HAL_GetTick>
 8003b5a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b5c:	e021      	b.n	8003ba2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b64:	d01d      	beq.n	8003ba2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003b66:	f7ff fb21 	bl	80031ac <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d302      	bcc.n	8003b7c <HAL_ADC_PollForConversion+0x9c>
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d112      	bne.n	8003ba2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10b      	bne.n	8003ba2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b8e:	f043 0204 	orr.w	r2, r3, #4
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e06d      	b.n	8003c7e <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	4013      	ands	r3, r2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0d6      	beq.n	8003b5e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7ff fbf3 	bl	80033ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d01c      	beq.n	8003c06 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	7f5b      	ldrb	r3, [r3, #29]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d118      	bne.n	8003c06 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d111      	bne.n	8003c06 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d105      	bne.n	8003c06 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bfe:	f043 0201 	orr.w	r2, r3, #1
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a20      	ldr	r2, [pc, #128]	@ (8003c8c <HAL_ADC_PollForConversion+0x1ac>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d002      	beq.n	8003c16 <HAL_ADC_PollForConversion+0x136>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	e001      	b.n	8003c1a <HAL_ADC_PollForConversion+0x13a>
 8003c16:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d008      	beq.n	8003c34 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d005      	beq.n	8003c34 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	2b05      	cmp	r3, #5
 8003c2c:	d002      	beq.n	8003c34 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b09      	cmp	r3, #9
 8003c32:	d104      	bne.n	8003c3e <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	61bb      	str	r3, [r7, #24]
 8003c3c:	e00d      	b.n	8003c5a <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a12      	ldr	r2, [pc, #72]	@ (8003c8c <HAL_ADC_PollForConversion+0x1ac>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d002      	beq.n	8003c4e <HAL_ADC_PollForConversion+0x16e>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	e001      	b.n	8003c52 <HAL_ADC_PollForConversion+0x172>
 8003c4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c52:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	d104      	bne.n	8003c6a <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2208      	movs	r2, #8
 8003c66:	601a      	str	r2, [r3, #0]
 8003c68:	e008      	b.n	8003c7c <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d103      	bne.n	8003c7c <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	220c      	movs	r2, #12
 8003c7a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3720      	adds	r7, #32
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	50000300 	.word	0x50000300
 8003c8c:	50000100 	.word	0x50000100

08003c90 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
	...

08003cac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b0b6      	sub	sp, #216	@ 0xd8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d101      	bne.n	8003cce <HAL_ADC_ConfigChannel+0x22>
 8003cca:	2302      	movs	r3, #2
 8003ccc:	e3c8      	b.n	8004460 <HAL_ADC_ConfigChannel+0x7b4>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff fc99 	bl	8003612 <LL_ADC_REG_IsConversionOngoing>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f040 83ad 	bne.w	8004442 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6818      	ldr	r0, [r3, #0]
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	6859      	ldr	r1, [r3, #4]
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	f7ff fb6c 	bl	80033d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff fc87 	bl	8003612 <LL_ADC_REG_IsConversionOngoing>
 8003d04:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7ff fc93 	bl	8003638 <LL_ADC_INJ_IsConversionOngoing>
 8003d12:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d16:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f040 81d9 	bne.w	80040d2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f040 81d4 	bne.w	80040d2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d32:	d10f      	bne.n	8003d54 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6818      	ldr	r0, [r3, #0]
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	4619      	mov	r1, r3
 8003d40:	f7ff fb73 	bl	800342a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7ff fb1a 	bl	8003386 <LL_ADC_SetSamplingTimeCommonConfig>
 8003d52:	e00e      	b.n	8003d72 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6818      	ldr	r0, [r3, #0]
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	6819      	ldr	r1, [r3, #0]
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	461a      	mov	r2, r3
 8003d62:	f7ff fb62 	bl	800342a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7ff fb0a 	bl	8003386 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	695a      	ldr	r2, [r3, #20]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	08db      	lsrs	r3, r3, #3
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d022      	beq.n	8003dda <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6818      	ldr	r0, [r3, #0]
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	6919      	ldr	r1, [r3, #16]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003da4:	f7ff fa64 	bl	8003270 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6818      	ldr	r0, [r3, #0]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	6919      	ldr	r1, [r3, #16]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	461a      	mov	r2, r3
 8003db6:	f7ff fab0 	bl	800331a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6818      	ldr	r0, [r3, #0]
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d102      	bne.n	8003dd0 <HAL_ADC_ConfigChannel+0x124>
 8003dca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dce:	e000      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x126>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f7ff fabc 	bl	8003350 <LL_ADC_SetOffsetSaturation>
 8003dd8:	e17b      	b.n	80040d2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2100      	movs	r1, #0
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff fa69 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10a      	bne.n	8003e06 <HAL_ADC_ConfigChannel+0x15a>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2100      	movs	r1, #0
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff fa5e 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	0e9b      	lsrs	r3, r3, #26
 8003e00:	f003 021f 	and.w	r2, r3, #31
 8003e04:	e01e      	b.n	8003e44 <HAL_ADC_ConfigChannel+0x198>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7ff fa53 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003e12:	4603      	mov	r3, r0
 8003e14:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003e1c:	fa93 f3a3 	rbit	r3, r3
 8003e20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e2c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d101      	bne.n	8003e38 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003e34:	2320      	movs	r3, #32
 8003e36:	e004      	b.n	8003e42 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003e38:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e3c:	fab3 f383 	clz	r3, r3
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d105      	bne.n	8003e5c <HAL_ADC_ConfigChannel+0x1b0>
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	0e9b      	lsrs	r3, r3, #26
 8003e56:	f003 031f 	and.w	r3, r3, #31
 8003e5a:	e018      	b.n	8003e8e <HAL_ADC_ConfigChannel+0x1e2>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003e68:	fa93 f3a3 	rbit	r3, r3
 8003e6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003e70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003e78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003e80:	2320      	movs	r3, #32
 8003e82:	e004      	b.n	8003e8e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003e84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e88:	fab3 f383 	clz	r3, r3
 8003e8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d106      	bne.n	8003ea0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2200      	movs	r2, #0
 8003e98:	2100      	movs	r1, #0
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7ff fa22 	bl	80032e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff fa06 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10a      	bne.n	8003ecc <HAL_ADC_ConfigChannel+0x220>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2101      	movs	r1, #1
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7ff f9fb 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	0e9b      	lsrs	r3, r3, #26
 8003ec6:	f003 021f 	and.w	r2, r3, #31
 8003eca:	e01e      	b.n	8003f0a <HAL_ADC_ConfigChannel+0x25e>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2101      	movs	r1, #1
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7ff f9f0 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ede:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ee2:	fa93 f3a3 	rbit	r3, r3
 8003ee6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003eea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003eee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003ef2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003efa:	2320      	movs	r3, #32
 8003efc:	e004      	b.n	8003f08 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003efe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f02:	fab3 f383 	clz	r3, r3
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d105      	bne.n	8003f22 <HAL_ADC_ConfigChannel+0x276>
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	0e9b      	lsrs	r3, r3, #26
 8003f1c:	f003 031f 	and.w	r3, r3, #31
 8003f20:	e018      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x2a8>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f2e:	fa93 f3a3 	rbit	r3, r3
 8003f32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003f36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003f3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003f46:	2320      	movs	r3, #32
 8003f48:	e004      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003f4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f4e:	fab3 f383 	clz	r3, r3
 8003f52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d106      	bne.n	8003f66 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	2101      	movs	r1, #1
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7ff f9bf 	bl	80032e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2102      	movs	r1, #2
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff f9a3 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003f72:	4603      	mov	r3, r0
 8003f74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10a      	bne.n	8003f92 <HAL_ADC_ConfigChannel+0x2e6>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2102      	movs	r1, #2
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7ff f998 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	0e9b      	lsrs	r3, r3, #26
 8003f8c:	f003 021f 	and.w	r2, r3, #31
 8003f90:	e01e      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x324>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2102      	movs	r1, #2
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7ff f98d 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fa8:	fa93 f3a3 	rbit	r3, r3
 8003fac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003fb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003fb4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003fb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003fc0:	2320      	movs	r3, #32
 8003fc2:	e004      	b.n	8003fce <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003fc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003fc8:	fab3 f383 	clz	r3, r3
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d105      	bne.n	8003fe8 <HAL_ADC_ConfigChannel+0x33c>
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	0e9b      	lsrs	r3, r3, #26
 8003fe2:	f003 031f 	and.w	r3, r3, #31
 8003fe6:	e016      	b.n	8004016 <HAL_ADC_ConfigChannel+0x36a>
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003ff4:	fa93 f3a3 	rbit	r3, r3
 8003ff8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003ffa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004000:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004008:	2320      	movs	r3, #32
 800400a:	e004      	b.n	8004016 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800400c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004010:	fab3 f383 	clz	r3, r3
 8004014:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004016:	429a      	cmp	r2, r3
 8004018:	d106      	bne.n	8004028 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2200      	movs	r2, #0
 8004020:	2102      	movs	r1, #2
 8004022:	4618      	mov	r0, r3
 8004024:	f7ff f95e 	bl	80032e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2103      	movs	r1, #3
 800402e:	4618      	mov	r0, r3
 8004030:	f7ff f942 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8004034:	4603      	mov	r3, r0
 8004036:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10a      	bne.n	8004054 <HAL_ADC_ConfigChannel+0x3a8>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2103      	movs	r1, #3
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff f937 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 800404a:	4603      	mov	r3, r0
 800404c:	0e9b      	lsrs	r3, r3, #26
 800404e:	f003 021f 	and.w	r2, r3, #31
 8004052:	e017      	b.n	8004084 <HAL_ADC_ConfigChannel+0x3d8>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2103      	movs	r1, #3
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff f92c 	bl	80032b8 <LL_ADC_GetOffsetChannel>
 8004060:	4603      	mov	r3, r0
 8004062:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004064:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004066:	fa93 f3a3 	rbit	r3, r3
 800406a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800406c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800406e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004070:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004072:	2b00      	cmp	r3, #0
 8004074:	d101      	bne.n	800407a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8004076:	2320      	movs	r3, #32
 8004078:	e003      	b.n	8004082 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800407a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800407c:	fab3 f383 	clz	r3, r3
 8004080:	b2db      	uxtb	r3, r3
 8004082:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800408c:	2b00      	cmp	r3, #0
 800408e:	d105      	bne.n	800409c <HAL_ADC_ConfigChannel+0x3f0>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	0e9b      	lsrs	r3, r3, #26
 8004096:	f003 031f 	and.w	r3, r3, #31
 800409a:	e011      	b.n	80040c0 <HAL_ADC_ConfigChannel+0x414>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040a4:	fa93 f3a3 	rbit	r3, r3
 80040a8:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80040aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80040ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d101      	bne.n	80040b8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80040b4:	2320      	movs	r3, #32
 80040b6:	e003      	b.n	80040c0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80040b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040ba:	fab3 f383 	clz	r3, r3
 80040be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d106      	bne.n	80040d2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2200      	movs	r2, #0
 80040ca:	2103      	movs	r1, #3
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7ff f909 	bl	80032e4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7ff fa74 	bl	80035c4 <LL_ADC_IsEnabled>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f040 8140 	bne.w	8004364 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6818      	ldr	r0, [r3, #0]
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	6819      	ldr	r1, [r3, #0]
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	461a      	mov	r2, r3
 80040f2:	f7ff f9c5 	bl	8003480 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	4a8f      	ldr	r2, [pc, #572]	@ (8004338 <HAL_ADC_ConfigChannel+0x68c>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	f040 8131 	bne.w	8004364 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10b      	bne.n	800412a <HAL_ADC_ConfigChannel+0x47e>
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	0e9b      	lsrs	r3, r3, #26
 8004118:	3301      	adds	r3, #1
 800411a:	f003 031f 	and.w	r3, r3, #31
 800411e:	2b09      	cmp	r3, #9
 8004120:	bf94      	ite	ls
 8004122:	2301      	movls	r3, #1
 8004124:	2300      	movhi	r3, #0
 8004126:	b2db      	uxtb	r3, r3
 8004128:	e019      	b.n	800415e <HAL_ADC_ConfigChannel+0x4b2>
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004130:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004132:	fa93 f3a3 	rbit	r3, r3
 8004136:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004138:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800413a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800413c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8004142:	2320      	movs	r3, #32
 8004144:	e003      	b.n	800414e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8004146:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004148:	fab3 f383 	clz	r3, r3
 800414c:	b2db      	uxtb	r3, r3
 800414e:	3301      	adds	r3, #1
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	2b09      	cmp	r3, #9
 8004156:	bf94      	ite	ls
 8004158:	2301      	movls	r3, #1
 800415a:	2300      	movhi	r3, #0
 800415c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800415e:	2b00      	cmp	r3, #0
 8004160:	d079      	beq.n	8004256 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800416a:	2b00      	cmp	r3, #0
 800416c:	d107      	bne.n	800417e <HAL_ADC_ConfigChannel+0x4d2>
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	0e9b      	lsrs	r3, r3, #26
 8004174:	3301      	adds	r3, #1
 8004176:	069b      	lsls	r3, r3, #26
 8004178:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800417c:	e015      	b.n	80041aa <HAL_ADC_ConfigChannel+0x4fe>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004186:	fa93 f3a3 	rbit	r3, r3
 800418a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800418c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800418e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004190:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004196:	2320      	movs	r3, #32
 8004198:	e003      	b.n	80041a2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800419a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800419c:	fab3 f383 	clz	r3, r3
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	3301      	adds	r3, #1
 80041a4:	069b      	lsls	r3, r3, #26
 80041a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d109      	bne.n	80041ca <HAL_ADC_ConfigChannel+0x51e>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	0e9b      	lsrs	r3, r3, #26
 80041bc:	3301      	adds	r3, #1
 80041be:	f003 031f 	and.w	r3, r3, #31
 80041c2:	2101      	movs	r1, #1
 80041c4:	fa01 f303 	lsl.w	r3, r1, r3
 80041c8:	e017      	b.n	80041fa <HAL_ADC_ConfigChannel+0x54e>
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041d2:	fa93 f3a3 	rbit	r3, r3
 80041d6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80041d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041da:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80041dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80041e2:	2320      	movs	r3, #32
 80041e4:	e003      	b.n	80041ee <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80041e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041e8:	fab3 f383 	clz	r3, r3
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	3301      	adds	r3, #1
 80041f0:	f003 031f 	and.w	r3, r3, #31
 80041f4:	2101      	movs	r1, #1
 80041f6:	fa01 f303 	lsl.w	r3, r1, r3
 80041fa:	ea42 0103 	orr.w	r1, r2, r3
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10a      	bne.n	8004220 <HAL_ADC_ConfigChannel+0x574>
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	0e9b      	lsrs	r3, r3, #26
 8004210:	3301      	adds	r3, #1
 8004212:	f003 021f 	and.w	r2, r3, #31
 8004216:	4613      	mov	r3, r2
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	4413      	add	r3, r2
 800421c:	051b      	lsls	r3, r3, #20
 800421e:	e018      	b.n	8004252 <HAL_ADC_ConfigChannel+0x5a6>
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004228:	fa93 f3a3 	rbit	r3, r3
 800422c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800422e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004230:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004238:	2320      	movs	r3, #32
 800423a:	e003      	b.n	8004244 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800423c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800423e:	fab3 f383 	clz	r3, r3
 8004242:	b2db      	uxtb	r3, r3
 8004244:	3301      	adds	r3, #1
 8004246:	f003 021f 	and.w	r2, r3, #31
 800424a:	4613      	mov	r3, r2
 800424c:	005b      	lsls	r3, r3, #1
 800424e:	4413      	add	r3, r2
 8004250:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004252:	430b      	orrs	r3, r1
 8004254:	e081      	b.n	800435a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800425e:	2b00      	cmp	r3, #0
 8004260:	d107      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x5c6>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	0e9b      	lsrs	r3, r3, #26
 8004268:	3301      	adds	r3, #1
 800426a:	069b      	lsls	r3, r3, #26
 800426c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004270:	e015      	b.n	800429e <HAL_ADC_ConfigChannel+0x5f2>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800427a:	fa93 f3a3 	rbit	r3, r3
 800427e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004282:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800428a:	2320      	movs	r3, #32
 800428c:	e003      	b.n	8004296 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800428e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004290:	fab3 f383 	clz	r3, r3
 8004294:	b2db      	uxtb	r3, r3
 8004296:	3301      	adds	r3, #1
 8004298:	069b      	lsls	r3, r3, #26
 800429a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d109      	bne.n	80042be <HAL_ADC_ConfigChannel+0x612>
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	0e9b      	lsrs	r3, r3, #26
 80042b0:	3301      	adds	r3, #1
 80042b2:	f003 031f 	and.w	r3, r3, #31
 80042b6:	2101      	movs	r1, #1
 80042b8:	fa01 f303 	lsl.w	r3, r1, r3
 80042bc:	e017      	b.n	80042ee <HAL_ADC_ConfigChannel+0x642>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c4:	6a3b      	ldr	r3, [r7, #32]
 80042c6:	fa93 f3a3 	rbit	r3, r3
 80042ca:	61fb      	str	r3, [r7, #28]
  return result;
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80042d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80042d6:	2320      	movs	r3, #32
 80042d8:	e003      	b.n	80042e2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	fab3 f383 	clz	r3, r3
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	3301      	adds	r3, #1
 80042e4:	f003 031f 	and.w	r3, r3, #31
 80042e8:	2101      	movs	r1, #1
 80042ea:	fa01 f303 	lsl.w	r3, r1, r3
 80042ee:	ea42 0103 	orr.w	r1, r2, r3
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10d      	bne.n	800431a <HAL_ADC_ConfigChannel+0x66e>
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	0e9b      	lsrs	r3, r3, #26
 8004304:	3301      	adds	r3, #1
 8004306:	f003 021f 	and.w	r2, r3, #31
 800430a:	4613      	mov	r3, r2
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	4413      	add	r3, r2
 8004310:	3b1e      	subs	r3, #30
 8004312:	051b      	lsls	r3, r3, #20
 8004314:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004318:	e01e      	b.n	8004358 <HAL_ADC_ConfigChannel+0x6ac>
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	fa93 f3a3 	rbit	r3, r3
 8004326:	613b      	str	r3, [r7, #16]
  return result;
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d104      	bne.n	800433c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004332:	2320      	movs	r3, #32
 8004334:	e006      	b.n	8004344 <HAL_ADC_ConfigChannel+0x698>
 8004336:	bf00      	nop
 8004338:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	fab3 f383 	clz	r3, r3
 8004342:	b2db      	uxtb	r3, r3
 8004344:	3301      	adds	r3, #1
 8004346:	f003 021f 	and.w	r2, r3, #31
 800434a:	4613      	mov	r3, r2
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	4413      	add	r3, r2
 8004350:	3b1e      	subs	r3, #30
 8004352:	051b      	lsls	r3, r3, #20
 8004354:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004358:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800435e:	4619      	mov	r1, r3
 8004360:	f7ff f863 	bl	800342a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	4b3f      	ldr	r3, [pc, #252]	@ (8004468 <HAL_ADC_ConfigChannel+0x7bc>)
 800436a:	4013      	ands	r3, r2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d071      	beq.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004370:	483e      	ldr	r0, [pc, #248]	@ (800446c <HAL_ADC_ConfigChannel+0x7c0>)
 8004372:	f7fe ff6f 	bl	8003254 <LL_ADC_GetCommonPathInternalCh>
 8004376:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a3c      	ldr	r2, [pc, #240]	@ (8004470 <HAL_ADC_ConfigChannel+0x7c4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d004      	beq.n	800438e <HAL_ADC_ConfigChannel+0x6e2>
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a3a      	ldr	r2, [pc, #232]	@ (8004474 <HAL_ADC_ConfigChannel+0x7c8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d127      	bne.n	80043de <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800438e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004392:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d121      	bne.n	80043de <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043a2:	d157      	bne.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80043ac:	4619      	mov	r1, r3
 80043ae:	482f      	ldr	r0, [pc, #188]	@ (800446c <HAL_ADC_ConfigChannel+0x7c0>)
 80043b0:	f7fe ff3d 	bl	800322e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043b4:	4b30      	ldr	r3, [pc, #192]	@ (8004478 <HAL_ADC_ConfigChannel+0x7cc>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	099b      	lsrs	r3, r3, #6
 80043ba:	4a30      	ldr	r2, [pc, #192]	@ (800447c <HAL_ADC_ConfigChannel+0x7d0>)
 80043bc:	fba2 2303 	umull	r2, r3, r2, r3
 80043c0:	099b      	lsrs	r3, r3, #6
 80043c2:	1c5a      	adds	r2, r3, #1
 80043c4:	4613      	mov	r3, r2
 80043c6:	005b      	lsls	r3, r3, #1
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80043ce:	e002      	b.n	80043d6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1f9      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043dc:	e03a      	b.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a27      	ldr	r2, [pc, #156]	@ (8004480 <HAL_ADC_ConfigChannel+0x7d4>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d113      	bne.n	8004410 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80043e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10d      	bne.n	8004410 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a22      	ldr	r2, [pc, #136]	@ (8004484 <HAL_ADC_ConfigChannel+0x7d8>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d02a      	beq.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004402:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004406:	4619      	mov	r1, r3
 8004408:	4818      	ldr	r0, [pc, #96]	@ (800446c <HAL_ADC_ConfigChannel+0x7c0>)
 800440a:	f7fe ff10 	bl	800322e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800440e:	e021      	b.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a1c      	ldr	r2, [pc, #112]	@ (8004488 <HAL_ADC_ConfigChannel+0x7dc>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d11c      	bne.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800441a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800441e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d116      	bne.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a16      	ldr	r2, [pc, #88]	@ (8004484 <HAL_ADC_ConfigChannel+0x7d8>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d011      	beq.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004430:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004434:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004438:	4619      	mov	r1, r3
 800443a:	480c      	ldr	r0, [pc, #48]	@ (800446c <HAL_ADC_ConfigChannel+0x7c0>)
 800443c:	f7fe fef7 	bl	800322e <LL_ADC_SetCommonPathInternalCh>
 8004440:	e008      	b.n	8004454 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004446:	f043 0220 	orr.w	r2, r3, #32
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800445c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004460:	4618      	mov	r0, r3
 8004462:	37d8      	adds	r7, #216	@ 0xd8
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	80080000 	.word	0x80080000
 800446c:	50000300 	.word	0x50000300
 8004470:	c3210000 	.word	0xc3210000
 8004474:	90c00010 	.word	0x90c00010
 8004478:	20000004 	.word	0x20000004
 800447c:	053e2d63 	.word	0x053e2d63
 8004480:	c7520000 	.word	0xc7520000
 8004484:	50000100 	.word	0x50000100
 8004488:	cb840000 	.word	0xcb840000

0800448c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004494:	2300      	movs	r3, #0
 8004496:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4618      	mov	r0, r3
 800449e:	f7ff f891 	bl	80035c4 <LL_ADC_IsEnabled>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d169      	bne.n	800457c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689a      	ldr	r2, [r3, #8]
 80044ae:	4b36      	ldr	r3, [pc, #216]	@ (8004588 <ADC_Enable+0xfc>)
 80044b0:	4013      	ands	r3, r2
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00d      	beq.n	80044d2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ba:	f043 0210 	orr.w	r2, r3, #16
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044c6:	f043 0201 	orr.w	r2, r3, #1
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e055      	b.n	800457e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7ff f860 	bl	800359c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80044dc:	482b      	ldr	r0, [pc, #172]	@ (800458c <ADC_Enable+0x100>)
 80044de:	f7fe feb9 	bl	8003254 <LL_ADC_GetCommonPathInternalCh>
 80044e2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80044e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d013      	beq.n	8004514 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044ec:	4b28      	ldr	r3, [pc, #160]	@ (8004590 <ADC_Enable+0x104>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	099b      	lsrs	r3, r3, #6
 80044f2:	4a28      	ldr	r2, [pc, #160]	@ (8004594 <ADC_Enable+0x108>)
 80044f4:	fba2 2303 	umull	r2, r3, r2, r3
 80044f8:	099b      	lsrs	r3, r3, #6
 80044fa:	1c5a      	adds	r2, r3, #1
 80044fc:	4613      	mov	r3, r2
 80044fe:	005b      	lsls	r3, r3, #1
 8004500:	4413      	add	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004506:	e002      	b.n	800450e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	3b01      	subs	r3, #1
 800450c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1f9      	bne.n	8004508 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004514:	f7fe fe4a 	bl	80031ac <HAL_GetTick>
 8004518:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800451a:	e028      	b.n	800456e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff f84f 	bl	80035c4 <LL_ADC_IsEnabled>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d104      	bne.n	8004536 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4618      	mov	r0, r3
 8004532:	f7ff f833 	bl	800359c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004536:	f7fe fe39 	bl	80031ac <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d914      	bls.n	800456e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b01      	cmp	r3, #1
 8004550:	d00d      	beq.n	800456e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004556:	f043 0210 	orr.w	r2, r3, #16
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004562:	f043 0201 	orr.w	r2, r3, #1
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e007      	b.n	800457e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b01      	cmp	r3, #1
 800457a:	d1cf      	bne.n	800451c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	8000003f 	.word	0x8000003f
 800458c:	50000300 	.word	0x50000300
 8004590:	20000004 	.word	0x20000004
 8004594:	053e2d63 	.word	0x053e2d63

08004598 <LL_ADC_IsEnabled>:
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d101      	bne.n	80045b0 <LL_ADC_IsEnabled+0x18>
 80045ac:	2301      	movs	r3, #1
 80045ae:	e000      	b.n	80045b2 <LL_ADC_IsEnabled+0x1a>
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <LL_ADC_REG_IsConversionOngoing>:
{
 80045be:	b480      	push	{r7}
 80045c0:	b083      	sub	sp, #12
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 0304 	and.w	r3, r3, #4
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	d101      	bne.n	80045d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80045e4:	b590      	push	{r4, r7, lr}
 80045e6:	b0a1      	sub	sp, #132	@ 0x84
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045ee:	2300      	movs	r3, #0
 80045f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d101      	bne.n	8004602 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80045fe:	2302      	movs	r3, #2
 8004600:	e08b      	b.n	800471a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2201      	movs	r2, #1
 8004606:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800460a:	2300      	movs	r3, #0
 800460c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800460e:	2300      	movs	r3, #0
 8004610:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800461a:	d102      	bne.n	8004622 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800461c:	4b41      	ldr	r3, [pc, #260]	@ (8004724 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800461e:	60bb      	str	r3, [r7, #8]
 8004620:	e001      	b.n	8004626 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004622:	2300      	movs	r3, #0
 8004624:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d10b      	bne.n	8004644 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004630:	f043 0220 	orr.w	r2, r3, #32
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e06a      	b.n	800471a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	4618      	mov	r0, r3
 8004648:	f7ff ffb9 	bl	80045be <LL_ADC_REG_IsConversionOngoing>
 800464c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4618      	mov	r0, r3
 8004654:	f7ff ffb3 	bl	80045be <LL_ADC_REG_IsConversionOngoing>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d14c      	bne.n	80046f8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800465e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004660:	2b00      	cmp	r3, #0
 8004662:	d149      	bne.n	80046f8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004664:	4b30      	ldr	r3, [pc, #192]	@ (8004728 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004666:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d028      	beq.n	80046c2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004670:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	6859      	ldr	r1, [r3, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004682:	035b      	lsls	r3, r3, #13
 8004684:	430b      	orrs	r3, r1
 8004686:	431a      	orrs	r2, r3
 8004688:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800468a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800468c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004690:	f7ff ff82 	bl	8004598 <LL_ADC_IsEnabled>
 8004694:	4604      	mov	r4, r0
 8004696:	4823      	ldr	r0, [pc, #140]	@ (8004724 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004698:	f7ff ff7e 	bl	8004598 <LL_ADC_IsEnabled>
 800469c:	4603      	mov	r3, r0
 800469e:	4323      	orrs	r3, r4
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d133      	bne.n	800470c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80046a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80046ac:	f023 030f 	bic.w	r3, r3, #15
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	6811      	ldr	r1, [r2, #0]
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	6892      	ldr	r2, [r2, #8]
 80046b8:	430a      	orrs	r2, r1
 80046ba:	431a      	orrs	r2, r3
 80046bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046be:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80046c0:	e024      	b.n	800470c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80046c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046cc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046ce:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80046d2:	f7ff ff61 	bl	8004598 <LL_ADC_IsEnabled>
 80046d6:	4604      	mov	r4, r0
 80046d8:	4812      	ldr	r0, [pc, #72]	@ (8004724 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80046da:	f7ff ff5d 	bl	8004598 <LL_ADC_IsEnabled>
 80046de:	4603      	mov	r3, r0
 80046e0:	4323      	orrs	r3, r4
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d112      	bne.n	800470c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80046e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80046ee:	f023 030f 	bic.w	r3, r3, #15
 80046f2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80046f4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80046f6:	e009      	b.n	800470c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046fc:	f043 0220 	orr.w	r2, r3, #32
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800470a:	e000      	b.n	800470e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800470c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004716:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800471a:	4618      	mov	r0, r3
 800471c:	3784      	adds	r7, #132	@ 0x84
 800471e:	46bd      	mov	sp, r7
 8004720:	bd90      	pop	{r4, r7, pc}
 8004722:	bf00      	nop
 8004724:	50000100 	.word	0x50000100
 8004728:	50000300 	.word	0x50000300

0800472c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f003 0307 	and.w	r3, r3, #7
 800473a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800473c:	4b0c      	ldr	r3, [pc, #48]	@ (8004770 <__NVIC_SetPriorityGrouping+0x44>)
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004748:	4013      	ands	r3, r2
 800474a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004754:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800475c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800475e:	4a04      	ldr	r2, [pc, #16]	@ (8004770 <__NVIC_SetPriorityGrouping+0x44>)
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	60d3      	str	r3, [r2, #12]
}
 8004764:	bf00      	nop
 8004766:	3714      	adds	r7, #20
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr
 8004770:	e000ed00 	.word	0xe000ed00

08004774 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004774:	b480      	push	{r7}
 8004776:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004778:	4b04      	ldr	r3, [pc, #16]	@ (800478c <__NVIC_GetPriorityGrouping+0x18>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	0a1b      	lsrs	r3, r3, #8
 800477e:	f003 0307 	and.w	r3, r3, #7
}
 8004782:	4618      	mov	r0, r3
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr
 800478c:	e000ed00 	.word	0xe000ed00

08004790 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	4603      	mov	r3, r0
 8004798:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800479a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	db0b      	blt.n	80047ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047a2:	79fb      	ldrb	r3, [r7, #7]
 80047a4:	f003 021f 	and.w	r2, r3, #31
 80047a8:	4907      	ldr	r1, [pc, #28]	@ (80047c8 <__NVIC_EnableIRQ+0x38>)
 80047aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ae:	095b      	lsrs	r3, r3, #5
 80047b0:	2001      	movs	r0, #1
 80047b2:	fa00 f202 	lsl.w	r2, r0, r2
 80047b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	e000e100 	.word	0xe000e100

080047cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	4603      	mov	r3, r0
 80047d4:	6039      	str	r1, [r7, #0]
 80047d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	db0a      	blt.n	80047f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	b2da      	uxtb	r2, r3
 80047e4:	490c      	ldr	r1, [pc, #48]	@ (8004818 <__NVIC_SetPriority+0x4c>)
 80047e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ea:	0112      	lsls	r2, r2, #4
 80047ec:	b2d2      	uxtb	r2, r2
 80047ee:	440b      	add	r3, r1
 80047f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047f4:	e00a      	b.n	800480c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	b2da      	uxtb	r2, r3
 80047fa:	4908      	ldr	r1, [pc, #32]	@ (800481c <__NVIC_SetPriority+0x50>)
 80047fc:	79fb      	ldrb	r3, [r7, #7]
 80047fe:	f003 030f 	and.w	r3, r3, #15
 8004802:	3b04      	subs	r3, #4
 8004804:	0112      	lsls	r2, r2, #4
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	440b      	add	r3, r1
 800480a:	761a      	strb	r2, [r3, #24]
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	e000e100 	.word	0xe000e100
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004820:	b480      	push	{r7}
 8004822:	b089      	sub	sp, #36	@ 0x24
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f003 0307 	and.w	r3, r3, #7
 8004832:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	f1c3 0307 	rsb	r3, r3, #7
 800483a:	2b04      	cmp	r3, #4
 800483c:	bf28      	it	cs
 800483e:	2304      	movcs	r3, #4
 8004840:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	3304      	adds	r3, #4
 8004846:	2b06      	cmp	r3, #6
 8004848:	d902      	bls.n	8004850 <NVIC_EncodePriority+0x30>
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	3b03      	subs	r3, #3
 800484e:	e000      	b.n	8004852 <NVIC_EncodePriority+0x32>
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004854:	f04f 32ff 	mov.w	r2, #4294967295
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	fa02 f303 	lsl.w	r3, r2, r3
 800485e:	43da      	mvns	r2, r3
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	401a      	ands	r2, r3
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004868:	f04f 31ff 	mov.w	r1, #4294967295
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	fa01 f303 	lsl.w	r3, r1, r3
 8004872:	43d9      	mvns	r1, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004878:	4313      	orrs	r3, r2
         );
}
 800487a:	4618      	mov	r0, r3
 800487c:	3724      	adds	r7, #36	@ 0x24
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
	...

08004888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	3b01      	subs	r3, #1
 8004894:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004898:	d301      	bcc.n	800489e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800489a:	2301      	movs	r3, #1
 800489c:	e00f      	b.n	80048be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800489e:	4a0a      	ldr	r2, [pc, #40]	@ (80048c8 <SysTick_Config+0x40>)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048a6:	210f      	movs	r1, #15
 80048a8:	f04f 30ff 	mov.w	r0, #4294967295
 80048ac:	f7ff ff8e 	bl	80047cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048b0:	4b05      	ldr	r3, [pc, #20]	@ (80048c8 <SysTick_Config+0x40>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048b6:	4b04      	ldr	r3, [pc, #16]	@ (80048c8 <SysTick_Config+0x40>)
 80048b8:	2207      	movs	r2, #7
 80048ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048bc:	2300      	movs	r3, #0
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3708      	adds	r7, #8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	e000e010 	.word	0xe000e010

080048cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f7ff ff29 	bl	800472c <__NVIC_SetPriorityGrouping>
}
 80048da:	bf00      	nop
 80048dc:	3708      	adds	r7, #8
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b086      	sub	sp, #24
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	4603      	mov	r3, r0
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	607a      	str	r2, [r7, #4]
 80048ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80048f0:	f7ff ff40 	bl	8004774 <__NVIC_GetPriorityGrouping>
 80048f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	68b9      	ldr	r1, [r7, #8]
 80048fa:	6978      	ldr	r0, [r7, #20]
 80048fc:	f7ff ff90 	bl	8004820 <NVIC_EncodePriority>
 8004900:	4602      	mov	r2, r0
 8004902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004906:	4611      	mov	r1, r2
 8004908:	4618      	mov	r0, r3
 800490a:	f7ff ff5f 	bl	80047cc <__NVIC_SetPriority>
}
 800490e:	bf00      	nop
 8004910:	3718      	adds	r7, #24
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b082      	sub	sp, #8
 800491a:	af00      	add	r7, sp, #0
 800491c:	4603      	mov	r3, r0
 800491e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004924:	4618      	mov	r0, r3
 8004926:	f7ff ff33 	bl	8004790 <__NVIC_EnableIRQ>
}
 800492a:	bf00      	nop
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b082      	sub	sp, #8
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7ff ffa4 	bl	8004888 <SysTick_Config>
 8004940:	4603      	mov	r3, r0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e014      	b.n	8004986 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	791b      	ldrb	r3, [r3, #4]
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d105      	bne.n	8004972 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f7fd f847 	bl	8001a00 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2202      	movs	r2, #2
 8004976:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
	...

08004990 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d101      	bne.n	80049a4 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e056      	b.n	8004a52 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	795b      	ldrb	r3, [r3, #5]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d101      	bne.n	80049b0 <HAL_DAC_Start+0x20>
 80049ac:	2302      	movs	r3, #2
 80049ae:	e050      	b.n	8004a52 <HAL_DAC_Start+0xc2>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2202      	movs	r2, #2
 80049ba:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6819      	ldr	r1, [r3, #0]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	f003 0310 	and.w	r3, r3, #16
 80049c8:	2201      	movs	r2, #1
 80049ca:	409a      	lsls	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	430a      	orrs	r2, r1
 80049d2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049d4:	4b22      	ldr	r3, [pc, #136]	@ (8004a60 <HAL_DAC_Start+0xd0>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	099b      	lsrs	r3, r3, #6
 80049da:	4a22      	ldr	r2, [pc, #136]	@ (8004a64 <HAL_DAC_Start+0xd4>)
 80049dc:	fba2 2303 	umull	r2, r3, r2, r3
 80049e0:	099b      	lsrs	r3, r3, #6
 80049e2:	3301      	adds	r3, #1
 80049e4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80049e6:	e002      	b.n	80049ee <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	3b01      	subs	r3, #1
 80049ec:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1f9      	bne.n	80049e8 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10f      	bne.n	8004a1a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d11d      	bne.n	8004a44 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0201 	orr.w	r2, r2, #1
 8004a16:	605a      	str	r2, [r3, #4]
 8004a18:	e014      	b.n	8004a44 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	f003 0310 	and.w	r3, r3, #16
 8004a2a:	2102      	movs	r1, #2
 8004a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d107      	bne.n	8004a44 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685a      	ldr	r2, [r3, #4]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0202 	orr.w	r2, r2, #2
 8004a42:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	20000004 	.word	0x20000004
 8004a64:	053e2d63 	.word	0x053e2d63

08004a68 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b087      	sub	sp, #28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
 8004a74:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004a76:	2300      	movs	r3, #0
 8004a78:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d101      	bne.n	8004a84 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e018      	b.n	8004ab6 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d105      	bne.n	8004aa2 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	3308      	adds	r3, #8
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	e004      	b.n	8004aac <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	3314      	adds	r3, #20
 8004aaa:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	371c      	adds	r7, #28
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
	...

08004ac4 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b08a      	sub	sp, #40	@ 0x28
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d002      	beq.n	8004ae0 <HAL_DAC_ConfigChannel+0x1c>
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d101      	bne.n	8004ae4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e1a1      	b.n	8004e28 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	795b      	ldrb	r3, [r3, #5]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d101      	bne.n	8004af6 <HAL_DAC_ConfigChannel+0x32>
 8004af2:	2302      	movs	r3, #2
 8004af4:	e198      	b.n	8004e28 <HAL_DAC_ConfigChannel+0x364>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2201      	movs	r2, #1
 8004afa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2202      	movs	r2, #2
 8004b00:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	d17a      	bne.n	8004c00 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004b0a:	f7fe fb4f 	bl	80031ac <HAL_GetTick>
 8004b0e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d13d      	bne.n	8004b92 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004b16:	e018      	b.n	8004b4a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004b18:	f7fe fb48 	bl	80031ac <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d911      	bls.n	8004b4a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00a      	beq.n	8004b4a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	f043 0208 	orr.w	r2, r3, #8
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2203      	movs	r2, #3
 8004b44:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e16e      	b.n	8004e28 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1df      	bne.n	8004b18 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b60:	641a      	str	r2, [r3, #64]	@ 0x40
 8004b62:	e020      	b.n	8004ba6 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004b64:	f7fe fb22 	bl	80031ac <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d90f      	bls.n	8004b92 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	da0a      	bge.n	8004b92 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	f043 0208 	orr.w	r2, r3, #8
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2203      	movs	r2, #3
 8004b8c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e14a      	b.n	8004e28 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	dbe3      	blt.n	8004b64 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ba4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f003 0310 	and.w	r3, r3, #16
 8004bb2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bba:	43db      	mvns	r3, r3
 8004bbc:	ea02 0103 	and.w	r1, r2, r3
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f003 0310 	and.w	r3, r3, #16
 8004bca:	409a      	lsls	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f003 0310 	and.w	r3, r3, #16
 8004be0:	21ff      	movs	r1, #255	@ 0xff
 8004be2:	fa01 f303 	lsl.w	r3, r1, r3
 8004be6:	43db      	mvns	r3, r3
 8004be8:	ea02 0103 	and.w	r1, r2, r3
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f003 0310 	and.w	r3, r3, #16
 8004bf6:	409a      	lsls	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d11d      	bne.n	8004c44 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f003 0310 	and.w	r3, r3, #16
 8004c16:	221f      	movs	r2, #31
 8004c18:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1c:	43db      	mvns	r3, r3
 8004c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c20:	4013      	ands	r3, r2
 8004c22:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f003 0310 	and.w	r3, r3, #16
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	fa02 f303 	lsl.w	r3, r2, r3
 8004c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c42:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f003 0310 	and.w	r3, r3, #16
 8004c52:	2207      	movs	r2, #7
 8004c54:	fa02 f303 	lsl.w	r3, r2, r3
 8004c58:	43db      	mvns	r3, r3
 8004c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d102      	bne.n	8004c6e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	623b      	str	r3, [r7, #32]
 8004c6c:	e00f      	b.n	8004c8e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d102      	bne.n	8004c7c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004c76:	2301      	movs	r3, #1
 8004c78:	623b      	str	r3, [r7, #32]
 8004c7a:	e008      	b.n	8004c8e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d102      	bne.n	8004c8a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004c84:	2301      	movs	r3, #1
 8004c86:	623b      	str	r3, [r7, #32]
 8004c88:	e001      	b.n	8004c8e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	689a      	ldr	r2, [r3, #8]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	6a3a      	ldr	r2, [r7, #32]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f003 0310 	and.w	r3, r3, #16
 8004ca4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cac:	43db      	mvns	r3, r3
 8004cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	791b      	ldrb	r3, [r3, #4]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d102      	bne.n	8004cc2 <HAL_DAC_ConfigChannel+0x1fe>
 8004cbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004cc0:	e000      	b.n	8004cc4 <HAL_DAC_ConfigChannel+0x200>
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f003 0310 	and.w	r3, r3, #16
 8004cd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd8:	43db      	mvns	r3, r3
 8004cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cdc:	4013      	ands	r3, r2
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	795b      	ldrb	r3, [r3, #5]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d102      	bne.n	8004cee <HAL_DAC_ConfigChannel+0x22a>
 8004ce8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004cec:	e000      	b.n	8004cf0 <HAL_DAC_ConfigChannel+0x22c>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d114      	bne.n	8004d30 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004d06:	f004 f89d 	bl	8008e44 <HAL_RCC_GetHCLKFreq>
 8004d0a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	4a48      	ldr	r2, [pc, #288]	@ (8004e30 <HAL_DAC_ConfigChannel+0x36c>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d904      	bls.n	8004d1e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d1c:	e00f      	b.n	8004d3e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	4a44      	ldr	r2, [pc, #272]	@ (8004e34 <HAL_DAC_ConfigChannel+0x370>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d90a      	bls.n	8004d3c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d2e:	e006      	b.n	8004d3e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d36:	4313      	orrs	r3, r2
 8004d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d3a:	e000      	b.n	8004d3e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004d3c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f003 0310 	and.w	r3, r3, #16
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d56:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	6819      	ldr	r1, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f003 0310 	and.w	r3, r3, #16
 8004d64:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004d68:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6c:	43da      	mvns	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	400a      	ands	r2, r1
 8004d74:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f003 0310 	and.w	r3, r3, #16
 8004d84:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004d88:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d90:	4013      	ands	r3, r2
 8004d92:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f003 0310 	and.w	r3, r3, #16
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	fa02 f303 	lsl.w	r3, r2, r3
 8004da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004da8:	4313      	orrs	r3, r2
 8004daa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004db2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6819      	ldr	r1, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f003 0310 	and.w	r3, r3, #16
 8004dc0:	22c0      	movs	r2, #192	@ 0xc0
 8004dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc6:	43da      	mvns	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	400a      	ands	r2, r1
 8004dce:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	089b      	lsrs	r3, r3, #2
 8004dd6:	f003 030f 	and.w	r3, r3, #15
 8004dda:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	089b      	lsrs	r3, r3, #2
 8004de2:	021b      	lsls	r3, r3, #8
 8004de4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f003 0310 	and.w	r3, r3, #16
 8004dfa:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004e02:	43db      	mvns	r3, r3
 8004e04:	ea02 0103 	and.w	r1, r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f003 0310 	and.w	r3, r3, #16
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	409a      	lsls	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004e26:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3728      	adds	r7, #40	@ 0x28
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	09896800 	.word	0x09896800
 8004e34:	04c4b400 	.word	0x04c4b400

08004e38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e08d      	b.n	8004f66 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	461a      	mov	r2, r3
 8004e50:	4b47      	ldr	r3, [pc, #284]	@ (8004f70 <HAL_DMA_Init+0x138>)
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d80f      	bhi.n	8004e76 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	4b45      	ldr	r3, [pc, #276]	@ (8004f74 <HAL_DMA_Init+0x13c>)
 8004e5e:	4413      	add	r3, r2
 8004e60:	4a45      	ldr	r2, [pc, #276]	@ (8004f78 <HAL_DMA_Init+0x140>)
 8004e62:	fba2 2303 	umull	r2, r3, r2, r3
 8004e66:	091b      	lsrs	r3, r3, #4
 8004e68:	009a      	lsls	r2, r3, #2
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a42      	ldr	r2, [pc, #264]	@ (8004f7c <HAL_DMA_Init+0x144>)
 8004e72:	641a      	str	r2, [r3, #64]	@ 0x40
 8004e74:	e00e      	b.n	8004e94 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	4b40      	ldr	r3, [pc, #256]	@ (8004f80 <HAL_DMA_Init+0x148>)
 8004e7e:	4413      	add	r3, r2
 8004e80:	4a3d      	ldr	r2, [pc, #244]	@ (8004f78 <HAL_DMA_Init+0x140>)
 8004e82:	fba2 2303 	umull	r2, r3, r2, r3
 8004e86:	091b      	lsrs	r3, r3, #4
 8004e88:	009a      	lsls	r2, r3, #2
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a3c      	ldr	r2, [pc, #240]	@ (8004f84 <HAL_DMA_Init+0x14c>)
 8004e92:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2202      	movs	r2, #2
 8004e98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004eaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004eb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ec4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ed0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a1b      	ldr	r3, [r3, #32]
 8004ed6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fa76 	bl	80053d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ef4:	d102      	bne.n	8004efc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f04:	b2d2      	uxtb	r2, r2
 8004f06:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f10:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d010      	beq.n	8004f3c <HAL_DMA_Init+0x104>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	2b04      	cmp	r3, #4
 8004f20:	d80c      	bhi.n	8004f3c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f000 fa96 	bl	8005454 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f38:	605a      	str	r2, [r3, #4]
 8004f3a:	e008      	b.n	8004f4e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	40020407 	.word	0x40020407
 8004f74:	bffdfff8 	.word	0xbffdfff8
 8004f78:	cccccccd 	.word	0xcccccccd
 8004f7c:	40020000 	.word	0x40020000
 8004f80:	bffdfbf8 	.word	0xbffdfbf8
 8004f84:	40020400 	.word	0x40020400

08004f88 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
 8004f94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f96:	2300      	movs	r3, #0
 8004f98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d101      	bne.n	8004fa8 <HAL_DMA_Start_IT+0x20>
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	e066      	b.n	8005076 <HAL_DMA_Start_IT+0xee>
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d155      	bne.n	8005068 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f022 0201 	bic.w	r2, r2, #1
 8004fd8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	68b9      	ldr	r1, [r7, #8]
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 f9bb 	bl	800535c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d008      	beq.n	8005000 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f042 020e 	orr.w	r2, r2, #14
 8004ffc:	601a      	str	r2, [r3, #0]
 8004ffe:	e00f      	b.n	8005020 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f022 0204 	bic.w	r2, r2, #4
 800500e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f042 020a 	orr.w	r2, r2, #10
 800501e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d007      	beq.n	800503e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005038:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800503c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005042:	2b00      	cmp	r3, #0
 8005044:	d007      	beq.n	8005056 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005050:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005054:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f042 0201 	orr.w	r2, r2, #1
 8005064:	601a      	str	r2, [r3, #0]
 8005066:	e005      	b.n	8005074 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005070:	2302      	movs	r3, #2
 8005072:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005074:	7dfb      	ldrb	r3, [r7, #23]
}
 8005076:	4618      	mov	r0, r3
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800507e:	b480      	push	{r7}
 8005080:	b085      	sub	sp, #20
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005086:	2300      	movs	r3, #0
 8005088:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b02      	cmp	r3, #2
 8005094:	d005      	beq.n	80050a2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2204      	movs	r2, #4
 800509a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	73fb      	strb	r3, [r7, #15]
 80050a0:	e037      	b.n	8005112 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f022 020e 	bic.w	r2, r2, #14
 80050b0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050c0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 0201 	bic.w	r2, r2, #1
 80050d0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d6:	f003 021f 	and.w	r2, r3, #31
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050de:	2101      	movs	r1, #1
 80050e0:	fa01 f202 	lsl.w	r2, r1, r2
 80050e4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80050ee:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00c      	beq.n	8005112 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005102:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005106:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005110:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005122:	7bfb      	ldrb	r3, [r7, #15]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3714      	adds	r7, #20
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005138:	2300      	movs	r3, #0
 800513a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b02      	cmp	r3, #2
 8005146:	d00d      	beq.n	8005164 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2204      	movs	r2, #4
 800514c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	73fb      	strb	r3, [r7, #15]
 8005162:	e047      	b.n	80051f4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 020e 	bic.w	r2, r2, #14
 8005172:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f022 0201 	bic.w	r2, r2, #1
 8005182:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800518e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005192:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005198:	f003 021f 	and.w	r2, r3, #31
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a0:	2101      	movs	r1, #1
 80051a2:	fa01 f202 	lsl.w	r2, r1, r2
 80051a6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80051b0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00c      	beq.n	80051d4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80051c8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80051d2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	4798      	blx	r3
    }
  }
  return status;
 80051f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}

080051fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b084      	sub	sp, #16
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800521a:	f003 031f 	and.w	r3, r3, #31
 800521e:	2204      	movs	r2, #4
 8005220:	409a      	lsls	r2, r3
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	4013      	ands	r3, r2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d026      	beq.n	8005278 <HAL_DMA_IRQHandler+0x7a>
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	f003 0304 	and.w	r3, r3, #4
 8005230:	2b00      	cmp	r3, #0
 8005232:	d021      	beq.n	8005278 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0320 	and.w	r3, r3, #32
 800523e:	2b00      	cmp	r3, #0
 8005240:	d107      	bne.n	8005252 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f022 0204 	bic.w	r2, r2, #4
 8005250:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005256:	f003 021f 	and.w	r2, r3, #31
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525e:	2104      	movs	r1, #4
 8005260:	fa01 f202 	lsl.w	r2, r1, r2
 8005264:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800526a:	2b00      	cmp	r3, #0
 800526c:	d071      	beq.n	8005352 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005276:	e06c      	b.n	8005352 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527c:	f003 031f 	and.w	r3, r3, #31
 8005280:	2202      	movs	r2, #2
 8005282:	409a      	lsls	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	4013      	ands	r3, r2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d02e      	beq.n	80052ea <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f003 0302 	and.w	r3, r3, #2
 8005292:	2b00      	cmp	r3, #0
 8005294:	d029      	beq.n	80052ea <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0320 	and.w	r3, r3, #32
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d10b      	bne.n	80052bc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f022 020a 	bic.w	r2, r2, #10
 80052b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c0:	f003 021f 	and.w	r2, r3, #31
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c8:	2102      	movs	r1, #2
 80052ca:	fa01 f202 	lsl.w	r2, r1, r2
 80052ce:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d038      	beq.n	8005352 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80052e8:	e033      	b.n	8005352 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ee:	f003 031f 	and.w	r3, r3, #31
 80052f2:	2208      	movs	r2, #8
 80052f4:	409a      	lsls	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4013      	ands	r3, r2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d02a      	beq.n	8005354 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f003 0308 	and.w	r3, r3, #8
 8005304:	2b00      	cmp	r3, #0
 8005306:	d025      	beq.n	8005354 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 020e 	bic.w	r2, r2, #14
 8005316:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531c:	f003 021f 	and.w	r2, r3, #31
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005324:	2101      	movs	r1, #1
 8005326:	fa01 f202 	lsl.w	r2, r1, r2
 800532a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005346:	2b00      	cmp	r3, #0
 8005348:	d004      	beq.n	8005354 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005352:	bf00      	nop
 8005354:	bf00      	nop
}
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800535c:	b480      	push	{r7}
 800535e:	b085      	sub	sp, #20
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
 8005368:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005372:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005378:	2b00      	cmp	r3, #0
 800537a:	d004      	beq.n	8005386 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005384:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800538a:	f003 021f 	and.w	r2, r3, #31
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005392:	2101      	movs	r1, #1
 8005394:	fa01 f202 	lsl.w	r2, r1, r2
 8005398:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	2b10      	cmp	r3, #16
 80053a8:	d108      	bne.n	80053bc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68ba      	ldr	r2, [r7, #8]
 80053b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80053ba:	e007      	b.n	80053cc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68ba      	ldr	r2, [r7, #8]
 80053c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	60da      	str	r2, [r3, #12]
}
 80053cc:	bf00      	nop
 80053ce:	3714      	adds	r7, #20
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053d8:	b480      	push	{r7}
 80053da:	b087      	sub	sp, #28
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	461a      	mov	r2, r3
 80053e6:	4b16      	ldr	r3, [pc, #88]	@ (8005440 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d802      	bhi.n	80053f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80053ec:	4b15      	ldr	r3, [pc, #84]	@ (8005444 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80053ee:	617b      	str	r3, [r7, #20]
 80053f0:	e001      	b.n	80053f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80053f2:	4b15      	ldr	r3, [pc, #84]	@ (8005448 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80053f4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	3b08      	subs	r3, #8
 8005402:	4a12      	ldr	r2, [pc, #72]	@ (800544c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005404:	fba2 2303 	umull	r2, r3, r2, r3
 8005408:	091b      	lsrs	r3, r3, #4
 800540a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005410:	089b      	lsrs	r3, r3, #2
 8005412:	009a      	lsls	r2, r3, #2
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	4413      	add	r3, r2
 8005418:	461a      	mov	r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a0b      	ldr	r2, [pc, #44]	@ (8005450 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005422:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f003 031f 	and.w	r3, r3, #31
 800542a:	2201      	movs	r2, #1
 800542c:	409a      	lsls	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005432:	bf00      	nop
 8005434:	371c      	adds	r7, #28
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	40020407 	.word	0x40020407
 8005444:	40020800 	.word	0x40020800
 8005448:	40020820 	.word	0x40020820
 800544c:	cccccccd 	.word	0xcccccccd
 8005450:	40020880 	.word	0x40020880

08005454 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	b2db      	uxtb	r3, r3
 8005462:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	4b0b      	ldr	r3, [pc, #44]	@ (8005494 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005468:	4413      	add	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	461a      	mov	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a08      	ldr	r2, [pc, #32]	@ (8005498 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005476:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	3b01      	subs	r3, #1
 800547c:	f003 031f 	and.w	r3, r3, #31
 8005480:	2201      	movs	r2, #1
 8005482:	409a      	lsls	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005488:	bf00      	nop
 800548a:	3714      	adds	r7, #20
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	1000823f 	.word	0x1000823f
 8005498:	40020940 	.word	0x40020940

0800549c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800549c:	b480      	push	{r7}
 800549e:	b087      	sub	sp, #28
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80054a6:	2300      	movs	r3, #0
 80054a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80054aa:	e15a      	b.n	8005762 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	2101      	movs	r1, #1
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	fa01 f303 	lsl.w	r3, r1, r3
 80054b8:	4013      	ands	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f000 814c 	beq.w	800575c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	f003 0303 	and.w	r3, r3, #3
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d005      	beq.n	80054dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d130      	bne.n	800553e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	005b      	lsls	r3, r3, #1
 80054e6:	2203      	movs	r2, #3
 80054e8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ec:	43db      	mvns	r3, r3
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4013      	ands	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	68da      	ldr	r2, [r3, #12]
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	005b      	lsls	r3, r3, #1
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	4313      	orrs	r3, r2
 8005504:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005512:	2201      	movs	r2, #1
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	fa02 f303 	lsl.w	r3, r2, r3
 800551a:	43db      	mvns	r3, r3
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4013      	ands	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	091b      	lsrs	r3, r3, #4
 8005528:	f003 0201 	and.w	r2, r3, #1
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f003 0303 	and.w	r3, r3, #3
 8005546:	2b03      	cmp	r3, #3
 8005548:	d017      	beq.n	800557a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	005b      	lsls	r3, r3, #1
 8005554:	2203      	movs	r2, #3
 8005556:	fa02 f303 	lsl.w	r3, r2, r3
 800555a:	43db      	mvns	r3, r3
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	4013      	ands	r3, r2
 8005560:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	689a      	ldr	r2, [r3, #8]
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	fa02 f303 	lsl.w	r3, r2, r3
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	4313      	orrs	r3, r2
 8005572:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	f003 0303 	and.w	r3, r3, #3
 8005582:	2b02      	cmp	r3, #2
 8005584:	d123      	bne.n	80055ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	08da      	lsrs	r2, r3, #3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	3208      	adds	r2, #8
 800558e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005592:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	f003 0307 	and.w	r3, r3, #7
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	220f      	movs	r2, #15
 800559e:	fa02 f303 	lsl.w	r3, r2, r3
 80055a2:	43db      	mvns	r3, r3
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4013      	ands	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	691a      	ldr	r2, [r3, #16]
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ba:	693a      	ldr	r2, [r7, #16]
 80055bc:	4313      	orrs	r3, r2
 80055be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	08da      	lsrs	r2, r3, #3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3208      	adds	r2, #8
 80055c8:	6939      	ldr	r1, [r7, #16]
 80055ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	2203      	movs	r2, #3
 80055da:	fa02 f303 	lsl.w	r3, r2, r3
 80055de:	43db      	mvns	r3, r3
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	4013      	ands	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f003 0203 	and.w	r2, r3, #3
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	005b      	lsls	r3, r3, #1
 80055f2:	fa02 f303 	lsl.w	r3, r2, r3
 80055f6:	693a      	ldr	r2, [r7, #16]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800560a:	2b00      	cmp	r3, #0
 800560c:	f000 80a6 	beq.w	800575c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005610:	4b5b      	ldr	r3, [pc, #364]	@ (8005780 <HAL_GPIO_Init+0x2e4>)
 8005612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005614:	4a5a      	ldr	r2, [pc, #360]	@ (8005780 <HAL_GPIO_Init+0x2e4>)
 8005616:	f043 0301 	orr.w	r3, r3, #1
 800561a:	6613      	str	r3, [r2, #96]	@ 0x60
 800561c:	4b58      	ldr	r3, [pc, #352]	@ (8005780 <HAL_GPIO_Init+0x2e4>)
 800561e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	60bb      	str	r3, [r7, #8]
 8005626:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005628:	4a56      	ldr	r2, [pc, #344]	@ (8005784 <HAL_GPIO_Init+0x2e8>)
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	089b      	lsrs	r3, r3, #2
 800562e:	3302      	adds	r3, #2
 8005630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005634:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	f003 0303 	and.w	r3, r3, #3
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	220f      	movs	r2, #15
 8005640:	fa02 f303 	lsl.w	r3, r2, r3
 8005644:	43db      	mvns	r3, r3
 8005646:	693a      	ldr	r2, [r7, #16]
 8005648:	4013      	ands	r3, r2
 800564a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005652:	d01f      	beq.n	8005694 <HAL_GPIO_Init+0x1f8>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a4c      	ldr	r2, [pc, #304]	@ (8005788 <HAL_GPIO_Init+0x2ec>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d019      	beq.n	8005690 <HAL_GPIO_Init+0x1f4>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a4b      	ldr	r2, [pc, #300]	@ (800578c <HAL_GPIO_Init+0x2f0>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d013      	beq.n	800568c <HAL_GPIO_Init+0x1f0>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a4a      	ldr	r2, [pc, #296]	@ (8005790 <HAL_GPIO_Init+0x2f4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d00d      	beq.n	8005688 <HAL_GPIO_Init+0x1ec>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a49      	ldr	r2, [pc, #292]	@ (8005794 <HAL_GPIO_Init+0x2f8>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d007      	beq.n	8005684 <HAL_GPIO_Init+0x1e8>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a48      	ldr	r2, [pc, #288]	@ (8005798 <HAL_GPIO_Init+0x2fc>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d101      	bne.n	8005680 <HAL_GPIO_Init+0x1e4>
 800567c:	2305      	movs	r3, #5
 800567e:	e00a      	b.n	8005696 <HAL_GPIO_Init+0x1fa>
 8005680:	2306      	movs	r3, #6
 8005682:	e008      	b.n	8005696 <HAL_GPIO_Init+0x1fa>
 8005684:	2304      	movs	r3, #4
 8005686:	e006      	b.n	8005696 <HAL_GPIO_Init+0x1fa>
 8005688:	2303      	movs	r3, #3
 800568a:	e004      	b.n	8005696 <HAL_GPIO_Init+0x1fa>
 800568c:	2302      	movs	r3, #2
 800568e:	e002      	b.n	8005696 <HAL_GPIO_Init+0x1fa>
 8005690:	2301      	movs	r3, #1
 8005692:	e000      	b.n	8005696 <HAL_GPIO_Init+0x1fa>
 8005694:	2300      	movs	r3, #0
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	f002 0203 	and.w	r2, r2, #3
 800569c:	0092      	lsls	r2, r2, #2
 800569e:	4093      	lsls	r3, r2
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80056a6:	4937      	ldr	r1, [pc, #220]	@ (8005784 <HAL_GPIO_Init+0x2e8>)
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	089b      	lsrs	r3, r3, #2
 80056ac:	3302      	adds	r3, #2
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80056b4:	4b39      	ldr	r3, [pc, #228]	@ (800579c <HAL_GPIO_Init+0x300>)
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	43db      	mvns	r3, r3
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4013      	ands	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80056d8:	4a30      	ldr	r2, [pc, #192]	@ (800579c <HAL_GPIO_Init+0x300>)
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80056de:	4b2f      	ldr	r3, [pc, #188]	@ (800579c <HAL_GPIO_Init+0x300>)
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	43db      	mvns	r3, r3
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	4013      	ands	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4313      	orrs	r3, r2
 8005700:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005702:	4a26      	ldr	r2, [pc, #152]	@ (800579c <HAL_GPIO_Init+0x300>)
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005708:	4b24      	ldr	r3, [pc, #144]	@ (800579c <HAL_GPIO_Init+0x300>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	43db      	mvns	r3, r3
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	4013      	ands	r3, r2
 8005716:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	4313      	orrs	r3, r2
 800572a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800572c:	4a1b      	ldr	r2, [pc, #108]	@ (800579c <HAL_GPIO_Init+0x300>)
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005732:	4b1a      	ldr	r3, [pc, #104]	@ (800579c <HAL_GPIO_Init+0x300>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	43db      	mvns	r3, r3
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	4013      	ands	r3, r2
 8005740:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d003      	beq.n	8005756 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4313      	orrs	r3, r2
 8005754:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005756:	4a11      	ldr	r2, [pc, #68]	@ (800579c <HAL_GPIO_Init+0x300>)
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	3301      	adds	r3, #1
 8005760:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	fa22 f303 	lsr.w	r3, r2, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	f47f ae9d 	bne.w	80054ac <HAL_GPIO_Init+0x10>
  }
}
 8005772:	bf00      	nop
 8005774:	bf00      	nop
 8005776:	371c      	adds	r7, #28
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	40021000 	.word	0x40021000
 8005784:	40010000 	.word	0x40010000
 8005788:	48000400 	.word	0x48000400
 800578c:	48000800 	.word	0x48000800
 8005790:	48000c00 	.word	0x48000c00
 8005794:	48001000 	.word	0x48001000
 8005798:	48001400 	.word	0x48001400
 800579c:	40010400 	.word	0x40010400

080057a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	460b      	mov	r3, r1
 80057aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	691a      	ldr	r2, [r3, #16]
 80057b0:	887b      	ldrh	r3, [r7, #2]
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d002      	beq.n	80057be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80057b8:	2301      	movs	r3, #1
 80057ba:	73fb      	strb	r3, [r7, #15]
 80057bc:	e001      	b.n	80057c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80057be:	2300      	movs	r3, #0
 80057c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	460b      	mov	r3, r1
 80057da:	807b      	strh	r3, [r7, #2]
 80057dc:	4613      	mov	r3, r2
 80057de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80057e0:	787b      	ldrb	r3, [r7, #1]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80057e6:	887a      	ldrh	r2, [r7, #2]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80057ec:	e002      	b.n	80057f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80057ee:	887a      	ldrh	r2, [r7, #2]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d101      	bne.n	8005812 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e08d      	b.n	800592e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d106      	bne.n	800582c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f7fc f928 	bl	8001a7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2224      	movs	r2, #36	@ 0x24
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f022 0201 	bic.w	r2, r2, #1
 8005842:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005850:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005860:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d107      	bne.n	800587a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	689a      	ldr	r2, [r3, #8]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005876:	609a      	str	r2, [r3, #8]
 8005878:	e006      	b.n	8005888 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005886:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	2b02      	cmp	r3, #2
 800588e:	d108      	bne.n	80058a2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	685a      	ldr	r2, [r3, #4]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800589e:	605a      	str	r2, [r3, #4]
 80058a0:	e007      	b.n	80058b2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058b0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	6812      	ldr	r2, [r2, #0]
 80058bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80058c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68da      	ldr	r2, [r3, #12]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	691a      	ldr	r2, [r3, #16]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	430a      	orrs	r2, r1
 80058ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	69d9      	ldr	r1, [r3, #28]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a1a      	ldr	r2, [r3, #32]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	430a      	orrs	r2, r1
 80058fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f042 0201 	orr.w	r2, r2, #1
 800590e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2220      	movs	r2, #32
 800591a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3708      	adds	r7, #8
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b088      	sub	sp, #32
 800593c:	af02      	add	r7, sp, #8
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	607a      	str	r2, [r7, #4]
 8005942:	461a      	mov	r2, r3
 8005944:	460b      	mov	r3, r1
 8005946:	817b      	strh	r3, [r7, #10]
 8005948:	4613      	mov	r3, r2
 800594a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b20      	cmp	r3, #32
 8005956:	f040 80fd 	bne.w	8005b54 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005960:	2b01      	cmp	r3, #1
 8005962:	d101      	bne.n	8005968 <HAL_I2C_Master_Transmit+0x30>
 8005964:	2302      	movs	r3, #2
 8005966:	e0f6      	b.n	8005b56 <HAL_I2C_Master_Transmit+0x21e>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005970:	f7fd fc1c 	bl	80031ac <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	9300      	str	r3, [sp, #0]
 800597a:	2319      	movs	r3, #25
 800597c:	2201      	movs	r2, #1
 800597e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005982:	68f8      	ldr	r0, [r7, #12]
 8005984:	f000 fce0 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e0e1      	b.n	8005b56 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2221      	movs	r2, #33	@ 0x21
 8005996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2210      	movs	r2, #16
 800599e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	893a      	ldrh	r2, [r7, #8]
 80059b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2bff      	cmp	r3, #255	@ 0xff
 80059c2:	d906      	bls.n	80059d2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	22ff      	movs	r2, #255	@ 0xff
 80059c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80059ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059ce:	617b      	str	r3, [r7, #20]
 80059d0:	e007      	b.n	80059e2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80059dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80059e0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d024      	beq.n	8005a34 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ee:	781a      	ldrb	r2, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fa:	1c5a      	adds	r2, r3, #1
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	3b01      	subs	r3, #1
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a12:	3b01      	subs	r3, #1
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	3301      	adds	r3, #1
 8005a22:	b2da      	uxtb	r2, r3
 8005a24:	8979      	ldrh	r1, [r7, #10]
 8005a26:	4b4e      	ldr	r3, [pc, #312]	@ (8005b60 <HAL_I2C_Master_Transmit+0x228>)
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 fedb 	bl	80067e8 <I2C_TransferConfig>
 8005a32:	e066      	b.n	8005b02 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a38:	b2da      	uxtb	r2, r3
 8005a3a:	8979      	ldrh	r1, [r7, #10]
 8005a3c:	4b48      	ldr	r3, [pc, #288]	@ (8005b60 <HAL_I2C_Master_Transmit+0x228>)
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f000 fed0 	bl	80067e8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005a48:	e05b      	b.n	8005b02 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	6a39      	ldr	r1, [r7, #32]
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 fcd3 	bl	80063fa <I2C_WaitOnTXISFlagUntilTimeout>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e07b      	b.n	8005b56 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a62:	781a      	ldrb	r2, [r3, #0]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6e:	1c5a      	adds	r2, r3, #1
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a86:	3b01      	subs	r3, #1
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d034      	beq.n	8005b02 <HAL_I2C_Master_Transmit+0x1ca>
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d130      	bne.n	8005b02 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	9300      	str	r3, [sp, #0]
 8005aa4:	6a3b      	ldr	r3, [r7, #32]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	2180      	movs	r1, #128	@ 0x80
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 fc4c 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e04d      	b.n	8005b56 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	2bff      	cmp	r3, #255	@ 0xff
 8005ac2:	d90e      	bls.n	8005ae2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	22ff      	movs	r2, #255	@ 0xff
 8005ac8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ace:	b2da      	uxtb	r2, r3
 8005ad0:	8979      	ldrh	r1, [r7, #10]
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	9300      	str	r3, [sp, #0]
 8005ad6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f000 fe84 	bl	80067e8 <I2C_TransferConfig>
 8005ae0:	e00f      	b.n	8005b02 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	8979      	ldrh	r1, [r7, #10]
 8005af4:	2300      	movs	r3, #0
 8005af6:	9300      	str	r3, [sp, #0]
 8005af8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 fe73 	bl	80067e8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d19e      	bne.n	8005a4a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	6a39      	ldr	r1, [r7, #32]
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f000 fcb9 	bl	8006488 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e01a      	b.n	8005b56 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2220      	movs	r2, #32
 8005b26:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6859      	ldr	r1, [r3, #4]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	4b0c      	ldr	r3, [pc, #48]	@ (8005b64 <HAL_I2C_Master_Transmit+0x22c>)
 8005b34:	400b      	ands	r3, r1
 8005b36:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005b50:	2300      	movs	r3, #0
 8005b52:	e000      	b.n	8005b56 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005b54:	2302      	movs	r3, #2
  }
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3718      	adds	r7, #24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	80002000 	.word	0x80002000
 8005b64:	fe00e800 	.word	0xfe00e800

08005b68 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b088      	sub	sp, #32
 8005b6c:	af02      	add	r7, sp, #8
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	607a      	str	r2, [r7, #4]
 8005b72:	461a      	mov	r2, r3
 8005b74:	460b      	mov	r3, r1
 8005b76:	817b      	strh	r3, [r7, #10]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b20      	cmp	r3, #32
 8005b86:	f040 80db 	bne.w	8005d40 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_I2C_Master_Receive+0x30>
 8005b94:	2302      	movs	r3, #2
 8005b96:	e0d4      	b.n	8005d42 <HAL_I2C_Master_Receive+0x1da>
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ba0:	f7fd fb04 	bl	80031ac <HAL_GetTick>
 8005ba4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	2319      	movs	r3, #25
 8005bac:	2201      	movs	r2, #1
 8005bae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005bb2:	68f8      	ldr	r0, [r7, #12]
 8005bb4:	f000 fbc8 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d001      	beq.n	8005bc2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e0bf      	b.n	8005d42 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2222      	movs	r2, #34	@ 0x22
 8005bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2210      	movs	r2, #16
 8005bce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	893a      	ldrh	r2, [r7, #8]
 8005be2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	2bff      	cmp	r3, #255	@ 0xff
 8005bf2:	d90e      	bls.n	8005c12 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	22ff      	movs	r2, #255	@ 0xff
 8005bf8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bfe:	b2da      	uxtb	r2, r3
 8005c00:	8979      	ldrh	r1, [r7, #10]
 8005c02:	4b52      	ldr	r3, [pc, #328]	@ (8005d4c <HAL_I2C_Master_Receive+0x1e4>)
 8005c04:	9300      	str	r3, [sp, #0]
 8005c06:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 fdec 	bl	80067e8 <I2C_TransferConfig>
 8005c10:	e06d      	b.n	8005cee <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	8979      	ldrh	r1, [r7, #10]
 8005c24:	4b49      	ldr	r3, [pc, #292]	@ (8005d4c <HAL_I2C_Master_Receive+0x1e4>)
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c2c:	68f8      	ldr	r0, [r7, #12]
 8005c2e:	f000 fddb 	bl	80067e8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005c32:	e05c      	b.n	8005cee <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	6a39      	ldr	r1, [r7, #32]
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 fc69 	bl	8006510 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d001      	beq.n	8005c48 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e07c      	b.n	8005d42 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c52:	b2d2      	uxtb	r2, r2
 8005c54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c64:	3b01      	subs	r3, #1
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	3b01      	subs	r3, #1
 8005c74:	b29a      	uxth	r2, r3
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d034      	beq.n	8005cee <HAL_I2C_Master_Receive+0x186>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d130      	bne.n	8005cee <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	9300      	str	r3, [sp, #0]
 8005c90:	6a3b      	ldr	r3, [r7, #32]
 8005c92:	2200      	movs	r2, #0
 8005c94:	2180      	movs	r1, #128	@ 0x80
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 fb56 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d001      	beq.n	8005ca6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e04d      	b.n	8005d42 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	2bff      	cmp	r3, #255	@ 0xff
 8005cae:	d90e      	bls.n	8005cce <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	22ff      	movs	r2, #255	@ 0xff
 8005cb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	8979      	ldrh	r1, [r7, #10]
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cc6:	68f8      	ldr	r0, [r7, #12]
 8005cc8:	f000 fd8e 	bl	80067e8 <I2C_TransferConfig>
 8005ccc:	e00f      	b.n	8005cee <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cdc:	b2da      	uxtb	r2, r3
 8005cde:	8979      	ldrh	r1, [r7, #10]
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 fd7d 	bl	80067e8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d19d      	bne.n	8005c34 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	6a39      	ldr	r1, [r7, #32]
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 fbc3 	bl	8006488 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d001      	beq.n	8005d0c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e01a      	b.n	8005d42 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2220      	movs	r2, #32
 8005d12:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	6859      	ldr	r1, [r3, #4]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d50 <HAL_I2C_Master_Receive+0x1e8>)
 8005d20:	400b      	ands	r3, r1
 8005d22:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2220      	movs	r2, #32
 8005d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	e000      	b.n	8005d42 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005d40:	2302      	movs	r3, #2
  }
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	80002400 	.word	0x80002400
 8005d50:	fe00e800 	.word	0xfe00e800

08005d54 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af02      	add	r7, sp, #8
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	4608      	mov	r0, r1
 8005d5e:	4611      	mov	r1, r2
 8005d60:	461a      	mov	r2, r3
 8005d62:	4603      	mov	r3, r0
 8005d64:	817b      	strh	r3, [r7, #10]
 8005d66:	460b      	mov	r3, r1
 8005d68:	813b      	strh	r3, [r7, #8]
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	2b20      	cmp	r3, #32
 8005d78:	f040 80f9 	bne.w	8005f6e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d002      	beq.n	8005d88 <HAL_I2C_Mem_Write+0x34>
 8005d82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d105      	bne.n	8005d94 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d8e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e0ed      	b.n	8005f70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d101      	bne.n	8005da2 <HAL_I2C_Mem_Write+0x4e>
 8005d9e:	2302      	movs	r3, #2
 8005da0:	e0e6      	b.n	8005f70 <HAL_I2C_Mem_Write+0x21c>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005daa:	f7fd f9ff 	bl	80031ac <HAL_GetTick>
 8005dae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	2319      	movs	r3, #25
 8005db6:	2201      	movs	r2, #1
 8005db8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 fac3 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e0d1      	b.n	8005f70 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2221      	movs	r2, #33	@ 0x21
 8005dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2240      	movs	r2, #64	@ 0x40
 8005dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6a3a      	ldr	r2, [r7, #32]
 8005de6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005dec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005df4:	88f8      	ldrh	r0, [r7, #6]
 8005df6:	893a      	ldrh	r2, [r7, #8]
 8005df8:	8979      	ldrh	r1, [r7, #10]
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	9301      	str	r3, [sp, #4]
 8005dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e00:	9300      	str	r3, [sp, #0]
 8005e02:	4603      	mov	r3, r0
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f000 f9d3 	bl	80061b0 <I2C_RequestMemoryWrite>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d005      	beq.n	8005e1c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e0a9      	b.n	8005f70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	2bff      	cmp	r3, #255	@ 0xff
 8005e24:	d90e      	bls.n	8005e44 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	22ff      	movs	r2, #255	@ 0xff
 8005e2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e30:	b2da      	uxtb	r2, r3
 8005e32:	8979      	ldrh	r1, [r7, #10]
 8005e34:	2300      	movs	r3, #0
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 fcd3 	bl	80067e8 <I2C_TransferConfig>
 8005e42:	e00f      	b.n	8005e64 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e48:	b29a      	uxth	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e52:	b2da      	uxtb	r2, r3
 8005e54:	8979      	ldrh	r1, [r7, #10]
 8005e56:	2300      	movs	r3, #0
 8005e58:	9300      	str	r3, [sp, #0]
 8005e5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f000 fcc2 	bl	80067e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 fac6 	bl	80063fa <I2C_WaitOnTXISFlagUntilTimeout>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d001      	beq.n	8005e78 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e07b      	b.n	8005f70 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7c:	781a      	ldrb	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e88:	1c5a      	adds	r2, r3, #1
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	3b01      	subs	r3, #1
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d034      	beq.n	8005f1c <HAL_I2C_Mem_Write+0x1c8>
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d130      	bne.n	8005f1c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	9300      	str	r3, [sp, #0]
 8005ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	2180      	movs	r1, #128	@ 0x80
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 fa3f 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e04d      	b.n	8005f70 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	2bff      	cmp	r3, #255	@ 0xff
 8005edc:	d90e      	bls.n	8005efc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	22ff      	movs	r2, #255	@ 0xff
 8005ee2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ee8:	b2da      	uxtb	r2, r3
 8005eea:	8979      	ldrh	r1, [r7, #10]
 8005eec:	2300      	movs	r3, #0
 8005eee:	9300      	str	r3, [sp, #0]
 8005ef0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f000 fc77 	bl	80067e8 <I2C_TransferConfig>
 8005efa:	e00f      	b.n	8005f1c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	8979      	ldrh	r1, [r7, #10]
 8005f0e:	2300      	movs	r3, #0
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f000 fc66 	bl	80067e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d19e      	bne.n	8005e64 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f000 faac 	bl	8006488 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e01a      	b.n	8005f70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2220      	movs	r2, #32
 8005f40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	6859      	ldr	r1, [r3, #4]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f78 <HAL_I2C_Mem_Write+0x224>)
 8005f4e:	400b      	ands	r3, r1
 8005f50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	e000      	b.n	8005f70 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005f6e:	2302      	movs	r3, #2
  }
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3718      	adds	r7, #24
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	fe00e800 	.word	0xfe00e800

08005f7c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b088      	sub	sp, #32
 8005f80:	af02      	add	r7, sp, #8
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	4608      	mov	r0, r1
 8005f86:	4611      	mov	r1, r2
 8005f88:	461a      	mov	r2, r3
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	817b      	strh	r3, [r7, #10]
 8005f8e:	460b      	mov	r3, r1
 8005f90:	813b      	strh	r3, [r7, #8]
 8005f92:	4613      	mov	r3, r2
 8005f94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	2b20      	cmp	r3, #32
 8005fa0:	f040 80fd 	bne.w	800619e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d002      	beq.n	8005fb0 <HAL_I2C_Mem_Read+0x34>
 8005faa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d105      	bne.n	8005fbc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fb6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e0f1      	b.n	80061a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d101      	bne.n	8005fca <HAL_I2C_Mem_Read+0x4e>
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	e0ea      	b.n	80061a0 <HAL_I2C_Mem_Read+0x224>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005fd2:	f7fd f8eb 	bl	80031ac <HAL_GetTick>
 8005fd6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	9300      	str	r3, [sp, #0]
 8005fdc:	2319      	movs	r3, #25
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 f9af 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d001      	beq.n	8005ff4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e0d5      	b.n	80061a0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2222      	movs	r2, #34	@ 0x22
 8005ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2240      	movs	r2, #64	@ 0x40
 8006000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2200      	movs	r2, #0
 8006008:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6a3a      	ldr	r2, [r7, #32]
 800600e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006014:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800601c:	88f8      	ldrh	r0, [r7, #6]
 800601e:	893a      	ldrh	r2, [r7, #8]
 8006020:	8979      	ldrh	r1, [r7, #10]
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	9301      	str	r3, [sp, #4]
 8006026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	4603      	mov	r3, r0
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f000 f913 	bl	8006258 <I2C_RequestMemoryRead>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d005      	beq.n	8006044 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e0ad      	b.n	80061a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006048:	b29b      	uxth	r3, r3
 800604a:	2bff      	cmp	r3, #255	@ 0xff
 800604c:	d90e      	bls.n	800606c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	22ff      	movs	r2, #255	@ 0xff
 8006052:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006058:	b2da      	uxtb	r2, r3
 800605a:	8979      	ldrh	r1, [r7, #10]
 800605c:	4b52      	ldr	r3, [pc, #328]	@ (80061a8 <HAL_I2C_Mem_Read+0x22c>)
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f000 fbbf 	bl	80067e8 <I2C_TransferConfig>
 800606a:	e00f      	b.n	800608c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006070:	b29a      	uxth	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800607a:	b2da      	uxtb	r2, r3
 800607c:	8979      	ldrh	r1, [r7, #10]
 800607e:	4b4a      	ldr	r3, [pc, #296]	@ (80061a8 <HAL_I2C_Mem_Read+0x22c>)
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 fbae 	bl	80067e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	9300      	str	r3, [sp, #0]
 8006090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006092:	2200      	movs	r2, #0
 8006094:	2104      	movs	r1, #4
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f000 f956 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d001      	beq.n	80060a6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e07c      	b.n	80061a0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b0:	b2d2      	uxtb	r2, r2
 80060b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b8:	1c5a      	adds	r2, r3, #1
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060c2:	3b01      	subs	r3, #1
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	3b01      	subs	r3, #1
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d034      	beq.n	800614c <HAL_I2C_Mem_Read+0x1d0>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d130      	bne.n	800614c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f0:	2200      	movs	r2, #0
 80060f2:	2180      	movs	r1, #128	@ 0x80
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f000 f927 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d001      	beq.n	8006104 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e04d      	b.n	80061a0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006108:	b29b      	uxth	r3, r3
 800610a:	2bff      	cmp	r3, #255	@ 0xff
 800610c:	d90e      	bls.n	800612c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	22ff      	movs	r2, #255	@ 0xff
 8006112:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006118:	b2da      	uxtb	r2, r3
 800611a:	8979      	ldrh	r1, [r7, #10]
 800611c:	2300      	movs	r3, #0
 800611e:	9300      	str	r3, [sp, #0]
 8006120:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f000 fb5f 	bl	80067e8 <I2C_TransferConfig>
 800612a:	e00f      	b.n	800614c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006130:	b29a      	uxth	r2, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800613a:	b2da      	uxtb	r2, r3
 800613c:	8979      	ldrh	r1, [r7, #10]
 800613e:	2300      	movs	r3, #0
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006146:	68f8      	ldr	r0, [r7, #12]
 8006148:	f000 fb4e 	bl	80067e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006150:	b29b      	uxth	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d19a      	bne.n	800608c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f000 f994 	bl	8006488 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d001      	beq.n	800616a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e01a      	b.n	80061a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2220      	movs	r2, #32
 8006170:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	6859      	ldr	r1, [r3, #4]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	4b0b      	ldr	r3, [pc, #44]	@ (80061ac <HAL_I2C_Mem_Read+0x230>)
 800617e:	400b      	ands	r3, r1
 8006180:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2220      	movs	r2, #32
 8006186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	e000      	b.n	80061a0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800619e:	2302      	movs	r3, #2
  }
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3718      	adds	r7, #24
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	80002400 	.word	0x80002400
 80061ac:	fe00e800 	.word	0xfe00e800

080061b0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af02      	add	r7, sp, #8
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	4608      	mov	r0, r1
 80061ba:	4611      	mov	r1, r2
 80061bc:	461a      	mov	r2, r3
 80061be:	4603      	mov	r3, r0
 80061c0:	817b      	strh	r3, [r7, #10]
 80061c2:	460b      	mov	r3, r1
 80061c4:	813b      	strh	r3, [r7, #8]
 80061c6:	4613      	mov	r3, r2
 80061c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80061ca:	88fb      	ldrh	r3, [r7, #6]
 80061cc:	b2da      	uxtb	r2, r3
 80061ce:	8979      	ldrh	r1, [r7, #10]
 80061d0:	4b20      	ldr	r3, [pc, #128]	@ (8006254 <I2C_RequestMemoryWrite+0xa4>)
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80061d8:	68f8      	ldr	r0, [r7, #12]
 80061da:	f000 fb05 	bl	80067e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061de:	69fa      	ldr	r2, [r7, #28]
 80061e0:	69b9      	ldr	r1, [r7, #24]
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f000 f909 	bl	80063fa <I2C_WaitOnTXISFlagUntilTimeout>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d001      	beq.n	80061f2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e02c      	b.n	800624c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061f2:	88fb      	ldrh	r3, [r7, #6]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d105      	bne.n	8006204 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80061f8:	893b      	ldrh	r3, [r7, #8]
 80061fa:	b2da      	uxtb	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	629a      	str	r2, [r3, #40]	@ 0x28
 8006202:	e015      	b.n	8006230 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006204:	893b      	ldrh	r3, [r7, #8]
 8006206:	0a1b      	lsrs	r3, r3, #8
 8006208:	b29b      	uxth	r3, r3
 800620a:	b2da      	uxtb	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006212:	69fa      	ldr	r2, [r7, #28]
 8006214:	69b9      	ldr	r1, [r7, #24]
 8006216:	68f8      	ldr	r0, [r7, #12]
 8006218:	f000 f8ef 	bl	80063fa <I2C_WaitOnTXISFlagUntilTimeout>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d001      	beq.n	8006226 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e012      	b.n	800624c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006226:	893b      	ldrh	r3, [r7, #8]
 8006228:	b2da      	uxtb	r2, r3
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	2200      	movs	r2, #0
 8006238:	2180      	movs	r1, #128	@ 0x80
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f000 f884 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d001      	beq.n	800624a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e000      	b.n	800624c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}
 8006254:	80002000 	.word	0x80002000

08006258 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b086      	sub	sp, #24
 800625c:	af02      	add	r7, sp, #8
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	4608      	mov	r0, r1
 8006262:	4611      	mov	r1, r2
 8006264:	461a      	mov	r2, r3
 8006266:	4603      	mov	r3, r0
 8006268:	817b      	strh	r3, [r7, #10]
 800626a:	460b      	mov	r3, r1
 800626c:	813b      	strh	r3, [r7, #8]
 800626e:	4613      	mov	r3, r2
 8006270:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006272:	88fb      	ldrh	r3, [r7, #6]
 8006274:	b2da      	uxtb	r2, r3
 8006276:	8979      	ldrh	r1, [r7, #10]
 8006278:	4b20      	ldr	r3, [pc, #128]	@ (80062fc <I2C_RequestMemoryRead+0xa4>)
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	2300      	movs	r3, #0
 800627e:	68f8      	ldr	r0, [r7, #12]
 8006280:	f000 fab2 	bl	80067e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006284:	69fa      	ldr	r2, [r7, #28]
 8006286:	69b9      	ldr	r1, [r7, #24]
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 f8b6 	bl	80063fa <I2C_WaitOnTXISFlagUntilTimeout>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d001      	beq.n	8006298 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e02c      	b.n	80062f2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006298:	88fb      	ldrh	r3, [r7, #6]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d105      	bne.n	80062aa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800629e:	893b      	ldrh	r3, [r7, #8]
 80062a0:	b2da      	uxtb	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80062a8:	e015      	b.n	80062d6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80062aa:	893b      	ldrh	r3, [r7, #8]
 80062ac:	0a1b      	lsrs	r3, r3, #8
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	b2da      	uxtb	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062b8:	69fa      	ldr	r2, [r7, #28]
 80062ba:	69b9      	ldr	r1, [r7, #24]
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 f89c 	bl	80063fa <I2C_WaitOnTXISFlagUntilTimeout>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d001      	beq.n	80062cc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e012      	b.n	80062f2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062cc:	893b      	ldrh	r3, [r7, #8]
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	2200      	movs	r2, #0
 80062de:	2140      	movs	r1, #64	@ 0x40
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f000 f831 	bl	8006348 <I2C_WaitOnFlagUntilTimeout>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d001      	beq.n	80062f0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e000      	b.n	80062f2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3710      	adds	r7, #16
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	80002000 	.word	0x80002000

08006300 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	2b02      	cmp	r3, #2
 8006314:	d103      	bne.n	800631e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2200      	movs	r2, #0
 800631c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	f003 0301 	and.w	r3, r3, #1
 8006328:	2b01      	cmp	r3, #1
 800632a:	d007      	beq.n	800633c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	699a      	ldr	r2, [r3, #24]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0201 	orr.w	r2, r2, #1
 800633a:	619a      	str	r2, [r3, #24]
  }
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	603b      	str	r3, [r7, #0]
 8006354:	4613      	mov	r3, r2
 8006356:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006358:	e03b      	b.n	80063d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800635a:	69ba      	ldr	r2, [r7, #24]
 800635c:	6839      	ldr	r1, [r7, #0]
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f000 f962 	bl	8006628 <I2C_IsErrorOccurred>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e041      	b.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006374:	d02d      	beq.n	80063d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006376:	f7fc ff19 	bl	80031ac <HAL_GetTick>
 800637a:	4602      	mov	r2, r0
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	683a      	ldr	r2, [r7, #0]
 8006382:	429a      	cmp	r2, r3
 8006384:	d302      	bcc.n	800638c <I2C_WaitOnFlagUntilTimeout+0x44>
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d122      	bne.n	80063d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	4013      	ands	r3, r2
 8006396:	68ba      	ldr	r2, [r7, #8]
 8006398:	429a      	cmp	r2, r3
 800639a:	bf0c      	ite	eq
 800639c:	2301      	moveq	r3, #1
 800639e:	2300      	movne	r3, #0
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	461a      	mov	r2, r3
 80063a4:	79fb      	ldrb	r3, [r7, #7]
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d113      	bne.n	80063d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ae:	f043 0220 	orr.w	r2, r3, #32
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2220      	movs	r2, #32
 80063ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e00f      	b.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	699a      	ldr	r2, [r3, #24]
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	4013      	ands	r3, r2
 80063dc:	68ba      	ldr	r2, [r7, #8]
 80063de:	429a      	cmp	r2, r3
 80063e0:	bf0c      	ite	eq
 80063e2:	2301      	moveq	r3, #1
 80063e4:	2300      	movne	r3, #0
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	461a      	mov	r2, r3
 80063ea:	79fb      	ldrb	r3, [r7, #7]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d0b4      	beq.n	800635a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b084      	sub	sp, #16
 80063fe:	af00      	add	r7, sp, #0
 8006400:	60f8      	str	r0, [r7, #12]
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006406:	e033      	b.n	8006470 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	68b9      	ldr	r1, [r7, #8]
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	f000 f90b 	bl	8006628 <I2C_IsErrorOccurred>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e031      	b.n	8006480 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006422:	d025      	beq.n	8006470 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006424:	f7fc fec2 	bl	80031ac <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	429a      	cmp	r2, r3
 8006432:	d302      	bcc.n	800643a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d11a      	bne.n	8006470 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b02      	cmp	r3, #2
 8006446:	d013      	beq.n	8006470 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644c:	f043 0220 	orr.w	r2, r3, #32
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2220      	movs	r2, #32
 8006458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e007      	b.n	8006480 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	2b02      	cmp	r3, #2
 800647c:	d1c4      	bne.n	8006408 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800647e:	2300      	movs	r3, #0
}
 8006480:	4618      	mov	r0, r3
 8006482:	3710      	adds	r7, #16
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006494:	e02f      	b.n	80064f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	68b9      	ldr	r1, [r7, #8]
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f000 f8c4 	bl	8006628 <I2C_IsErrorOccurred>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e02d      	b.n	8006506 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064aa:	f7fc fe7f 	bl	80031ac <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	68ba      	ldr	r2, [r7, #8]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d302      	bcc.n	80064c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d11a      	bne.n	80064f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	f003 0320 	and.w	r3, r3, #32
 80064ca:	2b20      	cmp	r3, #32
 80064cc:	d013      	beq.n	80064f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064d2:	f043 0220 	orr.w	r2, r3, #32
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2220      	movs	r2, #32
 80064de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e007      	b.n	8006506 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	699b      	ldr	r3, [r3, #24]
 80064fc:	f003 0320 	and.w	r3, r3, #32
 8006500:	2b20      	cmp	r3, #32
 8006502:	d1c8      	bne.n	8006496 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
	...

08006510 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b086      	sub	sp, #24
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006520:	e071      	b.n	8006606 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	68b9      	ldr	r1, [r7, #8]
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f000 f87e 	bl	8006628 <I2C_IsErrorOccurred>
 800652c:	4603      	mov	r3, r0
 800652e:	2b00      	cmp	r3, #0
 8006530:	d001      	beq.n	8006536 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	699b      	ldr	r3, [r3, #24]
 800653c:	f003 0320 	and.w	r3, r3, #32
 8006540:	2b20      	cmp	r3, #32
 8006542:	d13b      	bne.n	80065bc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006544:	7dfb      	ldrb	r3, [r7, #23]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d138      	bne.n	80065bc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	f003 0304 	and.w	r3, r3, #4
 8006554:	2b04      	cmp	r3, #4
 8006556:	d105      	bne.n	8006564 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006560:	2300      	movs	r3, #0
 8006562:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	f003 0310 	and.w	r3, r3, #16
 800656e:	2b10      	cmp	r3, #16
 8006570:	d121      	bne.n	80065b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2210      	movs	r2, #16
 8006578:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2204      	movs	r2, #4
 800657e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2220      	movs	r2, #32
 8006586:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	6859      	ldr	r1, [r3, #4]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	4b24      	ldr	r3, [pc, #144]	@ (8006624 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8006594:	400b      	ands	r3, r1
 8006596:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2220      	movs	r2, #32
 800659c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	75fb      	strb	r3, [r7, #23]
 80065b4:	e002      	b.n	80065bc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80065bc:	f7fc fdf6 	bl	80031ac <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	68ba      	ldr	r2, [r7, #8]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d302      	bcc.n	80065d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d119      	bne.n	8006606 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80065d2:	7dfb      	ldrb	r3, [r7, #23]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d116      	bne.n	8006606 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	f003 0304 	and.w	r3, r3, #4
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	d00f      	beq.n	8006606 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ea:	f043 0220 	orr.w	r2, r3, #32
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2220      	movs	r2, #32
 80065f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	699b      	ldr	r3, [r3, #24]
 800660c:	f003 0304 	and.w	r3, r3, #4
 8006610:	2b04      	cmp	r3, #4
 8006612:	d002      	beq.n	800661a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8006614:	7dfb      	ldrb	r3, [r7, #23]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d083      	beq.n	8006522 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800661a:	7dfb      	ldrb	r3, [r7, #23]
}
 800661c:	4618      	mov	r0, r3
 800661e:	3718      	adds	r7, #24
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	fe00e800 	.word	0xfe00e800

08006628 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b08a      	sub	sp, #40	@ 0x28
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006634:	2300      	movs	r3, #0
 8006636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006642:	2300      	movs	r3, #0
 8006644:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	f003 0310 	and.w	r3, r3, #16
 8006650:	2b00      	cmp	r3, #0
 8006652:	d068      	beq.n	8006726 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2210      	movs	r2, #16
 800665a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800665c:	e049      	b.n	80066f2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006664:	d045      	beq.n	80066f2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006666:	f7fc fda1 	bl	80031ac <HAL_GetTick>
 800666a:	4602      	mov	r2, r0
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	68ba      	ldr	r2, [r7, #8]
 8006672:	429a      	cmp	r2, r3
 8006674:	d302      	bcc.n	800667c <I2C_IsErrorOccurred+0x54>
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d13a      	bne.n	80066f2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006686:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800668e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800669a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800669e:	d121      	bne.n	80066e4 <I2C_IsErrorOccurred+0xbc>
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066a6:	d01d      	beq.n	80066e4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80066a8:	7cfb      	ldrb	r3, [r7, #19]
 80066aa:	2b20      	cmp	r3, #32
 80066ac:	d01a      	beq.n	80066e4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	685a      	ldr	r2, [r3, #4]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066bc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80066be:	f7fc fd75 	bl	80031ac <HAL_GetTick>
 80066c2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066c4:	e00e      	b.n	80066e4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80066c6:	f7fc fd71 	bl	80031ac <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	2b19      	cmp	r3, #25
 80066d2:	d907      	bls.n	80066e4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	f043 0320 	orr.w	r3, r3, #32
 80066da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80066e2:	e006      	b.n	80066f2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	f003 0320 	and.w	r3, r3, #32
 80066ee:	2b20      	cmp	r3, #32
 80066f0:	d1e9      	bne.n	80066c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	699b      	ldr	r3, [r3, #24]
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b20      	cmp	r3, #32
 80066fe:	d003      	beq.n	8006708 <I2C_IsErrorOccurred+0xe0>
 8006700:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006704:	2b00      	cmp	r3, #0
 8006706:	d0aa      	beq.n	800665e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006708:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800670c:	2b00      	cmp	r3, #0
 800670e:	d103      	bne.n	8006718 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2220      	movs	r2, #32
 8006716:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	f043 0304 	orr.w	r3, r3, #4
 800671e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00b      	beq.n	8006750 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	f043 0301 	orr.w	r3, r3, #1
 800673e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006748:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00b      	beq.n	8006772 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800675a:	6a3b      	ldr	r3, [r7, #32]
 800675c:	f043 0308 	orr.w	r3, r3, #8
 8006760:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800676a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00b      	beq.n	8006794 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800677c:	6a3b      	ldr	r3, [r7, #32]
 800677e:	f043 0302 	orr.w	r3, r3, #2
 8006782:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800678c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006794:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006798:	2b00      	cmp	r3, #0
 800679a:	d01c      	beq.n	80067d6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800679c:	68f8      	ldr	r0, [r7, #12]
 800679e:	f7ff fdaf 	bl	8006300 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6859      	ldr	r1, [r3, #4]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	4b0d      	ldr	r3, [pc, #52]	@ (80067e4 <I2C_IsErrorOccurred+0x1bc>)
 80067ae:	400b      	ands	r3, r1
 80067b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067b6:	6a3b      	ldr	r3, [r7, #32]
 80067b8:	431a      	orrs	r2, r3
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2220      	movs	r2, #32
 80067c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80067d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3728      	adds	r7, #40	@ 0x28
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	fe00e800 	.word	0xfe00e800

080067e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b087      	sub	sp, #28
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	607b      	str	r3, [r7, #4]
 80067f2:	460b      	mov	r3, r1
 80067f4:	817b      	strh	r3, [r7, #10]
 80067f6:	4613      	mov	r3, r2
 80067f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80067fa:	897b      	ldrh	r3, [r7, #10]
 80067fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006800:	7a7b      	ldrb	r3, [r7, #9]
 8006802:	041b      	lsls	r3, r3, #16
 8006804:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006808:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	4313      	orrs	r3, r2
 8006812:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006816:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	685a      	ldr	r2, [r3, #4]
 800681e:	6a3b      	ldr	r3, [r7, #32]
 8006820:	0d5b      	lsrs	r3, r3, #21
 8006822:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006826:	4b08      	ldr	r3, [pc, #32]	@ (8006848 <I2C_TransferConfig+0x60>)
 8006828:	430b      	orrs	r3, r1
 800682a:	43db      	mvns	r3, r3
 800682c:	ea02 0103 	and.w	r1, r2, r3
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	697a      	ldr	r2, [r7, #20]
 8006836:	430a      	orrs	r2, r1
 8006838:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800683a:	bf00      	nop
 800683c:	371c      	adds	r7, #28
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	03ff63ff 	.word	0x03ff63ff

0800684c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800685c:	b2db      	uxtb	r3, r3
 800685e:	2b20      	cmp	r3, #32
 8006860:	d138      	bne.n	80068d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006868:	2b01      	cmp	r3, #1
 800686a:	d101      	bne.n	8006870 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800686c:	2302      	movs	r3, #2
 800686e:	e032      	b.n	80068d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2224      	movs	r2, #36	@ 0x24
 800687c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 0201 	bic.w	r2, r2, #1
 800688e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800689e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	6819      	ldr	r1, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	683a      	ldr	r2, [r7, #0]
 80068ac:	430a      	orrs	r2, r1
 80068ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f042 0201 	orr.w	r2, r2, #1
 80068be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2220      	movs	r2, #32
 80068c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80068d0:	2300      	movs	r3, #0
 80068d2:	e000      	b.n	80068d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80068d4:	2302      	movs	r3, #2
  }
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80068e2:	b480      	push	{r7}
 80068e4:	b085      	sub	sp, #20
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
 80068ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	2b20      	cmp	r3, #32
 80068f6:	d139      	bne.n	800696c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d101      	bne.n	8006906 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006902:	2302      	movs	r3, #2
 8006904:	e033      	b.n	800696e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2201      	movs	r2, #1
 800690a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2224      	movs	r2, #36	@ 0x24
 8006912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f022 0201 	bic.w	r2, r2, #1
 8006924:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006934:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	021b      	lsls	r3, r3, #8
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	4313      	orrs	r3, r2
 800693e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f042 0201 	orr.w	r2, r2, #1
 8006956:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2220      	movs	r2, #32
 800695c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006968:	2300      	movs	r3, #0
 800696a:	e000      	b.n	800696e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800696c:	2302      	movs	r3, #2
  }
}
 800696e:	4618      	mov	r0, r3
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b084      	sub	sp, #16
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d101      	bne.n	800698c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e0c0      	b.n	8006b0e <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006992:	b2db      	uxtb	r3, r3
 8006994:	2b00      	cmp	r3, #0
 8006996:	d106      	bne.n	80069a6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f008 f831 	bl	800ea08 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2203      	movs	r2, #3
 80069aa:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4618      	mov	r0, r3
 80069b4:	f004 fa91 	bl	800aeda <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80069b8:	2300      	movs	r3, #0
 80069ba:	73fb      	strb	r3, [r7, #15]
 80069bc:	e03e      	b.n	8006a3c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80069be:	7bfa      	ldrb	r2, [r7, #15]
 80069c0:	6879      	ldr	r1, [r7, #4]
 80069c2:	4613      	mov	r3, r2
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	4413      	add	r3, r2
 80069c8:	00db      	lsls	r3, r3, #3
 80069ca:	440b      	add	r3, r1
 80069cc:	3311      	adds	r3, #17
 80069ce:	2201      	movs	r2, #1
 80069d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80069d2:	7bfa      	ldrb	r2, [r7, #15]
 80069d4:	6879      	ldr	r1, [r7, #4]
 80069d6:	4613      	mov	r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	4413      	add	r3, r2
 80069dc:	00db      	lsls	r3, r3, #3
 80069de:	440b      	add	r3, r1
 80069e0:	3310      	adds	r3, #16
 80069e2:	7bfa      	ldrb	r2, [r7, #15]
 80069e4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80069e6:	7bfa      	ldrb	r2, [r7, #15]
 80069e8:	6879      	ldr	r1, [r7, #4]
 80069ea:	4613      	mov	r3, r2
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	00db      	lsls	r3, r3, #3
 80069f2:	440b      	add	r3, r1
 80069f4:	3313      	adds	r3, #19
 80069f6:	2200      	movs	r2, #0
 80069f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80069fa:	7bfa      	ldrb	r2, [r7, #15]
 80069fc:	6879      	ldr	r1, [r7, #4]
 80069fe:	4613      	mov	r3, r2
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	4413      	add	r3, r2
 8006a04:	00db      	lsls	r3, r3, #3
 8006a06:	440b      	add	r3, r1
 8006a08:	3320      	adds	r3, #32
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006a0e:	7bfa      	ldrb	r2, [r7, #15]
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	4613      	mov	r3, r2
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	4413      	add	r3, r2
 8006a18:	00db      	lsls	r3, r3, #3
 8006a1a:	440b      	add	r3, r1
 8006a1c:	3324      	adds	r3, #36	@ 0x24
 8006a1e:	2200      	movs	r2, #0
 8006a20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006a22:	7bfb      	ldrb	r3, [r7, #15]
 8006a24:	6879      	ldr	r1, [r7, #4]
 8006a26:	1c5a      	adds	r2, r3, #1
 8006a28:	4613      	mov	r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	4413      	add	r3, r2
 8006a2e:	00db      	lsls	r3, r3, #3
 8006a30:	440b      	add	r3, r1
 8006a32:	2200      	movs	r2, #0
 8006a34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a36:	7bfb      	ldrb	r3, [r7, #15]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	73fb      	strb	r3, [r7, #15]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	791b      	ldrb	r3, [r3, #4]
 8006a40:	7bfa      	ldrb	r2, [r7, #15]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d3bb      	bcc.n	80069be <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a46:	2300      	movs	r3, #0
 8006a48:	73fb      	strb	r3, [r7, #15]
 8006a4a:	e044      	b.n	8006ad6 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006a4c:	7bfa      	ldrb	r2, [r7, #15]
 8006a4e:	6879      	ldr	r1, [r7, #4]
 8006a50:	4613      	mov	r3, r2
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	4413      	add	r3, r2
 8006a56:	00db      	lsls	r3, r3, #3
 8006a58:	440b      	add	r3, r1
 8006a5a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006a5e:	2200      	movs	r2, #0
 8006a60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006a62:	7bfa      	ldrb	r2, [r7, #15]
 8006a64:	6879      	ldr	r1, [r7, #4]
 8006a66:	4613      	mov	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	4413      	add	r3, r2
 8006a6c:	00db      	lsls	r3, r3, #3
 8006a6e:	440b      	add	r3, r1
 8006a70:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a74:	7bfa      	ldrb	r2, [r7, #15]
 8006a76:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006a78:	7bfa      	ldrb	r2, [r7, #15]
 8006a7a:	6879      	ldr	r1, [r7, #4]
 8006a7c:	4613      	mov	r3, r2
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	4413      	add	r3, r2
 8006a82:	00db      	lsls	r3, r3, #3
 8006a84:	440b      	add	r3, r1
 8006a86:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006a8e:	7bfa      	ldrb	r2, [r7, #15]
 8006a90:	6879      	ldr	r1, [r7, #4]
 8006a92:	4613      	mov	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	4413      	add	r3, r2
 8006a98:	00db      	lsls	r3, r3, #3
 8006a9a:	440b      	add	r3, r1
 8006a9c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006aa4:	7bfa      	ldrb	r2, [r7, #15]
 8006aa6:	6879      	ldr	r1, [r7, #4]
 8006aa8:	4613      	mov	r3, r2
 8006aaa:	009b      	lsls	r3, r3, #2
 8006aac:	4413      	add	r3, r2
 8006aae:	00db      	lsls	r3, r3, #3
 8006ab0:	440b      	add	r3, r1
 8006ab2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006aba:	7bfa      	ldrb	r2, [r7, #15]
 8006abc:	6879      	ldr	r1, [r7, #4]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4413      	add	r3, r2
 8006ac4:	00db      	lsls	r3, r3, #3
 8006ac6:	440b      	add	r3, r1
 8006ac8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8006acc:	2200      	movs	r2, #0
 8006ace:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ad0:	7bfb      	ldrb	r3, [r7, #15]
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	73fb      	strb	r3, [r7, #15]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	791b      	ldrb	r3, [r3, #4]
 8006ada:	7bfa      	ldrb	r2, [r7, #15]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d3b5      	bcc.n	8006a4c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	3304      	adds	r3, #4
 8006ae8:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006aec:	f004 fa10 	bl	800af10 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	7a9b      	ldrb	r3, [r3, #10]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d102      	bne.n	8006b0c <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f001 fc0e 	bl	8008328 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b082      	sub	sp, #8
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d101      	bne.n	8006b2c <HAL_PCD_Start+0x16>
 8006b28:	2302      	movs	r3, #2
 8006b2a:	e012      	b.n	8006b52 <HAL_PCD_Start+0x3c>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f004 f9b7 	bl	800aeac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4618      	mov	r0, r3
 8006b44:	f005 ff94 	bl	800ca70 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006b5a:	b580      	push	{r7, lr}
 8006b5c:	b084      	sub	sp, #16
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4618      	mov	r0, r3
 8006b68:	f005 ff99 	bl	800ca9e <USB_ReadInterrupts>
 8006b6c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d003      	beq.n	8006b80 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 fb06 	bl	800718a <PCD_EP_ISR_Handler>

    return;
 8006b7e:	e110      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d013      	beq.n	8006bb2 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006b92:	b29a      	uxth	r2, r3
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b9c:	b292      	uxth	r2, r2
 8006b9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f007 ffc1 	bl	800eb2a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006ba8:	2100      	movs	r1, #0
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f8fc 	bl	8006da8 <HAL_PCD_SetAddress>

    return;
 8006bb0:	e0f7      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d00c      	beq.n	8006bd6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006bce:	b292      	uxth	r2, r2
 8006bd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006bd4:	e0e5      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00c      	beq.n	8006bfa <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bf2:	b292      	uxth	r2, r2
 8006bf4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006bf8:	e0d3      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d034      	beq.n	8006c6e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006c0c:	b29a      	uxth	r2, r3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f022 0204 	bic.w	r2, r2, #4
 8006c16:	b292      	uxth	r2, r2
 8006c18:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0208 	bic.w	r2, r2, #8
 8006c2e:	b292      	uxth	r2, r2
 8006c30:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d107      	bne.n	8006c4e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006c46:	2100      	movs	r1, #0
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f008 f961 	bl	800ef10 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f007 ffa4 	bl	800eb9c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c66:	b292      	uxth	r2, r2
 8006c68:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006c6c:	e099      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d027      	beq.n	8006cc8 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006c80:	b29a      	uxth	r2, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f042 0208 	orr.w	r2, r2, #8
 8006c8a:	b292      	uxth	r2, r2
 8006c8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006c98:	b29a      	uxth	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ca2:	b292      	uxth	r2, r2
 8006ca4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f042 0204 	orr.w	r2, r2, #4
 8006cba:	b292      	uxth	r2, r2
 8006cbc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f007 ff51 	bl	800eb68 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006cc6:	e06c      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d040      	beq.n	8006d54 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006cda:	b29a      	uxth	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ce4:	b292      	uxth	r2, r2
 8006ce6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d12b      	bne.n	8006d4c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f042 0204 	orr.w	r2, r2, #4
 8006d06:	b292      	uxth	r2, r2
 8006d08:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006d14:	b29a      	uxth	r2, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f042 0208 	orr.w	r2, r2, #8
 8006d1e:	b292      	uxth	r2, r2
 8006d20:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	089b      	lsrs	r3, r3, #2
 8006d38:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006d42:	2101      	movs	r1, #1
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f008 f8e3 	bl	800ef10 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8006d4a:	e02a      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f007 ff0b 	bl	800eb68 <HAL_PCD_SuspendCallback>
    return;
 8006d52:	e026      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00f      	beq.n	8006d7e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006d70:	b292      	uxth	r2, r2
 8006d72:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f007 fec9 	bl	800eb0e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006d7c:	e011      	b.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00c      	beq.n	8006da2 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006d90:	b29a      	uxth	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d9a:	b292      	uxth	r2, r2
 8006d9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006da0:	bf00      	nop
  }
}
 8006da2:	3710      	adds	r7, #16
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b082      	sub	sp, #8
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	460b      	mov	r3, r1
 8006db2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d101      	bne.n	8006dc2 <HAL_PCD_SetAddress+0x1a>
 8006dbe:	2302      	movs	r3, #2
 8006dc0:	e012      	b.n	8006de8 <HAL_PCD_SetAddress+0x40>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	78fa      	ldrb	r2, [r7, #3]
 8006dce:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	78fa      	ldrb	r2, [r7, #3]
 8006dd6:	4611      	mov	r1, r2
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f005 fe35 	bl	800ca48 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3708      	adds	r7, #8
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b084      	sub	sp, #16
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	4608      	mov	r0, r1
 8006dfa:	4611      	mov	r1, r2
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	4603      	mov	r3, r0
 8006e00:	70fb      	strb	r3, [r7, #3]
 8006e02:	460b      	mov	r3, r1
 8006e04:	803b      	strh	r3, [r7, #0]
 8006e06:	4613      	mov	r3, r2
 8006e08:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006e0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	da0e      	bge.n	8006e34 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e16:	78fb      	ldrb	r3, [r7, #3]
 8006e18:	f003 0207 	and.w	r2, r3, #7
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4413      	add	r3, r2
 8006e22:	00db      	lsls	r3, r3, #3
 8006e24:	3310      	adds	r3, #16
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	4413      	add	r3, r2
 8006e2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	705a      	strb	r2, [r3, #1]
 8006e32:	e00e      	b.n	8006e52 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e34:	78fb      	ldrb	r3, [r7, #3]
 8006e36:	f003 0207 	and.w	r2, r3, #7
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	4413      	add	r3, r2
 8006e40:	00db      	lsls	r3, r3, #3
 8006e42:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	4413      	add	r3, r2
 8006e4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006e52:	78fb      	ldrb	r3, [r7, #3]
 8006e54:	f003 0307 	and.w	r3, r3, #7
 8006e58:	b2da      	uxtb	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006e5e:	883b      	ldrh	r3, [r7, #0]
 8006e60:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	78ba      	ldrb	r2, [r7, #2]
 8006e6c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006e6e:	78bb      	ldrb	r3, [r7, #2]
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d102      	bne.n	8006e7a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d101      	bne.n	8006e88 <HAL_PCD_EP_Open+0x98>
 8006e84:	2302      	movs	r3, #2
 8006e86:	e00e      	b.n	8006ea6 <HAL_PCD_EP_Open+0xb6>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68f9      	ldr	r1, [r7, #12]
 8006e96:	4618      	mov	r0, r3
 8006e98:	f004 f858 	bl	800af4c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8006ea4:	7afb      	ldrb	r3, [r7, #11]
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3710      	adds	r7, #16
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006eba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	da0e      	bge.n	8006ee0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ec2:	78fb      	ldrb	r3, [r7, #3]
 8006ec4:	f003 0207 	and.w	r2, r3, #7
 8006ec8:	4613      	mov	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	00db      	lsls	r3, r3, #3
 8006ed0:	3310      	adds	r3, #16
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2201      	movs	r2, #1
 8006edc:	705a      	strb	r2, [r3, #1]
 8006ede:	e00e      	b.n	8006efe <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ee0:	78fb      	ldrb	r3, [r7, #3]
 8006ee2:	f003 0207 	and.w	r2, r3, #7
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	4413      	add	r3, r2
 8006eec:	00db      	lsls	r3, r3, #3
 8006eee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	4413      	add	r3, r2
 8006ef6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2200      	movs	r2, #0
 8006efc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006efe:	78fb      	ldrb	r3, [r7, #3]
 8006f00:	f003 0307 	and.w	r3, r3, #7
 8006f04:	b2da      	uxtb	r2, r3
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d101      	bne.n	8006f18 <HAL_PCD_EP_Close+0x6a>
 8006f14:	2302      	movs	r3, #2
 8006f16:	e00e      	b.n	8006f36 <HAL_PCD_EP_Close+0x88>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68f9      	ldr	r1, [r7, #12]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f004 fcf8 	bl	800b91c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3710      	adds	r7, #16
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b086      	sub	sp, #24
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	60f8      	str	r0, [r7, #12]
 8006f46:	607a      	str	r2, [r7, #4]
 8006f48:	603b      	str	r3, [r7, #0]
 8006f4a:	460b      	mov	r3, r1
 8006f4c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f4e:	7afb      	ldrb	r3, [r7, #11]
 8006f50:	f003 0207 	and.w	r2, r3, #7
 8006f54:	4613      	mov	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4413      	add	r3, r2
 8006f5a:	00db      	lsls	r3, r3, #3
 8006f5c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	4413      	add	r3, r2
 8006f64:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	683a      	ldr	r2, [r7, #0]
 8006f70:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	2200      	movs	r2, #0
 8006f76:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006f7e:	7afb      	ldrb	r3, [r7, #11]
 8006f80:	f003 0307 	and.w	r3, r3, #7
 8006f84:	b2da      	uxtb	r2, r3
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	6979      	ldr	r1, [r7, #20]
 8006f90:	4618      	mov	r0, r3
 8006f92:	f004 feb0 	bl	800bcf6 <USB_EPStartXfer>

  return HAL_OK;
 8006f96:	2300      	movs	r3, #0
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3718      	adds	r7, #24
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	460b      	mov	r3, r1
 8006faa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006fac:	78fb      	ldrb	r3, [r7, #3]
 8006fae:	f003 0207 	and.w	r2, r3, #7
 8006fb2:	6879      	ldr	r1, [r7, #4]
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	009b      	lsls	r3, r3, #2
 8006fb8:	4413      	add	r3, r2
 8006fba:	00db      	lsls	r3, r3, #3
 8006fbc:	440b      	add	r3, r1
 8006fbe:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8006fc2:	681b      	ldr	r3, [r3, #0]
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b086      	sub	sp, #24
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	607a      	str	r2, [r7, #4]
 8006fda:	603b      	str	r3, [r7, #0]
 8006fdc:	460b      	mov	r3, r1
 8006fde:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006fe0:	7afb      	ldrb	r3, [r7, #11]
 8006fe2:	f003 0207 	and.w	r2, r3, #7
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	4413      	add	r3, r2
 8006fec:	00db      	lsls	r3, r3, #3
 8006fee:	3310      	adds	r3, #16
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	683a      	ldr	r2, [r7, #0]
 8007000:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	2201      	movs	r2, #1
 8007006:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	683a      	ldr	r2, [r7, #0]
 800700e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	2200      	movs	r2, #0
 8007014:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	2201      	movs	r2, #1
 800701a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800701c:	7afb      	ldrb	r3, [r7, #11]
 800701e:	f003 0307 	and.w	r3, r3, #7
 8007022:	b2da      	uxtb	r2, r3
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6979      	ldr	r1, [r7, #20]
 800702e:	4618      	mov	r0, r3
 8007030:	f004 fe61 	bl	800bcf6 <USB_EPStartXfer>

  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3718      	adds	r7, #24
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}

0800703e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800703e:	b580      	push	{r7, lr}
 8007040:	b084      	sub	sp, #16
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
 8007046:	460b      	mov	r3, r1
 8007048:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800704a:	78fb      	ldrb	r3, [r7, #3]
 800704c:	f003 0307 	and.w	r3, r3, #7
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	7912      	ldrb	r2, [r2, #4]
 8007054:	4293      	cmp	r3, r2
 8007056:	d901      	bls.n	800705c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e03e      	b.n	80070da <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800705c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007060:	2b00      	cmp	r3, #0
 8007062:	da0e      	bge.n	8007082 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007064:	78fb      	ldrb	r3, [r7, #3]
 8007066:	f003 0207 	and.w	r2, r3, #7
 800706a:	4613      	mov	r3, r2
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	4413      	add	r3, r2
 8007070:	00db      	lsls	r3, r3, #3
 8007072:	3310      	adds	r3, #16
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	4413      	add	r3, r2
 8007078:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2201      	movs	r2, #1
 800707e:	705a      	strb	r2, [r3, #1]
 8007080:	e00c      	b.n	800709c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007082:	78fa      	ldrb	r2, [r7, #3]
 8007084:	4613      	mov	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4413      	add	r3, r2
 800708a:	00db      	lsls	r3, r3, #3
 800708c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	4413      	add	r3, r2
 8007094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2201      	movs	r2, #1
 80070a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80070a2:	78fb      	ldrb	r3, [r7, #3]
 80070a4:	f003 0307 	and.w	r3, r3, #7
 80070a8:	b2da      	uxtb	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d101      	bne.n	80070bc <HAL_PCD_EP_SetStall+0x7e>
 80070b8:	2302      	movs	r3, #2
 80070ba:	e00e      	b.n	80070da <HAL_PCD_EP_SetStall+0x9c>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68f9      	ldr	r1, [r7, #12]
 80070ca:	4618      	mov	r0, r3
 80070cc:	f005 fbc2 	bl	800c854 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3710      	adds	r7, #16
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b084      	sub	sp, #16
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
 80070ea:	460b      	mov	r3, r1
 80070ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80070ee:	78fb      	ldrb	r3, [r7, #3]
 80070f0:	f003 030f 	and.w	r3, r3, #15
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	7912      	ldrb	r2, [r2, #4]
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d901      	bls.n	8007100 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e040      	b.n	8007182 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007100:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007104:	2b00      	cmp	r3, #0
 8007106:	da0e      	bge.n	8007126 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007108:	78fb      	ldrb	r3, [r7, #3]
 800710a:	f003 0207 	and.w	r2, r3, #7
 800710e:	4613      	mov	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4413      	add	r3, r2
 8007114:	00db      	lsls	r3, r3, #3
 8007116:	3310      	adds	r3, #16
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	4413      	add	r3, r2
 800711c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2201      	movs	r2, #1
 8007122:	705a      	strb	r2, [r3, #1]
 8007124:	e00e      	b.n	8007144 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007126:	78fb      	ldrb	r3, [r7, #3]
 8007128:	f003 0207 	and.w	r2, r3, #7
 800712c:	4613      	mov	r3, r2
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	4413      	add	r3, r2
 8007132:	00db      	lsls	r3, r3, #3
 8007134:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	4413      	add	r3, r2
 800713c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2200      	movs	r2, #0
 8007142:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2200      	movs	r2, #0
 8007148:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800714a:	78fb      	ldrb	r3, [r7, #3]
 800714c:	f003 0307 	and.w	r3, r3, #7
 8007150:	b2da      	uxtb	r2, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800715c:	2b01      	cmp	r3, #1
 800715e:	d101      	bne.n	8007164 <HAL_PCD_EP_ClrStall+0x82>
 8007160:	2302      	movs	r3, #2
 8007162:	e00e      	b.n	8007182 <HAL_PCD_EP_ClrStall+0xa0>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68f9      	ldr	r1, [r7, #12]
 8007172:	4618      	mov	r0, r3
 8007174:	f005 fbbf 	bl	800c8f6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	3710      	adds	r7, #16
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}

0800718a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800718a:	b580      	push	{r7, lr}
 800718c:	b092      	sub	sp, #72	@ 0x48
 800718e:	af00      	add	r7, sp, #0
 8007190:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007192:	e333      	b.n	80077fc <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800719c:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800719e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	f003 030f 	and.w	r3, r3, #15
 80071a6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80071aa:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f040 8108 	bne.w	80073c4 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80071b4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80071b6:	f003 0310 	and.w	r3, r3, #16
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d14c      	bne.n	8007258 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	881b      	ldrh	r3, [r3, #0]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80071ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071ce:	813b      	strh	r3, [r7, #8]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	893b      	ldrh	r3, [r7, #8]
 80071d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071de:	b29b      	uxth	r3, r3
 80071e0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	3310      	adds	r3, #16
 80071e6:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	461a      	mov	r2, r3
 80071f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	00db      	lsls	r3, r3, #3
 80071fa:	4413      	add	r3, r2
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	6812      	ldr	r2, [r2, #0]
 8007200:	4413      	add	r3, r2
 8007202:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007206:	881b      	ldrh	r3, [r3, #0]
 8007208:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800720c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800720e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007210:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007212:	695a      	ldr	r2, [r3, #20]
 8007214:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007216:	69db      	ldr	r3, [r3, #28]
 8007218:	441a      	add	r2, r3
 800721a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800721c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800721e:	2100      	movs	r1, #0
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f007 fc5a 	bl	800eada <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	7b1b      	ldrb	r3, [r3, #12]
 800722a:	b2db      	uxtb	r3, r3
 800722c:	2b00      	cmp	r3, #0
 800722e:	f000 82e5 	beq.w	80077fc <PCD_EP_ISR_Handler+0x672>
 8007232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007234:	699b      	ldr	r3, [r3, #24]
 8007236:	2b00      	cmp	r3, #0
 8007238:	f040 82e0 	bne.w	80077fc <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	7b1b      	ldrb	r3, [r3, #12]
 8007240:	b2db      	uxtb	r3, r3
 8007242:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007246:	b2da      	uxtb	r2, r3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	731a      	strb	r2, [r3, #12]
 8007256:	e2d1      	b.n	80077fc <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800725e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007268:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800726a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800726e:	2b00      	cmp	r3, #0
 8007270:	d032      	beq.n	80072d8 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800727a:	b29b      	uxth	r3, r3
 800727c:	461a      	mov	r2, r3
 800727e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007280:	781b      	ldrb	r3, [r3, #0]
 8007282:	00db      	lsls	r3, r3, #3
 8007284:	4413      	add	r3, r2
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	6812      	ldr	r2, [r2, #0]
 800728a:	4413      	add	r3, r2
 800728c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007290:	881b      	ldrh	r3, [r3, #0]
 8007292:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007298:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6818      	ldr	r0, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80072a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072a6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80072a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072aa:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	f005 fc49 	bl	800cb44 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	881b      	ldrh	r3, [r3, #0]
 80072b8:	b29a      	uxth	r2, r3
 80072ba:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80072be:	4013      	ands	r3, r2
 80072c0:	817b      	strh	r3, [r7, #10]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	897a      	ldrh	r2, [r7, #10]
 80072c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80072cc:	b292      	uxth	r2, r2
 80072ce:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f007 fbd5 	bl	800ea80 <HAL_PCD_SetupStageCallback>
 80072d6:	e291      	b.n	80077fc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80072d8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80072dc:	2b00      	cmp	r3, #0
 80072de:	f280 828d 	bge.w	80077fc <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	881b      	ldrh	r3, [r3, #0]
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80072ee:	4013      	ands	r3, r2
 80072f0:	81fb      	strh	r3, [r7, #14]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	89fa      	ldrh	r2, [r7, #14]
 80072f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80072fc:	b292      	uxth	r2, r2
 80072fe:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007308:	b29b      	uxth	r3, r3
 800730a:	461a      	mov	r2, r3
 800730c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	00db      	lsls	r3, r3, #3
 8007312:	4413      	add	r3, r2
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	6812      	ldr	r2, [r2, #0]
 8007318:	4413      	add	r3, r2
 800731a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800731e:	881b      	ldrh	r3, [r3, #0]
 8007320:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007326:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800732a:	69db      	ldr	r3, [r3, #28]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d019      	beq.n	8007364 <PCD_EP_ISR_Handler+0x1da>
 8007330:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007332:	695b      	ldr	r3, [r3, #20]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d015      	beq.n	8007364 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6818      	ldr	r0, [r3, #0]
 800733c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800733e:	6959      	ldr	r1, [r3, #20]
 8007340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007342:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007344:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007346:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007348:	b29b      	uxth	r3, r3
 800734a:	f005 fbfb 	bl	800cb44 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800734e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007350:	695a      	ldr	r2, [r3, #20]
 8007352:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007354:	69db      	ldr	r3, [r3, #28]
 8007356:	441a      	add	r2, r3
 8007358:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800735a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800735c:	2100      	movs	r1, #0
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f007 fba0 	bl	800eaa4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	881b      	ldrh	r3, [r3, #0]
 800736a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800736c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800736e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007372:	2b00      	cmp	r3, #0
 8007374:	f040 8242 	bne.w	80077fc <PCD_EP_ISR_Handler+0x672>
 8007378:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800737a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800737e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007382:	f000 823b 	beq.w	80077fc <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	881b      	ldrh	r3, [r3, #0]
 800738c:	b29b      	uxth	r3, r3
 800738e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007392:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007396:	81bb      	strh	r3, [r7, #12]
 8007398:	89bb      	ldrh	r3, [r7, #12]
 800739a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800739e:	81bb      	strh	r3, [r7, #12]
 80073a0:	89bb      	ldrh	r3, [r7, #12]
 80073a2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80073a6:	81bb      	strh	r3, [r7, #12]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	89bb      	ldrh	r3, [r7, #12]
 80073ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073be:	b29b      	uxth	r3, r3
 80073c0:	8013      	strh	r3, [r2, #0]
 80073c2:	e21b      	b.n	80077fc <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	461a      	mov	r2, r3
 80073ca:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	4413      	add	r3, r2
 80073d2:	881b      	ldrh	r3, [r3, #0]
 80073d4:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80073d6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f280 80f1 	bge.w	80075c2 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	461a      	mov	r2, r3
 80073e6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	881b      	ldrh	r3, [r3, #0]
 80073f0:	b29a      	uxth	r2, r3
 80073f2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80073f6:	4013      	ands	r3, r2
 80073f8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	461a      	mov	r2, r3
 8007400:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	4413      	add	r3, r2
 8007408:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800740a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800740e:	b292      	uxth	r2, r2
 8007410:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007412:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8007416:	4613      	mov	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	4413      	add	r3, r2
 800741c:	00db      	lsls	r3, r3, #3
 800741e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	4413      	add	r3, r2
 8007426:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007428:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800742a:	7b1b      	ldrb	r3, [r3, #12]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d123      	bne.n	8007478 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007438:	b29b      	uxth	r3, r3
 800743a:	461a      	mov	r2, r3
 800743c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	00db      	lsls	r3, r3, #3
 8007442:	4413      	add	r3, r2
 8007444:	687a      	ldr	r2, [r7, #4]
 8007446:	6812      	ldr	r2, [r2, #0]
 8007448:	4413      	add	r3, r2
 800744a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800744e:	881b      	ldrh	r3, [r3, #0]
 8007450:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007454:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8007458:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800745c:	2b00      	cmp	r3, #0
 800745e:	f000 808b 	beq.w	8007578 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6818      	ldr	r0, [r3, #0]
 8007466:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007468:	6959      	ldr	r1, [r3, #20]
 800746a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800746c:	88da      	ldrh	r2, [r3, #6]
 800746e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007472:	f005 fb67 	bl	800cb44 <USB_ReadPMA>
 8007476:	e07f      	b.n	8007578 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007478:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800747a:	78db      	ldrb	r3, [r3, #3]
 800747c:	2b02      	cmp	r3, #2
 800747e:	d109      	bne.n	8007494 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007480:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007482:	461a      	mov	r2, r3
 8007484:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 f9c6 	bl	8007818 <HAL_PCD_EP_DB_Receive>
 800748c:	4603      	mov	r3, r0
 800748e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007492:	e071      	b.n	8007578 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	461a      	mov	r2, r3
 800749a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	881b      	ldrh	r3, [r3, #0]
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ae:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	461a      	mov	r2, r3
 80074b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	441a      	add	r2, r3
 80074be:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80074c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4413      	add	r3, r2
 80074e2:	881b      	ldrh	r3, [r3, #0]
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d022      	beq.n	8007534 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	461a      	mov	r2, r3
 80074fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	00db      	lsls	r3, r3, #3
 8007500:	4413      	add	r3, r2
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	6812      	ldr	r2, [r2, #0]
 8007506:	4413      	add	r3, r2
 8007508:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800750c:	881b      	ldrh	r3, [r3, #0]
 800750e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007512:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8007516:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800751a:	2b00      	cmp	r3, #0
 800751c:	d02c      	beq.n	8007578 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6818      	ldr	r0, [r3, #0]
 8007522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007524:	6959      	ldr	r1, [r3, #20]
 8007526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007528:	891a      	ldrh	r2, [r3, #8]
 800752a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800752e:	f005 fb09 	bl	800cb44 <USB_ReadPMA>
 8007532:	e021      	b.n	8007578 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800753c:	b29b      	uxth	r3, r3
 800753e:	461a      	mov	r2, r3
 8007540:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	00db      	lsls	r3, r3, #3
 8007546:	4413      	add	r3, r2
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	6812      	ldr	r2, [r2, #0]
 800754c:	4413      	add	r3, r2
 800754e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007552:	881b      	ldrh	r3, [r3, #0]
 8007554:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007558:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800755c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007560:	2b00      	cmp	r3, #0
 8007562:	d009      	beq.n	8007578 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6818      	ldr	r0, [r3, #0]
 8007568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800756a:	6959      	ldr	r1, [r3, #20]
 800756c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800756e:	895a      	ldrh	r2, [r3, #10]
 8007570:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007574:	f005 fae6 	bl	800cb44 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007578:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800757a:	69da      	ldr	r2, [r3, #28]
 800757c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007580:	441a      	add	r2, r3
 8007582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007584:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007588:	695a      	ldr	r2, [r3, #20]
 800758a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800758e:	441a      	add	r2, r3
 8007590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007592:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d005      	beq.n	80075a8 <PCD_EP_ISR_Handler+0x41e>
 800759c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80075a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d206      	bcs.n	80075b6 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80075a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	4619      	mov	r1, r3
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f007 fa78 	bl	800eaa4 <HAL_PCD_DataOutStageCallback>
 80075b4:	e005      	b.n	80075c2 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075bc:	4618      	mov	r0, r3
 80075be:	f004 fb9a 	bl	800bcf6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80075c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80075c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f000 8117 	beq.w	80077fc <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80075ce:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80075d2:	4613      	mov	r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	4413      	add	r3, r2
 80075d8:	00db      	lsls	r3, r3, #3
 80075da:	3310      	adds	r3, #16
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	4413      	add	r3, r2
 80075e0:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	461a      	mov	r2, r3
 80075e8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	4413      	add	r3, r2
 80075f0:	881b      	ldrh	r3, [r3, #0]
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80075f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075fc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	461a      	mov	r2, r3
 8007604:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	441a      	add	r2, r3
 800760c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800760e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007612:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007616:	b29b      	uxth	r3, r3
 8007618:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800761a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800761c:	78db      	ldrb	r3, [r3, #3]
 800761e:	2b01      	cmp	r3, #1
 8007620:	f040 80a1 	bne.w	8007766 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8007624:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007626:	2200      	movs	r2, #0
 8007628:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800762a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800762c:	7b1b      	ldrb	r3, [r3, #12]
 800762e:	2b00      	cmp	r3, #0
 8007630:	f000 8092 	beq.w	8007758 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007634:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800763a:	2b00      	cmp	r3, #0
 800763c:	d046      	beq.n	80076cc <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800763e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007640:	785b      	ldrb	r3, [r3, #1]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d126      	bne.n	8007694 <PCD_EP_ISR_Handler+0x50a>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	617b      	str	r3, [r7, #20]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007654:	b29b      	uxth	r3, r3
 8007656:	461a      	mov	r2, r3
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	4413      	add	r3, r2
 800765c:	617b      	str	r3, [r7, #20]
 800765e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	00da      	lsls	r2, r3, #3
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	4413      	add	r3, r2
 8007668:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800766c:	613b      	str	r3, [r7, #16]
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	881b      	ldrh	r3, [r3, #0]
 8007672:	b29b      	uxth	r3, r3
 8007674:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007678:	b29a      	uxth	r2, r3
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	801a      	strh	r2, [r3, #0]
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	881b      	ldrh	r3, [r3, #0]
 8007682:	b29b      	uxth	r3, r3
 8007684:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007688:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800768c:	b29a      	uxth	r2, r3
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	801a      	strh	r2, [r3, #0]
 8007692:	e061      	b.n	8007758 <PCD_EP_ISR_Handler+0x5ce>
 8007694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007696:	785b      	ldrb	r3, [r3, #1]
 8007698:	2b01      	cmp	r3, #1
 800769a:	d15d      	bne.n	8007758 <PCD_EP_ISR_Handler+0x5ce>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	61fb      	str	r3, [r7, #28]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	461a      	mov	r2, r3
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	4413      	add	r3, r2
 80076b2:	61fb      	str	r3, [r7, #28]
 80076b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076b6:	781b      	ldrb	r3, [r3, #0]
 80076b8:	00da      	lsls	r2, r3, #3
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	4413      	add	r3, r2
 80076be:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80076c2:	61bb      	str	r3, [r7, #24]
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	2200      	movs	r2, #0
 80076c8:	801a      	strh	r2, [r3, #0]
 80076ca:	e045      	b.n	8007758 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076d4:	785b      	ldrb	r3, [r3, #1]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d126      	bne.n	8007728 <PCD_EP_ISR_Handler+0x59e>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	627b      	str	r3, [r7, #36]	@ 0x24
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	461a      	mov	r2, r3
 80076ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ee:	4413      	add	r3, r2
 80076f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80076f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	00da      	lsls	r2, r3, #3
 80076f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076fa:	4413      	add	r3, r2
 80076fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007700:	623b      	str	r3, [r7, #32]
 8007702:	6a3b      	ldr	r3, [r7, #32]
 8007704:	881b      	ldrh	r3, [r3, #0]
 8007706:	b29b      	uxth	r3, r3
 8007708:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800770c:	b29a      	uxth	r2, r3
 800770e:	6a3b      	ldr	r3, [r7, #32]
 8007710:	801a      	strh	r2, [r3, #0]
 8007712:	6a3b      	ldr	r3, [r7, #32]
 8007714:	881b      	ldrh	r3, [r3, #0]
 8007716:	b29b      	uxth	r3, r3
 8007718:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800771c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007720:	b29a      	uxth	r2, r3
 8007722:	6a3b      	ldr	r3, [r7, #32]
 8007724:	801a      	strh	r2, [r3, #0]
 8007726:	e017      	b.n	8007758 <PCD_EP_ISR_Handler+0x5ce>
 8007728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800772a:	785b      	ldrb	r3, [r3, #1]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d113      	bne.n	8007758 <PCD_EP_ISR_Handler+0x5ce>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007738:	b29b      	uxth	r3, r3
 800773a:	461a      	mov	r2, r3
 800773c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800773e:	4413      	add	r3, r2
 8007740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	00da      	lsls	r2, r3, #3
 8007748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800774a:	4413      	add	r3, r2
 800774c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007750:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007754:	2200      	movs	r2, #0
 8007756:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007758:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	4619      	mov	r1, r3
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f007 f9bb 	bl	800eada <HAL_PCD_DataInStageCallback>
 8007764:	e04a      	b.n	80077fc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007766:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800776c:	2b00      	cmp	r3, #0
 800776e:	d13f      	bne.n	80077f0 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007778:	b29b      	uxth	r3, r3
 800777a:	461a      	mov	r2, r3
 800777c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800777e:	781b      	ldrb	r3, [r3, #0]
 8007780:	00db      	lsls	r3, r3, #3
 8007782:	4413      	add	r3, r2
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	6812      	ldr	r2, [r2, #0]
 8007788:	4413      	add	r3, r2
 800778a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800778e:	881b      	ldrh	r3, [r3, #0]
 8007790:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007794:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8007796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007798:	699a      	ldr	r2, [r3, #24]
 800779a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800779c:	429a      	cmp	r2, r3
 800779e:	d906      	bls.n	80077ae <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80077a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077a2:	699a      	ldr	r2, [r3, #24]
 80077a4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80077a6:	1ad2      	subs	r2, r2, r3
 80077a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077aa:	619a      	str	r2, [r3, #24]
 80077ac:	e002      	b.n	80077b4 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80077ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077b0:	2200      	movs	r2, #0
 80077b2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80077b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077b6:	699b      	ldr	r3, [r3, #24]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d106      	bne.n	80077ca <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80077bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	4619      	mov	r1, r3
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f007 f989 	bl	800eada <HAL_PCD_DataInStageCallback>
 80077c8:	e018      	b.n	80077fc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80077ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077cc:	695a      	ldr	r2, [r3, #20]
 80077ce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80077d0:	441a      	add	r2, r3
 80077d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077d4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80077d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077d8:	69da      	ldr	r2, [r3, #28]
 80077da:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80077dc:	441a      	add	r2, r3
 80077de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077e0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077e8:	4618      	mov	r0, r3
 80077ea:	f004 fa84 	bl	800bcf6 <USB_EPStartXfer>
 80077ee:	e005      	b.n	80077fc <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80077f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80077f2:	461a      	mov	r2, r3
 80077f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f917 	bl	8007a2a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007804:	b29b      	uxth	r3, r3
 8007806:	b21b      	sxth	r3, r3
 8007808:	2b00      	cmp	r3, #0
 800780a:	f6ff acc3 	blt.w	8007194 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3748      	adds	r7, #72	@ 0x48
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b088      	sub	sp, #32
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	4613      	mov	r3, r2
 8007824:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007826:	88fb      	ldrh	r3, [r7, #6]
 8007828:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d07c      	beq.n	800792a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007838:	b29b      	uxth	r3, r3
 800783a:	461a      	mov	r2, r3
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	00db      	lsls	r3, r3, #3
 8007842:	4413      	add	r3, r2
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	6812      	ldr	r2, [r2, #0]
 8007848:	4413      	add	r3, r2
 800784a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800784e:	881b      	ldrh	r3, [r3, #0]
 8007850:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007854:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	699a      	ldr	r2, [r3, #24]
 800785a:	8b7b      	ldrh	r3, [r7, #26]
 800785c:	429a      	cmp	r2, r3
 800785e:	d306      	bcc.n	800786e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	699a      	ldr	r2, [r3, #24]
 8007864:	8b7b      	ldrh	r3, [r7, #26]
 8007866:	1ad2      	subs	r2, r2, r3
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	619a      	str	r2, [r3, #24]
 800786c:	e002      	b.n	8007874 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	2200      	movs	r2, #0
 8007872:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d123      	bne.n	80078c4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	461a      	mov	r2, r3
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	781b      	ldrb	r3, [r3, #0]
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	4413      	add	r3, r2
 800788a:	881b      	ldrh	r3, [r3, #0]
 800788c:	b29b      	uxth	r3, r3
 800788e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007896:	833b      	strh	r3, [r7, #24]
 8007898:	8b3b      	ldrh	r3, [r7, #24]
 800789a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800789e:	833b      	strh	r3, [r7, #24]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	461a      	mov	r2, r3
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	441a      	add	r2, r3
 80078ae:	8b3b      	ldrh	r3, [r7, #24]
 80078b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80078c4:	88fb      	ldrh	r3, [r7, #6]
 80078c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d01f      	beq.n	800790e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	461a      	mov	r2, r3
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	4413      	add	r3, r2
 80078dc:	881b      	ldrh	r3, [r3, #0]
 80078de:	b29b      	uxth	r3, r3
 80078e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078e8:	82fb      	strh	r3, [r7, #22]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	461a      	mov	r2, r3
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	441a      	add	r2, r3
 80078f8:	8afb      	ldrh	r3, [r7, #22]
 80078fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007902:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007906:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800790a:	b29b      	uxth	r3, r3
 800790c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800790e:	8b7b      	ldrh	r3, [r7, #26]
 8007910:	2b00      	cmp	r3, #0
 8007912:	f000 8085 	beq.w	8007a20 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6818      	ldr	r0, [r3, #0]
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	6959      	ldr	r1, [r3, #20]
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	891a      	ldrh	r2, [r3, #8]
 8007922:	8b7b      	ldrh	r3, [r7, #26]
 8007924:	f005 f90e 	bl	800cb44 <USB_ReadPMA>
 8007928:	e07a      	b.n	8007a20 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007932:	b29b      	uxth	r3, r3
 8007934:	461a      	mov	r2, r3
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	781b      	ldrb	r3, [r3, #0]
 800793a:	00db      	lsls	r3, r3, #3
 800793c:	4413      	add	r3, r2
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	6812      	ldr	r2, [r2, #0]
 8007942:	4413      	add	r3, r2
 8007944:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007948:	881b      	ldrh	r3, [r3, #0]
 800794a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800794e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	699a      	ldr	r2, [r3, #24]
 8007954:	8b7b      	ldrh	r3, [r7, #26]
 8007956:	429a      	cmp	r2, r3
 8007958:	d306      	bcc.n	8007968 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	699a      	ldr	r2, [r3, #24]
 800795e:	8b7b      	ldrh	r3, [r7, #26]
 8007960:	1ad2      	subs	r2, r2, r3
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	619a      	str	r2, [r3, #24]
 8007966:	e002      	b.n	800796e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2200      	movs	r2, #0
 800796c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d123      	bne.n	80079be <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	461a      	mov	r2, r3
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	009b      	lsls	r3, r3, #2
 8007982:	4413      	add	r3, r2
 8007984:	881b      	ldrh	r3, [r3, #0]
 8007986:	b29b      	uxth	r3, r3
 8007988:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800798c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007990:	83fb      	strh	r3, [r7, #30]
 8007992:	8bfb      	ldrh	r3, [r7, #30]
 8007994:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007998:	83fb      	strh	r3, [r7, #30]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	461a      	mov	r2, r3
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	441a      	add	r2, r3
 80079a8:	8bfb      	ldrh	r3, [r7, #30]
 80079aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80079be:	88fb      	ldrh	r3, [r7, #6]
 80079c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d11f      	bne.n	8007a08 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	461a      	mov	r2, r3
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4413      	add	r3, r2
 80079d6:	881b      	ldrh	r3, [r3, #0]
 80079d8:	b29b      	uxth	r3, r3
 80079da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079e2:	83bb      	strh	r3, [r7, #28]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	461a      	mov	r2, r3
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	441a      	add	r2, r3
 80079f2:	8bbb      	ldrh	r3, [r7, #28]
 80079f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a00:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007a08:	8b7b      	ldrh	r3, [r7, #26]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d008      	beq.n	8007a20 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6818      	ldr	r0, [r3, #0]
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	6959      	ldr	r1, [r3, #20]
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	895a      	ldrh	r2, [r3, #10]
 8007a1a:	8b7b      	ldrh	r3, [r7, #26]
 8007a1c:	f005 f892 	bl	800cb44 <USB_ReadPMA>
    }
  }

  return count;
 8007a20:	8b7b      	ldrh	r3, [r7, #26]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3720      	adds	r7, #32
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007a2a:	b580      	push	{r7, lr}
 8007a2c:	b0a6      	sub	sp, #152	@ 0x98
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	60f8      	str	r0, [r7, #12]
 8007a32:	60b9      	str	r1, [r7, #8]
 8007a34:	4613      	mov	r3, r2
 8007a36:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007a38:	88fb      	ldrh	r3, [r7, #6]
 8007a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f000 81f7 	beq.w	8007e32 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	461a      	mov	r2, r3
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	00db      	lsls	r3, r3, #3
 8007a56:	4413      	add	r3, r2
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	6812      	ldr	r2, [r2, #0]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a62:	881b      	ldrh	r3, [r3, #0]
 8007a64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a68:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	699a      	ldr	r2, [r3, #24]
 8007a70:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d907      	bls.n	8007a88 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	699a      	ldr	r2, [r3, #24]
 8007a7c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a80:	1ad2      	subs	r2, r2, r3
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	619a      	str	r2, [r3, #24]
 8007a86:	e002      	b.n	8007a8e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	699b      	ldr	r3, [r3, #24]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f040 80e1 	bne.w	8007c5a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	785b      	ldrb	r3, [r3, #1]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d126      	bne.n	8007aee <HAL_PCD_EP_DB_Transmit+0xc4>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab4:	4413      	add	r3, r2
 8007ab6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	781b      	ldrb	r3, [r3, #0]
 8007abc:	00da      	lsls	r2, r3, #3
 8007abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac0:	4413      	add	r3, r2
 8007ac2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aca:	881b      	ldrh	r3, [r3, #0]
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ad2:	b29a      	uxth	r2, r3
 8007ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad6:	801a      	strh	r2, [r3, #0]
 8007ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ada:	881b      	ldrh	r3, [r3, #0]
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ae2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ae6:	b29a      	uxth	r2, r3
 8007ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aea:	801a      	strh	r2, [r3, #0]
 8007aec:	e01a      	b.n	8007b24 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	785b      	ldrb	r3, [r3, #1]
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d116      	bne.n	8007b24 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	461a      	mov	r2, r3
 8007b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b0a:	4413      	add	r3, r2
 8007b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	00da      	lsls	r2, r3, #3
 8007b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b16:	4413      	add	r3, r2
 8007b18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b20:	2200      	movs	r2, #0
 8007b22:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	785b      	ldrb	r3, [r3, #1]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d126      	bne.n	8007b80 <HAL_PCD_EP_DB_Transmit+0x156>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	623b      	str	r3, [r7, #32]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	461a      	mov	r2, r3
 8007b44:	6a3b      	ldr	r3, [r7, #32]
 8007b46:	4413      	add	r3, r2
 8007b48:	623b      	str	r3, [r7, #32]
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	00da      	lsls	r2, r3, #3
 8007b50:	6a3b      	ldr	r3, [r7, #32]
 8007b52:	4413      	add	r3, r2
 8007b54:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b58:	61fb      	str	r3, [r7, #28]
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	881b      	ldrh	r3, [r3, #0]
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b64:	b29a      	uxth	r2, r3
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	801a      	strh	r2, [r3, #0]
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	881b      	ldrh	r3, [r3, #0]
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b78:	b29a      	uxth	r2, r3
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	801a      	strh	r2, [r3, #0]
 8007b7e:	e017      	b.n	8007bb0 <HAL_PCD_EP_DB_Transmit+0x186>
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	785b      	ldrb	r3, [r3, #1]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d113      	bne.n	8007bb0 <HAL_PCD_EP_DB_Transmit+0x186>
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	461a      	mov	r2, r3
 8007b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b96:	4413      	add	r3, r2
 8007b98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	781b      	ldrb	r3, [r3, #0]
 8007b9e:	00da      	lsls	r2, r3, #3
 8007ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba2:	4413      	add	r3, r2
 8007ba4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bac:	2200      	movs	r2, #0
 8007bae:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	78db      	ldrb	r3, [r3, #3]
 8007bb4:	2b02      	cmp	r3, #2
 8007bb6:	d123      	bne.n	8007c00 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	4413      	add	r3, r2
 8007bc6:	881b      	ldrh	r3, [r3, #0]
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bd2:	837b      	strh	r3, [r7, #26]
 8007bd4:	8b7b      	ldrh	r3, [r7, #26]
 8007bd6:	f083 0320 	eor.w	r3, r3, #32
 8007bda:	837b      	strh	r3, [r7, #26]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	461a      	mov	r2, r3
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	441a      	add	r2, r3
 8007bea:	8b7b      	ldrh	r3, [r7, #26]
 8007bec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	4619      	mov	r1, r3
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f006 ff67 	bl	800eada <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007c0c:	88fb      	ldrh	r3, [r7, #6]
 8007c0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d01f      	beq.n	8007c56 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	4413      	add	r3, r2
 8007c24:	881b      	ldrh	r3, [r3, #0]
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c30:	833b      	strh	r3, [r7, #24]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	461a      	mov	r2, r3
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	441a      	add	r2, r3
 8007c40:	8b3b      	ldrh	r3, [r7, #24]
 8007c42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	e31f      	b.n	800829a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007c5a:	88fb      	ldrh	r3, [r7, #6]
 8007c5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d021      	beq.n	8007ca8 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	461a      	mov	r2, r3
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4413      	add	r3, r2
 8007c72:	881b      	ldrh	r3, [r3, #0]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c7e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	461a      	mov	r2, r3
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	441a      	add	r2, r3
 8007c90:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007c94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007ca0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	f040 82ca 	bne.w	8008248 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	695a      	ldr	r2, [r3, #20]
 8007cb8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007cbc:	441a      	add	r2, r3
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	69da      	ldr	r2, [r3, #28]
 8007cc6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007cca:	441a      	add	r2, r3
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	6a1a      	ldr	r2, [r3, #32]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	691b      	ldr	r3, [r3, #16]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d309      	bcc.n	8007cf0 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	691b      	ldr	r3, [r3, #16]
 8007ce0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	6a1a      	ldr	r2, [r3, #32]
 8007ce6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ce8:	1ad2      	subs	r2, r2, r3
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	621a      	str	r2, [r3, #32]
 8007cee:	e015      	b.n	8007d1c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	6a1b      	ldr	r3, [r3, #32]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d107      	bne.n	8007d08 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8007cf8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007cfc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007d06:	e009      	b.n	8007d1c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	6a1b      	ldr	r3, [r3, #32]
 8007d14:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	785b      	ldrb	r3, [r3, #1]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d15f      	bne.n	8007de4 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	461a      	mov	r2, r3
 8007d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d38:	4413      	add	r3, r2
 8007d3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	00da      	lsls	r2, r3, #3
 8007d42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d44:	4413      	add	r3, r2
 8007d46:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d4e:	881b      	ldrh	r3, [r3, #0]
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d56:	b29a      	uxth	r2, r3
 8007d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d5a:	801a      	strh	r2, [r3, #0]
 8007d5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10a      	bne.n	8007d78 <HAL_PCD_EP_DB_Transmit+0x34e>
 8007d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d64:	881b      	ldrh	r3, [r3, #0]
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d70:	b29a      	uxth	r2, r3
 8007d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d74:	801a      	strh	r2, [r3, #0]
 8007d76:	e051      	b.n	8007e1c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007d78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d7a:	2b3e      	cmp	r3, #62	@ 0x3e
 8007d7c:	d816      	bhi.n	8007dac <HAL_PCD_EP_DB_Transmit+0x382>
 8007d7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d80:	085b      	lsrs	r3, r3, #1
 8007d82:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d86:	f003 0301 	and.w	r3, r3, #1
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d002      	beq.n	8007d94 <HAL_PCD_EP_DB_Transmit+0x36a>
 8007d8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d90:	3301      	adds	r3, #1
 8007d92:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d96:	881b      	ldrh	r3, [r3, #0]
 8007d98:	b29a      	uxth	r2, r3
 8007d9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	029b      	lsls	r3, r3, #10
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	4313      	orrs	r3, r2
 8007da4:	b29a      	uxth	r2, r3
 8007da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007da8:	801a      	strh	r2, [r3, #0]
 8007daa:	e037      	b.n	8007e1c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007dac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dae:	095b      	lsrs	r3, r3, #5
 8007db0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007db2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007db4:	f003 031f 	and.w	r3, r3, #31
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d102      	bne.n	8007dc2 <HAL_PCD_EP_DB_Transmit+0x398>
 8007dbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dbe:	3b01      	subs	r3, #1
 8007dc0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dc4:	881b      	ldrh	r3, [r3, #0]
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	029b      	lsls	r3, r3, #10
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ddc:	b29a      	uxth	r2, r3
 8007dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007de0:	801a      	strh	r2, [r3, #0]
 8007de2:	e01b      	b.n	8007e1c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	785b      	ldrb	r3, [r3, #1]
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d117      	bne.n	8007e1c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e00:	4413      	add	r3, r2
 8007e02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	00da      	lsls	r2, r3, #3
 8007e0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e0c:	4413      	add	r3, r2
 8007e0e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e12:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e16:	b29a      	uxth	r2, r3
 8007e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e1a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6818      	ldr	r0, [r3, #0]
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	6959      	ldr	r1, [r3, #20]
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	891a      	ldrh	r2, [r3, #8]
 8007e28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	f004 fe47 	bl	800cabe <USB_WritePMA>
 8007e30:	e20a      	b.n	8008248 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	00db      	lsls	r3, r3, #3
 8007e44:	4413      	add	r3, r2
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	6812      	ldr	r2, [r2, #0]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e50:	881b      	ldrh	r3, [r3, #0]
 8007e52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e56:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	699a      	ldr	r2, [r3, #24]
 8007e5e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d307      	bcc.n	8007e76 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	699a      	ldr	r2, [r3, #24]
 8007e6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e6e:	1ad2      	subs	r2, r2, r3
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	619a      	str	r2, [r3, #24]
 8007e74:	e002      	b.n	8007e7c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	699b      	ldr	r3, [r3, #24]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f040 80f6 	bne.w	8008072 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	785b      	ldrb	r3, [r3, #1]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d126      	bne.n	8007edc <HAL_PCD_EP_DB_Transmit+0x4b2>
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	677b      	str	r3, [r7, #116]	@ 0x74
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ea2:	4413      	add	r3, r2
 8007ea4:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	00da      	lsls	r2, r3, #3
 8007eac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007eae:	4413      	add	r3, r2
 8007eb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007eb4:	673b      	str	r3, [r7, #112]	@ 0x70
 8007eb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ec0:	b29a      	uxth	r2, r3
 8007ec2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ec4:	801a      	strh	r2, [r3, #0]
 8007ec6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ec8:	881b      	ldrh	r3, [r3, #0]
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ed0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ed4:	b29a      	uxth	r2, r3
 8007ed6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ed8:	801a      	strh	r2, [r3, #0]
 8007eda:	e01a      	b.n	8007f12 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	785b      	ldrb	r3, [r3, #1]
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d116      	bne.n	8007f12 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ef8:	4413      	add	r3, r2
 8007efa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	781b      	ldrb	r3, [r3, #0]
 8007f00:	00da      	lsls	r2, r3, #3
 8007f02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007f04:	4413      	add	r3, r2
 8007f06:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f0e:	2200      	movs	r2, #0
 8007f10:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	785b      	ldrb	r3, [r3, #1]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d12f      	bne.n	8007f82 <HAL_PCD_EP_DB_Transmit+0x558>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	461a      	mov	r2, r3
 8007f36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	00da      	lsls	r2, r3, #3
 8007f46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f4a:	4413      	add	r3, r2
 8007f4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f58:	881b      	ldrh	r3, [r3, #0]
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f66:	801a      	strh	r2, [r3, #0]
 8007f68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f6c:	881b      	ldrh	r3, [r3, #0]
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f7e:	801a      	strh	r2, [r3, #0]
 8007f80:	e01c      	b.n	8007fbc <HAL_PCD_EP_DB_Transmit+0x592>
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	785b      	ldrb	r3, [r3, #1]
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d118      	bne.n	8007fbc <HAL_PCD_EP_DB_Transmit+0x592>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	461a      	mov	r2, r3
 8007f96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f9a:	4413      	add	r3, r2
 8007f9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	00da      	lsls	r2, r3, #3
 8007fa6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007faa:	4413      	add	r3, r2
 8007fac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007fb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007fb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007fb8:	2200      	movs	r2, #0
 8007fba:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	78db      	ldrb	r3, [r3, #3]
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d127      	bne.n	8008014 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	461a      	mov	r2, r3
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	4413      	add	r3, r2
 8007fd2:	881b      	ldrh	r3, [r3, #0]
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fde:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007fe2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007fe6:	f083 0320 	eor.w	r3, r3, #32
 8007fea:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	441a      	add	r2, r3
 8007ffc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008000:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008004:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800800c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008010:	b29b      	uxth	r3, r3
 8008012:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	4619      	mov	r1, r3
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f006 fd5d 	bl	800eada <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008020:	88fb      	ldrh	r3, [r7, #6]
 8008022:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008026:	2b00      	cmp	r3, #0
 8008028:	d121      	bne.n	800806e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	461a      	mov	r2, r3
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	781b      	ldrb	r3, [r3, #0]
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	4413      	add	r3, r2
 8008038:	881b      	ldrh	r3, [r3, #0]
 800803a:	b29b      	uxth	r3, r3
 800803c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008040:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008044:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	461a      	mov	r2, r3
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	441a      	add	r2, r3
 8008056:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800805a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800805e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008062:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800806a:	b29b      	uxth	r3, r3
 800806c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	e113      	b.n	800829a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008072:	88fb      	ldrh	r3, [r7, #6]
 8008074:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008078:	2b00      	cmp	r3, #0
 800807a:	d121      	bne.n	80080c0 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	461a      	mov	r2, r3
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	4413      	add	r3, r2
 800808a:	881b      	ldrh	r3, [r3, #0]
 800808c:	b29b      	uxth	r3, r3
 800808e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008092:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008096:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	461a      	mov	r2, r3
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	441a      	add	r2, r3
 80080a8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80080ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80080b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080bc:	b29b      	uxth	r3, r3
 80080be:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	f040 80be 	bne.w	8008248 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	695a      	ldr	r2, [r3, #20]
 80080d0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80080d4:	441a      	add	r2, r3
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	69da      	ldr	r2, [r3, #28]
 80080de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80080e2:	441a      	add	r2, r3
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	6a1a      	ldr	r2, [r3, #32]
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	691b      	ldr	r3, [r3, #16]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d309      	bcc.n	8008108 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	691b      	ldr	r3, [r3, #16]
 80080f8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	6a1a      	ldr	r2, [r3, #32]
 80080fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008100:	1ad2      	subs	r2, r2, r3
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	621a      	str	r2, [r3, #32]
 8008106:	e015      	b.n	8008134 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	6a1b      	ldr	r3, [r3, #32]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d107      	bne.n	8008120 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8008110:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008114:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800811e:	e009      	b.n	8008134 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	6a1b      	ldr	r3, [r3, #32]
 8008124:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	2200      	movs	r2, #0
 800812a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	2200      	movs	r2, #0
 8008130:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	785b      	ldrb	r3, [r3, #1]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d15f      	bne.n	8008202 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008150:	b29b      	uxth	r3, r3
 8008152:	461a      	mov	r2, r3
 8008154:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008156:	4413      	add	r3, r2
 8008158:	66bb      	str	r3, [r7, #104]	@ 0x68
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	00da      	lsls	r2, r3, #3
 8008160:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008162:	4413      	add	r3, r2
 8008164:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008168:	667b      	str	r3, [r7, #100]	@ 0x64
 800816a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800816c:	881b      	ldrh	r3, [r3, #0]
 800816e:	b29b      	uxth	r3, r3
 8008170:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008174:	b29a      	uxth	r2, r3
 8008176:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008178:	801a      	strh	r2, [r3, #0]
 800817a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800817c:	2b00      	cmp	r3, #0
 800817e:	d10a      	bne.n	8008196 <HAL_PCD_EP_DB_Transmit+0x76c>
 8008180:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008182:	881b      	ldrh	r3, [r3, #0]
 8008184:	b29b      	uxth	r3, r3
 8008186:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800818a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800818e:	b29a      	uxth	r2, r3
 8008190:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008192:	801a      	strh	r2, [r3, #0]
 8008194:	e04e      	b.n	8008234 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008196:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008198:	2b3e      	cmp	r3, #62	@ 0x3e
 800819a:	d816      	bhi.n	80081ca <HAL_PCD_EP_DB_Transmit+0x7a0>
 800819c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800819e:	085b      	lsrs	r3, r3, #1
 80081a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80081a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081a4:	f003 0301 	and.w	r3, r3, #1
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <HAL_PCD_EP_DB_Transmit+0x788>
 80081ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081ae:	3301      	adds	r3, #1
 80081b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80081b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081b4:	881b      	ldrh	r3, [r3, #0]
 80081b6:	b29a      	uxth	r2, r3
 80081b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	029b      	lsls	r3, r3, #10
 80081be:	b29b      	uxth	r3, r3
 80081c0:	4313      	orrs	r3, r2
 80081c2:	b29a      	uxth	r2, r3
 80081c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081c6:	801a      	strh	r2, [r3, #0]
 80081c8:	e034      	b.n	8008234 <HAL_PCD_EP_DB_Transmit+0x80a>
 80081ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081cc:	095b      	lsrs	r3, r3, #5
 80081ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80081d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081d2:	f003 031f 	and.w	r3, r3, #31
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d102      	bne.n	80081e0 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80081da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081dc:	3b01      	subs	r3, #1
 80081de:	663b      	str	r3, [r7, #96]	@ 0x60
 80081e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081e2:	881b      	ldrh	r3, [r3, #0]
 80081e4:	b29a      	uxth	r2, r3
 80081e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	029b      	lsls	r3, r3, #10
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	4313      	orrs	r3, r2
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081fa:	b29a      	uxth	r2, r3
 80081fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081fe:	801a      	strh	r2, [r3, #0]
 8008200:	e018      	b.n	8008234 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	785b      	ldrb	r3, [r3, #1]
 8008206:	2b01      	cmp	r3, #1
 8008208:	d114      	bne.n	8008234 <HAL_PCD_EP_DB_Transmit+0x80a>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008212:	b29b      	uxth	r3, r3
 8008214:	461a      	mov	r2, r3
 8008216:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008218:	4413      	add	r3, r2
 800821a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	00da      	lsls	r2, r3, #3
 8008222:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008224:	4413      	add	r3, r2
 8008226:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800822a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800822c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800822e:	b29a      	uxth	r2, r3
 8008230:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008232:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	6818      	ldr	r0, [r3, #0]
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	6959      	ldr	r1, [r3, #20]
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	895a      	ldrh	r2, [r3, #10]
 8008240:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008242:	b29b      	uxth	r3, r3
 8008244:	f004 fc3b 	bl	800cabe <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	461a      	mov	r2, r3
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	4413      	add	r3, r2
 8008256:	881b      	ldrh	r3, [r3, #0]
 8008258:	b29b      	uxth	r3, r3
 800825a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800825e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008262:	82fb      	strh	r3, [r7, #22]
 8008264:	8afb      	ldrh	r3, [r7, #22]
 8008266:	f083 0310 	eor.w	r3, r3, #16
 800826a:	82fb      	strh	r3, [r7, #22]
 800826c:	8afb      	ldrh	r3, [r7, #22]
 800826e:	f083 0320 	eor.w	r3, r3, #32
 8008272:	82fb      	strh	r3, [r7, #22]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	461a      	mov	r2, r3
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	441a      	add	r2, r3
 8008282:	8afb      	ldrh	r3, [r7, #22]
 8008284:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008288:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800828c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008290:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008294:	b29b      	uxth	r3, r3
 8008296:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3798      	adds	r7, #152	@ 0x98
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}

080082a2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80082a2:	b480      	push	{r7}
 80082a4:	b087      	sub	sp, #28
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	60f8      	str	r0, [r7, #12]
 80082aa:	607b      	str	r3, [r7, #4]
 80082ac:	460b      	mov	r3, r1
 80082ae:	817b      	strh	r3, [r7, #10]
 80082b0:	4613      	mov	r3, r2
 80082b2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80082b4:	897b      	ldrh	r3, [r7, #10]
 80082b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00b      	beq.n	80082d8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80082c0:	897b      	ldrh	r3, [r7, #10]
 80082c2:	f003 0207 	and.w	r2, r3, #7
 80082c6:	4613      	mov	r3, r2
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4413      	add	r3, r2
 80082cc:	00db      	lsls	r3, r3, #3
 80082ce:	3310      	adds	r3, #16
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	4413      	add	r3, r2
 80082d4:	617b      	str	r3, [r7, #20]
 80082d6:	e009      	b.n	80082ec <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80082d8:	897a      	ldrh	r2, [r7, #10]
 80082da:	4613      	mov	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	4413      	add	r3, r2
 80082e0:	00db      	lsls	r3, r3, #3
 80082e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	4413      	add	r3, r2
 80082ea:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80082ec:	893b      	ldrh	r3, [r7, #8]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d107      	bne.n	8008302 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	2200      	movs	r2, #0
 80082f6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	b29a      	uxth	r2, r3
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	80da      	strh	r2, [r3, #6]
 8008300:	e00b      	b.n	800831a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	2201      	movs	r2, #1
 8008306:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	b29a      	uxth	r2, r3
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	0c1b      	lsrs	r3, r3, #16
 8008314:	b29a      	uxth	r2, r3
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800831a:	2300      	movs	r3, #0
}
 800831c:	4618      	mov	r0, r3
 800831e:	371c      	adds	r7, #28
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr

08008328 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008328:	b480      	push	{r7}
 800832a:	b085      	sub	sp, #20
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2201      	movs	r2, #1
 800833a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800834c:	b29b      	uxth	r3, r3
 800834e:	f043 0301 	orr.w	r3, r3, #1
 8008352:	b29a      	uxth	r2, r3
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008360:	b29b      	uxth	r3, r3
 8008362:	f043 0302 	orr.w	r3, r3, #2
 8008366:	b29a      	uxth	r2, r3
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	3714      	adds	r7, #20
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d141      	bne.n	800840e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800838a:	4b4b      	ldr	r3, [pc, #300]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008396:	d131      	bne.n	80083fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008398:	4b47      	ldr	r3, [pc, #284]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800839a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800839e:	4a46      	ldr	r2, [pc, #280]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80083a8:	4b43      	ldr	r3, [pc, #268]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80083b0:	4a41      	ldr	r2, [pc, #260]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80083b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80083b8:	4b40      	ldr	r3, [pc, #256]	@ (80084bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2232      	movs	r2, #50	@ 0x32
 80083be:	fb02 f303 	mul.w	r3, r2, r3
 80083c2:	4a3f      	ldr	r2, [pc, #252]	@ (80084c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80083c4:	fba2 2303 	umull	r2, r3, r2, r3
 80083c8:	0c9b      	lsrs	r3, r3, #18
 80083ca:	3301      	adds	r3, #1
 80083cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80083ce:	e002      	b.n	80083d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	3b01      	subs	r3, #1
 80083d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80083d6:	4b38      	ldr	r3, [pc, #224]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083d8:	695b      	ldr	r3, [r3, #20]
 80083da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083e2:	d102      	bne.n	80083ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1f2      	bne.n	80083d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80083ea:	4b33      	ldr	r3, [pc, #204]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083ec:	695b      	ldr	r3, [r3, #20]
 80083ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083f6:	d158      	bne.n	80084aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80083f8:	2303      	movs	r3, #3
 80083fa:	e057      	b.n	80084ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80083fc:	4b2e      	ldr	r3, [pc, #184]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008402:	4a2d      	ldr	r2, [pc, #180]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008408:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800840c:	e04d      	b.n	80084aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008414:	d141      	bne.n	800849a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008416:	4b28      	ldr	r3, [pc, #160]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800841e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008422:	d131      	bne.n	8008488 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008424:	4b24      	ldr	r3, [pc, #144]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800842a:	4a23      	ldr	r2, [pc, #140]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800842c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008430:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008434:	4b20      	ldr	r3, [pc, #128]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800843c:	4a1e      	ldr	r2, [pc, #120]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800843e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008442:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008444:	4b1d      	ldr	r3, [pc, #116]	@ (80084bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2232      	movs	r2, #50	@ 0x32
 800844a:	fb02 f303 	mul.w	r3, r2, r3
 800844e:	4a1c      	ldr	r2, [pc, #112]	@ (80084c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008450:	fba2 2303 	umull	r2, r3, r2, r3
 8008454:	0c9b      	lsrs	r3, r3, #18
 8008456:	3301      	adds	r3, #1
 8008458:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800845a:	e002      	b.n	8008462 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	3b01      	subs	r3, #1
 8008460:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008462:	4b15      	ldr	r3, [pc, #84]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008464:	695b      	ldr	r3, [r3, #20]
 8008466:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800846a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800846e:	d102      	bne.n	8008476 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1f2      	bne.n	800845c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008476:	4b10      	ldr	r3, [pc, #64]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800847e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008482:	d112      	bne.n	80084aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008484:	2303      	movs	r3, #3
 8008486:	e011      	b.n	80084ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008488:	4b0b      	ldr	r3, [pc, #44]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800848a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800848e:	4a0a      	ldr	r2, [pc, #40]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008494:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008498:	e007      	b.n	80084aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800849a:	4b07      	ldr	r3, [pc, #28]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80084a2:	4a05      	ldr	r2, [pc, #20]	@ (80084b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80084a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80084a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80084aa:	2300      	movs	r3, #0
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3714      	adds	r7, #20
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr
 80084b8:	40007000 	.word	0x40007000
 80084bc:	20000004 	.word	0x20000004
 80084c0:	431bde83 	.word	0x431bde83

080084c4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80084c4:	b480      	push	{r7}
 80084c6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80084c8:	4b05      	ldr	r3, [pc, #20]	@ (80084e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	4a04      	ldr	r2, [pc, #16]	@ (80084e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80084ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80084d2:	6093      	str	r3, [r2, #8]
}
 80084d4:	bf00      	nop
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	40007000 	.word	0x40007000

080084e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b088      	sub	sp, #32
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d101      	bne.n	80084f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	e2fe      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f003 0301 	and.w	r3, r3, #1
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d075      	beq.n	80085ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008502:	4b97      	ldr	r3, [pc, #604]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	f003 030c 	and.w	r3, r3, #12
 800850a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800850c:	4b94      	ldr	r3, [pc, #592]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	f003 0303 	and.w	r3, r3, #3
 8008514:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	2b0c      	cmp	r3, #12
 800851a:	d102      	bne.n	8008522 <HAL_RCC_OscConfig+0x3e>
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	2b03      	cmp	r3, #3
 8008520:	d002      	beq.n	8008528 <HAL_RCC_OscConfig+0x44>
 8008522:	69bb      	ldr	r3, [r7, #24]
 8008524:	2b08      	cmp	r3, #8
 8008526:	d10b      	bne.n	8008540 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008528:	4b8d      	ldr	r3, [pc, #564]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d05b      	beq.n	80085ec <HAL_RCC_OscConfig+0x108>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d157      	bne.n	80085ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800853c:	2301      	movs	r3, #1
 800853e:	e2d9      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008548:	d106      	bne.n	8008558 <HAL_RCC_OscConfig+0x74>
 800854a:	4b85      	ldr	r3, [pc, #532]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a84      	ldr	r2, [pc, #528]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008554:	6013      	str	r3, [r2, #0]
 8008556:	e01d      	b.n	8008594 <HAL_RCC_OscConfig+0xb0>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008560:	d10c      	bne.n	800857c <HAL_RCC_OscConfig+0x98>
 8008562:	4b7f      	ldr	r3, [pc, #508]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a7e      	ldr	r2, [pc, #504]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800856c:	6013      	str	r3, [r2, #0]
 800856e:	4b7c      	ldr	r3, [pc, #496]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a7b      	ldr	r2, [pc, #492]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008578:	6013      	str	r3, [r2, #0]
 800857a:	e00b      	b.n	8008594 <HAL_RCC_OscConfig+0xb0>
 800857c:	4b78      	ldr	r3, [pc, #480]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a77      	ldr	r2, [pc, #476]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008586:	6013      	str	r3, [r2, #0]
 8008588:	4b75      	ldr	r3, [pc, #468]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a74      	ldr	r2, [pc, #464]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800858e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d013      	beq.n	80085c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800859c:	f7fa fe06 	bl	80031ac <HAL_GetTick>
 80085a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085a2:	e008      	b.n	80085b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085a4:	f7fa fe02 	bl	80031ac <HAL_GetTick>
 80085a8:	4602      	mov	r2, r0
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	1ad3      	subs	r3, r2, r3
 80085ae:	2b64      	cmp	r3, #100	@ 0x64
 80085b0:	d901      	bls.n	80085b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80085b2:	2303      	movs	r3, #3
 80085b4:	e29e      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085b6:	4b6a      	ldr	r3, [pc, #424]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d0f0      	beq.n	80085a4 <HAL_RCC_OscConfig+0xc0>
 80085c2:	e014      	b.n	80085ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085c4:	f7fa fdf2 	bl	80031ac <HAL_GetTick>
 80085c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80085ca:	e008      	b.n	80085de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085cc:	f7fa fdee 	bl	80031ac <HAL_GetTick>
 80085d0:	4602      	mov	r2, r0
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	1ad3      	subs	r3, r2, r3
 80085d6:	2b64      	cmp	r3, #100	@ 0x64
 80085d8:	d901      	bls.n	80085de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e28a      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80085de:	4b60      	ldr	r3, [pc, #384]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1f0      	bne.n	80085cc <HAL_RCC_OscConfig+0xe8>
 80085ea:	e000      	b.n	80085ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0302 	and.w	r3, r3, #2
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d075      	beq.n	80086e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80085fa:	4b59      	ldr	r3, [pc, #356]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f003 030c 	and.w	r3, r3, #12
 8008602:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008604:	4b56      	ldr	r3, [pc, #344]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	f003 0303 	and.w	r3, r3, #3
 800860c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	2b0c      	cmp	r3, #12
 8008612:	d102      	bne.n	800861a <HAL_RCC_OscConfig+0x136>
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	2b02      	cmp	r3, #2
 8008618:	d002      	beq.n	8008620 <HAL_RCC_OscConfig+0x13c>
 800861a:	69bb      	ldr	r3, [r7, #24]
 800861c:	2b04      	cmp	r3, #4
 800861e:	d11f      	bne.n	8008660 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008620:	4b4f      	ldr	r3, [pc, #316]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008628:	2b00      	cmp	r3, #0
 800862a:	d005      	beq.n	8008638 <HAL_RCC_OscConfig+0x154>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d101      	bne.n	8008638 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008634:	2301      	movs	r3, #1
 8008636:	e25d      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008638:	4b49      	ldr	r3, [pc, #292]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	691b      	ldr	r3, [r3, #16]
 8008644:	061b      	lsls	r3, r3, #24
 8008646:	4946      	ldr	r1, [pc, #280]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008648:	4313      	orrs	r3, r2
 800864a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800864c:	4b45      	ldr	r3, [pc, #276]	@ (8008764 <HAL_RCC_OscConfig+0x280>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4618      	mov	r0, r3
 8008652:	f7fa fd5f 	bl	8003114 <HAL_InitTick>
 8008656:	4603      	mov	r3, r0
 8008658:	2b00      	cmp	r3, #0
 800865a:	d043      	beq.n	80086e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	e249      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d023      	beq.n	80086b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008668:	4b3d      	ldr	r3, [pc, #244]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a3c      	ldr	r2, [pc, #240]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800866e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008674:	f7fa fd9a 	bl	80031ac <HAL_GetTick>
 8008678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800867a:	e008      	b.n	800868e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800867c:	f7fa fd96 	bl	80031ac <HAL_GetTick>
 8008680:	4602      	mov	r2, r0
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	1ad3      	subs	r3, r2, r3
 8008686:	2b02      	cmp	r3, #2
 8008688:	d901      	bls.n	800868e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800868a:	2303      	movs	r3, #3
 800868c:	e232      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800868e:	4b34      	ldr	r3, [pc, #208]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008696:	2b00      	cmp	r3, #0
 8008698:	d0f0      	beq.n	800867c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800869a:	4b31      	ldr	r3, [pc, #196]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	061b      	lsls	r3, r3, #24
 80086a8:	492d      	ldr	r1, [pc, #180]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 80086aa:	4313      	orrs	r3, r2
 80086ac:	604b      	str	r3, [r1, #4]
 80086ae:	e01a      	b.n	80086e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80086b0:	4b2b      	ldr	r3, [pc, #172]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a2a      	ldr	r2, [pc, #168]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 80086b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086bc:	f7fa fd76 	bl	80031ac <HAL_GetTick>
 80086c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80086c2:	e008      	b.n	80086d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086c4:	f7fa fd72 	bl	80031ac <HAL_GetTick>
 80086c8:	4602      	mov	r2, r0
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	2b02      	cmp	r3, #2
 80086d0:	d901      	bls.n	80086d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80086d2:	2303      	movs	r3, #3
 80086d4:	e20e      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80086d6:	4b22      	ldr	r3, [pc, #136]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1f0      	bne.n	80086c4 <HAL_RCC_OscConfig+0x1e0>
 80086e2:	e000      	b.n	80086e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80086e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f003 0308 	and.w	r3, r3, #8
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d041      	beq.n	8008776 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	695b      	ldr	r3, [r3, #20]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d01c      	beq.n	8008734 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086fa:	4b19      	ldr	r3, [pc, #100]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 80086fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008700:	4a17      	ldr	r2, [pc, #92]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008702:	f043 0301 	orr.w	r3, r3, #1
 8008706:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800870a:	f7fa fd4f 	bl	80031ac <HAL_GetTick>
 800870e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008710:	e008      	b.n	8008724 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008712:	f7fa fd4b 	bl	80031ac <HAL_GetTick>
 8008716:	4602      	mov	r2, r0
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	1ad3      	subs	r3, r2, r3
 800871c:	2b02      	cmp	r3, #2
 800871e:	d901      	bls.n	8008724 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e1e7      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008724:	4b0e      	ldr	r3, [pc, #56]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800872a:	f003 0302 	and.w	r3, r3, #2
 800872e:	2b00      	cmp	r3, #0
 8008730:	d0ef      	beq.n	8008712 <HAL_RCC_OscConfig+0x22e>
 8008732:	e020      	b.n	8008776 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008734:	4b0a      	ldr	r3, [pc, #40]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 8008736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800873a:	4a09      	ldr	r2, [pc, #36]	@ (8008760 <HAL_RCC_OscConfig+0x27c>)
 800873c:	f023 0301 	bic.w	r3, r3, #1
 8008740:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008744:	f7fa fd32 	bl	80031ac <HAL_GetTick>
 8008748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800874a:	e00d      	b.n	8008768 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800874c:	f7fa fd2e 	bl	80031ac <HAL_GetTick>
 8008750:	4602      	mov	r2, r0
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	1ad3      	subs	r3, r2, r3
 8008756:	2b02      	cmp	r3, #2
 8008758:	d906      	bls.n	8008768 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800875a:	2303      	movs	r3, #3
 800875c:	e1ca      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
 800875e:	bf00      	nop
 8008760:	40021000 	.word	0x40021000
 8008764:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008768:	4b8c      	ldr	r3, [pc, #560]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 800876a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800876e:	f003 0302 	and.w	r3, r3, #2
 8008772:	2b00      	cmp	r3, #0
 8008774:	d1ea      	bne.n	800874c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 0304 	and.w	r3, r3, #4
 800877e:	2b00      	cmp	r3, #0
 8008780:	f000 80a6 	beq.w	80088d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008784:	2300      	movs	r3, #0
 8008786:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008788:	4b84      	ldr	r3, [pc, #528]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 800878a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800878c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d101      	bne.n	8008798 <HAL_RCC_OscConfig+0x2b4>
 8008794:	2301      	movs	r3, #1
 8008796:	e000      	b.n	800879a <HAL_RCC_OscConfig+0x2b6>
 8008798:	2300      	movs	r3, #0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d00d      	beq.n	80087ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800879e:	4b7f      	ldr	r3, [pc, #508]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 80087a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087a2:	4a7e      	ldr	r2, [pc, #504]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 80087a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80087aa:	4b7c      	ldr	r3, [pc, #496]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 80087ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087b2:	60fb      	str	r3, [r7, #12]
 80087b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80087b6:	2301      	movs	r3, #1
 80087b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80087ba:	4b79      	ldr	r3, [pc, #484]	@ (80089a0 <HAL_RCC_OscConfig+0x4bc>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d118      	bne.n	80087f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80087c6:	4b76      	ldr	r3, [pc, #472]	@ (80089a0 <HAL_RCC_OscConfig+0x4bc>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a75      	ldr	r2, [pc, #468]	@ (80089a0 <HAL_RCC_OscConfig+0x4bc>)
 80087cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80087d2:	f7fa fceb 	bl	80031ac <HAL_GetTick>
 80087d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80087d8:	e008      	b.n	80087ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087da:	f7fa fce7 	bl	80031ac <HAL_GetTick>
 80087de:	4602      	mov	r2, r0
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	1ad3      	subs	r3, r2, r3
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d901      	bls.n	80087ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80087e8:	2303      	movs	r3, #3
 80087ea:	e183      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80087ec:	4b6c      	ldr	r3, [pc, #432]	@ (80089a0 <HAL_RCC_OscConfig+0x4bc>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d0f0      	beq.n	80087da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d108      	bne.n	8008812 <HAL_RCC_OscConfig+0x32e>
 8008800:	4b66      	ldr	r3, [pc, #408]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008806:	4a65      	ldr	r2, [pc, #404]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008808:	f043 0301 	orr.w	r3, r3, #1
 800880c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008810:	e024      	b.n	800885c <HAL_RCC_OscConfig+0x378>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	2b05      	cmp	r3, #5
 8008818:	d110      	bne.n	800883c <HAL_RCC_OscConfig+0x358>
 800881a:	4b60      	ldr	r3, [pc, #384]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 800881c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008820:	4a5e      	ldr	r2, [pc, #376]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008822:	f043 0304 	orr.w	r3, r3, #4
 8008826:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800882a:	4b5c      	ldr	r3, [pc, #368]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 800882c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008830:	4a5a      	ldr	r2, [pc, #360]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008832:	f043 0301 	orr.w	r3, r3, #1
 8008836:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800883a:	e00f      	b.n	800885c <HAL_RCC_OscConfig+0x378>
 800883c:	4b57      	ldr	r3, [pc, #348]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 800883e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008842:	4a56      	ldr	r2, [pc, #344]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008844:	f023 0301 	bic.w	r3, r3, #1
 8008848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800884c:	4b53      	ldr	r3, [pc, #332]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 800884e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008852:	4a52      	ldr	r2, [pc, #328]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008854:	f023 0304 	bic.w	r3, r3, #4
 8008858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d016      	beq.n	8008892 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008864:	f7fa fca2 	bl	80031ac <HAL_GetTick>
 8008868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800886a:	e00a      	b.n	8008882 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800886c:	f7fa fc9e 	bl	80031ac <HAL_GetTick>
 8008870:	4602      	mov	r2, r0
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800887a:	4293      	cmp	r3, r2
 800887c:	d901      	bls.n	8008882 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800887e:	2303      	movs	r3, #3
 8008880:	e138      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008882:	4b46      	ldr	r3, [pc, #280]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008888:	f003 0302 	and.w	r3, r3, #2
 800888c:	2b00      	cmp	r3, #0
 800888e:	d0ed      	beq.n	800886c <HAL_RCC_OscConfig+0x388>
 8008890:	e015      	b.n	80088be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008892:	f7fa fc8b 	bl	80031ac <HAL_GetTick>
 8008896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008898:	e00a      	b.n	80088b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800889a:	f7fa fc87 	bl	80031ac <HAL_GetTick>
 800889e:	4602      	mov	r2, r0
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	1ad3      	subs	r3, r2, r3
 80088a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d901      	bls.n	80088b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80088ac:	2303      	movs	r3, #3
 80088ae:	e121      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80088b0:	4b3a      	ldr	r3, [pc, #232]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 80088b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088b6:	f003 0302 	and.w	r3, r3, #2
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1ed      	bne.n	800889a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80088be:	7ffb      	ldrb	r3, [r7, #31]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d105      	bne.n	80088d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088c4:	4b35      	ldr	r3, [pc, #212]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 80088c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088c8:	4a34      	ldr	r2, [pc, #208]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 80088ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088ce:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f003 0320 	and.w	r3, r3, #32
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d03c      	beq.n	8008956 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	699b      	ldr	r3, [r3, #24]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d01c      	beq.n	800891e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80088e4:	4b2d      	ldr	r3, [pc, #180]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 80088e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80088ea:	4a2c      	ldr	r2, [pc, #176]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 80088ec:	f043 0301 	orr.w	r3, r3, #1
 80088f0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088f4:	f7fa fc5a 	bl	80031ac <HAL_GetTick>
 80088f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80088fa:	e008      	b.n	800890e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80088fc:	f7fa fc56 	bl	80031ac <HAL_GetTick>
 8008900:	4602      	mov	r2, r0
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	1ad3      	subs	r3, r2, r3
 8008906:	2b02      	cmp	r3, #2
 8008908:	d901      	bls.n	800890e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800890a:	2303      	movs	r3, #3
 800890c:	e0f2      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800890e:	4b23      	ldr	r3, [pc, #140]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008910:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008914:	f003 0302 	and.w	r3, r3, #2
 8008918:	2b00      	cmp	r3, #0
 800891a:	d0ef      	beq.n	80088fc <HAL_RCC_OscConfig+0x418>
 800891c:	e01b      	b.n	8008956 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800891e:	4b1f      	ldr	r3, [pc, #124]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008920:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008924:	4a1d      	ldr	r2, [pc, #116]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008926:	f023 0301 	bic.w	r3, r3, #1
 800892a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800892e:	f7fa fc3d 	bl	80031ac <HAL_GetTick>
 8008932:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008934:	e008      	b.n	8008948 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008936:	f7fa fc39 	bl	80031ac <HAL_GetTick>
 800893a:	4602      	mov	r2, r0
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	1ad3      	subs	r3, r2, r3
 8008940:	2b02      	cmp	r3, #2
 8008942:	d901      	bls.n	8008948 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008944:	2303      	movs	r3, #3
 8008946:	e0d5      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008948:	4b14      	ldr	r3, [pc, #80]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 800894a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800894e:	f003 0302 	and.w	r3, r3, #2
 8008952:	2b00      	cmp	r3, #0
 8008954:	d1ef      	bne.n	8008936 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	2b00      	cmp	r3, #0
 800895c:	f000 80c9 	beq.w	8008af2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008960:	4b0e      	ldr	r3, [pc, #56]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	f003 030c 	and.w	r3, r3, #12
 8008968:	2b0c      	cmp	r3, #12
 800896a:	f000 8083 	beq.w	8008a74 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	69db      	ldr	r3, [r3, #28]
 8008972:	2b02      	cmp	r3, #2
 8008974:	d15e      	bne.n	8008a34 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008976:	4b09      	ldr	r3, [pc, #36]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a08      	ldr	r2, [pc, #32]	@ (800899c <HAL_RCC_OscConfig+0x4b8>)
 800897c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008980:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008982:	f7fa fc13 	bl	80031ac <HAL_GetTick>
 8008986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008988:	e00c      	b.n	80089a4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800898a:	f7fa fc0f 	bl	80031ac <HAL_GetTick>
 800898e:	4602      	mov	r2, r0
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	1ad3      	subs	r3, r2, r3
 8008994:	2b02      	cmp	r3, #2
 8008996:	d905      	bls.n	80089a4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	e0ab      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
 800899c:	40021000 	.word	0x40021000
 80089a0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089a4:	4b55      	ldr	r3, [pc, #340]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d1ec      	bne.n	800898a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80089b0:	4b52      	ldr	r3, [pc, #328]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 80089b2:	68da      	ldr	r2, [r3, #12]
 80089b4:	4b52      	ldr	r3, [pc, #328]	@ (8008b00 <HAL_RCC_OscConfig+0x61c>)
 80089b6:	4013      	ands	r3, r2
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	6a11      	ldr	r1, [r2, #32]
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80089c0:	3a01      	subs	r2, #1
 80089c2:	0112      	lsls	r2, r2, #4
 80089c4:	4311      	orrs	r1, r2
 80089c6:	687a      	ldr	r2, [r7, #4]
 80089c8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80089ca:	0212      	lsls	r2, r2, #8
 80089cc:	4311      	orrs	r1, r2
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80089d2:	0852      	lsrs	r2, r2, #1
 80089d4:	3a01      	subs	r2, #1
 80089d6:	0552      	lsls	r2, r2, #21
 80089d8:	4311      	orrs	r1, r2
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80089de:	0852      	lsrs	r2, r2, #1
 80089e0:	3a01      	subs	r2, #1
 80089e2:	0652      	lsls	r2, r2, #25
 80089e4:	4311      	orrs	r1, r2
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80089ea:	06d2      	lsls	r2, r2, #27
 80089ec:	430a      	orrs	r2, r1
 80089ee:	4943      	ldr	r1, [pc, #268]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 80089f0:	4313      	orrs	r3, r2
 80089f2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80089f4:	4b41      	ldr	r3, [pc, #260]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a40      	ldr	r2, [pc, #256]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 80089fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80089fe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008a00:	4b3e      	ldr	r3, [pc, #248]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	4a3d      	ldr	r2, [pc, #244]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a0a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a0c:	f7fa fbce 	bl	80031ac <HAL_GetTick>
 8008a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a12:	e008      	b.n	8008a26 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a14:	f7fa fbca 	bl	80031ac <HAL_GetTick>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	693b      	ldr	r3, [r7, #16]
 8008a1c:	1ad3      	subs	r3, r2, r3
 8008a1e:	2b02      	cmp	r3, #2
 8008a20:	d901      	bls.n	8008a26 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008a22:	2303      	movs	r3, #3
 8008a24:	e066      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a26:	4b35      	ldr	r3, [pc, #212]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d0f0      	beq.n	8008a14 <HAL_RCC_OscConfig+0x530>
 8008a32:	e05e      	b.n	8008af2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a34:	4b31      	ldr	r3, [pc, #196]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a30      	ldr	r2, [pc, #192]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a40:	f7fa fbb4 	bl	80031ac <HAL_GetTick>
 8008a44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a46:	e008      	b.n	8008a5a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a48:	f7fa fbb0 	bl	80031ac <HAL_GetTick>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	2b02      	cmp	r3, #2
 8008a54:	d901      	bls.n	8008a5a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	e04c      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a5a:	4b28      	ldr	r3, [pc, #160]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d1f0      	bne.n	8008a48 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008a66:	4b25      	ldr	r3, [pc, #148]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a68:	68da      	ldr	r2, [r3, #12]
 8008a6a:	4924      	ldr	r1, [pc, #144]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a6c:	4b25      	ldr	r3, [pc, #148]	@ (8008b04 <HAL_RCC_OscConfig+0x620>)
 8008a6e:	4013      	ands	r3, r2
 8008a70:	60cb      	str	r3, [r1, #12]
 8008a72:	e03e      	b.n	8008af2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	69db      	ldr	r3, [r3, #28]
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d101      	bne.n	8008a80 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008a7c:	2301      	movs	r3, #1
 8008a7e:	e039      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008a80:	4b1e      	ldr	r3, [pc, #120]	@ (8008afc <HAL_RCC_OscConfig+0x618>)
 8008a82:	68db      	ldr	r3, [r3, #12]
 8008a84:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	f003 0203 	and.w	r2, r3, #3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6a1b      	ldr	r3, [r3, #32]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d12c      	bne.n	8008aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a9e:	3b01      	subs	r3, #1
 8008aa0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d123      	bne.n	8008aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d11b      	bne.n	8008aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ac0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d113      	bne.n	8008aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ad0:	085b      	lsrs	r3, r3, #1
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d109      	bne.n	8008aee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ae4:	085b      	lsrs	r3, r3, #1
 8008ae6:	3b01      	subs	r3, #1
 8008ae8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d001      	beq.n	8008af2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e000      	b.n	8008af4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3720      	adds	r7, #32
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	40021000 	.word	0x40021000
 8008b00:	019f800c 	.word	0x019f800c
 8008b04:	feeefffc 	.word	0xfeeefffc

08008b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b086      	sub	sp, #24
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008b12:	2300      	movs	r3, #0
 8008b14:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d101      	bne.n	8008b20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e11e      	b.n	8008d5e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008b20:	4b91      	ldr	r3, [pc, #580]	@ (8008d68 <HAL_RCC_ClockConfig+0x260>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f003 030f 	and.w	r3, r3, #15
 8008b28:	683a      	ldr	r2, [r7, #0]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d910      	bls.n	8008b50 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b2e:	4b8e      	ldr	r3, [pc, #568]	@ (8008d68 <HAL_RCC_ClockConfig+0x260>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f023 020f 	bic.w	r2, r3, #15
 8008b36:	498c      	ldr	r1, [pc, #560]	@ (8008d68 <HAL_RCC_ClockConfig+0x260>)
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b3e:	4b8a      	ldr	r3, [pc, #552]	@ (8008d68 <HAL_RCC_ClockConfig+0x260>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 030f 	and.w	r3, r3, #15
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d001      	beq.n	8008b50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e106      	b.n	8008d5e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f003 0301 	and.w	r3, r3, #1
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d073      	beq.n	8008c44 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	685b      	ldr	r3, [r3, #4]
 8008b60:	2b03      	cmp	r3, #3
 8008b62:	d129      	bne.n	8008bb8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b64:	4b81      	ldr	r3, [pc, #516]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d101      	bne.n	8008b74 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	e0f4      	b.n	8008d5e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008b74:	f000 f99e 	bl	8008eb4 <RCC_GetSysClockFreqFromPLLSource>
 8008b78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	4a7c      	ldr	r2, [pc, #496]	@ (8008d70 <HAL_RCC_ClockConfig+0x268>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d93f      	bls.n	8008c02 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008b82:	4b7a      	ldr	r3, [pc, #488]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d009      	beq.n	8008ba2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d033      	beq.n	8008c02 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d12f      	bne.n	8008c02 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008ba2:	4b72      	ldr	r3, [pc, #456]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008ba4:	689b      	ldr	r3, [r3, #8]
 8008ba6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008baa:	4a70      	ldr	r2, [pc, #448]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bb0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008bb2:	2380      	movs	r3, #128	@ 0x80
 8008bb4:	617b      	str	r3, [r7, #20]
 8008bb6:	e024      	b.n	8008c02 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	2b02      	cmp	r3, #2
 8008bbe:	d107      	bne.n	8008bd0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008bc0:	4b6a      	ldr	r3, [pc, #424]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d109      	bne.n	8008be0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e0c6      	b.n	8008d5e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008bd0:	4b66      	ldr	r3, [pc, #408]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d101      	bne.n	8008be0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	e0be      	b.n	8008d5e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008be0:	f000 f8ce 	bl	8008d80 <HAL_RCC_GetSysClockFreq>
 8008be4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	4a61      	ldr	r2, [pc, #388]	@ (8008d70 <HAL_RCC_ClockConfig+0x268>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d909      	bls.n	8008c02 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008bee:	4b5f      	ldr	r3, [pc, #380]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bf6:	4a5d      	ldr	r2, [pc, #372]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008bf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bfc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008bfe:	2380      	movs	r3, #128	@ 0x80
 8008c00:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008c02:	4b5a      	ldr	r3, [pc, #360]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	f023 0203 	bic.w	r2, r3, #3
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	4957      	ldr	r1, [pc, #348]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c10:	4313      	orrs	r3, r2
 8008c12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c14:	f7fa faca 	bl	80031ac <HAL_GetTick>
 8008c18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c1a:	e00a      	b.n	8008c32 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c1c:	f7fa fac6 	bl	80031ac <HAL_GetTick>
 8008c20:	4602      	mov	r2, r0
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	1ad3      	subs	r3, r2, r3
 8008c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d901      	bls.n	8008c32 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008c2e:	2303      	movs	r3, #3
 8008c30:	e095      	b.n	8008d5e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c32:	4b4e      	ldr	r3, [pc, #312]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f003 020c 	and.w	r2, r3, #12
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d1eb      	bne.n	8008c1c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f003 0302 	and.w	r3, r3, #2
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d023      	beq.n	8008c98 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f003 0304 	and.w	r3, r3, #4
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d005      	beq.n	8008c68 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008c5c:	4b43      	ldr	r3, [pc, #268]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	4a42      	ldr	r2, [pc, #264]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008c66:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f003 0308 	and.w	r3, r3, #8
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d007      	beq.n	8008c84 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008c74:	4b3d      	ldr	r3, [pc, #244]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008c7c:	4a3b      	ldr	r2, [pc, #236]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c7e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008c82:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c84:	4b39      	ldr	r3, [pc, #228]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	4936      	ldr	r1, [pc, #216]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008c92:	4313      	orrs	r3, r2
 8008c94:	608b      	str	r3, [r1, #8]
 8008c96:	e008      	b.n	8008caa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	2b80      	cmp	r3, #128	@ 0x80
 8008c9c:	d105      	bne.n	8008caa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008c9e:	4b33      	ldr	r3, [pc, #204]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	4a32      	ldr	r2, [pc, #200]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008ca4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ca8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008caa:	4b2f      	ldr	r3, [pc, #188]	@ (8008d68 <HAL_RCC_ClockConfig+0x260>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f003 030f 	and.w	r3, r3, #15
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d21d      	bcs.n	8008cf4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cb8:	4b2b      	ldr	r3, [pc, #172]	@ (8008d68 <HAL_RCC_ClockConfig+0x260>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f023 020f 	bic.w	r2, r3, #15
 8008cc0:	4929      	ldr	r1, [pc, #164]	@ (8008d68 <HAL_RCC_ClockConfig+0x260>)
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008cc8:	f7fa fa70 	bl	80031ac <HAL_GetTick>
 8008ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cce:	e00a      	b.n	8008ce6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cd0:	f7fa fa6c 	bl	80031ac <HAL_GetTick>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	1ad3      	subs	r3, r2, r3
 8008cda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d901      	bls.n	8008ce6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008ce2:	2303      	movs	r3, #3
 8008ce4:	e03b      	b.n	8008d5e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ce6:	4b20      	ldr	r3, [pc, #128]	@ (8008d68 <HAL_RCC_ClockConfig+0x260>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f003 030f 	and.w	r3, r3, #15
 8008cee:	683a      	ldr	r2, [r7, #0]
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d1ed      	bne.n	8008cd0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0304 	and.w	r3, r3, #4
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d008      	beq.n	8008d12 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d00:	4b1a      	ldr	r3, [pc, #104]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	4917      	ldr	r1, [pc, #92]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f003 0308 	and.w	r3, r3, #8
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d009      	beq.n	8008d32 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d1e:	4b13      	ldr	r3, [pc, #76]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008d20:	689b      	ldr	r3, [r3, #8]
 8008d22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	691b      	ldr	r3, [r3, #16]
 8008d2a:	00db      	lsls	r3, r3, #3
 8008d2c:	490f      	ldr	r1, [pc, #60]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008d32:	f000 f825 	bl	8008d80 <HAL_RCC_GetSysClockFreq>
 8008d36:	4602      	mov	r2, r0
 8008d38:	4b0c      	ldr	r3, [pc, #48]	@ (8008d6c <HAL_RCC_ClockConfig+0x264>)
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	091b      	lsrs	r3, r3, #4
 8008d3e:	f003 030f 	and.w	r3, r3, #15
 8008d42:	490c      	ldr	r1, [pc, #48]	@ (8008d74 <HAL_RCC_ClockConfig+0x26c>)
 8008d44:	5ccb      	ldrb	r3, [r1, r3]
 8008d46:	f003 031f 	and.w	r3, r3, #31
 8008d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8008d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8008d78 <HAL_RCC_ClockConfig+0x270>)
 8008d50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008d52:	4b0a      	ldr	r3, [pc, #40]	@ (8008d7c <HAL_RCC_ClockConfig+0x274>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7fa f9dc 	bl	8003114 <HAL_InitTick>
 8008d5c:	4603      	mov	r3, r0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3718      	adds	r7, #24
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	40022000 	.word	0x40022000
 8008d6c:	40021000 	.word	0x40021000
 8008d70:	04c4b400 	.word	0x04c4b400
 8008d74:	080115e8 	.word	0x080115e8
 8008d78:	20000004 	.word	0x20000004
 8008d7c:	20000008 	.word	0x20000008

08008d80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b087      	sub	sp, #28
 8008d84:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008d86:	4b2c      	ldr	r3, [pc, #176]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d88:	689b      	ldr	r3, [r3, #8]
 8008d8a:	f003 030c 	and.w	r3, r3, #12
 8008d8e:	2b04      	cmp	r3, #4
 8008d90:	d102      	bne.n	8008d98 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008d92:	4b2a      	ldr	r3, [pc, #168]	@ (8008e3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008d94:	613b      	str	r3, [r7, #16]
 8008d96:	e047      	b.n	8008e28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008d98:	4b27      	ldr	r3, [pc, #156]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	f003 030c 	and.w	r3, r3, #12
 8008da0:	2b08      	cmp	r3, #8
 8008da2:	d102      	bne.n	8008daa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008da4:	4b26      	ldr	r3, [pc, #152]	@ (8008e40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008da6:	613b      	str	r3, [r7, #16]
 8008da8:	e03e      	b.n	8008e28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008daa:	4b23      	ldr	r3, [pc, #140]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	f003 030c 	and.w	r3, r3, #12
 8008db2:	2b0c      	cmp	r3, #12
 8008db4:	d136      	bne.n	8008e24 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008db6:	4b20      	ldr	r3, [pc, #128]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	f003 0303 	and.w	r3, r3, #3
 8008dbe:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008dc2:	68db      	ldr	r3, [r3, #12]
 8008dc4:	091b      	lsrs	r3, r3, #4
 8008dc6:	f003 030f 	and.w	r3, r3, #15
 8008dca:	3301      	adds	r3, #1
 8008dcc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2b03      	cmp	r3, #3
 8008dd2:	d10c      	bne.n	8008dee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008dd4:	4a1a      	ldr	r2, [pc, #104]	@ (8008e40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ddc:	4a16      	ldr	r2, [pc, #88]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008dde:	68d2      	ldr	r2, [r2, #12]
 8008de0:	0a12      	lsrs	r2, r2, #8
 8008de2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008de6:	fb02 f303 	mul.w	r3, r2, r3
 8008dea:	617b      	str	r3, [r7, #20]
      break;
 8008dec:	e00c      	b.n	8008e08 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008dee:	4a13      	ldr	r2, [pc, #76]	@ (8008e3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008df6:	4a10      	ldr	r2, [pc, #64]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008df8:	68d2      	ldr	r2, [r2, #12]
 8008dfa:	0a12      	lsrs	r2, r2, #8
 8008dfc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008e00:	fb02 f303 	mul.w	r3, r2, r3
 8008e04:	617b      	str	r3, [r7, #20]
      break;
 8008e06:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008e08:	4b0b      	ldr	r3, [pc, #44]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	0e5b      	lsrs	r3, r3, #25
 8008e0e:	f003 0303 	and.w	r3, r3, #3
 8008e12:	3301      	adds	r3, #1
 8008e14:	005b      	lsls	r3, r3, #1
 8008e16:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008e18:	697a      	ldr	r2, [r7, #20]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e20:	613b      	str	r3, [r7, #16]
 8008e22:	e001      	b.n	8008e28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008e24:	2300      	movs	r3, #0
 8008e26:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008e28:	693b      	ldr	r3, [r7, #16]
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	40021000 	.word	0x40021000
 8008e3c:	00f42400 	.word	0x00f42400
 8008e40:	007a1200 	.word	0x007a1200

08008e44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e44:	b480      	push	{r7}
 8008e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008e48:	4b03      	ldr	r3, [pc, #12]	@ (8008e58 <HAL_RCC_GetHCLKFreq+0x14>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	20000004 	.word	0x20000004

08008e5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008e60:	f7ff fff0 	bl	8008e44 <HAL_RCC_GetHCLKFreq>
 8008e64:	4602      	mov	r2, r0
 8008e66:	4b06      	ldr	r3, [pc, #24]	@ (8008e80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	0a1b      	lsrs	r3, r3, #8
 8008e6c:	f003 0307 	and.w	r3, r3, #7
 8008e70:	4904      	ldr	r1, [pc, #16]	@ (8008e84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008e72:	5ccb      	ldrb	r3, [r1, r3]
 8008e74:	f003 031f 	and.w	r3, r3, #31
 8008e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	40021000 	.word	0x40021000
 8008e84:	080115f8 	.word	0x080115f8

08008e88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008e8c:	f7ff ffda 	bl	8008e44 <HAL_RCC_GetHCLKFreq>
 8008e90:	4602      	mov	r2, r0
 8008e92:	4b06      	ldr	r3, [pc, #24]	@ (8008eac <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	0adb      	lsrs	r3, r3, #11
 8008e98:	f003 0307 	and.w	r3, r3, #7
 8008e9c:	4904      	ldr	r1, [pc, #16]	@ (8008eb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008e9e:	5ccb      	ldrb	r3, [r1, r3]
 8008ea0:	f003 031f 	and.w	r3, r3, #31
 8008ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	bd80      	pop	{r7, pc}
 8008eac:	40021000 	.word	0x40021000
 8008eb0:	080115f8 	.word	0x080115f8

08008eb4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b087      	sub	sp, #28
 8008eb8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008eba:	4b1e      	ldr	r3, [pc, #120]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ebc:	68db      	ldr	r3, [r3, #12]
 8008ebe:	f003 0303 	and.w	r3, r3, #3
 8008ec2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	091b      	lsrs	r3, r3, #4
 8008eca:	f003 030f 	and.w	r3, r3, #15
 8008ece:	3301      	adds	r3, #1
 8008ed0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	2b03      	cmp	r3, #3
 8008ed6:	d10c      	bne.n	8008ef2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008ed8:	4a17      	ldr	r2, [pc, #92]	@ (8008f38 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ee0:	4a14      	ldr	r2, [pc, #80]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ee2:	68d2      	ldr	r2, [r2, #12]
 8008ee4:	0a12      	lsrs	r2, r2, #8
 8008ee6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008eea:	fb02 f303 	mul.w	r3, r2, r3
 8008eee:	617b      	str	r3, [r7, #20]
    break;
 8008ef0:	e00c      	b.n	8008f0c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008ef2:	4a12      	ldr	r2, [pc, #72]	@ (8008f3c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008efa:	4a0e      	ldr	r2, [pc, #56]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008efc:	68d2      	ldr	r2, [r2, #12]
 8008efe:	0a12      	lsrs	r2, r2, #8
 8008f00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f04:	fb02 f303 	mul.w	r3, r2, r3
 8008f08:	617b      	str	r3, [r7, #20]
    break;
 8008f0a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008f0c:	4b09      	ldr	r3, [pc, #36]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	0e5b      	lsrs	r3, r3, #25
 8008f12:	f003 0303 	and.w	r3, r3, #3
 8008f16:	3301      	adds	r3, #1
 8008f18:	005b      	lsls	r3, r3, #1
 8008f1a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008f1c:	697a      	ldr	r2, [r7, #20]
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f24:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008f26:	687b      	ldr	r3, [r7, #4]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	371c      	adds	r7, #28
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr
 8008f34:	40021000 	.word	0x40021000
 8008f38:	007a1200 	.word	0x007a1200
 8008f3c:	00f42400 	.word	0x00f42400

08008f40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b086      	sub	sp, #24
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008f48:	2300      	movs	r3, #0
 8008f4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f000 8098 	beq.w	800908e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f62:	4b43      	ldr	r3, [pc, #268]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10d      	bne.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f6e:	4b40      	ldr	r3, [pc, #256]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f72:	4a3f      	ldr	r2, [pc, #252]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f78:	6593      	str	r3, [r2, #88]	@ 0x58
 8008f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f82:	60bb      	str	r3, [r7, #8]
 8008f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008f86:	2301      	movs	r3, #1
 8008f88:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8009074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a39      	ldr	r2, [pc, #228]	@ (8009074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008f96:	f7fa f909 	bl	80031ac <HAL_GetTick>
 8008f9a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008f9c:	e009      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f9e:	f7fa f905 	bl	80031ac <HAL_GetTick>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	2b02      	cmp	r3, #2
 8008faa:	d902      	bls.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008fac:	2303      	movs	r3, #3
 8008fae:	74fb      	strb	r3, [r7, #19]
        break;
 8008fb0:	e005      	b.n	8008fbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008fb2:	4b30      	ldr	r3, [pc, #192]	@ (8009074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d0ef      	beq.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008fbe:	7cfb      	ldrb	r3, [r7, #19]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d159      	bne.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008fce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d01e      	beq.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fda:	697a      	ldr	r2, [r7, #20]
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d019      	beq.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008fe0:	4b23      	ldr	r3, [pc, #140]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008fec:	4b20      	ldr	r3, [pc, #128]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ff2:	4a1f      	ldr	r2, [pc, #124]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009002:	4a1b      	ldr	r2, [pc, #108]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009004:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009008:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800900c:	4a18      	ldr	r2, [pc, #96]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	2b00      	cmp	r3, #0
 800901c:	d016      	beq.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800901e:	f7fa f8c5 	bl	80031ac <HAL_GetTick>
 8009022:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009024:	e00b      	b.n	800903e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009026:	f7fa f8c1 	bl	80031ac <HAL_GetTick>
 800902a:	4602      	mov	r2, r0
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009034:	4293      	cmp	r3, r2
 8009036:	d902      	bls.n	800903e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009038:	2303      	movs	r3, #3
 800903a:	74fb      	strb	r3, [r7, #19]
            break;
 800903c:	e006      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800903e:	4b0c      	ldr	r3, [pc, #48]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009044:	f003 0302 	and.w	r3, r3, #2
 8009048:	2b00      	cmp	r3, #0
 800904a:	d0ec      	beq.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800904c:	7cfb      	ldrb	r3, [r7, #19]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10b      	bne.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009052:	4b07      	ldr	r3, [pc, #28]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009058:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009060:	4903      	ldr	r1, [pc, #12]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009062:	4313      	orrs	r3, r2
 8009064:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009068:	e008      	b.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800906a:	7cfb      	ldrb	r3, [r7, #19]
 800906c:	74bb      	strb	r3, [r7, #18]
 800906e:	e005      	b.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009070:	40021000 	.word	0x40021000
 8009074:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009078:	7cfb      	ldrb	r3, [r7, #19]
 800907a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800907c:	7c7b      	ldrb	r3, [r7, #17]
 800907e:	2b01      	cmp	r3, #1
 8009080:	d105      	bne.n	800908e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009082:	4ba6      	ldr	r3, [pc, #664]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009086:	4aa5      	ldr	r2, [pc, #660]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009088:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800908c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f003 0301 	and.w	r3, r3, #1
 8009096:	2b00      	cmp	r3, #0
 8009098:	d00a      	beq.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800909a:	4ba0      	ldr	r3, [pc, #640]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800909c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090a0:	f023 0203 	bic.w	r2, r3, #3
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	499c      	ldr	r1, [pc, #624]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090aa:	4313      	orrs	r3, r2
 80090ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f003 0302 	and.w	r3, r3, #2
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00a      	beq.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80090bc:	4b97      	ldr	r3, [pc, #604]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090c2:	f023 020c 	bic.w	r2, r3, #12
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	4994      	ldr	r1, [pc, #592]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090cc:	4313      	orrs	r3, r2
 80090ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f003 0304 	and.w	r3, r3, #4
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00a      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80090de:	4b8f      	ldr	r3, [pc, #572]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	498b      	ldr	r1, [pc, #556]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80090ee:	4313      	orrs	r3, r2
 80090f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f003 0308 	and.w	r3, r3, #8
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00a      	beq.n	8009116 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009100:	4b86      	ldr	r3, [pc, #536]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009106:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	691b      	ldr	r3, [r3, #16]
 800910e:	4983      	ldr	r1, [pc, #524]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009110:	4313      	orrs	r3, r2
 8009112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f003 0320 	and.w	r3, r3, #32
 800911e:	2b00      	cmp	r3, #0
 8009120:	d00a      	beq.n	8009138 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009122:	4b7e      	ldr	r3, [pc, #504]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009128:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	695b      	ldr	r3, [r3, #20]
 8009130:	497a      	ldr	r1, [pc, #488]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009132:	4313      	orrs	r3, r2
 8009134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00a      	beq.n	800915a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009144:	4b75      	ldr	r3, [pc, #468]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800914a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	699b      	ldr	r3, [r3, #24]
 8009152:	4972      	ldr	r1, [pc, #456]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009154:	4313      	orrs	r3, r2
 8009156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00a      	beq.n	800917c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009166:	4b6d      	ldr	r3, [pc, #436]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800916c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	69db      	ldr	r3, [r3, #28]
 8009174:	4969      	ldr	r1, [pc, #420]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009176:	4313      	orrs	r3, r2
 8009178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00a      	beq.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009188:	4b64      	ldr	r3, [pc, #400]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800918a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800918e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a1b      	ldr	r3, [r3, #32]
 8009196:	4961      	ldr	r1, [pc, #388]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009198:	4313      	orrs	r3, r2
 800919a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00a      	beq.n	80091c0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80091aa:	4b5c      	ldr	r3, [pc, #368]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091b0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091b8:	4958      	ldr	r1, [pc, #352]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091ba:	4313      	orrs	r3, r2
 80091bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d015      	beq.n	80091f8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80091cc:	4b53      	ldr	r3, [pc, #332]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091da:	4950      	ldr	r1, [pc, #320]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091dc:	4313      	orrs	r3, r2
 80091de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80091ea:	d105      	bne.n	80091f8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80091ec:	4b4b      	ldr	r3, [pc, #300]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091ee:	68db      	ldr	r3, [r3, #12]
 80091f0:	4a4a      	ldr	r2, [pc, #296]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80091f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091f6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009200:	2b00      	cmp	r3, #0
 8009202:	d015      	beq.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009204:	4b45      	ldr	r3, [pc, #276]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800920a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009212:	4942      	ldr	r1, [pc, #264]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009214:	4313      	orrs	r3, r2
 8009216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800921e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009222:	d105      	bne.n	8009230 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009224:	4b3d      	ldr	r3, [pc, #244]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	4a3c      	ldr	r2, [pc, #240]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800922a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800922e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009238:	2b00      	cmp	r3, #0
 800923a:	d015      	beq.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800923c:	4b37      	ldr	r3, [pc, #220]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800923e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009242:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800924a:	4934      	ldr	r1, [pc, #208]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800924c:	4313      	orrs	r3, r2
 800924e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009256:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800925a:	d105      	bne.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800925c:	4b2f      	ldr	r3, [pc, #188]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	4a2e      	ldr	r2, [pc, #184]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009262:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009266:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009270:	2b00      	cmp	r3, #0
 8009272:	d015      	beq.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009274:	4b29      	ldr	r3, [pc, #164]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800927a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009282:	4926      	ldr	r1, [pc, #152]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009284:	4313      	orrs	r3, r2
 8009286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800928e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009292:	d105      	bne.n	80092a0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009294:	4b21      	ldr	r3, [pc, #132]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	4a20      	ldr	r2, [pc, #128]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800929a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800929e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d015      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80092ac:	4b1b      	ldr	r3, [pc, #108]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ba:	4918      	ldr	r1, [pc, #96]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092bc:	4313      	orrs	r3, r2
 80092be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092ca:	d105      	bne.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092cc:	4b13      	ldr	r3, [pc, #76]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092ce:	68db      	ldr	r3, [r3, #12]
 80092d0:	4a12      	ldr	r2, [pc, #72]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092d6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d015      	beq.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80092e4:	4b0d      	ldr	r3, [pc, #52]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f2:	490a      	ldr	r1, [pc, #40]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80092f4:	4313      	orrs	r3, r2
 80092f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009302:	d105      	bne.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009304:	4b05      	ldr	r3, [pc, #20]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009306:	68db      	ldr	r3, [r3, #12]
 8009308:	4a04      	ldr	r2, [pc, #16]	@ (800931c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800930a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800930e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009310:	7cbb      	ldrb	r3, [r7, #18]
}
 8009312:	4618      	mov	r0, r3
 8009314:	3718      	adds	r7, #24
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	40021000 	.word	0x40021000

08009320 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b084      	sub	sp, #16
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d101      	bne.n	8009332 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800932e:	2301      	movs	r3, #1
 8009330:	e09d      	b.n	800946e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009336:	2b00      	cmp	r3, #0
 8009338:	d108      	bne.n	800934c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	685b      	ldr	r3, [r3, #4]
 800933e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009342:	d009      	beq.n	8009358 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	61da      	str	r2, [r3, #28]
 800934a:	e005      	b.n	8009358 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009364:	b2db      	uxtb	r3, r3
 8009366:	2b00      	cmp	r3, #0
 8009368:	d106      	bne.n	8009378 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f7f8 fbf8 	bl	8001b68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2202      	movs	r2, #2
 800937c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800938e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	68db      	ldr	r3, [r3, #12]
 8009394:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009398:	d902      	bls.n	80093a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800939a:	2300      	movs	r3, #0
 800939c:	60fb      	str	r3, [r7, #12]
 800939e:	e002      	b.n	80093a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80093a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80093a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	68db      	ldr	r3, [r3, #12]
 80093aa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80093ae:	d007      	beq.n	80093c0 <HAL_SPI_Init+0xa0>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80093b8:	d002      	beq.n	80093c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2200      	movs	r2, #0
 80093be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80093d0:	431a      	orrs	r2, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	f003 0302 	and.w	r3, r3, #2
 80093da:	431a      	orrs	r2, r3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	695b      	ldr	r3, [r3, #20]
 80093e0:	f003 0301 	and.w	r3, r3, #1
 80093e4:	431a      	orrs	r2, r3
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	699b      	ldr	r3, [r3, #24]
 80093ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80093ee:	431a      	orrs	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	69db      	ldr	r3, [r3, #28]
 80093f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80093f8:	431a      	orrs	r2, r3
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6a1b      	ldr	r3, [r3, #32]
 80093fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009402:	ea42 0103 	orr.w	r1, r2, r3
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800940a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	430a      	orrs	r2, r1
 8009414:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	699b      	ldr	r3, [r3, #24]
 800941a:	0c1b      	lsrs	r3, r3, #16
 800941c:	f003 0204 	and.w	r2, r3, #4
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009424:	f003 0310 	and.w	r3, r3, #16
 8009428:	431a      	orrs	r2, r3
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800942e:	f003 0308 	and.w	r3, r3, #8
 8009432:	431a      	orrs	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	68db      	ldr	r3, [r3, #12]
 8009438:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800943c:	ea42 0103 	orr.w	r1, r2, r3
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	430a      	orrs	r2, r1
 800944c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	69da      	ldr	r2, [r3, #28]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800945c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2201      	movs	r2, #1
 8009468:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800946c:	2300      	movs	r3, #0
}
 800946e:	4618      	mov	r0, r3
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}

08009476 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009476:	b580      	push	{r7, lr}
 8009478:	b082      	sub	sp, #8
 800947a:	af00      	add	r7, sp, #0
 800947c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d101      	bne.n	8009488 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e042      	b.n	800950e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800948e:	2b00      	cmp	r3, #0
 8009490:	d106      	bne.n	80094a0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f7f8 fbc4 	bl	8001c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2224      	movs	r2, #36	@ 0x24
 80094a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f022 0201 	bic.w	r2, r2, #1
 80094b6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d002      	beq.n	80094c6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 fee9 	bl	800a298 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f000 fc1a 	bl	8009d00 <UART_SetConfig>
 80094cc:	4603      	mov	r3, r0
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d101      	bne.n	80094d6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80094d2:	2301      	movs	r3, #1
 80094d4:	e01b      	b.n	800950e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	685a      	ldr	r2, [r3, #4]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80094e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	689a      	ldr	r2, [r3, #8]
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80094f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f042 0201 	orr.w	r2, r2, #1
 8009504:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 ff68 	bl	800a3dc <UART_CheckIdleState>
 800950c:	4603      	mov	r3, r0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3708      	adds	r7, #8
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
	...

08009518 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b08a      	sub	sp, #40	@ 0x28
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	4613      	mov	r3, r2
 8009524:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800952c:	2b20      	cmp	r3, #32
 800952e:	d167      	bne.n	8009600 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d002      	beq.n	800953c <HAL_UART_Transmit_DMA+0x24>
 8009536:	88fb      	ldrh	r3, [r7, #6]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d101      	bne.n	8009540 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e060      	b.n	8009602 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	68ba      	ldr	r2, [r7, #8]
 8009544:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	88fa      	ldrh	r2, [r7, #6]
 800954a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	88fa      	ldrh	r2, [r7, #6]
 8009552:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2200      	movs	r2, #0
 800955a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	2221      	movs	r2, #33	@ 0x21
 8009562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800956a:	2b00      	cmp	r3, #0
 800956c:	d028      	beq.n	80095c0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009572:	4a26      	ldr	r2, [pc, #152]	@ (800960c <HAL_UART_Transmit_DMA+0xf4>)
 8009574:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800957a:	4a25      	ldr	r2, [pc, #148]	@ (8009610 <HAL_UART_Transmit_DMA+0xf8>)
 800957c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009582:	4a24      	ldr	r2, [pc, #144]	@ (8009614 <HAL_UART_Transmit_DMA+0xfc>)
 8009584:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800958a:	2200      	movs	r2, #0
 800958c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009596:	4619      	mov	r1, r3
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3328      	adds	r3, #40	@ 0x28
 800959e:	461a      	mov	r2, r3
 80095a0:	88fb      	ldrh	r3, [r7, #6]
 80095a2:	f7fb fcf1 	bl	8004f88 <HAL_DMA_Start_IT>
 80095a6:	4603      	mov	r3, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d009      	beq.n	80095c0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2210      	movs	r2, #16
 80095b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	2220      	movs	r2, #32
 80095b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80095bc:	2301      	movs	r3, #1
 80095be:	e020      	b.n	8009602 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2240      	movs	r2, #64	@ 0x40
 80095c6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	3308      	adds	r3, #8
 80095ce:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	e853 3f00 	ldrex	r3, [r3]
 80095d6:	613b      	str	r3, [r7, #16]
   return(result);
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095de:	627b      	str	r3, [r7, #36]	@ 0x24
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	3308      	adds	r3, #8
 80095e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095e8:	623a      	str	r2, [r7, #32]
 80095ea:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ec:	69f9      	ldr	r1, [r7, #28]
 80095ee:	6a3a      	ldr	r2, [r7, #32]
 80095f0:	e841 2300 	strex	r3, r2, [r1]
 80095f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d1e5      	bne.n	80095c8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80095fc:	2300      	movs	r3, #0
 80095fe:	e000      	b.n	8009602 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009600:	2302      	movs	r3, #2
  }
}
 8009602:	4618      	mov	r0, r3
 8009604:	3728      	adds	r7, #40	@ 0x28
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
 800960a:	bf00      	nop
 800960c:	0800a8a7 	.word	0x0800a8a7
 8009610:	0800a941 	.word	0x0800a941
 8009614:	0800aac7 	.word	0x0800aac7

08009618 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b0ba      	sub	sp, #232	@ 0xe8
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	69db      	ldr	r3, [r3, #28]
 8009626:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800963e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009642:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009646:	4013      	ands	r3, r2
 8009648:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800964c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009650:	2b00      	cmp	r3, #0
 8009652:	d11b      	bne.n	800968c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009658:	f003 0320 	and.w	r3, r3, #32
 800965c:	2b00      	cmp	r3, #0
 800965e:	d015      	beq.n	800968c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009664:	f003 0320 	and.w	r3, r3, #32
 8009668:	2b00      	cmp	r3, #0
 800966a:	d105      	bne.n	8009678 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800966c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009674:	2b00      	cmp	r3, #0
 8009676:	d009      	beq.n	800968c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800967c:	2b00      	cmp	r3, #0
 800967e:	f000 8300 	beq.w	8009c82 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	4798      	blx	r3
      }
      return;
 800968a:	e2fa      	b.n	8009c82 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800968c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009690:	2b00      	cmp	r3, #0
 8009692:	f000 8123 	beq.w	80098dc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009696:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800969a:	4b8d      	ldr	r3, [pc, #564]	@ (80098d0 <HAL_UART_IRQHandler+0x2b8>)
 800969c:	4013      	ands	r3, r2
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d106      	bne.n	80096b0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80096a2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80096a6:	4b8b      	ldr	r3, [pc, #556]	@ (80098d4 <HAL_UART_IRQHandler+0x2bc>)
 80096a8:	4013      	ands	r3, r2
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	f000 8116 	beq.w	80098dc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80096b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096b4:	f003 0301 	and.w	r3, r3, #1
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d011      	beq.n	80096e0 <HAL_UART_IRQHandler+0xc8>
 80096bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d00b      	beq.n	80096e0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2201      	movs	r2, #1
 80096ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096d6:	f043 0201 	orr.w	r2, r3, #1
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80096e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096e4:	f003 0302 	and.w	r3, r3, #2
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d011      	beq.n	8009710 <HAL_UART_IRQHandler+0xf8>
 80096ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096f0:	f003 0301 	and.w	r3, r3, #1
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d00b      	beq.n	8009710 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	2202      	movs	r2, #2
 80096fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009706:	f043 0204 	orr.w	r2, r3, #4
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009714:	f003 0304 	and.w	r3, r3, #4
 8009718:	2b00      	cmp	r3, #0
 800971a:	d011      	beq.n	8009740 <HAL_UART_IRQHandler+0x128>
 800971c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009720:	f003 0301 	and.w	r3, r3, #1
 8009724:	2b00      	cmp	r3, #0
 8009726:	d00b      	beq.n	8009740 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	2204      	movs	r2, #4
 800972e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009736:	f043 0202 	orr.w	r2, r3, #2
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009744:	f003 0308 	and.w	r3, r3, #8
 8009748:	2b00      	cmp	r3, #0
 800974a:	d017      	beq.n	800977c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800974c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009750:	f003 0320 	and.w	r3, r3, #32
 8009754:	2b00      	cmp	r3, #0
 8009756:	d105      	bne.n	8009764 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009758:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800975c:	4b5c      	ldr	r3, [pc, #368]	@ (80098d0 <HAL_UART_IRQHandler+0x2b8>)
 800975e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009760:	2b00      	cmp	r3, #0
 8009762:	d00b      	beq.n	800977c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	2208      	movs	r2, #8
 800976a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009772:	f043 0208 	orr.w	r2, r3, #8
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800977c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009784:	2b00      	cmp	r3, #0
 8009786:	d012      	beq.n	80097ae <HAL_UART_IRQHandler+0x196>
 8009788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800978c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009790:	2b00      	cmp	r3, #0
 8009792:	d00c      	beq.n	80097ae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800979c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097a4:	f043 0220 	orr.w	r2, r3, #32
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	f000 8266 	beq.w	8009c86 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80097ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097be:	f003 0320 	and.w	r3, r3, #32
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d013      	beq.n	80097ee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80097c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097ca:	f003 0320 	and.w	r3, r3, #32
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d105      	bne.n	80097de <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80097d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80097d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d007      	beq.n	80097ee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d003      	beq.n	80097ee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009802:	2b40      	cmp	r3, #64	@ 0x40
 8009804:	d005      	beq.n	8009812 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009806:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800980a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800980e:	2b00      	cmp	r3, #0
 8009810:	d054      	beq.n	80098bc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 ffe1 	bl	800a7da <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009822:	2b40      	cmp	r3, #64	@ 0x40
 8009824:	d146      	bne.n	80098b4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	3308      	adds	r3, #8
 800982c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009830:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009834:	e853 3f00 	ldrex	r3, [r3]
 8009838:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800983c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009844:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	3308      	adds	r3, #8
 800984e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009852:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009856:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800985a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800985e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009862:	e841 2300 	strex	r3, r2, [r1]
 8009866:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800986a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d1d9      	bne.n	8009826 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009878:	2b00      	cmp	r3, #0
 800987a:	d017      	beq.n	80098ac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009882:	4a15      	ldr	r2, [pc, #84]	@ (80098d8 <HAL_UART_IRQHandler+0x2c0>)
 8009884:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800988c:	4618      	mov	r0, r3
 800988e:	f7fb fc4f 	bl	8005130 <HAL_DMA_Abort_IT>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d019      	beq.n	80098cc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800989e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80098a6:	4610      	mov	r0, r2
 80098a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098aa:	e00f      	b.n	80098cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 fa1d 	bl	8009cec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098b2:	e00b      	b.n	80098cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 fa19 	bl	8009cec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098ba:	e007      	b.n	80098cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f000 fa15 	bl	8009cec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80098ca:	e1dc      	b.n	8009c86 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098cc:	bf00      	nop
    return;
 80098ce:	e1da      	b.n	8009c86 <HAL_UART_IRQHandler+0x66e>
 80098d0:	10000001 	.word	0x10000001
 80098d4:	04000120 	.word	0x04000120
 80098d8:	0800ab47 	.word	0x0800ab47

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	f040 8170 	bne.w	8009bc6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80098e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098ea:	f003 0310 	and.w	r3, r3, #16
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f000 8169 	beq.w	8009bc6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80098f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098f8:	f003 0310 	and.w	r3, r3, #16
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f000 8162 	beq.w	8009bc6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	2210      	movs	r2, #16
 8009908:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009914:	2b40      	cmp	r3, #64	@ 0x40
 8009916:	f040 80d8 	bne.w	8009aca <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009928:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800992c:	2b00      	cmp	r3, #0
 800992e:	f000 80af 	beq.w	8009a90 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009938:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800993c:	429a      	cmp	r2, r3
 800993e:	f080 80a7 	bcs.w	8009a90 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009948:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f003 0320 	and.w	r3, r3, #32
 800995a:	2b00      	cmp	r3, #0
 800995c:	f040 8087 	bne.w	8009a6e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009968:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800996c:	e853 3f00 	ldrex	r3, [r3]
 8009970:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009974:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009978:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800997c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	461a      	mov	r2, r3
 8009986:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800998a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800998e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009992:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009996:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800999a:	e841 2300 	strex	r3, r2, [r1]
 800999e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80099a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d1da      	bne.n	8009960 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	3308      	adds	r3, #8
 80099b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099b4:	e853 3f00 	ldrex	r3, [r3]
 80099b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80099ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80099bc:	f023 0301 	bic.w	r3, r3, #1
 80099c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	3308      	adds	r3, #8
 80099ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80099ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80099d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80099d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80099da:	e841 2300 	strex	r3, r2, [r1]
 80099de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80099e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d1e1      	bne.n	80099aa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	3308      	adds	r3, #8
 80099ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80099f0:	e853 3f00 	ldrex	r3, [r3]
 80099f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80099f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	3308      	adds	r3, #8
 8009a06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009a0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009a0c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a0e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009a10:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009a12:	e841 2300 	strex	r3, r2, [r1]
 8009a16:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009a18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d1e3      	bne.n	80099e6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2220      	movs	r2, #32
 8009a22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a34:	e853 3f00 	ldrex	r3, [r3]
 8009a38:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a3c:	f023 0310 	bic.w	r3, r3, #16
 8009a40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	461a      	mov	r2, r3
 8009a4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a56:	e841 2300 	strex	r3, r2, [r1]
 8009a5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d1e4      	bne.n	8009a2c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7fb fb08 	bl	800507e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2202      	movs	r2, #2
 8009a72:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a80:	b29b      	uxth	r3, r3
 8009a82:	1ad3      	subs	r3, r2, r3
 8009a84:	b29b      	uxth	r3, r3
 8009a86:	4619      	mov	r1, r3
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f7f9 f99b 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009a8e:	e0fc      	b.n	8009c8a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	f040 80f5 	bne.w	8009c8a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f003 0320 	and.w	r3, r3, #32
 8009aae:	2b20      	cmp	r3, #32
 8009ab0:	f040 80eb 	bne.w	8009c8a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2202      	movs	r2, #2
 8009ab8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f7f9 f97e 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
      return;
 8009ac8:	e0df      	b.n	8009c8a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ad6:	b29b      	uxth	r3, r3
 8009ad8:	1ad3      	subs	r3, r2, r3
 8009ada:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	f000 80d1 	beq.w	8009c8e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009aec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f000 80cc 	beq.w	8009c8e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009afe:	e853 3f00 	ldrex	r3, [r3]
 8009b02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	461a      	mov	r2, r3
 8009b14:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009b18:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b1a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b20:	e841 2300 	strex	r3, r2, [r1]
 8009b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d1e4      	bne.n	8009af6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	3308      	adds	r3, #8
 8009b32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b36:	e853 3f00 	ldrex	r3, [r3]
 8009b3a:	623b      	str	r3, [r7, #32]
   return(result);
 8009b3c:	6a3b      	ldr	r3, [r7, #32]
 8009b3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b42:	f023 0301 	bic.w	r3, r3, #1
 8009b46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	3308      	adds	r3, #8
 8009b50:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009b54:	633a      	str	r2, [r7, #48]	@ 0x30
 8009b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b5c:	e841 2300 	strex	r3, r2, [r1]
 8009b60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d1e1      	bne.n	8009b2c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2220      	movs	r2, #32
 8009b6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2200      	movs	r2, #0
 8009b7a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	e853 3f00 	ldrex	r3, [r3]
 8009b88:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	f023 0310 	bic.w	r3, r3, #16
 8009b90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	461a      	mov	r2, r3
 8009b9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009b9e:	61fb      	str	r3, [r7, #28]
 8009ba0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba2:	69b9      	ldr	r1, [r7, #24]
 8009ba4:	69fa      	ldr	r2, [r7, #28]
 8009ba6:	e841 2300 	strex	r3, r2, [r1]
 8009baa:	617b      	str	r3, [r7, #20]
   return(result);
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d1e4      	bne.n	8009b7c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2202      	movs	r2, #2
 8009bb6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009bb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f7f9 f900 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009bc4:	e063      	b.n	8009c8e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00e      	beq.n	8009bf0 <HAL_UART_IRQHandler+0x5d8>
 8009bd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009bd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d008      	beq.n	8009bf0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009be6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 ffe9 	bl	800abc0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009bee:	e051      	b.n	8009c94 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d014      	beq.n	8009c26 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d105      	bne.n	8009c14 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009c08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d008      	beq.n	8009c26 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d03a      	beq.n	8009c92 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	4798      	blx	r3
    }
    return;
 8009c24:	e035      	b.n	8009c92 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009c26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d009      	beq.n	8009c46 <HAL_UART_IRQHandler+0x62e>
 8009c32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d003      	beq.n	8009c46 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f000 ff93 	bl	800ab6a <UART_EndTransmit_IT>
    return;
 8009c44:	e026      	b.n	8009c94 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d009      	beq.n	8009c66 <HAL_UART_IRQHandler+0x64e>
 8009c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c56:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d003      	beq.n	8009c66 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 ffc2 	bl	800abe8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c64:	e016      	b.n	8009c94 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d010      	beq.n	8009c94 <HAL_UART_IRQHandler+0x67c>
 8009c72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	da0c      	bge.n	8009c94 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f000 ffaa 	bl	800abd4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c80:	e008      	b.n	8009c94 <HAL_UART_IRQHandler+0x67c>
      return;
 8009c82:	bf00      	nop
 8009c84:	e006      	b.n	8009c94 <HAL_UART_IRQHandler+0x67c>
    return;
 8009c86:	bf00      	nop
 8009c88:	e004      	b.n	8009c94 <HAL_UART_IRQHandler+0x67c>
      return;
 8009c8a:	bf00      	nop
 8009c8c:	e002      	b.n	8009c94 <HAL_UART_IRQHandler+0x67c>
      return;
 8009c8e:	bf00      	nop
 8009c90:	e000      	b.n	8009c94 <HAL_UART_IRQHandler+0x67c>
    return;
 8009c92:	bf00      	nop
  }
}
 8009c94:	37e8      	adds	r7, #232	@ 0xe8
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop

08009c9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b083      	sub	sp, #12
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009ca4:	bf00      	nop
 8009ca6:	370c      	adds	r7, #12
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr

08009cb0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b083      	sub	sp, #12
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009cb8:	bf00      	nop
 8009cba:	370c      	adds	r7, #12
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr

08009cc4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b083      	sub	sp, #12
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009ccc:	bf00      	nop
 8009cce:	370c      	adds	r7, #12
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr

08009cd8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b083      	sub	sp, #12
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009ce0:	bf00      	nop
 8009ce2:	370c      	adds	r7, #12
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cea:	4770      	bx	lr

08009cec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009cec:	b480      	push	{r7}
 8009cee:	b083      	sub	sp, #12
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009cf4:	bf00      	nop
 8009cf6:	370c      	adds	r7, #12
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr

08009d00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d04:	b08c      	sub	sp, #48	@ 0x30
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	689a      	ldr	r2, [r3, #8]
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	691b      	ldr	r3, [r3, #16]
 8009d18:	431a      	orrs	r2, r3
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	695b      	ldr	r3, [r3, #20]
 8009d1e:	431a      	orrs	r2, r3
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	69db      	ldr	r3, [r3, #28]
 8009d24:	4313      	orrs	r3, r2
 8009d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	681a      	ldr	r2, [r3, #0]
 8009d2e:	4bab      	ldr	r3, [pc, #684]	@ (8009fdc <UART_SetConfig+0x2dc>)
 8009d30:	4013      	ands	r3, r2
 8009d32:	697a      	ldr	r2, [r7, #20]
 8009d34:	6812      	ldr	r2, [r2, #0]
 8009d36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d38:	430b      	orrs	r3, r1
 8009d3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	68da      	ldr	r2, [r3, #12]
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	430a      	orrs	r2, r1
 8009d50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	699b      	ldr	r3, [r3, #24]
 8009d56:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4aa0      	ldr	r2, [pc, #640]	@ (8009fe0 <UART_SetConfig+0x2e0>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d004      	beq.n	8009d6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	6a1b      	ldr	r3, [r3, #32]
 8009d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d68:	4313      	orrs	r3, r2
 8009d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	689b      	ldr	r3, [r3, #8]
 8009d72:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009d76:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009d7a:	697a      	ldr	r2, [r7, #20]
 8009d7c:	6812      	ldr	r2, [r2, #0]
 8009d7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d80:	430b      	orrs	r3, r1
 8009d82:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d8a:	f023 010f 	bic.w	r1, r3, #15
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	430a      	orrs	r2, r1
 8009d98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	4a91      	ldr	r2, [pc, #580]	@ (8009fe4 <UART_SetConfig+0x2e4>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d125      	bne.n	8009df0 <UART_SetConfig+0xf0>
 8009da4:	4b90      	ldr	r3, [pc, #576]	@ (8009fe8 <UART_SetConfig+0x2e8>)
 8009da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009daa:	f003 0303 	and.w	r3, r3, #3
 8009dae:	2b03      	cmp	r3, #3
 8009db0:	d81a      	bhi.n	8009de8 <UART_SetConfig+0xe8>
 8009db2:	a201      	add	r2, pc, #4	@ (adr r2, 8009db8 <UART_SetConfig+0xb8>)
 8009db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009db8:	08009dc9 	.word	0x08009dc9
 8009dbc:	08009dd9 	.word	0x08009dd9
 8009dc0:	08009dd1 	.word	0x08009dd1
 8009dc4:	08009de1 	.word	0x08009de1
 8009dc8:	2301      	movs	r3, #1
 8009dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dce:	e0d6      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009dd0:	2302      	movs	r3, #2
 8009dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dd6:	e0d2      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009dd8:	2304      	movs	r3, #4
 8009dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dde:	e0ce      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009de0:	2308      	movs	r3, #8
 8009de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009de6:	e0ca      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009de8:	2310      	movs	r3, #16
 8009dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dee:	e0c6      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a7d      	ldr	r2, [pc, #500]	@ (8009fec <UART_SetConfig+0x2ec>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d138      	bne.n	8009e6c <UART_SetConfig+0x16c>
 8009dfa:	4b7b      	ldr	r3, [pc, #492]	@ (8009fe8 <UART_SetConfig+0x2e8>)
 8009dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e00:	f003 030c 	and.w	r3, r3, #12
 8009e04:	2b0c      	cmp	r3, #12
 8009e06:	d82d      	bhi.n	8009e64 <UART_SetConfig+0x164>
 8009e08:	a201      	add	r2, pc, #4	@ (adr r2, 8009e10 <UART_SetConfig+0x110>)
 8009e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e0e:	bf00      	nop
 8009e10:	08009e45 	.word	0x08009e45
 8009e14:	08009e65 	.word	0x08009e65
 8009e18:	08009e65 	.word	0x08009e65
 8009e1c:	08009e65 	.word	0x08009e65
 8009e20:	08009e55 	.word	0x08009e55
 8009e24:	08009e65 	.word	0x08009e65
 8009e28:	08009e65 	.word	0x08009e65
 8009e2c:	08009e65 	.word	0x08009e65
 8009e30:	08009e4d 	.word	0x08009e4d
 8009e34:	08009e65 	.word	0x08009e65
 8009e38:	08009e65 	.word	0x08009e65
 8009e3c:	08009e65 	.word	0x08009e65
 8009e40:	08009e5d 	.word	0x08009e5d
 8009e44:	2300      	movs	r3, #0
 8009e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e4a:	e098      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009e4c:	2302      	movs	r3, #2
 8009e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e52:	e094      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009e54:	2304      	movs	r3, #4
 8009e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e5a:	e090      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009e5c:	2308      	movs	r3, #8
 8009e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e62:	e08c      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009e64:	2310      	movs	r3, #16
 8009e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e6a:	e088      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a5f      	ldr	r2, [pc, #380]	@ (8009ff0 <UART_SetConfig+0x2f0>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d125      	bne.n	8009ec2 <UART_SetConfig+0x1c2>
 8009e76:	4b5c      	ldr	r3, [pc, #368]	@ (8009fe8 <UART_SetConfig+0x2e8>)
 8009e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009e80:	2b30      	cmp	r3, #48	@ 0x30
 8009e82:	d016      	beq.n	8009eb2 <UART_SetConfig+0x1b2>
 8009e84:	2b30      	cmp	r3, #48	@ 0x30
 8009e86:	d818      	bhi.n	8009eba <UART_SetConfig+0x1ba>
 8009e88:	2b20      	cmp	r3, #32
 8009e8a:	d00a      	beq.n	8009ea2 <UART_SetConfig+0x1a2>
 8009e8c:	2b20      	cmp	r3, #32
 8009e8e:	d814      	bhi.n	8009eba <UART_SetConfig+0x1ba>
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d002      	beq.n	8009e9a <UART_SetConfig+0x19a>
 8009e94:	2b10      	cmp	r3, #16
 8009e96:	d008      	beq.n	8009eaa <UART_SetConfig+0x1aa>
 8009e98:	e00f      	b.n	8009eba <UART_SetConfig+0x1ba>
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ea0:	e06d      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009ea2:	2302      	movs	r3, #2
 8009ea4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ea8:	e069      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009eaa:	2304      	movs	r3, #4
 8009eac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009eb0:	e065      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009eb2:	2308      	movs	r3, #8
 8009eb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009eb8:	e061      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009eba:	2310      	movs	r3, #16
 8009ebc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ec0:	e05d      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a4b      	ldr	r2, [pc, #300]	@ (8009ff4 <UART_SetConfig+0x2f4>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d125      	bne.n	8009f18 <UART_SetConfig+0x218>
 8009ecc:	4b46      	ldr	r3, [pc, #280]	@ (8009fe8 <UART_SetConfig+0x2e8>)
 8009ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ed2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009ed6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ed8:	d016      	beq.n	8009f08 <UART_SetConfig+0x208>
 8009eda:	2bc0      	cmp	r3, #192	@ 0xc0
 8009edc:	d818      	bhi.n	8009f10 <UART_SetConfig+0x210>
 8009ede:	2b80      	cmp	r3, #128	@ 0x80
 8009ee0:	d00a      	beq.n	8009ef8 <UART_SetConfig+0x1f8>
 8009ee2:	2b80      	cmp	r3, #128	@ 0x80
 8009ee4:	d814      	bhi.n	8009f10 <UART_SetConfig+0x210>
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d002      	beq.n	8009ef0 <UART_SetConfig+0x1f0>
 8009eea:	2b40      	cmp	r3, #64	@ 0x40
 8009eec:	d008      	beq.n	8009f00 <UART_SetConfig+0x200>
 8009eee:	e00f      	b.n	8009f10 <UART_SetConfig+0x210>
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ef6:	e042      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009ef8:	2302      	movs	r3, #2
 8009efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009efe:	e03e      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f00:	2304      	movs	r3, #4
 8009f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f06:	e03a      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f08:	2308      	movs	r3, #8
 8009f0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f0e:	e036      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f10:	2310      	movs	r3, #16
 8009f12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f16:	e032      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4a30      	ldr	r2, [pc, #192]	@ (8009fe0 <UART_SetConfig+0x2e0>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d12a      	bne.n	8009f78 <UART_SetConfig+0x278>
 8009f22:	4b31      	ldr	r3, [pc, #196]	@ (8009fe8 <UART_SetConfig+0x2e8>)
 8009f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009f2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f30:	d01a      	beq.n	8009f68 <UART_SetConfig+0x268>
 8009f32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f36:	d81b      	bhi.n	8009f70 <UART_SetConfig+0x270>
 8009f38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f3c:	d00c      	beq.n	8009f58 <UART_SetConfig+0x258>
 8009f3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f42:	d815      	bhi.n	8009f70 <UART_SetConfig+0x270>
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d003      	beq.n	8009f50 <UART_SetConfig+0x250>
 8009f48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f4c:	d008      	beq.n	8009f60 <UART_SetConfig+0x260>
 8009f4e:	e00f      	b.n	8009f70 <UART_SetConfig+0x270>
 8009f50:	2300      	movs	r3, #0
 8009f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f56:	e012      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f58:	2302      	movs	r3, #2
 8009f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f5e:	e00e      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f60:	2304      	movs	r3, #4
 8009f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f66:	e00a      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f68:	2308      	movs	r3, #8
 8009f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f6e:	e006      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f70:	2310      	movs	r3, #16
 8009f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f76:	e002      	b.n	8009f7e <UART_SetConfig+0x27e>
 8009f78:	2310      	movs	r3, #16
 8009f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a17      	ldr	r2, [pc, #92]	@ (8009fe0 <UART_SetConfig+0x2e0>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	f040 80a8 	bne.w	800a0da <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009f8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009f8e:	2b08      	cmp	r3, #8
 8009f90:	d834      	bhi.n	8009ffc <UART_SetConfig+0x2fc>
 8009f92:	a201      	add	r2, pc, #4	@ (adr r2, 8009f98 <UART_SetConfig+0x298>)
 8009f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f98:	08009fbd 	.word	0x08009fbd
 8009f9c:	08009ffd 	.word	0x08009ffd
 8009fa0:	08009fc5 	.word	0x08009fc5
 8009fa4:	08009ffd 	.word	0x08009ffd
 8009fa8:	08009fcb 	.word	0x08009fcb
 8009fac:	08009ffd 	.word	0x08009ffd
 8009fb0:	08009ffd 	.word	0x08009ffd
 8009fb4:	08009ffd 	.word	0x08009ffd
 8009fb8:	08009fd3 	.word	0x08009fd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fbc:	f7fe ff4e 	bl	8008e5c <HAL_RCC_GetPCLK1Freq>
 8009fc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009fc2:	e021      	b.n	800a008 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ff8 <UART_SetConfig+0x2f8>)
 8009fc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009fc8:	e01e      	b.n	800a008 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fca:	f7fe fed9 	bl	8008d80 <HAL_RCC_GetSysClockFreq>
 8009fce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009fd0:	e01a      	b.n	800a008 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009fd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009fd8:	e016      	b.n	800a008 <UART_SetConfig+0x308>
 8009fda:	bf00      	nop
 8009fdc:	cfff69f3 	.word	0xcfff69f3
 8009fe0:	40008000 	.word	0x40008000
 8009fe4:	40013800 	.word	0x40013800
 8009fe8:	40021000 	.word	0x40021000
 8009fec:	40004400 	.word	0x40004400
 8009ff0:	40004800 	.word	0x40004800
 8009ff4:	40004c00 	.word	0x40004c00
 8009ff8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a006:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	f000 812a 	beq.w	800a264 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a014:	4a9e      	ldr	r2, [pc, #632]	@ (800a290 <UART_SetConfig+0x590>)
 800a016:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a01a:	461a      	mov	r2, r3
 800a01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a022:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	685a      	ldr	r2, [r3, #4]
 800a028:	4613      	mov	r3, r2
 800a02a:	005b      	lsls	r3, r3, #1
 800a02c:	4413      	add	r3, r2
 800a02e:	69ba      	ldr	r2, [r7, #24]
 800a030:	429a      	cmp	r2, r3
 800a032:	d305      	bcc.n	800a040 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a03a:	69ba      	ldr	r2, [r7, #24]
 800a03c:	429a      	cmp	r2, r3
 800a03e:	d903      	bls.n	800a048 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a040:	2301      	movs	r3, #1
 800a042:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a046:	e10d      	b.n	800a264 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04a:	2200      	movs	r2, #0
 800a04c:	60bb      	str	r3, [r7, #8]
 800a04e:	60fa      	str	r2, [r7, #12]
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a054:	4a8e      	ldr	r2, [pc, #568]	@ (800a290 <UART_SetConfig+0x590>)
 800a056:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a05a:	b29b      	uxth	r3, r3
 800a05c:	2200      	movs	r2, #0
 800a05e:	603b      	str	r3, [r7, #0]
 800a060:	607a      	str	r2, [r7, #4]
 800a062:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a066:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a06a:	f7f6 f931 	bl	80002d0 <__aeabi_uldivmod>
 800a06e:	4602      	mov	r2, r0
 800a070:	460b      	mov	r3, r1
 800a072:	4610      	mov	r0, r2
 800a074:	4619      	mov	r1, r3
 800a076:	f04f 0200 	mov.w	r2, #0
 800a07a:	f04f 0300 	mov.w	r3, #0
 800a07e:	020b      	lsls	r3, r1, #8
 800a080:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a084:	0202      	lsls	r2, r0, #8
 800a086:	6979      	ldr	r1, [r7, #20]
 800a088:	6849      	ldr	r1, [r1, #4]
 800a08a:	0849      	lsrs	r1, r1, #1
 800a08c:	2000      	movs	r0, #0
 800a08e:	460c      	mov	r4, r1
 800a090:	4605      	mov	r5, r0
 800a092:	eb12 0804 	adds.w	r8, r2, r4
 800a096:	eb43 0905 	adc.w	r9, r3, r5
 800a09a:	697b      	ldr	r3, [r7, #20]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	469a      	mov	sl, r3
 800a0a2:	4693      	mov	fp, r2
 800a0a4:	4652      	mov	r2, sl
 800a0a6:	465b      	mov	r3, fp
 800a0a8:	4640      	mov	r0, r8
 800a0aa:	4649      	mov	r1, r9
 800a0ac:	f7f6 f910 	bl	80002d0 <__aeabi_uldivmod>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	460b      	mov	r3, r1
 800a0b4:	4613      	mov	r3, r2
 800a0b6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a0b8:	6a3b      	ldr	r3, [r7, #32]
 800a0ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0be:	d308      	bcc.n	800a0d2 <UART_SetConfig+0x3d2>
 800a0c0:	6a3b      	ldr	r3, [r7, #32]
 800a0c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0c6:	d204      	bcs.n	800a0d2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	6a3a      	ldr	r2, [r7, #32]
 800a0ce:	60da      	str	r2, [r3, #12]
 800a0d0:	e0c8      	b.n	800a264 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a0d8:	e0c4      	b.n	800a264 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0da:	697b      	ldr	r3, [r7, #20]
 800a0dc:	69db      	ldr	r3, [r3, #28]
 800a0de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0e2:	d167      	bne.n	800a1b4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800a0e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a0e8:	2b08      	cmp	r3, #8
 800a0ea:	d828      	bhi.n	800a13e <UART_SetConfig+0x43e>
 800a0ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f4 <UART_SetConfig+0x3f4>)
 800a0ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f2:	bf00      	nop
 800a0f4:	0800a119 	.word	0x0800a119
 800a0f8:	0800a121 	.word	0x0800a121
 800a0fc:	0800a129 	.word	0x0800a129
 800a100:	0800a13f 	.word	0x0800a13f
 800a104:	0800a12f 	.word	0x0800a12f
 800a108:	0800a13f 	.word	0x0800a13f
 800a10c:	0800a13f 	.word	0x0800a13f
 800a110:	0800a13f 	.word	0x0800a13f
 800a114:	0800a137 	.word	0x0800a137
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a118:	f7fe fea0 	bl	8008e5c <HAL_RCC_GetPCLK1Freq>
 800a11c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a11e:	e014      	b.n	800a14a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a120:	f7fe feb2 	bl	8008e88 <HAL_RCC_GetPCLK2Freq>
 800a124:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a126:	e010      	b.n	800a14a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a128:	4b5a      	ldr	r3, [pc, #360]	@ (800a294 <UART_SetConfig+0x594>)
 800a12a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a12c:	e00d      	b.n	800a14a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a12e:	f7fe fe27 	bl	8008d80 <HAL_RCC_GetSysClockFreq>
 800a132:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a134:	e009      	b.n	800a14a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a13a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a13c:	e005      	b.n	800a14a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800a13e:	2300      	movs	r3, #0
 800a140:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a148:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	f000 8089 	beq.w	800a264 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a156:	4a4e      	ldr	r2, [pc, #312]	@ (800a290 <UART_SetConfig+0x590>)
 800a158:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a15c:	461a      	mov	r2, r3
 800a15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a160:	fbb3 f3f2 	udiv	r3, r3, r2
 800a164:	005a      	lsls	r2, r3, #1
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	085b      	lsrs	r3, r3, #1
 800a16c:	441a      	add	r2, r3
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	fbb2 f3f3 	udiv	r3, r2, r3
 800a176:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a178:	6a3b      	ldr	r3, [r7, #32]
 800a17a:	2b0f      	cmp	r3, #15
 800a17c:	d916      	bls.n	800a1ac <UART_SetConfig+0x4ac>
 800a17e:	6a3b      	ldr	r3, [r7, #32]
 800a180:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a184:	d212      	bcs.n	800a1ac <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a186:	6a3b      	ldr	r3, [r7, #32]
 800a188:	b29b      	uxth	r3, r3
 800a18a:	f023 030f 	bic.w	r3, r3, #15
 800a18e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a190:	6a3b      	ldr	r3, [r7, #32]
 800a192:	085b      	lsrs	r3, r3, #1
 800a194:	b29b      	uxth	r3, r3
 800a196:	f003 0307 	and.w	r3, r3, #7
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	8bfb      	ldrh	r3, [r7, #30]
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	8bfa      	ldrh	r2, [r7, #30]
 800a1a8:	60da      	str	r2, [r3, #12]
 800a1aa:	e05b      	b.n	800a264 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a1b2:	e057      	b.n	800a264 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a1b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a1b8:	2b08      	cmp	r3, #8
 800a1ba:	d828      	bhi.n	800a20e <UART_SetConfig+0x50e>
 800a1bc:	a201      	add	r2, pc, #4	@ (adr r2, 800a1c4 <UART_SetConfig+0x4c4>)
 800a1be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1c2:	bf00      	nop
 800a1c4:	0800a1e9 	.word	0x0800a1e9
 800a1c8:	0800a1f1 	.word	0x0800a1f1
 800a1cc:	0800a1f9 	.word	0x0800a1f9
 800a1d0:	0800a20f 	.word	0x0800a20f
 800a1d4:	0800a1ff 	.word	0x0800a1ff
 800a1d8:	0800a20f 	.word	0x0800a20f
 800a1dc:	0800a20f 	.word	0x0800a20f
 800a1e0:	0800a20f 	.word	0x0800a20f
 800a1e4:	0800a207 	.word	0x0800a207
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1e8:	f7fe fe38 	bl	8008e5c <HAL_RCC_GetPCLK1Freq>
 800a1ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a1ee:	e014      	b.n	800a21a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1f0:	f7fe fe4a 	bl	8008e88 <HAL_RCC_GetPCLK2Freq>
 800a1f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a1f6:	e010      	b.n	800a21a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a1f8:	4b26      	ldr	r3, [pc, #152]	@ (800a294 <UART_SetConfig+0x594>)
 800a1fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a1fc:	e00d      	b.n	800a21a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a1fe:	f7fe fdbf 	bl	8008d80 <HAL_RCC_GetSysClockFreq>
 800a202:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a204:	e009      	b.n	800a21a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a20a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a20c:	e005      	b.n	800a21a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800a20e:	2300      	movs	r3, #0
 800a210:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a218:	bf00      	nop
    }

    if (pclk != 0U)
 800a21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d021      	beq.n	800a264 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a224:	4a1a      	ldr	r2, [pc, #104]	@ (800a290 <UART_SetConfig+0x590>)
 800a226:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a22a:	461a      	mov	r2, r3
 800a22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	085b      	lsrs	r3, r3, #1
 800a238:	441a      	add	r2, r3
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a242:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a244:	6a3b      	ldr	r3, [r7, #32]
 800a246:	2b0f      	cmp	r3, #15
 800a248:	d909      	bls.n	800a25e <UART_SetConfig+0x55e>
 800a24a:	6a3b      	ldr	r3, [r7, #32]
 800a24c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a250:	d205      	bcs.n	800a25e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a252:	6a3b      	ldr	r3, [r7, #32]
 800a254:	b29a      	uxth	r2, r3
 800a256:	697b      	ldr	r3, [r7, #20]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	60da      	str	r2, [r3, #12]
 800a25c:	e002      	b.n	800a264 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a25e:	2301      	movs	r3, #1
 800a260:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	2201      	movs	r2, #1
 800a268:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	2201      	movs	r2, #1
 800a270:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	2200      	movs	r2, #0
 800a278:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	2200      	movs	r2, #0
 800a27e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a280:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a284:	4618      	mov	r0, r3
 800a286:	3730      	adds	r7, #48	@ 0x30
 800a288:	46bd      	mov	sp, r7
 800a28a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a28e:	bf00      	nop
 800a290:	08011600 	.word	0x08011600
 800a294:	00f42400 	.word	0x00f42400

0800a298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a298:	b480      	push	{r7}
 800a29a:	b083      	sub	sp, #12
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2a4:	f003 0308 	and.w	r3, r3, #8
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d00a      	beq.n	800a2c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	685b      	ldr	r3, [r3, #4]
 800a2b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	430a      	orrs	r2, r1
 800a2c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2c6:	f003 0301 	and.w	r3, r3, #1
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00a      	beq.n	800a2e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	685b      	ldr	r3, [r3, #4]
 800a2d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	430a      	orrs	r2, r1
 800a2e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2e8:	f003 0302 	and.w	r3, r3, #2
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d00a      	beq.n	800a306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	430a      	orrs	r2, r1
 800a304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a30a:	f003 0304 	and.w	r3, r3, #4
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d00a      	beq.n	800a328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	430a      	orrs	r2, r1
 800a326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a32c:	f003 0310 	and.w	r3, r3, #16
 800a330:	2b00      	cmp	r3, #0
 800a332:	d00a      	beq.n	800a34a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	689b      	ldr	r3, [r3, #8]
 800a33a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	430a      	orrs	r2, r1
 800a348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a34e:	f003 0320 	and.w	r3, r3, #32
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00a      	beq.n	800a36c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	430a      	orrs	r2, r1
 800a36a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a374:	2b00      	cmp	r3, #0
 800a376:	d01a      	beq.n	800a3ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	685b      	ldr	r3, [r3, #4]
 800a37e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	430a      	orrs	r2, r1
 800a38c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a392:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a396:	d10a      	bne.n	800a3ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	430a      	orrs	r2, r1
 800a3ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d00a      	beq.n	800a3d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	430a      	orrs	r2, r1
 800a3ce:	605a      	str	r2, [r3, #4]
  }
}
 800a3d0:	bf00      	nop
 800a3d2:	370c      	adds	r7, #12
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3da:	4770      	bx	lr

0800a3dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b098      	sub	sp, #96	@ 0x60
 800a3e0:	af02      	add	r7, sp, #8
 800a3e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a3ec:	f7f8 fede 	bl	80031ac <HAL_GetTick>
 800a3f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f003 0308 	and.w	r3, r3, #8
 800a3fc:	2b08      	cmp	r3, #8
 800a3fe:	d12f      	bne.n	800a460 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a400:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a404:	9300      	str	r3, [sp, #0]
 800a406:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a408:	2200      	movs	r2, #0
 800a40a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 f88e 	bl	800a530 <UART_WaitOnFlagUntilTimeout>
 800a414:	4603      	mov	r3, r0
 800a416:	2b00      	cmp	r3, #0
 800a418:	d022      	beq.n	800a460 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a422:	e853 3f00 	ldrex	r3, [r3]
 800a426:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a42a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a42e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	461a      	mov	r2, r3
 800a436:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a438:	647b      	str	r3, [r7, #68]	@ 0x44
 800a43a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a43c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a43e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a440:	e841 2300 	strex	r3, r2, [r1]
 800a444:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d1e6      	bne.n	800a41a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2220      	movs	r2, #32
 800a450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2200      	movs	r2, #0
 800a458:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a45c:	2303      	movs	r3, #3
 800a45e:	e063      	b.n	800a528 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f003 0304 	and.w	r3, r3, #4
 800a46a:	2b04      	cmp	r3, #4
 800a46c:	d149      	bne.n	800a502 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a46e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a472:	9300      	str	r3, [sp, #0]
 800a474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a476:	2200      	movs	r2, #0
 800a478:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f000 f857 	bl	800a530 <UART_WaitOnFlagUntilTimeout>
 800a482:	4603      	mov	r3, r0
 800a484:	2b00      	cmp	r3, #0
 800a486:	d03c      	beq.n	800a502 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a490:	e853 3f00 	ldrex	r3, [r3]
 800a494:	623b      	str	r3, [r7, #32]
   return(result);
 800a496:	6a3b      	ldr	r3, [r7, #32]
 800a498:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a49c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4ae:	e841 2300 	strex	r3, r2, [r1]
 800a4b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1e6      	bne.n	800a488 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	3308      	adds	r3, #8
 800a4c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	e853 3f00 	ldrex	r3, [r3]
 800a4c8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f023 0301 	bic.w	r3, r3, #1
 800a4d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	3308      	adds	r3, #8
 800a4d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a4da:	61fa      	str	r2, [r7, #28]
 800a4dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4de:	69b9      	ldr	r1, [r7, #24]
 800a4e0:	69fa      	ldr	r2, [r7, #28]
 800a4e2:	e841 2300 	strex	r3, r2, [r1]
 800a4e6:	617b      	str	r3, [r7, #20]
   return(result);
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d1e5      	bne.n	800a4ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2220      	movs	r2, #32
 800a4f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a4fe:	2303      	movs	r3, #3
 800a500:	e012      	b.n	800a528 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2220      	movs	r2, #32
 800a506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2220      	movs	r2, #32
 800a50e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2200      	movs	r2, #0
 800a516:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2200      	movs	r2, #0
 800a51c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2200      	movs	r2, #0
 800a522:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a526:	2300      	movs	r3, #0
}
 800a528:	4618      	mov	r0, r3
 800a52a:	3758      	adds	r7, #88	@ 0x58
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}

0800a530 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b084      	sub	sp, #16
 800a534:	af00      	add	r7, sp, #0
 800a536:	60f8      	str	r0, [r7, #12]
 800a538:	60b9      	str	r1, [r7, #8]
 800a53a:	603b      	str	r3, [r7, #0]
 800a53c:	4613      	mov	r3, r2
 800a53e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a540:	e04f      	b.n	800a5e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a542:	69bb      	ldr	r3, [r7, #24]
 800a544:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a548:	d04b      	beq.n	800a5e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a54a:	f7f8 fe2f 	bl	80031ac <HAL_GetTick>
 800a54e:	4602      	mov	r2, r0
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	1ad3      	subs	r3, r2, r3
 800a554:	69ba      	ldr	r2, [r7, #24]
 800a556:	429a      	cmp	r2, r3
 800a558:	d302      	bcc.n	800a560 <UART_WaitOnFlagUntilTimeout+0x30>
 800a55a:	69bb      	ldr	r3, [r7, #24]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d101      	bne.n	800a564 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a560:	2303      	movs	r3, #3
 800a562:	e04e      	b.n	800a602 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f003 0304 	and.w	r3, r3, #4
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d037      	beq.n	800a5e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	2b80      	cmp	r3, #128	@ 0x80
 800a576:	d034      	beq.n	800a5e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	2b40      	cmp	r3, #64	@ 0x40
 800a57c:	d031      	beq.n	800a5e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	69db      	ldr	r3, [r3, #28]
 800a584:	f003 0308 	and.w	r3, r3, #8
 800a588:	2b08      	cmp	r3, #8
 800a58a:	d110      	bne.n	800a5ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	2208      	movs	r2, #8
 800a592:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a594:	68f8      	ldr	r0, [r7, #12]
 800a596:	f000 f920 	bl	800a7da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2208      	movs	r2, #8
 800a59e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e029      	b.n	800a602 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	69db      	ldr	r3, [r3, #28]
 800a5b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a5b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a5bc:	d111      	bne.n	800a5e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a5c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	f000 f906 	bl	800a7da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	2220      	movs	r2, #32
 800a5d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	2200      	movs	r2, #0
 800a5da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	e00f      	b.n	800a602 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	69da      	ldr	r2, [r3, #28]
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	4013      	ands	r3, r2
 800a5ec:	68ba      	ldr	r2, [r7, #8]
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	bf0c      	ite	eq
 800a5f2:	2301      	moveq	r3, #1
 800a5f4:	2300      	movne	r3, #0
 800a5f6:	b2db      	uxtb	r3, r3
 800a5f8:	461a      	mov	r2, r3
 800a5fa:	79fb      	ldrb	r3, [r7, #7]
 800a5fc:	429a      	cmp	r2, r3
 800a5fe:	d0a0      	beq.n	800a542 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a600:	2300      	movs	r3, #0
}
 800a602:	4618      	mov	r0, r3
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
	...

0800a60c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b096      	sub	sp, #88	@ 0x58
 800a610:	af00      	add	r7, sp, #0
 800a612:	60f8      	str	r0, [r7, #12]
 800a614:	60b9      	str	r1, [r7, #8]
 800a616:	4613      	mov	r3, r2
 800a618:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	68ba      	ldr	r2, [r7, #8]
 800a61e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	88fa      	ldrh	r2, [r7, #6]
 800a624:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2200      	movs	r2, #0
 800a62c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	2222      	movs	r2, #34	@ 0x22
 800a634:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d02d      	beq.n	800a69e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a648:	4a40      	ldr	r2, [pc, #256]	@ (800a74c <UART_Start_Receive_DMA+0x140>)
 800a64a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a652:	4a3f      	ldr	r2, [pc, #252]	@ (800a750 <UART_Start_Receive_DMA+0x144>)
 800a654:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a65c:	4a3d      	ldr	r2, [pc, #244]	@ (800a754 <UART_Start_Receive_DMA+0x148>)
 800a65e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a666:	2200      	movs	r2, #0
 800a668:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	3324      	adds	r3, #36	@ 0x24
 800a676:	4619      	mov	r1, r3
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a67c:	461a      	mov	r2, r3
 800a67e:	88fb      	ldrh	r3, [r7, #6]
 800a680:	f7fa fc82 	bl	8004f88 <HAL_DMA_Start_IT>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d009      	beq.n	800a69e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	2210      	movs	r2, #16
 800a68e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2220      	movs	r2, #32
 800a696:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800a69a:	2301      	movs	r3, #1
 800a69c:	e051      	b.n	800a742 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	691b      	ldr	r3, [r3, #16]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d018      	beq.n	800a6d8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6ae:	e853 3f00 	ldrex	r3, [r3]
 800a6b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a6b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	461a      	mov	r2, r3
 800a6c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a6c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6c6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a6ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6cc:	e841 2300 	strex	r3, r2, [r1]
 800a6d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a6d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d1e6      	bne.n	800a6a6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	3308      	adds	r3, #8
 800a6de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e2:	e853 3f00 	ldrex	r3, [r3]
 800a6e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ea:	f043 0301 	orr.w	r3, r3, #1
 800a6ee:	653b      	str	r3, [r7, #80]	@ 0x50
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	3308      	adds	r3, #8
 800a6f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a6f8:	637a      	str	r2, [r7, #52]	@ 0x34
 800a6fa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a6fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a700:	e841 2300 	strex	r3, r2, [r1]
 800a704:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d1e5      	bne.n	800a6d8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	3308      	adds	r3, #8
 800a712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	e853 3f00 	ldrex	r3, [r3]
 800a71a:	613b      	str	r3, [r7, #16]
   return(result);
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a722:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	3308      	adds	r3, #8
 800a72a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a72c:	623a      	str	r2, [r7, #32]
 800a72e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a730:	69f9      	ldr	r1, [r7, #28]
 800a732:	6a3a      	ldr	r2, [r7, #32]
 800a734:	e841 2300 	strex	r3, r2, [r1]
 800a738:	61bb      	str	r3, [r7, #24]
   return(result);
 800a73a:	69bb      	ldr	r3, [r7, #24]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d1e5      	bne.n	800a70c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a740:	2300      	movs	r3, #0
}
 800a742:	4618      	mov	r0, r3
 800a744:	3758      	adds	r7, #88	@ 0x58
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}
 800a74a:	bf00      	nop
 800a74c:	0800a95d 	.word	0x0800a95d
 800a750:	0800aa89 	.word	0x0800aa89
 800a754:	0800aac7 	.word	0x0800aac7

0800a758 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a758:	b480      	push	{r7}
 800a75a:	b08f      	sub	sp, #60	@ 0x3c
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a766:	6a3b      	ldr	r3, [r7, #32]
 800a768:	e853 3f00 	ldrex	r3, [r3]
 800a76c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a76e:	69fb      	ldr	r3, [r7, #28]
 800a770:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a774:	637b      	str	r3, [r7, #52]	@ 0x34
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	461a      	mov	r2, r3
 800a77c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a77e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a780:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a782:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a784:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a786:	e841 2300 	strex	r3, r2, [r1]
 800a78a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d1e6      	bne.n	800a760 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	3308      	adds	r3, #8
 800a798:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	e853 3f00 	ldrex	r3, [r3]
 800a7a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a7a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	3308      	adds	r3, #8
 800a7b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7b2:	61ba      	str	r2, [r7, #24]
 800a7b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b6:	6979      	ldr	r1, [r7, #20]
 800a7b8:	69ba      	ldr	r2, [r7, #24]
 800a7ba:	e841 2300 	strex	r3, r2, [r1]
 800a7be:	613b      	str	r3, [r7, #16]
   return(result);
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d1e5      	bne.n	800a792 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2220      	movs	r2, #32
 800a7ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a7ce:	bf00      	nop
 800a7d0:	373c      	adds	r7, #60	@ 0x3c
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d8:	4770      	bx	lr

0800a7da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7da:	b480      	push	{r7}
 800a7dc:	b095      	sub	sp, #84	@ 0x54
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7ea:	e853 3f00 	ldrex	r3, [r3]
 800a7ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a7f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	461a      	mov	r2, r3
 800a7fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a800:	643b      	str	r3, [r7, #64]	@ 0x40
 800a802:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a804:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a806:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a808:	e841 2300 	strex	r3, r2, [r1]
 800a80c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a810:	2b00      	cmp	r3, #0
 800a812:	d1e6      	bne.n	800a7e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	3308      	adds	r3, #8
 800a81a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a81c:	6a3b      	ldr	r3, [r7, #32]
 800a81e:	e853 3f00 	ldrex	r3, [r3]
 800a822:	61fb      	str	r3, [r7, #28]
   return(result);
 800a824:	69fb      	ldr	r3, [r7, #28]
 800a826:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a82a:	f023 0301 	bic.w	r3, r3, #1
 800a82e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	3308      	adds	r3, #8
 800a836:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a838:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a83a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a83c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a83e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a840:	e841 2300 	strex	r3, r2, [r1]
 800a844:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d1e3      	bne.n	800a814 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a850:	2b01      	cmp	r3, #1
 800a852:	d118      	bne.n	800a886 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	e853 3f00 	ldrex	r3, [r3]
 800a860:	60bb      	str	r3, [r7, #8]
   return(result);
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	f023 0310 	bic.w	r3, r3, #16
 800a868:	647b      	str	r3, [r7, #68]	@ 0x44
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	461a      	mov	r2, r3
 800a870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a872:	61bb      	str	r3, [r7, #24]
 800a874:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a876:	6979      	ldr	r1, [r7, #20]
 800a878:	69ba      	ldr	r2, [r7, #24]
 800a87a:	e841 2300 	strex	r3, r2, [r1]
 800a87e:	613b      	str	r3, [r7, #16]
   return(result);
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d1e6      	bne.n	800a854 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2220      	movs	r2, #32
 800a88a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2200      	movs	r2, #0
 800a892:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2200      	movs	r2, #0
 800a898:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a89a:	bf00      	nop
 800a89c:	3754      	adds	r7, #84	@ 0x54
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr

0800a8a6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a8a6:	b580      	push	{r7, lr}
 800a8a8:	b090      	sub	sp, #64	@ 0x40
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f003 0320 	and.w	r3, r3, #32
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d137      	bne.n	800a932 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800a8c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a8ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	3308      	adds	r3, #8
 800a8d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d4:	e853 3f00 	ldrex	r3, [r3]
 800a8d8:	623b      	str	r3, [r7, #32]
   return(result);
 800a8da:	6a3b      	ldr	r3, [r7, #32]
 800a8dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a8e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a8e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	3308      	adds	r3, #8
 800a8e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a8ea:	633a      	str	r2, [r7, #48]	@ 0x30
 800a8ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a8f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8f2:	e841 2300 	strex	r3, r2, [r1]
 800a8f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d1e5      	bne.n	800a8ca <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a8fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	e853 3f00 	ldrex	r3, [r3]
 800a90a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a912:	637b      	str	r3, [r7, #52]	@ 0x34
 800a914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	461a      	mov	r2, r3
 800a91a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a91c:	61fb      	str	r3, [r7, #28]
 800a91e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a920:	69b9      	ldr	r1, [r7, #24]
 800a922:	69fa      	ldr	r2, [r7, #28]
 800a924:	e841 2300 	strex	r3, r2, [r1]
 800a928:	617b      	str	r3, [r7, #20]
   return(result);
 800a92a:	697b      	ldr	r3, [r7, #20]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d1e6      	bne.n	800a8fe <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a930:	e002      	b.n	800a938 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a932:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a934:	f7ff f9b2 	bl	8009c9c <HAL_UART_TxCpltCallback>
}
 800a938:	bf00      	nop
 800a93a:	3740      	adds	r7, #64	@ 0x40
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}

0800a940 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a94c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a94e:	68f8      	ldr	r0, [r7, #12]
 800a950:	f7ff f9ae 	bl	8009cb0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a954:	bf00      	nop
 800a956:	3710      	adds	r7, #16
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}

0800a95c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b09c      	sub	sp, #112	@ 0x70
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a968:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f003 0320 	and.w	r3, r3, #32
 800a974:	2b00      	cmp	r3, #0
 800a976:	d171      	bne.n	800aa5c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a978:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a97a:	2200      	movs	r2, #0
 800a97c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a980:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a986:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a988:	e853 3f00 	ldrex	r3, [r3]
 800a98c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a98e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a990:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a994:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	461a      	mov	r2, r3
 800a99c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a99e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a9a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a9a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a9a6:	e841 2300 	strex	r3, r2, [r1]
 800a9aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a9ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1e6      	bne.n	800a980 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	3308      	adds	r3, #8
 800a9b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9bc:	e853 3f00 	ldrex	r3, [r3]
 800a9c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a9c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c4:	f023 0301 	bic.w	r3, r3, #1
 800a9c8:	667b      	str	r3, [r7, #100]	@ 0x64
 800a9ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	3308      	adds	r3, #8
 800a9d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a9d2:	647a      	str	r2, [r7, #68]	@ 0x44
 800a9d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a9d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9da:	e841 2300 	strex	r3, r2, [r1]
 800a9de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a9e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1e5      	bne.n	800a9b2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	3308      	adds	r3, #8
 800a9ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f0:	e853 3f00 	ldrex	r3, [r3]
 800a9f4:	623b      	str	r3, [r7, #32]
   return(result);
 800a9f6:	6a3b      	ldr	r3, [r7, #32]
 800a9f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9fc:	663b      	str	r3, [r7, #96]	@ 0x60
 800a9fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	3308      	adds	r3, #8
 800aa04:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aa06:	633a      	str	r2, [r7, #48]	@ 0x30
 800aa08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa0e:	e841 2300 	strex	r3, r2, [r1]
 800aa12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d1e5      	bne.n	800a9e6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800aa1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa1c:	2220      	movs	r2, #32
 800aa1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d118      	bne.n	800aa5c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa30:	693b      	ldr	r3, [r7, #16]
 800aa32:	e853 3f00 	ldrex	r3, [r3]
 800aa36:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f023 0310 	bic.w	r3, r3, #16
 800aa3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	461a      	mov	r2, r3
 800aa46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa48:	61fb      	str	r3, [r7, #28]
 800aa4a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa4c:	69b9      	ldr	r1, [r7, #24]
 800aa4e:	69fa      	ldr	r2, [r7, #28]
 800aa50:	e841 2300 	strex	r3, r2, [r1]
 800aa54:	617b      	str	r3, [r7, #20]
   return(result);
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d1e6      	bne.n	800aa2a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aa5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa5e:	2200      	movs	r2, #0
 800aa60:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa66:	2b01      	cmp	r3, #1
 800aa68:	d107      	bne.n	800aa7a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa70:	4619      	mov	r1, r3
 800aa72:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800aa74:	f7f8 f9a6 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aa78:	e002      	b.n	800aa80 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800aa7a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800aa7c:	f7ff f922 	bl	8009cc4 <HAL_UART_RxCpltCallback>
}
 800aa80:	bf00      	nop
 800aa82:	3770      	adds	r7, #112	@ 0x70
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}

0800aa88 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b084      	sub	sp, #16
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa94:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2201      	movs	r2, #1
 800aa9a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d109      	bne.n	800aab8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aaaa:	085b      	lsrs	r3, r3, #1
 800aaac:	b29b      	uxth	r3, r3
 800aaae:	4619      	mov	r1, r3
 800aab0:	68f8      	ldr	r0, [r7, #12]
 800aab2:	f7f8 f987 	bl	8002dc4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aab6:	e002      	b.n	800aabe <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800aab8:	68f8      	ldr	r0, [r7, #12]
 800aaba:	f7ff f90d 	bl	8009cd8 <HAL_UART_RxHalfCpltCallback>
}
 800aabe:	bf00      	nop
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b086      	sub	sp, #24
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aada:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aae2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	689b      	ldr	r3, [r3, #8]
 800aaea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aaee:	2b80      	cmp	r3, #128	@ 0x80
 800aaf0:	d109      	bne.n	800ab06 <UART_DMAError+0x40>
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	2b21      	cmp	r3, #33	@ 0x21
 800aaf6:	d106      	bne.n	800ab06 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	2200      	movs	r2, #0
 800aafc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800ab00:	6978      	ldr	r0, [r7, #20]
 800ab02:	f7ff fe29 	bl	800a758 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	689b      	ldr	r3, [r3, #8]
 800ab0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab10:	2b40      	cmp	r3, #64	@ 0x40
 800ab12:	d109      	bne.n	800ab28 <UART_DMAError+0x62>
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2b22      	cmp	r3, #34	@ 0x22
 800ab18:	d106      	bne.n	800ab28 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800ab22:	6978      	ldr	r0, [r7, #20]
 800ab24:	f7ff fe59 	bl	800a7da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab2e:	f043 0210 	orr.w	r2, r3, #16
 800ab32:	697b      	ldr	r3, [r7, #20]
 800ab34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab38:	6978      	ldr	r0, [r7, #20]
 800ab3a:	f7ff f8d7 	bl	8009cec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab3e:	bf00      	nop
 800ab40:	3718      	adds	r7, #24
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b084      	sub	sp, #16
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2200      	movs	r2, #0
 800ab58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab5c:	68f8      	ldr	r0, [r7, #12]
 800ab5e:	f7ff f8c5 	bl	8009cec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab62:	bf00      	nop
 800ab64:	3710      	adds	r7, #16
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab6a:	b580      	push	{r7, lr}
 800ab6c:	b088      	sub	sp, #32
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	e853 3f00 	ldrex	r3, [r3]
 800ab7e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab86:	61fb      	str	r3, [r7, #28]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	69fb      	ldr	r3, [r7, #28]
 800ab90:	61bb      	str	r3, [r7, #24]
 800ab92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab94:	6979      	ldr	r1, [r7, #20]
 800ab96:	69ba      	ldr	r2, [r7, #24]
 800ab98:	e841 2300 	strex	r3, r2, [r1]
 800ab9c:	613b      	str	r3, [r7, #16]
   return(result);
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d1e6      	bne.n	800ab72 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2220      	movs	r2, #32
 800aba8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2200      	movs	r2, #0
 800abb0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f7ff f872 	bl	8009c9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abb8:	bf00      	nop
 800abba:	3720      	adds	r7, #32
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800abc0:	b480      	push	{r7}
 800abc2:	b083      	sub	sp, #12
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800abc8:	bf00      	nop
 800abca:	370c      	adds	r7, #12
 800abcc:	46bd      	mov	sp, r7
 800abce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd2:	4770      	bx	lr

0800abd4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b083      	sub	sp, #12
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800abdc:	bf00      	nop
 800abde:	370c      	adds	r7, #12
 800abe0:	46bd      	mov	sp, r7
 800abe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe6:	4770      	bx	lr

0800abe8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800abf0:	bf00      	nop
 800abf2:	370c      	adds	r7, #12
 800abf4:	46bd      	mov	sp, r7
 800abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfa:	4770      	bx	lr

0800abfc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800abfc:	b480      	push	{r7}
 800abfe:	b085      	sub	sp, #20
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac0a:	2b01      	cmp	r3, #1
 800ac0c:	d101      	bne.n	800ac12 <HAL_UARTEx_DisableFifoMode+0x16>
 800ac0e:	2302      	movs	r3, #2
 800ac10:	e027      	b.n	800ac62 <HAL_UARTEx_DisableFifoMode+0x66>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2201      	movs	r2, #1
 800ac16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2224      	movs	r2, #36	@ 0x24
 800ac1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f022 0201 	bic.w	r2, r2, #1
 800ac38:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ac40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	2200      	movs	r2, #0
 800ac46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	68fa      	ldr	r2, [r7, #12]
 800ac4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2220      	movs	r2, #32
 800ac54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac60:	2300      	movs	r3, #0
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3714      	adds	r7, #20
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr

0800ac6e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b084      	sub	sp, #16
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
 800ac76:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	d101      	bne.n	800ac86 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ac82:	2302      	movs	r3, #2
 800ac84:	e02d      	b.n	800ace2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2201      	movs	r2, #1
 800ac8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2224      	movs	r2, #36	@ 0x24
 800ac92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	681a      	ldr	r2, [r3, #0]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f022 0201 	bic.w	r2, r2, #1
 800acac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	689b      	ldr	r3, [r3, #8]
 800acb4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	683a      	ldr	r2, [r7, #0]
 800acbe:	430a      	orrs	r2, r1
 800acc0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	f000 f8a4 	bl	800ae10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2220      	movs	r2, #32
 800acd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2200      	movs	r2, #0
 800acdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ace0:	2300      	movs	r3, #0
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3710      	adds	r7, #16
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}

0800acea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800acea:	b580      	push	{r7, lr}
 800acec:	b084      	sub	sp, #16
 800acee:	af00      	add	r7, sp, #0
 800acf0:	6078      	str	r0, [r7, #4]
 800acf2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d101      	bne.n	800ad02 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800acfe:	2302      	movs	r3, #2
 800ad00:	e02d      	b.n	800ad5e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2201      	movs	r2, #1
 800ad06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2224      	movs	r2, #36	@ 0x24
 800ad0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	681a      	ldr	r2, [r3, #0]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f022 0201 	bic.w	r2, r2, #1
 800ad28:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	689b      	ldr	r3, [r3, #8]
 800ad30:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	683a      	ldr	r2, [r7, #0]
 800ad3a:	430a      	orrs	r2, r1
 800ad3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 f866 	bl	800ae10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	68fa      	ldr	r2, [r7, #12]
 800ad4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2220      	movs	r2, #32
 800ad50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2200      	movs	r2, #0
 800ad58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad5c:	2300      	movs	r3, #0
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3710      	adds	r7, #16
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b08c      	sub	sp, #48	@ 0x30
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	60f8      	str	r0, [r7, #12]
 800ad6e:	60b9      	str	r1, [r7, #8]
 800ad70:	4613      	mov	r3, r2
 800ad72:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ad7a:	2b20      	cmp	r3, #32
 800ad7c:	d142      	bne.n	800ae04 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d002      	beq.n	800ad8a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800ad84:	88fb      	ldrh	r3, [r7, #6]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d101      	bne.n	800ad8e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	e03b      	b.n	800ae06 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2201      	movs	r2, #1
 800ad92:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	2200      	movs	r2, #0
 800ad98:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ad9a:	88fb      	ldrh	r3, [r7, #6]
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	68b9      	ldr	r1, [r7, #8]
 800ada0:	68f8      	ldr	r0, [r7, #12]
 800ada2:	f7ff fc33 	bl	800a60c <UART_Start_Receive_DMA>
 800ada6:	4603      	mov	r3, r0
 800ada8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800adac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d124      	bne.n	800adfe <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adb8:	2b01      	cmp	r3, #1
 800adba:	d11d      	bne.n	800adf8 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	2210      	movs	r2, #16
 800adc2:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adca:	69bb      	ldr	r3, [r7, #24]
 800adcc:	e853 3f00 	ldrex	r3, [r3]
 800add0:	617b      	str	r3, [r7, #20]
   return(result);
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	f043 0310 	orr.w	r3, r3, #16
 800add8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	461a      	mov	r2, r3
 800ade0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade2:	627b      	str	r3, [r7, #36]	@ 0x24
 800ade4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ade6:	6a39      	ldr	r1, [r7, #32]
 800ade8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adea:	e841 2300 	strex	r3, r2, [r1]
 800adee:	61fb      	str	r3, [r7, #28]
   return(result);
 800adf0:	69fb      	ldr	r3, [r7, #28]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d1e6      	bne.n	800adc4 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800adf6:	e002      	b.n	800adfe <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800adf8:	2301      	movs	r3, #1
 800adfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800adfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ae02:	e000      	b.n	800ae06 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ae04:	2302      	movs	r3, #2
  }
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3730      	adds	r7, #48	@ 0x30
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
	...

0800ae10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b085      	sub	sp, #20
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d108      	bne.n	800ae32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2201      	movs	r2, #1
 800ae24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ae30:	e031      	b.n	800ae96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ae32:	2308      	movs	r3, #8
 800ae34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ae36:	2308      	movs	r3, #8
 800ae38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	0e5b      	lsrs	r3, r3, #25
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	f003 0307 	and.w	r3, r3, #7
 800ae48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	689b      	ldr	r3, [r3, #8]
 800ae50:	0f5b      	lsrs	r3, r3, #29
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	f003 0307 	and.w	r3, r3, #7
 800ae58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae5a:	7bbb      	ldrb	r3, [r7, #14]
 800ae5c:	7b3a      	ldrb	r2, [r7, #12]
 800ae5e:	4911      	ldr	r1, [pc, #68]	@ (800aea4 <UARTEx_SetNbDataToProcess+0x94>)
 800ae60:	5c8a      	ldrb	r2, [r1, r2]
 800ae62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ae66:	7b3a      	ldrb	r2, [r7, #12]
 800ae68:	490f      	ldr	r1, [pc, #60]	@ (800aea8 <UARTEx_SetNbDataToProcess+0x98>)
 800ae6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae6c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae70:	b29a      	uxth	r2, r3
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae78:	7bfb      	ldrb	r3, [r7, #15]
 800ae7a:	7b7a      	ldrb	r2, [r7, #13]
 800ae7c:	4909      	ldr	r1, [pc, #36]	@ (800aea4 <UARTEx_SetNbDataToProcess+0x94>)
 800ae7e:	5c8a      	ldrb	r2, [r1, r2]
 800ae80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ae84:	7b7a      	ldrb	r2, [r7, #13]
 800ae86:	4908      	ldr	r1, [pc, #32]	@ (800aea8 <UARTEx_SetNbDataToProcess+0x98>)
 800ae88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae8a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae8e:	b29a      	uxth	r2, r3
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ae96:	bf00      	nop
 800ae98:	3714      	adds	r7, #20
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop
 800aea4:	08011618 	.word	0x08011618
 800aea8:	08011620 	.word	0x08011620

0800aeac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b085      	sub	sp, #20
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800aebc:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800aec0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	b29a      	uxth	r2, r3
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800aecc:	2300      	movs	r3, #0
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3714      	adds	r7, #20
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr

0800aeda <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800aeda:	b480      	push	{r7}
 800aedc:	b085      	sub	sp, #20
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800aee2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800aee6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800aeee:	b29a      	uxth	r2, r3
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	b29b      	uxth	r3, r3
 800aef4:	43db      	mvns	r3, r3
 800aef6:	b29b      	uxth	r3, r3
 800aef8:	4013      	ands	r3, r2
 800aefa:	b29a      	uxth	r2, r3
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800af02:	2300      	movs	r3, #0
}
 800af04:	4618      	mov	r0, r3
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800af10:	b480      	push	{r7}
 800af12:	b085      	sub	sp, #20
 800af14:	af00      	add	r7, sp, #0
 800af16:	60f8      	str	r0, [r7, #12]
 800af18:	1d3b      	adds	r3, r7, #4
 800af1a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2201      	movs	r2, #1
 800af22:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	2200      	movs	r2, #0
 800af2a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	2200      	movs	r2, #0
 800af32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	2200      	movs	r2, #0
 800af3a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800af3e:	2300      	movs	r3, #0
}
 800af40:	4618      	mov	r0, r3
 800af42:	3714      	adds	r7, #20
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr

0800af4c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800af4c:	b480      	push	{r7}
 800af4e:	b0a7      	sub	sp, #156	@ 0x9c
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800af56:	2300      	movs	r3, #0
 800af58:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	781b      	ldrb	r3, [r3, #0]
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	4413      	add	r3, r2
 800af66:	881b      	ldrh	r3, [r3, #0]
 800af68:	b29b      	uxth	r3, r3
 800af6a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800af6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af72:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	78db      	ldrb	r3, [r3, #3]
 800af7a:	2b03      	cmp	r3, #3
 800af7c:	d81f      	bhi.n	800afbe <USB_ActivateEndpoint+0x72>
 800af7e:	a201      	add	r2, pc, #4	@ (adr r2, 800af84 <USB_ActivateEndpoint+0x38>)
 800af80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af84:	0800af95 	.word	0x0800af95
 800af88:	0800afb1 	.word	0x0800afb1
 800af8c:	0800afc7 	.word	0x0800afc7
 800af90:	0800afa3 	.word	0x0800afa3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800af94:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800af98:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800af9c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800afa0:	e012      	b.n	800afc8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800afa2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800afa6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800afaa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800afae:	e00b      	b.n	800afc8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800afb0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800afb4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800afb8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800afbc:	e004      	b.n	800afc8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800afbe:	2301      	movs	r3, #1
 800afc0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800afc4:	e000      	b.n	800afc8 <USB_ActivateEndpoint+0x7c>
      break;
 800afc6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	009b      	lsls	r3, r3, #2
 800afd0:	441a      	add	r2, r3
 800afd2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800afd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800afe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800afea:	687a      	ldr	r2, [r7, #4]
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	781b      	ldrb	r3, [r3, #0]
 800aff0:	009b      	lsls	r3, r3, #2
 800aff2:	4413      	add	r3, r2
 800aff4:	881b      	ldrh	r3, [r3, #0]
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	b21b      	sxth	r3, r3
 800affa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800affe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b002:	b21a      	sxth	r2, r3
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	b21b      	sxth	r3, r3
 800b00a:	4313      	orrs	r3, r2
 800b00c:	b21b      	sxth	r3, r3
 800b00e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800b012:	687a      	ldr	r2, [r7, #4]
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	009b      	lsls	r3, r3, #2
 800b01a:	441a      	add	r2, r3
 800b01c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800b020:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b024:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b028:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b02c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b030:	b29b      	uxth	r3, r3
 800b032:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	7b1b      	ldrb	r3, [r3, #12]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	f040 8180 	bne.w	800b33e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	785b      	ldrb	r3, [r3, #1]
 800b042:	2b00      	cmp	r3, #0
 800b044:	f000 8084 	beq.w	800b150 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	61bb      	str	r3, [r7, #24]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b052:	b29b      	uxth	r3, r3
 800b054:	461a      	mov	r2, r3
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	4413      	add	r3, r2
 800b05a:	61bb      	str	r3, [r7, #24]
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	781b      	ldrb	r3, [r3, #0]
 800b060:	00da      	lsls	r2, r3, #3
 800b062:	69bb      	ldr	r3, [r7, #24]
 800b064:	4413      	add	r3, r2
 800b066:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b06a:	617b      	str	r3, [r7, #20]
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	88db      	ldrh	r3, [r3, #6]
 800b070:	085b      	lsrs	r3, r3, #1
 800b072:	b29b      	uxth	r3, r3
 800b074:	005b      	lsls	r3, r3, #1
 800b076:	b29a      	uxth	r2, r3
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b07c:	687a      	ldr	r2, [r7, #4]
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	4413      	add	r3, r2
 800b086:	881b      	ldrh	r3, [r3, #0]
 800b088:	827b      	strh	r3, [r7, #18]
 800b08a:	8a7b      	ldrh	r3, [r7, #18]
 800b08c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b090:	2b00      	cmp	r3, #0
 800b092:	d01b      	beq.n	800b0cc <USB_ActivateEndpoint+0x180>
 800b094:	687a      	ldr	r2, [r7, #4]
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	009b      	lsls	r3, r3, #2
 800b09c:	4413      	add	r3, r2
 800b09e:	881b      	ldrh	r3, [r3, #0]
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0aa:	823b      	strh	r3, [r7, #16]
 800b0ac:	687a      	ldr	r2, [r7, #4]
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	781b      	ldrb	r3, [r3, #0]
 800b0b2:	009b      	lsls	r3, r3, #2
 800b0b4:	441a      	add	r2, r3
 800b0b6:	8a3b      	ldrh	r3, [r7, #16]
 800b0b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	78db      	ldrb	r3, [r3, #3]
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d020      	beq.n	800b116 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b0d4:	687a      	ldr	r2, [r7, #4]
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	781b      	ldrb	r3, [r3, #0]
 800b0da:	009b      	lsls	r3, r3, #2
 800b0dc:	4413      	add	r3, r2
 800b0de:	881b      	ldrh	r3, [r3, #0]
 800b0e0:	b29b      	uxth	r3, r3
 800b0e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0ea:	81bb      	strh	r3, [r7, #12]
 800b0ec:	89bb      	ldrh	r3, [r7, #12]
 800b0ee:	f083 0320 	eor.w	r3, r3, #32
 800b0f2:	81bb      	strh	r3, [r7, #12]
 800b0f4:	687a      	ldr	r2, [r7, #4]
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	009b      	lsls	r3, r3, #2
 800b0fc:	441a      	add	r2, r3
 800b0fe:	89bb      	ldrh	r3, [r7, #12]
 800b100:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b104:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b108:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b10c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b110:	b29b      	uxth	r3, r3
 800b112:	8013      	strh	r3, [r2, #0]
 800b114:	e3f9      	b.n	800b90a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	781b      	ldrb	r3, [r3, #0]
 800b11c:	009b      	lsls	r3, r3, #2
 800b11e:	4413      	add	r3, r2
 800b120:	881b      	ldrh	r3, [r3, #0]
 800b122:	b29b      	uxth	r3, r3
 800b124:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b128:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b12c:	81fb      	strh	r3, [r7, #14]
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	781b      	ldrb	r3, [r3, #0]
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	441a      	add	r2, r3
 800b138:	89fb      	ldrh	r3, [r7, #14]
 800b13a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b13e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b142:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b146:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	8013      	strh	r3, [r2, #0]
 800b14e:	e3dc      	b.n	800b90a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	633b      	str	r3, [r7, #48]	@ 0x30
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b15a:	b29b      	uxth	r3, r3
 800b15c:	461a      	mov	r2, r3
 800b15e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b160:	4413      	add	r3, r2
 800b162:	633b      	str	r3, [r7, #48]	@ 0x30
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	00da      	lsls	r2, r3, #3
 800b16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b16c:	4413      	add	r3, r2
 800b16e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800b172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	88db      	ldrh	r3, [r3, #6]
 800b178:	085b      	lsrs	r3, r3, #1
 800b17a:	b29b      	uxth	r3, r3
 800b17c:	005b      	lsls	r3, r3, #1
 800b17e:	b29a      	uxth	r2, r3
 800b180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b182:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b18e:	b29b      	uxth	r3, r3
 800b190:	461a      	mov	r2, r3
 800b192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b194:	4413      	add	r3, r2
 800b196:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	00da      	lsls	r2, r3, #3
 800b19e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1a0:	4413      	add	r3, r2
 800b1a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b1a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1aa:	881b      	ldrh	r3, [r3, #0]
 800b1ac:	b29b      	uxth	r3, r3
 800b1ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b1b2:	b29a      	uxth	r2, r3
 800b1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1b6:	801a      	strh	r2, [r3, #0]
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	691b      	ldr	r3, [r3, #16]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d10a      	bne.n	800b1d6 <USB_ActivateEndpoint+0x28a>
 800b1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1c2:	881b      	ldrh	r3, [r3, #0]
 800b1c4:	b29b      	uxth	r3, r3
 800b1c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1ce:	b29a      	uxth	r2, r3
 800b1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d2:	801a      	strh	r2, [r3, #0]
 800b1d4:	e041      	b.n	800b25a <USB_ActivateEndpoint+0x30e>
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	691b      	ldr	r3, [r3, #16]
 800b1da:	2b3e      	cmp	r3, #62	@ 0x3e
 800b1dc:	d81c      	bhi.n	800b218 <USB_ActivateEndpoint+0x2cc>
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	691b      	ldr	r3, [r3, #16]
 800b1e2:	085b      	lsrs	r3, r3, #1
 800b1e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	691b      	ldr	r3, [r3, #16]
 800b1ec:	f003 0301 	and.w	r3, r3, #1
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d004      	beq.n	800b1fe <USB_ActivateEndpoint+0x2b2>
 800b1f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b200:	881b      	ldrh	r3, [r3, #0]
 800b202:	b29a      	uxth	r2, r3
 800b204:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b208:	b29b      	uxth	r3, r3
 800b20a:	029b      	lsls	r3, r3, #10
 800b20c:	b29b      	uxth	r3, r3
 800b20e:	4313      	orrs	r3, r2
 800b210:	b29a      	uxth	r2, r3
 800b212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b214:	801a      	strh	r2, [r3, #0]
 800b216:	e020      	b.n	800b25a <USB_ActivateEndpoint+0x30e>
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	691b      	ldr	r3, [r3, #16]
 800b21c:	095b      	lsrs	r3, r3, #5
 800b21e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	691b      	ldr	r3, [r3, #16]
 800b226:	f003 031f 	and.w	r3, r3, #31
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d104      	bne.n	800b238 <USB_ActivateEndpoint+0x2ec>
 800b22e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b232:	3b01      	subs	r3, #1
 800b234:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b23a:	881b      	ldrh	r3, [r3, #0]
 800b23c:	b29a      	uxth	r2, r3
 800b23e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b242:	b29b      	uxth	r3, r3
 800b244:	029b      	lsls	r3, r3, #10
 800b246:	b29b      	uxth	r3, r3
 800b248:	4313      	orrs	r3, r2
 800b24a:	b29b      	uxth	r3, r3
 800b24c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b250:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b254:	b29a      	uxth	r2, r3
 800b256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b258:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	4413      	add	r3, r2
 800b264:	881b      	ldrh	r3, [r3, #0]
 800b266:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b268:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b26a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d01b      	beq.n	800b2aa <USB_ActivateEndpoint+0x35e>
 800b272:	687a      	ldr	r2, [r7, #4]
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	781b      	ldrb	r3, [r3, #0]
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	4413      	add	r3, r2
 800b27c:	881b      	ldrh	r3, [r3, #0]
 800b27e:	b29b      	uxth	r3, r3
 800b280:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b284:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b288:	843b      	strh	r3, [r7, #32]
 800b28a:	687a      	ldr	r2, [r7, #4]
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	009b      	lsls	r3, r3, #2
 800b292:	441a      	add	r2, r3
 800b294:	8c3b      	ldrh	r3, [r7, #32]
 800b296:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b29a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b29e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b2a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2a6:	b29b      	uxth	r3, r3
 800b2a8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	781b      	ldrb	r3, [r3, #0]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d124      	bne.n	800b2fc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b2b2:	687a      	ldr	r2, [r7, #4]
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	009b      	lsls	r3, r3, #2
 800b2ba:	4413      	add	r3, r2
 800b2bc:	881b      	ldrh	r3, [r3, #0]
 800b2be:	b29b      	uxth	r3, r3
 800b2c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2c8:	83bb      	strh	r3, [r7, #28]
 800b2ca:	8bbb      	ldrh	r3, [r7, #28]
 800b2cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b2d0:	83bb      	strh	r3, [r7, #28]
 800b2d2:	8bbb      	ldrh	r3, [r7, #28]
 800b2d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b2d8:	83bb      	strh	r3, [r7, #28]
 800b2da:	687a      	ldr	r2, [r7, #4]
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	781b      	ldrb	r3, [r3, #0]
 800b2e0:	009b      	lsls	r3, r3, #2
 800b2e2:	441a      	add	r2, r3
 800b2e4:	8bbb      	ldrh	r3, [r7, #28]
 800b2e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2f6:	b29b      	uxth	r3, r3
 800b2f8:	8013      	strh	r3, [r2, #0]
 800b2fa:	e306      	b.n	800b90a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	781b      	ldrb	r3, [r3, #0]
 800b302:	009b      	lsls	r3, r3, #2
 800b304:	4413      	add	r3, r2
 800b306:	881b      	ldrh	r3, [r3, #0]
 800b308:	b29b      	uxth	r3, r3
 800b30a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b30e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b312:	83fb      	strh	r3, [r7, #30]
 800b314:	8bfb      	ldrh	r3, [r7, #30]
 800b316:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b31a:	83fb      	strh	r3, [r7, #30]
 800b31c:	687a      	ldr	r2, [r7, #4]
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	781b      	ldrb	r3, [r3, #0]
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	441a      	add	r2, r3
 800b326:	8bfb      	ldrh	r3, [r7, #30]
 800b328:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b32c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b330:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b334:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b338:	b29b      	uxth	r3, r3
 800b33a:	8013      	strh	r3, [r2, #0]
 800b33c:	e2e5      	b.n	800b90a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	78db      	ldrb	r3, [r3, #3]
 800b342:	2b02      	cmp	r3, #2
 800b344:	d11e      	bne.n	800b384 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b346:	687a      	ldr	r2, [r7, #4]
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	781b      	ldrb	r3, [r3, #0]
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	4413      	add	r3, r2
 800b350:	881b      	ldrh	r3, [r3, #0]
 800b352:	b29b      	uxth	r3, r3
 800b354:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b35c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	781b      	ldrb	r3, [r3, #0]
 800b366:	009b      	lsls	r3, r3, #2
 800b368:	441a      	add	r2, r3
 800b36a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800b36e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b372:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b376:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b37a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b37e:	b29b      	uxth	r3, r3
 800b380:	8013      	strh	r3, [r2, #0]
 800b382:	e01d      	b.n	800b3c0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	781b      	ldrb	r3, [r3, #0]
 800b38a:	009b      	lsls	r3, r3, #2
 800b38c:	4413      	add	r3, r2
 800b38e:	881b      	ldrh	r3, [r3, #0]
 800b390:	b29b      	uxth	r3, r3
 800b392:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b39a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800b39e:	687a      	ldr	r2, [r7, #4]
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	009b      	lsls	r3, r3, #2
 800b3a6:	441a      	add	r2, r3
 800b3a8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800b3ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3bc:	b29b      	uxth	r3, r3
 800b3be:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3ca:	b29b      	uxth	r3, r3
 800b3cc:	461a      	mov	r2, r3
 800b3ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b3d0:	4413      	add	r3, r2
 800b3d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	781b      	ldrb	r3, [r3, #0]
 800b3d8:	00da      	lsls	r2, r3, #3
 800b3da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b3dc:	4413      	add	r3, r2
 800b3de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b3e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	891b      	ldrh	r3, [r3, #8]
 800b3e8:	085b      	lsrs	r3, r3, #1
 800b3ea:	b29b      	uxth	r3, r3
 800b3ec:	005b      	lsls	r3, r3, #1
 800b3ee:	b29a      	uxth	r2, r3
 800b3f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3f2:	801a      	strh	r2, [r3, #0]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	677b      	str	r3, [r7, #116]	@ 0x74
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	461a      	mov	r2, r3
 800b402:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b404:	4413      	add	r3, r2
 800b406:	677b      	str	r3, [r7, #116]	@ 0x74
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	00da      	lsls	r2, r3, #3
 800b40e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b410:	4413      	add	r3, r2
 800b412:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800b416:	673b      	str	r3, [r7, #112]	@ 0x70
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	895b      	ldrh	r3, [r3, #10]
 800b41c:	085b      	lsrs	r3, r3, #1
 800b41e:	b29b      	uxth	r3, r3
 800b420:	005b      	lsls	r3, r3, #1
 800b422:	b29a      	uxth	r2, r3
 800b424:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b426:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	785b      	ldrb	r3, [r3, #1]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	f040 81af 	bne.w	800b790 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b432:	687a      	ldr	r2, [r7, #4]
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	781b      	ldrb	r3, [r3, #0]
 800b438:	009b      	lsls	r3, r3, #2
 800b43a:	4413      	add	r3, r2
 800b43c:	881b      	ldrh	r3, [r3, #0]
 800b43e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800b442:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800b446:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d01d      	beq.n	800b48a <USB_ActivateEndpoint+0x53e>
 800b44e:	687a      	ldr	r2, [r7, #4]
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	009b      	lsls	r3, r3, #2
 800b456:	4413      	add	r3, r2
 800b458:	881b      	ldrh	r3, [r3, #0]
 800b45a:	b29b      	uxth	r3, r3
 800b45c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b460:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b464:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	009b      	lsls	r3, r3, #2
 800b470:	441a      	add	r2, r3
 800b472:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800b476:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b47a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b47e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b486:	b29b      	uxth	r3, r3
 800b488:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	781b      	ldrb	r3, [r3, #0]
 800b490:	009b      	lsls	r3, r3, #2
 800b492:	4413      	add	r3, r2
 800b494:	881b      	ldrh	r3, [r3, #0]
 800b496:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800b49a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800b49e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d01d      	beq.n	800b4e2 <USB_ActivateEndpoint+0x596>
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	781b      	ldrb	r3, [r3, #0]
 800b4ac:	009b      	lsls	r3, r3, #2
 800b4ae:	4413      	add	r3, r2
 800b4b0:	881b      	ldrh	r3, [r3, #0]
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4bc:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800b4c0:	687a      	ldr	r2, [r7, #4]
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	009b      	lsls	r3, r3, #2
 800b4c8:	441a      	add	r2, r3
 800b4ca:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800b4ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b4da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b4de:	b29b      	uxth	r3, r3
 800b4e0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	785b      	ldrb	r3, [r3, #1]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d16b      	bne.n	800b5c2 <USB_ActivateEndpoint+0x676>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4f4:	b29b      	uxth	r3, r3
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4fa:	4413      	add	r3, r2
 800b4fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	00da      	lsls	r2, r3, #3
 800b504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b506:	4413      	add	r3, r2
 800b508:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b50c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b50e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b510:	881b      	ldrh	r3, [r3, #0]
 800b512:	b29b      	uxth	r3, r3
 800b514:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b518:	b29a      	uxth	r2, r3
 800b51a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b51c:	801a      	strh	r2, [r3, #0]
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	691b      	ldr	r3, [r3, #16]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d10a      	bne.n	800b53c <USB_ActivateEndpoint+0x5f0>
 800b526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b528:	881b      	ldrh	r3, [r3, #0]
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b530:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b534:	b29a      	uxth	r2, r3
 800b536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b538:	801a      	strh	r2, [r3, #0]
 800b53a:	e05d      	b.n	800b5f8 <USB_ActivateEndpoint+0x6ac>
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	691b      	ldr	r3, [r3, #16]
 800b540:	2b3e      	cmp	r3, #62	@ 0x3e
 800b542:	d81c      	bhi.n	800b57e <USB_ActivateEndpoint+0x632>
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	691b      	ldr	r3, [r3, #16]
 800b548:	085b      	lsrs	r3, r3, #1
 800b54a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	691b      	ldr	r3, [r3, #16]
 800b552:	f003 0301 	and.w	r3, r3, #1
 800b556:	2b00      	cmp	r3, #0
 800b558:	d004      	beq.n	800b564 <USB_ActivateEndpoint+0x618>
 800b55a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b55e:	3301      	adds	r3, #1
 800b560:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b564:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b566:	881b      	ldrh	r3, [r3, #0]
 800b568:	b29a      	uxth	r2, r3
 800b56a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b56e:	b29b      	uxth	r3, r3
 800b570:	029b      	lsls	r3, r3, #10
 800b572:	b29b      	uxth	r3, r3
 800b574:	4313      	orrs	r3, r2
 800b576:	b29a      	uxth	r2, r3
 800b578:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b57a:	801a      	strh	r2, [r3, #0]
 800b57c:	e03c      	b.n	800b5f8 <USB_ActivateEndpoint+0x6ac>
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	691b      	ldr	r3, [r3, #16]
 800b582:	095b      	lsrs	r3, r3, #5
 800b584:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	691b      	ldr	r3, [r3, #16]
 800b58c:	f003 031f 	and.w	r3, r3, #31
 800b590:	2b00      	cmp	r3, #0
 800b592:	d104      	bne.n	800b59e <USB_ActivateEndpoint+0x652>
 800b594:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b598:	3b01      	subs	r3, #1
 800b59a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b59e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5a0:	881b      	ldrh	r3, [r3, #0]
 800b5a2:	b29a      	uxth	r2, r3
 800b5a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	029b      	lsls	r3, r3, #10
 800b5ac:	b29b      	uxth	r3, r3
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	b29b      	uxth	r3, r3
 800b5b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b5b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b5ba:	b29a      	uxth	r2, r3
 800b5bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b5be:	801a      	strh	r2, [r3, #0]
 800b5c0:	e01a      	b.n	800b5f8 <USB_ActivateEndpoint+0x6ac>
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	785b      	ldrb	r3, [r3, #1]
 800b5c6:	2b01      	cmp	r3, #1
 800b5c8:	d116      	bne.n	800b5f8 <USB_ActivateEndpoint+0x6ac>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	657b      	str	r3, [r7, #84]	@ 0x54
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	461a      	mov	r2, r3
 800b5d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5da:	4413      	add	r3, r2
 800b5dc:	657b      	str	r3, [r7, #84]	@ 0x54
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	00da      	lsls	r2, r3, #3
 800b5e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5e6:	4413      	add	r3, r2
 800b5e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b5ec:	653b      	str	r3, [r7, #80]	@ 0x50
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	691b      	ldr	r3, [r3, #16]
 800b5f2:	b29a      	uxth	r2, r3
 800b5f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5f6:	801a      	strh	r2, [r3, #0]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	785b      	ldrb	r3, [r3, #1]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d16b      	bne.n	800b6dc <USB_ActivateEndpoint+0x790>
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b60e:	b29b      	uxth	r3, r3
 800b610:	461a      	mov	r2, r3
 800b612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b614:	4413      	add	r3, r2
 800b616:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	00da      	lsls	r2, r3, #3
 800b61e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b620:	4413      	add	r3, r2
 800b622:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b626:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b62a:	881b      	ldrh	r3, [r3, #0]
 800b62c:	b29b      	uxth	r3, r3
 800b62e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b632:	b29a      	uxth	r2, r3
 800b634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b636:	801a      	strh	r2, [r3, #0]
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	691b      	ldr	r3, [r3, #16]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d10a      	bne.n	800b656 <USB_ActivateEndpoint+0x70a>
 800b640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b642:	881b      	ldrh	r3, [r3, #0]
 800b644:	b29b      	uxth	r3, r3
 800b646:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b64a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b64e:	b29a      	uxth	r2, r3
 800b650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b652:	801a      	strh	r2, [r3, #0]
 800b654:	e05b      	b.n	800b70e <USB_ActivateEndpoint+0x7c2>
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	691b      	ldr	r3, [r3, #16]
 800b65a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b65c:	d81c      	bhi.n	800b698 <USB_ActivateEndpoint+0x74c>
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	691b      	ldr	r3, [r3, #16]
 800b662:	085b      	lsrs	r3, r3, #1
 800b664:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	691b      	ldr	r3, [r3, #16]
 800b66c:	f003 0301 	and.w	r3, r3, #1
 800b670:	2b00      	cmp	r3, #0
 800b672:	d004      	beq.n	800b67e <USB_ActivateEndpoint+0x732>
 800b674:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b678:	3301      	adds	r3, #1
 800b67a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b67e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b680:	881b      	ldrh	r3, [r3, #0]
 800b682:	b29a      	uxth	r2, r3
 800b684:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b688:	b29b      	uxth	r3, r3
 800b68a:	029b      	lsls	r3, r3, #10
 800b68c:	b29b      	uxth	r3, r3
 800b68e:	4313      	orrs	r3, r2
 800b690:	b29a      	uxth	r2, r3
 800b692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b694:	801a      	strh	r2, [r3, #0]
 800b696:	e03a      	b.n	800b70e <USB_ActivateEndpoint+0x7c2>
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	691b      	ldr	r3, [r3, #16]
 800b69c:	095b      	lsrs	r3, r3, #5
 800b69e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	691b      	ldr	r3, [r3, #16]
 800b6a6:	f003 031f 	and.w	r3, r3, #31
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d104      	bne.n	800b6b8 <USB_ActivateEndpoint+0x76c>
 800b6ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b6b2:	3b01      	subs	r3, #1
 800b6b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b6b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6ba:	881b      	ldrh	r3, [r3, #0]
 800b6bc:	b29a      	uxth	r2, r3
 800b6be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b6c2:	b29b      	uxth	r3, r3
 800b6c4:	029b      	lsls	r3, r3, #10
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	4313      	orrs	r3, r2
 800b6ca:	b29b      	uxth	r3, r3
 800b6cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6d4:	b29a      	uxth	r2, r3
 800b6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6d8:	801a      	strh	r2, [r3, #0]
 800b6da:	e018      	b.n	800b70e <USB_ActivateEndpoint+0x7c2>
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	785b      	ldrb	r3, [r3, #1]
 800b6e0:	2b01      	cmp	r3, #1
 800b6e2:	d114      	bne.n	800b70e <USB_ActivateEndpoint+0x7c2>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6ea:	b29b      	uxth	r3, r3
 800b6ec:	461a      	mov	r2, r3
 800b6ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6f0:	4413      	add	r3, r2
 800b6f2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	00da      	lsls	r2, r3, #3
 800b6fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6fc:	4413      	add	r3, r2
 800b6fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b702:	643b      	str	r3, [r7, #64]	@ 0x40
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	691b      	ldr	r3, [r3, #16]
 800b708:	b29a      	uxth	r2, r3
 800b70a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b70c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	4413      	add	r3, r2
 800b718:	881b      	ldrh	r3, [r3, #0]
 800b71a:	b29b      	uxth	r3, r3
 800b71c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b720:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b724:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b726:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b728:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b72c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b72e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b730:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b734:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b736:	687a      	ldr	r2, [r7, #4]
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	781b      	ldrb	r3, [r3, #0]
 800b73c:	009b      	lsls	r3, r3, #2
 800b73e:	441a      	add	r2, r3
 800b740:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b742:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b746:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b74a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b74e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b752:	b29b      	uxth	r3, r3
 800b754:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	781b      	ldrb	r3, [r3, #0]
 800b75c:	009b      	lsls	r3, r3, #2
 800b75e:	4413      	add	r3, r2
 800b760:	881b      	ldrh	r3, [r3, #0]
 800b762:	b29b      	uxth	r3, r3
 800b764:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b768:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b76c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800b76e:	687a      	ldr	r2, [r7, #4]
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	781b      	ldrb	r3, [r3, #0]
 800b774:	009b      	lsls	r3, r3, #2
 800b776:	441a      	add	r2, r3
 800b778:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800b77a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b77e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b782:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	8013      	strh	r3, [r2, #0]
 800b78e:	e0bc      	b.n	800b90a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b790:	687a      	ldr	r2, [r7, #4]
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	009b      	lsls	r3, r3, #2
 800b798:	4413      	add	r3, r2
 800b79a:	881b      	ldrh	r3, [r3, #0]
 800b79c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800b7a0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b7a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d01d      	beq.n	800b7e8 <USB_ActivateEndpoint+0x89c>
 800b7ac:	687a      	ldr	r2, [r7, #4]
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	009b      	lsls	r3, r3, #2
 800b7b4:	4413      	add	r3, r2
 800b7b6:	881b      	ldrh	r3, [r3, #0]
 800b7b8:	b29b      	uxth	r3, r3
 800b7ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b7be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7c2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800b7c6:	687a      	ldr	r2, [r7, #4]
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	781b      	ldrb	r3, [r3, #0]
 800b7cc:	009b      	lsls	r3, r3, #2
 800b7ce:	441a      	add	r2, r3
 800b7d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b7d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b7d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b7dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b7e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b7e8:	687a      	ldr	r2, [r7, #4]
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	781b      	ldrb	r3, [r3, #0]
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	4413      	add	r3, r2
 800b7f2:	881b      	ldrh	r3, [r3, #0]
 800b7f4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800b7f8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800b7fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b800:	2b00      	cmp	r3, #0
 800b802:	d01d      	beq.n	800b840 <USB_ActivateEndpoint+0x8f4>
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	781b      	ldrb	r3, [r3, #0]
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	4413      	add	r3, r2
 800b80e:	881b      	ldrh	r3, [r3, #0]
 800b810:	b29b      	uxth	r3, r3
 800b812:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b81a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800b81e:	687a      	ldr	r2, [r7, #4]
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	781b      	ldrb	r3, [r3, #0]
 800b824:	009b      	lsls	r3, r3, #2
 800b826:	441a      	add	r2, r3
 800b828:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800b82c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b830:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b834:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b838:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b83c:	b29b      	uxth	r3, r3
 800b83e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	78db      	ldrb	r3, [r3, #3]
 800b844:	2b01      	cmp	r3, #1
 800b846:	d024      	beq.n	800b892 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b848:	687a      	ldr	r2, [r7, #4]
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	781b      	ldrb	r3, [r3, #0]
 800b84e:	009b      	lsls	r3, r3, #2
 800b850:	4413      	add	r3, r2
 800b852:	881b      	ldrh	r3, [r3, #0]
 800b854:	b29b      	uxth	r3, r3
 800b856:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b85a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b85e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b862:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b866:	f083 0320 	eor.w	r3, r3, #32
 800b86a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	781b      	ldrb	r3, [r3, #0]
 800b874:	009b      	lsls	r3, r3, #2
 800b876:	441a      	add	r2, r3
 800b878:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b87c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b880:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b884:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b888:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b88c:	b29b      	uxth	r3, r3
 800b88e:	8013      	strh	r3, [r2, #0]
 800b890:	e01d      	b.n	800b8ce <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b892:	687a      	ldr	r2, [r7, #4]
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	781b      	ldrb	r3, [r3, #0]
 800b898:	009b      	lsls	r3, r3, #2
 800b89a:	4413      	add	r3, r2
 800b89c:	881b      	ldrh	r3, [r3, #0]
 800b89e:	b29b      	uxth	r3, r3
 800b8a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b8a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b8a8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800b8ac:	687a      	ldr	r2, [r7, #4]
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	441a      	add	r2, r3
 800b8b6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800b8ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b8ce:	687a      	ldr	r2, [r7, #4]
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	009b      	lsls	r3, r3, #2
 800b8d6:	4413      	add	r3, r2
 800b8d8:	881b      	ldrh	r3, [r3, #0]
 800b8da:	b29b      	uxth	r3, r3
 800b8dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b8e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8e4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b8e8:	687a      	ldr	r2, [r7, #4]
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	009b      	lsls	r3, r3, #2
 800b8f0:	441a      	add	r2, r3
 800b8f2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b8f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b906:	b29b      	uxth	r3, r3
 800b908:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b90a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800b90e:	4618      	mov	r0, r3
 800b910:	379c      	adds	r7, #156	@ 0x9c
 800b912:	46bd      	mov	sp, r7
 800b914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b918:	4770      	bx	lr
 800b91a:	bf00      	nop

0800b91c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b08d      	sub	sp, #52	@ 0x34
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
 800b924:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	7b1b      	ldrb	r3, [r3, #12]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	f040 808e 	bne.w	800ba4c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b930:	683b      	ldr	r3, [r7, #0]
 800b932:	785b      	ldrb	r3, [r3, #1]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d044      	beq.n	800b9c2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b938:	687a      	ldr	r2, [r7, #4]
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	781b      	ldrb	r3, [r3, #0]
 800b93e:	009b      	lsls	r3, r3, #2
 800b940:	4413      	add	r3, r2
 800b942:	881b      	ldrh	r3, [r3, #0]
 800b944:	81bb      	strh	r3, [r7, #12]
 800b946:	89bb      	ldrh	r3, [r7, #12]
 800b948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d01b      	beq.n	800b988 <USB_DeactivateEndpoint+0x6c>
 800b950:	687a      	ldr	r2, [r7, #4]
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	009b      	lsls	r3, r3, #2
 800b958:	4413      	add	r3, r2
 800b95a:	881b      	ldrh	r3, [r3, #0]
 800b95c:	b29b      	uxth	r3, r3
 800b95e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b966:	817b      	strh	r3, [r7, #10]
 800b968:	687a      	ldr	r2, [r7, #4]
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	441a      	add	r2, r3
 800b972:	897b      	ldrh	r3, [r7, #10]
 800b974:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b978:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b97c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b980:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b984:	b29b      	uxth	r3, r3
 800b986:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b988:	687a      	ldr	r2, [r7, #4]
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	009b      	lsls	r3, r3, #2
 800b990:	4413      	add	r3, r2
 800b992:	881b      	ldrh	r3, [r3, #0]
 800b994:	b29b      	uxth	r3, r3
 800b996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b99a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b99e:	813b      	strh	r3, [r7, #8]
 800b9a0:	687a      	ldr	r2, [r7, #4]
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	781b      	ldrb	r3, [r3, #0]
 800b9a6:	009b      	lsls	r3, r3, #2
 800b9a8:	441a      	add	r2, r3
 800b9aa:	893b      	ldrh	r3, [r7, #8]
 800b9ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b9b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9bc:	b29b      	uxth	r3, r3
 800b9be:	8013      	strh	r3, [r2, #0]
 800b9c0:	e192      	b.n	800bce8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b9c2:	687a      	ldr	r2, [r7, #4]
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	781b      	ldrb	r3, [r3, #0]
 800b9c8:	009b      	lsls	r3, r3, #2
 800b9ca:	4413      	add	r3, r2
 800b9cc:	881b      	ldrh	r3, [r3, #0]
 800b9ce:	827b      	strh	r3, [r7, #18]
 800b9d0:	8a7b      	ldrh	r3, [r7, #18]
 800b9d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d01b      	beq.n	800ba12 <USB_DeactivateEndpoint+0xf6>
 800b9da:	687a      	ldr	r2, [r7, #4]
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	781b      	ldrb	r3, [r3, #0]
 800b9e0:	009b      	lsls	r3, r3, #2
 800b9e2:	4413      	add	r3, r2
 800b9e4:	881b      	ldrh	r3, [r3, #0]
 800b9e6:	b29b      	uxth	r3, r3
 800b9e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b9ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9f0:	823b      	strh	r3, [r7, #16]
 800b9f2:	687a      	ldr	r2, [r7, #4]
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	441a      	add	r2, r3
 800b9fc:	8a3b      	ldrh	r3, [r7, #16]
 800b9fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba06:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ba0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba0e:	b29b      	uxth	r3, r3
 800ba10:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ba12:	687a      	ldr	r2, [r7, #4]
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	781b      	ldrb	r3, [r3, #0]
 800ba18:	009b      	lsls	r3, r3, #2
 800ba1a:	4413      	add	r3, r2
 800ba1c:	881b      	ldrh	r3, [r3, #0]
 800ba1e:	b29b      	uxth	r3, r3
 800ba20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ba24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba28:	81fb      	strh	r3, [r7, #14]
 800ba2a:	687a      	ldr	r2, [r7, #4]
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	781b      	ldrb	r3, [r3, #0]
 800ba30:	009b      	lsls	r3, r3, #2
 800ba32:	441a      	add	r2, r3
 800ba34:	89fb      	ldrh	r3, [r7, #14]
 800ba36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba46:	b29b      	uxth	r3, r3
 800ba48:	8013      	strh	r3, [r2, #0]
 800ba4a:	e14d      	b.n	800bce8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	785b      	ldrb	r3, [r3, #1]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	f040 80a5 	bne.w	800bba0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ba56:	687a      	ldr	r2, [r7, #4]
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	781b      	ldrb	r3, [r3, #0]
 800ba5c:	009b      	lsls	r3, r3, #2
 800ba5e:	4413      	add	r3, r2
 800ba60:	881b      	ldrh	r3, [r3, #0]
 800ba62:	843b      	strh	r3, [r7, #32]
 800ba64:	8c3b      	ldrh	r3, [r7, #32]
 800ba66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d01b      	beq.n	800baa6 <USB_DeactivateEndpoint+0x18a>
 800ba6e:	687a      	ldr	r2, [r7, #4]
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	781b      	ldrb	r3, [r3, #0]
 800ba74:	009b      	lsls	r3, r3, #2
 800ba76:	4413      	add	r3, r2
 800ba78:	881b      	ldrh	r3, [r3, #0]
 800ba7a:	b29b      	uxth	r3, r3
 800ba7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba84:	83fb      	strh	r3, [r7, #30]
 800ba86:	687a      	ldr	r2, [r7, #4]
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	781b      	ldrb	r3, [r3, #0]
 800ba8c:	009b      	lsls	r3, r3, #2
 800ba8e:	441a      	add	r2, r3
 800ba90:	8bfb      	ldrh	r3, [r7, #30]
 800ba92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba9a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ba9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800baa2:	b29b      	uxth	r3, r3
 800baa4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800baa6:	687a      	ldr	r2, [r7, #4]
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	781b      	ldrb	r3, [r3, #0]
 800baac:	009b      	lsls	r3, r3, #2
 800baae:	4413      	add	r3, r2
 800bab0:	881b      	ldrh	r3, [r3, #0]
 800bab2:	83bb      	strh	r3, [r7, #28]
 800bab4:	8bbb      	ldrh	r3, [r7, #28]
 800bab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baba:	2b00      	cmp	r3, #0
 800babc:	d01b      	beq.n	800baf6 <USB_DeactivateEndpoint+0x1da>
 800babe:	687a      	ldr	r2, [r7, #4]
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	781b      	ldrb	r3, [r3, #0]
 800bac4:	009b      	lsls	r3, r3, #2
 800bac6:	4413      	add	r3, r2
 800bac8:	881b      	ldrh	r3, [r3, #0]
 800baca:	b29b      	uxth	r3, r3
 800bacc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bad0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bad4:	837b      	strh	r3, [r7, #26]
 800bad6:	687a      	ldr	r2, [r7, #4]
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	009b      	lsls	r3, r3, #2
 800bade:	441a      	add	r2, r3
 800bae0:	8b7b      	ldrh	r3, [r7, #26]
 800bae2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bae6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800baea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800baee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800baf2:	b29b      	uxth	r3, r3
 800baf4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	781b      	ldrb	r3, [r3, #0]
 800bafc:	009b      	lsls	r3, r3, #2
 800bafe:	4413      	add	r3, r2
 800bb00:	881b      	ldrh	r3, [r3, #0]
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb0c:	833b      	strh	r3, [r7, #24]
 800bb0e:	687a      	ldr	r2, [r7, #4]
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	781b      	ldrb	r3, [r3, #0]
 800bb14:	009b      	lsls	r3, r3, #2
 800bb16:	441a      	add	r2, r3
 800bb18:	8b3b      	ldrh	r3, [r7, #24]
 800bb1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bb22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb26:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bb2a:	b29b      	uxth	r3, r3
 800bb2c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800bb2e:	687a      	ldr	r2, [r7, #4]
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	781b      	ldrb	r3, [r3, #0]
 800bb34:	009b      	lsls	r3, r3, #2
 800bb36:	4413      	add	r3, r2
 800bb38:	881b      	ldrh	r3, [r3, #0]
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bb40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb44:	82fb      	strh	r3, [r7, #22]
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	781b      	ldrb	r3, [r3, #0]
 800bb4c:	009b      	lsls	r3, r3, #2
 800bb4e:	441a      	add	r2, r3
 800bb50:	8afb      	ldrh	r3, [r7, #22]
 800bb52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bb5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb62:	b29b      	uxth	r3, r3
 800bb64:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800bb66:	687a      	ldr	r2, [r7, #4]
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	781b      	ldrb	r3, [r3, #0]
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	4413      	add	r3, r2
 800bb70:	881b      	ldrh	r3, [r3, #0]
 800bb72:	b29b      	uxth	r3, r3
 800bb74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb7c:	82bb      	strh	r3, [r7, #20]
 800bb7e:	687a      	ldr	r2, [r7, #4]
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	009b      	lsls	r3, r3, #2
 800bb86:	441a      	add	r2, r3
 800bb88:	8abb      	ldrh	r3, [r7, #20]
 800bb8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bb92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	8013      	strh	r3, [r2, #0]
 800bb9e:	e0a3      	b.n	800bce8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bba0:	687a      	ldr	r2, [r7, #4]
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	781b      	ldrb	r3, [r3, #0]
 800bba6:	009b      	lsls	r3, r3, #2
 800bba8:	4413      	add	r3, r2
 800bbaa:	881b      	ldrh	r3, [r3, #0]
 800bbac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800bbae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bbb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d01b      	beq.n	800bbf0 <USB_DeactivateEndpoint+0x2d4>
 800bbb8:	687a      	ldr	r2, [r7, #4]
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	781b      	ldrb	r3, [r3, #0]
 800bbbe:	009b      	lsls	r3, r3, #2
 800bbc0:	4413      	add	r3, r2
 800bbc2:	881b      	ldrh	r3, [r3, #0]
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bbca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbce:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	781b      	ldrb	r3, [r3, #0]
 800bbd6:	009b      	lsls	r3, r3, #2
 800bbd8:	441a      	add	r2, r3
 800bbda:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bbdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bbe0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bbe4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bbe8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbec:	b29b      	uxth	r3, r3
 800bbee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bbf0:	687a      	ldr	r2, [r7, #4]
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	009b      	lsls	r3, r3, #2
 800bbf8:	4413      	add	r3, r2
 800bbfa:	881b      	ldrh	r3, [r3, #0]
 800bbfc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800bbfe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bc00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d01b      	beq.n	800bc40 <USB_DeactivateEndpoint+0x324>
 800bc08:	687a      	ldr	r2, [r7, #4]
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	781b      	ldrb	r3, [r3, #0]
 800bc0e:	009b      	lsls	r3, r3, #2
 800bc10:	4413      	add	r3, r2
 800bc12:	881b      	ldrh	r3, [r3, #0]
 800bc14:	b29b      	uxth	r3, r3
 800bc16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc1e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bc20:	687a      	ldr	r2, [r7, #4]
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	781b      	ldrb	r3, [r3, #0]
 800bc26:	009b      	lsls	r3, r3, #2
 800bc28:	441a      	add	r2, r3
 800bc2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bc2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc38:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bc3c:	b29b      	uxth	r3, r3
 800bc3e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800bc40:	687a      	ldr	r2, [r7, #4]
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	781b      	ldrb	r3, [r3, #0]
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	4413      	add	r3, r2
 800bc4a:	881b      	ldrh	r3, [r3, #0]
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc56:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	441a      	add	r2, r3
 800bc62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bc64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bc68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bc6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bc70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc74:	b29b      	uxth	r3, r3
 800bc76:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800bc78:	687a      	ldr	r2, [r7, #4]
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	781b      	ldrb	r3, [r3, #0]
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	4413      	add	r3, r2
 800bc82:	881b      	ldrh	r3, [r3, #0]
 800bc84:	b29b      	uxth	r3, r3
 800bc86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc8e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800bc90:	687a      	ldr	r2, [r7, #4]
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	009b      	lsls	r3, r3, #2
 800bc98:	441a      	add	r2, r3
 800bc9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bc9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bca0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bca4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800bcb0:	687a      	ldr	r2, [r7, #4]
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	781b      	ldrb	r3, [r3, #0]
 800bcb6:	009b      	lsls	r3, r3, #2
 800bcb8:	4413      	add	r3, r2
 800bcba:	881b      	ldrh	r3, [r3, #0]
 800bcbc:	b29b      	uxth	r3, r3
 800bcbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bcc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcc6:	847b      	strh	r3, [r7, #34]	@ 0x22
 800bcc8:	687a      	ldr	r2, [r7, #4]
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	441a      	add	r2, r3
 800bcd2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bcd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bcd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bcdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bce0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bce4:	b29b      	uxth	r3, r3
 800bce6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800bce8:	2300      	movs	r3, #0
}
 800bcea:	4618      	mov	r0, r3
 800bcec:	3734      	adds	r7, #52	@ 0x34
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf4:	4770      	bx	lr

0800bcf6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bcf6:	b580      	push	{r7, lr}
 800bcf8:	b0ac      	sub	sp, #176	@ 0xb0
 800bcfa:	af00      	add	r7, sp, #0
 800bcfc:	6078      	str	r0, [r7, #4]
 800bcfe:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	785b      	ldrb	r3, [r3, #1]
 800bd04:	2b01      	cmp	r3, #1
 800bd06:	f040 84ca 	bne.w	800c69e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	699a      	ldr	r2, [r3, #24]
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	691b      	ldr	r3, [r3, #16]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d904      	bls.n	800bd20 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	691b      	ldr	r3, [r3, #16]
 800bd1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bd1e:	e003      	b.n	800bd28 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	699b      	ldr	r3, [r3, #24]
 800bd24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	7b1b      	ldrb	r3, [r3, #12]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d122      	bne.n	800bd76 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	6959      	ldr	r1, [r3, #20]
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	88da      	ldrh	r2, [r3, #6]
 800bd38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	6878      	ldr	r0, [r7, #4]
 800bd40:	f000 febd 	bl	800cabe <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	613b      	str	r3, [r7, #16]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	461a      	mov	r2, r3
 800bd52:	693b      	ldr	r3, [r7, #16]
 800bd54:	4413      	add	r3, r2
 800bd56:	613b      	str	r3, [r7, #16]
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	781b      	ldrb	r3, [r3, #0]
 800bd5c:	00da      	lsls	r2, r3, #3
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	4413      	add	r3, r2
 800bd62:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bd66:	60fb      	str	r3, [r7, #12]
 800bd68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd6c:	b29a      	uxth	r2, r3
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	801a      	strh	r2, [r3, #0]
 800bd72:	f000 bc6f 	b.w	800c654 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	78db      	ldrb	r3, [r3, #3]
 800bd7a:	2b02      	cmp	r3, #2
 800bd7c:	f040 831e 	bne.w	800c3bc <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	6a1a      	ldr	r2, [r3, #32]
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	691b      	ldr	r3, [r3, #16]
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	f240 82cf 	bls.w	800c32c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800bd8e:	687a      	ldr	r2, [r7, #4]
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	781b      	ldrb	r3, [r3, #0]
 800bd94:	009b      	lsls	r3, r3, #2
 800bd96:	4413      	add	r3, r2
 800bd98:	881b      	ldrh	r3, [r3, #0]
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bda0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bda4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800bda8:	687a      	ldr	r2, [r7, #4]
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	781b      	ldrb	r3, [r3, #0]
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	441a      	add	r2, r3
 800bdb2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800bdb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bdba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bdbe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bdc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdc6:	b29b      	uxth	r3, r3
 800bdc8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	6a1a      	ldr	r2, [r3, #32]
 800bdce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdd2:	1ad2      	subs	r2, r2, r3
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bdd8:	687a      	ldr	r2, [r7, #4]
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	781b      	ldrb	r3, [r3, #0]
 800bdde:	009b      	lsls	r3, r3, #2
 800bde0:	4413      	add	r3, r2
 800bde2:	881b      	ldrh	r3, [r3, #0]
 800bde4:	b29b      	uxth	r3, r3
 800bde6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	f000 814f 	beq.w	800c08e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	633b      	str	r3, [r7, #48]	@ 0x30
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	785b      	ldrb	r3, [r3, #1]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d16b      	bne.n	800bed4 <USB_EPStartXfer+0x1de>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be06:	b29b      	uxth	r3, r3
 800be08:	461a      	mov	r2, r3
 800be0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be0c:	4413      	add	r3, r2
 800be0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	781b      	ldrb	r3, [r3, #0]
 800be14:	00da      	lsls	r2, r3, #3
 800be16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be18:	4413      	add	r3, r2
 800be1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800be1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800be20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be22:	881b      	ldrh	r3, [r3, #0]
 800be24:	b29b      	uxth	r3, r3
 800be26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be2a:	b29a      	uxth	r2, r3
 800be2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be2e:	801a      	strh	r2, [r3, #0]
 800be30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be34:	2b00      	cmp	r3, #0
 800be36:	d10a      	bne.n	800be4e <USB_EPStartXfer+0x158>
 800be38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be3a:	881b      	ldrh	r3, [r3, #0]
 800be3c:	b29b      	uxth	r3, r3
 800be3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be46:	b29a      	uxth	r2, r3
 800be48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4a:	801a      	strh	r2, [r3, #0]
 800be4c:	e05b      	b.n	800bf06 <USB_EPStartXfer+0x210>
 800be4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be52:	2b3e      	cmp	r3, #62	@ 0x3e
 800be54:	d81c      	bhi.n	800be90 <USB_EPStartXfer+0x19a>
 800be56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be5a:	085b      	lsrs	r3, r3, #1
 800be5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800be60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be64:	f003 0301 	and.w	r3, r3, #1
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d004      	beq.n	800be76 <USB_EPStartXfer+0x180>
 800be6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800be70:	3301      	adds	r3, #1
 800be72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800be76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be78:	881b      	ldrh	r3, [r3, #0]
 800be7a:	b29a      	uxth	r2, r3
 800be7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800be80:	b29b      	uxth	r3, r3
 800be82:	029b      	lsls	r3, r3, #10
 800be84:	b29b      	uxth	r3, r3
 800be86:	4313      	orrs	r3, r2
 800be88:	b29a      	uxth	r2, r3
 800be8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be8c:	801a      	strh	r2, [r3, #0]
 800be8e:	e03a      	b.n	800bf06 <USB_EPStartXfer+0x210>
 800be90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be94:	095b      	lsrs	r3, r3, #5
 800be96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800be9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be9e:	f003 031f 	and.w	r3, r3, #31
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d104      	bne.n	800beb0 <USB_EPStartXfer+0x1ba>
 800bea6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800beaa:	3b01      	subs	r3, #1
 800beac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800beb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb2:	881b      	ldrh	r3, [r3, #0]
 800beb4:	b29a      	uxth	r2, r3
 800beb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800beba:	b29b      	uxth	r3, r3
 800bebc:	029b      	lsls	r3, r3, #10
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	4313      	orrs	r3, r2
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bec8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800becc:	b29a      	uxth	r2, r3
 800bece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed0:	801a      	strh	r2, [r3, #0]
 800bed2:	e018      	b.n	800bf06 <USB_EPStartXfer+0x210>
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	785b      	ldrb	r3, [r3, #1]
 800bed8:	2b01      	cmp	r3, #1
 800beda:	d114      	bne.n	800bf06 <USB_EPStartXfer+0x210>
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	461a      	mov	r2, r3
 800bee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bee8:	4413      	add	r3, r2
 800beea:	633b      	str	r3, [r7, #48]	@ 0x30
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	781b      	ldrb	r3, [r3, #0]
 800bef0:	00da      	lsls	r2, r3, #3
 800bef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef4:	4413      	add	r3, r2
 800bef6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800befa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800befc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf00:	b29a      	uxth	r2, r3
 800bf02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf04:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	895b      	ldrh	r3, [r3, #10]
 800bf0a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	6959      	ldr	r1, [r3, #20]
 800bf12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bf1c:	6878      	ldr	r0, [r7, #4]
 800bf1e:	f000 fdce 	bl	800cabe <USB_WritePMA>
            ep->xfer_buff += len;
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	695a      	ldr	r2, [r3, #20]
 800bf26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf2a:	441a      	add	r2, r3
 800bf2c:	683b      	ldr	r3, [r7, #0]
 800bf2e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	6a1a      	ldr	r2, [r3, #32]
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	691b      	ldr	r3, [r3, #16]
 800bf38:	429a      	cmp	r2, r3
 800bf3a:	d907      	bls.n	800bf4c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	6a1a      	ldr	r2, [r3, #32]
 800bf40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf44:	1ad2      	subs	r2, r2, r3
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	621a      	str	r2, [r3, #32]
 800bf4a:	e006      	b.n	800bf5a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	6a1b      	ldr	r3, [r3, #32]
 800bf50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	2200      	movs	r2, #0
 800bf58:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	785b      	ldrb	r3, [r3, #1]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d16b      	bne.n	800c03a <USB_EPStartXfer+0x344>
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	61bb      	str	r3, [r7, #24]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf6c:	b29b      	uxth	r3, r3
 800bf6e:	461a      	mov	r2, r3
 800bf70:	69bb      	ldr	r3, [r7, #24]
 800bf72:	4413      	add	r3, r2
 800bf74:	61bb      	str	r3, [r7, #24]
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	781b      	ldrb	r3, [r3, #0]
 800bf7a:	00da      	lsls	r2, r3, #3
 800bf7c:	69bb      	ldr	r3, [r7, #24]
 800bf7e:	4413      	add	r3, r2
 800bf80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bf84:	617b      	str	r3, [r7, #20]
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	881b      	ldrh	r3, [r3, #0]
 800bf8a:	b29b      	uxth	r3, r3
 800bf8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf90:	b29a      	uxth	r2, r3
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	801a      	strh	r2, [r3, #0]
 800bf96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d10a      	bne.n	800bfb4 <USB_EPStartXfer+0x2be>
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	881b      	ldrh	r3, [r3, #0]
 800bfa2:	b29b      	uxth	r3, r3
 800bfa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bfa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bfac:	b29a      	uxth	r2, r3
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	801a      	strh	r2, [r3, #0]
 800bfb2:	e05d      	b.n	800c070 <USB_EPStartXfer+0x37a>
 800bfb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfb8:	2b3e      	cmp	r3, #62	@ 0x3e
 800bfba:	d81c      	bhi.n	800bff6 <USB_EPStartXfer+0x300>
 800bfbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfc0:	085b      	lsrs	r3, r3, #1
 800bfc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bfc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfca:	f003 0301 	and.w	r3, r3, #1
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d004      	beq.n	800bfdc <USB_EPStartXfer+0x2e6>
 800bfd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bfd6:	3301      	adds	r3, #1
 800bfd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bfdc:	697b      	ldr	r3, [r7, #20]
 800bfde:	881b      	ldrh	r3, [r3, #0]
 800bfe0:	b29a      	uxth	r2, r3
 800bfe2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bfe6:	b29b      	uxth	r3, r3
 800bfe8:	029b      	lsls	r3, r3, #10
 800bfea:	b29b      	uxth	r3, r3
 800bfec:	4313      	orrs	r3, r2
 800bfee:	b29a      	uxth	r2, r3
 800bff0:	697b      	ldr	r3, [r7, #20]
 800bff2:	801a      	strh	r2, [r3, #0]
 800bff4:	e03c      	b.n	800c070 <USB_EPStartXfer+0x37a>
 800bff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bffa:	095b      	lsrs	r3, r3, #5
 800bffc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c000:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c004:	f003 031f 	and.w	r3, r3, #31
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d104      	bne.n	800c016 <USB_EPStartXfer+0x320>
 800c00c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c010:	3b01      	subs	r3, #1
 800c012:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	881b      	ldrh	r3, [r3, #0]
 800c01a:	b29a      	uxth	r2, r3
 800c01c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c020:	b29b      	uxth	r3, r3
 800c022:	029b      	lsls	r3, r3, #10
 800c024:	b29b      	uxth	r3, r3
 800c026:	4313      	orrs	r3, r2
 800c028:	b29b      	uxth	r3, r3
 800c02a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c02e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c032:	b29a      	uxth	r2, r3
 800c034:	697b      	ldr	r3, [r7, #20]
 800c036:	801a      	strh	r2, [r3, #0]
 800c038:	e01a      	b.n	800c070 <USB_EPStartXfer+0x37a>
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	785b      	ldrb	r3, [r3, #1]
 800c03e:	2b01      	cmp	r3, #1
 800c040:	d116      	bne.n	800c070 <USB_EPStartXfer+0x37a>
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	623b      	str	r3, [r7, #32]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	461a      	mov	r2, r3
 800c050:	6a3b      	ldr	r3, [r7, #32]
 800c052:	4413      	add	r3, r2
 800c054:	623b      	str	r3, [r7, #32]
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	781b      	ldrb	r3, [r3, #0]
 800c05a:	00da      	lsls	r2, r3, #3
 800c05c:	6a3b      	ldr	r3, [r7, #32]
 800c05e:	4413      	add	r3, r2
 800c060:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c064:	61fb      	str	r3, [r7, #28]
 800c066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c06a:	b29a      	uxth	r2, r3
 800c06c:	69fb      	ldr	r3, [r7, #28]
 800c06e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	891b      	ldrh	r3, [r3, #8]
 800c074:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	6959      	ldr	r1, [r3, #20]
 800c07c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c080:	b29b      	uxth	r3, r3
 800c082:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f000 fd19 	bl	800cabe <USB_WritePMA>
 800c08c:	e2e2      	b.n	800c654 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	785b      	ldrb	r3, [r3, #1]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d16b      	bne.n	800c16e <USB_EPStartXfer+0x478>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c0a0:	b29b      	uxth	r3, r3
 800c0a2:	461a      	mov	r2, r3
 800c0a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0a6:	4413      	add	r3, r2
 800c0a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	781b      	ldrb	r3, [r3, #0]
 800c0ae:	00da      	lsls	r2, r3, #3
 800c0b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0b2:	4413      	add	r3, r2
 800c0b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c0b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800c0ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0bc:	881b      	ldrh	r3, [r3, #0]
 800c0be:	b29b      	uxth	r3, r3
 800c0c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c0c4:	b29a      	uxth	r2, r3
 800c0c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0c8:	801a      	strh	r2, [r3, #0]
 800c0ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d10a      	bne.n	800c0e8 <USB_EPStartXfer+0x3f2>
 800c0d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0d4:	881b      	ldrh	r3, [r3, #0]
 800c0d6:	b29b      	uxth	r3, r3
 800c0d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c0dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0e0:	b29a      	uxth	r2, r3
 800c0e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0e4:	801a      	strh	r2, [r3, #0]
 800c0e6:	e05d      	b.n	800c1a4 <USB_EPStartXfer+0x4ae>
 800c0e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800c0ee:	d81c      	bhi.n	800c12a <USB_EPStartXfer+0x434>
 800c0f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0f4:	085b      	lsrs	r3, r3, #1
 800c0f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c0fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0fe:	f003 0301 	and.w	r3, r3, #1
 800c102:	2b00      	cmp	r3, #0
 800c104:	d004      	beq.n	800c110 <USB_EPStartXfer+0x41a>
 800c106:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c10a:	3301      	adds	r3, #1
 800c10c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c112:	881b      	ldrh	r3, [r3, #0]
 800c114:	b29a      	uxth	r2, r3
 800c116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	029b      	lsls	r3, r3, #10
 800c11e:	b29b      	uxth	r3, r3
 800c120:	4313      	orrs	r3, r2
 800c122:	b29a      	uxth	r2, r3
 800c124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c126:	801a      	strh	r2, [r3, #0]
 800c128:	e03c      	b.n	800c1a4 <USB_EPStartXfer+0x4ae>
 800c12a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c12e:	095b      	lsrs	r3, r3, #5
 800c130:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c134:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c138:	f003 031f 	and.w	r3, r3, #31
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d104      	bne.n	800c14a <USB_EPStartXfer+0x454>
 800c140:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c144:	3b01      	subs	r3, #1
 800c146:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c14a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c14c:	881b      	ldrh	r3, [r3, #0]
 800c14e:	b29a      	uxth	r2, r3
 800c150:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c154:	b29b      	uxth	r3, r3
 800c156:	029b      	lsls	r3, r3, #10
 800c158:	b29b      	uxth	r3, r3
 800c15a:	4313      	orrs	r3, r2
 800c15c:	b29b      	uxth	r3, r3
 800c15e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c166:	b29a      	uxth	r2, r3
 800c168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c16a:	801a      	strh	r2, [r3, #0]
 800c16c:	e01a      	b.n	800c1a4 <USB_EPStartXfer+0x4ae>
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	785b      	ldrb	r3, [r3, #1]
 800c172:	2b01      	cmp	r3, #1
 800c174:	d116      	bne.n	800c1a4 <USB_EPStartXfer+0x4ae>
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	653b      	str	r3, [r7, #80]	@ 0x50
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c180:	b29b      	uxth	r3, r3
 800c182:	461a      	mov	r2, r3
 800c184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c186:	4413      	add	r3, r2
 800c188:	653b      	str	r3, [r7, #80]	@ 0x50
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	781b      	ldrb	r3, [r3, #0]
 800c18e:	00da      	lsls	r2, r3, #3
 800c190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c192:	4413      	add	r3, r2
 800c194:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c198:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c19a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c19e:	b29a      	uxth	r2, r3
 800c1a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	891b      	ldrh	r3, [r3, #8]
 800c1a8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	6959      	ldr	r1, [r3, #20]
 800c1b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1b4:	b29b      	uxth	r3, r3
 800c1b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c1ba:	6878      	ldr	r0, [r7, #4]
 800c1bc:	f000 fc7f 	bl	800cabe <USB_WritePMA>
            ep->xfer_buff += len;
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	695a      	ldr	r2, [r3, #20]
 800c1c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1c8:	441a      	add	r2, r3
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	6a1a      	ldr	r2, [r3, #32]
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	691b      	ldr	r3, [r3, #16]
 800c1d6:	429a      	cmp	r2, r3
 800c1d8:	d907      	bls.n	800c1ea <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	6a1a      	ldr	r2, [r3, #32]
 800c1de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1e2:	1ad2      	subs	r2, r2, r3
 800c1e4:	683b      	ldr	r3, [r7, #0]
 800c1e6:	621a      	str	r2, [r3, #32]
 800c1e8:	e006      	b.n	800c1f8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	6a1b      	ldr	r3, [r3, #32]
 800c1ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	785b      	ldrb	r3, [r3, #1]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d16b      	bne.n	800c2dc <USB_EPStartXfer+0x5e6>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c20e:	b29b      	uxth	r3, r3
 800c210:	461a      	mov	r2, r3
 800c212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c214:	4413      	add	r3, r2
 800c216:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	781b      	ldrb	r3, [r3, #0]
 800c21c:	00da      	lsls	r2, r3, #3
 800c21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c220:	4413      	add	r3, r2
 800c222:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c226:	637b      	str	r3, [r7, #52]	@ 0x34
 800c228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c22a:	881b      	ldrh	r3, [r3, #0]
 800c22c:	b29b      	uxth	r3, r3
 800c22e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c232:	b29a      	uxth	r2, r3
 800c234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c236:	801a      	strh	r2, [r3, #0]
 800c238:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d10a      	bne.n	800c256 <USB_EPStartXfer+0x560>
 800c240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c242:	881b      	ldrh	r3, [r3, #0]
 800c244:	b29b      	uxth	r3, r3
 800c246:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c24a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c24e:	b29a      	uxth	r2, r3
 800c250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c252:	801a      	strh	r2, [r3, #0]
 800c254:	e05b      	b.n	800c30e <USB_EPStartXfer+0x618>
 800c256:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c25a:	2b3e      	cmp	r3, #62	@ 0x3e
 800c25c:	d81c      	bhi.n	800c298 <USB_EPStartXfer+0x5a2>
 800c25e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c262:	085b      	lsrs	r3, r3, #1
 800c264:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c268:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c26c:	f003 0301 	and.w	r3, r3, #1
 800c270:	2b00      	cmp	r3, #0
 800c272:	d004      	beq.n	800c27e <USB_EPStartXfer+0x588>
 800c274:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c278:	3301      	adds	r3, #1
 800c27a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c27e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c280:	881b      	ldrh	r3, [r3, #0]
 800c282:	b29a      	uxth	r2, r3
 800c284:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c288:	b29b      	uxth	r3, r3
 800c28a:	029b      	lsls	r3, r3, #10
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	4313      	orrs	r3, r2
 800c290:	b29a      	uxth	r2, r3
 800c292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c294:	801a      	strh	r2, [r3, #0]
 800c296:	e03a      	b.n	800c30e <USB_EPStartXfer+0x618>
 800c298:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c29c:	095b      	lsrs	r3, r3, #5
 800c29e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c2a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c2a6:	f003 031f 	and.w	r3, r3, #31
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d104      	bne.n	800c2b8 <USB_EPStartXfer+0x5c2>
 800c2ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c2b2:	3b01      	subs	r3, #1
 800c2b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c2b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2ba:	881b      	ldrh	r3, [r3, #0]
 800c2bc:	b29a      	uxth	r2, r3
 800c2be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	029b      	lsls	r3, r3, #10
 800c2c6:	b29b      	uxth	r3, r3
 800c2c8:	4313      	orrs	r3, r2
 800c2ca:	b29b      	uxth	r3, r3
 800c2cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c2d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c2d4:	b29a      	uxth	r2, r3
 800c2d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2d8:	801a      	strh	r2, [r3, #0]
 800c2da:	e018      	b.n	800c30e <USB_EPStartXfer+0x618>
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	785b      	ldrb	r3, [r3, #1]
 800c2e0:	2b01      	cmp	r3, #1
 800c2e2:	d114      	bne.n	800c30e <USB_EPStartXfer+0x618>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c2ea:	b29b      	uxth	r3, r3
 800c2ec:	461a      	mov	r2, r3
 800c2ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2f0:	4413      	add	r3, r2
 800c2f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	00da      	lsls	r2, r3, #3
 800c2fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2fc:	4413      	add	r3, r2
 800c2fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c302:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c308:	b29a      	uxth	r2, r3
 800c30a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c30c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	895b      	ldrh	r3, [r3, #10]
 800c312:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	6959      	ldr	r1, [r3, #20]
 800c31a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c31e:	b29b      	uxth	r3, r3
 800c320:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f000 fbca 	bl	800cabe <USB_WritePMA>
 800c32a:	e193      	b.n	800c654 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	6a1b      	ldr	r3, [r3, #32]
 800c330:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800c334:	687a      	ldr	r2, [r7, #4]
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	009b      	lsls	r3, r3, #2
 800c33c:	4413      	add	r3, r2
 800c33e:	881b      	ldrh	r3, [r3, #0]
 800c340:	b29b      	uxth	r3, r3
 800c342:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c34a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800c34e:	687a      	ldr	r2, [r7, #4]
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	009b      	lsls	r3, r3, #2
 800c356:	441a      	add	r2, r3
 800c358:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800c35c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c360:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c364:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c36c:	b29b      	uxth	r3, r3
 800c36e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c37a:	b29b      	uxth	r3, r3
 800c37c:	461a      	mov	r2, r3
 800c37e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c380:	4413      	add	r3, r2
 800c382:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	00da      	lsls	r2, r3, #3
 800c38a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c38c:	4413      	add	r3, r2
 800c38e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c392:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c394:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c398:	b29a      	uxth	r2, r3
 800c39a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c39c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	891b      	ldrh	r3, [r3, #8]
 800c3a2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	6959      	ldr	r1, [r3, #20]
 800c3aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3ae:	b29b      	uxth	r3, r3
 800c3b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f000 fb82 	bl	800cabe <USB_WritePMA>
 800c3ba:	e14b      	b.n	800c654 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	6a1a      	ldr	r2, [r3, #32]
 800c3c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3c4:	1ad2      	subs	r2, r2, r3
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c3ca:	687a      	ldr	r2, [r7, #4]
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	781b      	ldrb	r3, [r3, #0]
 800c3d0:	009b      	lsls	r3, r3, #2
 800c3d2:	4413      	add	r3, r2
 800c3d4:	881b      	ldrh	r3, [r3, #0]
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	f000 809a 	beq.w	800c516 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	673b      	str	r3, [r7, #112]	@ 0x70
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	785b      	ldrb	r3, [r3, #1]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d16b      	bne.n	800c4c6 <USB_EPStartXfer+0x7d0>
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c3f8:	b29b      	uxth	r3, r3
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c3fe:	4413      	add	r3, r2
 800c400:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	781b      	ldrb	r3, [r3, #0]
 800c406:	00da      	lsls	r2, r3, #3
 800c408:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c40a:	4413      	add	r3, r2
 800c40c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c410:	667b      	str	r3, [r7, #100]	@ 0x64
 800c412:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c414:	881b      	ldrh	r3, [r3, #0]
 800c416:	b29b      	uxth	r3, r3
 800c418:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c41c:	b29a      	uxth	r2, r3
 800c41e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c420:	801a      	strh	r2, [r3, #0]
 800c422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c426:	2b00      	cmp	r3, #0
 800c428:	d10a      	bne.n	800c440 <USB_EPStartXfer+0x74a>
 800c42a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c42c:	881b      	ldrh	r3, [r3, #0]
 800c42e:	b29b      	uxth	r3, r3
 800c430:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c434:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c438:	b29a      	uxth	r2, r3
 800c43a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c43c:	801a      	strh	r2, [r3, #0]
 800c43e:	e05b      	b.n	800c4f8 <USB_EPStartXfer+0x802>
 800c440:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c444:	2b3e      	cmp	r3, #62	@ 0x3e
 800c446:	d81c      	bhi.n	800c482 <USB_EPStartXfer+0x78c>
 800c448:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c44c:	085b      	lsrs	r3, r3, #1
 800c44e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c456:	f003 0301 	and.w	r3, r3, #1
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d004      	beq.n	800c468 <USB_EPStartXfer+0x772>
 800c45e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c462:	3301      	adds	r3, #1
 800c464:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c468:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c46a:	881b      	ldrh	r3, [r3, #0]
 800c46c:	b29a      	uxth	r2, r3
 800c46e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c472:	b29b      	uxth	r3, r3
 800c474:	029b      	lsls	r3, r3, #10
 800c476:	b29b      	uxth	r3, r3
 800c478:	4313      	orrs	r3, r2
 800c47a:	b29a      	uxth	r2, r3
 800c47c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c47e:	801a      	strh	r2, [r3, #0]
 800c480:	e03a      	b.n	800c4f8 <USB_EPStartXfer+0x802>
 800c482:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c486:	095b      	lsrs	r3, r3, #5
 800c488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c48c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c490:	f003 031f 	and.w	r3, r3, #31
 800c494:	2b00      	cmp	r3, #0
 800c496:	d104      	bne.n	800c4a2 <USB_EPStartXfer+0x7ac>
 800c498:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c49c:	3b01      	subs	r3, #1
 800c49e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c4a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4a4:	881b      	ldrh	r3, [r3, #0]
 800c4a6:	b29a      	uxth	r2, r3
 800c4a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c4ac:	b29b      	uxth	r3, r3
 800c4ae:	029b      	lsls	r3, r3, #10
 800c4b0:	b29b      	uxth	r3, r3
 800c4b2:	4313      	orrs	r3, r2
 800c4b4:	b29b      	uxth	r3, r3
 800c4b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c4ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c4be:	b29a      	uxth	r2, r3
 800c4c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4c2:	801a      	strh	r2, [r3, #0]
 800c4c4:	e018      	b.n	800c4f8 <USB_EPStartXfer+0x802>
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	785b      	ldrb	r3, [r3, #1]
 800c4ca:	2b01      	cmp	r3, #1
 800c4cc:	d114      	bne.n	800c4f8 <USB_EPStartXfer+0x802>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c4da:	4413      	add	r3, r2
 800c4dc:	673b      	str	r3, [r7, #112]	@ 0x70
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	781b      	ldrb	r3, [r3, #0]
 800c4e2:	00da      	lsls	r2, r3, #3
 800c4e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c4e6:	4413      	add	r3, r2
 800c4e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c4ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c4ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c4f2:	b29a      	uxth	r2, r3
 800c4f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	895b      	ldrh	r3, [r3, #10]
 800c4fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	6959      	ldr	r1, [r3, #20]
 800c504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c508:	b29b      	uxth	r3, r3
 800c50a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c50e:	6878      	ldr	r0, [r7, #4]
 800c510:	f000 fad5 	bl	800cabe <USB_WritePMA>
 800c514:	e09e      	b.n	800c654 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	785b      	ldrb	r3, [r3, #1]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d16b      	bne.n	800c5f6 <USB_EPStartXfer+0x900>
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c528:	b29b      	uxth	r3, r3
 800c52a:	461a      	mov	r2, r3
 800c52c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c52e:	4413      	add	r3, r2
 800c530:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	00da      	lsls	r2, r3, #3
 800c538:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c53a:	4413      	add	r3, r2
 800c53c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c540:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c542:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c544:	881b      	ldrh	r3, [r3, #0]
 800c546:	b29b      	uxth	r3, r3
 800c548:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c54c:	b29a      	uxth	r2, r3
 800c54e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c550:	801a      	strh	r2, [r3, #0]
 800c552:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c556:	2b00      	cmp	r3, #0
 800c558:	d10a      	bne.n	800c570 <USB_EPStartXfer+0x87a>
 800c55a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c55c:	881b      	ldrh	r3, [r3, #0]
 800c55e:	b29b      	uxth	r3, r3
 800c560:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c564:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c568:	b29a      	uxth	r2, r3
 800c56a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c56c:	801a      	strh	r2, [r3, #0]
 800c56e:	e063      	b.n	800c638 <USB_EPStartXfer+0x942>
 800c570:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c574:	2b3e      	cmp	r3, #62	@ 0x3e
 800c576:	d81c      	bhi.n	800c5b2 <USB_EPStartXfer+0x8bc>
 800c578:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c57c:	085b      	lsrs	r3, r3, #1
 800c57e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c582:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c586:	f003 0301 	and.w	r3, r3, #1
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d004      	beq.n	800c598 <USB_EPStartXfer+0x8a2>
 800c58e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c592:	3301      	adds	r3, #1
 800c594:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c598:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c59a:	881b      	ldrh	r3, [r3, #0]
 800c59c:	b29a      	uxth	r2, r3
 800c59e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	029b      	lsls	r3, r3, #10
 800c5a6:	b29b      	uxth	r3, r3
 800c5a8:	4313      	orrs	r3, r2
 800c5aa:	b29a      	uxth	r2, r3
 800c5ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c5ae:	801a      	strh	r2, [r3, #0]
 800c5b0:	e042      	b.n	800c638 <USB_EPStartXfer+0x942>
 800c5b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c5b6:	095b      	lsrs	r3, r3, #5
 800c5b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c5bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c5c0:	f003 031f 	and.w	r3, r3, #31
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d104      	bne.n	800c5d2 <USB_EPStartXfer+0x8dc>
 800c5c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c5cc:	3b01      	subs	r3, #1
 800c5ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c5d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c5d4:	881b      	ldrh	r3, [r3, #0]
 800c5d6:	b29a      	uxth	r2, r3
 800c5d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c5dc:	b29b      	uxth	r3, r3
 800c5de:	029b      	lsls	r3, r3, #10
 800c5e0:	b29b      	uxth	r3, r3
 800c5e2:	4313      	orrs	r3, r2
 800c5e4:	b29b      	uxth	r3, r3
 800c5e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c5ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c5ee:	b29a      	uxth	r2, r3
 800c5f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c5f2:	801a      	strh	r2, [r3, #0]
 800c5f4:	e020      	b.n	800c638 <USB_EPStartXfer+0x942>
 800c5f6:	683b      	ldr	r3, [r7, #0]
 800c5f8:	785b      	ldrb	r3, [r3, #1]
 800c5fa:	2b01      	cmp	r3, #1
 800c5fc:	d11c      	bne.n	800c638 <USB_EPStartXfer+0x942>
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c60a:	b29b      	uxth	r3, r3
 800c60c:	461a      	mov	r2, r3
 800c60e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c612:	4413      	add	r3, r2
 800c614:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	00da      	lsls	r2, r3, #3
 800c61e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c622:	4413      	add	r3, r2
 800c624:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c628:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c62c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c630:	b29a      	uxth	r2, r3
 800c632:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c636:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	891b      	ldrh	r3, [r3, #8]
 800c63c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	6959      	ldr	r1, [r3, #20]
 800c644:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c648:	b29b      	uxth	r3, r3
 800c64a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f000 fa35 	bl	800cabe <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c654:	687a      	ldr	r2, [r7, #4]
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	781b      	ldrb	r3, [r3, #0]
 800c65a:	009b      	lsls	r3, r3, #2
 800c65c:	4413      	add	r3, r2
 800c65e:	881b      	ldrh	r3, [r3, #0]
 800c660:	b29b      	uxth	r3, r3
 800c662:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c666:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c66a:	817b      	strh	r3, [r7, #10]
 800c66c:	897b      	ldrh	r3, [r7, #10]
 800c66e:	f083 0310 	eor.w	r3, r3, #16
 800c672:	817b      	strh	r3, [r7, #10]
 800c674:	897b      	ldrh	r3, [r7, #10]
 800c676:	f083 0320 	eor.w	r3, r3, #32
 800c67a:	817b      	strh	r3, [r7, #10]
 800c67c:	687a      	ldr	r2, [r7, #4]
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	781b      	ldrb	r3, [r3, #0]
 800c682:	009b      	lsls	r3, r3, #2
 800c684:	441a      	add	r2, r3
 800c686:	897b      	ldrh	r3, [r7, #10]
 800c688:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c68c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c690:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c698:	b29b      	uxth	r3, r3
 800c69a:	8013      	strh	r3, [r2, #0]
 800c69c:	e0d5      	b.n	800c84a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	7b1b      	ldrb	r3, [r3, #12]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d156      	bne.n	800c754 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	699b      	ldr	r3, [r3, #24]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d122      	bne.n	800c6f4 <USB_EPStartXfer+0x9fe>
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	78db      	ldrb	r3, [r3, #3]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d11e      	bne.n	800c6f4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800c6b6:	687a      	ldr	r2, [r7, #4]
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	009b      	lsls	r3, r3, #2
 800c6be:	4413      	add	r3, r2
 800c6c0:	881b      	ldrh	r3, [r3, #0]
 800c6c2:	b29b      	uxth	r3, r3
 800c6c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6cc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	009b      	lsls	r3, r3, #2
 800c6d8:	441a      	add	r2, r3
 800c6da:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c6de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6e6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c6ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6ee:	b29b      	uxth	r3, r3
 800c6f0:	8013      	strh	r3, [r2, #0]
 800c6f2:	e01d      	b.n	800c730 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800c6f4:	687a      	ldr	r2, [r7, #4]
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	009b      	lsls	r3, r3, #2
 800c6fc:	4413      	add	r3, r2
 800c6fe:	881b      	ldrh	r3, [r3, #0]
 800c700:	b29b      	uxth	r3, r3
 800c702:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c70a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800c70e:	687a      	ldr	r2, [r7, #4]
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	781b      	ldrb	r3, [r3, #0]
 800c714:	009b      	lsls	r3, r3, #2
 800c716:	441a      	add	r2, r3
 800c718:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800c71c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c720:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c724:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c728:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c72c:	b29b      	uxth	r3, r3
 800c72e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	699a      	ldr	r2, [r3, #24]
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	691b      	ldr	r3, [r3, #16]
 800c738:	429a      	cmp	r2, r3
 800c73a:	d907      	bls.n	800c74c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	699a      	ldr	r2, [r3, #24]
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	691b      	ldr	r3, [r3, #16]
 800c744:	1ad2      	subs	r2, r2, r3
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	619a      	str	r2, [r3, #24]
 800c74a:	e054      	b.n	800c7f6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	2200      	movs	r2, #0
 800c750:	619a      	str	r2, [r3, #24]
 800c752:	e050      	b.n	800c7f6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	78db      	ldrb	r3, [r3, #3]
 800c758:	2b02      	cmp	r3, #2
 800c75a:	d142      	bne.n	800c7e2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	69db      	ldr	r3, [r3, #28]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d048      	beq.n	800c7f6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c764:	687a      	ldr	r2, [r7, #4]
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	009b      	lsls	r3, r3, #2
 800c76c:	4413      	add	r3, r2
 800c76e:	881b      	ldrh	r3, [r3, #0]
 800c770:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c774:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c778:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d005      	beq.n	800c78c <USB_EPStartXfer+0xa96>
 800c780:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d10b      	bne.n	800c7a4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c78c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c790:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c794:	2b00      	cmp	r3, #0
 800c796:	d12e      	bne.n	800c7f6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c798:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c79c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d128      	bne.n	800c7f6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800c7a4:	687a      	ldr	r2, [r7, #4]
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	781b      	ldrb	r3, [r3, #0]
 800c7aa:	009b      	lsls	r3, r3, #2
 800c7ac:	4413      	add	r3, r2
 800c7ae:	881b      	ldrh	r3, [r3, #0]
 800c7b0:	b29b      	uxth	r3, r3
 800c7b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7ba:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800c7be:	687a      	ldr	r2, [r7, #4]
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	781b      	ldrb	r3, [r3, #0]
 800c7c4:	009b      	lsls	r3, r3, #2
 800c7c6:	441a      	add	r2, r3
 800c7c8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800c7cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c7dc:	b29b      	uxth	r3, r3
 800c7de:	8013      	strh	r3, [r2, #0]
 800c7e0:	e009      	b.n	800c7f6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	78db      	ldrb	r3, [r3, #3]
 800c7e6:	2b01      	cmp	r3, #1
 800c7e8:	d103      	bne.n	800c7f2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800c7ea:	683b      	ldr	r3, [r7, #0]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	619a      	str	r2, [r3, #24]
 800c7f0:	e001      	b.n	800c7f6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800c7f2:	2301      	movs	r3, #1
 800c7f4:	e02a      	b.n	800c84c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c7f6:	687a      	ldr	r2, [r7, #4]
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	781b      	ldrb	r3, [r3, #0]
 800c7fc:	009b      	lsls	r3, r3, #2
 800c7fe:	4413      	add	r3, r2
 800c800:	881b      	ldrh	r3, [r3, #0]
 800c802:	b29b      	uxth	r3, r3
 800c804:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c80c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c810:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c814:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c818:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c81c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c820:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c824:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c828:	687a      	ldr	r2, [r7, #4]
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	009b      	lsls	r3, r3, #2
 800c830:	441a      	add	r2, r3
 800c832:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c836:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c83a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c83e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c842:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c846:	b29b      	uxth	r3, r3
 800c848:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c84a:	2300      	movs	r3, #0
}
 800c84c:	4618      	mov	r0, r3
 800c84e:	37b0      	adds	r7, #176	@ 0xb0
 800c850:	46bd      	mov	sp, r7
 800c852:	bd80      	pop	{r7, pc}

0800c854 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c854:	b480      	push	{r7}
 800c856:	b085      	sub	sp, #20
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
 800c85c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	785b      	ldrb	r3, [r3, #1]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d020      	beq.n	800c8a8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c866:	687a      	ldr	r2, [r7, #4]
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	781b      	ldrb	r3, [r3, #0]
 800c86c:	009b      	lsls	r3, r3, #2
 800c86e:	4413      	add	r3, r2
 800c870:	881b      	ldrh	r3, [r3, #0]
 800c872:	b29b      	uxth	r3, r3
 800c874:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c878:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c87c:	81bb      	strh	r3, [r7, #12]
 800c87e:	89bb      	ldrh	r3, [r7, #12]
 800c880:	f083 0310 	eor.w	r3, r3, #16
 800c884:	81bb      	strh	r3, [r7, #12]
 800c886:	687a      	ldr	r2, [r7, #4]
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	781b      	ldrb	r3, [r3, #0]
 800c88c:	009b      	lsls	r3, r3, #2
 800c88e:	441a      	add	r2, r3
 800c890:	89bb      	ldrh	r3, [r7, #12]
 800c892:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c896:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c89a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c89e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8a2:	b29b      	uxth	r3, r3
 800c8a4:	8013      	strh	r3, [r2, #0]
 800c8a6:	e01f      	b.n	800c8e8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c8a8:	687a      	ldr	r2, [r7, #4]
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	009b      	lsls	r3, r3, #2
 800c8b0:	4413      	add	r3, r2
 800c8b2:	881b      	ldrh	r3, [r3, #0]
 800c8b4:	b29b      	uxth	r3, r3
 800c8b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c8ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8be:	81fb      	strh	r3, [r7, #14]
 800c8c0:	89fb      	ldrh	r3, [r7, #14]
 800c8c2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c8c6:	81fb      	strh	r3, [r7, #14]
 800c8c8:	687a      	ldr	r2, [r7, #4]
 800c8ca:	683b      	ldr	r3, [r7, #0]
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	009b      	lsls	r3, r3, #2
 800c8d0:	441a      	add	r2, r3
 800c8d2:	89fb      	ldrh	r3, [r7, #14]
 800c8d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8e4:	b29b      	uxth	r3, r3
 800c8e6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c8e8:	2300      	movs	r3, #0
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3714      	adds	r7, #20
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f4:	4770      	bx	lr

0800c8f6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c8f6:	b480      	push	{r7}
 800c8f8:	b087      	sub	sp, #28
 800c8fa:	af00      	add	r7, sp, #0
 800c8fc:	6078      	str	r0, [r7, #4]
 800c8fe:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	785b      	ldrb	r3, [r3, #1]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d04c      	beq.n	800c9a2 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c908:	687a      	ldr	r2, [r7, #4]
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	781b      	ldrb	r3, [r3, #0]
 800c90e:	009b      	lsls	r3, r3, #2
 800c910:	4413      	add	r3, r2
 800c912:	881b      	ldrh	r3, [r3, #0]
 800c914:	823b      	strh	r3, [r7, #16]
 800c916:	8a3b      	ldrh	r3, [r7, #16]
 800c918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d01b      	beq.n	800c958 <USB_EPClearStall+0x62>
 800c920:	687a      	ldr	r2, [r7, #4]
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	009b      	lsls	r3, r3, #2
 800c928:	4413      	add	r3, r2
 800c92a:	881b      	ldrh	r3, [r3, #0]
 800c92c:	b29b      	uxth	r3, r3
 800c92e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c936:	81fb      	strh	r3, [r7, #14]
 800c938:	687a      	ldr	r2, [r7, #4]
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	781b      	ldrb	r3, [r3, #0]
 800c93e:	009b      	lsls	r3, r3, #2
 800c940:	441a      	add	r2, r3
 800c942:	89fb      	ldrh	r3, [r7, #14]
 800c944:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c948:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c94c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c950:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c954:	b29b      	uxth	r3, r3
 800c956:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	78db      	ldrb	r3, [r3, #3]
 800c95c:	2b01      	cmp	r3, #1
 800c95e:	d06c      	beq.n	800ca3a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c960:	687a      	ldr	r2, [r7, #4]
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	781b      	ldrb	r3, [r3, #0]
 800c966:	009b      	lsls	r3, r3, #2
 800c968:	4413      	add	r3, r2
 800c96a:	881b      	ldrh	r3, [r3, #0]
 800c96c:	b29b      	uxth	r3, r3
 800c96e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c972:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c976:	81bb      	strh	r3, [r7, #12]
 800c978:	89bb      	ldrh	r3, [r7, #12]
 800c97a:	f083 0320 	eor.w	r3, r3, #32
 800c97e:	81bb      	strh	r3, [r7, #12]
 800c980:	687a      	ldr	r2, [r7, #4]
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	781b      	ldrb	r3, [r3, #0]
 800c986:	009b      	lsls	r3, r3, #2
 800c988:	441a      	add	r2, r3
 800c98a:	89bb      	ldrh	r3, [r7, #12]
 800c98c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c990:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c994:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c99c:	b29b      	uxth	r3, r3
 800c99e:	8013      	strh	r3, [r2, #0]
 800c9a0:	e04b      	b.n	800ca3a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c9a2:	687a      	ldr	r2, [r7, #4]
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	781b      	ldrb	r3, [r3, #0]
 800c9a8:	009b      	lsls	r3, r3, #2
 800c9aa:	4413      	add	r3, r2
 800c9ac:	881b      	ldrh	r3, [r3, #0]
 800c9ae:	82fb      	strh	r3, [r7, #22]
 800c9b0:	8afb      	ldrh	r3, [r7, #22]
 800c9b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d01b      	beq.n	800c9f2 <USB_EPClearStall+0xfc>
 800c9ba:	687a      	ldr	r2, [r7, #4]
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	781b      	ldrb	r3, [r3, #0]
 800c9c0:	009b      	lsls	r3, r3, #2
 800c9c2:	4413      	add	r3, r2
 800c9c4:	881b      	ldrh	r3, [r3, #0]
 800c9c6:	b29b      	uxth	r3, r3
 800c9c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9d0:	82bb      	strh	r3, [r7, #20]
 800c9d2:	687a      	ldr	r2, [r7, #4]
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	009b      	lsls	r3, r3, #2
 800c9da:	441a      	add	r2, r3
 800c9dc:	8abb      	ldrh	r3, [r7, #20]
 800c9de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c9ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9ee:	b29b      	uxth	r3, r3
 800c9f0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c9f2:	687a      	ldr	r2, [r7, #4]
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	781b      	ldrb	r3, [r3, #0]
 800c9f8:	009b      	lsls	r3, r3, #2
 800c9fa:	4413      	add	r3, r2
 800c9fc:	881b      	ldrh	r3, [r3, #0]
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca08:	827b      	strh	r3, [r7, #18]
 800ca0a:	8a7b      	ldrh	r3, [r7, #18]
 800ca0c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ca10:	827b      	strh	r3, [r7, #18]
 800ca12:	8a7b      	ldrh	r3, [r7, #18]
 800ca14:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ca18:	827b      	strh	r3, [r7, #18]
 800ca1a:	687a      	ldr	r2, [r7, #4]
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	781b      	ldrb	r3, [r3, #0]
 800ca20:	009b      	lsls	r3, r3, #2
 800ca22:	441a      	add	r2, r3
 800ca24:	8a7b      	ldrh	r3, [r7, #18]
 800ca26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca36:	b29b      	uxth	r3, r3
 800ca38:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ca3a:	2300      	movs	r3, #0
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	371c      	adds	r7, #28
 800ca40:	46bd      	mov	sp, r7
 800ca42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca46:	4770      	bx	lr

0800ca48 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b083      	sub	sp, #12
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
 800ca50:	460b      	mov	r3, r1
 800ca52:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800ca54:	78fb      	ldrb	r3, [r7, #3]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d103      	bne.n	800ca62 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2280      	movs	r2, #128	@ 0x80
 800ca5e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800ca62:	2300      	movs	r3, #0
}
 800ca64:	4618      	mov	r0, r3
 800ca66:	370c      	adds	r7, #12
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6e:	4770      	bx	lr

0800ca70 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ca70:	b480      	push	{r7}
 800ca72:	b083      	sub	sp, #12
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ca7e:	b29b      	uxth	r3, r3
 800ca80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca88:	b29a      	uxth	r2, r3
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800ca90:	2300      	movs	r3, #0
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	370c      	adds	r7, #12
 800ca96:	46bd      	mov	sp, r7
 800ca98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9c:	4770      	bx	lr

0800ca9e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800ca9e:	b480      	push	{r7}
 800caa0:	b085      	sub	sp, #20
 800caa2:	af00      	add	r7, sp, #0
 800caa4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800caac:	b29b      	uxth	r3, r3
 800caae:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800cab0:	68fb      	ldr	r3, [r7, #12]
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	3714      	adds	r7, #20
 800cab6:	46bd      	mov	sp, r7
 800cab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabc:	4770      	bx	lr

0800cabe <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800cabe:	b480      	push	{r7}
 800cac0:	b08b      	sub	sp, #44	@ 0x2c
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	60f8      	str	r0, [r7, #12]
 800cac6:	60b9      	str	r1, [r7, #8]
 800cac8:	4611      	mov	r1, r2
 800caca:	461a      	mov	r2, r3
 800cacc:	460b      	mov	r3, r1
 800cace:	80fb      	strh	r3, [r7, #6]
 800cad0:	4613      	mov	r3, r2
 800cad2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800cad4:	88bb      	ldrh	r3, [r7, #4]
 800cad6:	3301      	adds	r3, #1
 800cad8:	085b      	lsrs	r3, r3, #1
 800cada:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800cae4:	88fa      	ldrh	r2, [r7, #6]
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	4413      	add	r3, r2
 800caea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800caee:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800caf0:	69bb      	ldr	r3, [r7, #24]
 800caf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800caf4:	e01c      	b.n	800cb30 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800caf6:	69fb      	ldr	r3, [r7, #28]
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800cafc:	69fb      	ldr	r3, [r7, #28]
 800cafe:	3301      	adds	r3, #1
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	b21b      	sxth	r3, r3
 800cb04:	021b      	lsls	r3, r3, #8
 800cb06:	b21a      	sxth	r2, r3
 800cb08:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cb0c:	4313      	orrs	r3, r2
 800cb0e:	b21b      	sxth	r3, r3
 800cb10:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800cb12:	6a3b      	ldr	r3, [r7, #32]
 800cb14:	8a7a      	ldrh	r2, [r7, #18]
 800cb16:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800cb18:	6a3b      	ldr	r3, [r7, #32]
 800cb1a:	3302      	adds	r3, #2
 800cb1c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800cb1e:	69fb      	ldr	r3, [r7, #28]
 800cb20:	3301      	adds	r3, #1
 800cb22:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800cb24:	69fb      	ldr	r3, [r7, #28]
 800cb26:	3301      	adds	r3, #1
 800cb28:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800cb2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb2c:	3b01      	subs	r3, #1
 800cb2e:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d1df      	bne.n	800caf6 <USB_WritePMA+0x38>
  }
}
 800cb36:	bf00      	nop
 800cb38:	bf00      	nop
 800cb3a:	372c      	adds	r7, #44	@ 0x2c
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb42:	4770      	bx	lr

0800cb44 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800cb44:	b480      	push	{r7}
 800cb46:	b08b      	sub	sp, #44	@ 0x2c
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	4611      	mov	r1, r2
 800cb50:	461a      	mov	r2, r3
 800cb52:	460b      	mov	r3, r1
 800cb54:	80fb      	strh	r3, [r7, #6]
 800cb56:	4613      	mov	r3, r2
 800cb58:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800cb5a:	88bb      	ldrh	r3, [r7, #4]
 800cb5c:	085b      	lsrs	r3, r3, #1
 800cb5e:	b29b      	uxth	r3, r3
 800cb60:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800cb6a:	88fa      	ldrh	r2, [r7, #6]
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	4413      	add	r3, r2
 800cb70:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cb74:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800cb76:	69bb      	ldr	r3, [r7, #24]
 800cb78:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb7a:	e018      	b.n	800cbae <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800cb7c:	6a3b      	ldr	r3, [r7, #32]
 800cb7e:	881b      	ldrh	r3, [r3, #0]
 800cb80:	b29b      	uxth	r3, r3
 800cb82:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800cb84:	6a3b      	ldr	r3, [r7, #32]
 800cb86:	3302      	adds	r3, #2
 800cb88:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	b2da      	uxtb	r2, r3
 800cb8e:	69fb      	ldr	r3, [r7, #28]
 800cb90:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cb92:	69fb      	ldr	r3, [r7, #28]
 800cb94:	3301      	adds	r3, #1
 800cb96:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	0a1b      	lsrs	r3, r3, #8
 800cb9c:	b2da      	uxtb	r2, r3
 800cb9e:	69fb      	ldr	r3, [r7, #28]
 800cba0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cba2:	69fb      	ldr	r3, [r7, #28]
 800cba4:	3301      	adds	r3, #1
 800cba6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800cba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbaa:	3b01      	subs	r3, #1
 800cbac:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d1e3      	bne.n	800cb7c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800cbb4:	88bb      	ldrh	r3, [r7, #4]
 800cbb6:	f003 0301 	and.w	r3, r3, #1
 800cbba:	b29b      	uxth	r3, r3
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d007      	beq.n	800cbd0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800cbc0:	6a3b      	ldr	r3, [r7, #32]
 800cbc2:	881b      	ldrh	r3, [r3, #0]
 800cbc4:	b29b      	uxth	r3, r3
 800cbc6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800cbc8:	693b      	ldr	r3, [r7, #16]
 800cbca:	b2da      	uxtb	r2, r3
 800cbcc:	69fb      	ldr	r3, [r7, #28]
 800cbce:	701a      	strb	r2, [r3, #0]
  }
}
 800cbd0:	bf00      	nop
 800cbd2:	372c      	adds	r7, #44	@ 0x2c
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr

0800cbdc <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800cbe0:	4907      	ldr	r1, [pc, #28]	@ (800cc00 <MX_FATFS_Init+0x24>)
 800cbe2:	4808      	ldr	r0, [pc, #32]	@ (800cc04 <MX_FATFS_Init+0x28>)
 800cbe4:	f001 fcfa 	bl	800e5dc <FATFS_LinkDriver>
 800cbe8:	4603      	mov	r3, r0
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d002      	beq.n	800cbf4 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800cbee:	f04f 33ff 	mov.w	r3, #4294967295
 800cbf2:	e003      	b.n	800cbfc <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800cbf4:	4b04      	ldr	r3, [pc, #16]	@ (800cc08 <MX_FATFS_Init+0x2c>)
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800cbfa:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	bd80      	pop	{r7, pc}
 800cc00:	2000234c 	.word	0x2000234c
 800cc04:	20000014 	.word	0x20000014
 800cc08:	20002350 	.word	0x20002350

0800cc0c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800cc0c:	b480      	push	{r7}
 800cc0e:	b083      	sub	sp, #12
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	4603      	mov	r3, r0
 800cc14:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800cc16:	4b06      	ldr	r3, [pc, #24]	@ (800cc30 <USER_initialize+0x24>)
 800cc18:	2201      	movs	r2, #1
 800cc1a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800cc1c:	4b04      	ldr	r3, [pc, #16]	@ (800cc30 <USER_initialize+0x24>)
 800cc1e:	781b      	ldrb	r3, [r3, #0]
 800cc20:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	370c      	adds	r7, #12
 800cc26:	46bd      	mov	sp, r7
 800cc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2c:	4770      	bx	lr
 800cc2e:	bf00      	nop
 800cc30:	20000010 	.word	0x20000010

0800cc34 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800cc34:	b480      	push	{r7}
 800cc36:	b083      	sub	sp, #12
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800cc3e:	4b06      	ldr	r3, [pc, #24]	@ (800cc58 <USER_status+0x24>)
 800cc40:	2201      	movs	r2, #1
 800cc42:	701a      	strb	r2, [r3, #0]
    return Stat;
 800cc44:	4b04      	ldr	r3, [pc, #16]	@ (800cc58 <USER_status+0x24>)
 800cc46:	781b      	ldrb	r3, [r3, #0]
 800cc48:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	370c      	adds	r7, #12
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc54:	4770      	bx	lr
 800cc56:	bf00      	nop
 800cc58:	20000010 	.word	0x20000010

0800cc5c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	b085      	sub	sp, #20
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	60b9      	str	r1, [r7, #8]
 800cc64:	607a      	str	r2, [r7, #4]
 800cc66:	603b      	str	r3, [r7, #0]
 800cc68:	4603      	mov	r3, r0
 800cc6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800cc6c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800cc6e:	4618      	mov	r0, r3
 800cc70:	3714      	adds	r7, #20
 800cc72:	46bd      	mov	sp, r7
 800cc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc78:	4770      	bx	lr

0800cc7a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800cc7a:	b480      	push	{r7}
 800cc7c:	b085      	sub	sp, #20
 800cc7e:	af00      	add	r7, sp, #0
 800cc80:	60b9      	str	r1, [r7, #8]
 800cc82:	607a      	str	r2, [r7, #4]
 800cc84:	603b      	str	r3, [r7, #0]
 800cc86:	4603      	mov	r3, r0
 800cc88:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800cc8a:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3714      	adds	r7, #20
 800cc90:	46bd      	mov	sp, r7
 800cc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc96:	4770      	bx	lr

0800cc98 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b085      	sub	sp, #20
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	4603      	mov	r3, r0
 800cca0:	603a      	str	r2, [r7, #0]
 800cca2:	71fb      	strb	r3, [r7, #7]
 800cca4:	460b      	mov	r3, r1
 800cca6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800cca8:	2301      	movs	r3, #1
 800ccaa:	73fb      	strb	r3, [r7, #15]
    return res;
 800ccac:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	3714      	adds	r7, #20
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb8:	4770      	bx	lr

0800ccba <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ccba:	b580      	push	{r7, lr}
 800ccbc:	b084      	sub	sp, #16
 800ccbe:	af00      	add	r7, sp, #0
 800ccc0:	6078      	str	r0, [r7, #4]
 800ccc2:	460b      	mov	r3, r1
 800ccc4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ccc6:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ccca:	f002 f957 	bl	800ef7c <USBD_static_malloc>
 800ccce:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d105      	bne.n	800cce2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800ccde:	2302      	movs	r3, #2
 800cce0:	e066      	b.n	800cdb0 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	68fa      	ldr	r2, [r7, #12]
 800cce6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	7c1b      	ldrb	r3, [r3, #16]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d119      	bne.n	800cd26 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ccf2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ccf6:	2202      	movs	r2, #2
 800ccf8:	2181      	movs	r1, #129	@ 0x81
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f001 ffe5 	bl	800ecca <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2201      	movs	r2, #1
 800cd04:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cd06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cd0a:	2202      	movs	r2, #2
 800cd0c:	2101      	movs	r1, #1
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f001 ffdb 	bl	800ecca <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2201      	movs	r2, #1
 800cd18:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2210      	movs	r2, #16
 800cd20:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800cd24:	e016      	b.n	800cd54 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cd26:	2340      	movs	r3, #64	@ 0x40
 800cd28:	2202      	movs	r2, #2
 800cd2a:	2181      	movs	r1, #129	@ 0x81
 800cd2c:	6878      	ldr	r0, [r7, #4]
 800cd2e:	f001 ffcc 	bl	800ecca <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2201      	movs	r2, #1
 800cd36:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cd38:	2340      	movs	r3, #64	@ 0x40
 800cd3a:	2202      	movs	r2, #2
 800cd3c:	2101      	movs	r1, #1
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f001 ffc3 	bl	800ecca <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2201      	movs	r2, #1
 800cd48:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2210      	movs	r2, #16
 800cd50:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cd54:	2308      	movs	r3, #8
 800cd56:	2203      	movs	r2, #3
 800cd58:	2182      	movs	r1, #130	@ 0x82
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f001 ffb5 	bl	800ecca <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2201      	movs	r2, #1
 800cd64:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2200      	movs	r2, #0
 800cd76:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	7c1b      	ldrb	r3, [r3, #16]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d109      	bne.n	800cd9e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cd90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cd94:	2101      	movs	r1, #1
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f002 f886 	bl	800eea8 <USBD_LL_PrepareReceive>
 800cd9c:	e007      	b.n	800cdae <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cda4:	2340      	movs	r3, #64	@ 0x40
 800cda6:	2101      	movs	r1, #1
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f002 f87d 	bl	800eea8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cdae:	2300      	movs	r3, #0
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3710      	adds	r7, #16
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	bd80      	pop	{r7, pc}

0800cdb8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b082      	sub	sp, #8
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
 800cdc0:	460b      	mov	r3, r1
 800cdc2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800cdc4:	2181      	movs	r1, #129	@ 0x81
 800cdc6:	6878      	ldr	r0, [r7, #4]
 800cdc8:	f001 ffa5 	bl	800ed16 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2200      	movs	r2, #0
 800cdd0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800cdd2:	2101      	movs	r1, #1
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f001 ff9e 	bl	800ed16 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2200      	movs	r2, #0
 800cdde:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800cde2:	2182      	movs	r1, #130	@ 0x82
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f001 ff96 	bl	800ed16 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	2200      	movs	r2, #0
 800cdee:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d00e      	beq.n	800ce22 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ce0a:	685b      	ldr	r3, [r3, #4]
 800ce0c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ce14:	4618      	mov	r0, r3
 800ce16:	f002 f8bf 	bl	800ef98 <USBD_static_free>
    pdev->pClassData = NULL;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ce22:	2300      	movs	r3, #0
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	3708      	adds	r7, #8
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bd80      	pop	{r7, pc}

0800ce2c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b086      	sub	sp, #24
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
 800ce34:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ce3c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ce42:	2300      	movs	r3, #0
 800ce44:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce46:	2300      	movs	r3, #0
 800ce48:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ce4a:	693b      	ldr	r3, [r7, #16]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d101      	bne.n	800ce54 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800ce50:	2303      	movs	r3, #3
 800ce52:	e0af      	b.n	800cfb4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d03f      	beq.n	800cee0 <USBD_CDC_Setup+0xb4>
 800ce60:	2b20      	cmp	r3, #32
 800ce62:	f040 809f 	bne.w	800cfa4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	88db      	ldrh	r3, [r3, #6]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d02e      	beq.n	800cecc <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	b25b      	sxtb	r3, r3
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	da16      	bge.n	800cea6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ce7e:	689b      	ldr	r3, [r3, #8]
 800ce80:	683a      	ldr	r2, [r7, #0]
 800ce82:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ce84:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ce86:	683a      	ldr	r2, [r7, #0]
 800ce88:	88d2      	ldrh	r2, [r2, #6]
 800ce8a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	88db      	ldrh	r3, [r3, #6]
 800ce90:	2b07      	cmp	r3, #7
 800ce92:	bf28      	it	cs
 800ce94:	2307      	movcs	r3, #7
 800ce96:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	89fa      	ldrh	r2, [r7, #14]
 800ce9c:	4619      	mov	r1, r3
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f001 facf 	bl	800e442 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800cea4:	e085      	b.n	800cfb2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	785a      	ldrb	r2, [r3, #1]
 800ceaa:	693b      	ldr	r3, [r7, #16]
 800ceac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	88db      	ldrh	r3, [r3, #6]
 800ceb4:	b2da      	uxtb	r2, r3
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800cebc:	6939      	ldr	r1, [r7, #16]
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	88db      	ldrh	r3, [r3, #6]
 800cec2:	461a      	mov	r2, r3
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f001 fae8 	bl	800e49a <USBD_CtlPrepareRx>
      break;
 800ceca:	e072      	b.n	800cfb2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ced2:	689b      	ldr	r3, [r3, #8]
 800ced4:	683a      	ldr	r2, [r7, #0]
 800ced6:	7850      	ldrb	r0, [r2, #1]
 800ced8:	2200      	movs	r2, #0
 800ceda:	6839      	ldr	r1, [r7, #0]
 800cedc:	4798      	blx	r3
      break;
 800cede:	e068      	b.n	800cfb2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	785b      	ldrb	r3, [r3, #1]
 800cee4:	2b0b      	cmp	r3, #11
 800cee6:	d852      	bhi.n	800cf8e <USBD_CDC_Setup+0x162>
 800cee8:	a201      	add	r2, pc, #4	@ (adr r2, 800cef0 <USBD_CDC_Setup+0xc4>)
 800ceea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceee:	bf00      	nop
 800cef0:	0800cf21 	.word	0x0800cf21
 800cef4:	0800cf9d 	.word	0x0800cf9d
 800cef8:	0800cf8f 	.word	0x0800cf8f
 800cefc:	0800cf8f 	.word	0x0800cf8f
 800cf00:	0800cf8f 	.word	0x0800cf8f
 800cf04:	0800cf8f 	.word	0x0800cf8f
 800cf08:	0800cf8f 	.word	0x0800cf8f
 800cf0c:	0800cf8f 	.word	0x0800cf8f
 800cf10:	0800cf8f 	.word	0x0800cf8f
 800cf14:	0800cf8f 	.word	0x0800cf8f
 800cf18:	0800cf4b 	.word	0x0800cf4b
 800cf1c:	0800cf75 	.word	0x0800cf75
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf26:	b2db      	uxtb	r3, r3
 800cf28:	2b03      	cmp	r3, #3
 800cf2a:	d107      	bne.n	800cf3c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cf2c:	f107 030a 	add.w	r3, r7, #10
 800cf30:	2202      	movs	r2, #2
 800cf32:	4619      	mov	r1, r3
 800cf34:	6878      	ldr	r0, [r7, #4]
 800cf36:	f001 fa84 	bl	800e442 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cf3a:	e032      	b.n	800cfa2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800cf3c:	6839      	ldr	r1, [r7, #0]
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f001 fa0e 	bl	800e360 <USBD_CtlError>
            ret = USBD_FAIL;
 800cf44:	2303      	movs	r3, #3
 800cf46:	75fb      	strb	r3, [r7, #23]
          break;
 800cf48:	e02b      	b.n	800cfa2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf50:	b2db      	uxtb	r3, r3
 800cf52:	2b03      	cmp	r3, #3
 800cf54:	d107      	bne.n	800cf66 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cf56:	f107 030d 	add.w	r3, r7, #13
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	4619      	mov	r1, r3
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f001 fa6f 	bl	800e442 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cf64:	e01d      	b.n	800cfa2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800cf66:	6839      	ldr	r1, [r7, #0]
 800cf68:	6878      	ldr	r0, [r7, #4]
 800cf6a:	f001 f9f9 	bl	800e360 <USBD_CtlError>
            ret = USBD_FAIL;
 800cf6e:	2303      	movs	r3, #3
 800cf70:	75fb      	strb	r3, [r7, #23]
          break;
 800cf72:	e016      	b.n	800cfa2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf7a:	b2db      	uxtb	r3, r3
 800cf7c:	2b03      	cmp	r3, #3
 800cf7e:	d00f      	beq.n	800cfa0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800cf80:	6839      	ldr	r1, [r7, #0]
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f001 f9ec 	bl	800e360 <USBD_CtlError>
            ret = USBD_FAIL;
 800cf88:	2303      	movs	r3, #3
 800cf8a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800cf8c:	e008      	b.n	800cfa0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800cf8e:	6839      	ldr	r1, [r7, #0]
 800cf90:	6878      	ldr	r0, [r7, #4]
 800cf92:	f001 f9e5 	bl	800e360 <USBD_CtlError>
          ret = USBD_FAIL;
 800cf96:	2303      	movs	r3, #3
 800cf98:	75fb      	strb	r3, [r7, #23]
          break;
 800cf9a:	e002      	b.n	800cfa2 <USBD_CDC_Setup+0x176>
          break;
 800cf9c:	bf00      	nop
 800cf9e:	e008      	b.n	800cfb2 <USBD_CDC_Setup+0x186>
          break;
 800cfa0:	bf00      	nop
      }
      break;
 800cfa2:	e006      	b.n	800cfb2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800cfa4:	6839      	ldr	r1, [r7, #0]
 800cfa6:	6878      	ldr	r0, [r7, #4]
 800cfa8:	f001 f9da 	bl	800e360 <USBD_CtlError>
      ret = USBD_FAIL;
 800cfac:	2303      	movs	r3, #3
 800cfae:	75fb      	strb	r3, [r7, #23]
      break;
 800cfb0:	bf00      	nop
  }

  return (uint8_t)ret;
 800cfb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3718      	adds	r7, #24
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}

0800cfbc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b084      	sub	sp, #16
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
 800cfc4:	460b      	mov	r3, r1
 800cfc6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800cfce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d101      	bne.n	800cfde <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cfda:	2303      	movs	r3, #3
 800cfdc:	e04f      	b.n	800d07e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cfe4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cfe6:	78fa      	ldrb	r2, [r7, #3]
 800cfe8:	6879      	ldr	r1, [r7, #4]
 800cfea:	4613      	mov	r3, r2
 800cfec:	009b      	lsls	r3, r3, #2
 800cfee:	4413      	add	r3, r2
 800cff0:	009b      	lsls	r3, r3, #2
 800cff2:	440b      	add	r3, r1
 800cff4:	3318      	adds	r3, #24
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d029      	beq.n	800d050 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800cffc:	78fa      	ldrb	r2, [r7, #3]
 800cffe:	6879      	ldr	r1, [r7, #4]
 800d000:	4613      	mov	r3, r2
 800d002:	009b      	lsls	r3, r3, #2
 800d004:	4413      	add	r3, r2
 800d006:	009b      	lsls	r3, r3, #2
 800d008:	440b      	add	r3, r1
 800d00a:	3318      	adds	r3, #24
 800d00c:	681a      	ldr	r2, [r3, #0]
 800d00e:	78f9      	ldrb	r1, [r7, #3]
 800d010:	68f8      	ldr	r0, [r7, #12]
 800d012:	460b      	mov	r3, r1
 800d014:	009b      	lsls	r3, r3, #2
 800d016:	440b      	add	r3, r1
 800d018:	00db      	lsls	r3, r3, #3
 800d01a:	4403      	add	r3, r0
 800d01c:	3320      	adds	r3, #32
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	fbb2 f1f3 	udiv	r1, r2, r3
 800d024:	fb01 f303 	mul.w	r3, r1, r3
 800d028:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d110      	bne.n	800d050 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d02e:	78fa      	ldrb	r2, [r7, #3]
 800d030:	6879      	ldr	r1, [r7, #4]
 800d032:	4613      	mov	r3, r2
 800d034:	009b      	lsls	r3, r3, #2
 800d036:	4413      	add	r3, r2
 800d038:	009b      	lsls	r3, r3, #2
 800d03a:	440b      	add	r3, r1
 800d03c:	3318      	adds	r3, #24
 800d03e:	2200      	movs	r2, #0
 800d040:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d042:	78f9      	ldrb	r1, [r7, #3]
 800d044:	2300      	movs	r3, #0
 800d046:	2200      	movs	r2, #0
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f001 ff0c 	bl	800ee66 <USBD_LL_Transmit>
 800d04e:	e015      	b.n	800d07c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	2200      	movs	r2, #0
 800d054:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d05e:	691b      	ldr	r3, [r3, #16]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d00b      	beq.n	800d07c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d06a:	691b      	ldr	r3, [r3, #16]
 800d06c:	68ba      	ldr	r2, [r7, #8]
 800d06e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d072:	68ba      	ldr	r2, [r7, #8]
 800d074:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d078:	78fa      	ldrb	r2, [r7, #3]
 800d07a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d07c:	2300      	movs	r3, #0
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3710      	adds	r7, #16
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}

0800d086 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d086:	b580      	push	{r7, lr}
 800d088:	b084      	sub	sp, #16
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]
 800d08e:	460b      	mov	r3, r1
 800d090:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d098:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d101      	bne.n	800d0a8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d0a4:	2303      	movs	r3, #3
 800d0a6:	e015      	b.n	800d0d4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d0a8:	78fb      	ldrb	r3, [r7, #3]
 800d0aa:	4619      	mov	r1, r3
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f001 ff1c 	bl	800eeea <USBD_LL_GetRxDataSize>
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d0c0:	68db      	ldr	r3, [r3, #12]
 800d0c2:	68fa      	ldr	r2, [r7, #12]
 800d0c4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d0c8:	68fa      	ldr	r2, [r7, #12]
 800d0ca:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d0ce:	4611      	mov	r1, r2
 800d0d0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d0d2:	2300      	movs	r3, #0
}
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	3710      	adds	r7, #16
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	bd80      	pop	{r7, pc}

0800d0dc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b084      	sub	sp, #16
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d0ea:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d101      	bne.n	800d0f6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d0f2:	2303      	movs	r3, #3
 800d0f4:	e01a      	b.n	800d12c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d014      	beq.n	800d12a <USBD_CDC_EP0_RxReady+0x4e>
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d106:	2bff      	cmp	r3, #255	@ 0xff
 800d108:	d00f      	beq.n	800d12a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800d110:	689b      	ldr	r3, [r3, #8]
 800d112:	68fa      	ldr	r2, [r7, #12]
 800d114:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800d118:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d11a:	68fa      	ldr	r2, [r7, #12]
 800d11c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d120:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	22ff      	movs	r2, #255	@ 0xff
 800d126:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d12a:	2300      	movs	r3, #0
}
 800d12c:	4618      	mov	r0, r3
 800d12e:	3710      	adds	r7, #16
 800d130:	46bd      	mov	sp, r7
 800d132:	bd80      	pop	{r7, pc}

0800d134 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d134:	b480      	push	{r7}
 800d136:	b083      	sub	sp, #12
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2243      	movs	r2, #67	@ 0x43
 800d140:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d142:	4b03      	ldr	r3, [pc, #12]	@ (800d150 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d144:	4618      	mov	r0, r3
 800d146:	370c      	adds	r7, #12
 800d148:	46bd      	mov	sp, r7
 800d14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14e:	4770      	bx	lr
 800d150:	200000b0 	.word	0x200000b0

0800d154 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d154:	b480      	push	{r7}
 800d156:	b083      	sub	sp, #12
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2243      	movs	r2, #67	@ 0x43
 800d160:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d162:	4b03      	ldr	r3, [pc, #12]	@ (800d170 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d164:	4618      	mov	r0, r3
 800d166:	370c      	adds	r7, #12
 800d168:	46bd      	mov	sp, r7
 800d16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16e:	4770      	bx	lr
 800d170:	2000006c 	.word	0x2000006c

0800d174 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d174:	b480      	push	{r7}
 800d176:	b083      	sub	sp, #12
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2243      	movs	r2, #67	@ 0x43
 800d180:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d182:	4b03      	ldr	r3, [pc, #12]	@ (800d190 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d184:	4618      	mov	r0, r3
 800d186:	370c      	adds	r7, #12
 800d188:	46bd      	mov	sp, r7
 800d18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18e:	4770      	bx	lr
 800d190:	200000f4 	.word	0x200000f4

0800d194 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d194:	b480      	push	{r7}
 800d196:	b083      	sub	sp, #12
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	220a      	movs	r2, #10
 800d1a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d1a2:	4b03      	ldr	r3, [pc, #12]	@ (800d1b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	370c      	adds	r7, #12
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ae:	4770      	bx	lr
 800d1b0:	20000028 	.word	0x20000028

0800d1b4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	b083      	sub	sp, #12
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	6078      	str	r0, [r7, #4]
 800d1bc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d101      	bne.n	800d1c8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d1c4:	2303      	movs	r3, #3
 800d1c6:	e004      	b.n	800d1d2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	683a      	ldr	r2, [r7, #0]
 800d1cc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800d1d0:	2300      	movs	r3, #0
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	370c      	adds	r7, #12
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1dc:	4770      	bx	lr

0800d1de <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d1de:	b480      	push	{r7}
 800d1e0:	b087      	sub	sp, #28
 800d1e2:	af00      	add	r7, sp, #0
 800d1e4:	60f8      	str	r0, [r7, #12]
 800d1e6:	60b9      	str	r1, [r7, #8]
 800d1e8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d1f0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800d1f2:	697b      	ldr	r3, [r7, #20]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d101      	bne.n	800d1fc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d1f8:	2303      	movs	r3, #3
 800d1fa:	e008      	b.n	800d20e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800d1fc:	697b      	ldr	r3, [r7, #20]
 800d1fe:	68ba      	ldr	r2, [r7, #8]
 800d200:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d204:	697b      	ldr	r3, [r7, #20]
 800d206:	687a      	ldr	r2, [r7, #4]
 800d208:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d20c:	2300      	movs	r3, #0
}
 800d20e:	4618      	mov	r0, r3
 800d210:	371c      	adds	r7, #28
 800d212:	46bd      	mov	sp, r7
 800d214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d218:	4770      	bx	lr

0800d21a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d21a:	b480      	push	{r7}
 800d21c:	b085      	sub	sp, #20
 800d21e:	af00      	add	r7, sp, #0
 800d220:	6078      	str	r0, [r7, #4]
 800d222:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d22a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d101      	bne.n	800d236 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800d232:	2303      	movs	r3, #3
 800d234:	e004      	b.n	800d240 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	683a      	ldr	r2, [r7, #0]
 800d23a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d23e:	2300      	movs	r3, #0
}
 800d240:	4618      	mov	r0, r3
 800d242:	3714      	adds	r7, #20
 800d244:	46bd      	mov	sp, r7
 800d246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24a:	4770      	bx	lr

0800d24c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b084      	sub	sp, #16
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d25a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800d25c:	2301      	movs	r3, #1
 800d25e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d266:	2b00      	cmp	r3, #0
 800d268:	d101      	bne.n	800d26e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d26a:	2303      	movs	r3, #3
 800d26c:	e01a      	b.n	800d2a4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d274:	2b00      	cmp	r3, #0
 800d276:	d114      	bne.n	800d2a2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	2201      	movs	r2, #1
 800d27c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800d296:	2181      	movs	r1, #129	@ 0x81
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f001 fde4 	bl	800ee66 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d29e:	2300      	movs	r3, #0
 800d2a0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d2a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	3710      	adds	r7, #16
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b084      	sub	sp, #16
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d2ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d101      	bne.n	800d2ca <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d2c6:	2303      	movs	r3, #3
 800d2c8:	e016      	b.n	800d2f8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	7c1b      	ldrb	r3, [r3, #16]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d109      	bne.n	800d2e6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d2d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d2dc:	2101      	movs	r1, #1
 800d2de:	6878      	ldr	r0, [r7, #4]
 800d2e0:	f001 fde2 	bl	800eea8 <USBD_LL_PrepareReceive>
 800d2e4:	e007      	b.n	800d2f6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d2ec:	2340      	movs	r3, #64	@ 0x40
 800d2ee:	2101      	movs	r1, #1
 800d2f0:	6878      	ldr	r0, [r7, #4]
 800d2f2:	f001 fdd9 	bl	800eea8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d2f6:	2300      	movs	r3, #0
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3710      	adds	r7, #16
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}

0800d300 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b086      	sub	sp, #24
 800d304:	af00      	add	r7, sp, #0
 800d306:	60f8      	str	r0, [r7, #12]
 800d308:	60b9      	str	r1, [r7, #8]
 800d30a:	4613      	mov	r3, r2
 800d30c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d101      	bne.n	800d318 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d314:	2303      	movs	r3, #3
 800d316:	e01f      	b.n	800d358 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	2200      	movs	r2, #0
 800d31c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	2200      	movs	r2, #0
 800d324:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	2200      	movs	r2, #0
 800d32c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d003      	beq.n	800d33e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	68ba      	ldr	r2, [r7, #8]
 800d33a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	2201      	movs	r2, #1
 800d342:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	79fa      	ldrb	r2, [r7, #7]
 800d34a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d34c:	68f8      	ldr	r0, [r7, #12]
 800d34e:	f001 fc41 	bl	800ebd4 <USBD_LL_Init>
 800d352:	4603      	mov	r3, r0
 800d354:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d356:	7dfb      	ldrb	r3, [r7, #23]
}
 800d358:	4618      	mov	r0, r3
 800d35a:	3718      	adds	r7, #24
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}

0800d360 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b084      	sub	sp, #16
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d36a:	2300      	movs	r3, #0
 800d36c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d101      	bne.n	800d378 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d374:	2303      	movs	r3, #3
 800d376:	e016      	b.n	800d3a6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	683a      	ldr	r2, [r7, #0]
 800d37c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d00b      	beq.n	800d3a4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d394:	f107 020e 	add.w	r2, r7, #14
 800d398:	4610      	mov	r0, r2
 800d39a:	4798      	blx	r3
 800d39c:	4602      	mov	r2, r0
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d3a4:	2300      	movs	r3, #0
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3710      	adds	r7, #16
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}

0800d3ae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d3ae:	b580      	push	{r7, lr}
 800d3b0:	b082      	sub	sp, #8
 800d3b2:	af00      	add	r7, sp, #0
 800d3b4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d3b6:	6878      	ldr	r0, [r7, #4]
 800d3b8:	f001 fc6c 	bl	800ec94 <USBD_LL_Start>
 800d3bc:	4603      	mov	r3, r0
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3708      	adds	r7, #8
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}

0800d3c6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d3c6:	b480      	push	{r7}
 800d3c8:	b083      	sub	sp, #12
 800d3ca:	af00      	add	r7, sp, #0
 800d3cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d3ce:	2300      	movs	r3, #0
}
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	370c      	adds	r7, #12
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3da:	4770      	bx	lr

0800d3dc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b084      	sub	sp, #16
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
 800d3e4:	460b      	mov	r3, r1
 800d3e6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d3e8:	2303      	movs	r3, #3
 800d3ea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d009      	beq.n	800d40a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	78fa      	ldrb	r2, [r7, #3]
 800d400:	4611      	mov	r1, r2
 800d402:	6878      	ldr	r0, [r7, #4]
 800d404:	4798      	blx	r3
 800d406:	4603      	mov	r3, r0
 800d408:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d40a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d40c:	4618      	mov	r0, r3
 800d40e:	3710      	adds	r7, #16
 800d410:	46bd      	mov	sp, r7
 800d412:	bd80      	pop	{r7, pc}

0800d414 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b082      	sub	sp, #8
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
 800d41c:	460b      	mov	r3, r1
 800d41e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d426:	2b00      	cmp	r3, #0
 800d428:	d007      	beq.n	800d43a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d430:	685b      	ldr	r3, [r3, #4]
 800d432:	78fa      	ldrb	r2, [r7, #3]
 800d434:	4611      	mov	r1, r2
 800d436:	6878      	ldr	r0, [r7, #4]
 800d438:	4798      	blx	r3
  }

  return USBD_OK;
 800d43a:	2300      	movs	r3, #0
}
 800d43c:	4618      	mov	r0, r3
 800d43e:	3708      	adds	r7, #8
 800d440:	46bd      	mov	sp, r7
 800d442:	bd80      	pop	{r7, pc}

0800d444 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b084      	sub	sp, #16
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d454:	6839      	ldr	r1, [r7, #0]
 800d456:	4618      	mov	r0, r3
 800d458:	f000 ff48 	bl	800e2ec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	2201      	movs	r2, #1
 800d460:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d46a:	461a      	mov	r2, r3
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d478:	f003 031f 	and.w	r3, r3, #31
 800d47c:	2b02      	cmp	r3, #2
 800d47e:	d01a      	beq.n	800d4b6 <USBD_LL_SetupStage+0x72>
 800d480:	2b02      	cmp	r3, #2
 800d482:	d822      	bhi.n	800d4ca <USBD_LL_SetupStage+0x86>
 800d484:	2b00      	cmp	r3, #0
 800d486:	d002      	beq.n	800d48e <USBD_LL_SetupStage+0x4a>
 800d488:	2b01      	cmp	r3, #1
 800d48a:	d00a      	beq.n	800d4a2 <USBD_LL_SetupStage+0x5e>
 800d48c:	e01d      	b.n	800d4ca <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d494:	4619      	mov	r1, r3
 800d496:	6878      	ldr	r0, [r7, #4]
 800d498:	f000 f9f0 	bl	800d87c <USBD_StdDevReq>
 800d49c:	4603      	mov	r3, r0
 800d49e:	73fb      	strb	r3, [r7, #15]
      break;
 800d4a0:	e020      	b.n	800d4e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d4a8:	4619      	mov	r1, r3
 800d4aa:	6878      	ldr	r0, [r7, #4]
 800d4ac:	f000 fa54 	bl	800d958 <USBD_StdItfReq>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	73fb      	strb	r3, [r7, #15]
      break;
 800d4b4:	e016      	b.n	800d4e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d4bc:	4619      	mov	r1, r3
 800d4be:	6878      	ldr	r0, [r7, #4]
 800d4c0:	f000 fa93 	bl	800d9ea <USBD_StdEPReq>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	73fb      	strb	r3, [r7, #15]
      break;
 800d4c8:	e00c      	b.n	800d4e4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d4d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d4d4:	b2db      	uxtb	r3, r3
 800d4d6:	4619      	mov	r1, r3
 800d4d8:	6878      	ldr	r0, [r7, #4]
 800d4da:	f001 fc3b 	bl	800ed54 <USBD_LL_StallEP>
 800d4de:	4603      	mov	r3, r0
 800d4e0:	73fb      	strb	r3, [r7, #15]
      break;
 800d4e2:	bf00      	nop
  }

  return ret;
 800d4e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3710      	adds	r7, #16
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}

0800d4ee <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d4ee:	b580      	push	{r7, lr}
 800d4f0:	b086      	sub	sp, #24
 800d4f2:	af00      	add	r7, sp, #0
 800d4f4:	60f8      	str	r0, [r7, #12]
 800d4f6:	460b      	mov	r3, r1
 800d4f8:	607a      	str	r2, [r7, #4]
 800d4fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d4fc:	7afb      	ldrb	r3, [r7, #11]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d138      	bne.n	800d574 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d508:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d510:	2b03      	cmp	r3, #3
 800d512:	d14a      	bne.n	800d5aa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	689a      	ldr	r2, [r3, #8]
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	68db      	ldr	r3, [r3, #12]
 800d51c:	429a      	cmp	r2, r3
 800d51e:	d913      	bls.n	800d548 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d520:	693b      	ldr	r3, [r7, #16]
 800d522:	689a      	ldr	r2, [r3, #8]
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	68db      	ldr	r3, [r3, #12]
 800d528:	1ad2      	subs	r2, r2, r3
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d52e:	693b      	ldr	r3, [r7, #16]
 800d530:	68da      	ldr	r2, [r3, #12]
 800d532:	693b      	ldr	r3, [r7, #16]
 800d534:	689b      	ldr	r3, [r3, #8]
 800d536:	4293      	cmp	r3, r2
 800d538:	bf28      	it	cs
 800d53a:	4613      	movcs	r3, r2
 800d53c:	461a      	mov	r2, r3
 800d53e:	6879      	ldr	r1, [r7, #4]
 800d540:	68f8      	ldr	r0, [r7, #12]
 800d542:	f000 ffc7 	bl	800e4d4 <USBD_CtlContinueRx>
 800d546:	e030      	b.n	800d5aa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d54e:	b2db      	uxtb	r3, r3
 800d550:	2b03      	cmp	r3, #3
 800d552:	d10b      	bne.n	800d56c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d55a:	691b      	ldr	r3, [r3, #16]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d005      	beq.n	800d56c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d566:	691b      	ldr	r3, [r3, #16]
 800d568:	68f8      	ldr	r0, [r7, #12]
 800d56a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d56c:	68f8      	ldr	r0, [r7, #12]
 800d56e:	f000 ffc2 	bl	800e4f6 <USBD_CtlSendStatus>
 800d572:	e01a      	b.n	800d5aa <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d57a:	b2db      	uxtb	r3, r3
 800d57c:	2b03      	cmp	r3, #3
 800d57e:	d114      	bne.n	800d5aa <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d586:	699b      	ldr	r3, [r3, #24]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d00e      	beq.n	800d5aa <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d592:	699b      	ldr	r3, [r3, #24]
 800d594:	7afa      	ldrb	r2, [r7, #11]
 800d596:	4611      	mov	r1, r2
 800d598:	68f8      	ldr	r0, [r7, #12]
 800d59a:	4798      	blx	r3
 800d59c:	4603      	mov	r3, r0
 800d59e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d5a0:	7dfb      	ldrb	r3, [r7, #23]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d001      	beq.n	800d5aa <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800d5a6:	7dfb      	ldrb	r3, [r7, #23]
 800d5a8:	e000      	b.n	800d5ac <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800d5aa:	2300      	movs	r3, #0
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	3718      	adds	r7, #24
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	bd80      	pop	{r7, pc}

0800d5b4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b086      	sub	sp, #24
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	60f8      	str	r0, [r7, #12]
 800d5bc:	460b      	mov	r3, r1
 800d5be:	607a      	str	r2, [r7, #4]
 800d5c0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d5c2:	7afb      	ldrb	r3, [r7, #11]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d16b      	bne.n	800d6a0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	3314      	adds	r3, #20
 800d5cc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d5d4:	2b02      	cmp	r3, #2
 800d5d6:	d156      	bne.n	800d686 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d5d8:	693b      	ldr	r3, [r7, #16]
 800d5da:	689a      	ldr	r2, [r3, #8]
 800d5dc:	693b      	ldr	r3, [r7, #16]
 800d5de:	68db      	ldr	r3, [r3, #12]
 800d5e0:	429a      	cmp	r2, r3
 800d5e2:	d914      	bls.n	800d60e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d5e4:	693b      	ldr	r3, [r7, #16]
 800d5e6:	689a      	ldr	r2, [r3, #8]
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	68db      	ldr	r3, [r3, #12]
 800d5ec:	1ad2      	subs	r2, r2, r3
 800d5ee:	693b      	ldr	r3, [r7, #16]
 800d5f0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	689b      	ldr	r3, [r3, #8]
 800d5f6:	461a      	mov	r2, r3
 800d5f8:	6879      	ldr	r1, [r7, #4]
 800d5fa:	68f8      	ldr	r0, [r7, #12]
 800d5fc:	f000 ff3c 	bl	800e478 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d600:	2300      	movs	r3, #0
 800d602:	2200      	movs	r2, #0
 800d604:	2100      	movs	r1, #0
 800d606:	68f8      	ldr	r0, [r7, #12]
 800d608:	f001 fc4e 	bl	800eea8 <USBD_LL_PrepareReceive>
 800d60c:	e03b      	b.n	800d686 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	68da      	ldr	r2, [r3, #12]
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	689b      	ldr	r3, [r3, #8]
 800d616:	429a      	cmp	r2, r3
 800d618:	d11c      	bne.n	800d654 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	685a      	ldr	r2, [r3, #4]
 800d61e:	693b      	ldr	r3, [r7, #16]
 800d620:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d622:	429a      	cmp	r2, r3
 800d624:	d316      	bcc.n	800d654 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d626:	693b      	ldr	r3, [r7, #16]
 800d628:	685a      	ldr	r2, [r3, #4]
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d630:	429a      	cmp	r2, r3
 800d632:	d20f      	bcs.n	800d654 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d634:	2200      	movs	r2, #0
 800d636:	2100      	movs	r1, #0
 800d638:	68f8      	ldr	r0, [r7, #12]
 800d63a:	f000 ff1d 	bl	800e478 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	2200      	movs	r2, #0
 800d642:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d646:	2300      	movs	r3, #0
 800d648:	2200      	movs	r2, #0
 800d64a:	2100      	movs	r1, #0
 800d64c:	68f8      	ldr	r0, [r7, #12]
 800d64e:	f001 fc2b 	bl	800eea8 <USBD_LL_PrepareReceive>
 800d652:	e018      	b.n	800d686 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d65a:	b2db      	uxtb	r3, r3
 800d65c:	2b03      	cmp	r3, #3
 800d65e:	d10b      	bne.n	800d678 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d666:	68db      	ldr	r3, [r3, #12]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d005      	beq.n	800d678 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d672:	68db      	ldr	r3, [r3, #12]
 800d674:	68f8      	ldr	r0, [r7, #12]
 800d676:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d678:	2180      	movs	r1, #128	@ 0x80
 800d67a:	68f8      	ldr	r0, [r7, #12]
 800d67c:	f001 fb6a 	bl	800ed54 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d680:	68f8      	ldr	r0, [r7, #12]
 800d682:	f000 ff4b 	bl	800e51c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d68c:	2b01      	cmp	r3, #1
 800d68e:	d122      	bne.n	800d6d6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d690:	68f8      	ldr	r0, [r7, #12]
 800d692:	f7ff fe98 	bl	800d3c6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	2200      	movs	r2, #0
 800d69a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d69e:	e01a      	b.n	800d6d6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d6a6:	b2db      	uxtb	r3, r3
 800d6a8:	2b03      	cmp	r3, #3
 800d6aa:	d114      	bne.n	800d6d6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d6b2:	695b      	ldr	r3, [r3, #20]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d00e      	beq.n	800d6d6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d6be:	695b      	ldr	r3, [r3, #20]
 800d6c0:	7afa      	ldrb	r2, [r7, #11]
 800d6c2:	4611      	mov	r1, r2
 800d6c4:	68f8      	ldr	r0, [r7, #12]
 800d6c6:	4798      	blx	r3
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d6cc:	7dfb      	ldrb	r3, [r7, #23]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d001      	beq.n	800d6d6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800d6d2:	7dfb      	ldrb	r3, [r7, #23]
 800d6d4:	e000      	b.n	800d6d8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800d6d6:	2300      	movs	r3, #0
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	3718      	adds	r7, #24
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	bd80      	pop	{r7, pc}

0800d6e0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b082      	sub	sp, #8
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2201      	movs	r2, #1
 800d6ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2200      	movs	r2, #0
 800d702:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d101      	bne.n	800d714 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d710:	2303      	movs	r3, #3
 800d712:	e02f      	b.n	800d774 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d00f      	beq.n	800d73e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d009      	beq.n	800d73e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d730:	685b      	ldr	r3, [r3, #4]
 800d732:	687a      	ldr	r2, [r7, #4]
 800d734:	6852      	ldr	r2, [r2, #4]
 800d736:	b2d2      	uxtb	r2, r2
 800d738:	4611      	mov	r1, r2
 800d73a:	6878      	ldr	r0, [r7, #4]
 800d73c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d73e:	2340      	movs	r3, #64	@ 0x40
 800d740:	2200      	movs	r2, #0
 800d742:	2100      	movs	r1, #0
 800d744:	6878      	ldr	r0, [r7, #4]
 800d746:	f001 fac0 	bl	800ecca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	2201      	movs	r2, #1
 800d74e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	2240      	movs	r2, #64	@ 0x40
 800d756:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d75a:	2340      	movs	r3, #64	@ 0x40
 800d75c:	2200      	movs	r2, #0
 800d75e:	2180      	movs	r1, #128	@ 0x80
 800d760:	6878      	ldr	r0, [r7, #4]
 800d762:	f001 fab2 	bl	800ecca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	2201      	movs	r2, #1
 800d76a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	2240      	movs	r2, #64	@ 0x40
 800d770:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d772:	2300      	movs	r3, #0
}
 800d774:	4618      	mov	r0, r3
 800d776:	3708      	adds	r7, #8
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}

0800d77c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
 800d784:	460b      	mov	r3, r1
 800d786:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	78fa      	ldrb	r2, [r7, #3]
 800d78c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d78e:	2300      	movs	r3, #0
}
 800d790:	4618      	mov	r0, r3
 800d792:	370c      	adds	r7, #12
 800d794:	46bd      	mov	sp, r7
 800d796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79a:	4770      	bx	lr

0800d79c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d79c:	b480      	push	{r7}
 800d79e:	b083      	sub	sp, #12
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7aa:	b2da      	uxtb	r2, r3
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2204      	movs	r2, #4
 800d7b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d7ba:	2300      	movs	r3, #0
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	370c      	adds	r7, #12
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c6:	4770      	bx	lr

0800d7c8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d7c8:	b480      	push	{r7}
 800d7ca:	b083      	sub	sp, #12
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7d6:	b2db      	uxtb	r3, r3
 800d7d8:	2b04      	cmp	r3, #4
 800d7da:	d106      	bne.n	800d7ea <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d7e2:	b2da      	uxtb	r2, r3
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d7ea:	2300      	movs	r3, #0
}
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	370c      	adds	r7, #12
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f6:	4770      	bx	lr

0800d7f8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b082      	sub	sp, #8
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d806:	2b00      	cmp	r3, #0
 800d808:	d101      	bne.n	800d80e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800d80a:	2303      	movs	r3, #3
 800d80c:	e012      	b.n	800d834 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d814:	b2db      	uxtb	r3, r3
 800d816:	2b03      	cmp	r3, #3
 800d818:	d10b      	bne.n	800d832 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d820:	69db      	ldr	r3, [r3, #28]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d005      	beq.n	800d832 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d82c:	69db      	ldr	r3, [r3, #28]
 800d82e:	6878      	ldr	r0, [r7, #4]
 800d830:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d832:	2300      	movs	r3, #0
}
 800d834:	4618      	mov	r0, r3
 800d836:	3708      	adds	r7, #8
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}

0800d83c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d83c:	b480      	push	{r7}
 800d83e:	b087      	sub	sp, #28
 800d840:	af00      	add	r7, sp, #0
 800d842:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d848:	697b      	ldr	r3, [r7, #20]
 800d84a:	781b      	ldrb	r3, [r3, #0]
 800d84c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	3301      	adds	r3, #1
 800d852:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d854:	697b      	ldr	r3, [r7, #20]
 800d856:	781b      	ldrb	r3, [r3, #0]
 800d858:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d85a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d85e:	021b      	lsls	r3, r3, #8
 800d860:	b21a      	sxth	r2, r3
 800d862:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d866:	4313      	orrs	r3, r2
 800d868:	b21b      	sxth	r3, r3
 800d86a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d86c:	89fb      	ldrh	r3, [r7, #14]
}
 800d86e:	4618      	mov	r0, r3
 800d870:	371c      	adds	r7, #28
 800d872:	46bd      	mov	sp, r7
 800d874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d878:	4770      	bx	lr
	...

0800d87c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b084      	sub	sp, #16
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
 800d884:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d886:	2300      	movs	r3, #0
 800d888:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	781b      	ldrb	r3, [r3, #0]
 800d88e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d892:	2b40      	cmp	r3, #64	@ 0x40
 800d894:	d005      	beq.n	800d8a2 <USBD_StdDevReq+0x26>
 800d896:	2b40      	cmp	r3, #64	@ 0x40
 800d898:	d853      	bhi.n	800d942 <USBD_StdDevReq+0xc6>
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d00b      	beq.n	800d8b6 <USBD_StdDevReq+0x3a>
 800d89e:	2b20      	cmp	r3, #32
 800d8a0:	d14f      	bne.n	800d942 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8a8:	689b      	ldr	r3, [r3, #8]
 800d8aa:	6839      	ldr	r1, [r7, #0]
 800d8ac:	6878      	ldr	r0, [r7, #4]
 800d8ae:	4798      	blx	r3
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	73fb      	strb	r3, [r7, #15]
      break;
 800d8b4:	e04a      	b.n	800d94c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	785b      	ldrb	r3, [r3, #1]
 800d8ba:	2b09      	cmp	r3, #9
 800d8bc:	d83b      	bhi.n	800d936 <USBD_StdDevReq+0xba>
 800d8be:	a201      	add	r2, pc, #4	@ (adr r2, 800d8c4 <USBD_StdDevReq+0x48>)
 800d8c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8c4:	0800d919 	.word	0x0800d919
 800d8c8:	0800d92d 	.word	0x0800d92d
 800d8cc:	0800d937 	.word	0x0800d937
 800d8d0:	0800d923 	.word	0x0800d923
 800d8d4:	0800d937 	.word	0x0800d937
 800d8d8:	0800d8f7 	.word	0x0800d8f7
 800d8dc:	0800d8ed 	.word	0x0800d8ed
 800d8e0:	0800d937 	.word	0x0800d937
 800d8e4:	0800d90f 	.word	0x0800d90f
 800d8e8:	0800d901 	.word	0x0800d901
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d8ec:	6839      	ldr	r1, [r7, #0]
 800d8ee:	6878      	ldr	r0, [r7, #4]
 800d8f0:	f000 f9de 	bl	800dcb0 <USBD_GetDescriptor>
          break;
 800d8f4:	e024      	b.n	800d940 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d8f6:	6839      	ldr	r1, [r7, #0]
 800d8f8:	6878      	ldr	r0, [r7, #4]
 800d8fa:	f000 fb6d 	bl	800dfd8 <USBD_SetAddress>
          break;
 800d8fe:	e01f      	b.n	800d940 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d900:	6839      	ldr	r1, [r7, #0]
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f000 fbac 	bl	800e060 <USBD_SetConfig>
 800d908:	4603      	mov	r3, r0
 800d90a:	73fb      	strb	r3, [r7, #15]
          break;
 800d90c:	e018      	b.n	800d940 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d90e:	6839      	ldr	r1, [r7, #0]
 800d910:	6878      	ldr	r0, [r7, #4]
 800d912:	f000 fc4b 	bl	800e1ac <USBD_GetConfig>
          break;
 800d916:	e013      	b.n	800d940 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d918:	6839      	ldr	r1, [r7, #0]
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f000 fc7c 	bl	800e218 <USBD_GetStatus>
          break;
 800d920:	e00e      	b.n	800d940 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d922:	6839      	ldr	r1, [r7, #0]
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f000 fcab 	bl	800e280 <USBD_SetFeature>
          break;
 800d92a:	e009      	b.n	800d940 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d92c:	6839      	ldr	r1, [r7, #0]
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f000 fcba 	bl	800e2a8 <USBD_ClrFeature>
          break;
 800d934:	e004      	b.n	800d940 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800d936:	6839      	ldr	r1, [r7, #0]
 800d938:	6878      	ldr	r0, [r7, #4]
 800d93a:	f000 fd11 	bl	800e360 <USBD_CtlError>
          break;
 800d93e:	bf00      	nop
      }
      break;
 800d940:	e004      	b.n	800d94c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800d942:	6839      	ldr	r1, [r7, #0]
 800d944:	6878      	ldr	r0, [r7, #4]
 800d946:	f000 fd0b 	bl	800e360 <USBD_CtlError>
      break;
 800d94a:	bf00      	nop
  }

  return ret;
 800d94c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d94e:	4618      	mov	r0, r3
 800d950:	3710      	adds	r7, #16
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}
 800d956:	bf00      	nop

0800d958 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b084      	sub	sp, #16
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
 800d960:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d962:	2300      	movs	r3, #0
 800d964:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d96e:	2b40      	cmp	r3, #64	@ 0x40
 800d970:	d005      	beq.n	800d97e <USBD_StdItfReq+0x26>
 800d972:	2b40      	cmp	r3, #64	@ 0x40
 800d974:	d82f      	bhi.n	800d9d6 <USBD_StdItfReq+0x7e>
 800d976:	2b00      	cmp	r3, #0
 800d978:	d001      	beq.n	800d97e <USBD_StdItfReq+0x26>
 800d97a:	2b20      	cmp	r3, #32
 800d97c:	d12b      	bne.n	800d9d6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d984:	b2db      	uxtb	r3, r3
 800d986:	3b01      	subs	r3, #1
 800d988:	2b02      	cmp	r3, #2
 800d98a:	d81d      	bhi.n	800d9c8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	889b      	ldrh	r3, [r3, #4]
 800d990:	b2db      	uxtb	r3, r3
 800d992:	2b01      	cmp	r3, #1
 800d994:	d813      	bhi.n	800d9be <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d99c:	689b      	ldr	r3, [r3, #8]
 800d99e:	6839      	ldr	r1, [r7, #0]
 800d9a0:	6878      	ldr	r0, [r7, #4]
 800d9a2:	4798      	blx	r3
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	88db      	ldrh	r3, [r3, #6]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d110      	bne.n	800d9d2 <USBD_StdItfReq+0x7a>
 800d9b0:	7bfb      	ldrb	r3, [r7, #15]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d10d      	bne.n	800d9d2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f000 fd9d 	bl	800e4f6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d9bc:	e009      	b.n	800d9d2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d9be:	6839      	ldr	r1, [r7, #0]
 800d9c0:	6878      	ldr	r0, [r7, #4]
 800d9c2:	f000 fccd 	bl	800e360 <USBD_CtlError>
          break;
 800d9c6:	e004      	b.n	800d9d2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d9c8:	6839      	ldr	r1, [r7, #0]
 800d9ca:	6878      	ldr	r0, [r7, #4]
 800d9cc:	f000 fcc8 	bl	800e360 <USBD_CtlError>
          break;
 800d9d0:	e000      	b.n	800d9d4 <USBD_StdItfReq+0x7c>
          break;
 800d9d2:	bf00      	nop
      }
      break;
 800d9d4:	e004      	b.n	800d9e0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d9d6:	6839      	ldr	r1, [r7, #0]
 800d9d8:	6878      	ldr	r0, [r7, #4]
 800d9da:	f000 fcc1 	bl	800e360 <USBD_CtlError>
      break;
 800d9de:	bf00      	nop
  }

  return ret;
 800d9e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3710      	adds	r7, #16
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}

0800d9ea <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9ea:	b580      	push	{r7, lr}
 800d9ec:	b084      	sub	sp, #16
 800d9ee:	af00      	add	r7, sp, #0
 800d9f0:	6078      	str	r0, [r7, #4]
 800d9f2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	889b      	ldrh	r3, [r3, #4]
 800d9fc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	781b      	ldrb	r3, [r3, #0]
 800da02:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800da06:	2b40      	cmp	r3, #64	@ 0x40
 800da08:	d007      	beq.n	800da1a <USBD_StdEPReq+0x30>
 800da0a:	2b40      	cmp	r3, #64	@ 0x40
 800da0c:	f200 8145 	bhi.w	800dc9a <USBD_StdEPReq+0x2b0>
 800da10:	2b00      	cmp	r3, #0
 800da12:	d00c      	beq.n	800da2e <USBD_StdEPReq+0x44>
 800da14:	2b20      	cmp	r3, #32
 800da16:	f040 8140 	bne.w	800dc9a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da20:	689b      	ldr	r3, [r3, #8]
 800da22:	6839      	ldr	r1, [r7, #0]
 800da24:	6878      	ldr	r0, [r7, #4]
 800da26:	4798      	blx	r3
 800da28:	4603      	mov	r3, r0
 800da2a:	73fb      	strb	r3, [r7, #15]
      break;
 800da2c:	e13a      	b.n	800dca4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800da2e:	683b      	ldr	r3, [r7, #0]
 800da30:	785b      	ldrb	r3, [r3, #1]
 800da32:	2b03      	cmp	r3, #3
 800da34:	d007      	beq.n	800da46 <USBD_StdEPReq+0x5c>
 800da36:	2b03      	cmp	r3, #3
 800da38:	f300 8129 	bgt.w	800dc8e <USBD_StdEPReq+0x2a4>
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d07f      	beq.n	800db40 <USBD_StdEPReq+0x156>
 800da40:	2b01      	cmp	r3, #1
 800da42:	d03c      	beq.n	800dabe <USBD_StdEPReq+0xd4>
 800da44:	e123      	b.n	800dc8e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da4c:	b2db      	uxtb	r3, r3
 800da4e:	2b02      	cmp	r3, #2
 800da50:	d002      	beq.n	800da58 <USBD_StdEPReq+0x6e>
 800da52:	2b03      	cmp	r3, #3
 800da54:	d016      	beq.n	800da84 <USBD_StdEPReq+0x9a>
 800da56:	e02c      	b.n	800dab2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800da58:	7bbb      	ldrb	r3, [r7, #14]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d00d      	beq.n	800da7a <USBD_StdEPReq+0x90>
 800da5e:	7bbb      	ldrb	r3, [r7, #14]
 800da60:	2b80      	cmp	r3, #128	@ 0x80
 800da62:	d00a      	beq.n	800da7a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800da64:	7bbb      	ldrb	r3, [r7, #14]
 800da66:	4619      	mov	r1, r3
 800da68:	6878      	ldr	r0, [r7, #4]
 800da6a:	f001 f973 	bl	800ed54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800da6e:	2180      	movs	r1, #128	@ 0x80
 800da70:	6878      	ldr	r0, [r7, #4]
 800da72:	f001 f96f 	bl	800ed54 <USBD_LL_StallEP>
 800da76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800da78:	e020      	b.n	800dabc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800da7a:	6839      	ldr	r1, [r7, #0]
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f000 fc6f 	bl	800e360 <USBD_CtlError>
              break;
 800da82:	e01b      	b.n	800dabc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	885b      	ldrh	r3, [r3, #2]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d10e      	bne.n	800daaa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800da8c:	7bbb      	ldrb	r3, [r7, #14]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d00b      	beq.n	800daaa <USBD_StdEPReq+0xc0>
 800da92:	7bbb      	ldrb	r3, [r7, #14]
 800da94:	2b80      	cmp	r3, #128	@ 0x80
 800da96:	d008      	beq.n	800daaa <USBD_StdEPReq+0xc0>
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	88db      	ldrh	r3, [r3, #6]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d104      	bne.n	800daaa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800daa0:	7bbb      	ldrb	r3, [r7, #14]
 800daa2:	4619      	mov	r1, r3
 800daa4:	6878      	ldr	r0, [r7, #4]
 800daa6:	f001 f955 	bl	800ed54 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fd23 	bl	800e4f6 <USBD_CtlSendStatus>

              break;
 800dab0:	e004      	b.n	800dabc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800dab2:	6839      	ldr	r1, [r7, #0]
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	f000 fc53 	bl	800e360 <USBD_CtlError>
              break;
 800daba:	bf00      	nop
          }
          break;
 800dabc:	e0ec      	b.n	800dc98 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dac4:	b2db      	uxtb	r3, r3
 800dac6:	2b02      	cmp	r3, #2
 800dac8:	d002      	beq.n	800dad0 <USBD_StdEPReq+0xe6>
 800daca:	2b03      	cmp	r3, #3
 800dacc:	d016      	beq.n	800dafc <USBD_StdEPReq+0x112>
 800dace:	e030      	b.n	800db32 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dad0:	7bbb      	ldrb	r3, [r7, #14]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d00d      	beq.n	800daf2 <USBD_StdEPReq+0x108>
 800dad6:	7bbb      	ldrb	r3, [r7, #14]
 800dad8:	2b80      	cmp	r3, #128	@ 0x80
 800dada:	d00a      	beq.n	800daf2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dadc:	7bbb      	ldrb	r3, [r7, #14]
 800dade:	4619      	mov	r1, r3
 800dae0:	6878      	ldr	r0, [r7, #4]
 800dae2:	f001 f937 	bl	800ed54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dae6:	2180      	movs	r1, #128	@ 0x80
 800dae8:	6878      	ldr	r0, [r7, #4]
 800daea:	f001 f933 	bl	800ed54 <USBD_LL_StallEP>
 800daee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800daf0:	e025      	b.n	800db3e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800daf2:	6839      	ldr	r1, [r7, #0]
 800daf4:	6878      	ldr	r0, [r7, #4]
 800daf6:	f000 fc33 	bl	800e360 <USBD_CtlError>
              break;
 800dafa:	e020      	b.n	800db3e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	885b      	ldrh	r3, [r3, #2]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d11b      	bne.n	800db3c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800db04:	7bbb      	ldrb	r3, [r7, #14]
 800db06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d004      	beq.n	800db18 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800db0e:	7bbb      	ldrb	r3, [r7, #14]
 800db10:	4619      	mov	r1, r3
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f001 f93d 	bl	800ed92 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f000 fcec 	bl	800e4f6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db24:	689b      	ldr	r3, [r3, #8]
 800db26:	6839      	ldr	r1, [r7, #0]
 800db28:	6878      	ldr	r0, [r7, #4]
 800db2a:	4798      	blx	r3
 800db2c:	4603      	mov	r3, r0
 800db2e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800db30:	e004      	b.n	800db3c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800db32:	6839      	ldr	r1, [r7, #0]
 800db34:	6878      	ldr	r0, [r7, #4]
 800db36:	f000 fc13 	bl	800e360 <USBD_CtlError>
              break;
 800db3a:	e000      	b.n	800db3e <USBD_StdEPReq+0x154>
              break;
 800db3c:	bf00      	nop
          }
          break;
 800db3e:	e0ab      	b.n	800dc98 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db46:	b2db      	uxtb	r3, r3
 800db48:	2b02      	cmp	r3, #2
 800db4a:	d002      	beq.n	800db52 <USBD_StdEPReq+0x168>
 800db4c:	2b03      	cmp	r3, #3
 800db4e:	d032      	beq.n	800dbb6 <USBD_StdEPReq+0x1cc>
 800db50:	e097      	b.n	800dc82 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800db52:	7bbb      	ldrb	r3, [r7, #14]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d007      	beq.n	800db68 <USBD_StdEPReq+0x17e>
 800db58:	7bbb      	ldrb	r3, [r7, #14]
 800db5a:	2b80      	cmp	r3, #128	@ 0x80
 800db5c:	d004      	beq.n	800db68 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800db5e:	6839      	ldr	r1, [r7, #0]
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f000 fbfd 	bl	800e360 <USBD_CtlError>
                break;
 800db66:	e091      	b.n	800dc8c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800db68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	da0b      	bge.n	800db88 <USBD_StdEPReq+0x19e>
 800db70:	7bbb      	ldrb	r3, [r7, #14]
 800db72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800db76:	4613      	mov	r3, r2
 800db78:	009b      	lsls	r3, r3, #2
 800db7a:	4413      	add	r3, r2
 800db7c:	009b      	lsls	r3, r3, #2
 800db7e:	3310      	adds	r3, #16
 800db80:	687a      	ldr	r2, [r7, #4]
 800db82:	4413      	add	r3, r2
 800db84:	3304      	adds	r3, #4
 800db86:	e00b      	b.n	800dba0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800db88:	7bbb      	ldrb	r3, [r7, #14]
 800db8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800db8e:	4613      	mov	r3, r2
 800db90:	009b      	lsls	r3, r3, #2
 800db92:	4413      	add	r3, r2
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	4413      	add	r3, r2
 800db9e:	3304      	adds	r3, #4
 800dba0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dba2:	68bb      	ldr	r3, [r7, #8]
 800dba4:	2200      	movs	r2, #0
 800dba6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dba8:	68bb      	ldr	r3, [r7, #8]
 800dbaa:	2202      	movs	r2, #2
 800dbac:	4619      	mov	r1, r3
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f000 fc47 	bl	800e442 <USBD_CtlSendData>
              break;
 800dbb4:	e06a      	b.n	800dc8c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dbb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	da11      	bge.n	800dbe2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dbbe:	7bbb      	ldrb	r3, [r7, #14]
 800dbc0:	f003 020f 	and.w	r2, r3, #15
 800dbc4:	6879      	ldr	r1, [r7, #4]
 800dbc6:	4613      	mov	r3, r2
 800dbc8:	009b      	lsls	r3, r3, #2
 800dbca:	4413      	add	r3, r2
 800dbcc:	009b      	lsls	r3, r3, #2
 800dbce:	440b      	add	r3, r1
 800dbd0:	3324      	adds	r3, #36	@ 0x24
 800dbd2:	881b      	ldrh	r3, [r3, #0]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d117      	bne.n	800dc08 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800dbd8:	6839      	ldr	r1, [r7, #0]
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f000 fbc0 	bl	800e360 <USBD_CtlError>
                  break;
 800dbe0:	e054      	b.n	800dc8c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dbe2:	7bbb      	ldrb	r3, [r7, #14]
 800dbe4:	f003 020f 	and.w	r2, r3, #15
 800dbe8:	6879      	ldr	r1, [r7, #4]
 800dbea:	4613      	mov	r3, r2
 800dbec:	009b      	lsls	r3, r3, #2
 800dbee:	4413      	add	r3, r2
 800dbf0:	009b      	lsls	r3, r3, #2
 800dbf2:	440b      	add	r3, r1
 800dbf4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dbf8:	881b      	ldrh	r3, [r3, #0]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d104      	bne.n	800dc08 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800dbfe:	6839      	ldr	r1, [r7, #0]
 800dc00:	6878      	ldr	r0, [r7, #4]
 800dc02:	f000 fbad 	bl	800e360 <USBD_CtlError>
                  break;
 800dc06:	e041      	b.n	800dc8c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dc08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	da0b      	bge.n	800dc28 <USBD_StdEPReq+0x23e>
 800dc10:	7bbb      	ldrb	r3, [r7, #14]
 800dc12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dc16:	4613      	mov	r3, r2
 800dc18:	009b      	lsls	r3, r3, #2
 800dc1a:	4413      	add	r3, r2
 800dc1c:	009b      	lsls	r3, r3, #2
 800dc1e:	3310      	adds	r3, #16
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	4413      	add	r3, r2
 800dc24:	3304      	adds	r3, #4
 800dc26:	e00b      	b.n	800dc40 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dc28:	7bbb      	ldrb	r3, [r7, #14]
 800dc2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dc2e:	4613      	mov	r3, r2
 800dc30:	009b      	lsls	r3, r3, #2
 800dc32:	4413      	add	r3, r2
 800dc34:	009b      	lsls	r3, r3, #2
 800dc36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800dc3a:	687a      	ldr	r2, [r7, #4]
 800dc3c:	4413      	add	r3, r2
 800dc3e:	3304      	adds	r3, #4
 800dc40:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dc42:	7bbb      	ldrb	r3, [r7, #14]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d002      	beq.n	800dc4e <USBD_StdEPReq+0x264>
 800dc48:	7bbb      	ldrb	r3, [r7, #14]
 800dc4a:	2b80      	cmp	r3, #128	@ 0x80
 800dc4c:	d103      	bne.n	800dc56 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	2200      	movs	r2, #0
 800dc52:	601a      	str	r2, [r3, #0]
 800dc54:	e00e      	b.n	800dc74 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800dc56:	7bbb      	ldrb	r3, [r7, #14]
 800dc58:	4619      	mov	r1, r3
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f001 f8b8 	bl	800edd0 <USBD_LL_IsStallEP>
 800dc60:	4603      	mov	r3, r0
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d003      	beq.n	800dc6e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800dc66:	68bb      	ldr	r3, [r7, #8]
 800dc68:	2201      	movs	r2, #1
 800dc6a:	601a      	str	r2, [r3, #0]
 800dc6c:	e002      	b.n	800dc74 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800dc6e:	68bb      	ldr	r3, [r7, #8]
 800dc70:	2200      	movs	r2, #0
 800dc72:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dc74:	68bb      	ldr	r3, [r7, #8]
 800dc76:	2202      	movs	r2, #2
 800dc78:	4619      	mov	r1, r3
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f000 fbe1 	bl	800e442 <USBD_CtlSendData>
              break;
 800dc80:	e004      	b.n	800dc8c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800dc82:	6839      	ldr	r1, [r7, #0]
 800dc84:	6878      	ldr	r0, [r7, #4]
 800dc86:	f000 fb6b 	bl	800e360 <USBD_CtlError>
              break;
 800dc8a:	bf00      	nop
          }
          break;
 800dc8c:	e004      	b.n	800dc98 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800dc8e:	6839      	ldr	r1, [r7, #0]
 800dc90:	6878      	ldr	r0, [r7, #4]
 800dc92:	f000 fb65 	bl	800e360 <USBD_CtlError>
          break;
 800dc96:	bf00      	nop
      }
      break;
 800dc98:	e004      	b.n	800dca4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800dc9a:	6839      	ldr	r1, [r7, #0]
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f000 fb5f 	bl	800e360 <USBD_CtlError>
      break;
 800dca2:	bf00      	nop
  }

  return ret;
 800dca4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	3710      	adds	r7, #16
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
	...

0800dcb0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b084      	sub	sp, #16
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
 800dcb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dcba:	2300      	movs	r3, #0
 800dcbc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	885b      	ldrh	r3, [r3, #2]
 800dcca:	0a1b      	lsrs	r3, r3, #8
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	3b01      	subs	r3, #1
 800dcd0:	2b0e      	cmp	r3, #14
 800dcd2:	f200 8152 	bhi.w	800df7a <USBD_GetDescriptor+0x2ca>
 800dcd6:	a201      	add	r2, pc, #4	@ (adr r2, 800dcdc <USBD_GetDescriptor+0x2c>)
 800dcd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcdc:	0800dd4d 	.word	0x0800dd4d
 800dce0:	0800dd65 	.word	0x0800dd65
 800dce4:	0800dda5 	.word	0x0800dda5
 800dce8:	0800df7b 	.word	0x0800df7b
 800dcec:	0800df7b 	.word	0x0800df7b
 800dcf0:	0800df1b 	.word	0x0800df1b
 800dcf4:	0800df47 	.word	0x0800df47
 800dcf8:	0800df7b 	.word	0x0800df7b
 800dcfc:	0800df7b 	.word	0x0800df7b
 800dd00:	0800df7b 	.word	0x0800df7b
 800dd04:	0800df7b 	.word	0x0800df7b
 800dd08:	0800df7b 	.word	0x0800df7b
 800dd0c:	0800df7b 	.word	0x0800df7b
 800dd10:	0800df7b 	.word	0x0800df7b
 800dd14:	0800dd19 	.word	0x0800dd19
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd1e:	69db      	ldr	r3, [r3, #28]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d00b      	beq.n	800dd3c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd2a:	69db      	ldr	r3, [r3, #28]
 800dd2c:	687a      	ldr	r2, [r7, #4]
 800dd2e:	7c12      	ldrb	r2, [r2, #16]
 800dd30:	f107 0108 	add.w	r1, r7, #8
 800dd34:	4610      	mov	r0, r2
 800dd36:	4798      	blx	r3
 800dd38:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dd3a:	e126      	b.n	800df8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dd3c:	6839      	ldr	r1, [r7, #0]
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 fb0e 	bl	800e360 <USBD_CtlError>
        err++;
 800dd44:	7afb      	ldrb	r3, [r7, #11]
 800dd46:	3301      	adds	r3, #1
 800dd48:	72fb      	strb	r3, [r7, #11]
      break;
 800dd4a:	e11e      	b.n	800df8a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	687a      	ldr	r2, [r7, #4]
 800dd56:	7c12      	ldrb	r2, [r2, #16]
 800dd58:	f107 0108 	add.w	r1, r7, #8
 800dd5c:	4610      	mov	r0, r2
 800dd5e:	4798      	blx	r3
 800dd60:	60f8      	str	r0, [r7, #12]
      break;
 800dd62:	e112      	b.n	800df8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	7c1b      	ldrb	r3, [r3, #16]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d10d      	bne.n	800dd88 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd74:	f107 0208 	add.w	r2, r7, #8
 800dd78:	4610      	mov	r0, r2
 800dd7a:	4798      	blx	r3
 800dd7c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	3301      	adds	r3, #1
 800dd82:	2202      	movs	r2, #2
 800dd84:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800dd86:	e100      	b.n	800df8a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd90:	f107 0208 	add.w	r2, r7, #8
 800dd94:	4610      	mov	r0, r2
 800dd96:	4798      	blx	r3
 800dd98:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	3301      	adds	r3, #1
 800dd9e:	2202      	movs	r2, #2
 800dda0:	701a      	strb	r2, [r3, #0]
      break;
 800dda2:	e0f2      	b.n	800df8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	885b      	ldrh	r3, [r3, #2]
 800dda8:	b2db      	uxtb	r3, r3
 800ddaa:	2b05      	cmp	r3, #5
 800ddac:	f200 80ac 	bhi.w	800df08 <USBD_GetDescriptor+0x258>
 800ddb0:	a201      	add	r2, pc, #4	@ (adr r2, 800ddb8 <USBD_GetDescriptor+0x108>)
 800ddb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddb6:	bf00      	nop
 800ddb8:	0800ddd1 	.word	0x0800ddd1
 800ddbc:	0800de05 	.word	0x0800de05
 800ddc0:	0800de39 	.word	0x0800de39
 800ddc4:	0800de6d 	.word	0x0800de6d
 800ddc8:	0800dea1 	.word	0x0800dea1
 800ddcc:	0800ded5 	.word	0x0800ded5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ddd6:	685b      	ldr	r3, [r3, #4]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d00b      	beq.n	800ddf4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dde2:	685b      	ldr	r3, [r3, #4]
 800dde4:	687a      	ldr	r2, [r7, #4]
 800dde6:	7c12      	ldrb	r2, [r2, #16]
 800dde8:	f107 0108 	add.w	r1, r7, #8
 800ddec:	4610      	mov	r0, r2
 800ddee:	4798      	blx	r3
 800ddf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ddf2:	e091      	b.n	800df18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ddf4:	6839      	ldr	r1, [r7, #0]
 800ddf6:	6878      	ldr	r0, [r7, #4]
 800ddf8:	f000 fab2 	bl	800e360 <USBD_CtlError>
            err++;
 800ddfc:	7afb      	ldrb	r3, [r7, #11]
 800ddfe:	3301      	adds	r3, #1
 800de00:	72fb      	strb	r3, [r7, #11]
          break;
 800de02:	e089      	b.n	800df18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de0a:	689b      	ldr	r3, [r3, #8]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d00b      	beq.n	800de28 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de16:	689b      	ldr	r3, [r3, #8]
 800de18:	687a      	ldr	r2, [r7, #4]
 800de1a:	7c12      	ldrb	r2, [r2, #16]
 800de1c:	f107 0108 	add.w	r1, r7, #8
 800de20:	4610      	mov	r0, r2
 800de22:	4798      	blx	r3
 800de24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de26:	e077      	b.n	800df18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de28:	6839      	ldr	r1, [r7, #0]
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f000 fa98 	bl	800e360 <USBD_CtlError>
            err++;
 800de30:	7afb      	ldrb	r3, [r7, #11]
 800de32:	3301      	adds	r3, #1
 800de34:	72fb      	strb	r3, [r7, #11]
          break;
 800de36:	e06f      	b.n	800df18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de3e:	68db      	ldr	r3, [r3, #12]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d00b      	beq.n	800de5c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	687a      	ldr	r2, [r7, #4]
 800de4e:	7c12      	ldrb	r2, [r2, #16]
 800de50:	f107 0108 	add.w	r1, r7, #8
 800de54:	4610      	mov	r0, r2
 800de56:	4798      	blx	r3
 800de58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de5a:	e05d      	b.n	800df18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de5c:	6839      	ldr	r1, [r7, #0]
 800de5e:	6878      	ldr	r0, [r7, #4]
 800de60:	f000 fa7e 	bl	800e360 <USBD_CtlError>
            err++;
 800de64:	7afb      	ldrb	r3, [r7, #11]
 800de66:	3301      	adds	r3, #1
 800de68:	72fb      	strb	r3, [r7, #11]
          break;
 800de6a:	e055      	b.n	800df18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de72:	691b      	ldr	r3, [r3, #16]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d00b      	beq.n	800de90 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800de7e:	691b      	ldr	r3, [r3, #16]
 800de80:	687a      	ldr	r2, [r7, #4]
 800de82:	7c12      	ldrb	r2, [r2, #16]
 800de84:	f107 0108 	add.w	r1, r7, #8
 800de88:	4610      	mov	r0, r2
 800de8a:	4798      	blx	r3
 800de8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de8e:	e043      	b.n	800df18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de90:	6839      	ldr	r1, [r7, #0]
 800de92:	6878      	ldr	r0, [r7, #4]
 800de94:	f000 fa64 	bl	800e360 <USBD_CtlError>
            err++;
 800de98:	7afb      	ldrb	r3, [r7, #11]
 800de9a:	3301      	adds	r3, #1
 800de9c:	72fb      	strb	r3, [r7, #11]
          break;
 800de9e:	e03b      	b.n	800df18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dea6:	695b      	ldr	r3, [r3, #20]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d00b      	beq.n	800dec4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800deb2:	695b      	ldr	r3, [r3, #20]
 800deb4:	687a      	ldr	r2, [r7, #4]
 800deb6:	7c12      	ldrb	r2, [r2, #16]
 800deb8:	f107 0108 	add.w	r1, r7, #8
 800debc:	4610      	mov	r0, r2
 800debe:	4798      	blx	r3
 800dec0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dec2:	e029      	b.n	800df18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dec4:	6839      	ldr	r1, [r7, #0]
 800dec6:	6878      	ldr	r0, [r7, #4]
 800dec8:	f000 fa4a 	bl	800e360 <USBD_CtlError>
            err++;
 800decc:	7afb      	ldrb	r3, [r7, #11]
 800dece:	3301      	adds	r3, #1
 800ded0:	72fb      	strb	r3, [r7, #11]
          break;
 800ded2:	e021      	b.n	800df18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800deda:	699b      	ldr	r3, [r3, #24]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d00b      	beq.n	800def8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dee6:	699b      	ldr	r3, [r3, #24]
 800dee8:	687a      	ldr	r2, [r7, #4]
 800deea:	7c12      	ldrb	r2, [r2, #16]
 800deec:	f107 0108 	add.w	r1, r7, #8
 800def0:	4610      	mov	r0, r2
 800def2:	4798      	blx	r3
 800def4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800def6:	e00f      	b.n	800df18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800def8:	6839      	ldr	r1, [r7, #0]
 800defa:	6878      	ldr	r0, [r7, #4]
 800defc:	f000 fa30 	bl	800e360 <USBD_CtlError>
            err++;
 800df00:	7afb      	ldrb	r3, [r7, #11]
 800df02:	3301      	adds	r3, #1
 800df04:	72fb      	strb	r3, [r7, #11]
          break;
 800df06:	e007      	b.n	800df18 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800df08:	6839      	ldr	r1, [r7, #0]
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 fa28 	bl	800e360 <USBD_CtlError>
          err++;
 800df10:	7afb      	ldrb	r3, [r7, #11]
 800df12:	3301      	adds	r3, #1
 800df14:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800df16:	bf00      	nop
      }
      break;
 800df18:	e037      	b.n	800df8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	7c1b      	ldrb	r3, [r3, #16]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d109      	bne.n	800df36 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df2a:	f107 0208 	add.w	r2, r7, #8
 800df2e:	4610      	mov	r0, r2
 800df30:	4798      	blx	r3
 800df32:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800df34:	e029      	b.n	800df8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800df36:	6839      	ldr	r1, [r7, #0]
 800df38:	6878      	ldr	r0, [r7, #4]
 800df3a:	f000 fa11 	bl	800e360 <USBD_CtlError>
        err++;
 800df3e:	7afb      	ldrb	r3, [r7, #11]
 800df40:	3301      	adds	r3, #1
 800df42:	72fb      	strb	r3, [r7, #11]
      break;
 800df44:	e021      	b.n	800df8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	7c1b      	ldrb	r3, [r3, #16]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d10d      	bne.n	800df6a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df56:	f107 0208 	add.w	r2, r7, #8
 800df5a:	4610      	mov	r0, r2
 800df5c:	4798      	blx	r3
 800df5e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	3301      	adds	r3, #1
 800df64:	2207      	movs	r2, #7
 800df66:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800df68:	e00f      	b.n	800df8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800df6a:	6839      	ldr	r1, [r7, #0]
 800df6c:	6878      	ldr	r0, [r7, #4]
 800df6e:	f000 f9f7 	bl	800e360 <USBD_CtlError>
        err++;
 800df72:	7afb      	ldrb	r3, [r7, #11]
 800df74:	3301      	adds	r3, #1
 800df76:	72fb      	strb	r3, [r7, #11]
      break;
 800df78:	e007      	b.n	800df8a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800df7a:	6839      	ldr	r1, [r7, #0]
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f000 f9ef 	bl	800e360 <USBD_CtlError>
      err++;
 800df82:	7afb      	ldrb	r3, [r7, #11]
 800df84:	3301      	adds	r3, #1
 800df86:	72fb      	strb	r3, [r7, #11]
      break;
 800df88:	bf00      	nop
  }

  if (err != 0U)
 800df8a:	7afb      	ldrb	r3, [r7, #11]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d11e      	bne.n	800dfce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	88db      	ldrh	r3, [r3, #6]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d016      	beq.n	800dfc6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800df98:	893b      	ldrh	r3, [r7, #8]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d00e      	beq.n	800dfbc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	88da      	ldrh	r2, [r3, #6]
 800dfa2:	893b      	ldrh	r3, [r7, #8]
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	bf28      	it	cs
 800dfa8:	4613      	movcs	r3, r2
 800dfaa:	b29b      	uxth	r3, r3
 800dfac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800dfae:	893b      	ldrh	r3, [r7, #8]
 800dfb0:	461a      	mov	r2, r3
 800dfb2:	68f9      	ldr	r1, [r7, #12]
 800dfb4:	6878      	ldr	r0, [r7, #4]
 800dfb6:	f000 fa44 	bl	800e442 <USBD_CtlSendData>
 800dfba:	e009      	b.n	800dfd0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800dfbc:	6839      	ldr	r1, [r7, #0]
 800dfbe:	6878      	ldr	r0, [r7, #4]
 800dfc0:	f000 f9ce 	bl	800e360 <USBD_CtlError>
 800dfc4:	e004      	b.n	800dfd0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f000 fa95 	bl	800e4f6 <USBD_CtlSendStatus>
 800dfcc:	e000      	b.n	800dfd0 <USBD_GetDescriptor+0x320>
    return;
 800dfce:	bf00      	nop
  }
}
 800dfd0:	3710      	adds	r7, #16
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
 800dfd6:	bf00      	nop

0800dfd8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b084      	sub	sp, #16
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
 800dfe0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	889b      	ldrh	r3, [r3, #4]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d131      	bne.n	800e04e <USBD_SetAddress+0x76>
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	88db      	ldrh	r3, [r3, #6]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d12d      	bne.n	800e04e <USBD_SetAddress+0x76>
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	885b      	ldrh	r3, [r3, #2]
 800dff6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dff8:	d829      	bhi.n	800e04e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	885b      	ldrh	r3, [r3, #2]
 800dffe:	b2db      	uxtb	r3, r3
 800e000:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e004:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e00c:	b2db      	uxtb	r3, r3
 800e00e:	2b03      	cmp	r3, #3
 800e010:	d104      	bne.n	800e01c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e012:	6839      	ldr	r1, [r7, #0]
 800e014:	6878      	ldr	r0, [r7, #4]
 800e016:	f000 f9a3 	bl	800e360 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e01a:	e01d      	b.n	800e058 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	7bfa      	ldrb	r2, [r7, #15]
 800e020:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e024:	7bfb      	ldrb	r3, [r7, #15]
 800e026:	4619      	mov	r1, r3
 800e028:	6878      	ldr	r0, [r7, #4]
 800e02a:	f000 fefd 	bl	800ee28 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e02e:	6878      	ldr	r0, [r7, #4]
 800e030:	f000 fa61 	bl	800e4f6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e034:	7bfb      	ldrb	r3, [r7, #15]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d004      	beq.n	800e044 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	2202      	movs	r2, #2
 800e03e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e042:	e009      	b.n	800e058 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2201      	movs	r2, #1
 800e048:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e04c:	e004      	b.n	800e058 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e04e:	6839      	ldr	r1, [r7, #0]
 800e050:	6878      	ldr	r0, [r7, #4]
 800e052:	f000 f985 	bl	800e360 <USBD_CtlError>
  }
}
 800e056:	bf00      	nop
 800e058:	bf00      	nop
 800e05a:	3710      	adds	r7, #16
 800e05c:	46bd      	mov	sp, r7
 800e05e:	bd80      	pop	{r7, pc}

0800e060 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b084      	sub	sp, #16
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
 800e068:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e06a:	2300      	movs	r3, #0
 800e06c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	885b      	ldrh	r3, [r3, #2]
 800e072:	b2da      	uxtb	r2, r3
 800e074:	4b4c      	ldr	r3, [pc, #304]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e076:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e078:	4b4b      	ldr	r3, [pc, #300]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	2b01      	cmp	r3, #1
 800e07e:	d905      	bls.n	800e08c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e080:	6839      	ldr	r1, [r7, #0]
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f000 f96c 	bl	800e360 <USBD_CtlError>
    return USBD_FAIL;
 800e088:	2303      	movs	r3, #3
 800e08a:	e088      	b.n	800e19e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e092:	b2db      	uxtb	r3, r3
 800e094:	2b02      	cmp	r3, #2
 800e096:	d002      	beq.n	800e09e <USBD_SetConfig+0x3e>
 800e098:	2b03      	cmp	r3, #3
 800e09a:	d025      	beq.n	800e0e8 <USBD_SetConfig+0x88>
 800e09c:	e071      	b.n	800e182 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e09e:	4b42      	ldr	r3, [pc, #264]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e0a0:	781b      	ldrb	r3, [r3, #0]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d01c      	beq.n	800e0e0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e0a6:	4b40      	ldr	r3, [pc, #256]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e0a8:	781b      	ldrb	r3, [r3, #0]
 800e0aa:	461a      	mov	r2, r3
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e0b0:	4b3d      	ldr	r3, [pc, #244]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e0b2:	781b      	ldrb	r3, [r3, #0]
 800e0b4:	4619      	mov	r1, r3
 800e0b6:	6878      	ldr	r0, [r7, #4]
 800e0b8:	f7ff f990 	bl	800d3dc <USBD_SetClassConfig>
 800e0bc:	4603      	mov	r3, r0
 800e0be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e0c0:	7bfb      	ldrb	r3, [r7, #15]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d004      	beq.n	800e0d0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e0c6:	6839      	ldr	r1, [r7, #0]
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f000 f949 	bl	800e360 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e0ce:	e065      	b.n	800e19c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e0d0:	6878      	ldr	r0, [r7, #4]
 800e0d2:	f000 fa10 	bl	800e4f6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	2203      	movs	r2, #3
 800e0da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e0de:	e05d      	b.n	800e19c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f000 fa08 	bl	800e4f6 <USBD_CtlSendStatus>
      break;
 800e0e6:	e059      	b.n	800e19c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e0e8:	4b2f      	ldr	r3, [pc, #188]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d112      	bne.n	800e116 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2202      	movs	r2, #2
 800e0f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e0f8:	4b2b      	ldr	r3, [pc, #172]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e0fa:	781b      	ldrb	r3, [r3, #0]
 800e0fc:	461a      	mov	r2, r3
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e102:	4b29      	ldr	r3, [pc, #164]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e104:	781b      	ldrb	r3, [r3, #0]
 800e106:	4619      	mov	r1, r3
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f7ff f983 	bl	800d414 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e10e:	6878      	ldr	r0, [r7, #4]
 800e110:	f000 f9f1 	bl	800e4f6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e114:	e042      	b.n	800e19c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e116:	4b24      	ldr	r3, [pc, #144]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e118:	781b      	ldrb	r3, [r3, #0]
 800e11a:	461a      	mov	r2, r3
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	429a      	cmp	r2, r3
 800e122:	d02a      	beq.n	800e17a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	685b      	ldr	r3, [r3, #4]
 800e128:	b2db      	uxtb	r3, r3
 800e12a:	4619      	mov	r1, r3
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	f7ff f971 	bl	800d414 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e132:	4b1d      	ldr	r3, [pc, #116]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e134:	781b      	ldrb	r3, [r3, #0]
 800e136:	461a      	mov	r2, r3
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e13c:	4b1a      	ldr	r3, [pc, #104]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e13e:	781b      	ldrb	r3, [r3, #0]
 800e140:	4619      	mov	r1, r3
 800e142:	6878      	ldr	r0, [r7, #4]
 800e144:	f7ff f94a 	bl	800d3dc <USBD_SetClassConfig>
 800e148:	4603      	mov	r3, r0
 800e14a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e14c:	7bfb      	ldrb	r3, [r7, #15]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d00f      	beq.n	800e172 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e152:	6839      	ldr	r1, [r7, #0]
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	f000 f903 	bl	800e360 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	685b      	ldr	r3, [r3, #4]
 800e15e:	b2db      	uxtb	r3, r3
 800e160:	4619      	mov	r1, r3
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f7ff f956 	bl	800d414 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	2202      	movs	r2, #2
 800e16c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e170:	e014      	b.n	800e19c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e172:	6878      	ldr	r0, [r7, #4]
 800e174:	f000 f9bf 	bl	800e4f6 <USBD_CtlSendStatus>
      break;
 800e178:	e010      	b.n	800e19c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	f000 f9bb 	bl	800e4f6 <USBD_CtlSendStatus>
      break;
 800e180:	e00c      	b.n	800e19c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e182:	6839      	ldr	r1, [r7, #0]
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f000 f8eb 	bl	800e360 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e18a:	4b07      	ldr	r3, [pc, #28]	@ (800e1a8 <USBD_SetConfig+0x148>)
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	4619      	mov	r1, r3
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f7ff f93f 	bl	800d414 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e196:	2303      	movs	r3, #3
 800e198:	73fb      	strb	r3, [r7, #15]
      break;
 800e19a:	bf00      	nop
  }

  return ret;
 800e19c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	3710      	adds	r7, #16
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}
 800e1a6:	bf00      	nop
 800e1a8:	20002351 	.word	0x20002351

0800e1ac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b082      	sub	sp, #8
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
 800e1b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	88db      	ldrh	r3, [r3, #6]
 800e1ba:	2b01      	cmp	r3, #1
 800e1bc:	d004      	beq.n	800e1c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e1be:	6839      	ldr	r1, [r7, #0]
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f000 f8cd 	bl	800e360 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e1c6:	e023      	b.n	800e210 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1ce:	b2db      	uxtb	r3, r3
 800e1d0:	2b02      	cmp	r3, #2
 800e1d2:	dc02      	bgt.n	800e1da <USBD_GetConfig+0x2e>
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	dc03      	bgt.n	800e1e0 <USBD_GetConfig+0x34>
 800e1d8:	e015      	b.n	800e206 <USBD_GetConfig+0x5a>
 800e1da:	2b03      	cmp	r3, #3
 800e1dc:	d00b      	beq.n	800e1f6 <USBD_GetConfig+0x4a>
 800e1de:	e012      	b.n	800e206 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	3308      	adds	r3, #8
 800e1ea:	2201      	movs	r2, #1
 800e1ec:	4619      	mov	r1, r3
 800e1ee:	6878      	ldr	r0, [r7, #4]
 800e1f0:	f000 f927 	bl	800e442 <USBD_CtlSendData>
        break;
 800e1f4:	e00c      	b.n	800e210 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	3304      	adds	r3, #4
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	4619      	mov	r1, r3
 800e1fe:	6878      	ldr	r0, [r7, #4]
 800e200:	f000 f91f 	bl	800e442 <USBD_CtlSendData>
        break;
 800e204:	e004      	b.n	800e210 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e206:	6839      	ldr	r1, [r7, #0]
 800e208:	6878      	ldr	r0, [r7, #4]
 800e20a:	f000 f8a9 	bl	800e360 <USBD_CtlError>
        break;
 800e20e:	bf00      	nop
}
 800e210:	bf00      	nop
 800e212:	3708      	adds	r7, #8
 800e214:	46bd      	mov	sp, r7
 800e216:	bd80      	pop	{r7, pc}

0800e218 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b082      	sub	sp, #8
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
 800e220:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e228:	b2db      	uxtb	r3, r3
 800e22a:	3b01      	subs	r3, #1
 800e22c:	2b02      	cmp	r3, #2
 800e22e:	d81e      	bhi.n	800e26e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	88db      	ldrh	r3, [r3, #6]
 800e234:	2b02      	cmp	r3, #2
 800e236:	d004      	beq.n	800e242 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e238:	6839      	ldr	r1, [r7, #0]
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f000 f890 	bl	800e360 <USBD_CtlError>
        break;
 800e240:	e01a      	b.n	800e278 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	2201      	movs	r2, #1
 800e246:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d005      	beq.n	800e25e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	68db      	ldr	r3, [r3, #12]
 800e256:	f043 0202 	orr.w	r2, r3, #2
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	330c      	adds	r3, #12
 800e262:	2202      	movs	r2, #2
 800e264:	4619      	mov	r1, r3
 800e266:	6878      	ldr	r0, [r7, #4]
 800e268:	f000 f8eb 	bl	800e442 <USBD_CtlSendData>
      break;
 800e26c:	e004      	b.n	800e278 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e26e:	6839      	ldr	r1, [r7, #0]
 800e270:	6878      	ldr	r0, [r7, #4]
 800e272:	f000 f875 	bl	800e360 <USBD_CtlError>
      break;
 800e276:	bf00      	nop
  }
}
 800e278:	bf00      	nop
 800e27a:	3708      	adds	r7, #8
 800e27c:	46bd      	mov	sp, r7
 800e27e:	bd80      	pop	{r7, pc}

0800e280 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b082      	sub	sp, #8
 800e284:	af00      	add	r7, sp, #0
 800e286:	6078      	str	r0, [r7, #4]
 800e288:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	885b      	ldrh	r3, [r3, #2]
 800e28e:	2b01      	cmp	r3, #1
 800e290:	d106      	bne.n	800e2a0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	2201      	movs	r2, #1
 800e296:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f000 f92b 	bl	800e4f6 <USBD_CtlSendStatus>
  }
}
 800e2a0:	bf00      	nop
 800e2a2:	3708      	adds	r7, #8
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	bd80      	pop	{r7, pc}

0800e2a8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b082      	sub	sp, #8
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
 800e2b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2b8:	b2db      	uxtb	r3, r3
 800e2ba:	3b01      	subs	r3, #1
 800e2bc:	2b02      	cmp	r3, #2
 800e2be:	d80b      	bhi.n	800e2d8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	885b      	ldrh	r3, [r3, #2]
 800e2c4:	2b01      	cmp	r3, #1
 800e2c6:	d10c      	bne.n	800e2e2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f000 f910 	bl	800e4f6 <USBD_CtlSendStatus>
      }
      break;
 800e2d6:	e004      	b.n	800e2e2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e2d8:	6839      	ldr	r1, [r7, #0]
 800e2da:	6878      	ldr	r0, [r7, #4]
 800e2dc:	f000 f840 	bl	800e360 <USBD_CtlError>
      break;
 800e2e0:	e000      	b.n	800e2e4 <USBD_ClrFeature+0x3c>
      break;
 800e2e2:	bf00      	nop
  }
}
 800e2e4:	bf00      	nop
 800e2e6:	3708      	adds	r7, #8
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}

0800e2ec <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b084      	sub	sp, #16
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
 800e2f4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e2f6:	683b      	ldr	r3, [r7, #0]
 800e2f8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	781a      	ldrb	r2, [r3, #0]
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	3301      	adds	r3, #1
 800e306:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	781a      	ldrb	r2, [r3, #0]
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	3301      	adds	r3, #1
 800e314:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e316:	68f8      	ldr	r0, [r7, #12]
 800e318:	f7ff fa90 	bl	800d83c <SWAPBYTE>
 800e31c:	4603      	mov	r3, r0
 800e31e:	461a      	mov	r2, r3
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	3301      	adds	r3, #1
 800e328:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	3301      	adds	r3, #1
 800e32e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e330:	68f8      	ldr	r0, [r7, #12]
 800e332:	f7ff fa83 	bl	800d83c <SWAPBYTE>
 800e336:	4603      	mov	r3, r0
 800e338:	461a      	mov	r2, r3
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	3301      	adds	r3, #1
 800e342:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	3301      	adds	r3, #1
 800e348:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e34a:	68f8      	ldr	r0, [r7, #12]
 800e34c:	f7ff fa76 	bl	800d83c <SWAPBYTE>
 800e350:	4603      	mov	r3, r0
 800e352:	461a      	mov	r2, r3
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	80da      	strh	r2, [r3, #6]
}
 800e358:	bf00      	nop
 800e35a:	3710      	adds	r7, #16
 800e35c:	46bd      	mov	sp, r7
 800e35e:	bd80      	pop	{r7, pc}

0800e360 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b082      	sub	sp, #8
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
 800e368:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e36a:	2180      	movs	r1, #128	@ 0x80
 800e36c:	6878      	ldr	r0, [r7, #4]
 800e36e:	f000 fcf1 	bl	800ed54 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e372:	2100      	movs	r1, #0
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f000 fced 	bl	800ed54 <USBD_LL_StallEP>
}
 800e37a:	bf00      	nop
 800e37c:	3708      	adds	r7, #8
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}

0800e382 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e382:	b580      	push	{r7, lr}
 800e384:	b086      	sub	sp, #24
 800e386:	af00      	add	r7, sp, #0
 800e388:	60f8      	str	r0, [r7, #12]
 800e38a:	60b9      	str	r1, [r7, #8]
 800e38c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e38e:	2300      	movs	r3, #0
 800e390:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d036      	beq.n	800e406 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e39c:	6938      	ldr	r0, [r7, #16]
 800e39e:	f000 f836 	bl	800e40e <USBD_GetLen>
 800e3a2:	4603      	mov	r3, r0
 800e3a4:	3301      	adds	r3, #1
 800e3a6:	b29b      	uxth	r3, r3
 800e3a8:	005b      	lsls	r3, r3, #1
 800e3aa:	b29a      	uxth	r2, r3
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e3b0:	7dfb      	ldrb	r3, [r7, #23]
 800e3b2:	68ba      	ldr	r2, [r7, #8]
 800e3b4:	4413      	add	r3, r2
 800e3b6:	687a      	ldr	r2, [r7, #4]
 800e3b8:	7812      	ldrb	r2, [r2, #0]
 800e3ba:	701a      	strb	r2, [r3, #0]
  idx++;
 800e3bc:	7dfb      	ldrb	r3, [r7, #23]
 800e3be:	3301      	adds	r3, #1
 800e3c0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e3c2:	7dfb      	ldrb	r3, [r7, #23]
 800e3c4:	68ba      	ldr	r2, [r7, #8]
 800e3c6:	4413      	add	r3, r2
 800e3c8:	2203      	movs	r2, #3
 800e3ca:	701a      	strb	r2, [r3, #0]
  idx++;
 800e3cc:	7dfb      	ldrb	r3, [r7, #23]
 800e3ce:	3301      	adds	r3, #1
 800e3d0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e3d2:	e013      	b.n	800e3fc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e3d4:	7dfb      	ldrb	r3, [r7, #23]
 800e3d6:	68ba      	ldr	r2, [r7, #8]
 800e3d8:	4413      	add	r3, r2
 800e3da:	693a      	ldr	r2, [r7, #16]
 800e3dc:	7812      	ldrb	r2, [r2, #0]
 800e3de:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e3e0:	693b      	ldr	r3, [r7, #16]
 800e3e2:	3301      	adds	r3, #1
 800e3e4:	613b      	str	r3, [r7, #16]
    idx++;
 800e3e6:	7dfb      	ldrb	r3, [r7, #23]
 800e3e8:	3301      	adds	r3, #1
 800e3ea:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e3ec:	7dfb      	ldrb	r3, [r7, #23]
 800e3ee:	68ba      	ldr	r2, [r7, #8]
 800e3f0:	4413      	add	r3, r2
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	701a      	strb	r2, [r3, #0]
    idx++;
 800e3f6:	7dfb      	ldrb	r3, [r7, #23]
 800e3f8:	3301      	adds	r3, #1
 800e3fa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e3fc:	693b      	ldr	r3, [r7, #16]
 800e3fe:	781b      	ldrb	r3, [r3, #0]
 800e400:	2b00      	cmp	r3, #0
 800e402:	d1e7      	bne.n	800e3d4 <USBD_GetString+0x52>
 800e404:	e000      	b.n	800e408 <USBD_GetString+0x86>
    return;
 800e406:	bf00      	nop
  }
}
 800e408:	3718      	adds	r7, #24
 800e40a:	46bd      	mov	sp, r7
 800e40c:	bd80      	pop	{r7, pc}

0800e40e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e40e:	b480      	push	{r7}
 800e410:	b085      	sub	sp, #20
 800e412:	af00      	add	r7, sp, #0
 800e414:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e416:	2300      	movs	r3, #0
 800e418:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e41e:	e005      	b.n	800e42c <USBD_GetLen+0x1e>
  {
    len++;
 800e420:	7bfb      	ldrb	r3, [r7, #15]
 800e422:	3301      	adds	r3, #1
 800e424:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e426:	68bb      	ldr	r3, [r7, #8]
 800e428:	3301      	adds	r3, #1
 800e42a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e42c:	68bb      	ldr	r3, [r7, #8]
 800e42e:	781b      	ldrb	r3, [r3, #0]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d1f5      	bne.n	800e420 <USBD_GetLen+0x12>
  }

  return len;
 800e434:	7bfb      	ldrb	r3, [r7, #15]
}
 800e436:	4618      	mov	r0, r3
 800e438:	3714      	adds	r7, #20
 800e43a:	46bd      	mov	sp, r7
 800e43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e440:	4770      	bx	lr

0800e442 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e442:	b580      	push	{r7, lr}
 800e444:	b084      	sub	sp, #16
 800e446:	af00      	add	r7, sp, #0
 800e448:	60f8      	str	r0, [r7, #12]
 800e44a:	60b9      	str	r1, [r7, #8]
 800e44c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	2202      	movs	r2, #2
 800e452:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	687a      	ldr	r2, [r7, #4]
 800e45a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	687a      	ldr	r2, [r7, #4]
 800e460:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	68ba      	ldr	r2, [r7, #8]
 800e466:	2100      	movs	r1, #0
 800e468:	68f8      	ldr	r0, [r7, #12]
 800e46a:	f000 fcfc 	bl	800ee66 <USBD_LL_Transmit>

  return USBD_OK;
 800e46e:	2300      	movs	r3, #0
}
 800e470:	4618      	mov	r0, r3
 800e472:	3710      	adds	r7, #16
 800e474:	46bd      	mov	sp, r7
 800e476:	bd80      	pop	{r7, pc}

0800e478 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b084      	sub	sp, #16
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	60f8      	str	r0, [r7, #12]
 800e480:	60b9      	str	r1, [r7, #8]
 800e482:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	68ba      	ldr	r2, [r7, #8]
 800e488:	2100      	movs	r1, #0
 800e48a:	68f8      	ldr	r0, [r7, #12]
 800e48c:	f000 fceb 	bl	800ee66 <USBD_LL_Transmit>

  return USBD_OK;
 800e490:	2300      	movs	r3, #0
}
 800e492:	4618      	mov	r0, r3
 800e494:	3710      	adds	r7, #16
 800e496:	46bd      	mov	sp, r7
 800e498:	bd80      	pop	{r7, pc}

0800e49a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e49a:	b580      	push	{r7, lr}
 800e49c:	b084      	sub	sp, #16
 800e49e:	af00      	add	r7, sp, #0
 800e4a0:	60f8      	str	r0, [r7, #12]
 800e4a2:	60b9      	str	r1, [r7, #8]
 800e4a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	2203      	movs	r2, #3
 800e4aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	687a      	ldr	r2, [r7, #4]
 800e4b2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	687a      	ldr	r2, [r7, #4]
 800e4ba:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	68ba      	ldr	r2, [r7, #8]
 800e4c2:	2100      	movs	r1, #0
 800e4c4:	68f8      	ldr	r0, [r7, #12]
 800e4c6:	f000 fcef 	bl	800eea8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e4ca:	2300      	movs	r3, #0
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	3710      	adds	r7, #16
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bd80      	pop	{r7, pc}

0800e4d4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b084      	sub	sp, #16
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	60f8      	str	r0, [r7, #12]
 800e4dc:	60b9      	str	r1, [r7, #8]
 800e4de:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	68ba      	ldr	r2, [r7, #8]
 800e4e4:	2100      	movs	r1, #0
 800e4e6:	68f8      	ldr	r0, [r7, #12]
 800e4e8:	f000 fcde 	bl	800eea8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e4ec:	2300      	movs	r3, #0
}
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	3710      	adds	r7, #16
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}

0800e4f6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e4f6:	b580      	push	{r7, lr}
 800e4f8:	b082      	sub	sp, #8
 800e4fa:	af00      	add	r7, sp, #0
 800e4fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2204      	movs	r2, #4
 800e502:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e506:	2300      	movs	r3, #0
 800e508:	2200      	movs	r2, #0
 800e50a:	2100      	movs	r1, #0
 800e50c:	6878      	ldr	r0, [r7, #4]
 800e50e:	f000 fcaa 	bl	800ee66 <USBD_LL_Transmit>

  return USBD_OK;
 800e512:	2300      	movs	r3, #0
}
 800e514:	4618      	mov	r0, r3
 800e516:	3708      	adds	r7, #8
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}

0800e51c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b082      	sub	sp, #8
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2205      	movs	r2, #5
 800e528:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e52c:	2300      	movs	r3, #0
 800e52e:	2200      	movs	r2, #0
 800e530:	2100      	movs	r1, #0
 800e532:	6878      	ldr	r0, [r7, #4]
 800e534:	f000 fcb8 	bl	800eea8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e538:	2300      	movs	r3, #0
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3708      	adds	r7, #8
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
	...

0800e544 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e544:	b480      	push	{r7}
 800e546:	b087      	sub	sp, #28
 800e548:	af00      	add	r7, sp, #0
 800e54a:	60f8      	str	r0, [r7, #12]
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	4613      	mov	r3, r2
 800e550:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e552:	2301      	movs	r3, #1
 800e554:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e556:	2300      	movs	r3, #0
 800e558:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e55a:	4b1f      	ldr	r3, [pc, #124]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e55c:	7a5b      	ldrb	r3, [r3, #9]
 800e55e:	b2db      	uxtb	r3, r3
 800e560:	2b00      	cmp	r3, #0
 800e562:	d131      	bne.n	800e5c8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e564:	4b1c      	ldr	r3, [pc, #112]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e566:	7a5b      	ldrb	r3, [r3, #9]
 800e568:	b2db      	uxtb	r3, r3
 800e56a:	461a      	mov	r2, r3
 800e56c:	4b1a      	ldr	r3, [pc, #104]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e56e:	2100      	movs	r1, #0
 800e570:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e572:	4b19      	ldr	r3, [pc, #100]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e574:	7a5b      	ldrb	r3, [r3, #9]
 800e576:	b2db      	uxtb	r3, r3
 800e578:	4a17      	ldr	r2, [pc, #92]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e57a:	009b      	lsls	r3, r3, #2
 800e57c:	4413      	add	r3, r2
 800e57e:	68fa      	ldr	r2, [r7, #12]
 800e580:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e582:	4b15      	ldr	r3, [pc, #84]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e584:	7a5b      	ldrb	r3, [r3, #9]
 800e586:	b2db      	uxtb	r3, r3
 800e588:	461a      	mov	r2, r3
 800e58a:	4b13      	ldr	r3, [pc, #76]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e58c:	4413      	add	r3, r2
 800e58e:	79fa      	ldrb	r2, [r7, #7]
 800e590:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e592:	4b11      	ldr	r3, [pc, #68]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e594:	7a5b      	ldrb	r3, [r3, #9]
 800e596:	b2db      	uxtb	r3, r3
 800e598:	1c5a      	adds	r2, r3, #1
 800e59a:	b2d1      	uxtb	r1, r2
 800e59c:	4a0e      	ldr	r2, [pc, #56]	@ (800e5d8 <FATFS_LinkDriverEx+0x94>)
 800e59e:	7251      	strb	r1, [r2, #9]
 800e5a0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e5a2:	7dbb      	ldrb	r3, [r7, #22]
 800e5a4:	3330      	adds	r3, #48	@ 0x30
 800e5a6:	b2da      	uxtb	r2, r3
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	223a      	movs	r2, #58	@ 0x3a
 800e5b2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e5b4:	68bb      	ldr	r3, [r7, #8]
 800e5b6:	3302      	adds	r3, #2
 800e5b8:	222f      	movs	r2, #47	@ 0x2f
 800e5ba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e5bc:	68bb      	ldr	r3, [r7, #8]
 800e5be:	3303      	adds	r3, #3
 800e5c0:	2200      	movs	r2, #0
 800e5c2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e5c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	371c      	adds	r7, #28
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d4:	4770      	bx	lr
 800e5d6:	bf00      	nop
 800e5d8:	20002354 	.word	0x20002354

0800e5dc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b082      	sub	sp, #8
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	6078      	str	r0, [r7, #4]
 800e5e4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	6839      	ldr	r1, [r7, #0]
 800e5ea:	6878      	ldr	r0, [r7, #4]
 800e5ec:	f7ff ffaa 	bl	800e544 <FATFS_LinkDriverEx>
 800e5f0:	4603      	mov	r3, r0
}
 800e5f2:	4618      	mov	r0, r3
 800e5f4:	3708      	adds	r7, #8
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
	...

0800e5fc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800e600:	2200      	movs	r2, #0
 800e602:	4912      	ldr	r1, [pc, #72]	@ (800e64c <MX_USB_Device_Init+0x50>)
 800e604:	4812      	ldr	r0, [pc, #72]	@ (800e650 <MX_USB_Device_Init+0x54>)
 800e606:	f7fe fe7b 	bl	800d300 <USBD_Init>
 800e60a:	4603      	mov	r3, r0
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d001      	beq.n	800e614 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800e610:	f7f3 f95e 	bl	80018d0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800e614:	490f      	ldr	r1, [pc, #60]	@ (800e654 <MX_USB_Device_Init+0x58>)
 800e616:	480e      	ldr	r0, [pc, #56]	@ (800e650 <MX_USB_Device_Init+0x54>)
 800e618:	f7fe fea2 	bl	800d360 <USBD_RegisterClass>
 800e61c:	4603      	mov	r3, r0
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d001      	beq.n	800e626 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800e622:	f7f3 f955 	bl	80018d0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800e626:	490c      	ldr	r1, [pc, #48]	@ (800e658 <MX_USB_Device_Init+0x5c>)
 800e628:	4809      	ldr	r0, [pc, #36]	@ (800e650 <MX_USB_Device_Init+0x54>)
 800e62a:	f7fe fdc3 	bl	800d1b4 <USBD_CDC_RegisterInterface>
 800e62e:	4603      	mov	r3, r0
 800e630:	2b00      	cmp	r3, #0
 800e632:	d001      	beq.n	800e638 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800e634:	f7f3 f94c 	bl	80018d0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800e638:	4805      	ldr	r0, [pc, #20]	@ (800e650 <MX_USB_Device_Init+0x54>)
 800e63a:	f7fe feb8 	bl	800d3ae <USBD_Start>
 800e63e:	4603      	mov	r3, r0
 800e640:	2b00      	cmp	r3, #0
 800e642:	d001      	beq.n	800e648 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800e644:	f7f3 f944 	bl	80018d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800e648:	bf00      	nop
 800e64a:	bd80      	pop	{r7, pc}
 800e64c:	2000014c 	.word	0x2000014c
 800e650:	20002360 	.word	0x20002360
 800e654:	20000034 	.word	0x20000034
 800e658:	20000138 	.word	0x20000138

0800e65c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e660:	2200      	movs	r2, #0
 800e662:	4905      	ldr	r1, [pc, #20]	@ (800e678 <CDC_Init_FS+0x1c>)
 800e664:	4805      	ldr	r0, [pc, #20]	@ (800e67c <CDC_Init_FS+0x20>)
 800e666:	f7fe fdba 	bl	800d1de <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e66a:	4905      	ldr	r1, [pc, #20]	@ (800e680 <CDC_Init_FS+0x24>)
 800e66c:	4803      	ldr	r0, [pc, #12]	@ (800e67c <CDC_Init_FS+0x20>)
 800e66e:	f7fe fdd4 	bl	800d21a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e672:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e674:	4618      	mov	r0, r3
 800e676:	bd80      	pop	{r7, pc}
 800e678:	20002a30 	.word	0x20002a30
 800e67c:	20002360 	.word	0x20002360
 800e680:	20002630 	.word	0x20002630

0800e684 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e684:	b480      	push	{r7}
 800e686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e688:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e68a:	4618      	mov	r0, r3
 800e68c:	46bd      	mov	sp, r7
 800e68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e692:	4770      	bx	lr

0800e694 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e694:	b480      	push	{r7}
 800e696:	b083      	sub	sp, #12
 800e698:	af00      	add	r7, sp, #0
 800e69a:	4603      	mov	r3, r0
 800e69c:	6039      	str	r1, [r7, #0]
 800e69e:	71fb      	strb	r3, [r7, #7]
 800e6a0:	4613      	mov	r3, r2
 800e6a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e6a4:	79fb      	ldrb	r3, [r7, #7]
 800e6a6:	2b23      	cmp	r3, #35	@ 0x23
 800e6a8:	d84a      	bhi.n	800e740 <CDC_Control_FS+0xac>
 800e6aa:	a201      	add	r2, pc, #4	@ (adr r2, 800e6b0 <CDC_Control_FS+0x1c>)
 800e6ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6b0:	0800e741 	.word	0x0800e741
 800e6b4:	0800e741 	.word	0x0800e741
 800e6b8:	0800e741 	.word	0x0800e741
 800e6bc:	0800e741 	.word	0x0800e741
 800e6c0:	0800e741 	.word	0x0800e741
 800e6c4:	0800e741 	.word	0x0800e741
 800e6c8:	0800e741 	.word	0x0800e741
 800e6cc:	0800e741 	.word	0x0800e741
 800e6d0:	0800e741 	.word	0x0800e741
 800e6d4:	0800e741 	.word	0x0800e741
 800e6d8:	0800e741 	.word	0x0800e741
 800e6dc:	0800e741 	.word	0x0800e741
 800e6e0:	0800e741 	.word	0x0800e741
 800e6e4:	0800e741 	.word	0x0800e741
 800e6e8:	0800e741 	.word	0x0800e741
 800e6ec:	0800e741 	.word	0x0800e741
 800e6f0:	0800e741 	.word	0x0800e741
 800e6f4:	0800e741 	.word	0x0800e741
 800e6f8:	0800e741 	.word	0x0800e741
 800e6fc:	0800e741 	.word	0x0800e741
 800e700:	0800e741 	.word	0x0800e741
 800e704:	0800e741 	.word	0x0800e741
 800e708:	0800e741 	.word	0x0800e741
 800e70c:	0800e741 	.word	0x0800e741
 800e710:	0800e741 	.word	0x0800e741
 800e714:	0800e741 	.word	0x0800e741
 800e718:	0800e741 	.word	0x0800e741
 800e71c:	0800e741 	.word	0x0800e741
 800e720:	0800e741 	.word	0x0800e741
 800e724:	0800e741 	.word	0x0800e741
 800e728:	0800e741 	.word	0x0800e741
 800e72c:	0800e741 	.word	0x0800e741
 800e730:	0800e741 	.word	0x0800e741
 800e734:	0800e741 	.word	0x0800e741
 800e738:	0800e741 	.word	0x0800e741
 800e73c:	0800e741 	.word	0x0800e741
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e740:	bf00      	nop
  }

  return (USBD_OK);
 800e742:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e744:	4618      	mov	r0, r3
 800e746:	370c      	adds	r7, #12
 800e748:	46bd      	mov	sp, r7
 800e74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74e:	4770      	bx	lr

0800e750 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e750:	b580      	push	{r7, lr}
 800e752:	b082      	sub	sp, #8
 800e754:	af00      	add	r7, sp, #0
 800e756:	6078      	str	r0, [r7, #4]
 800e758:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e75a:	6879      	ldr	r1, [r7, #4]
 800e75c:	4805      	ldr	r0, [pc, #20]	@ (800e774 <CDC_Receive_FS+0x24>)
 800e75e:	f7fe fd5c 	bl	800d21a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e762:	4804      	ldr	r0, [pc, #16]	@ (800e774 <CDC_Receive_FS+0x24>)
 800e764:	f7fe fda2 	bl	800d2ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e768:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e76a:	4618      	mov	r0, r3
 800e76c:	3708      	adds	r7, #8
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}
 800e772:	bf00      	nop
 800e774:	20002360 	.word	0x20002360

0800e778 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b084      	sub	sp, #16
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
 800e780:	460b      	mov	r3, r1
 800e782:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e784:	2300      	movs	r3, #0
 800e786:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e788:	4b0d      	ldr	r3, [pc, #52]	@ (800e7c0 <CDC_Transmit_FS+0x48>)
 800e78a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e78e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e790:	68bb      	ldr	r3, [r7, #8]
 800e792:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e796:	2b00      	cmp	r3, #0
 800e798:	d001      	beq.n	800e79e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e79a:	2301      	movs	r3, #1
 800e79c:	e00b      	b.n	800e7b6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e79e:	887b      	ldrh	r3, [r7, #2]
 800e7a0:	461a      	mov	r2, r3
 800e7a2:	6879      	ldr	r1, [r7, #4]
 800e7a4:	4806      	ldr	r0, [pc, #24]	@ (800e7c0 <CDC_Transmit_FS+0x48>)
 800e7a6:	f7fe fd1a 	bl	800d1de <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e7aa:	4805      	ldr	r0, [pc, #20]	@ (800e7c0 <CDC_Transmit_FS+0x48>)
 800e7ac:	f7fe fd4e 	bl	800d24c <USBD_CDC_TransmitPacket>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e7b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	3710      	adds	r7, #16
 800e7ba:	46bd      	mov	sp, r7
 800e7bc:	bd80      	pop	{r7, pc}
 800e7be:	bf00      	nop
 800e7c0:	20002360 	.word	0x20002360

0800e7c4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e7c4:	b480      	push	{r7}
 800e7c6:	b087      	sub	sp, #28
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	60f8      	str	r0, [r7, #12]
 800e7cc:	60b9      	str	r1, [r7, #8]
 800e7ce:	4613      	mov	r3, r2
 800e7d0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e7d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e7da:	4618      	mov	r0, r3
 800e7dc:	371c      	adds	r7, #28
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e4:	4770      	bx	lr
	...

0800e7e8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7e8:	b480      	push	{r7}
 800e7ea:	b083      	sub	sp, #12
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	6039      	str	r1, [r7, #0]
 800e7f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	2212      	movs	r2, #18
 800e7f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800e7fa:	4b03      	ldr	r3, [pc, #12]	@ (800e808 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	370c      	adds	r7, #12
 800e800:	46bd      	mov	sp, r7
 800e802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e806:	4770      	bx	lr
 800e808:	2000016c 	.word	0x2000016c

0800e80c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e80c:	b480      	push	{r7}
 800e80e:	b083      	sub	sp, #12
 800e810:	af00      	add	r7, sp, #0
 800e812:	4603      	mov	r3, r0
 800e814:	6039      	str	r1, [r7, #0]
 800e816:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	2204      	movs	r2, #4
 800e81c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e81e:	4b03      	ldr	r3, [pc, #12]	@ (800e82c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800e820:	4618      	mov	r0, r3
 800e822:	370c      	adds	r7, #12
 800e824:	46bd      	mov	sp, r7
 800e826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82a:	4770      	bx	lr
 800e82c:	20000180 	.word	0x20000180

0800e830 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b082      	sub	sp, #8
 800e834:	af00      	add	r7, sp, #0
 800e836:	4603      	mov	r3, r0
 800e838:	6039      	str	r1, [r7, #0]
 800e83a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e83c:	79fb      	ldrb	r3, [r7, #7]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d105      	bne.n	800e84e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e842:	683a      	ldr	r2, [r7, #0]
 800e844:	4907      	ldr	r1, [pc, #28]	@ (800e864 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e846:	4808      	ldr	r0, [pc, #32]	@ (800e868 <USBD_CDC_ProductStrDescriptor+0x38>)
 800e848:	f7ff fd9b 	bl	800e382 <USBD_GetString>
 800e84c:	e004      	b.n	800e858 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e84e:	683a      	ldr	r2, [r7, #0]
 800e850:	4904      	ldr	r1, [pc, #16]	@ (800e864 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e852:	4805      	ldr	r0, [pc, #20]	@ (800e868 <USBD_CDC_ProductStrDescriptor+0x38>)
 800e854:	f7ff fd95 	bl	800e382 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e858:	4b02      	ldr	r3, [pc, #8]	@ (800e864 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800e85a:	4618      	mov	r0, r3
 800e85c:	3708      	adds	r7, #8
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}
 800e862:	bf00      	nop
 800e864:	20002e30 	.word	0x20002e30
 800e868:	0800fac4 	.word	0x0800fac4

0800e86c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b082      	sub	sp, #8
 800e870:	af00      	add	r7, sp, #0
 800e872:	4603      	mov	r3, r0
 800e874:	6039      	str	r1, [r7, #0]
 800e876:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e878:	683a      	ldr	r2, [r7, #0]
 800e87a:	4904      	ldr	r1, [pc, #16]	@ (800e88c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800e87c:	4804      	ldr	r0, [pc, #16]	@ (800e890 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800e87e:	f7ff fd80 	bl	800e382 <USBD_GetString>
  return USBD_StrDesc;
 800e882:	4b02      	ldr	r3, [pc, #8]	@ (800e88c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800e884:	4618      	mov	r0, r3
 800e886:	3708      	adds	r7, #8
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}
 800e88c:	20002e30 	.word	0x20002e30
 800e890:	0800fadc 	.word	0x0800fadc

0800e894 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b082      	sub	sp, #8
 800e898:	af00      	add	r7, sp, #0
 800e89a:	4603      	mov	r3, r0
 800e89c:	6039      	str	r1, [r7, #0]
 800e89e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e8a0:	683b      	ldr	r3, [r7, #0]
 800e8a2:	221a      	movs	r2, #26
 800e8a4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e8a6:	f000 f843 	bl	800e930 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800e8aa:	4b02      	ldr	r3, [pc, #8]	@ (800e8b4 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	3708      	adds	r7, #8
 800e8b0:	46bd      	mov	sp, r7
 800e8b2:	bd80      	pop	{r7, pc}
 800e8b4:	20000184 	.word	0x20000184

0800e8b8 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b082      	sub	sp, #8
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	4603      	mov	r3, r0
 800e8c0:	6039      	str	r1, [r7, #0]
 800e8c2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e8c4:	79fb      	ldrb	r3, [r7, #7]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d105      	bne.n	800e8d6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e8ca:	683a      	ldr	r2, [r7, #0]
 800e8cc:	4907      	ldr	r1, [pc, #28]	@ (800e8ec <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e8ce:	4808      	ldr	r0, [pc, #32]	@ (800e8f0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e8d0:	f7ff fd57 	bl	800e382 <USBD_GetString>
 800e8d4:	e004      	b.n	800e8e0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e8d6:	683a      	ldr	r2, [r7, #0]
 800e8d8:	4904      	ldr	r1, [pc, #16]	@ (800e8ec <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e8da:	4805      	ldr	r0, [pc, #20]	@ (800e8f0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e8dc:	f7ff fd51 	bl	800e382 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e8e0:	4b02      	ldr	r3, [pc, #8]	@ (800e8ec <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	3708      	adds	r7, #8
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	bd80      	pop	{r7, pc}
 800e8ea:	bf00      	nop
 800e8ec:	20002e30 	.word	0x20002e30
 800e8f0:	0800faf0 	.word	0x0800faf0

0800e8f4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b082      	sub	sp, #8
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	6039      	str	r1, [r7, #0]
 800e8fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e900:	79fb      	ldrb	r3, [r7, #7]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d105      	bne.n	800e912 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800e906:	683a      	ldr	r2, [r7, #0]
 800e908:	4907      	ldr	r1, [pc, #28]	@ (800e928 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800e90a:	4808      	ldr	r0, [pc, #32]	@ (800e92c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800e90c:	f7ff fd39 	bl	800e382 <USBD_GetString>
 800e910:	e004      	b.n	800e91c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800e912:	683a      	ldr	r2, [r7, #0]
 800e914:	4904      	ldr	r1, [pc, #16]	@ (800e928 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800e916:	4805      	ldr	r0, [pc, #20]	@ (800e92c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800e918:	f7ff fd33 	bl	800e382 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e91c:	4b02      	ldr	r3, [pc, #8]	@ (800e928 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800e91e:	4618      	mov	r0, r3
 800e920:	3708      	adds	r7, #8
 800e922:	46bd      	mov	sp, r7
 800e924:	bd80      	pop	{r7, pc}
 800e926:	bf00      	nop
 800e928:	20002e30 	.word	0x20002e30
 800e92c:	0800fafc 	.word	0x0800fafc

0800e930 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e930:	b580      	push	{r7, lr}
 800e932:	b084      	sub	sp, #16
 800e934:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e936:	4b0f      	ldr	r3, [pc, #60]	@ (800e974 <Get_SerialNum+0x44>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e93c:	4b0e      	ldr	r3, [pc, #56]	@ (800e978 <Get_SerialNum+0x48>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e942:	4b0e      	ldr	r3, [pc, #56]	@ (800e97c <Get_SerialNum+0x4c>)
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e948:	68fa      	ldr	r2, [r7, #12]
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	4413      	add	r3, r2
 800e94e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d009      	beq.n	800e96a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e956:	2208      	movs	r2, #8
 800e958:	4909      	ldr	r1, [pc, #36]	@ (800e980 <Get_SerialNum+0x50>)
 800e95a:	68f8      	ldr	r0, [r7, #12]
 800e95c:	f000 f814 	bl	800e988 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e960:	2204      	movs	r2, #4
 800e962:	4908      	ldr	r1, [pc, #32]	@ (800e984 <Get_SerialNum+0x54>)
 800e964:	68b8      	ldr	r0, [r7, #8]
 800e966:	f000 f80f 	bl	800e988 <IntToUnicode>
  }
}
 800e96a:	bf00      	nop
 800e96c:	3710      	adds	r7, #16
 800e96e:	46bd      	mov	sp, r7
 800e970:	bd80      	pop	{r7, pc}
 800e972:	bf00      	nop
 800e974:	1fff7590 	.word	0x1fff7590
 800e978:	1fff7594 	.word	0x1fff7594
 800e97c:	1fff7598 	.word	0x1fff7598
 800e980:	20000186 	.word	0x20000186
 800e984:	20000196 	.word	0x20000196

0800e988 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e988:	b480      	push	{r7}
 800e98a:	b087      	sub	sp, #28
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	60f8      	str	r0, [r7, #12]
 800e990:	60b9      	str	r1, [r7, #8]
 800e992:	4613      	mov	r3, r2
 800e994:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e996:	2300      	movs	r3, #0
 800e998:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e99a:	2300      	movs	r3, #0
 800e99c:	75fb      	strb	r3, [r7, #23]
 800e99e:	e027      	b.n	800e9f0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	0f1b      	lsrs	r3, r3, #28
 800e9a4:	2b09      	cmp	r3, #9
 800e9a6:	d80b      	bhi.n	800e9c0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	0f1b      	lsrs	r3, r3, #28
 800e9ac:	b2da      	uxtb	r2, r3
 800e9ae:	7dfb      	ldrb	r3, [r7, #23]
 800e9b0:	005b      	lsls	r3, r3, #1
 800e9b2:	4619      	mov	r1, r3
 800e9b4:	68bb      	ldr	r3, [r7, #8]
 800e9b6:	440b      	add	r3, r1
 800e9b8:	3230      	adds	r2, #48	@ 0x30
 800e9ba:	b2d2      	uxtb	r2, r2
 800e9bc:	701a      	strb	r2, [r3, #0]
 800e9be:	e00a      	b.n	800e9d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	0f1b      	lsrs	r3, r3, #28
 800e9c4:	b2da      	uxtb	r2, r3
 800e9c6:	7dfb      	ldrb	r3, [r7, #23]
 800e9c8:	005b      	lsls	r3, r3, #1
 800e9ca:	4619      	mov	r1, r3
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	440b      	add	r3, r1
 800e9d0:	3237      	adds	r2, #55	@ 0x37
 800e9d2:	b2d2      	uxtb	r2, r2
 800e9d4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	011b      	lsls	r3, r3, #4
 800e9da:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e9dc:	7dfb      	ldrb	r3, [r7, #23]
 800e9de:	005b      	lsls	r3, r3, #1
 800e9e0:	3301      	adds	r3, #1
 800e9e2:	68ba      	ldr	r2, [r7, #8]
 800e9e4:	4413      	add	r3, r2
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e9ea:	7dfb      	ldrb	r3, [r7, #23]
 800e9ec:	3301      	adds	r3, #1
 800e9ee:	75fb      	strb	r3, [r7, #23]
 800e9f0:	7dfa      	ldrb	r2, [r7, #23]
 800e9f2:	79fb      	ldrb	r3, [r7, #7]
 800e9f4:	429a      	cmp	r2, r3
 800e9f6:	d3d3      	bcc.n	800e9a0 <IntToUnicode+0x18>
  }
}
 800e9f8:	bf00      	nop
 800e9fa:	bf00      	nop
 800e9fc:	371c      	adds	r7, #28
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea04:	4770      	bx	lr
	...

0800ea08 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b094      	sub	sp, #80	@ 0x50
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800ea10:	f107 030c 	add.w	r3, r7, #12
 800ea14:	2244      	movs	r2, #68	@ 0x44
 800ea16:	2100      	movs	r1, #0
 800ea18:	4618      	mov	r0, r3
 800ea1a:	f000 fb6b 	bl	800f0f4 <memset>
  if(pcdHandle->Instance==USB)
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	4a15      	ldr	r2, [pc, #84]	@ (800ea78 <HAL_PCD_MspInit+0x70>)
 800ea24:	4293      	cmp	r3, r2
 800ea26:	d123      	bne.n	800ea70 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ea28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ea2c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800ea2e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ea32:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ea34:	f107 030c 	add.w	r3, r7, #12
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f7fa fa81 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d001      	beq.n	800ea48 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800ea44:	f7f2 ff44 	bl	80018d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ea48:	4b0c      	ldr	r3, [pc, #48]	@ (800ea7c <HAL_PCD_MspInit+0x74>)
 800ea4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea4c:	4a0b      	ldr	r2, [pc, #44]	@ (800ea7c <HAL_PCD_MspInit+0x74>)
 800ea4e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ea52:	6593      	str	r3, [r2, #88]	@ 0x58
 800ea54:	4b09      	ldr	r3, [pc, #36]	@ (800ea7c <HAL_PCD_MspInit+0x74>)
 800ea56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ea5c:	60bb      	str	r3, [r7, #8]
 800ea5e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800ea60:	2200      	movs	r2, #0
 800ea62:	2100      	movs	r1, #0
 800ea64:	2014      	movs	r0, #20
 800ea66:	f7f5 ff3c 	bl	80048e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800ea6a:	2014      	movs	r0, #20
 800ea6c:	f7f5 ff53 	bl	8004916 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ea70:	bf00      	nop
 800ea72:	3750      	adds	r7, #80	@ 0x50
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}
 800ea78:	40005c00 	.word	0x40005c00
 800ea7c:	40021000 	.word	0x40021000

0800ea80 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea80:	b580      	push	{r7, lr}
 800ea82:	b082      	sub	sp, #8
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800ea94:	4619      	mov	r1, r3
 800ea96:	4610      	mov	r0, r2
 800ea98:	f7fe fcd4 	bl	800d444 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800ea9c:	bf00      	nop
 800ea9e:	3708      	adds	r7, #8
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}

0800eaa4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b082      	sub	sp, #8
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	460b      	mov	r3, r1
 800eaae:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800eab6:	78fa      	ldrb	r2, [r7, #3]
 800eab8:	6879      	ldr	r1, [r7, #4]
 800eaba:	4613      	mov	r3, r2
 800eabc:	009b      	lsls	r3, r3, #2
 800eabe:	4413      	add	r3, r2
 800eac0:	00db      	lsls	r3, r3, #3
 800eac2:	440b      	add	r3, r1
 800eac4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800eac8:	681a      	ldr	r2, [r3, #0]
 800eaca:	78fb      	ldrb	r3, [r7, #3]
 800eacc:	4619      	mov	r1, r3
 800eace:	f7fe fd0e 	bl	800d4ee <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800ead2:	bf00      	nop
 800ead4:	3708      	adds	r7, #8
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd80      	pop	{r7, pc}

0800eada <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eada:	b580      	push	{r7, lr}
 800eadc:	b082      	sub	sp, #8
 800eade:	af00      	add	r7, sp, #0
 800eae0:	6078      	str	r0, [r7, #4]
 800eae2:	460b      	mov	r3, r1
 800eae4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800eaec:	78fa      	ldrb	r2, [r7, #3]
 800eaee:	6879      	ldr	r1, [r7, #4]
 800eaf0:	4613      	mov	r3, r2
 800eaf2:	009b      	lsls	r3, r3, #2
 800eaf4:	4413      	add	r3, r2
 800eaf6:	00db      	lsls	r3, r3, #3
 800eaf8:	440b      	add	r3, r1
 800eafa:	3324      	adds	r3, #36	@ 0x24
 800eafc:	681a      	ldr	r2, [r3, #0]
 800eafe:	78fb      	ldrb	r3, [r7, #3]
 800eb00:	4619      	mov	r1, r3
 800eb02:	f7fe fd57 	bl	800d5b4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800eb06:	bf00      	nop
 800eb08:	3708      	adds	r7, #8
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	bd80      	pop	{r7, pc}

0800eb0e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb0e:	b580      	push	{r7, lr}
 800eb10:	b082      	sub	sp, #8
 800eb12:	af00      	add	r7, sp, #0
 800eb14:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	f7fe fe6b 	bl	800d7f8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800eb22:	bf00      	nop
 800eb24:	3708      	adds	r7, #8
 800eb26:	46bd      	mov	sp, r7
 800eb28:	bd80      	pop	{r7, pc}

0800eb2a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb2a:	b580      	push	{r7, lr}
 800eb2c:	b084      	sub	sp, #16
 800eb2e:	af00      	add	r7, sp, #0
 800eb30:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800eb32:	2301      	movs	r3, #1
 800eb34:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	795b      	ldrb	r3, [r3, #5]
 800eb3a:	2b02      	cmp	r3, #2
 800eb3c:	d001      	beq.n	800eb42 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800eb3e:	f7f2 fec7 	bl	80018d0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800eb48:	7bfa      	ldrb	r2, [r7, #15]
 800eb4a:	4611      	mov	r1, r2
 800eb4c:	4618      	mov	r0, r3
 800eb4e:	f7fe fe15 	bl	800d77c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800eb58:	4618      	mov	r0, r3
 800eb5a:	f7fe fdc1 	bl	800d6e0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800eb5e:	bf00      	nop
 800eb60:	3710      	adds	r7, #16
 800eb62:	46bd      	mov	sp, r7
 800eb64:	bd80      	pop	{r7, pc}
	...

0800eb68 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb68:	b580      	push	{r7, lr}
 800eb6a:	b082      	sub	sp, #8
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800eb76:	4618      	mov	r0, r3
 800eb78:	f7fe fe10 	bl	800d79c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	7a5b      	ldrb	r3, [r3, #9]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d005      	beq.n	800eb90 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eb84:	4b04      	ldr	r3, [pc, #16]	@ (800eb98 <HAL_PCD_SuspendCallback+0x30>)
 800eb86:	691b      	ldr	r3, [r3, #16]
 800eb88:	4a03      	ldr	r2, [pc, #12]	@ (800eb98 <HAL_PCD_SuspendCallback+0x30>)
 800eb8a:	f043 0306 	orr.w	r3, r3, #6
 800eb8e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800eb90:	bf00      	nop
 800eb92:	3708      	adds	r7, #8
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bd80      	pop	{r7, pc}
 800eb98:	e000ed00 	.word	0xe000ed00

0800eb9c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b082      	sub	sp, #8
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	7a5b      	ldrb	r3, [r3, #9]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d007      	beq.n	800ebbc <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ebac:	4b08      	ldr	r3, [pc, #32]	@ (800ebd0 <HAL_PCD_ResumeCallback+0x34>)
 800ebae:	691b      	ldr	r3, [r3, #16]
 800ebb0:	4a07      	ldr	r2, [pc, #28]	@ (800ebd0 <HAL_PCD_ResumeCallback+0x34>)
 800ebb2:	f023 0306 	bic.w	r3, r3, #6
 800ebb6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800ebb8:	f000 f9f8 	bl	800efac <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f7fe fe00 	bl	800d7c8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800ebc8:	bf00      	nop
 800ebca:	3708      	adds	r7, #8
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bd80      	pop	{r7, pc}
 800ebd0:	e000ed00 	.word	0xe000ed00

0800ebd4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b082      	sub	sp, #8
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800ebdc:	4a2b      	ldr	r2, [pc, #172]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	4a29      	ldr	r2, [pc, #164]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ebe8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800ebec:	4b27      	ldr	r3, [pc, #156]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ebee:	4a28      	ldr	r2, [pc, #160]	@ (800ec90 <USBD_LL_Init+0xbc>)
 800ebf0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ebf2:	4b26      	ldr	r3, [pc, #152]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ebf4:	2208      	movs	r2, #8
 800ebf6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ebf8:	4b24      	ldr	r3, [pc, #144]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ebfa:	2202      	movs	r2, #2
 800ebfc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ebfe:	4b23      	ldr	r3, [pc, #140]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ec00:	2202      	movs	r2, #2
 800ec02:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800ec04:	4b21      	ldr	r3, [pc, #132]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ec06:	2200      	movs	r2, #0
 800ec08:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ec0a:	4b20      	ldr	r3, [pc, #128]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ec0c:	2200      	movs	r2, #0
 800ec0e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800ec10:	4b1e      	ldr	r3, [pc, #120]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ec12:	2200      	movs	r2, #0
 800ec14:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800ec16:	4b1d      	ldr	r3, [pc, #116]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ec18:	2200      	movs	r2, #0
 800ec1a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800ec1c:	481b      	ldr	r0, [pc, #108]	@ (800ec8c <USBD_LL_Init+0xb8>)
 800ec1e:	f7f7 feac 	bl	800697a <HAL_PCD_Init>
 800ec22:	4603      	mov	r3, r0
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d001      	beq.n	800ec2c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800ec28:	f7f2 fe52 	bl	80018d0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ec32:	2318      	movs	r3, #24
 800ec34:	2200      	movs	r2, #0
 800ec36:	2100      	movs	r1, #0
 800ec38:	f7f9 fb33 	bl	80082a2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ec42:	2358      	movs	r3, #88	@ 0x58
 800ec44:	2200      	movs	r2, #0
 800ec46:	2180      	movs	r1, #128	@ 0x80
 800ec48:	f7f9 fb2b 	bl	80082a2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ec52:	23c0      	movs	r3, #192	@ 0xc0
 800ec54:	2200      	movs	r2, #0
 800ec56:	2181      	movs	r1, #129	@ 0x81
 800ec58:	f7f9 fb23 	bl	80082a2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ec62:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800ec66:	2200      	movs	r2, #0
 800ec68:	2101      	movs	r1, #1
 800ec6a:	f7f9 fb1a 	bl	80082a2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ec74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ec78:	2200      	movs	r2, #0
 800ec7a:	2182      	movs	r1, #130	@ 0x82
 800ec7c:	f7f9 fb11 	bl	80082a2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ec80:	2300      	movs	r3, #0
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3708      	adds	r7, #8
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}
 800ec8a:	bf00      	nop
 800ec8c:	20003030 	.word	0x20003030
 800ec90:	40005c00 	.word	0x40005c00

0800ec94 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec9c:	2300      	movs	r3, #0
 800ec9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eca0:	2300      	movs	r3, #0
 800eca2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7f7 ff33 	bl	8006b16 <HAL_PCD_Start>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecb4:	7bfb      	ldrb	r3, [r7, #15]
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	f000 f97e 	bl	800efb8 <USBD_Get_USB_Status>
 800ecbc:	4603      	mov	r3, r0
 800ecbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ecc0:	7bbb      	ldrb	r3, [r7, #14]
}
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	3710      	adds	r7, #16
 800ecc6:	46bd      	mov	sp, r7
 800ecc8:	bd80      	pop	{r7, pc}

0800ecca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ecca:	b580      	push	{r7, lr}
 800eccc:	b084      	sub	sp, #16
 800ecce:	af00      	add	r7, sp, #0
 800ecd0:	6078      	str	r0, [r7, #4]
 800ecd2:	4608      	mov	r0, r1
 800ecd4:	4611      	mov	r1, r2
 800ecd6:	461a      	mov	r2, r3
 800ecd8:	4603      	mov	r3, r0
 800ecda:	70fb      	strb	r3, [r7, #3]
 800ecdc:	460b      	mov	r3, r1
 800ecde:	70bb      	strb	r3, [r7, #2]
 800ece0:	4613      	mov	r3, r2
 800ece2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ece4:	2300      	movs	r3, #0
 800ece6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ece8:	2300      	movs	r3, #0
 800ecea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ecf2:	78bb      	ldrb	r3, [r7, #2]
 800ecf4:	883a      	ldrh	r2, [r7, #0]
 800ecf6:	78f9      	ldrb	r1, [r7, #3]
 800ecf8:	f7f8 f87a 	bl	8006df0 <HAL_PCD_EP_Open>
 800ecfc:	4603      	mov	r3, r0
 800ecfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed00:	7bfb      	ldrb	r3, [r7, #15]
 800ed02:	4618      	mov	r0, r3
 800ed04:	f000 f958 	bl	800efb8 <USBD_Get_USB_Status>
 800ed08:	4603      	mov	r3, r0
 800ed0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed0c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3710      	adds	r7, #16
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}

0800ed16 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed16:	b580      	push	{r7, lr}
 800ed18:	b084      	sub	sp, #16
 800ed1a:	af00      	add	r7, sp, #0
 800ed1c:	6078      	str	r0, [r7, #4]
 800ed1e:	460b      	mov	r3, r1
 800ed20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed22:	2300      	movs	r3, #0
 800ed24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed26:	2300      	movs	r3, #0
 800ed28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ed30:	78fa      	ldrb	r2, [r7, #3]
 800ed32:	4611      	mov	r1, r2
 800ed34:	4618      	mov	r0, r3
 800ed36:	f7f8 f8ba 	bl	8006eae <HAL_PCD_EP_Close>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed3e:	7bfb      	ldrb	r3, [r7, #15]
 800ed40:	4618      	mov	r0, r3
 800ed42:	f000 f939 	bl	800efb8 <USBD_Get_USB_Status>
 800ed46:	4603      	mov	r3, r0
 800ed48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed4a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3710      	adds	r7, #16
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}

0800ed54 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
 800ed5c:	460b      	mov	r3, r1
 800ed5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed60:	2300      	movs	r3, #0
 800ed62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed64:	2300      	movs	r3, #0
 800ed66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ed6e:	78fa      	ldrb	r2, [r7, #3]
 800ed70:	4611      	mov	r1, r2
 800ed72:	4618      	mov	r0, r3
 800ed74:	f7f8 f963 	bl	800703e <HAL_PCD_EP_SetStall>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed7c:	7bfb      	ldrb	r3, [r7, #15]
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f000 f91a 	bl	800efb8 <USBD_Get_USB_Status>
 800ed84:	4603      	mov	r3, r0
 800ed86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed88:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	3710      	adds	r7, #16
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	bd80      	pop	{r7, pc}

0800ed92 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed92:	b580      	push	{r7, lr}
 800ed94:	b084      	sub	sp, #16
 800ed96:	af00      	add	r7, sp, #0
 800ed98:	6078      	str	r0, [r7, #4]
 800ed9a:	460b      	mov	r3, r1
 800ed9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eda2:	2300      	movs	r3, #0
 800eda4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800edac:	78fa      	ldrb	r2, [r7, #3]
 800edae:	4611      	mov	r1, r2
 800edb0:	4618      	mov	r0, r3
 800edb2:	f7f8 f996 	bl	80070e2 <HAL_PCD_EP_ClrStall>
 800edb6:	4603      	mov	r3, r0
 800edb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800edba:	7bfb      	ldrb	r3, [r7, #15]
 800edbc:	4618      	mov	r0, r3
 800edbe:	f000 f8fb 	bl	800efb8 <USBD_Get_USB_Status>
 800edc2:	4603      	mov	r3, r0
 800edc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800edc6:	7bbb      	ldrb	r3, [r7, #14]
}
 800edc8:	4618      	mov	r0, r3
 800edca:	3710      	adds	r7, #16
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}

0800edd0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800edd0:	b480      	push	{r7}
 800edd2:	b085      	sub	sp, #20
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	6078      	str	r0, [r7, #4]
 800edd8:	460b      	mov	r3, r1
 800edda:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ede2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ede4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	da0b      	bge.n	800ee04 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800edec:	78fb      	ldrb	r3, [r7, #3]
 800edee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800edf2:	68f9      	ldr	r1, [r7, #12]
 800edf4:	4613      	mov	r3, r2
 800edf6:	009b      	lsls	r3, r3, #2
 800edf8:	4413      	add	r3, r2
 800edfa:	00db      	lsls	r3, r3, #3
 800edfc:	440b      	add	r3, r1
 800edfe:	3312      	adds	r3, #18
 800ee00:	781b      	ldrb	r3, [r3, #0]
 800ee02:	e00b      	b.n	800ee1c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ee04:	78fb      	ldrb	r3, [r7, #3]
 800ee06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee0a:	68f9      	ldr	r1, [r7, #12]
 800ee0c:	4613      	mov	r3, r2
 800ee0e:	009b      	lsls	r3, r3, #2
 800ee10:	4413      	add	r3, r2
 800ee12:	00db      	lsls	r3, r3, #3
 800ee14:	440b      	add	r3, r1
 800ee16:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800ee1a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	3714      	adds	r7, #20
 800ee20:	46bd      	mov	sp, r7
 800ee22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee26:	4770      	bx	lr

0800ee28 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ee28:	b580      	push	{r7, lr}
 800ee2a:	b084      	sub	sp, #16
 800ee2c:	af00      	add	r7, sp, #0
 800ee2e:	6078      	str	r0, [r7, #4]
 800ee30:	460b      	mov	r3, r1
 800ee32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee34:	2300      	movs	r3, #0
 800ee36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee38:	2300      	movs	r3, #0
 800ee3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ee42:	78fa      	ldrb	r2, [r7, #3]
 800ee44:	4611      	mov	r1, r2
 800ee46:	4618      	mov	r0, r3
 800ee48:	f7f7 ffae 	bl	8006da8 <HAL_PCD_SetAddress>
 800ee4c:	4603      	mov	r3, r0
 800ee4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee50:	7bfb      	ldrb	r3, [r7, #15]
 800ee52:	4618      	mov	r0, r3
 800ee54:	f000 f8b0 	bl	800efb8 <USBD_Get_USB_Status>
 800ee58:	4603      	mov	r3, r0
 800ee5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee5c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	3710      	adds	r7, #16
 800ee62:	46bd      	mov	sp, r7
 800ee64:	bd80      	pop	{r7, pc}

0800ee66 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ee66:	b580      	push	{r7, lr}
 800ee68:	b086      	sub	sp, #24
 800ee6a:	af00      	add	r7, sp, #0
 800ee6c:	60f8      	str	r0, [r7, #12]
 800ee6e:	607a      	str	r2, [r7, #4]
 800ee70:	603b      	str	r3, [r7, #0]
 800ee72:	460b      	mov	r3, r1
 800ee74:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee76:	2300      	movs	r3, #0
 800ee78:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ee84:	7af9      	ldrb	r1, [r7, #11]
 800ee86:	683b      	ldr	r3, [r7, #0]
 800ee88:	687a      	ldr	r2, [r7, #4]
 800ee8a:	f7f8 f8a1 	bl	8006fd0 <HAL_PCD_EP_Transmit>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee92:	7dfb      	ldrb	r3, [r7, #23]
 800ee94:	4618      	mov	r0, r3
 800ee96:	f000 f88f 	bl	800efb8 <USBD_Get_USB_Status>
 800ee9a:	4603      	mov	r3, r0
 800ee9c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ee9e:	7dbb      	ldrb	r3, [r7, #22]
}
 800eea0:	4618      	mov	r0, r3
 800eea2:	3718      	adds	r7, #24
 800eea4:	46bd      	mov	sp, r7
 800eea6:	bd80      	pop	{r7, pc}

0800eea8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eea8:	b580      	push	{r7, lr}
 800eeaa:	b086      	sub	sp, #24
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	60f8      	str	r0, [r7, #12]
 800eeb0:	607a      	str	r2, [r7, #4]
 800eeb2:	603b      	str	r3, [r7, #0]
 800eeb4:	460b      	mov	r3, r1
 800eeb6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eeb8:	2300      	movs	r3, #0
 800eeba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eebc:	2300      	movs	r3, #0
 800eebe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800eec6:	7af9      	ldrb	r1, [r7, #11]
 800eec8:	683b      	ldr	r3, [r7, #0]
 800eeca:	687a      	ldr	r2, [r7, #4]
 800eecc:	f7f8 f837 	bl	8006f3e <HAL_PCD_EP_Receive>
 800eed0:	4603      	mov	r3, r0
 800eed2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eed4:	7dfb      	ldrb	r3, [r7, #23]
 800eed6:	4618      	mov	r0, r3
 800eed8:	f000 f86e 	bl	800efb8 <USBD_Get_USB_Status>
 800eedc:	4603      	mov	r3, r0
 800eede:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800eee0:	7dbb      	ldrb	r3, [r7, #22]
}
 800eee2:	4618      	mov	r0, r3
 800eee4:	3718      	adds	r7, #24
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd80      	pop	{r7, pc}

0800eeea <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eeea:	b580      	push	{r7, lr}
 800eeec:	b082      	sub	sp, #8
 800eeee:	af00      	add	r7, sp, #0
 800eef0:	6078      	str	r0, [r7, #4]
 800eef2:	460b      	mov	r3, r1
 800eef4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800eefc:	78fa      	ldrb	r2, [r7, #3]
 800eefe:	4611      	mov	r1, r2
 800ef00:	4618      	mov	r0, r3
 800ef02:	f7f8 f84d 	bl	8006fa0 <HAL_PCD_EP_GetRxCount>
 800ef06:	4603      	mov	r3, r0
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	3708      	adds	r7, #8
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}

0800ef10 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b082      	sub	sp, #8
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	6078      	str	r0, [r7, #4]
 800ef18:	460b      	mov	r3, r1
 800ef1a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800ef1c:	78fb      	ldrb	r3, [r7, #3]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d002      	beq.n	800ef28 <HAL_PCDEx_LPM_Callback+0x18>
 800ef22:	2b01      	cmp	r3, #1
 800ef24:	d013      	beq.n	800ef4e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800ef26:	e023      	b.n	800ef70 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	7a5b      	ldrb	r3, [r3, #9]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d007      	beq.n	800ef40 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800ef30:	f000 f83c 	bl	800efac <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ef34:	4b10      	ldr	r3, [pc, #64]	@ (800ef78 <HAL_PCDEx_LPM_Callback+0x68>)
 800ef36:	691b      	ldr	r3, [r3, #16]
 800ef38:	4a0f      	ldr	r2, [pc, #60]	@ (800ef78 <HAL_PCDEx_LPM_Callback+0x68>)
 800ef3a:	f023 0306 	bic.w	r3, r3, #6
 800ef3e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ef46:	4618      	mov	r0, r3
 800ef48:	f7fe fc3e 	bl	800d7c8 <USBD_LL_Resume>
    break;
 800ef4c:	e010      	b.n	800ef70 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ef54:	4618      	mov	r0, r3
 800ef56:	f7fe fc21 	bl	800d79c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	7a5b      	ldrb	r3, [r3, #9]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d005      	beq.n	800ef6e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ef62:	4b05      	ldr	r3, [pc, #20]	@ (800ef78 <HAL_PCDEx_LPM_Callback+0x68>)
 800ef64:	691b      	ldr	r3, [r3, #16]
 800ef66:	4a04      	ldr	r2, [pc, #16]	@ (800ef78 <HAL_PCDEx_LPM_Callback+0x68>)
 800ef68:	f043 0306 	orr.w	r3, r3, #6
 800ef6c:	6113      	str	r3, [r2, #16]
    break;
 800ef6e:	bf00      	nop
}
 800ef70:	bf00      	nop
 800ef72:	3708      	adds	r7, #8
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}
 800ef78:	e000ed00 	.word	0xe000ed00

0800ef7c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ef7c:	b480      	push	{r7}
 800ef7e:	b083      	sub	sp, #12
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ef84:	4b03      	ldr	r3, [pc, #12]	@ (800ef94 <USBD_static_malloc+0x18>)
}
 800ef86:	4618      	mov	r0, r3
 800ef88:	370c      	adds	r7, #12
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef90:	4770      	bx	lr
 800ef92:	bf00      	nop
 800ef94:	2000330c 	.word	0x2000330c

0800ef98 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ef98:	b480      	push	{r7}
 800ef9a:	b083      	sub	sp, #12
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]

}
 800efa0:	bf00      	nop
 800efa2:	370c      	adds	r7, #12
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr

0800efac <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800efac:	b580      	push	{r7, lr}
 800efae:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800efb0:	f7f2 f9ea 	bl	8001388 <SystemClock_Config>
}
 800efb4:	bf00      	nop
 800efb6:	bd80      	pop	{r7, pc}

0800efb8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800efb8:	b480      	push	{r7}
 800efba:	b085      	sub	sp, #20
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	4603      	mov	r3, r0
 800efc0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800efc2:	2300      	movs	r3, #0
 800efc4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800efc6:	79fb      	ldrb	r3, [r7, #7]
 800efc8:	2b03      	cmp	r3, #3
 800efca:	d817      	bhi.n	800effc <USBD_Get_USB_Status+0x44>
 800efcc:	a201      	add	r2, pc, #4	@ (adr r2, 800efd4 <USBD_Get_USB_Status+0x1c>)
 800efce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efd2:	bf00      	nop
 800efd4:	0800efe5 	.word	0x0800efe5
 800efd8:	0800efeb 	.word	0x0800efeb
 800efdc:	0800eff1 	.word	0x0800eff1
 800efe0:	0800eff7 	.word	0x0800eff7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800efe4:	2300      	movs	r3, #0
 800efe6:	73fb      	strb	r3, [r7, #15]
    break;
 800efe8:	e00b      	b.n	800f002 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800efea:	2303      	movs	r3, #3
 800efec:	73fb      	strb	r3, [r7, #15]
    break;
 800efee:	e008      	b.n	800f002 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eff0:	2301      	movs	r3, #1
 800eff2:	73fb      	strb	r3, [r7, #15]
    break;
 800eff4:	e005      	b.n	800f002 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eff6:	2303      	movs	r3, #3
 800eff8:	73fb      	strb	r3, [r7, #15]
    break;
 800effa:	e002      	b.n	800f002 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800effc:	2303      	movs	r3, #3
 800effe:	73fb      	strb	r3, [r7, #15]
    break;
 800f000:	bf00      	nop
  }
  return usb_status;
 800f002:	7bfb      	ldrb	r3, [r7, #15]
}
 800f004:	4618      	mov	r0, r3
 800f006:	3714      	adds	r7, #20
 800f008:	46bd      	mov	sp, r7
 800f00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00e:	4770      	bx	lr

0800f010 <sniprintf>:
 800f010:	b40c      	push	{r2, r3}
 800f012:	b530      	push	{r4, r5, lr}
 800f014:	4b18      	ldr	r3, [pc, #96]	@ (800f078 <sniprintf+0x68>)
 800f016:	1e0c      	subs	r4, r1, #0
 800f018:	681d      	ldr	r5, [r3, #0]
 800f01a:	b09d      	sub	sp, #116	@ 0x74
 800f01c:	da08      	bge.n	800f030 <sniprintf+0x20>
 800f01e:	238b      	movs	r3, #139	@ 0x8b
 800f020:	602b      	str	r3, [r5, #0]
 800f022:	f04f 30ff 	mov.w	r0, #4294967295
 800f026:	b01d      	add	sp, #116	@ 0x74
 800f028:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f02c:	b002      	add	sp, #8
 800f02e:	4770      	bx	lr
 800f030:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f034:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f038:	f04f 0300 	mov.w	r3, #0
 800f03c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800f03e:	bf14      	ite	ne
 800f040:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f044:	4623      	moveq	r3, r4
 800f046:	9304      	str	r3, [sp, #16]
 800f048:	9307      	str	r3, [sp, #28]
 800f04a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f04e:	9002      	str	r0, [sp, #8]
 800f050:	9006      	str	r0, [sp, #24]
 800f052:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f056:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f058:	ab21      	add	r3, sp, #132	@ 0x84
 800f05a:	a902      	add	r1, sp, #8
 800f05c:	4628      	mov	r0, r5
 800f05e:	9301      	str	r3, [sp, #4]
 800f060:	f000 f9de 	bl	800f420 <_svfiprintf_r>
 800f064:	1c43      	adds	r3, r0, #1
 800f066:	bfbc      	itt	lt
 800f068:	238b      	movlt	r3, #139	@ 0x8b
 800f06a:	602b      	strlt	r3, [r5, #0]
 800f06c:	2c00      	cmp	r4, #0
 800f06e:	d0da      	beq.n	800f026 <sniprintf+0x16>
 800f070:	9b02      	ldr	r3, [sp, #8]
 800f072:	2200      	movs	r2, #0
 800f074:	701a      	strb	r2, [r3, #0]
 800f076:	e7d6      	b.n	800f026 <sniprintf+0x16>
 800f078:	200001a0 	.word	0x200001a0

0800f07c <siprintf>:
 800f07c:	b40e      	push	{r1, r2, r3}
 800f07e:	b510      	push	{r4, lr}
 800f080:	b09d      	sub	sp, #116	@ 0x74
 800f082:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f084:	9002      	str	r0, [sp, #8]
 800f086:	9006      	str	r0, [sp, #24]
 800f088:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f08c:	480a      	ldr	r0, [pc, #40]	@ (800f0b8 <siprintf+0x3c>)
 800f08e:	9107      	str	r1, [sp, #28]
 800f090:	9104      	str	r1, [sp, #16]
 800f092:	490a      	ldr	r1, [pc, #40]	@ (800f0bc <siprintf+0x40>)
 800f094:	f853 2b04 	ldr.w	r2, [r3], #4
 800f098:	9105      	str	r1, [sp, #20]
 800f09a:	2400      	movs	r4, #0
 800f09c:	a902      	add	r1, sp, #8
 800f09e:	6800      	ldr	r0, [r0, #0]
 800f0a0:	9301      	str	r3, [sp, #4]
 800f0a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f0a4:	f000 f9bc 	bl	800f420 <_svfiprintf_r>
 800f0a8:	9b02      	ldr	r3, [sp, #8]
 800f0aa:	701c      	strb	r4, [r3, #0]
 800f0ac:	b01d      	add	sp, #116	@ 0x74
 800f0ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f0b2:	b003      	add	sp, #12
 800f0b4:	4770      	bx	lr
 800f0b6:	bf00      	nop
 800f0b8:	200001a0 	.word	0x200001a0
 800f0bc:	ffff0208 	.word	0xffff0208

0800f0c0 <memmove>:
 800f0c0:	4288      	cmp	r0, r1
 800f0c2:	b510      	push	{r4, lr}
 800f0c4:	eb01 0402 	add.w	r4, r1, r2
 800f0c8:	d902      	bls.n	800f0d0 <memmove+0x10>
 800f0ca:	4284      	cmp	r4, r0
 800f0cc:	4623      	mov	r3, r4
 800f0ce:	d807      	bhi.n	800f0e0 <memmove+0x20>
 800f0d0:	1e43      	subs	r3, r0, #1
 800f0d2:	42a1      	cmp	r1, r4
 800f0d4:	d008      	beq.n	800f0e8 <memmove+0x28>
 800f0d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f0da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f0de:	e7f8      	b.n	800f0d2 <memmove+0x12>
 800f0e0:	4402      	add	r2, r0
 800f0e2:	4601      	mov	r1, r0
 800f0e4:	428a      	cmp	r2, r1
 800f0e6:	d100      	bne.n	800f0ea <memmove+0x2a>
 800f0e8:	bd10      	pop	{r4, pc}
 800f0ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f0ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f0f2:	e7f7      	b.n	800f0e4 <memmove+0x24>

0800f0f4 <memset>:
 800f0f4:	4402      	add	r2, r0
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	4293      	cmp	r3, r2
 800f0fa:	d100      	bne.n	800f0fe <memset+0xa>
 800f0fc:	4770      	bx	lr
 800f0fe:	f803 1b01 	strb.w	r1, [r3], #1
 800f102:	e7f9      	b.n	800f0f8 <memset+0x4>

0800f104 <__errno>:
 800f104:	4b01      	ldr	r3, [pc, #4]	@ (800f10c <__errno+0x8>)
 800f106:	6818      	ldr	r0, [r3, #0]
 800f108:	4770      	bx	lr
 800f10a:	bf00      	nop
 800f10c:	200001a0 	.word	0x200001a0

0800f110 <__libc_init_array>:
 800f110:	b570      	push	{r4, r5, r6, lr}
 800f112:	4d0d      	ldr	r5, [pc, #52]	@ (800f148 <__libc_init_array+0x38>)
 800f114:	4c0d      	ldr	r4, [pc, #52]	@ (800f14c <__libc_init_array+0x3c>)
 800f116:	1b64      	subs	r4, r4, r5
 800f118:	10a4      	asrs	r4, r4, #2
 800f11a:	2600      	movs	r6, #0
 800f11c:	42a6      	cmp	r6, r4
 800f11e:	d109      	bne.n	800f134 <__libc_init_array+0x24>
 800f120:	4d0b      	ldr	r5, [pc, #44]	@ (800f150 <__libc_init_array+0x40>)
 800f122:	4c0c      	ldr	r4, [pc, #48]	@ (800f154 <__libc_init_array+0x44>)
 800f124:	f000 fc4a 	bl	800f9bc <_init>
 800f128:	1b64      	subs	r4, r4, r5
 800f12a:	10a4      	asrs	r4, r4, #2
 800f12c:	2600      	movs	r6, #0
 800f12e:	42a6      	cmp	r6, r4
 800f130:	d105      	bne.n	800f13e <__libc_init_array+0x2e>
 800f132:	bd70      	pop	{r4, r5, r6, pc}
 800f134:	f855 3b04 	ldr.w	r3, [r5], #4
 800f138:	4798      	blx	r3
 800f13a:	3601      	adds	r6, #1
 800f13c:	e7ee      	b.n	800f11c <__libc_init_array+0xc>
 800f13e:	f855 3b04 	ldr.w	r3, [r5], #4
 800f142:	4798      	blx	r3
 800f144:	3601      	adds	r6, #1
 800f146:	e7f2      	b.n	800f12e <__libc_init_array+0x1e>
 800f148:	08011664 	.word	0x08011664
 800f14c:	08011664 	.word	0x08011664
 800f150:	08011664 	.word	0x08011664
 800f154:	08011668 	.word	0x08011668

0800f158 <__retarget_lock_acquire_recursive>:
 800f158:	4770      	bx	lr

0800f15a <__retarget_lock_release_recursive>:
 800f15a:	4770      	bx	lr

0800f15c <memcpy>:
 800f15c:	440a      	add	r2, r1
 800f15e:	4291      	cmp	r1, r2
 800f160:	f100 33ff 	add.w	r3, r0, #4294967295
 800f164:	d100      	bne.n	800f168 <memcpy+0xc>
 800f166:	4770      	bx	lr
 800f168:	b510      	push	{r4, lr}
 800f16a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f16e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f172:	4291      	cmp	r1, r2
 800f174:	d1f9      	bne.n	800f16a <memcpy+0xe>
 800f176:	bd10      	pop	{r4, pc}

0800f178 <_free_r>:
 800f178:	b538      	push	{r3, r4, r5, lr}
 800f17a:	4605      	mov	r5, r0
 800f17c:	2900      	cmp	r1, #0
 800f17e:	d041      	beq.n	800f204 <_free_r+0x8c>
 800f180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f184:	1f0c      	subs	r4, r1, #4
 800f186:	2b00      	cmp	r3, #0
 800f188:	bfb8      	it	lt
 800f18a:	18e4      	addlt	r4, r4, r3
 800f18c:	f000 f8e0 	bl	800f350 <__malloc_lock>
 800f190:	4a1d      	ldr	r2, [pc, #116]	@ (800f208 <_free_r+0x90>)
 800f192:	6813      	ldr	r3, [r2, #0]
 800f194:	b933      	cbnz	r3, 800f1a4 <_free_r+0x2c>
 800f196:	6063      	str	r3, [r4, #4]
 800f198:	6014      	str	r4, [r2, #0]
 800f19a:	4628      	mov	r0, r5
 800f19c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f1a0:	f000 b8dc 	b.w	800f35c <__malloc_unlock>
 800f1a4:	42a3      	cmp	r3, r4
 800f1a6:	d908      	bls.n	800f1ba <_free_r+0x42>
 800f1a8:	6820      	ldr	r0, [r4, #0]
 800f1aa:	1821      	adds	r1, r4, r0
 800f1ac:	428b      	cmp	r3, r1
 800f1ae:	bf01      	itttt	eq
 800f1b0:	6819      	ldreq	r1, [r3, #0]
 800f1b2:	685b      	ldreq	r3, [r3, #4]
 800f1b4:	1809      	addeq	r1, r1, r0
 800f1b6:	6021      	streq	r1, [r4, #0]
 800f1b8:	e7ed      	b.n	800f196 <_free_r+0x1e>
 800f1ba:	461a      	mov	r2, r3
 800f1bc:	685b      	ldr	r3, [r3, #4]
 800f1be:	b10b      	cbz	r3, 800f1c4 <_free_r+0x4c>
 800f1c0:	42a3      	cmp	r3, r4
 800f1c2:	d9fa      	bls.n	800f1ba <_free_r+0x42>
 800f1c4:	6811      	ldr	r1, [r2, #0]
 800f1c6:	1850      	adds	r0, r2, r1
 800f1c8:	42a0      	cmp	r0, r4
 800f1ca:	d10b      	bne.n	800f1e4 <_free_r+0x6c>
 800f1cc:	6820      	ldr	r0, [r4, #0]
 800f1ce:	4401      	add	r1, r0
 800f1d0:	1850      	adds	r0, r2, r1
 800f1d2:	4283      	cmp	r3, r0
 800f1d4:	6011      	str	r1, [r2, #0]
 800f1d6:	d1e0      	bne.n	800f19a <_free_r+0x22>
 800f1d8:	6818      	ldr	r0, [r3, #0]
 800f1da:	685b      	ldr	r3, [r3, #4]
 800f1dc:	6053      	str	r3, [r2, #4]
 800f1de:	4408      	add	r0, r1
 800f1e0:	6010      	str	r0, [r2, #0]
 800f1e2:	e7da      	b.n	800f19a <_free_r+0x22>
 800f1e4:	d902      	bls.n	800f1ec <_free_r+0x74>
 800f1e6:	230c      	movs	r3, #12
 800f1e8:	602b      	str	r3, [r5, #0]
 800f1ea:	e7d6      	b.n	800f19a <_free_r+0x22>
 800f1ec:	6820      	ldr	r0, [r4, #0]
 800f1ee:	1821      	adds	r1, r4, r0
 800f1f0:	428b      	cmp	r3, r1
 800f1f2:	bf04      	itt	eq
 800f1f4:	6819      	ldreq	r1, [r3, #0]
 800f1f6:	685b      	ldreq	r3, [r3, #4]
 800f1f8:	6063      	str	r3, [r4, #4]
 800f1fa:	bf04      	itt	eq
 800f1fc:	1809      	addeq	r1, r1, r0
 800f1fe:	6021      	streq	r1, [r4, #0]
 800f200:	6054      	str	r4, [r2, #4]
 800f202:	e7ca      	b.n	800f19a <_free_r+0x22>
 800f204:	bd38      	pop	{r3, r4, r5, pc}
 800f206:	bf00      	nop
 800f208:	20003670 	.word	0x20003670

0800f20c <sbrk_aligned>:
 800f20c:	b570      	push	{r4, r5, r6, lr}
 800f20e:	4e0f      	ldr	r6, [pc, #60]	@ (800f24c <sbrk_aligned+0x40>)
 800f210:	460c      	mov	r4, r1
 800f212:	6831      	ldr	r1, [r6, #0]
 800f214:	4605      	mov	r5, r0
 800f216:	b911      	cbnz	r1, 800f21e <sbrk_aligned+0x12>
 800f218:	f000 fb8a 	bl	800f930 <_sbrk_r>
 800f21c:	6030      	str	r0, [r6, #0]
 800f21e:	4621      	mov	r1, r4
 800f220:	4628      	mov	r0, r5
 800f222:	f000 fb85 	bl	800f930 <_sbrk_r>
 800f226:	1c43      	adds	r3, r0, #1
 800f228:	d103      	bne.n	800f232 <sbrk_aligned+0x26>
 800f22a:	f04f 34ff 	mov.w	r4, #4294967295
 800f22e:	4620      	mov	r0, r4
 800f230:	bd70      	pop	{r4, r5, r6, pc}
 800f232:	1cc4      	adds	r4, r0, #3
 800f234:	f024 0403 	bic.w	r4, r4, #3
 800f238:	42a0      	cmp	r0, r4
 800f23a:	d0f8      	beq.n	800f22e <sbrk_aligned+0x22>
 800f23c:	1a21      	subs	r1, r4, r0
 800f23e:	4628      	mov	r0, r5
 800f240:	f000 fb76 	bl	800f930 <_sbrk_r>
 800f244:	3001      	adds	r0, #1
 800f246:	d1f2      	bne.n	800f22e <sbrk_aligned+0x22>
 800f248:	e7ef      	b.n	800f22a <sbrk_aligned+0x1e>
 800f24a:	bf00      	nop
 800f24c:	2000366c 	.word	0x2000366c

0800f250 <_malloc_r>:
 800f250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f254:	1ccd      	adds	r5, r1, #3
 800f256:	f025 0503 	bic.w	r5, r5, #3
 800f25a:	3508      	adds	r5, #8
 800f25c:	2d0c      	cmp	r5, #12
 800f25e:	bf38      	it	cc
 800f260:	250c      	movcc	r5, #12
 800f262:	2d00      	cmp	r5, #0
 800f264:	4606      	mov	r6, r0
 800f266:	db01      	blt.n	800f26c <_malloc_r+0x1c>
 800f268:	42a9      	cmp	r1, r5
 800f26a:	d904      	bls.n	800f276 <_malloc_r+0x26>
 800f26c:	230c      	movs	r3, #12
 800f26e:	6033      	str	r3, [r6, #0]
 800f270:	2000      	movs	r0, #0
 800f272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f276:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f34c <_malloc_r+0xfc>
 800f27a:	f000 f869 	bl	800f350 <__malloc_lock>
 800f27e:	f8d8 3000 	ldr.w	r3, [r8]
 800f282:	461c      	mov	r4, r3
 800f284:	bb44      	cbnz	r4, 800f2d8 <_malloc_r+0x88>
 800f286:	4629      	mov	r1, r5
 800f288:	4630      	mov	r0, r6
 800f28a:	f7ff ffbf 	bl	800f20c <sbrk_aligned>
 800f28e:	1c43      	adds	r3, r0, #1
 800f290:	4604      	mov	r4, r0
 800f292:	d158      	bne.n	800f346 <_malloc_r+0xf6>
 800f294:	f8d8 4000 	ldr.w	r4, [r8]
 800f298:	4627      	mov	r7, r4
 800f29a:	2f00      	cmp	r7, #0
 800f29c:	d143      	bne.n	800f326 <_malloc_r+0xd6>
 800f29e:	2c00      	cmp	r4, #0
 800f2a0:	d04b      	beq.n	800f33a <_malloc_r+0xea>
 800f2a2:	6823      	ldr	r3, [r4, #0]
 800f2a4:	4639      	mov	r1, r7
 800f2a6:	4630      	mov	r0, r6
 800f2a8:	eb04 0903 	add.w	r9, r4, r3
 800f2ac:	f000 fb40 	bl	800f930 <_sbrk_r>
 800f2b0:	4581      	cmp	r9, r0
 800f2b2:	d142      	bne.n	800f33a <_malloc_r+0xea>
 800f2b4:	6821      	ldr	r1, [r4, #0]
 800f2b6:	1a6d      	subs	r5, r5, r1
 800f2b8:	4629      	mov	r1, r5
 800f2ba:	4630      	mov	r0, r6
 800f2bc:	f7ff ffa6 	bl	800f20c <sbrk_aligned>
 800f2c0:	3001      	adds	r0, #1
 800f2c2:	d03a      	beq.n	800f33a <_malloc_r+0xea>
 800f2c4:	6823      	ldr	r3, [r4, #0]
 800f2c6:	442b      	add	r3, r5
 800f2c8:	6023      	str	r3, [r4, #0]
 800f2ca:	f8d8 3000 	ldr.w	r3, [r8]
 800f2ce:	685a      	ldr	r2, [r3, #4]
 800f2d0:	bb62      	cbnz	r2, 800f32c <_malloc_r+0xdc>
 800f2d2:	f8c8 7000 	str.w	r7, [r8]
 800f2d6:	e00f      	b.n	800f2f8 <_malloc_r+0xa8>
 800f2d8:	6822      	ldr	r2, [r4, #0]
 800f2da:	1b52      	subs	r2, r2, r5
 800f2dc:	d420      	bmi.n	800f320 <_malloc_r+0xd0>
 800f2de:	2a0b      	cmp	r2, #11
 800f2e0:	d917      	bls.n	800f312 <_malloc_r+0xc2>
 800f2e2:	1961      	adds	r1, r4, r5
 800f2e4:	42a3      	cmp	r3, r4
 800f2e6:	6025      	str	r5, [r4, #0]
 800f2e8:	bf18      	it	ne
 800f2ea:	6059      	strne	r1, [r3, #4]
 800f2ec:	6863      	ldr	r3, [r4, #4]
 800f2ee:	bf08      	it	eq
 800f2f0:	f8c8 1000 	streq.w	r1, [r8]
 800f2f4:	5162      	str	r2, [r4, r5]
 800f2f6:	604b      	str	r3, [r1, #4]
 800f2f8:	4630      	mov	r0, r6
 800f2fa:	f000 f82f 	bl	800f35c <__malloc_unlock>
 800f2fe:	f104 000b 	add.w	r0, r4, #11
 800f302:	1d23      	adds	r3, r4, #4
 800f304:	f020 0007 	bic.w	r0, r0, #7
 800f308:	1ac2      	subs	r2, r0, r3
 800f30a:	bf1c      	itt	ne
 800f30c:	1a1b      	subne	r3, r3, r0
 800f30e:	50a3      	strne	r3, [r4, r2]
 800f310:	e7af      	b.n	800f272 <_malloc_r+0x22>
 800f312:	6862      	ldr	r2, [r4, #4]
 800f314:	42a3      	cmp	r3, r4
 800f316:	bf0c      	ite	eq
 800f318:	f8c8 2000 	streq.w	r2, [r8]
 800f31c:	605a      	strne	r2, [r3, #4]
 800f31e:	e7eb      	b.n	800f2f8 <_malloc_r+0xa8>
 800f320:	4623      	mov	r3, r4
 800f322:	6864      	ldr	r4, [r4, #4]
 800f324:	e7ae      	b.n	800f284 <_malloc_r+0x34>
 800f326:	463c      	mov	r4, r7
 800f328:	687f      	ldr	r7, [r7, #4]
 800f32a:	e7b6      	b.n	800f29a <_malloc_r+0x4a>
 800f32c:	461a      	mov	r2, r3
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	42a3      	cmp	r3, r4
 800f332:	d1fb      	bne.n	800f32c <_malloc_r+0xdc>
 800f334:	2300      	movs	r3, #0
 800f336:	6053      	str	r3, [r2, #4]
 800f338:	e7de      	b.n	800f2f8 <_malloc_r+0xa8>
 800f33a:	230c      	movs	r3, #12
 800f33c:	6033      	str	r3, [r6, #0]
 800f33e:	4630      	mov	r0, r6
 800f340:	f000 f80c 	bl	800f35c <__malloc_unlock>
 800f344:	e794      	b.n	800f270 <_malloc_r+0x20>
 800f346:	6005      	str	r5, [r0, #0]
 800f348:	e7d6      	b.n	800f2f8 <_malloc_r+0xa8>
 800f34a:	bf00      	nop
 800f34c:	20003670 	.word	0x20003670

0800f350 <__malloc_lock>:
 800f350:	4801      	ldr	r0, [pc, #4]	@ (800f358 <__malloc_lock+0x8>)
 800f352:	f7ff bf01 	b.w	800f158 <__retarget_lock_acquire_recursive>
 800f356:	bf00      	nop
 800f358:	20003668 	.word	0x20003668

0800f35c <__malloc_unlock>:
 800f35c:	4801      	ldr	r0, [pc, #4]	@ (800f364 <__malloc_unlock+0x8>)
 800f35e:	f7ff befc 	b.w	800f15a <__retarget_lock_release_recursive>
 800f362:	bf00      	nop
 800f364:	20003668 	.word	0x20003668

0800f368 <__ssputs_r>:
 800f368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f36c:	688e      	ldr	r6, [r1, #8]
 800f36e:	461f      	mov	r7, r3
 800f370:	42be      	cmp	r6, r7
 800f372:	680b      	ldr	r3, [r1, #0]
 800f374:	4682      	mov	sl, r0
 800f376:	460c      	mov	r4, r1
 800f378:	4690      	mov	r8, r2
 800f37a:	d82d      	bhi.n	800f3d8 <__ssputs_r+0x70>
 800f37c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f380:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f384:	d026      	beq.n	800f3d4 <__ssputs_r+0x6c>
 800f386:	6965      	ldr	r5, [r4, #20]
 800f388:	6909      	ldr	r1, [r1, #16]
 800f38a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f38e:	eba3 0901 	sub.w	r9, r3, r1
 800f392:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f396:	1c7b      	adds	r3, r7, #1
 800f398:	444b      	add	r3, r9
 800f39a:	106d      	asrs	r5, r5, #1
 800f39c:	429d      	cmp	r5, r3
 800f39e:	bf38      	it	cc
 800f3a0:	461d      	movcc	r5, r3
 800f3a2:	0553      	lsls	r3, r2, #21
 800f3a4:	d527      	bpl.n	800f3f6 <__ssputs_r+0x8e>
 800f3a6:	4629      	mov	r1, r5
 800f3a8:	f7ff ff52 	bl	800f250 <_malloc_r>
 800f3ac:	4606      	mov	r6, r0
 800f3ae:	b360      	cbz	r0, 800f40a <__ssputs_r+0xa2>
 800f3b0:	6921      	ldr	r1, [r4, #16]
 800f3b2:	464a      	mov	r2, r9
 800f3b4:	f7ff fed2 	bl	800f15c <memcpy>
 800f3b8:	89a3      	ldrh	r3, [r4, #12]
 800f3ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f3be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3c2:	81a3      	strh	r3, [r4, #12]
 800f3c4:	6126      	str	r6, [r4, #16]
 800f3c6:	6165      	str	r5, [r4, #20]
 800f3c8:	444e      	add	r6, r9
 800f3ca:	eba5 0509 	sub.w	r5, r5, r9
 800f3ce:	6026      	str	r6, [r4, #0]
 800f3d0:	60a5      	str	r5, [r4, #8]
 800f3d2:	463e      	mov	r6, r7
 800f3d4:	42be      	cmp	r6, r7
 800f3d6:	d900      	bls.n	800f3da <__ssputs_r+0x72>
 800f3d8:	463e      	mov	r6, r7
 800f3da:	6820      	ldr	r0, [r4, #0]
 800f3dc:	4632      	mov	r2, r6
 800f3de:	4641      	mov	r1, r8
 800f3e0:	f7ff fe6e 	bl	800f0c0 <memmove>
 800f3e4:	68a3      	ldr	r3, [r4, #8]
 800f3e6:	1b9b      	subs	r3, r3, r6
 800f3e8:	60a3      	str	r3, [r4, #8]
 800f3ea:	6823      	ldr	r3, [r4, #0]
 800f3ec:	4433      	add	r3, r6
 800f3ee:	6023      	str	r3, [r4, #0]
 800f3f0:	2000      	movs	r0, #0
 800f3f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3f6:	462a      	mov	r2, r5
 800f3f8:	f000 faaa 	bl	800f950 <_realloc_r>
 800f3fc:	4606      	mov	r6, r0
 800f3fe:	2800      	cmp	r0, #0
 800f400:	d1e0      	bne.n	800f3c4 <__ssputs_r+0x5c>
 800f402:	6921      	ldr	r1, [r4, #16]
 800f404:	4650      	mov	r0, sl
 800f406:	f7ff feb7 	bl	800f178 <_free_r>
 800f40a:	230c      	movs	r3, #12
 800f40c:	f8ca 3000 	str.w	r3, [sl]
 800f410:	89a3      	ldrh	r3, [r4, #12]
 800f412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f416:	81a3      	strh	r3, [r4, #12]
 800f418:	f04f 30ff 	mov.w	r0, #4294967295
 800f41c:	e7e9      	b.n	800f3f2 <__ssputs_r+0x8a>
	...

0800f420 <_svfiprintf_r>:
 800f420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f424:	4698      	mov	r8, r3
 800f426:	898b      	ldrh	r3, [r1, #12]
 800f428:	061b      	lsls	r3, r3, #24
 800f42a:	b09d      	sub	sp, #116	@ 0x74
 800f42c:	4607      	mov	r7, r0
 800f42e:	460d      	mov	r5, r1
 800f430:	4614      	mov	r4, r2
 800f432:	d510      	bpl.n	800f456 <_svfiprintf_r+0x36>
 800f434:	690b      	ldr	r3, [r1, #16]
 800f436:	b973      	cbnz	r3, 800f456 <_svfiprintf_r+0x36>
 800f438:	2140      	movs	r1, #64	@ 0x40
 800f43a:	f7ff ff09 	bl	800f250 <_malloc_r>
 800f43e:	6028      	str	r0, [r5, #0]
 800f440:	6128      	str	r0, [r5, #16]
 800f442:	b930      	cbnz	r0, 800f452 <_svfiprintf_r+0x32>
 800f444:	230c      	movs	r3, #12
 800f446:	603b      	str	r3, [r7, #0]
 800f448:	f04f 30ff 	mov.w	r0, #4294967295
 800f44c:	b01d      	add	sp, #116	@ 0x74
 800f44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f452:	2340      	movs	r3, #64	@ 0x40
 800f454:	616b      	str	r3, [r5, #20]
 800f456:	2300      	movs	r3, #0
 800f458:	9309      	str	r3, [sp, #36]	@ 0x24
 800f45a:	2320      	movs	r3, #32
 800f45c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f460:	f8cd 800c 	str.w	r8, [sp, #12]
 800f464:	2330      	movs	r3, #48	@ 0x30
 800f466:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f604 <_svfiprintf_r+0x1e4>
 800f46a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f46e:	f04f 0901 	mov.w	r9, #1
 800f472:	4623      	mov	r3, r4
 800f474:	469a      	mov	sl, r3
 800f476:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f47a:	b10a      	cbz	r2, 800f480 <_svfiprintf_r+0x60>
 800f47c:	2a25      	cmp	r2, #37	@ 0x25
 800f47e:	d1f9      	bne.n	800f474 <_svfiprintf_r+0x54>
 800f480:	ebba 0b04 	subs.w	fp, sl, r4
 800f484:	d00b      	beq.n	800f49e <_svfiprintf_r+0x7e>
 800f486:	465b      	mov	r3, fp
 800f488:	4622      	mov	r2, r4
 800f48a:	4629      	mov	r1, r5
 800f48c:	4638      	mov	r0, r7
 800f48e:	f7ff ff6b 	bl	800f368 <__ssputs_r>
 800f492:	3001      	adds	r0, #1
 800f494:	f000 80a7 	beq.w	800f5e6 <_svfiprintf_r+0x1c6>
 800f498:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f49a:	445a      	add	r2, fp
 800f49c:	9209      	str	r2, [sp, #36]	@ 0x24
 800f49e:	f89a 3000 	ldrb.w	r3, [sl]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	f000 809f 	beq.w	800f5e6 <_svfiprintf_r+0x1c6>
 800f4a8:	2300      	movs	r3, #0
 800f4aa:	f04f 32ff 	mov.w	r2, #4294967295
 800f4ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f4b2:	f10a 0a01 	add.w	sl, sl, #1
 800f4b6:	9304      	str	r3, [sp, #16]
 800f4b8:	9307      	str	r3, [sp, #28]
 800f4ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f4be:	931a      	str	r3, [sp, #104]	@ 0x68
 800f4c0:	4654      	mov	r4, sl
 800f4c2:	2205      	movs	r2, #5
 800f4c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4c8:	484e      	ldr	r0, [pc, #312]	@ (800f604 <_svfiprintf_r+0x1e4>)
 800f4ca:	f7f0 feb1 	bl	8000230 <memchr>
 800f4ce:	9a04      	ldr	r2, [sp, #16]
 800f4d0:	b9d8      	cbnz	r0, 800f50a <_svfiprintf_r+0xea>
 800f4d2:	06d0      	lsls	r0, r2, #27
 800f4d4:	bf44      	itt	mi
 800f4d6:	2320      	movmi	r3, #32
 800f4d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f4dc:	0711      	lsls	r1, r2, #28
 800f4de:	bf44      	itt	mi
 800f4e0:	232b      	movmi	r3, #43	@ 0x2b
 800f4e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f4e6:	f89a 3000 	ldrb.w	r3, [sl]
 800f4ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800f4ec:	d015      	beq.n	800f51a <_svfiprintf_r+0xfa>
 800f4ee:	9a07      	ldr	r2, [sp, #28]
 800f4f0:	4654      	mov	r4, sl
 800f4f2:	2000      	movs	r0, #0
 800f4f4:	f04f 0c0a 	mov.w	ip, #10
 800f4f8:	4621      	mov	r1, r4
 800f4fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f4fe:	3b30      	subs	r3, #48	@ 0x30
 800f500:	2b09      	cmp	r3, #9
 800f502:	d94b      	bls.n	800f59c <_svfiprintf_r+0x17c>
 800f504:	b1b0      	cbz	r0, 800f534 <_svfiprintf_r+0x114>
 800f506:	9207      	str	r2, [sp, #28]
 800f508:	e014      	b.n	800f534 <_svfiprintf_r+0x114>
 800f50a:	eba0 0308 	sub.w	r3, r0, r8
 800f50e:	fa09 f303 	lsl.w	r3, r9, r3
 800f512:	4313      	orrs	r3, r2
 800f514:	9304      	str	r3, [sp, #16]
 800f516:	46a2      	mov	sl, r4
 800f518:	e7d2      	b.n	800f4c0 <_svfiprintf_r+0xa0>
 800f51a:	9b03      	ldr	r3, [sp, #12]
 800f51c:	1d19      	adds	r1, r3, #4
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	9103      	str	r1, [sp, #12]
 800f522:	2b00      	cmp	r3, #0
 800f524:	bfbb      	ittet	lt
 800f526:	425b      	neglt	r3, r3
 800f528:	f042 0202 	orrlt.w	r2, r2, #2
 800f52c:	9307      	strge	r3, [sp, #28]
 800f52e:	9307      	strlt	r3, [sp, #28]
 800f530:	bfb8      	it	lt
 800f532:	9204      	strlt	r2, [sp, #16]
 800f534:	7823      	ldrb	r3, [r4, #0]
 800f536:	2b2e      	cmp	r3, #46	@ 0x2e
 800f538:	d10a      	bne.n	800f550 <_svfiprintf_r+0x130>
 800f53a:	7863      	ldrb	r3, [r4, #1]
 800f53c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f53e:	d132      	bne.n	800f5a6 <_svfiprintf_r+0x186>
 800f540:	9b03      	ldr	r3, [sp, #12]
 800f542:	1d1a      	adds	r2, r3, #4
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	9203      	str	r2, [sp, #12]
 800f548:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f54c:	3402      	adds	r4, #2
 800f54e:	9305      	str	r3, [sp, #20]
 800f550:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f614 <_svfiprintf_r+0x1f4>
 800f554:	7821      	ldrb	r1, [r4, #0]
 800f556:	2203      	movs	r2, #3
 800f558:	4650      	mov	r0, sl
 800f55a:	f7f0 fe69 	bl	8000230 <memchr>
 800f55e:	b138      	cbz	r0, 800f570 <_svfiprintf_r+0x150>
 800f560:	9b04      	ldr	r3, [sp, #16]
 800f562:	eba0 000a 	sub.w	r0, r0, sl
 800f566:	2240      	movs	r2, #64	@ 0x40
 800f568:	4082      	lsls	r2, r0
 800f56a:	4313      	orrs	r3, r2
 800f56c:	3401      	adds	r4, #1
 800f56e:	9304      	str	r3, [sp, #16]
 800f570:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f574:	4824      	ldr	r0, [pc, #144]	@ (800f608 <_svfiprintf_r+0x1e8>)
 800f576:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f57a:	2206      	movs	r2, #6
 800f57c:	f7f0 fe58 	bl	8000230 <memchr>
 800f580:	2800      	cmp	r0, #0
 800f582:	d036      	beq.n	800f5f2 <_svfiprintf_r+0x1d2>
 800f584:	4b21      	ldr	r3, [pc, #132]	@ (800f60c <_svfiprintf_r+0x1ec>)
 800f586:	bb1b      	cbnz	r3, 800f5d0 <_svfiprintf_r+0x1b0>
 800f588:	9b03      	ldr	r3, [sp, #12]
 800f58a:	3307      	adds	r3, #7
 800f58c:	f023 0307 	bic.w	r3, r3, #7
 800f590:	3308      	adds	r3, #8
 800f592:	9303      	str	r3, [sp, #12]
 800f594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f596:	4433      	add	r3, r6
 800f598:	9309      	str	r3, [sp, #36]	@ 0x24
 800f59a:	e76a      	b.n	800f472 <_svfiprintf_r+0x52>
 800f59c:	fb0c 3202 	mla	r2, ip, r2, r3
 800f5a0:	460c      	mov	r4, r1
 800f5a2:	2001      	movs	r0, #1
 800f5a4:	e7a8      	b.n	800f4f8 <_svfiprintf_r+0xd8>
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	3401      	adds	r4, #1
 800f5aa:	9305      	str	r3, [sp, #20]
 800f5ac:	4619      	mov	r1, r3
 800f5ae:	f04f 0c0a 	mov.w	ip, #10
 800f5b2:	4620      	mov	r0, r4
 800f5b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f5b8:	3a30      	subs	r2, #48	@ 0x30
 800f5ba:	2a09      	cmp	r2, #9
 800f5bc:	d903      	bls.n	800f5c6 <_svfiprintf_r+0x1a6>
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d0c6      	beq.n	800f550 <_svfiprintf_r+0x130>
 800f5c2:	9105      	str	r1, [sp, #20]
 800f5c4:	e7c4      	b.n	800f550 <_svfiprintf_r+0x130>
 800f5c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800f5ca:	4604      	mov	r4, r0
 800f5cc:	2301      	movs	r3, #1
 800f5ce:	e7f0      	b.n	800f5b2 <_svfiprintf_r+0x192>
 800f5d0:	ab03      	add	r3, sp, #12
 800f5d2:	9300      	str	r3, [sp, #0]
 800f5d4:	462a      	mov	r2, r5
 800f5d6:	4b0e      	ldr	r3, [pc, #56]	@ (800f610 <_svfiprintf_r+0x1f0>)
 800f5d8:	a904      	add	r1, sp, #16
 800f5da:	4638      	mov	r0, r7
 800f5dc:	f3af 8000 	nop.w
 800f5e0:	1c42      	adds	r2, r0, #1
 800f5e2:	4606      	mov	r6, r0
 800f5e4:	d1d6      	bne.n	800f594 <_svfiprintf_r+0x174>
 800f5e6:	89ab      	ldrh	r3, [r5, #12]
 800f5e8:	065b      	lsls	r3, r3, #25
 800f5ea:	f53f af2d 	bmi.w	800f448 <_svfiprintf_r+0x28>
 800f5ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f5f0:	e72c      	b.n	800f44c <_svfiprintf_r+0x2c>
 800f5f2:	ab03      	add	r3, sp, #12
 800f5f4:	9300      	str	r3, [sp, #0]
 800f5f6:	462a      	mov	r2, r5
 800f5f8:	4b05      	ldr	r3, [pc, #20]	@ (800f610 <_svfiprintf_r+0x1f0>)
 800f5fa:	a904      	add	r1, sp, #16
 800f5fc:	4638      	mov	r0, r7
 800f5fe:	f000 f879 	bl	800f6f4 <_printf_i>
 800f602:	e7ed      	b.n	800f5e0 <_svfiprintf_r+0x1c0>
 800f604:	08011628 	.word	0x08011628
 800f608:	08011632 	.word	0x08011632
 800f60c:	00000000 	.word	0x00000000
 800f610:	0800f369 	.word	0x0800f369
 800f614:	0801162e 	.word	0x0801162e

0800f618 <_printf_common>:
 800f618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f61c:	4616      	mov	r6, r2
 800f61e:	4698      	mov	r8, r3
 800f620:	688a      	ldr	r2, [r1, #8]
 800f622:	690b      	ldr	r3, [r1, #16]
 800f624:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f628:	4293      	cmp	r3, r2
 800f62a:	bfb8      	it	lt
 800f62c:	4613      	movlt	r3, r2
 800f62e:	6033      	str	r3, [r6, #0]
 800f630:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f634:	4607      	mov	r7, r0
 800f636:	460c      	mov	r4, r1
 800f638:	b10a      	cbz	r2, 800f63e <_printf_common+0x26>
 800f63a:	3301      	adds	r3, #1
 800f63c:	6033      	str	r3, [r6, #0]
 800f63e:	6823      	ldr	r3, [r4, #0]
 800f640:	0699      	lsls	r1, r3, #26
 800f642:	bf42      	ittt	mi
 800f644:	6833      	ldrmi	r3, [r6, #0]
 800f646:	3302      	addmi	r3, #2
 800f648:	6033      	strmi	r3, [r6, #0]
 800f64a:	6825      	ldr	r5, [r4, #0]
 800f64c:	f015 0506 	ands.w	r5, r5, #6
 800f650:	d106      	bne.n	800f660 <_printf_common+0x48>
 800f652:	f104 0a19 	add.w	sl, r4, #25
 800f656:	68e3      	ldr	r3, [r4, #12]
 800f658:	6832      	ldr	r2, [r6, #0]
 800f65a:	1a9b      	subs	r3, r3, r2
 800f65c:	42ab      	cmp	r3, r5
 800f65e:	dc26      	bgt.n	800f6ae <_printf_common+0x96>
 800f660:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f664:	6822      	ldr	r2, [r4, #0]
 800f666:	3b00      	subs	r3, #0
 800f668:	bf18      	it	ne
 800f66a:	2301      	movne	r3, #1
 800f66c:	0692      	lsls	r2, r2, #26
 800f66e:	d42b      	bmi.n	800f6c8 <_printf_common+0xb0>
 800f670:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f674:	4641      	mov	r1, r8
 800f676:	4638      	mov	r0, r7
 800f678:	47c8      	blx	r9
 800f67a:	3001      	adds	r0, #1
 800f67c:	d01e      	beq.n	800f6bc <_printf_common+0xa4>
 800f67e:	6823      	ldr	r3, [r4, #0]
 800f680:	6922      	ldr	r2, [r4, #16]
 800f682:	f003 0306 	and.w	r3, r3, #6
 800f686:	2b04      	cmp	r3, #4
 800f688:	bf02      	ittt	eq
 800f68a:	68e5      	ldreq	r5, [r4, #12]
 800f68c:	6833      	ldreq	r3, [r6, #0]
 800f68e:	1aed      	subeq	r5, r5, r3
 800f690:	68a3      	ldr	r3, [r4, #8]
 800f692:	bf0c      	ite	eq
 800f694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f698:	2500      	movne	r5, #0
 800f69a:	4293      	cmp	r3, r2
 800f69c:	bfc4      	itt	gt
 800f69e:	1a9b      	subgt	r3, r3, r2
 800f6a0:	18ed      	addgt	r5, r5, r3
 800f6a2:	2600      	movs	r6, #0
 800f6a4:	341a      	adds	r4, #26
 800f6a6:	42b5      	cmp	r5, r6
 800f6a8:	d11a      	bne.n	800f6e0 <_printf_common+0xc8>
 800f6aa:	2000      	movs	r0, #0
 800f6ac:	e008      	b.n	800f6c0 <_printf_common+0xa8>
 800f6ae:	2301      	movs	r3, #1
 800f6b0:	4652      	mov	r2, sl
 800f6b2:	4641      	mov	r1, r8
 800f6b4:	4638      	mov	r0, r7
 800f6b6:	47c8      	blx	r9
 800f6b8:	3001      	adds	r0, #1
 800f6ba:	d103      	bne.n	800f6c4 <_printf_common+0xac>
 800f6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800f6c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6c4:	3501      	adds	r5, #1
 800f6c6:	e7c6      	b.n	800f656 <_printf_common+0x3e>
 800f6c8:	18e1      	adds	r1, r4, r3
 800f6ca:	1c5a      	adds	r2, r3, #1
 800f6cc:	2030      	movs	r0, #48	@ 0x30
 800f6ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f6d2:	4422      	add	r2, r4
 800f6d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f6d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f6dc:	3302      	adds	r3, #2
 800f6de:	e7c7      	b.n	800f670 <_printf_common+0x58>
 800f6e0:	2301      	movs	r3, #1
 800f6e2:	4622      	mov	r2, r4
 800f6e4:	4641      	mov	r1, r8
 800f6e6:	4638      	mov	r0, r7
 800f6e8:	47c8      	blx	r9
 800f6ea:	3001      	adds	r0, #1
 800f6ec:	d0e6      	beq.n	800f6bc <_printf_common+0xa4>
 800f6ee:	3601      	adds	r6, #1
 800f6f0:	e7d9      	b.n	800f6a6 <_printf_common+0x8e>
	...

0800f6f4 <_printf_i>:
 800f6f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f6f8:	7e0f      	ldrb	r7, [r1, #24]
 800f6fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f6fc:	2f78      	cmp	r7, #120	@ 0x78
 800f6fe:	4691      	mov	r9, r2
 800f700:	4680      	mov	r8, r0
 800f702:	460c      	mov	r4, r1
 800f704:	469a      	mov	sl, r3
 800f706:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f70a:	d807      	bhi.n	800f71c <_printf_i+0x28>
 800f70c:	2f62      	cmp	r7, #98	@ 0x62
 800f70e:	d80a      	bhi.n	800f726 <_printf_i+0x32>
 800f710:	2f00      	cmp	r7, #0
 800f712:	f000 80d1 	beq.w	800f8b8 <_printf_i+0x1c4>
 800f716:	2f58      	cmp	r7, #88	@ 0x58
 800f718:	f000 80b8 	beq.w	800f88c <_printf_i+0x198>
 800f71c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f720:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f724:	e03a      	b.n	800f79c <_printf_i+0xa8>
 800f726:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f72a:	2b15      	cmp	r3, #21
 800f72c:	d8f6      	bhi.n	800f71c <_printf_i+0x28>
 800f72e:	a101      	add	r1, pc, #4	@ (adr r1, 800f734 <_printf_i+0x40>)
 800f730:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f734:	0800f78d 	.word	0x0800f78d
 800f738:	0800f7a1 	.word	0x0800f7a1
 800f73c:	0800f71d 	.word	0x0800f71d
 800f740:	0800f71d 	.word	0x0800f71d
 800f744:	0800f71d 	.word	0x0800f71d
 800f748:	0800f71d 	.word	0x0800f71d
 800f74c:	0800f7a1 	.word	0x0800f7a1
 800f750:	0800f71d 	.word	0x0800f71d
 800f754:	0800f71d 	.word	0x0800f71d
 800f758:	0800f71d 	.word	0x0800f71d
 800f75c:	0800f71d 	.word	0x0800f71d
 800f760:	0800f89f 	.word	0x0800f89f
 800f764:	0800f7cb 	.word	0x0800f7cb
 800f768:	0800f859 	.word	0x0800f859
 800f76c:	0800f71d 	.word	0x0800f71d
 800f770:	0800f71d 	.word	0x0800f71d
 800f774:	0800f8c1 	.word	0x0800f8c1
 800f778:	0800f71d 	.word	0x0800f71d
 800f77c:	0800f7cb 	.word	0x0800f7cb
 800f780:	0800f71d 	.word	0x0800f71d
 800f784:	0800f71d 	.word	0x0800f71d
 800f788:	0800f861 	.word	0x0800f861
 800f78c:	6833      	ldr	r3, [r6, #0]
 800f78e:	1d1a      	adds	r2, r3, #4
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	6032      	str	r2, [r6, #0]
 800f794:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f798:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f79c:	2301      	movs	r3, #1
 800f79e:	e09c      	b.n	800f8da <_printf_i+0x1e6>
 800f7a0:	6833      	ldr	r3, [r6, #0]
 800f7a2:	6820      	ldr	r0, [r4, #0]
 800f7a4:	1d19      	adds	r1, r3, #4
 800f7a6:	6031      	str	r1, [r6, #0]
 800f7a8:	0606      	lsls	r6, r0, #24
 800f7aa:	d501      	bpl.n	800f7b0 <_printf_i+0xbc>
 800f7ac:	681d      	ldr	r5, [r3, #0]
 800f7ae:	e003      	b.n	800f7b8 <_printf_i+0xc4>
 800f7b0:	0645      	lsls	r5, r0, #25
 800f7b2:	d5fb      	bpl.n	800f7ac <_printf_i+0xb8>
 800f7b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f7b8:	2d00      	cmp	r5, #0
 800f7ba:	da03      	bge.n	800f7c4 <_printf_i+0xd0>
 800f7bc:	232d      	movs	r3, #45	@ 0x2d
 800f7be:	426d      	negs	r5, r5
 800f7c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f7c4:	4858      	ldr	r0, [pc, #352]	@ (800f928 <_printf_i+0x234>)
 800f7c6:	230a      	movs	r3, #10
 800f7c8:	e011      	b.n	800f7ee <_printf_i+0xfa>
 800f7ca:	6821      	ldr	r1, [r4, #0]
 800f7cc:	6833      	ldr	r3, [r6, #0]
 800f7ce:	0608      	lsls	r0, r1, #24
 800f7d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800f7d4:	d402      	bmi.n	800f7dc <_printf_i+0xe8>
 800f7d6:	0649      	lsls	r1, r1, #25
 800f7d8:	bf48      	it	mi
 800f7da:	b2ad      	uxthmi	r5, r5
 800f7dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800f7de:	4852      	ldr	r0, [pc, #328]	@ (800f928 <_printf_i+0x234>)
 800f7e0:	6033      	str	r3, [r6, #0]
 800f7e2:	bf14      	ite	ne
 800f7e4:	230a      	movne	r3, #10
 800f7e6:	2308      	moveq	r3, #8
 800f7e8:	2100      	movs	r1, #0
 800f7ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f7ee:	6866      	ldr	r6, [r4, #4]
 800f7f0:	60a6      	str	r6, [r4, #8]
 800f7f2:	2e00      	cmp	r6, #0
 800f7f4:	db05      	blt.n	800f802 <_printf_i+0x10e>
 800f7f6:	6821      	ldr	r1, [r4, #0]
 800f7f8:	432e      	orrs	r6, r5
 800f7fa:	f021 0104 	bic.w	r1, r1, #4
 800f7fe:	6021      	str	r1, [r4, #0]
 800f800:	d04b      	beq.n	800f89a <_printf_i+0x1a6>
 800f802:	4616      	mov	r6, r2
 800f804:	fbb5 f1f3 	udiv	r1, r5, r3
 800f808:	fb03 5711 	mls	r7, r3, r1, r5
 800f80c:	5dc7      	ldrb	r7, [r0, r7]
 800f80e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f812:	462f      	mov	r7, r5
 800f814:	42bb      	cmp	r3, r7
 800f816:	460d      	mov	r5, r1
 800f818:	d9f4      	bls.n	800f804 <_printf_i+0x110>
 800f81a:	2b08      	cmp	r3, #8
 800f81c:	d10b      	bne.n	800f836 <_printf_i+0x142>
 800f81e:	6823      	ldr	r3, [r4, #0]
 800f820:	07df      	lsls	r7, r3, #31
 800f822:	d508      	bpl.n	800f836 <_printf_i+0x142>
 800f824:	6923      	ldr	r3, [r4, #16]
 800f826:	6861      	ldr	r1, [r4, #4]
 800f828:	4299      	cmp	r1, r3
 800f82a:	bfde      	ittt	le
 800f82c:	2330      	movle	r3, #48	@ 0x30
 800f82e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f832:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f836:	1b92      	subs	r2, r2, r6
 800f838:	6122      	str	r2, [r4, #16]
 800f83a:	f8cd a000 	str.w	sl, [sp]
 800f83e:	464b      	mov	r3, r9
 800f840:	aa03      	add	r2, sp, #12
 800f842:	4621      	mov	r1, r4
 800f844:	4640      	mov	r0, r8
 800f846:	f7ff fee7 	bl	800f618 <_printf_common>
 800f84a:	3001      	adds	r0, #1
 800f84c:	d14a      	bne.n	800f8e4 <_printf_i+0x1f0>
 800f84e:	f04f 30ff 	mov.w	r0, #4294967295
 800f852:	b004      	add	sp, #16
 800f854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f858:	6823      	ldr	r3, [r4, #0]
 800f85a:	f043 0320 	orr.w	r3, r3, #32
 800f85e:	6023      	str	r3, [r4, #0]
 800f860:	4832      	ldr	r0, [pc, #200]	@ (800f92c <_printf_i+0x238>)
 800f862:	2778      	movs	r7, #120	@ 0x78
 800f864:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f868:	6823      	ldr	r3, [r4, #0]
 800f86a:	6831      	ldr	r1, [r6, #0]
 800f86c:	061f      	lsls	r7, r3, #24
 800f86e:	f851 5b04 	ldr.w	r5, [r1], #4
 800f872:	d402      	bmi.n	800f87a <_printf_i+0x186>
 800f874:	065f      	lsls	r7, r3, #25
 800f876:	bf48      	it	mi
 800f878:	b2ad      	uxthmi	r5, r5
 800f87a:	6031      	str	r1, [r6, #0]
 800f87c:	07d9      	lsls	r1, r3, #31
 800f87e:	bf44      	itt	mi
 800f880:	f043 0320 	orrmi.w	r3, r3, #32
 800f884:	6023      	strmi	r3, [r4, #0]
 800f886:	b11d      	cbz	r5, 800f890 <_printf_i+0x19c>
 800f888:	2310      	movs	r3, #16
 800f88a:	e7ad      	b.n	800f7e8 <_printf_i+0xf4>
 800f88c:	4826      	ldr	r0, [pc, #152]	@ (800f928 <_printf_i+0x234>)
 800f88e:	e7e9      	b.n	800f864 <_printf_i+0x170>
 800f890:	6823      	ldr	r3, [r4, #0]
 800f892:	f023 0320 	bic.w	r3, r3, #32
 800f896:	6023      	str	r3, [r4, #0]
 800f898:	e7f6      	b.n	800f888 <_printf_i+0x194>
 800f89a:	4616      	mov	r6, r2
 800f89c:	e7bd      	b.n	800f81a <_printf_i+0x126>
 800f89e:	6833      	ldr	r3, [r6, #0]
 800f8a0:	6825      	ldr	r5, [r4, #0]
 800f8a2:	6961      	ldr	r1, [r4, #20]
 800f8a4:	1d18      	adds	r0, r3, #4
 800f8a6:	6030      	str	r0, [r6, #0]
 800f8a8:	062e      	lsls	r6, r5, #24
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	d501      	bpl.n	800f8b2 <_printf_i+0x1be>
 800f8ae:	6019      	str	r1, [r3, #0]
 800f8b0:	e002      	b.n	800f8b8 <_printf_i+0x1c4>
 800f8b2:	0668      	lsls	r0, r5, #25
 800f8b4:	d5fb      	bpl.n	800f8ae <_printf_i+0x1ba>
 800f8b6:	8019      	strh	r1, [r3, #0]
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	6123      	str	r3, [r4, #16]
 800f8bc:	4616      	mov	r6, r2
 800f8be:	e7bc      	b.n	800f83a <_printf_i+0x146>
 800f8c0:	6833      	ldr	r3, [r6, #0]
 800f8c2:	1d1a      	adds	r2, r3, #4
 800f8c4:	6032      	str	r2, [r6, #0]
 800f8c6:	681e      	ldr	r6, [r3, #0]
 800f8c8:	6862      	ldr	r2, [r4, #4]
 800f8ca:	2100      	movs	r1, #0
 800f8cc:	4630      	mov	r0, r6
 800f8ce:	f7f0 fcaf 	bl	8000230 <memchr>
 800f8d2:	b108      	cbz	r0, 800f8d8 <_printf_i+0x1e4>
 800f8d4:	1b80      	subs	r0, r0, r6
 800f8d6:	6060      	str	r0, [r4, #4]
 800f8d8:	6863      	ldr	r3, [r4, #4]
 800f8da:	6123      	str	r3, [r4, #16]
 800f8dc:	2300      	movs	r3, #0
 800f8de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f8e2:	e7aa      	b.n	800f83a <_printf_i+0x146>
 800f8e4:	6923      	ldr	r3, [r4, #16]
 800f8e6:	4632      	mov	r2, r6
 800f8e8:	4649      	mov	r1, r9
 800f8ea:	4640      	mov	r0, r8
 800f8ec:	47d0      	blx	sl
 800f8ee:	3001      	adds	r0, #1
 800f8f0:	d0ad      	beq.n	800f84e <_printf_i+0x15a>
 800f8f2:	6823      	ldr	r3, [r4, #0]
 800f8f4:	079b      	lsls	r3, r3, #30
 800f8f6:	d413      	bmi.n	800f920 <_printf_i+0x22c>
 800f8f8:	68e0      	ldr	r0, [r4, #12]
 800f8fa:	9b03      	ldr	r3, [sp, #12]
 800f8fc:	4298      	cmp	r0, r3
 800f8fe:	bfb8      	it	lt
 800f900:	4618      	movlt	r0, r3
 800f902:	e7a6      	b.n	800f852 <_printf_i+0x15e>
 800f904:	2301      	movs	r3, #1
 800f906:	4632      	mov	r2, r6
 800f908:	4649      	mov	r1, r9
 800f90a:	4640      	mov	r0, r8
 800f90c:	47d0      	blx	sl
 800f90e:	3001      	adds	r0, #1
 800f910:	d09d      	beq.n	800f84e <_printf_i+0x15a>
 800f912:	3501      	adds	r5, #1
 800f914:	68e3      	ldr	r3, [r4, #12]
 800f916:	9903      	ldr	r1, [sp, #12]
 800f918:	1a5b      	subs	r3, r3, r1
 800f91a:	42ab      	cmp	r3, r5
 800f91c:	dcf2      	bgt.n	800f904 <_printf_i+0x210>
 800f91e:	e7eb      	b.n	800f8f8 <_printf_i+0x204>
 800f920:	2500      	movs	r5, #0
 800f922:	f104 0619 	add.w	r6, r4, #25
 800f926:	e7f5      	b.n	800f914 <_printf_i+0x220>
 800f928:	08011639 	.word	0x08011639
 800f92c:	0801164a 	.word	0x0801164a

0800f930 <_sbrk_r>:
 800f930:	b538      	push	{r3, r4, r5, lr}
 800f932:	4d06      	ldr	r5, [pc, #24]	@ (800f94c <_sbrk_r+0x1c>)
 800f934:	2300      	movs	r3, #0
 800f936:	4604      	mov	r4, r0
 800f938:	4608      	mov	r0, r1
 800f93a:	602b      	str	r3, [r5, #0]
 800f93c:	f7f2 fa9c 	bl	8001e78 <_sbrk>
 800f940:	1c43      	adds	r3, r0, #1
 800f942:	d102      	bne.n	800f94a <_sbrk_r+0x1a>
 800f944:	682b      	ldr	r3, [r5, #0]
 800f946:	b103      	cbz	r3, 800f94a <_sbrk_r+0x1a>
 800f948:	6023      	str	r3, [r4, #0]
 800f94a:	bd38      	pop	{r3, r4, r5, pc}
 800f94c:	20003664 	.word	0x20003664

0800f950 <_realloc_r>:
 800f950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f954:	4607      	mov	r7, r0
 800f956:	4614      	mov	r4, r2
 800f958:	460d      	mov	r5, r1
 800f95a:	b921      	cbnz	r1, 800f966 <_realloc_r+0x16>
 800f95c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f960:	4611      	mov	r1, r2
 800f962:	f7ff bc75 	b.w	800f250 <_malloc_r>
 800f966:	b92a      	cbnz	r2, 800f974 <_realloc_r+0x24>
 800f968:	f7ff fc06 	bl	800f178 <_free_r>
 800f96c:	4625      	mov	r5, r4
 800f96e:	4628      	mov	r0, r5
 800f970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f974:	f000 f81a 	bl	800f9ac <_malloc_usable_size_r>
 800f978:	4284      	cmp	r4, r0
 800f97a:	4606      	mov	r6, r0
 800f97c:	d802      	bhi.n	800f984 <_realloc_r+0x34>
 800f97e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f982:	d8f4      	bhi.n	800f96e <_realloc_r+0x1e>
 800f984:	4621      	mov	r1, r4
 800f986:	4638      	mov	r0, r7
 800f988:	f7ff fc62 	bl	800f250 <_malloc_r>
 800f98c:	4680      	mov	r8, r0
 800f98e:	b908      	cbnz	r0, 800f994 <_realloc_r+0x44>
 800f990:	4645      	mov	r5, r8
 800f992:	e7ec      	b.n	800f96e <_realloc_r+0x1e>
 800f994:	42b4      	cmp	r4, r6
 800f996:	4622      	mov	r2, r4
 800f998:	4629      	mov	r1, r5
 800f99a:	bf28      	it	cs
 800f99c:	4632      	movcs	r2, r6
 800f99e:	f7ff fbdd 	bl	800f15c <memcpy>
 800f9a2:	4629      	mov	r1, r5
 800f9a4:	4638      	mov	r0, r7
 800f9a6:	f7ff fbe7 	bl	800f178 <_free_r>
 800f9aa:	e7f1      	b.n	800f990 <_realloc_r+0x40>

0800f9ac <_malloc_usable_size_r>:
 800f9ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f9b0:	1f18      	subs	r0, r3, #4
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	bfbc      	itt	lt
 800f9b6:	580b      	ldrlt	r3, [r1, r0]
 800f9b8:	18c0      	addlt	r0, r0, r3
 800f9ba:	4770      	bx	lr

0800f9bc <_init>:
 800f9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9be:	bf00      	nop
 800f9c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9c2:	bc08      	pop	{r3}
 800f9c4:	469e      	mov	lr, r3
 800f9c6:	4770      	bx	lr

0800f9c8 <_fini>:
 800f9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9ca:	bf00      	nop
 800f9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9ce:	bc08      	pop	{r3}
 800f9d0:	469e      	mov	lr, r3
 800f9d2:	4770      	bx	lr
