[12/05 13:25:03      0s] 
[12/05 13:25:03      0s] Cadence Innovus(TM) Implementation System.
[12/05 13:25:03      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/05 13:25:03      0s] 
[12/05 13:25:03      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/05 13:25:03      0s] Options:	
[12/05 13:25:03      0s] Date:		Thu Dec  5 13:25:03 2024
[12/05 13:25:03      0s] Host:		ee28 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7713 64-Core Processor 512KB)
[12/05 13:25:03      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/05 13:25:03      0s] 
[12/05 13:25:03      0s] License:
[12/05 13:25:03      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/05 13:25:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/05 13:25:17     11s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 13:25:17     11s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/05 13:25:17     11s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 13:25:17     11s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/05 13:25:17     11s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/05 13:25:17     11s] @(#)CDS: CPE v20.15-s071
[12/05 13:25:17     11s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/05 13:25:17     11s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/05 13:25:17     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/05 13:25:17     11s] @(#)CDS: RCDB 11.15.0
[12/05 13:25:17     11s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/05 13:25:17     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7897_ee28_iclab131_l987cK.

[12/05 13:25:17     11s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[12/05 13:25:18     13s] 
[12/05 13:25:18     13s] **INFO:  MMMC transition support version v31-84 
[12/05 13:25:18     13s] 
[12/05 13:25:18     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/05 13:25:18     13s] <CMD> suppressMessage ENCEXT-2799
[12/05 13:25:19     13s] <CMD> getVersion
[12/05 13:25:19     13s] [INFO] Loading Pegasus 21.21 fill procedures
[12/05 13:25:19     13s] <CMD> win
[12/05 13:42:47     68s] <CMD> encMessage warning 0
[12/05 13:42:47     68s] Suppress "**WARN ..." messages.
[12/05 13:42:47     68s] <CMD> encMessage debug 0
[12/05 13:42:47     68s] <CMD> encMessage info 0
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/05 13:42:48     69s] To increase the message display limit, refer to the product command reference manual.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/05 13:42:48     69s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/05 13:42:48     69s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 13:42:48     69s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 13:42:48     69s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 13:42:48     69s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 13:42:48     69s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 13:42:48     69s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 13:42:48     69s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/05 13:42:48     69s] Loading view definition file from /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/CHIP.inn.dat/viewDefinition.tcl
[12/05 13:42:48     69s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/05 13:42:49     70s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ff1p98vm40c.lib)
[12/05 13:42:49     70s] *** End library_loading (cpu=0.02min, real=0.02min, mem=22.9M, fe_cpu=1.17min, fe_real=17.77min, fe_mem=938.5M) ***
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/05 13:42:49     70s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/05 13:42:49     70s] To increase the message display limit, refer to the product command reference manual.
[12/05 13:42:49     70s] *** Netlist is unique.
[12/05 13:42:49     70s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 13:42:49     70s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 13:42:49     70s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 13:42:49     70s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 13:42:49     70s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 13:42:49     70s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 13:42:49     70s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 13:42:49     70s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/05 13:42:49     70s] Loading preference file /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/CHIP.inn.dat/gui.pref.tcl ...
[12/05 13:42:50     70s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[12/05 13:42:50     70s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/05 13:42:50     71s] 
[12/05 13:42:50     71s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/05 13:42:50     71s] 
[12/05 13:42:50     71s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/05 13:42:50     71s] 
[12/05 13:42:50     71s] TimeStamp Deleting Cell Server Begin ...
[12/05 13:42:50     71s] 
[12/05 13:42:50     71s] TimeStamp Deleting Cell Server End ...
[12/05 13:42:50     71s] 
[12/05 13:42:50     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[12/05 13:42:50     71s] 
[12/05 13:42:50     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[12/05 13:42:50     71s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 13:42:50     71s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 13:42:50     71s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 13:42:50     71s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/05 13:42:51     71s] Loading place ...
[12/05 13:42:53     71s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/05 13:42:53     72s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/05 13:42:53     72s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[12/05 13:42:53     72s] 
[12/05 13:42:53     72s] TimeStamp Deleting Cell Server Begin ...
[12/05 13:42:53     72s] 
[12/05 13:42:53     72s] TimeStamp Deleting Cell Server End ...
[12/05 13:42:53     72s] 
[12/05 13:42:53     72s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/05 13:42:53     72s] 
[12/05 13:42:53     72s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/05 13:42:53     72s] 
[12/05 13:42:53     72s] TimeStamp Deleting Cell Server Begin ...
[12/05 13:42:53     72s] 
[12/05 13:42:53     72s] TimeStamp Deleting Cell Server End ...
[12/05 13:42:53     72s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.15-s105_1. They will be removed in the next release. 
[12/05 13:42:53     72s] timing_enable_default_delay_arc
[12/05 13:42:58     73s] <CMD> setDrawView place
[12/05 13:43:01     73s] <CMD> zoomBox 321.11400 607.58300 2978.37000 2789.45800
[12/05 13:43:01     73s] <CMD> zoomBox 497.24800 931.81700 2755.91600 2786.41100
[12/05 13:43:02     73s] <CMD> zoomBox 638.67400 1187.73000 2558.54200 2764.13500
[12/05 13:43:02     73s] <CMD> zoomBox 833.52900 1683.56200 2012.57000 2651.67400
[12/05 13:43:03     73s] <CMD> zoomBox 884.31200 2034.87100 1608.39100 2629.41300
[12/05 13:43:03     74s] <CMD> zoomBox 921.01400 2118.07300 1536.48100 2623.43400
[12/05 13:43:03     74s] <CMD> zoomBox 978.72700 2248.90800 1423.40300 2614.03200
[12/05 13:43:04     74s] <CMD> zoomBox 1034.61100 2369.33400 1307.69900 2593.56700
[12/05 13:43:04     74s] <CMD> zoomBox 1068.93000 2443.29100 1236.64100 2580.99900
[12/05 13:43:05     74s] <CMD> zoomBox 1095.94400 2485.04900 1198.94000 2569.61900
[12/05 13:43:07     74s] <CMD> uiSetTool ruler
[12/05 13:43:13     75s] <CMD> zoomBox 1102.13300 2494.16700 1189.68000 2566.05200
[12/05 13:43:13     75s] <CMD> zoomBox 1107.39400 2501.91800 1181.80900 2563.02000
[12/05 13:43:13     75s] <CMD> zoomBox 1115.66700 2514.10600 1169.43200 2558.25200
[12/05 13:43:14     75s] <CMD> zoomBox 1123.97800 2526.35000 1156.99700 2553.46200
[12/05 13:43:21     76s] <CMD> zoomBox 1123.97800 2529.06100 1156.99700 2556.17300
[12/05 13:43:22     76s] <CMD> zoomBox 1123.97800 2531.77200 1156.99700 2558.88400
[12/05 13:43:30     77s] <CMD> zoomBox 1123.97800 2529.06100 1156.99700 2556.17300
[12/05 13:43:30     77s] <CMD> zoomBox 1123.97800 2526.35000 1156.99700 2553.46200
[12/05 13:43:31     77s] <CMD> zoomBox 1120.75300 2523.32100 1159.59900 2555.21700
[12/05 13:43:31     77s] <CMD> zoomBox 1116.95900 2519.75700 1162.66000 2557.28200
[12/05 13:43:31     77s] <CMD> zoomBox 1112.55600 2515.58900 1166.32200 2559.73600
[12/05 13:43:32     77s] <CMD> zoomBox 1107.40600 2510.70000 1170.66000 2562.63800
[12/05 13:43:32     77s] <CMD> zoomBox 1101.34600 2504.94800 1175.76300 2566.05200
[12/05 13:43:32     77s] <CMD> zoomBox 1094.21700 2498.18100 1181.76700 2570.06800
[12/05 13:43:32     77s] <CMD> zoomBox 1085.83100 2490.22000 1188.83100 2574.79300
[12/05 13:43:33     77s] <CMD> zoomBox 1075.96500 2480.85300 1197.14100 2580.35100
[12/05 13:43:34     77s] <CMD> zoomBox 1064.35700 2469.83400 1206.91700 2586.89000
[12/05 13:43:34     77s] <CMD> zoomBox 1050.70100 2456.87000 1218.41900 2594.58300
[12/05 13:44:58     82s] <CMD> zoomBox 1063.81800 2469.71700 1206.37900 2586.77400
[12/05 13:44:58     83s] <CMD> zoomBox 1075.03300 2481.71600 1196.21000 2581.21500
[12/05 13:44:59     83s] <CMD> zoomBox 1092.66800 2500.63800 1180.21900 2572.52600
[12/05 13:44:59     83s] <CMD> zoomBox 1099.55600 2508.02700 1173.97400 2569.13200
[12/05 13:44:59     83s] <CMD> zoomBox 1114.61500 2524.18400 1160.31900 2561.71200
[12/05 13:44:59     83s] <CMD> zoomBox 1118.21000 2528.04200 1157.05900 2559.94100
[12/05 13:45:00     83s] <CMD> zoomBox 1121.26600 2531.32100 1154.28800 2558.43500
[12/05 13:45:00     83s] <CMD> zoomBox 1123.86400 2534.10800 1151.93300 2557.15500
[12/05 13:45:01     83s] <CMD> zoomBox 1126.07200 2536.47600 1149.93100 2556.06700
[12/05 13:45:02     83s] <CMD> zoomBox 1127.94800 2538.49500 1148.22900 2555.14800
[12/05 13:45:18     84s] <CMD> uiSetTool select
[12/05 13:45:20     84s] <CMD> selectWire 153.3600 2545.3600 2592.0000 2554.3600 3 GND
[12/05 13:45:21     85s] <CMD> deselectAll
[12/05 13:45:21     85s] <CMD> selectWire 153.3600 2545.3600 2592.0000 2554.3600 3 GND
[12/05 13:45:25     85s] <CMD> zoomBox 1126.18500 2536.61200 1150.04600 2556.20400
[12/05 13:45:25     85s] <CMD> zoomBox 1127.83200 2538.70700 1148.11400 2555.36100
[12/05 13:45:26     85s] <CMD> zoomBox 1129.20800 2540.54300 1146.44900 2554.70000
[12/05 13:45:26     85s] <CMD> zoomBox 1127.92400 2538.71500 1148.20800 2555.37000
[12/05 13:45:27     85s] <CMD> zoomBox 1126.41300 2536.56300 1150.27700 2556.15800
[12/05 13:45:27     85s] <CMD> zoomBox 1124.63500 2534.03200 1152.71100 2557.08500
[12/05 13:45:30     85s] <CMD> zoomBox 1124.63500 2531.72700 1152.71100 2554.78000
[12/05 13:45:30     85s] <CMD> zoomBox 1124.63500 2529.42200 1152.71100 2552.47500
[12/05 13:45:30     86s] <CMD> zoomBox 1126.76600 2530.46400 1150.63100 2550.06000
[12/05 13:45:31     86s] <CMD> zoomBox 1128.57700 2531.35000 1148.86300 2548.00700
[12/05 13:45:32     86s] <CMD> zoomBox 1129.43800 2532.54600 1146.68100 2546.70400
[12/05 13:45:32     86s] <CMD> zoomBox 1130.16900 2533.56200 1144.82600 2545.59700
[12/05 13:45:33     86s] <CMD> zoomBox 1130.16900 2532.35800 1144.82600 2544.39300
[12/05 13:45:34     86s] <CMD> zoomBox 1130.16900 2531.15400 1144.82600 2543.18900
[12/05 13:45:34     86s] <CMD> zoomBox 1130.79000 2532.01800 1143.24900 2542.24800
[12/05 13:45:35     86s] <CMD> zoomBox 1132.14800 2533.36500 1141.15100 2540.75700
[12/05 13:45:35     86s] <CMD> zoomBox 1132.67800 2533.89100 1140.33100 2540.17500
[12/05 13:45:35     86s] <CMD> zoomBox 1133.12900 2534.33900 1139.63400 2539.68000
[12/05 13:45:36     86s] <CMD> zoomBox 1131.52300 2532.74400 1142.11600 2541.44200
[12/05 13:45:36     86s] <CMD> zoomBox 1130.78800 2532.01500 1143.25100 2542.24800
[12/05 13:45:37     86s] <CMD> zoomBox 1130.78800 2534.06100 1143.25100 2544.29400
[12/05 13:45:37     86s] <CMD> zoomBox 1130.78800 2536.10700 1143.25100 2546.34000
[12/05 13:45:37     86s] <CMD> zoomBox 1130.78800 2539.17600 1143.25100 2549.40900
[12/05 13:45:38     86s] <CMD> zoomBox 1130.78800 2541.22200 1143.25100 2551.45500
[12/05 13:45:38     86s] <CMD> zoomBox 1130.78800 2542.24500 1143.25100 2552.47800
[12/05 13:45:39     86s] <CMD> zoomBox 1130.78800 2543.26800 1143.25100 2553.50100
[12/05 13:45:39     86s] <CMD> zoomBox 1130.78800 2544.29100 1143.25100 2554.52400
[12/05 13:45:39     86s] <CMD> zoomBox 1130.78800 2545.31400 1143.25100 2555.54700
[12/05 13:45:40     86s] <CMD> zoomBox 1130.78800 2546.33700 1143.25100 2556.57000
[12/05 13:45:41     86s] <CMD> deselectAll
[12/05 13:45:41     86s] <CMD> selectWire 153.3600 2545.3600 2592.0000 2554.3600 3 GND
[12/05 13:45:43     86s] <CMD> uiSetTool ruler
[12/05 13:45:46     87s] <CMD> zoomBox 1131.61400 2547.34200 1142.20800 2556.04100
[12/05 13:45:47     87s] <CMD> zoomBox 1132.31600 2548.19700 1141.32100 2555.59100
[12/05 13:45:47     87s] <CMD> zoomBox 1132.91300 2548.92400 1140.56700 2555.20900
[12/05 13:45:51     87s] <CMD> zoomBox 1131.62300 2547.66100 1142.21700 2556.36000
[12/05 13:45:51     87s] <CMD> zoomBox 1129.83700 2545.91300 1144.50000 2557.95300
[12/05 13:45:51     87s] <CMD> zoomBox 1128.59000 2545.24000 1145.84100 2559.40500
[12/05 13:45:52     87s] <CMD> zoomBox 1127.12800 2544.46200 1147.42400 2561.12700
[12/05 13:45:52     87s] <CMD> zoomBox 1125.41300 2543.79400 1149.29100 2563.40000
[12/05 13:45:52     87s] <CMD> zoomBox 1123.39600 2543.00800 1151.48800 2566.07400
[12/05 13:45:53     87s] <CMD> zoomBox 1120.74200 2542.24200 1153.79200 2569.37900
[12/05 13:45:55     87s] <CMD> zoomBox 1113.73600 2538.57300 1159.47900 2576.13300
[12/05 13:45:55     87s] <CMD> zoomBox 1109.30400 2536.43800 1163.12000 2580.62600
[12/05 13:45:55     87s] <CMD> zoomBox 1104.09100 2534.27400 1167.40400 2586.26000
[12/05 13:45:56     87s] <CMD> zoomBox 1090.74200 2528.73300 1178.37300 2600.68700
[12/05 13:45:56     87s] <CMD> zoomBox 1071.57000 2521.52800 1192.85800 2621.11800
[12/05 13:45:57     88s] <CMD> zoomBox 1071.57000 2511.56900 1192.85800 2611.15900
[12/05 13:45:57     88s] <CMD> zoomBox 1071.57000 2501.61000 1192.85800 2601.20000
[12/05 13:45:57     88s] <CMD> zoomBox 1071.57000 2491.65100 1192.85800 2591.24100
[12/05 13:45:58     88s] <CMD> zoomBox 1071.57000 2481.69200 1192.85800 2581.28200
[12/05 13:45:59     88s] <CMD> zoomBox 1058.80600 2476.81500 1201.49800 2593.98000
[12/05 13:45:59     88s] <CMD> zoomBox 1043.78900 2471.07800 1211.66300 2608.91900
[12/05 13:46:00     88s] <CMD> zoomBox 1058.80500 2476.81500 1201.49800 2593.98000
[12/05 13:46:45     91s] <CMD> zoomBox 1038.36000 2467.80500 1206.23400 2605.64600
[12/05 13:46:45     91s] <CMD> zoomBox 985.91100 2444.98500 1218.26200 2635.76900
[12/05 13:46:46     91s] <CMD> zoomBox 913.31500 2413.46300 1234.91000 2677.52500
[12/05 13:46:47     92s] <CMD> fit
[12/05 13:46:50     92s] <CMD> zoomBox 52.53000 112.42100 3178.71300 2679.33300
[12/05 13:46:51     92s] <CMD> zoomBox 493.49300 324.65700 3150.75000 2506.53300
[12/05 13:46:51     92s] <CMD> zoomBox 868.31200 505.05800 3126.98100 2359.65300
[12/05 13:46:52     92s] <CMD> zoomBox 1437.01900 789.17800 3068.90800 2129.12400
[12/05 13:46:52     92s] <CMD> zoomBox 1804.21200 995.46500 2983.25300 1963.57700
[12/05 13:46:53     92s] <CMD> zoomBox 1937.52900 1076.32100 2939.71500 1899.21700
[12/05 13:46:54     93s] <CMD> zoomBox 2102.52100 1207.71900 2826.60100 1802.26200
[12/05 13:46:54     93s] <CMD> zoomBox 2221.72900 1302.65500 2744.87700 1732.21200
[12/05 13:46:54     93s] <CMD> zoomBox 2307.85600 1371.24500 2685.83100 1681.60100
[12/05 13:46:55     93s] <CMD> zoomBox 2403.08200 1433.46600 2635.20700 1624.06400
[12/05 13:46:56     93s] <CMD> zoomBox 2425.81500 1448.31900 2623.12200 1610.32800
[12/05 13:46:56     93s] <CMD> zoomBox 2445.13800 1460.94400 2612.84900 1598.65200
[12/05 13:47:01     93s] <CMD> zoomBox 2471.18200 1474.67800 2592.35500 1574.17300
[12/05 13:47:01     93s] <CMD> zoomBox 2487.27500 1489.48500 2574.82300 1561.37100
[12/05 13:47:01     94s] <CMD> zoomBox 2507.30200 1507.91200 2553.00400 1545.43800
[12/05 13:47:02     94s] <CMD> zoomBox 2515.39100 1515.70400 2543.45900 1538.75100
[12/05 13:47:02     94s] <CMD> zoomBox 2520.34300 1520.50600 2537.58100 1534.66000
[12/05 13:47:17     95s] <CMD> zoomBox 2518.17100 1519.18500 2538.45100 1535.83700
[12/05 13:47:17     95s] <CMD> zoomBox 2515.61600 1517.63100 2539.47400 1537.22100
[12/05 13:47:18     95s] <CMD> zoomBox 2512.61000 1515.80300 2540.67800 1538.85000
[12/05 13:47:18     95s] <CMD> zoomBox 2509.07200 1513.65200 2542.09400 1540.76600
[12/05 13:47:18     95s] <CMD> zoomBox 2504.91100 1511.12100 2543.76000 1543.02000
[12/05 13:47:19     95s] <CMD> zoomBox 2500.01600 1508.14400 2545.72000 1545.67200
[12/05 13:47:19     95s] <CMD> zoomBox 2496.89500 1504.77700 2550.66500 1548.92800
[12/05 13:47:19     95s] <CMD> zoomBox 2496.02400 1500.46800 2559.28300 1552.41000
[12/05 13:47:20     95s] <CMD> zoomBox 2495.23800 1495.38100 2569.66100 1556.49000
[12/05 13:47:22     95s] <CMD> zoomBox 2482.74700 1491.50500 2570.30400 1563.39800
[12/05 13:47:24     96s] <CMD> zoomBox 2467.81500 1486.09400 2570.82400 1570.67500
[12/05 13:47:25     96s] <CMD> zoomBox 2450.24800 1479.72900 2571.43500 1579.23600
[12/05 13:47:26     96s] <CMD> zoomBox 2430.10500 1472.24100 2572.67800 1589.30800
[12/05 13:48:19     99s] <CMD> zoomBox 2391.08600 1454.62600 2588.41900 1616.65600
[12/05 13:48:19     99s] <CMD> zoomBox 2350.17600 1429.94000 2623.30200 1654.20400
[12/05 13:48:19    100s] <CMD> zoomBox 2324.16000 1414.24200 2645.48500 1678.08200
[12/05 13:48:21    100s] <CMD> fit
[12/05 13:48:23    100s] <CMD> zoomBox -172.69700 -111.96200 2953.48600 2454.95000
[12/05 13:48:23    100s] <CMD> zoomBox 275.65100 -90.73900 2534.32000 1763.85600
[12/05 13:48:24    100s] <CMD> zoomBox 912.39700 -27.72800 1914.58200 795.16700
[12/05 13:48:24    100s] <CMD> zoomBox 1104.57200 11.29800 1720.04000 516.65900
[12/05 13:48:25    100s] <CMD> zoomBox 1148.47400 40.51900 1671.62100 470.07500
[12/05 13:48:26    100s] <CMD> zoomBox 1183.87000 64.39600 1628.54500 429.51900
[12/05 13:48:26    100s] <CMD> zoomBox 1210.99900 83.36600 1588.97300 393.72100
[12/05 13:48:26    100s] <CMD> zoomBox 1229.72400 99.05700 1551.00200 362.85900
[12/05 13:48:26    101s] <CMD> zoomBox 1244.90400 112.32100 1517.99000 336.55200
[12/05 13:48:27    101s] <CMD> zoomBox 1269.12200 134.33700 1466.42700 296.34400
[12/05 13:48:27    101s] <CMD> zoomBox 1307.65400 159.94700 1428.82500 259.44100
[12/05 13:48:28    101s] <CMD> zoomBox 1334.46400 180.68000 1408.87800 241.78100
[12/05 13:48:28    101s] <CMD> zoomBox 1345.38900 190.46800 1399.15300 234.61400
[12/05 13:48:29    101s] <CMD> zoomBox 1353.28200 197.54000 1392.12700 229.43600
[12/05 13:48:29    101s] <CMD> zoomBox 1358.85300 202.94600 1386.91900 225.99100
[12/05 13:48:34    101s] <CMD> zoomBox 1361.05400 204.23300 1384.91100 223.82200
[12/05 13:48:34    101s] <CMD> zoomBox 1362.91400 205.33200 1383.19300 221.98300
[12/05 13:48:34    101s] <CMD> zoomBox 1364.44900 206.23900 1381.68600 220.39200
[12/05 13:48:45    102s] <CMD> zoomBox 1363.16500 204.78300 1383.44400 221.43400
[12/05 13:48:46    103s] <CMD> zoomBox 1359.87700 201.05500 1387.94500 224.10200
[12/05 13:48:47    103s] <CMD> zoomBox 1357.82400 198.60900 1390.84600 225.72300
[12/05 13:48:47    103s] <CMD> zoomBox 1355.24000 194.53700 1394.08900 226.43600
[12/05 13:48:48    103s] <CMD> zoomBox 1352.37800 193.57300 1398.08300 231.10100
[12/05 13:48:49    103s] <CMD> zoomBox 1345.39900 192.83500 1408.65900 244.77800
[12/05 13:48:49    103s] <CMD> zoomBox 1341.02900 192.47600 1415.45300 253.58600
[12/05 13:48:49    103s] <CMD> zoomBox 1335.90800 192.07400 1423.46600 263.96800
[12/05 13:48:50    103s] <CMD> zoomBox 1329.88300 191.60100 1432.89300 276.18300
[12/05 13:48:50    103s] <CMD> zoomBox 1322.79400 191.04500 1443.98300 290.55300
[12/05 13:48:51    103s] <CMD> zoomBox 1314.45500 190.39000 1457.03100 307.45900
[12/05 13:49:33    106s] <CMD> zoomBox 1290.34000 166.69300 1487.67700 328.72700
[12/05 13:49:33    106s] <CMD> zoomBox 1275.75000 151.51700 1507.91100 342.14500
[12/05 13:49:33    106s] <CMD> zoomBox 1259.46100 133.47500 1532.59300 357.74400
[12/05 13:49:34    106s] <CMD> zoomBox 1191.49500 57.90000 1636.24600 423.08500
[12/05 13:49:35    106s] <CMD> fit
[12/05 13:49:36    107s] <CMD> zoomBox -394.55000 101.45500 2731.63300 2668.36700
[12/05 13:49:37    107s] <CMD> zoomBox -332.88700 302.93600 2324.36900 2484.81100
[12/05 13:49:37    107s] <CMD> zoomBox -199.84200 623.14700 1720.02600 2199.55200
[12/05 13:49:37    107s] <CMD> zoomBox -54.84900 941.45200 1124.19200 1909.56400
[12/05 13:49:38    107s] <CMD> zoomBox 9.68600 1082.03100 861.54400 1781.49200
[12/05 13:49:38    107s] <CMD> zoomBox 64.62600 1187.93600 680.09400 1693.29700
[12/05 13:49:38    107s] <CMD> zoomBox 119.82300 1294.33400 497.79800 1604.69000
[12/05 13:49:39    107s] <CMD> zoomBox 153.72000 1359.67600 385.84500 1550.27400
[12/05 13:49:39    107s] <CMD> zoomBox 174.53800 1399.80500 317.09200 1516.85600
[12/05 13:49:39    107s] <CMD> zoomBox 186.65000 1424.61800 274.19500 1496.50100
[12/05 13:49:40    107s] <CMD> zoomBox 194.08800 1439.85500 247.85200 1484.00100
[12/05 13:49:40    107s] <CMD> zoomBox 198.14800 1446.60700 236.99300 1478.50300
[12/05 13:49:41    107s] <CMD> zoomBox 202.61600 1453.07000 226.47300 1472.65900
[12/05 13:49:41    107s] <CMD> zoomBox 205.36000 1457.04000 220.01100 1469.07000
[12/05 13:49:47    108s] <CMD> zoomBox 201.63400 1454.78500 221.91300 1471.43600
[12/05 13:49:47    108s] <CMD> zoomBox 199.26400 1453.35100 223.12200 1472.94100
[12/05 13:49:48    108s] <CMD> zoomBox 198.63200 1449.73600 231.65400 1476.85000
[12/05 13:49:48    108s] <CMD> zoomBox 198.34700 1447.45500 237.19600 1479.35400
[12/05 13:49:49    108s] <CMD> zoomBox 198.12700 1444.69800 243.83200 1482.22600
[12/05 13:49:49    108s] <CMD> zoomBox 197.74500 1441.40500 251.51500 1485.55600
[12/05 13:49:49    108s] <CMD> zoomBox 197.29500 1437.53100 260.55400 1489.47300
[12/05 13:49:50    108s] <CMD> zoomBox 196.14200 1427.61100 283.69900 1499.50400
[12/05 13:49:50    108s] <CMD> zoomBox 195.41000 1421.30300 298.41800 1505.88300
[12/05 13:49:51    108s] <CMD> zoomBox 171.30500 1405.81600 313.87700 1522.88200
[12/05 13:49:52    108s] <CMD> zoomBox 153.83900 1397.50600 321.57100 1535.23100
[12/05 13:49:53    109s] <CMD> zoomBox 169.26500 1406.93100 311.83800 1523.99800
[12/05 13:49:54    109s] <CMD> zoomBox 182.37800 1414.94200 303.56500 1514.44900
[12/05 13:49:54    109s] <CMD> zoomBox 193.52400 1421.75200 296.53300 1506.33300
[12/05 13:49:55    109s] <CMD> zoomBox 194.98800 1427.09100 282.54600 1498.98500
[12/05 13:49:55    109s] <CMD> zoomBox 196.63500 1432.49300 271.05900 1493.60300
[12/05 13:49:56    109s] <CMD> zoomBox 200.99300 1441.77800 254.76400 1485.92900
[12/05 13:49:56    109s] <CMD> zoomBox 204.09600 1447.89100 242.94600 1479.79100
[12/05 13:49:57    109s] <CMD> zoomBox 207.30400 1453.87400 231.16400 1473.46500
[12/05 13:49:57    109s] <CMD> zoomBox 209.38000 1457.52500 224.03300 1469.55700
[12/05 13:49:58    109s] <CMD> zoomBox 211.34300 1459.08600 221.93000 1467.77900
[12/05 13:50:00    110s] <CMD> zoomBox 210.54900 1458.37500 223.00400 1468.60200
[12/05 13:50:00    110s] <CMD> zoomBox 211.52300 1459.08900 222.11000 1467.78200
[12/05 13:50:01    110s] <CMD> zoomBox 212.40200 1459.71800 221.40100 1467.10700
[12/05 13:50:01    110s] <CMD> zoomBox 213.14900 1460.25200 220.79800 1466.53300
[12/05 13:50:12    111s] <CMD> zoomBox 213.90800 1460.72400 220.41000 1466.06300
[12/05 13:50:13    111s] <CMD> zoomBox 214.55300 1461.12500 220.08000 1465.66300
[12/05 13:50:13    111s] <CMD> zoomBox 215.10200 1461.46500 219.80000 1465.32300
[12/05 13:50:17    111s] <CMD> zoomBox 214.65300 1461.20200 220.18200 1465.74200
[12/05 13:50:18    111s] <CMD> zoomBox 213.84100 1460.49700 221.49400 1466.78100
[12/05 13:50:18    111s] <CMD> zoomBox 213.25200 1459.51300 223.84500 1468.21100
[12/05 13:50:19    111s] <CMD> zoomBox 212.45600 1458.14400 227.11800 1470.18300
[12/05 13:50:19    111s] <CMD> zoomBox 211.35400 1456.24900 231.64700 1472.91200
[12/05 13:50:20    111s] <CMD> zoomBox 211.02000 1453.62700 239.10800 1476.69000
[12/05 13:50:20    111s] <CMD> zoomBox 210.83800 1451.96000 243.88300 1479.09300
[12/05 13:50:20    111s] <CMD> zoomBox 210.62300 1449.99800 249.50000 1481.92000
[12/05 13:50:21    111s] <CMD> zoomBox 205.57700 1447.70000 251.31500 1485.25600
[12/05 13:50:21    111s] <CMD> zoomBox 198.01000 1445.07100 251.82100 1489.25500
[12/05 13:50:22    111s] <CMD> zoomBox 189.45800 1442.00700 252.76500 1493.98800
[12/05 13:50:22    112s] <CMD> zoomBox 179.39700 1438.40300 253.87500 1499.55700
[12/05 13:50:22    112s] <CMD> zoomBox 171.21700 1429.74300 274.30100 1514.38500
[12/05 13:50:23    112s] <CMD> zoomBox 163.83000 1417.87600 306.50800 1535.02900
[12/05 13:50:23    112s] <CMD> zoomBox 159.17200 1410.33000 327.02800 1548.15700
[12/05 13:50:23    112s] <CMD> zoomBox 153.69100 1401.45200 351.17000 1563.60200
[12/05 13:50:24    112s] <CMD> zoomBox 159.17100 1410.32900 327.02900 1548.15700
[12/05 13:50:24    112s] <CMD> zoomBox 163.82900 1417.87400 306.50900 1535.02900
[12/05 13:50:24    112s] <CMD> zoomBox 167.78800 1424.28800 289.06700 1523.87000
[12/05 13:50:58    114s] <CMD> fit
[12/05 13:51:03    115s] <CMD> zoomBox 28.91000 108.20400 3155.09300 2675.11600
[12/05 13:51:04    115s] <CMD> zoomBox 452.66500 332.62900 3109.92200 2514.50500
[12/05 13:51:04    115s] <CMD> zoomBox 1119.02100 687.79300 3038.88900 2264.19800
[12/05 13:51:05    115s] <CMD> zoomBox 1767.38800 1044.61300 2946.42700 2012.72300
[12/05 13:51:05    115s] <CMD> zoomBox 2115.91300 1255.39600 2839.99200 1849.93800
[12/05 13:51:05    115s] <CMD> zoomBox 2191.31000 1307.04400 2806.77700 1812.40500
[12/05 13:51:06    115s] <CMD> zoomBox 2332.97200 1384.16900 2710.94700 1694.52500
[12/05 13:51:06    116s] <CMD> zoomBox 2389.41200 1424.26400 2662.50000 1648.49700
[12/05 13:51:07    116s] <CMD> zoomBox 2457.67200 1473.76200 2600.22700 1590.81400
[12/05 13:51:07    116s] <CMD> zoomBox 2494.80200 1499.70500 2569.21700 1560.80700
[12/05 13:51:07    116s] <CMD> zoomBox 2514.48900 1512.81200 2553.33500 1544.70800
[12/05 13:51:08    116s] <CMD> zoomBox 2524.76600 1519.65400 2545.04400 1536.30400
[12/05 13:51:08    116s] <CMD> zoomBox 2530.13100 1523.22400 2540.71700 1531.91600
[12/05 13:51:08    116s] <CMD> zoomBox 2532.39200 1524.72900 2538.89300 1530.06700
[12/05 13:51:09    116s] <CMD> zoomBox 2533.88400 1525.97500 2537.87700 1529.25400
[12/05 13:51:09    116s] <CMD> zoomBox 2534.57100 1526.54800 2537.45600 1528.91700
[12/05 13:51:16    117s] <CMD> zoomBox 2533.97300 1525.96500 2537.96600 1529.24400
[12/05 13:51:19    117s] <CMD> zoomBox 2532.97500 1525.19300 2538.50300 1529.73200
[12/05 13:51:19    117s] <CMD> zoomBox 2532.38700 1524.69900 2538.89100 1530.03900
[12/05 13:51:21    117s] <CMD> zoomBox 2532.98200 1525.20500 2538.51100 1529.74500
[12/05 13:51:21    117s] <CMD> zoomBox 2533.48800 1525.63600 2538.18800 1529.49500
[12/05 13:51:22    117s] <CMD> zoomBox 2534.59400 1526.57900 2537.48000 1528.94900
[12/05 13:51:22    117s] <CMD> zoomBox 2535.08100 1526.99500 2537.16700 1528.70800
[12/05 13:51:22    117s] <CMD> zoomBox 2535.57100 1527.41300 2536.85300 1528.46600
[12/05 13:51:42    119s] <CMD> zoomBox 2535.45000 1527.28700 2536.95900 1528.52600
[12/05 13:51:42    119s] <CMD> zoomBox 2535.31400 1527.14400 2537.09000 1528.60200
[12/05 13:51:42    119s] <CMD> zoomBox 2535.19600 1526.97800 2537.28600 1528.69400
[12/05 13:51:50    119s] <CMD> zoomBox 2534.90700 1526.84400 2537.36600 1528.86300
[12/05 13:51:50    119s] <CMD> zoomBox 2534.23900 1526.49200 2537.64200 1529.28600
[12/05 13:51:51    119s] <CMD> zoomBox 2533.61200 1525.96800 2538.32300 1529.83600
[12/05 13:51:51    119s] <CMD> zoomBox 2533.21300 1525.63500 2538.75600 1530.18600
[12/05 13:51:52    119s] <CMD> zoomBox 2532.74500 1525.24300 2539.26600 1530.59700
[12/05 13:51:52    119s] <CMD> zoomBox 2531.82900 1524.24600 2540.85500 1531.65700
[12/05 13:51:52    119s] <CMD> zoomBox 2531.24000 1522.86200 2543.73300 1533.12000
[12/05 13:51:53    119s] <CMD> zoomBox 2530.58000 1521.00200 2547.87200 1535.20000
[12/05 13:51:53    119s] <CMD> zoomBox 2529.67500 1518.43100 2553.61000 1538.08400
[12/05 13:51:54    120s] <CMD> zoomBox 2518.45100 1511.87700 2557.42700 1543.88000
[12/05 13:51:54    120s] <CMD> zoomBox 2498.79200 1500.94200 2562.25800 1553.05400
[12/05 13:51:54    120s] <CMD> zoomBox 2466.77900 1483.13600 2570.12400 1567.99300
[12/05 13:51:55    120s] <CMD> zoomBox 2460.08600 1476.05300 2581.66900 1575.88500
[12/05 13:51:56    120s] <CMD> zoomBox 2454.01700 1467.58900 2597.05500 1585.03800
[12/05 13:52:27    122s] <CMD> fit
[12/05 13:53:41    127s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 13:53:41    127s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/05 13:53:41    127s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:07.0/0:28:35.3 (0.1), mem = 1939.3M
[12/05 13:53:41    127s]  Reset EOS DB
[12/05 13:53:41    127s] Ignoring AAE DB Resetting ...
[12/05 13:53:41    127s] Extraction called for design 'CHIP' of instances=29950 and nets=1345 using extraction engine 'postRoute' at effort level 'high' .
[12/05 13:53:41    127s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[12/05 13:53:41    127s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[12/05 13:53:41    127s]  Min pitch recieved = 2240 
[12/05 13:53:41    127s] IQuantus Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.
[12/05 13:53:41    127s] 
[12/05 13:53:41    127s] IQuantus Extraction engine initialization using 1 tech files:
[12/05 13:53:41    127s] 	/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/CHIP.inn.dat/libs/mmmc/RC_Corner/icecaps.tch at temperature 25C . 
[12/05 13:53:41    127s] 
[12/05 13:53:41    127s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 13:53:42    127s] Reading layer map file '/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/CHIP.inn.dat/libs/misc/lefdef.layermap.cmd'.
[12/05 13:53:42    127s] lef metal layer metal1 (1) mapped to tech layer ME1_C (6) 
[12/05 13:53:42    127s] lef metal layer metal2 (2) mapped to tech layer ME2_C (8) 
[12/05 13:53:42    127s] lef metal layer metal3 (3) mapped to tech layer ME3_C (10) 
[12/05 13:53:42    127s] lef metal layer metal4 (4) mapped to tech layer ME4_C (12) 
[12/05 13:53:42    127s] lef metal layer metal5 (5) mapped to tech layer ME5_C (14) 
[12/05 13:53:42    127s] lef metal layer metal6 (6) mapped to tech layer ME6_C (18) 
[12/05 13:53:42    127s] lef via layer via (2) mapped to tech layer VIA1 (7) 
[12/05 13:53:42    127s] lef via layer via2 (3) mapped to tech layer VIA2 (9) 
[12/05 13:53:42    127s] lef via layer via3 (4) mapped to tech layer VIA3 (11) 
[12/05 13:53:42    127s] lef via layer via4 (5) mapped to tech layer VIA4 (13) 
[12/05 13:53:42    127s] lef via layer via5 (6) mapped to tech layer VIA5 (16) 
[12/05 13:53:42    127s] **WARN: (IMPEXT-1241):	No poly layer found in the layermap file, '/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/CHIP.inn.dat/libs/misc/lefdef.layermap.cmd'.
[12/05 13:53:42    127s] Type 'man IMPEXT-1241' for more detail.
[12/05 13:53:42    127s] **WARN: (IMPEXT-1242):	No cut layer found between poly layer and first metal layer in layermap file '/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/CHIP.inn.dat/libs/misc/lefdef.layermap.cmd'.
[12/05 13:53:42    127s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 13:53:42    127s] IQuantus Extraction engine initialized successfully.
[12/05 13:53:42    127s] 
[12/05 13:53:42    127s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_05-Dec-2024_13:53:41_7897_Zan6o7/extr.CHIP.extraction_options.log'.
[12/05 13:53:42    127s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2027.191M)
[12/05 13:53:42    127s] QX tile count(x,y) : (28,28)
[12/05 13:53:42    127s] FE-QX grid count(x,y) :  (91,91)
[12/05 13:53:42    127s] Halo size : 11.094000 micron 
[12/05 13:53:42    127s] 
[12/05 13:53:42    127s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2046.211M)
[12/05 13:53:42    128s] Geometry processing of nets STARTED.................... DONE (NETS: 1255  Geometries: 37005  CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2130.164M)
[12/05 13:53:43    128s] 
[12/05 13:53:43    128s] Extraction of Geometries STARTED.
[12/05 13:53:43    128s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 13:53:46    131s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/05 13:53:46    131s] Extraction of Geometries DONE (NETS: 1255  CPU Time: 0:00:03.1  Real Time: 0:00:03.0  MEM: 2206.703M)
[12/05 13:53:46    131s] 
[12/05 13:53:46    131s] Parasitic Network Creation STARTED
[12/05 13:53:46    131s] Creating parasitic data file '/tmp/innovus_temp_7897_ee28_iclab131_l987cK/CHIP_7897_SpAoiQ.rcdb.d' for storing RC.
[12/05 13:53:46    131s] ....................
[12/05 13:53:46    131s] Number of Extracted Resistors     : 29599
[12/05 13:53:46    131s] Number of Extracted Ground Caps   : 30889
[12/05 13:53:46    131s] Number of Extracted Coupling Caps : 13702
[12/05 13:53:46    131s] Parasitic Network Creation DONE (Nets: 1255  CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2230.715M)
[12/05 13:53:46    131s] 
[12/05 13:53:46    131s] IQuantus Extraction engine is being closed... 
[12/05 13:53:46    131s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2230.711M)
[12/05 13:53:46    131s] Opening parasitic data file '/tmp/innovus_temp_7897_ee28_iclab131_l987cK/CHIP_7897_SpAoiQ.rcdb.d' for reading (mem: 2230.711M)
[12/05 13:53:46    131s] processing rcdb (/tmp/innovus_temp_7897_ee28_iclab131_l987cK/CHIP_7897_SpAoiQ.rcdb.d) for hinst (top) of cell (CHIP);
[12/05 13:53:47    132s] Closing parasitic data file '/tmp/innovus_temp_7897_ee28_iclab131_l987cK/CHIP_7897_SpAoiQ.rcdb.d': 0 access done (mem: 2230.711M)
[12/05 13:53:47    132s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2230.711M)
[12/05 13:53:47    132s] IQuantus Fullchip Extraction DONE (CPU Time: 0:00:05.3  Real Time: 0:00:06.0  MEM: 2230.711M)
[12/05 13:53:47    132s] Starting delay calculation for Setup views
[12/05 13:53:47    132s] AAE_INFO: resetNetProps viewIdx 0 
[12/05 13:53:47    132s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 13:53:47    132s] #################################################################################
[12/05 13:53:47    132s] # Design Stage: PostRoute
[12/05 13:53:47    132s] # Design Name: CHIP
[12/05 13:53:47    132s] # Design Mode: 180nm
[12/05 13:53:47    132s] # Analysis Mode: MMMC OCV 
[12/05 13:53:47    132s] # Parasitics Mode: SPEF/RCDB 
[12/05 13:53:47    132s] # Signoff Settings: SI On 
[12/05 13:53:47    132s] #################################################################################
[12/05 13:53:47    132s] AAE_INFO: 1 threads acquired from CTE.
[12/05 13:53:47    132s] Setting infinite Tws ...
[12/05 13:53:47    132s] First Iteration Infinite Tw... 
[12/05 13:53:47    132s] Calculate early delays in OCV mode...
[12/05 13:53:47    132s] Calculate late delays in OCV mode...
[12/05 13:53:47    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 2230.7M, InitMEM = 2230.7M)
[12/05 13:53:47    132s] Start delay calculation (fullDC) (1 T). (MEM=2230.71)
[12/05 13:53:47    132s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[12/05 13:53:47    132s] AAE_INFO: Cdb files are: 
[12/05 13:53:47    132s]  	/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/CHIP.inn.dat/libs/mmmc/u18_ss.cdb
[12/05 13:53:47    132s] 	/RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/CHIP.inn.dat/libs/mmmc/u18_ff.cdb
[12/05 13:53:47    132s]  
[12/05 13:53:47    132s] Start AAE Lib Loading. (MEM=2242.32)
[12/05 13:53:48    133s] End AAE Lib Loading. (MEM=2290.02 CPU=0:00:00.7 Real=0:00:01.0)
[12/05 13:53:48    133s] End AAE Lib Interpolated Model. (MEM=2290.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 13:53:48    133s] Opening parasitic data file '/tmp/innovus_temp_7897_ee28_iclab131_l987cK/CHIP_7897_SpAoiQ.rcdb.d' for reading (mem: 2270.938M)
[12/05 13:53:48    133s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2270.9M)
[12/05 13:53:48    133s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 13:53:48    133s] Type 'man IMPESI-3086' for more detail.
[12/05 13:53:48    133s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/05 13:53:48    133s] Type 'man IMPESI-3086' for more detail.
[12/05 13:53:48    133s] Total number of fetched objects 1358
[12/05 13:53:48    133s] AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
[12/05 13:53:48    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 13:53:48    133s] End delay calculation. (MEM=2256.46 CPU=0:00:00.4 REAL=0:00:00.0)
[12/05 13:53:48    133s] End delay calculation (fullDC). (MEM=2219.84 CPU=0:00:01.2 REAL=0:00:01.0)
[12/05 13:53:48    133s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2219.8M) ***
[12/05 13:53:48    133s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2219.8M)
[12/05 13:53:48    133s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 13:53:48    133s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2219.8M)
[12/05 13:53:48    133s] Starting SI iteration 2
[12/05 13:53:49    133s] Calculate early delays in OCV mode...
[12/05 13:53:49    133s] Calculate late delays in OCV mode...
[12/05 13:53:49    133s] Start delay calculation (fullDC) (1 T). (MEM=2067.96)
[12/05 13:53:49    133s] End AAE Lib Interpolated Model. (MEM=2067.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 13:53:49    133s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/05 13:53:49    133s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1358. 
[12/05 13:53:49    133s] Total number of fetched objects 1358
[12/05 13:53:49    133s] AAE_INFO-618: Total number of nets in the design is 1345,  0.4 percent of the nets selected for SI analysis
[12/05 13:53:49    133s] End delay calculation. (MEM=2106.12 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 13:53:49    133s] End delay calculation (fullDC). (MEM=2106.12 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 13:53:49    133s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2106.1M) ***
[12/05 13:53:49    133s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:02:14 mem=2106.1M)
[12/05 13:53:49    133s] Effort level <high> specified for reg2reg path_group
[12/05 13:53:49    134s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2070.1M
[12/05 13:53:49    134s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2070.1M
[12/05 13:53:49    134s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2070.1M
[12/05 13:53:49    134s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2070.1M
[12/05 13:53:49    134s] Use non-trimmed site array because memory saving is not enough.
[12/05 13:53:49    134s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2076.7M
[12/05 13:53:49    134s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.013, MEM:2076.7M
[12/05 13:53:49    134s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.047, MEM:2076.7M
[12/05 13:53:49    134s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.056, MEM:2076.7M
[12/05 13:53:49    134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2076.7M
[12/05 13:53:49    134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2076.7M
[12/05 13:53:51    134s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.010  | 31.077  | 14.010  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 13:53:51    134s] Density: 0.748%
       (126.299% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 13:53:51    134s] Total CPU time: 7.31 sec
[12/05 13:53:51    134s] Total Real time: 10.0 sec
[12/05 13:53:51    134s] Total Memory Usage: 2089.96875 Mbytes
[12/05 13:53:51    134s] Info: pop threads available for lower-level modules during optimization.
[12/05 13:53:51    134s] Reset AAE Options
[12/05 13:53:51    134s] *** timeDesign #1 [finish] : cpu/real = 0:00:07.3/0:00:10.1 (0.7), totSession cpu/real = 0:02:14.3/0:28:45.3 (0.1), mem = 2090.0M
[12/05 13:53:51    134s] 
[12/05 13:53:51    134s] =============================================================================================
[12/05 13:53:51    134s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/05 13:53:51    134s] =============================================================================================
[12/05 13:53:51    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 13:53:51    134s] ---------------------------------------------------------------------------------------------
[12/05 13:53:51    134s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 13:53:51    134s] [ ExtractRC              ]      1   0:00:06.3  (  62.4 % )     0:00:06.3 /  0:00:05.3    0.8
[12/05 13:53:51    134s] [ TimingUpdate           ]      2   0:00:00.0  (   0.4 % )     0:00:01.8 /  0:00:01.7    0.9
[12/05 13:53:51    134s] [ FullDelayCalc          ]      1   0:00:01.7  (  17.2 % )     0:00:01.7 /  0:00:01.6    0.9
[12/05 13:53:51    134s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:01.9 /  0:00:00.3    0.2
[12/05 13:53:51    134s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/05 13:53:51    134s] [ DrvReport              ]      1   0:00:01.7  (  16.6 % )     0:00:01.7 /  0:00:00.1    0.0
[12/05 13:53:51    134s] [ GenerateReports        ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[12/05 13:53:51    134s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 13:53:51    134s] ---------------------------------------------------------------------------------------------
[12/05 13:53:51    134s]  timeDesign #1 TOTAL                0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:07.3    0.7
[12/05 13:53:51    134s] ---------------------------------------------------------------------------------------------
[12/05 13:53:51    134s] 
[12/05 13:55:24    140s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/05 13:55:24    140s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/05 13:55:24    140s] *** timeDesign #2 [begin] : totSession cpu/real = 0:02:20.2/0:30:18.6 (0.1), mem = 2090.0M
[12/05 13:55:24    140s]  Reset EOS DB
[12/05 13:55:24    140s] Ignoring AAE DB Resetting ...
[12/05 13:55:24    140s] Closing parasitic data file '/tmp/innovus_temp_7897_ee28_iclab131_l987cK/CHIP_7897_SpAoiQ.rcdb.d': 1255 access done (mem: 2089.969M)
[12/05 13:55:24    140s] Extraction called for design 'CHIP' of instances=29950 and nets=1345 using extraction engine 'postRoute' at effort level 'high' .
[12/05 13:55:24    140s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'CHIP'. Number of corners is 1.
[12/05 13:55:25    140s] No changed net or region found. No need to perform incremental extraction.
[12/05 13:55:25    140s] Effort level <high> specified for reg2reg path_group
[12/05 13:55:25    140s] All LLGs are deleted
[12/05 13:55:25    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2071.0M
[12/05 13:55:25    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2071.0M
[12/05 13:55:25    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.0M
[12/05 13:55:25    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2071.0M
[12/05 13:55:25    140s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2071.0M
[12/05 13:55:25    140s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:2071.0M
[12/05 13:55:25    140s] Fast DP-INIT is on for default
[12/05 13:55:25    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:2071.0M
[12/05 13:55:25    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2071.0M
[12/05 13:55:25    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2071.0M
[12/05 13:55:25    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2071.0M
[12/05 13:55:25    140s] Starting delay calculation for Hold views
[12/05 13:55:25    140s] AAE_INFO: resetNetProps viewIdx 1 
[12/05 13:55:25    140s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 13:55:25    140s] #################################################################################
[12/05 13:55:25    140s] # Design Stage: PostRoute
[12/05 13:55:25    140s] # Design Name: CHIP
[12/05 13:55:25    140s] # Design Mode: 180nm
[12/05 13:55:25    140s] # Analysis Mode: MMMC OCV 
[12/05 13:55:25    140s] # Parasitics Mode: SPEF/RCDB 
[12/05 13:55:25    140s] # Signoff Settings: SI On 
[12/05 13:55:25    140s] #################################################################################
[12/05 13:55:25    140s] AAE_INFO: 1 threads acquired from CTE.
[12/05 13:55:25    140s] Setting infinite Tws ...
[12/05 13:55:25    140s] First Iteration Infinite Tw... 
[12/05 13:55:25    140s] Calculate late delays in OCV mode...
[12/05 13:55:25    140s] Calculate early delays in OCV mode...
[12/05 13:55:25    140s] Topological Sorting (REAL = 0:00:00.0, MEM = 2069.0M, InitMEM = 2069.0M)
[12/05 13:55:25    140s] Start delay calculation (fullDC) (1 T). (MEM=2068.98)
[12/05 13:55:25    140s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/05 13:55:25    140s] End AAE Lib Interpolated Model. (MEM=2080.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 13:55:25    140s] Opening parasitic data file '/tmp/innovus_temp_7897_ee28_iclab131_l987cK/CHIP_7897_SpAoiQ.rcdb.d' for reading (mem: 2080.594M)
[12/05 13:55:25    140s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2097.3M)
[12/05 13:55:25    141s] Total number of fetched objects 1358
[12/05 13:55:25    141s] AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
[12/05 13:55:25    141s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 13:55:25    141s] End delay calculation. (MEM=2113.02 CPU=0:00:00.4 REAL=0:00:00.0)
[12/05 13:55:25    141s] End delay calculation (fullDC). (MEM=2113.02 CPU=0:00:00.5 REAL=0:00:00.0)
[12/05 13:55:25    141s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2113.0M) ***
[12/05 13:55:25    141s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2113.0M)
[12/05 13:55:25    141s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 13:55:25    141s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2113.0M)
[12/05 13:55:25    141s] Starting SI iteration 2
[12/05 13:55:25    141s] Calculate late delays in OCV mode...
[12/05 13:55:25    141s] Calculate early delays in OCV mode...
[12/05 13:55:25    141s] Start delay calculation (fullDC) (1 T). (MEM=2076.14)
[12/05 13:55:25    141s] End AAE Lib Interpolated Model. (MEM=2076.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 13:55:25    141s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[12/05 13:55:25    141s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 1358. 
[12/05 13:55:25    141s] Total number of fetched objects 1358
[12/05 13:55:25    141s] AAE_INFO-618: Total number of nets in the design is 1345,  0.0 percent of the nets selected for SI analysis
[12/05 13:55:25    141s] End delay calculation. (MEM=2114.3 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 13:55:25    141s] End delay calculation (fullDC). (MEM=2114.3 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 13:55:25    141s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2114.3M) ***
[12/05 13:55:26    141s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:21 mem=2114.3M)
[12/05 13:55:26    141s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.239  |  0.239  | 19.699  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   595   |   247   |   366   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/05 13:55:26    141s] Density: 0.748%
       (126.299% with Fillers)
------------------------------------------------------------------
Reported timing to dir timingReports
[12/05 13:55:26    141s] Total CPU time: 1.19 sec
[12/05 13:55:26    141s] Total Real time: 2.0 sec
[12/05 13:55:26    141s] Total Memory Usage: 2047.5625 Mbytes
[12/05 13:55:26    141s] Reset AAE Options
[12/05 13:55:26    141s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.2/0:00:01.8 (0.6), totSession cpu/real = 0:02:21.4/0:30:20.4 (0.1), mem = 2047.6M
[12/05 13:55:26    141s] 
[12/05 13:55:26    141s] =============================================================================================
[12/05 13:55:26    141s]  Final TAT Report for timeDesign #2                                             20.15-s105_1
[12/05 13:55:26    141s] =============================================================================================
[12/05 13:55:26    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/05 13:55:26    141s] ---------------------------------------------------------------------------------------------
[12/05 13:55:26    141s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 13:55:26    141s] [ ExtractRC              ]      1   0:00:00.7  (  40.5 % )     0:00:00.7 /  0:00:00.1    0.2
[12/05 13:55:26    141s] [ TimingUpdate           ]      1   0:00:00.0  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[12/05 13:55:26    141s] [ FullDelayCalc          ]      1   0:00:00.7  (  37.4 % )     0:00:00.7 /  0:00:00.7    1.0
[12/05 13:55:26    141s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.4 % )     0:00:00.9 /  0:00:00.9    1.0
[12/05 13:55:26    141s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/05 13:55:26    141s] [ GenerateReports        ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/05 13:55:26    141s] [ MISC                   ]          0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.2    0.9
[12/05 13:55:26    141s] ---------------------------------------------------------------------------------------------
[12/05 13:55:26    141s]  timeDesign #2 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.2    0.6
[12/05 13:55:26    141s] ---------------------------------------------------------------------------------------------
[12/05 13:55:26    141s] 
[12/05 13:56:13    144s] <CMD> getMultiCpuUsage -localCpu
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -quiet -area
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -check_only -quiet
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/05 13:56:13    144s] <CMD> get_verify_drc_mode -limit -quiet
[12/05 13:56:17    144s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/05 13:56:17    144s] <CMD> verify_drc
[12/05 13:56:17    144s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/05 13:56:17    144s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/05 13:56:17    144s]  *** Starting Verify DRC (MEM: 2049.6) ***
[12/05 13:56:17    144s] 
[12/05 13:56:17    144s] #create default rule from bind_ndr_rule rule=0x7fcc999e2ed0 0x7fcc4780e018
[12/05 13:56:17    144s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/05 13:56:17    144s]   VERIFY DRC ...... Starting Verification
[12/05 13:56:17    144s]   VERIFY DRC ...... Initializing
[12/05 13:56:17    144s]   VERIFY DRC ...... Deleting Existing Violations
[12/05 13:56:17    144s]   VERIFY DRC ...... Creating Sub-Areas
[12/05 13:56:17    144s]   VERIFY DRC ...... Using new threading
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 249.600 249.600} 1 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {249.600 0.000 499.200 249.600} 2 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {499.200 0.000 748.800 249.600} 3 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {748.800 0.000 998.400 249.600} 4 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {998.400 0.000 1248.000 249.600} 5 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1248.000 0.000 1497.600 249.600} 6 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1497.600 0.000 1747.200 249.600} 7 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1747.200 0.000 1996.800 249.600} 8 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1996.800 0.000 2246.400 249.600} 9 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {2246.400 0.000 2496.000 249.600} 10 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {2496.000 0.000 2745.360 249.600} 11 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {0.000 249.600 249.600 499.200} 12 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {249.600 249.600 499.200 499.200} 13 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {499.200 249.600 748.800 499.200} 14 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {748.800 249.600 998.400 499.200} 15 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {998.400 249.600 1248.000 499.200} 16 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1248.000 249.600 1497.600 499.200} 17 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1497.600 249.600 1747.200 499.200} 18 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1747.200 249.600 1996.800 499.200} 19 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1996.800 249.600 2246.400 499.200} 20 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {2246.400 249.600 2496.000 499.200} 21 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {2496.000 249.600 2745.360 499.200} 22 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {0.000 499.200 249.600 748.800} 23 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {249.600 499.200 499.200 748.800} 24 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {499.200 499.200 748.800 748.800} 25 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {748.800 499.200 998.400 748.800} 26 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {998.400 499.200 1248.000 748.800} 27 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1248.000 499.200 1497.600 748.800} 28 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1497.600 499.200 1747.200 748.800} 29 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1747.200 499.200 1996.800 748.800} 30 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1996.800 499.200 2246.400 748.800} 31 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {2246.400 499.200 2496.000 748.800} 32 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {2496.000 499.200 2745.360 748.800} 33 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {0.000 748.800 249.600 998.400} 34 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {249.600 748.800 499.200 998.400} 35 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {499.200 748.800 748.800 998.400} 36 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {748.800 748.800 998.400 998.400} 37 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {998.400 748.800 1248.000 998.400} 38 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1248.000 748.800 1497.600 998.400} 39 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1497.600 748.800 1747.200 998.400} 40 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1747.200 748.800 1996.800 998.400} 41 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1996.800 748.800 2246.400 998.400} 42 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {2246.400 748.800 2496.000 998.400} 43 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {2496.000 748.800 2745.360 998.400} 44 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {0.000 998.400 249.600 1248.000} 45 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {249.600 998.400 499.200 1248.000} 46 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {499.200 998.400 748.800 1248.000} 47 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {748.800 998.400 998.400 1248.000} 48 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {998.400 998.400 1248.000 1248.000} 49 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1248.000 998.400 1497.600 1248.000} 50 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1497.600 998.400 1747.200 1248.000} 51 of 121
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/05 13:56:17    144s]   VERIFY DRC ...... Sub-Area: {1747.200 998.400 1996.800 1248.000} 52 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1996.800 998.400 2246.400 1248.000} 53 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2246.400 998.400 2496.000 1248.000} 54 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2496.000 998.400 2745.360 1248.000} 55 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {0.000 1248.000 249.600 1497.600} 56 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {249.600 1248.000 499.200 1497.600} 57 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {499.200 1248.000 748.800 1497.600} 58 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {748.800 1248.000 998.400 1497.600} 59 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {998.400 1248.000 1248.000 1497.600} 60 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1248.000 1248.000 1497.600 1497.600} 61 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1497.600 1248.000 1747.200 1497.600} 62 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1747.200 1248.000 1996.800 1497.600} 63 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1996.800 1248.000 2246.400 1497.600} 64 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2246.400 1248.000 2496.000 1497.600} 65 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2496.000 1248.000 2745.360 1497.600} 66 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {0.000 1497.600 249.600 1747.200} 67 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {249.600 1497.600 499.200 1747.200} 68 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {499.200 1497.600 748.800 1747.200} 69 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {748.800 1497.600 998.400 1747.200} 70 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {998.400 1497.600 1248.000 1747.200} 71 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1248.000 1497.600 1497.600 1747.200} 72 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1497.600 1497.600 1747.200 1747.200} 73 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1747.200 1497.600 1996.800 1747.200} 74 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1996.800 1497.600 2246.400 1747.200} 75 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2246.400 1497.600 2496.000 1747.200} 76 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2496.000 1497.600 2745.360 1747.200} 77 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {0.000 1747.200 249.600 1996.800} 78 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {249.600 1747.200 499.200 1996.800} 79 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {499.200 1747.200 748.800 1996.800} 80 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {748.800 1747.200 998.400 1996.800} 81 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {998.400 1747.200 1248.000 1996.800} 82 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1248.000 1747.200 1497.600 1996.800} 83 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1497.600 1747.200 1747.200 1996.800} 84 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1747.200 1747.200 1996.800 1996.800} 85 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1996.800 1747.200 2246.400 1996.800} 86 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2246.400 1747.200 2496.000 1996.800} 87 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2496.000 1747.200 2745.360 1996.800} 88 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {0.000 1996.800 249.600 2246.400} 89 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {249.600 1996.800 499.200 2246.400} 90 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {499.200 1996.800 748.800 2246.400} 91 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {748.800 1996.800 998.400 2246.400} 92 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {998.400 1996.800 1248.000 2246.400} 93 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1248.000 1996.800 1497.600 2246.400} 94 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1497.600 1996.800 1747.200 2246.400} 95 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1747.200 1996.800 1996.800 2246.400} 96 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1996.800 1996.800 2246.400 2246.400} 97 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2246.400 1996.800 2496.000 2246.400} 98 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2496.000 1996.800 2745.360 2246.400} 99 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {0.000 2246.400 249.600 2496.000} 100 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {249.600 2246.400 499.200 2496.000} 101 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {499.200 2246.400 748.800 2496.000} 102 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {748.800 2246.400 998.400 2496.000} 103 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {998.400 2246.400 1248.000 2496.000} 104 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1248.000 2246.400 1497.600 2496.000} 105 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1497.600 2246.400 1747.200 2496.000} 106 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1747.200 2246.400 1996.800 2496.000} 107 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1996.800 2246.400 2246.400 2496.000} 108 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2246.400 2246.400 2496.000 2496.000} 109 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2496.000 2246.400 2745.360 2496.000} 110 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {0.000 2496.000 249.600 2745.360} 111 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {249.600 2496.000 499.200 2745.360} 112 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {499.200 2496.000 748.800 2745.360} 113 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {748.800 2496.000 998.400 2745.360} 114 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {998.400 2496.000 1248.000 2745.360} 115 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1248.000 2496.000 1497.600 2745.360} 116 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1497.600 2496.000 1747.200 2745.360} 117 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1747.200 2496.000 1996.800 2745.360} 118 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {1996.800 2496.000 2246.400 2745.360} 119 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2246.400 2496.000 2496.000 2745.360} 120 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area: {2496.000 2496.000 2745.360 2745.360} 121 of 121
[12/05 13:56:17    145s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/05 13:56:17    145s] 
[12/05 13:56:17    145s]   Verification Complete : 0 Viols.
[12/05 13:56:17    145s] 
[12/05 13:56:17    145s]  *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 15.0M) ***
[12/05 13:56:17    145s] 
[12/05 13:56:17    145s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/05 13:57:02    148s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/05 13:57:02    148s] VERIFY_CONNECTIVITY use new engine.
[12/05 13:57:02    148s] 
[12/05 13:57:02    148s] ******** Start: VERIFY CONNECTIVITY ********
[12/05 13:57:02    148s] Start Time: Thu Dec  5 13:57:02 2024
[12/05 13:57:02    148s] 
[12/05 13:57:02    148s] Design Name: CHIP
[12/05 13:57:02    148s] Database Units: 1000
[12/05 13:57:02    148s] Design Boundary: (0.0000, 0.0000) (2745.3600, 2745.3600)
[12/05 13:57:02    148s] Error Limit = 1000; Warning Limit = 50
[12/05 13:57:02    148s] Check all nets
[12/05 13:57:03    148s] 
[12/05 13:57:03    148s] Begin Summary 
[12/05 13:57:03    148s]   Found no problems or warnings.
[12/05 13:57:03    148s] End Summary
[12/05 13:57:03    148s] 
[12/05 13:57:03    148s] End Time: Thu Dec  5 13:57:03 2024
[12/05 13:57:03    148s] Time Elapsed: 0:00:01.0
[12/05 13:57:03    148s] 
[12/05 13:57:03    148s] ******** End: VERIFY CONNECTIVITY ********
[12/05 13:57:03    148s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/05 13:57:03    148s]   (CPU Time: 0:00:00.2  MEM: 12.000M)
[12/05 13:57:03    148s] 
[12/05 14:00:32    160s] <CMD> set_power_analysis_mode -reset
[12/05 14:00:32    160s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[12/05 14:01:44    164s] <CMD> set_power_output_dir -reset
[12/05 14:01:44    164s] <CMD> set_power_output_dir power_log
[12/05 14:01:44    164s] <CMD> set_default_switching_activity -reset
[12/05 14:01:44    164s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[12/05 14:01:44    164s] <CMD> read_activity_file -reset
[12/05 14:01:44    164s] <CMD> read_activity_file -format FSDB -fsdb_scope TESTBED/u_CHIP -start 0 -end 1000 -fsdb_block {} ../06_POST/CHIP_POST.fsdb
[12/05 14:01:45    164s] #################################################################################
[12/05 14:01:45    164s] # Design Stage: PostRoute
[12/05 14:01:45    164s] # Design Name: CHIP
[12/05 14:01:45    164s] # Design Mode: 180nm
[12/05 14:01:45    164s] # Analysis Mode: MMMC OCV 
[12/05 14:01:45    164s] # Parasitics Mode: SPEF/RCDB 
[12/05 14:01:45    164s] # Signoff Settings: SI On 
[12/05 14:01:45    164s] #################################################################################
[12/05 14:01:45    164s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2121.6M) ***
[12/05 14:01:45    164s] clk(25MHz) <CMD> set_power -reset
[12/05 14:01:56    166s] <CMD> set_powerup_analysis -reset
[12/05 14:01:56    166s] <CMD> set_dynamic_power_simulation -reset
[12/05 14:01:56    166s] <CMD> report_power -rail_analysis_format VS -outfile power_log/CHIP.rpt
[12/05 14:01:56    166s] 
[12/05 14:01:56    166s] Power Net Detected:
[12/05 14:01:56    166s]         Voltage	    Name
[12/05 14:01:56    166s]              0V	    GND
[12/05 14:01:56    166s]           1.62V	    VCC
[12/05 14:01:56    166s] AAE_INFO: resetNetProps viewIdx 0 
[12/05 14:01:56    166s] Starting SI iteration 1 using Infinite Timing Windows
[12/05 14:01:56    166s] #################################################################################
[12/05 14:01:56    166s] # Design Stage: PostRoute
[12/05 14:01:56    166s] # Design Name: CHIP
[12/05 14:01:56    166s] # Design Mode: 180nm
[12/05 14:01:56    166s] # Analysis Mode: MMMC OCV 
[12/05 14:01:56    166s] # Parasitics Mode: SPEF/RCDB 
[12/05 14:01:56    166s] # Signoff Settings: SI On 
[12/05 14:01:56    166s] #################################################################################
[12/05 14:01:56    166s] AAE_INFO: 1 threads acquired from CTE.
[12/05 14:01:56    166s] Setting infinite Tws ...
[12/05 14:01:56    166s] First Iteration Infinite Tw... 
[12/05 14:01:56    166s] Calculate early delays in OCV mode...
[12/05 14:01:56    166s] Calculate late delays in OCV mode...
[12/05 14:01:56    166s] Topological Sorting (REAL = 0:00:00.0, MEM = 2439.1M, InitMEM = 2439.1M)
[12/05 14:01:56    166s] Start delay calculation (fullDC) (1 T). (MEM=2439.13)
[12/05 14:01:56    166s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[12/05 14:01:56    166s] End AAE Lib Interpolated Model. (MEM=2450.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 14:01:57    167s] Total number of fetched objects 1358
[12/05 14:01:57    167s] AAE_INFO-618: Total number of nets in the design is 1345,  100.0 percent of the nets selected for SI analysis
[12/05 14:01:57    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 14:01:57    167s] End delay calculation. (MEM=2414.71 CPU=0:00:00.4 REAL=0:00:01.0)
[12/05 14:01:57    167s] End delay calculation (fullDC). (MEM=2414.71 CPU=0:00:00.5 REAL=0:00:01.0)
[12/05 14:01:57    167s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2414.7M) ***
[12/05 14:01:57    167s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2414.7M)
[12/05 14:01:57    167s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/05 14:01:57    167s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2414.7M)
[12/05 14:01:57    167s] Starting SI iteration 2
[12/05 14:01:57    167s] Calculate early delays in OCV mode...
[12/05 14:01:57    167s] Calculate late delays in OCV mode...
[12/05 14:01:57    167s] Start delay calculation (fullDC) (1 T). (MEM=2270.83)
[12/05 14:01:57    167s] End AAE Lib Interpolated Model. (MEM=2270.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/05 14:01:57    167s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/05 14:01:57    167s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 1358. 
[12/05 14:01:57    167s] Total number of fetched objects 1358
[12/05 14:01:57    167s] AAE_INFO-618: Total number of nets in the design is 1345,  0.4 percent of the nets selected for SI analysis
[12/05 14:01:57    167s] End delay calculation. (MEM=2310 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 14:01:57    167s] End delay calculation (fullDC). (MEM=2310 CPU=0:00:00.0 REAL=0:00:00.0)
[12/05 14:01:57    167s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2310.0M) ***
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Begin Power Analysis
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s]              0V	    GND
[12/05 14:01:57    167s]           1.62V	    VCC
[12/05 14:01:57    167s] Begin Processing Timing Library for Power Calculation
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Begin Processing Timing Library for Power Calculation
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Begin Processing Power Net/Grid for Power Calculation
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.12MB/3491.53MB/1596.32MB)
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Begin Processing Timing Window Data for Power Calculation
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.14MB/3491.53MB/1596.32MB)
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Begin Processing User Attributes
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.16MB/3491.53MB/1596.32MB)
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Begin Processing Signal Activity
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.38MB/3491.53MB/1596.32MB)
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Begin Power Computation
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s]       ----------------------------------------------------------
[12/05 14:01:57    167s]       # of cell(s) missing both power/leakage table: 0
[12/05 14:01:57    167s]       # of cell(s) missing power table: 0
[12/05 14:01:57    167s]       # of cell(s) missing leakage table: 0
[12/05 14:01:57    167s]       # of MSMV cell(s) missing power_level: 0
[12/05 14:01:57    167s]       ----------------------------------------------------------
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.96MB/3491.53MB/1596.32MB)
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Begin Processing User Attributes
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1448.96MB/3491.53MB/1596.32MB)
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1449.04MB/3491.53MB/1596.32MB)
[12/05 14:01:57    167s] 
[12/05 14:01:57    167s] *



[12/05 14:01:57    167s] Total Power
[12/05 14:01:57    167s] -----------------------------------------------------------------------------------------
[12/05 14:01:57    167s] Total Internal Power:        1.12227319 	   45.6641%
[12/05 14:01:57    167s] Total Switching Power:       1.32520354 	   53.9211%
[12/05 14:01:57    167s] Total Leakage Power:         0.01019562 	    0.4148%
[12/05 14:01:57    167s] Total Power:                 2.45767235
[12/05 14:01:57    167s] -----------------------------------------------------------------------------------------
[12/05 14:06:30    181s] <CMD> set_rail_analysis_mode -method static -power_switch_eco false -accuracy xd -power_grid_library {power_log/techonly.cl power_log/stdcells.cl} -process_techgen_em_rules false -enable_rlrp_analysis false -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
[12/05 14:09:01    192s] <CMD> setDrawView place
[12/05 14:09:08    192s] <CMD> create_power_pads -net VCC -auto_fetch
[12/05 14:09:08    192s] <CMD> setDrawView place
[12/05 14:10:13    197s] <CMD> set_pg_nets -net VCC -voltage 1.8 -threshold 1.7
[12/05 14:10:13    197s] <CMD> set_pg_nets -net GND -voltage 0 -threshold 0.1
[12/05 14:10:13    197s] <CMD> set_rail_analysis_domain -name PD -pwrnets { VCC} -gndnets { GND}
[12/05 14:10:13    197s] <CMD> set_power_data -reset
[12/05 14:10:13    197s] <CMD> set_power_data -format current -scale 1 {power_log/static_VCC.ptiavg power_log/static_GND.ptiavg}
[12/05 14:10:13    197s] <CMD> set_power_pads -reset
[12/05 14:10:13    197s] <CMD> set_power_pads -net VCC -format xy -file power_log/CHIP_VCC.pp
[12/05 14:10:13    197s] <CMD> set_power_pads -net GND -format xy -file power_log/CHIP_GND.pp
[12/05 14:10:13    197s] <CMD> set_package -reset
[12/05 14:10:13    197s] <CMD> set_package -spice {} -mapping {}
[12/05 14:10:13    197s] <CMD> set_net_group -reset
[12/05 14:10:13    197s] <CMD> set_advanced_rail_options -reset
[12/05 14:10:13    197s] <CMD> analyze_rail -type domain -results_directory power_log PD
[12/05 14:10:13    197s] -process 180                            # int, default=90, min=2, max=250, user setting
[12/05 14:10:13    197s] This command "analyze_rail -type domain -results_directory power_log ..." required an extra checkout of license vtsxl.
[12/05 14:10:13    197s] Additional license(s) checked out: 1 'Voltus_Power_Integrity_XL' license(s)
[12/05 14:10:14    197s] 
[12/05 14:10:14    197s] 
[12/05 14:10:14    197s] Started Rail Analysis at 14:10:13 12/05/2024
[12/05 14:10:14    197s] 
[12/05 14:10:14    197s] 
[12/05 14:10:14    197s] Multi-CPU Configuration:
[12/05 14:10:14    197s] 	#CPU: 1
[12/05 14:10:14    197s] 	Mode: local
[12/05 14:10:14    197s] 	Host: ee28
[12/05 14:10:14    197s] 
[12/05 14:10:14    197s] 
[12/05 14:10:14    197s] 
[12/05 14:10:14    197s] Running OCI  extraction for /tmp/innovus_temp_7897_ee28_iclab131_l987cK/eps_out_7897.def.gz ...
[12/05 14:10:14    197s] 
[12/05 14:10:14    197s] Extraction option setup as:
[12/05 14:10:14    197s] setenv gray_data NONE
[12/05 14:10:14    197s] setenv enable_cluster_overhang_via false
[12/05 14:10:14    197s] setenv enable_dfm_mask_conflict_shape false
[12/05 14:10:14    197s] Begin Preparing Data for Parasitic Extraction
[12/05 14:10:16    197s] Extracting following DFM effects:
[12/05 14:10:16    197s] MetalFill        : n/a
[12/05 14:10:16    197s] WEE Effects      : n/a
[12/05 14:10:16    197s] Erosion Effects  : n/a
[12/05 14:10:16    197s] T/B Enlargements : ON
[12/05 14:10:16    197s] R(w) Effects     : n/a
[12/05 14:10:16    197s] R(w,s) Effects   : n/a
[12/05 14:10:16    197s] R(sw,st) Effects : n/a
[12/05 14:10:16    197s] TC(w) Effects    : n/a
[12/05 14:10:16    197s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[12/05 14:10:16    197s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=18.77MB/6697.21MB/2063.41MB)
[12/05 14:10:16    197s] 
[12/05 14:10:16    197s] Extraction option setup as:
[12/05 14:10:16    197s] setenv gray_data NONE
[12/05 14:10:16    197s] setenv enable_cluster_overhang_via false
[12/05 14:10:16    197s] setenv enable_dfm_mask_conflict_shape false
[12/05 14:10:16    197s] Begin Parasitic Extraction
[12/05 14:10:16    197s] Extracting Progress:
[12/05 14:10:16    197s]     0% at 14:10:16 12/05/2024
[12/05 14:10:22    197s]   100% at 14:10:22 12/05/2024
[12/05 14:10:22    197s] Ended Parasitic Extraction: (cpu=0:00:02, real=0:00:05, mem(process/total/peak)=9.74MB/5898.79MB/2063.41MB)
[12/05 14:10:22    197s] 
[12/05 14:10:22    197s] 
[12/05 14:10:22    197s] Analyze Rail Settings:
[12/05 14:10:22    197s] 	Temp directory: /tmp/innovus_temp_7897_ee28_iclab131_l987cK
[12/05 14:10:22    197s] 	Output directory: power_log
[12/05 14:10:22    197s] 	Run directory: power_log/PD_25C_avg_2/
[12/05 14:10:22    197s] 
[12/05 14:10:22    197s] 
[12/05 14:10:22    197s] Invoking: "/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd power_log/PD_25C_avg_2/voltus_rail_smg.GND.cmd -l power_log/PD_25C_avg_2/voltus_rail_smg.GND.log" ...
[12/05 14:10:22    197s] Begin Merging power grid
[12/05 14:10:22    197s] Tech reference temperature: 25
[12/05 14:10:22    197s] Target temperature: 25
[12/05 14:10:22    197s] 
[12/05 14:10:22    197s] Grid Statistics of Net GND:
[12/05 14:10:22    197s] - NODE
[12/05 14:10:22    197s]   Total node: 34451
[12/05 14:10:22    197s]     Top Level grid node: 34319
[12/05 14:10:22    197s]       Top level interface node: 29422
[12/05 14:10:22    197s]     Missing interface node: 132
[12/05 14:10:22    197s]     Cell internal node: 0
[12/05 14:10:22    197s] - ELEM
[12/05 14:10:22    197s]   Total element: 42570
[12/05 14:10:22    197s]     Top Level grid element: 42570
[12/05 14:10:22    197s]     Cell internal element: 0
[12/05 14:10:22    197s] - INST
[12/05 14:10:22    197s]   Instance logically connected: 29414
[12/05 14:10:22    197s]     Tech: 0
[12/05 14:10:22    197s]     StdCell: 29410
[12/05 14:10:22    197s]     Macro:
[12/05 14:10:22    197s]       Early: 4
[12/05 14:10:22    197s]       IR: 0
[12/05 14:10:22    197s]       EM: 0
[12/05 14:10:22    197s]     Current Region:  0
[12/05 14:10:22    197s]   Dropped instance due to missing/incomplete cell library: 0
[12/05 14:10:22    197s] - TAP
[12/05 14:10:22    197s]   Total tap: 29554
[12/05 14:10:22    197s] 
[12/05 14:10:22    197s] Ended Merging power grid: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=29.65MB/7977.14MB/2063.41MB)
[12/05 14:10:23    197s] Invoking: "/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd power_log/PD_25C_avg_2/voltus_rail_smg.VCC.cmd -l power_log/PD_25C_avg_2/voltus_rail_smg.VCC.log" ...
[12/05 14:10:23    197s] Begin Merging power grid
[12/05 14:10:23    197s] Tech reference temperature: 25
[12/05 14:10:23    197s] Target temperature: 25
[12/05 14:10:23    197s] 
[12/05 14:10:23    197s] Grid Statistics of Net VCC:
[12/05 14:10:23    197s] - NODE
[12/05 14:10:23    197s]   Total node: 34173
[12/05 14:10:23    197s]     Top Level grid node: 34041
[12/05 14:10:23    197s]       Top level interface node: 29422
[12/05 14:10:23    197s]     Missing interface node: 132
[12/05 14:10:23    197s]     Cell internal node: 0
[12/05 14:10:23    197s] - ELEM
[12/05 14:10:23    197s]   Total element: 42052
[12/05 14:10:23    197s]     Top Level grid element: 42052
[12/05 14:10:23    197s]     Cell internal element: 0
[12/05 14:10:23    197s] - INST
[12/05 14:10:23    197s]   Instance logically connected: 29414
[12/05 14:10:23    197s]     Tech: 0
[12/05 14:10:23    197s]     StdCell: 29410
[12/05 14:10:23    197s]     Macro:
[12/05 14:10:23    197s]       Early: 4
[12/05 14:10:23    197s]       IR: 0
[12/05 14:10:23    197s]       EM: 0
[12/05 14:10:23    197s]     Current Region:  0
[12/05 14:10:23    197s]   Dropped instance due to missing/incomplete cell library: 0
[12/05 14:10:23    197s] - TAP
[12/05 14:10:23    197s]   Total tap: 29554
[12/05 14:10:23    197s] 
[12/05 14:10:23    197s] Ended Merging power grid: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=28.16MB/7977.14MB/2063.41MB)
[12/05 14:10:23    197s] 
[12/05 14:10:23    197s] Begin Preparing Data for Rail Analysis
[12/05 14:10:23    197s] 
[12/05 14:10:23    197s] Net GND
[12/05 14:10:23    197s]   Power Pin Location File: /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/power_log/CHIP_GND.pp
[12/05 14:10:23    197s]   # Voltage Source Added/Total (%): 96/96 (100.00%)
[12/05 14:10:23    197s] 
[12/05 14:10:23    197s]   Power Database: power_log/static_GND.ptiavg
[12/05 14:10:23    197s]   # Current Taps Matched/Total (%): 1237/1237 (100.00%)
[12/05 14:10:23    197s]   # Instances Matched: 1237
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] Net VCC
[12/05 14:10:24    197s]   Power Pin Location File: /RAID2/COURSE/iclab/iclab131/Lab12/Exercise/05_APR/power_log/CHIP_VCC.pp
[12/05 14:10:24    197s]   # Voltage Source Added/Total (%): 96/96 (100.00%)
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s]   Power Database: power_log/static_VCC.ptiavg
[12/05 14:10:24    197s]   # Current Taps Matched/Total (%): 1237/1237 (100.00%)
[12/05 14:10:24    197s]   # Instances Matched: 1237
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] Begin PowerGrid Integrity Analysis
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] Begin Redistribute Disconnected Cap
[12/05 14:10:24    197s] Ended Redistribute Disconnected Cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=117.89MB/6617.01MB/2063.41MB)
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=118.91MB/6617.01MB/2063.41MB)
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] Ended Preparing Data for Rail Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=116.17MB/6617.01MB/2063.41MB)
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] Begin Steady-State Analysis
[12/05 14:10:24    197s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=147.09MB/12809.88MB/2063.41MB)
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] 
[12/05 14:10:24    197s] Begin Report Generation
[12/05 14:10:25    197s] 
[12/05 14:10:25    197s] 
[12/05 14:10:25    197s] Net GND:
[12/05 14:10:25    197s] 
[12/05 14:10:25    197s] 
[12/05 14:10:25    197s] Begin Preparing Database for Report Generation
[12/05 14:10:25    197s] 
[12/05 14:10:25    197s] Circuit profile:
[12/05 14:10:25    197s]                                                       Current    Voltage
[12/05 14:10:25    197s] Layer Name                       Nodes   Resistors    Sources    Sources
[12/05 14:10:25    197s] ----- --------------------  ----------  ----------  ---------  ---------
[12/05 14:10:25    197s] 0     ME6_C                         24           0         24         16
[12/05 14:10:25    197s] 1     ME5_C                         24           0         24         16
[12/05 14:10:25    197s] 2     ME4_C                         24           0         24         16
[12/05 14:10:25    197s] 3     ME3_C                       1206        1138         24         16
[12/05 14:10:25    197s] 4     VIA2                           0        1182          0          0
[12/05 14:10:25    197s] 5     ME2_C                       8619        8556         24         16
[12/05 14:10:25    197s] 6     VIA1                           0        7377          0          0
[12/05 14:10:25    197s] 7     ME1_C                      24554       24317      17114         16
[12/05 14:10:25    197s]                             ----------  ----------  ---------  ---------
[12/05 14:10:25    197s] 8     Circuit total              34452       42570      17234         96
[12/05 14:10:25    197s] 
[12/05 14:10:25    197s] Note: 48 current sources are disconnected.
[12/05 14:10:25    197s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=343.50MB/13067.08MB/2063.41MB)
[12/05 14:10:25    197s] 
[12/05 14:10:25    197s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=343.64MB/13067.08MB/2063.41MB)
[12/05 14:10:27    197s] 
[12/05 14:10:27    197s] Begin IR Drop (Linear) Report Generation
[12/05 14:10:27    197s]   Voltage: 0
[12/05 14:10:27    197s]   Threshold: 0.1
[12/05 14:10:27    197s]   Minimum, Average, Maximum IR Drop: 0.000V, 52.087uV, 0.186mV
[12/05 14:10:27    197s]     Range 1(   0.163mV  -     0.186mV ):        93 (  0.27%)
[12/05 14:10:27    197s]     Range 2(   0.140mV  -     0.163mV ):      1930 (  5.61%)
[12/05 14:10:27    197s]     Range 3(   0.116mV  -     0.140mV ):      1690 (  4.91%)
[12/05 14:10:27    197s]     Range 4(  93.079uV  -     0.116mV ):      1099 (  3.19%)
[12/05 14:10:27    197s]     Range 5(  69.809uV  -    93.079uV ):      2879 (  8.37%)
[12/05 14:10:27    197s]     Range 6(  46.539uV  -    69.809uV ):      8777 ( 25.51%)
[12/05 14:10:27    197s]     Range 7(  23.270uV  -    46.539uV ):      8982 ( 26.11%)
[12/05 14:10:27    197s]     Range 8(    0.000V  -    23.270uV ):      8953 ( 26.02%)
[12/05 14:10:27    197s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 14:10:27    197s]     Layer with maximum IR Drop:  ME1_C
[12/05 14:10:27    197s]       ME6_C: 0 [0 - 0]
[12/05 14:10:27    197s]       ME5_C: 0 [0 - 0]
[12/05 14:10:27    197s]       ME4_C: 0 [0 - 0]
[12/05 14:10:27    197s]       ME3_C: 0.00014689 [0 - 0.00014689]
[12/05 14:10:27    197s]       ME2_C: 0.00015104 [0 - 0.00015104]
[12/05 14:10:27    197s]       ME1_C: 0.00018616 [0 - 0.00018616]
[12/05 14:10:27    197s]   IR Report: power_log/PD_25C_avg_2/Reports/GND/GND.main.rpt
[12/05 14:10:27    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/GND/ir_linear.gif
[12/05 14:10:27    197s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=381.37MB/13067.08MB/2063.41MB)
[12/05 14:10:27    197s] 
[12/05 14:10:27    197s] 
[12/05 14:10:27    197s] Begin IR Drop (Limit) Report Generation
[12/05 14:10:27    197s]   Voltage: 0
[12/05 14:10:27    197s]   Threshold: 0.1
[12/05 14:10:27    197s]   Minimum, Average, Maximum IR Drop: 0.000V, 52.087uV, 0.186mV
[12/05 14:10:28    197s]     Range 1( 100.000mV  -      0.100V ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 2(  91.667mV  -   100.000mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 3(  83.333mV  -    91.667mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 4(  75.000mV  -    83.333mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 5(  66.667mV  -    75.000mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 6(  58.333mV  -    66.667mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 7(  50.000mV  -    58.333mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 8(  -1.000uV  -    50.000mV ):     34403 (100.00%)
[12/05 14:10:28    197s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 14:10:28    197s]     Layer with maximum IR Drop:  ME1_C
[12/05 14:10:28    197s]       ME6_C: 0 [0 - 0]
[12/05 14:10:28    197s]       ME5_C: 0 [0 - 0]
[12/05 14:10:28    197s]       ME4_C: 0 [0 - 0]
[12/05 14:10:28    197s]       ME3_C: 0.00014689 [0 - 0.00014689]
[12/05 14:10:28    197s]       ME2_C: 0.00015104 [0 - 0.00015104]
[12/05 14:10:28    197s]       ME1_C: 0.00018616 [0 - 0.00018616]
[12/05 14:10:28    197s]   IR Report: power_log/PD_25C_avg_2/Reports/GND/GND.main.rpt
[12/05 14:10:28    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/GND/ir_limit.gif
[12/05 14:10:28    197s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=383.73MB/13067.08MB/2063.41MB)
[12/05 14:10:28    197s] 
[12/05 14:10:28    197s] 
[12/05 14:10:28    197s] Begin Tap Current Report Generation
[12/05 14:10:28    197s]   Minimum, Average, Maximum Tap Current: -10.177uA, -17.254nA, 0.000A
[12/05 14:10:28    197s]   Total Current: -0.297mA
[12/05 14:10:28    197s]     Range 1(  -1.000GA  -    -1.000mA ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 2(  -1.000mA  -  -100.000uA ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 3(-100.000uA  -   -10.000uA ):         2 (  0.01%)
[12/05 14:10:28    197s]     Range 4( -10.000uA  -    -1.000uA ):        23 (  0.13%)
[12/05 14:10:28    197s]     Range 5(  -1.000uA  -  -100.000nA ):       355 (  2.07%)
[12/05 14:10:28    197s]     Range 6(-100.000nA  -   -10.000nA ):       554 (  3.22%)
[12/05 14:10:28    197s]     Range 7( -10.000nA  -    -1.000nA ):       258 (  1.50%)
[12/05 14:10:28    197s]     Range 8(  -1.000nA  -      0.000A ):     15994 ( 93.06%)
[12/05 14:10:28    197s] *** Note: 48 disconnected taps (0.000A) are excluded from the report.
[12/05 14:10:28    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/GND/tc.gif
[12/05 14:10:28    197s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=383.85MB/13067.08MB/2063.41MB)
[12/05 14:10:28    197s] 
[12/05 14:10:28    197s] 
[12/05 14:10:28    197s] Begin Instance Based IR Drop Report Generation
[12/05 14:10:28    197s]   Minimum, Average, Maximum Instance Based IR Drop: 0.000V, 64.529uV, 0.186mV
[12/05 14:10:28    197s]     Range 1( 100.000mV  -      0.100V ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 2(  91.667mV  -   100.000mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 3(  83.333mV  -    91.667mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 4(  75.000mV  -    83.333mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 5(  66.667mV  -    75.000mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 6(  58.333mV  -    66.667mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 7(  50.000mV  -    58.333mV ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 8(  -1.000uV  -    50.000mV ):     17186 (100.00%)
[12/05 14:10:28    197s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 14:10:28    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/GND/iv.gif
[12/05 14:10:28    197s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=384.27MB/13067.08MB/2063.41MB)
[12/05 14:10:28    197s] 
[12/05 14:10:28    197s] 
[12/05 14:10:28    197s] Begin Effective Instance Voltage Report Generation
[12/05 14:10:28    197s] Ended Effective Instance Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=384.30MB/13067.08MB/2063.41MB)
[12/05 14:10:28    197s] 
[12/05 14:10:28    197s] 
[12/05 14:10:28    197s] Begin Voltage Source Current Report Generation
[12/05 14:10:28    197s]   Minimum, Average, Maximum Voltage Source Current: 0.000A, 3.089uA, 38.550uA
[12/05 14:10:28    197s]   Total Current: 0.297mA
[12/05 14:10:28    197s]     Range 1(  33.732uA  -    38.554uA ):         3 (  3.12%)
[12/05 14:10:28    197s]     Range 2(  28.913uA  -    33.732uA ):         3 (  3.12%)
[12/05 14:10:28    197s]     Range 3(  24.094uA  -    28.913uA ):         1 (  1.04%)
[12/05 14:10:28    197s]     Range 4(  19.275uA  -    24.094uA ):         2 (  2.08%)
[12/05 14:10:28    197s]     Range 5(  14.456uA  -    19.275uA ):         0 (  0.00%)
[12/05 14:10:28    197s]     Range 6(   9.638uA  -    14.456uA ):         1 (  1.04%)
[12/05 14:10:28    197s]     Range 7(   4.819uA  -     9.638uA ):         2 (  2.08%)
[12/05 14:10:28    197s]     Range 8(    0.000A  -     4.819uA ):        84 ( 87.50%)
[12/05 14:10:28    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/GND/vc.gif
[12/05 14:10:29    197s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=385.69MB/13067.08MB/2063.41MB)
[12/05 14:10:29    197s] 
[12/05 14:10:29    197s] 
[12/05 14:10:29    197s] Begin Resistor Current Report Generation
[12/05 14:10:29    197s]   Minimum, Average, Maximum Resistor Current: 0.000A, 1.019uA, 38.550uA
[12/05 14:10:29    197s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[12/05 14:10:29    197s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[12/05 14:10:29    197s]     Range 3(  10.000uA  -   100.000uA ):       394 (  0.93%)
[12/05 14:10:29    197s]     Range 4(   1.000uA  -    10.000uA ):     10027 ( 23.55%)
[12/05 14:10:29    197s]     Range 5(   0.100uA  -     1.000uA ):     19158 ( 45.00%)
[12/05 14:10:29    197s]     Range 6(  10.000nA  -     0.100uA ):     11182 ( 26.27%)
[12/05 14:10:29    197s]     Range 7(   1.000nA  -    10.000nA ):      1586 (  3.73%)
[12/05 14:10:29    197s]     Range 8(    0.000A  -     1.000nA ):       223 (  0.52%)
[12/05 14:10:29    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/GND/rc.gif
[12/05 14:10:29    197s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=468.02MB/13067.08MB/2063.41MB)
[12/05 14:10:29    197s] 
[12/05 14:10:29    197s] 
[12/05 14:10:29    197s] Begin Resistor Voltage Report Generation
[12/05 14:10:29    197s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 0.541uV, 19.438uV
[12/05 14:10:30    197s]     Range 1(  17.008uV  -    19.440uV ):         2 (  0.00%)
[12/05 14:10:30    197s]     Range 2(  14.579uV  -    17.008uV ):         3 (  0.01%)
[12/05 14:10:30    197s]     Range 3(  12.149uV  -    14.579uV ):         7 (  0.02%)
[12/05 14:10:30    197s]     Range 4(   9.719uV  -    12.149uV ):        16 (  0.04%)
[12/05 14:10:30    197s]     Range 5(   7.289uV  -     9.719uV ):        36 (  0.08%)
[12/05 14:10:30    197s]     Range 6(   4.860uV  -     7.289uV ):       200 (  0.47%)
[12/05 14:10:30    197s]     Range 7(   2.430uV  -     4.860uV ):      1136 (  2.67%)
[12/05 14:10:30    197s]     Range 8(    0.000V  -     2.430uV ):     41170 ( 96.71%)
[12/05 14:10:30    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/GND/rv.gif
[12/05 14:10:30    197s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=470.53MB/13067.08MB/2063.41MB)
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Begin Power Gate I/Idsat Report Generation
[12/05 14:10:30    197s]   No data found.
[12/05 14:10:30    197s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=470.54MB/13067.08MB/2063.41MB)
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Begin Power Gate Voltage Report Generation
[12/05 14:10:30    197s]   No data found.
[12/05 14:10:30    197s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=470.57MB/13067.08MB/2063.41MB)
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Begin Voltage Across Vias and Contacts Report Generation
[12/05 14:10:30    197s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=470.59MB/13067.08MB/2063.41MB)
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Begin Weak Grid Connectivity Report
[12/05 14:10:30    197s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=470.61MB/13067.08MB/2063.41MB)
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Begin Grid Integrity Report Generation
[12/05 14:10:30    197s]   # Missing Cell Power-Grid Views: 0
[12/05 14:10:30    197s]   # Physically Disconnected Instances: 0
[12/05 14:10:30    197s]   # Instances with Floating Power Pins: 0
[12/05 14:10:30    197s]   # Disconnected Wire Segments: 48
[12/05 14:10:30    197s]   # Weakly Connected Metal Segments: 84
[12/05 14:10:30    197s]   # Dropped Voltage Sources: 0
[12/05 14:10:30    197s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=470.70MB/13067.08MB/2063.41MB)
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Net VCC:
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Begin Preparing Database for Report Generation
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Circuit profile:
[12/05 14:10:30    197s]                                                       Current    Voltage
[12/05 14:10:30    197s] Layer Name                       Nodes   Resistors    Sources    Sources
[12/05 14:10:30    197s] ----- --------------------  ----------  ----------  ---------  ---------
[12/05 14:10:30    197s] 0     ME6_C                         24           0         24         16
[12/05 14:10:30    197s] 1     ME5_C                         24           0         24         16
[12/05 14:10:30    197s] 2     ME4_C                         24           0         24         16
[12/05 14:10:30    197s] 3     ME3_C                       1192        1122         24         16
[12/05 14:10:30    197s] 4     VIA2                           0        1168          0          0
[12/05 14:10:30    197s] 5     ME2_C                       8378        8308         24         16
[12/05 14:10:30    197s] 6     VIA1                           0        7164          0          0
[12/05 14:10:30    197s] 7     ME1_C                      24531       24290      17175         16
[12/05 14:10:30    197s]                             ----------  ----------  ---------  ---------
[12/05 14:10:30    197s] 8     Circuit total              34174       42052      17295         96
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Note: 48 current sources are disconnected.
[12/05 14:10:30    197s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=470.82MB/13067.08MB/2063.41MB)
[12/05 14:10:30    197s] 
[12/05 14:10:30    197s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=470.83MB/13067.08MB/2063.41MB)
[12/05 14:10:32    197s] 
[12/05 14:10:32    197s] Begin IR Drop (Linear) Report Generation
[12/05 14:10:32    197s]   Voltage: 1.8
[12/05 14:10:32    197s]   Threshold: 1.7
[12/05 14:10:32    197s]   Minimum, Average, Maximum IR Drop: 1.800V, 1.800V, 1.800V
[12/05 14:10:33    197s]     Range 1(    1.800V  -      1.800V ):        98 (  0.29%)
[12/05 14:10:33    197s]     Range 2(    1.800V  -      1.800V ):      1512 (  4.43%)
[12/05 14:10:33    197s]     Range 3(    1.800V  -      1.800V ):      2254 (  6.61%)
[12/05 14:10:33    197s]     Range 4(    1.800V  -      1.800V ):      1105 (  3.24%)
[12/05 14:10:33    197s]     Range 5(    1.800V  -      1.800V ):      3107 (  9.10%)
[12/05 14:10:33    197s]     Range 6(    1.800V  -      1.800V ):      8783 ( 25.74%)
[12/05 14:10:33    197s]     Range 7(    1.800V  -      1.800V ):      8802 ( 25.79%)
[12/05 14:10:33    197s]     Range 8(    1.800V  -      1.800V ):      8464 ( 24.80%)
[12/05 14:10:33    197s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 14:10:33    197s]     Layer with maximum IR Drop:  ME1_C
[12/05 14:10:33    197s]       ME6_C: 0 [1.8 - 1.8]
[12/05 14:10:33    197s]       ME5_C: 0 [1.8 - 1.8]
[12/05 14:10:33    197s]       ME4_C: 0 [1.8 - 1.8]
[12/05 14:10:33    197s]       ME3_C: 0.00015044 [1.7998 - 1.8]
[12/05 14:10:33    197s]       ME2_C: 0.00015652 [1.7998 - 1.8]
[12/05 14:10:33    197s]       ME1_C: 0.00019586 [1.7998 - 1.8]
[12/05 14:10:33    197s]   IR Report: power_log/PD_25C_avg_2/Reports/VCC/VCC.main.rpt
[12/05 14:10:33    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/VCC/ir_linear.gif
[12/05 14:10:33    197s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=501.68MB/13067.08MB/2063.41MB)
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s] Begin IR Drop (Limit) Report Generation
[12/05 14:10:33    197s]   Voltage: 1.8
[12/05 14:10:33    197s]   Threshold: 1.7
[12/05 14:10:33    197s]   Minimum, Average, Maximum IR Drop: 1.800V, 1.800V, 1.800V
[12/05 14:10:33    197s]     Range 1(    1.700V  -      1.700V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 2(    1.700V  -      1.708V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 3(    1.708V  -      1.717V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 4(    1.717V  -      1.725V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 5(    1.725V  -      1.733V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 6(    1.733V  -      1.742V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 7(    1.742V  -      1.750V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 8(    1.750V  -      1.800V ):     34125 (100.00%)
[12/05 14:10:33    197s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 14:10:33    197s]     Layer with maximum IR Drop:  ME1_C
[12/05 14:10:33    197s]       ME6_C: 0 [1.8 - 1.8]
[12/05 14:10:33    197s]       ME5_C: 0 [1.8 - 1.8]
[12/05 14:10:33    197s]       ME4_C: 0 [1.8 - 1.8]
[12/05 14:10:33    197s]       ME3_C: 0.00015044 [1.7998 - 1.8]
[12/05 14:10:33    197s]       ME2_C: 0.00015652 [1.7998 - 1.8]
[12/05 14:10:33    197s]       ME1_C: 0.00019586 [1.7998 - 1.8]
[12/05 14:10:33    197s]   IR Report: power_log/PD_25C_avg_2/Reports/VCC/VCC.main.rpt
[12/05 14:10:33    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/VCC/ir_limit.gif
[12/05 14:10:33    197s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.08MB/13067.08MB/2063.41MB)
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s] Begin Tap Current Report Generation
[12/05 14:10:33    197s]   Minimum, Average, Maximum Tap Current: 0.000A, 17.193nA, 10.177uA
[12/05 14:10:33    197s]   Total Current: 0.297mA
[12/05 14:10:33    197s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 3(  10.000uA  -   100.000uA ):         2 (  0.01%)
[12/05 14:10:33    197s]     Range 4(   1.000uA  -    10.000uA ):        23 (  0.13%)
[12/05 14:10:33    197s]     Range 5( 100.000nA  -     1.000uA ):       356 (  2.06%)
[12/05 14:10:33    197s]     Range 6(  10.000nA  -   100.000nA ):       559 (  3.24%)
[12/05 14:10:33    197s]     Range 7(   1.000nA  -    10.000nA ):       264 (  1.53%)
[12/05 14:10:33    197s]     Range 8(    0.000A  -     1.000nA ):     16043 ( 93.02%)
[12/05 14:10:33    197s] *** Note: 48 disconnected taps (0.000A) are excluded from the report.
[12/05 14:10:33    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/VCC/tc.gif
[12/05 14:10:33    197s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.33MB/13067.08MB/2063.41MB)
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s] Begin Instance Based IR Drop Report Generation
[12/05 14:10:33    197s]   Minimum, Average, Maximum Instance Based IR Drop: 1.800V, 1.800V, 1.800V
[12/05 14:10:33    197s]     Range 1(    1.700V  -      1.700V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 2(    1.700V  -      1.708V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 3(    1.708V  -      1.717V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 4(    1.717V  -      1.725V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 5(    1.725V  -      1.733V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 6(    1.733V  -      1.742V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 7(    1.742V  -      1.750V ):         0 (  0.00%)
[12/05 14:10:33    197s]     Range 8(    1.750V  -      1.800V ):     17247 (100.00%)
[12/05 14:10:33    197s] *** Note : 48 disconnected nodes are excluded from the report.
[12/05 14:10:33    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/VCC/iv.gif
[12/05 14:10:33    197s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.37MB/13067.08MB/2063.41MB)
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s] Begin Effective Instance Voltage Report Generation
[12/05 14:10:33    197s] 
[12/05 14:10:33    197s]  Avg EIV:
[12/05 14:10:33    197s]   Minimum, Average, Maximum Effective Instance Voltage: 1.800V, 1.800V, 1.800V
[12/05 14:10:34    197s]     Range 1(    1.799V  -      1.800V ):        78 (  0.27%)
[12/05 14:10:34    197s]     Range 2(    1.800V  -      1.800V ):      1635 (  5.56%)
[12/05 14:10:34    197s]     Range 3(    1.800V  -      1.800V ):      2027 (  6.89%)
[12/05 14:10:34    197s]     Range 4(    1.800V  -      1.800V ):       914 (  3.11%)
[12/05 14:10:34    197s]     Range 5(    1.800V  -      1.800V ):      2651 (  9.01%)
[12/05 14:10:34    197s]     Range 6(    1.800V  -      1.800V ):      7376 ( 25.08%)
[12/05 14:10:34    197s]     Range 7(    1.800V  -      1.800V ):      7343 ( 24.97%)
[12/05 14:10:34    197s]     Range 8(    1.800V  -      1.800V ):      7386 ( 25.11%)
[12/05 14:10:34    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/VCC_GND.avg_div.gif
[12/05 14:10:34    197s]   GIF Limit plot: power_log/PD_25C_avg_2/Reports/VCC_GND.avg_limit_div.gif
[12/05 14:10:34    197s]   **** Note: Histogram and gif file are generated based on elapsed EIV results.
[12/05 14:10:34    197s] Ended Effective Instance Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=520.91MB/13067.08MB/2063.41MB)
[12/05 14:10:34    197s] 
[12/05 14:10:34    197s] 
[12/05 14:10:34    197s] Begin Voltage Source Current Report Generation
[12/05 14:10:34    197s]   Minimum, Average, Maximum Voltage Source Current: -40.212uA, -3.087uA, 0.000A
[12/05 14:10:34    197s]   Total Current: -0.296mA
[12/05 14:10:34    197s]     Range 1( -40.216uA  -   -35.186uA ):         3 (  3.12%)
[12/05 14:10:34    197s]     Range 2( -35.186uA  -   -30.159uA ):         1 (  1.04%)
[12/05 14:10:34    197s]     Range 3( -30.159uA  -   -25.133uA ):         3 (  3.12%)
[12/05 14:10:34    197s]     Range 4( -25.133uA  -   -20.106uA ):         0 (  0.00%)
[12/05 14:10:34    197s]     Range 5( -20.106uA  -   -15.080uA ):         2 (  2.08%)
[12/05 14:10:34    197s]     Range 6( -15.080uA  -   -10.053uA ):         1 (  1.04%)
[12/05 14:10:34    197s]     Range 7( -10.053uA  -    -5.027uA ):         2 (  2.08%)
[12/05 14:10:34    197s]     Range 8(  -5.027uA  -      0.000A ):        84 ( 87.50%)
[12/05 14:10:34    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/VCC/vc.gif
[12/05 14:10:34    197s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=520.94MB/13067.08MB/2063.41MB)
[12/05 14:10:34    197s] 
[12/05 14:10:34    197s] 
[12/05 14:10:34    197s] Begin Resistor Current Report Generation
[12/05 14:10:34    197s]   Minimum, Average, Maximum Resistor Current: 0.000A, 1.074uA, 0.136mA
[12/05 14:10:35    197s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[12/05 14:10:35    197s]     Range 2( 100.000uA  -     1.000mA ):         1 (  0.00%)
[12/05 14:10:35    197s]     Range 3(  10.000uA  -   100.000uA ):       481 (  1.14%)
[12/05 14:10:35    197s]     Range 4(   1.000uA  -    10.000uA ):      9887 ( 23.51%)
[12/05 14:10:35    197s]     Range 5(   0.100uA  -     1.000uA ):     18264 ( 43.43%)
[12/05 14:10:35    197s]     Range 6(  10.000nA  -     0.100uA ):      3362 (  7.99%)
[12/05 14:10:35    197s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[12/05 14:10:35    197s]     Range 8(    0.000A  -     1.000nA ):     10057 ( 23.92%)
[12/05 14:10:35    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/VCC/rc.gif
[12/05 14:10:35    197s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=593.75MB/13067.08MB/2071.81MB)
[12/05 14:10:35    197s] 
[12/05 14:10:35    197s] 
[12/05 14:10:35    197s] Begin Resistor Voltage Report Generation
[12/05 14:10:35    197s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 0.561uV, 19.312uV
[12/05 14:10:36    197s]     Range 1(  16.898uV  -    19.314uV ):         4 (  0.01%)
[12/05 14:10:36    197s]     Range 2(  14.484uV  -    16.898uV ):         2 (  0.00%)
[12/05 14:10:36    197s]     Range 3(  12.070uV  -    14.484uV ):         7 (  0.02%)
[12/05 14:10:36    197s]     Range 4(   9.656uV  -    12.070uV ):        16 (  0.04%)
[12/05 14:10:36    197s]     Range 5(   7.242uV  -     9.656uV ):        39 (  0.09%)
[12/05 14:10:36    197s]     Range 6(   4.828uV  -     7.242uV ):       199 (  0.47%)
[12/05 14:10:36    197s]     Range 7(   2.414uV  -     4.828uV ):      1087 (  2.58%)
[12/05 14:10:36    197s]     Range 8(    0.000V  -     2.414uV ):     40698 ( 96.78%)
[12/05 14:10:36    197s]   GIF plot: power_log/PD_25C_avg_2/Reports/VCC/rv.gif
[12/05 14:10:36    197s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=596.07MB/13067.08MB/2074.12MB)
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Begin Power Gate I/Idsat Report Generation
[12/05 14:10:36    197s]   No data found.
[12/05 14:10:36    197s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=596.07MB/13067.08MB/2074.12MB)
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Begin Power Gate Voltage Report Generation
[12/05 14:10:36    197s]   No data found.
[12/05 14:10:36    197s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=596.07MB/13067.08MB/2074.12MB)
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Begin Voltage Across Vias and Contacts Report Generation
[12/05 14:10:36    197s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=596.07MB/13067.08MB/2074.12MB)
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Begin Weak Grid Connectivity Report
[12/05 14:10:36    197s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=596.07MB/13067.08MB/2074.12MB)
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Begin Grid Integrity Report Generation
[12/05 14:10:36    197s]   # Missing Cell Power-Grid Views: 0
[12/05 14:10:36    197s]   # Physically Disconnected Instances: 0
[12/05 14:10:36    197s]   # Instances with Floating Power Pins: 0
[12/05 14:10:36    197s]   # Disconnected Wire Segments: 48
[12/05 14:10:36    197s]   # Weakly Connected Metal Segments: 86
[12/05 14:10:36    197s]   # Dropped Voltage Sources: 0
[12/05 14:10:36    197s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=596.07MB/13067.08MB/2074.12MB)
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Ended Report Generation: (cpu=0:00:09, real=0:00:11, mem(process/total/peak)=596.07MB/13067.08MB/2074.14MB)
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Rail Analysis Statistics:
[12/05 14:10:36    197s] Warning messages:      0
[12/05 14:10:36    197s] Error messages:        0
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Rail Analysis completed successfully.
[12/05 14:10:36    197s] 
[12/05 14:10:36    197s] Finished Rail Analysis at 14:10:36 12/05/2024 (cpu=0:00:16, real=0:00:23, peak mem=2074.20MB)
[12/05 14:10:36    197s] Current Innovus resource usage: (total cpu=0:03:30, real=0:45:34, mem=2074.20MB)
[12/05 14:10:54    213s] <CMD> setLayerPreference powerNet -color {#0000FF #0010DE #0020BD #00319C #00417B #00525A #006239 #007318 #088300 #299400 #4AA400 #6AB400 #8BC500 #ACD500 #CDE600 #EEF600 #FFF900 #FFED00 #FFE200 #FFD600 #FFCB00 #FFBF00 #FFB400 #FFA800 #FF9500 #FF8000 #FF6A00 #FF5500 #FF4000 #FF2A00 #FF1500 #FF0000}
[12/05 14:10:54    213s] <CMD> set_power_rail_display -plot none
[12/05 14:10:54    213s] 
[12/05 14:10:54    213s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:10:54    213s] <CMD> set_power_rail_display -enable_voltage_sources 0
[12/05 14:10:54    213s] <CMD> set_power_rail_display -enable_percentage_range 0
[12/05 14:10:54    213s] 
[12/05 14:10:54    213s] 
[12/05 14:10:54    213s] <CMD> fit
[12/05 14:11:39    216s] <CMD> set_power_rail_display -plot none
[12/05 14:11:39    216s] 
[12/05 14:11:39    216s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:12:13    221s] MGE PGDB.
[12/05 14:12:13    221s] <CMD> ::read_power_rail_results -power_db power_log/power.db -rail_directory power_log/PD_25C_avg_1 -instance_voltage_window { timing  whole  } -instance_voltage_method {  worst  best  avg  worstavg worstslidingavg bestslidingavg }
[12/05 14:12:13    221s] MGE PGDB.
[12/05 14:12:13    221s] MGE PGDB.
[12/05 14:12:13    221s] avg best bestslidingavg worst worstavg worstslidingavg 
[12/05 14:12:13    221s] timing whole 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading State Directory in Local GUI mode
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing Design.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] No Nets are Specified, will Load All the Nets Automatically.
[12/05 14:12:13    221s] Nets Number: 2.
[12/05 14:12:13    221s] Icf Flow Enabled   :  0
[12/05 14:12:13    221s] Loading CellIdMap Sucessfully.
[12/05 14:12:13    221s] is multi-die design:  0
[12/05 14:12:13    221s] start creating net:GND  die: 
[12/05 14:12:13    221s] start creating net:VCC  die: 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Initializing Design.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2073.79MB/4336.57MB/2074.20MB)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Building Rail DB.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 34452 Nodes Loaded for GND.
[12/05 14:12:13    221s] 42570 Elements Loaded for GND.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 34174 Nodes Loaded for VCC.
[12/05 14:12:13    221s] 42052 Elements Loaded for VCC.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Total Nodes Number: 68625.
[12/05 14:12:13    221s] Total Elements Number: 84622.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Building Rail DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2085.21MB/4336.57MB/2085.21MB)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Building Instance DB
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Loading Instances from PGDB.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 29414 Instances Loaded for GND.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 29414 Instances Loaded for VCC.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Total Instances Number: 29418.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Building Pin Map.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Pin Name List: 2 Pins Loaded.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] End Building Pin Map.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2085.67MB/4336.57MB/2085.67MB)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading Plots in Multi-Thread Mode
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing ir Plot
[12/05 14:12:13    221s] Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2086.27MB/4336.57MB/2086.30MB)
[12/05 14:12:13    221s] Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing rc Plot
[12/05 14:12:13    221s] Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2086.59MB/4336.57MB/2086.68MB)
[12/05 14:12:13    221s] Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing tc Plot
[12/05 14:12:13    221s] Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2086.93MB/4336.57MB/2086.94MB)
[12/05 14:12:13    221s] Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing cap Plot
[12/05 14:12:13    221s] Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2087.20MB/4336.57MB/2087.21MB)
[12/05 14:12:13    221s] Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing Voltage Source Vu and Vc Plots
[12/05 14:12:13    221s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2087.22MB/4336.57MB/2087.23MB)
[12/05 14:12:13    221s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing unc Plot
[12/05 14:12:13    221s] Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2087.53MB/4336.57MB/2087.54MB)
[12/05 14:12:13    221s] Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing ivdn Plot.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing ivdd Plot.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing ipc Plot.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing ipceiv Plot.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing thermal Plot.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading ir Plot for GND.
[12/05 14:12:13    221s] 68625 Nodes of ir Loaded for GND
[12/05 14:12:13    221s] Ended Loading ir Plot for GND.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2087.82MB/4336.57MB/2087.88MB)Ended Loading ir Plot for GND.: (cpu=00:00:00:001, real=00:00:00:004, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading ir Plot for VCC.
[12/05 14:12:13    221s] 68625 Nodes of ir Loaded for VCC
[12/05 14:12:13    221s] Ended Loading ir Plot for VCC.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2087.89MB/4336.57MB/2087.90MB)Ended Loading ir Plot for VCC.: (cpu=00:00:00:001, real=00:00:00:003, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading rc Plot for GND.
[12/05 14:12:13    221s] 0 Elements of rc Loaded for GND
[12/05 14:12:13    221s] Ended Loading rc Plot for GND.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.15MB/4336.57MB/2088.24MB)Ended Loading rc Plot for GND.: (cpu=00:00:00:002, real=00:00:00:004, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading rc Plot for VCC.
[12/05 14:12:13    221s] 0 Elements of rc Loaded for VCC
[12/05 14:12:13    221s] Ended Loading rc Plot for VCC.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.24MB/4336.57MB/2088.24MB)Ended Loading rc Plot for VCC.: (cpu=00:00:00:001, real=00:00:00:003, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading tc Plot for GND.
[12/05 14:12:13    221s] 17187 Nodes of tc Loaded for GND
[12/05 14:12:13    221s] Ended Loading tc Plot for GND.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.24MB/4336.57MB/2088.38MB)Ended Loading tc Plot for GND.: (cpu=00:00:00:001, real=00:00:00:002, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading tc Plot for VCC.
[12/05 14:12:13    221s] 17248 Nodes of tc Loaded for VCC
[12/05 14:12:13    221s] Ended Loading tc Plot for VCC.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.38MB/4336.57MB/2088.38MB)Ended Loading tc Plot for VCC.: (cpu=00:00:00:001, real=00:00:00:002, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading cap Plot for GND.
[12/05 14:12:13    221s] 34452 Nodes of cap Loaded for GND
[12/05 14:12:13    221s] Ended Loading cap Plot for GND.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.38MB/4336.57MB/2088.39MB)Ended Loading cap Plot for GND.: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading cap Plot for VCC.
[12/05 14:12:13    221s] 34174 Nodes of cap Loaded for VCC
[12/05 14:12:13    221s] Ended Loading cap Plot for VCC.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.39MB/4336.57MB/2088.39MB)Ended Loading cap Plot for VCC.: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading Voltage Source, Vu and Vc for All Nets.
[12/05 14:12:13    221s] 96 Nodes of vsrcs Loaded for GND
[12/05 14:12:13    221s] 96 Nodes of vc Loaded for GND
[12/05 14:12:13    221s] 96 Nodes of vsrcs Loaded for VCC
[12/05 14:12:13    221s] 96 Nodes of vc Loaded for VCC
[12/05 14:12:13    221s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.39MB/4336.57MB/2088.40MB)
[12/05 14:12:13    221s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:001, real=00:00:00:005, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading unc for All Nets.
[12/05 14:12:13    221s] 48 Nodes of unc Loaded for GND
[12/05 14:12:13    221s] 48 Nodes of unc Loaded for VCC
[12/05 14:12:13    221s] Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.40MB/4336.57MB/2088.40MB)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Loading unc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] bestslidingavg is not valid method type 
[12/05 14:12:13    221s] worstslidingavg is not valid method type 
[12/05 14:12:13    221s] bestslidingavg is not valid method type 
[12/05 14:12:13    221s] worstslidingavg is not valid method type 
[12/05 14:12:13    221s] bestslidingavg is not valid method type 
[12/05 14:12:13    221s] worstslidingavg is not valid method type 
[12/05 14:12:13    221s] bestslidingavg is not valid method type 
[12/05 14:12:13    221s] worstslidingavg is not valid method type 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing InstPeak DB.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 0 Instances Loaded by Names without CellIDMap for Instance Peak Current.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Initializing InstPeak DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2091.94MB/4336.57MB/2091.94MB)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Initializing InstPeak DB.: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing IVDN DB.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 0 Instances Loaded by Names without CellIDMap for IVDN.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Initializing IVDN DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2088.43MB/4336.57MB/2088.61MB)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Initializing IVDN DB.: (cpu=00:00:00:001, real=00:00:00:003, pid=7897, tid=49163)
[12/05 14:12:13    221s] 29414 Instance Based Instances Voltage Net Loaded for GND (Avg, timing)
[12/05 14:12:13    221s] 29414 Instance Based Instances Voltage Net Loaded for GND (Worst, timing)
[12/05 14:12:13    221s] 29414 Instance Based Instances Voltage Net Loaded for GND (Avg, whole)
[12/05 14:12:13    221s] 29414 Instance Based Instances Voltage Net Loaded for GND (Worst, whole)
[12/05 14:12:13    221s] 29414 Instance Based Instances Voltage Net Loaded for VCC (Avg, timing)
[12/05 14:12:13    221s] 29414 Instance Based Instances Voltage Net Loaded for VCC (Worst, timing)
[12/05 14:12:13    221s] 29414 Instance Based Instances Voltage Net Loaded for VCC (Avg, whole)
[12/05 14:12:13    221s] 29414 Instance Based Instances Voltage Net Loaded for VCC (Worst, whole)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Initializing IVDD DB.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 0 Instances Loaded by Names without CellIDMap for IVDD.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Initializing IVDD DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2090.16MB/4336.57MB/2090.18MB)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Initializing IVDD DB.: (cpu=00:00:00:000, real=00:00:00:001, pid=7897, tid=49163)
[12/05 14:12:13    221s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (Avg, timing)
[12/05 14:12:13    221s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (Worst, timing)
[12/05 14:12:13    221s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (WorstAvg, timing)
[12/05 14:12:13    221s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (Avg, whole)
[12/05 14:12:13    221s] 29410 Instance Based Instances Voltage Domain Loaded for VCC and GND (Worst, whole)
[12/05 14:12:13    221s] Ended Loading ivdd and ivdn for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2091.94MB/4336.57MB/2091.95MB)
[12/05 14:12:13    221s] Ended Loading ivdd and ivdn for All Nets.: (cpu=00:00:00:054, real=00:00:00:071, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] [Warning] Can not get instance peak current and instance switch data under path: power_log/PD_25C_avg_1/Reports/ResultDB/info.json
[12/05 14:12:13    221s] [Error] No IVDD Nets Pairs for creating Mcyc.
[12/05 14:12:13    221s] Begin Loading EIV Window instance switch and peak current for All Nets.
[12/05 14:12:13    221s] Begin Initializing McycDB.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2091.98MB/4336.57MB/2091.99MB)
[12/05 14:12:13    221s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Thermal file not found, so no thermal data
[12/05 14:12:13    221s] Ended Loading ir Plot percentage data.: (cpu=00:00:00:001, real=00:00:00:001, pid=7897, tid=49163)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2091.99MB/4336.57MB/2092.06MB)
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Loading power.db in main thread.
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s] Begin Power Analysis
[12/05 14:12:13    221s] 
[12/05 14:12:13    221s]              0V	    GND
[12/05 14:12:13    221s]           1.62V	    VCC
[12/05 14:12:13    222s] clk(23MHz) [12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading power.db in main thread.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1548.21MB/4851.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Loading power plots in Multi-Thread mode.
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] [Warning] Cannot get decap instances successfully.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_19 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_20 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_21 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_22 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_74 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_75 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_76 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_77 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_78 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_79 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_80 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_132 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_133 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_134 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_135 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_136 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_137 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_138 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_190 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (IMPCTE-291):	FILLER_T_7_191 is a physical only instance and is ignored. This indicates that the instance is physical only (e.g. a filler/decap cell) and is in the database, but not in timing graph since physical cells do not have timing information. Verify the instance is a physical only cell to confirm that this warning can be ignored.
[12/05 14:12:14    222s] Type 'man IMPCTE-291' for more detail.
[12/05 14:12:14    222s] **WARN: (EMS-27):	Message (IMPCTE-291) has exceeded the current message display limit of 20.
[12/05 14:12:14    222s] To increase the message display limit, refer to the product command reference manual.
[12/05 14:12:14    222s] Ended Loading ip Plot.: (cpu=00:00:00:022, real=00:00:00:022, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ip_i Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ip_s Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ip_l Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ipd Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ipd_i Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ipd_s Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ipd_l Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading freq Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading slack Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading td Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading load Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ip_clk Plot.: (cpu=00:00:00:010, real=00:00:00:010, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading ip_tr Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=7897, tid=49163)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading activity Plot.: (cpu=00:00:00:023, real=00:00:00:023, pid=7897, tid=7897)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.69MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin reading tpd data from DB
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended reading tpd data from DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.88MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] calculate sorted Tile based Power Density for reporting
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Building query for Plots in Multi-Thread Mode
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Initializing Node Based Data Query
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.93MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Build Node Based Data Query
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.93MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Set Query for ir
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.96MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Initializing Element Based Data Query
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.97MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Build Element Based Data Query
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.98MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Set Query for rc
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.98MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Initializing Sparse Node Based Data Query
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Set Query for vc
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.99MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Set Query for tc
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.99MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Set Query for unc
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.99MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Set Query for cap
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.99MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1549.99MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Preparing Data for Renders
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Instances Number: 29418.
[12/05 14:12:14    222s] Instances Number: 29418.
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Begin Generating Image cache for plots
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Generating Image cache for plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1596.97MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Preparing Data for Renders: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1597.05MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] 
[12/05 14:12:14    222s] Ended Loading State Directory in Local GUI mode: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1597.05MB/4108.78MB/2349.80MB)
[12/05 14:12:14    222s] 
[12/05 14:12:18    222s] <CMD> set_power_rail_display -plot ir
[12/05 14:12:18    222s] 
[12/05 14:12:18    222s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:35:02    302s] <CMD> set_power_rail_display -enable_result_browser 1
[12/05 14:35:02    302s] 
[12/05 14:35:55    305s] <CMD> set_power_rail_display -range_min 0 -range_max 0.195860862732 -advance_mode false -filter_min 0
[12/05 14:35:55    305s] 
[12/05 14:35:55    305s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:35:55    305s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:35:57    306s] <CMD> set_power_rail_display -range_min 0 -range_max 0.195860862732 -advance_mode false -filter_max 0.195860862732 -filter_min 0
[12/05 14:35:57    306s] 
[12/05 14:35:57    306s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:35:57    306s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:36:01    306s] <CMD> set_power_rail_display -enable_result_browser 0
[12/05 14:36:01    306s] 
[12/05 14:36:04    306s] <CMD> set_power_rail_display -enable_result_browser 1
[12/05 14:36:04    306s] 
[12/05 14:36:34    308s] <CMD> set_power_rail_display -enable_result_browser 0
[12/05 14:36:34    308s] 
[12/05 14:36:37    309s] <CMD> set_power_rail_display -range_min 0 -range_max 0.195860862732 -advance_mode false -filter_min 0
[12/05 14:36:37    309s] 
[12/05 14:36:37    309s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:36:37    309s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:36:38    309s] <CMD> set_power_rail_display -range_min 0 -range_max 0.195860862732 -advance_mode false
[12/05 14:36:38    309s] 
[12/05 14:36:38    309s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:36:38    309s] <CMD> setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[12/05 14:39:26    318s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Dec  5 14:39:26 2024
  Total CPU time:     0:05:25
  Total real time:    1:14:24
  Peak memory (main): 2349.80MB

[12/05 14:39:26    318s] 
[12/05 14:39:26    318s] *** Memory Usage v#1 (Current mem = 2928.914M, initial mem = 284.375M) ***
[12/05 14:39:26    318s] 
[12/05 14:39:26    318s] *** Summary of all messages that are not suppressed in this session:
[12/05 14:39:26    318s] Severity  ID               Count  Summary                                  
[12/05 14:39:26    318s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/05 14:39:26    318s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/05 14:39:26    318s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/05 14:39:26    318s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/05 14:39:26    318s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[12/05 14:39:26    318s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/05 14:39:26    318s] WARNING   IMPEXT-1241          1  No poly layer found in the layermap file...
[12/05 14:39:26    318s] WARNING   IMPEXT-1242          1  No cut layer found between poly layer an...
[12/05 14:39:26    318s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/05 14:39:26    318s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/05 14:39:26    318s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[12/05 14:39:26    318s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[12/05 14:39:26    318s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[12/05 14:39:26    318s] WARNING   IMPCTE-291       422595  %s is a physical only instance and is ig...
[12/05 14:39:26    318s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/05 14:39:26    318s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/05 14:39:26    318s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[12/05 14:39:26    318s] *** Message Summary: 423794 warning(s), 0 error(s)
[12/05 14:39:26    318s] 
[12/05 14:39:26    318s] --- Ending "Innovus" (totcpu=0:05:19, real=1:14:23, mem=2928.9M) ---
