library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity regSalidas is
	port(	link, entradas : in std_logic_vector(2 downto 0);
			clk : in std_logic;
			edoPresente : out std_logic_vector(5 downto 0));
end regSalidas;

architecture Behavioral of regSalidas is
begin
end Behavioral;