\hypertarget{group___i2_s___interrupt__configuration__definition}{}\doxysection{I2\+S\+\_\+\+Interrupt\+\_\+configuration\+\_\+definition}
\label{group___i2_s___interrupt__configuration__definition}\index{I2S\_Interrupt\_configuration\_definition@{I2S\_Interrupt\_configuration\_definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_s___interrupt__configuration__definition_ga84eabe0973f1fdceecbe9ff650a2bee4}\label{group___i2_s___interrupt__configuration__definition_ga84eabe0973f1fdceecbe9ff650a2bee4}} 
\#define {\bfseries I2\+S\+\_\+\+IT\+\_\+\+TXE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}
\item 
\mbox{\Hypertarget{group___i2_s___interrupt__configuration__definition_ga09b5f25a752905586daa4cb170043f71}\label{group___i2_s___interrupt__configuration__definition_ga09b5f25a752905586daa4cb170043f71}} 
\#define {\bfseries I2\+S\+\_\+\+IT\+\_\+\+RXNE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}
\item 
\mbox{\Hypertarget{group___i2_s___interrupt__configuration__definition_ga7dc89e4d9188a5b7122f9f6948c28a00}\label{group___i2_s___interrupt__configuration__definition_ga7dc89e4d9188a5b7122f9f6948c28a00}} 
\#define {\bfseries I2\+S\+\_\+\+IT\+\_\+\+ERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
