digraph "CFG for '_Z16multiplyBy2_selfiPl' function" {
	label="CFG for '_Z16multiplyBy2_selfiPl' function";

	Node0x5240f20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = add i32 %10, %3\l  %12 = icmp slt i32 %11, %0\l  br i1 %12, label %13, label %18\l|{<s0>T|<s1>F}}"];
	Node0x5240f20:s0 -> Node0x5241e90;
	Node0x5240f20:s1 -> Node0x5242eb0;
	Node0x5241e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%13:\l13:                                               \l  %14 = sext i32 %11 to i64\l  %15 = getelementptr inbounds i64, i64 addrspace(1)* %1, i64 %14\l  %16 = load i64, i64 addrspace(1)* %15, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  %17 = shl nsw i64 %16, 1\l  store i64 %17, i64 addrspace(1)* %15, align 8, !tbaa !7\l  br label %18\l}"];
	Node0x5241e90 -> Node0x5242eb0;
	Node0x5242eb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%18:\l18:                                               \l  ret void\l}"];
}
