module i_cavlc_fsm(
input idle,
input  ena,
input  [3:0]  ZeroLeft,
input  [1:0]  TrailingOnes,
input  start,
input [3:0]  i,
input  [7:0]  state,
input  [4:0]  TotalCoeff_comb,
input  [1:0]  TrailingOnes_comb,
input  clk,
input  [4:0]  TotalCoeff,
input  [4:0]  max_coeff_num,
input valid,
input  rst_n
);

assert property(@(posedge clk) (state == 1 & i == 0 & TotalCoeff < max_coeff_num) |-> (valid == 1));
assert property(@(posedge clk) (state == 1 & i == 0) |-> (valid == 1));

endmodule